// SPDX-License-Identifier: GPL-2.0-or-later
/*
 * Copyright (C) 2024-2024, X-Ring technologies Inc., All rights reserved.
 *
 * Description: noc exception driver
 */
#include "noc.h"

u32 g_info_size[] = {
	684,	//main_bus
	684,	//main_bus_cpu
	684,	//main_bus_gpu
	78,	//broadcast
	356,	//syscfg0
	356,	//syscfg1
	356,    //syscfg2
	356,    //syscfg3
	4,	//peri
	10,	//sys0
	38,	//sys1
	70,	//xrse_m85
	38,	//cpu_bus
	24,	//audio
	70,	//m85
	108,	//lpis1
	108,	//lpis0
	150,	//media2
	11,	//venc
	255,	//misp media_isp
	121,	//isp
	134,	//media1
	11,	//vdec
	205,	//disp  dpu
	1006,	//vdsp
	1006,	//npu
	34,	//dma
	42,	//hss2
	25,	//hss1
};

init_info_t init_info[] = {
	{19, 0x1f80000},	//main_bus
	{19, 0x1f80000},	//main_bus_cpu
	{19, 0x1f80000},	//main_bus_gpu
	{11, 0x3800},		//broadcast
	{13, 0x1e000},		//syscfg0
	{13, 0x1e000},		//syscfg1
	{13, 0x1e000},		//syscfg2
	{13, 0x1e000},		//syscfg3
	{0,  0},		//peri
	{10, 0xc00},		//sys0
	{11, 0x7800},		//sys1
	{15, 0x38000},		//xrse_m85
	{15, 0x38000},		//cpu_bus
	{13, 0x6000},		//audio
	{15, 0x38000},		//m85
	{16, 0xf0000},		//lpis1
	{16, 0xf0000},		//lpis0
	{17, 0x1e0000},		//media2
	{13, 0x6000},		//venc
	{14, 0x3c000},		//misp media_isp
	{20, 0x1f00000},	//isp
	{17, 0x1e0000},		//media1
	{13, 0x6000},		//vdec
	{17, 0x1e0000},		//disp  dpu
	{17, 0x3e0000},		//vdsp
	{17, 0x3e0000},		//npu
	{14, 0x1c000},		//dma
	{13, 0xe000},		//hss2
	{12, 0x7000},		//hss1
};

target_info_t target_info[] = {
	{15, 0x78000},	//main_bus
	{15, 0x78000},	//main_bus_cpu
	{15, 0x78000},	//main_bus_gpu
	{7,  0x780},	//broadcast
	{8,  0x1f00},	//syscfg0
	{8,  0x1f00},	//syscfg1
	{8,  0x1f00},	//syscfg2
	{8,  0x1f00},	//syscfg3
	{5,  0x60},	//peri
	{9,  0x200},	//sys0
	{10, 0x400},	//sys1
	{12, 0x7000},	//xrse_m85
	{12, 0x7000},	//cpu_bus
	{10, 0x1c00},	//audio
	{12, 0x7000},	//m85
	{12, 0xf000},	//lpis1
	{12, 0xf000},	//lpis0
	{13, 0x1e000},	//media2
	{11, 0x1800},	//venc
	{11, 0x3800},	//misp media_isp
	{16, 0xf0000},	//isp
	{13, 0x1e000},	//media1
	{11, 0x1800},	//vdec
	{14, 0x1c000},	//disp  dpu
	{13, 0x1e000},	//vdsp
	{13, 0x1e000},	//npu
	{12, 0x3000},	//dma
	{10, 0x1c00},	//hss2
	{9,  0xe00},	//hss1
};

sub_info_t sub_info[] = {
	{11, 0x7800},	//main_bus
	{11, 0x7800},	//main_bus_cpu
	{11, 0x7800},	//main_bus_gpu
	{4,  0x70},	//broadcast
	{5,  0xe0},	//syscfg0
	{5,  0xe0},	//syscfg1
	{5,  0xe0},	//syscfg2
	{5,  0xe0},	//syscfg3
	{4,  0x10},	//peri
	{7,  0x180},	//sys0
	{8,  0x300},	//sys1
	{9,  0xe00},	//xrse_m85
	{9,  0xe00},	//cpu_bus
	{7,  0x380},	//audio
	{9,  0xe00},	//m85
	{8,  0xf00},	//lpis1
	{8,  0xf00},	//lpis0
	{9,  0x1e00},	//media2
	{9,  0x600},	//venc
	{7,  0x780},	//misp media_isp
	{14, 0xC000},	//isp
	{9,  0x1e00},	//media1
	{9,  0x600},	//vdec
	{10, 0x3c00},	//disp  dpu
	{9,  0x1e00},	//vdsp
	{9,  0x1e00},	//npu
	{9,  0xe00},	//dma
	{7,  0x380},	//hss2
	{7,  0x180},	//hss1
};

static const bus_info_t g_bus_info_main[] = {
	{"cpu2main_data_p0_axi4_256_r", 0x0, "main2ddr_data_p0_axi4_128_r", 0x0, 0x0, 0xc0000000, 0xc0000000},
	{"cpu2main_data_p0_axi4_256_r", 0x0, "main2ddr_data_p0_axi4_128_r", 0x0, 0x1, 0x800000000, 0xc0000000},
	{"cpu2main_data_p0_axi4_256_r", 0x0, "main2ddr_data_p0_axi4_128_r", 0x0, 0x2, 0x10c0000000, 0xc0000000},
	{"cpu2main_data_p0_axi4_256_r", 0x0, "main2ddr_data_p0_axi4_128_r", 0x0, 0x3, 0x1800000000, 0xc0000000},
	{"cpu2main_data_p0_axi4_256_r", 0x0, "main2ddr_data_p0_axi4_128_r", 0x0, 0x4, 0x20c0000000, 0xc0000000},
	{"cpu2main_data_p0_axi4_256_r", 0x0, "main2ddr_data_p0_axi4_128_r", 0x0, 0x5, 0x2800000000, 0xc0000000},
	{"cpu2main_data_p0_axi4_256_r", 0x0, "main2ddr_data_p0_axi4_128_r", 0x0, 0x6, 0x0, 0x0},
	{"cpu2main_data_p0_axi4_256_r", 0x0, "main2ddr_data_p0_axi4_128_r", 0x0, 0x7, 0x1000000000, 0x0},
	{"cpu2main_data_p0_axi4_256_r", 0x0, "main2ddr_data_p0_axi4_128_r", 0x0, 0x8, 0x2000000000, 0x0},
	{"cpu2main_data_p0_axi4_256_r", 0x0, "main2ddr_data_p0_axi4_128_r", 0x0, 0x9, 0x0, 0x0},
	{"cpu2main_data_p0_axi4_256_w", 0x01, "main2ddr_data_p0_axi4_128_w", 0x01, 0x0, 0xc0000000, 0xc0000000},
	{"cpu2main_data_p0_axi4_256_w", 0x01, "main2ddr_data_p0_axi4_128_w", 0x01, 0x1, 0x800000000, 0xc0000000},
	{"cpu2main_data_p0_axi4_256_w", 0x01, "main2ddr_data_p0_axi4_128_w", 0x01, 0x2, 0x10c0000000, 0xc0000000},
	{"cpu2main_data_p0_axi4_256_w", 0x01, "main2ddr_data_p0_axi4_128_w", 0x01, 0x3, 0x1800000000, 0xc0000000},
	{"cpu2main_data_p0_axi4_256_w", 0x01, "main2ddr_data_p0_axi4_128_w", 0x01, 0x4, 0x20c0000000, 0xc0000000},
	{"cpu2main_data_p0_axi4_256_w", 0x01, "main2ddr_data_p0_axi4_128_w", 0x01, 0x5, 0x2800000000, 0xc0000000},
	{"cpu2main_data_p0_axi4_256_w", 0x01, "main2ddr_data_p0_axi4_128_w", 0x01, 0x6, 0x0, 0x0},
	{"cpu2main_data_p0_axi4_256_w", 0x01, "main2ddr_data_p0_axi4_128_w", 0x01, 0x7, 0x1000000000, 0x0},
	{"cpu2main_data_p0_axi4_256_w", 0x01, "main2ddr_data_p0_axi4_128_w", 0x01, 0x8, 0x2000000000, 0x0},
	{"cpu2main_data_p0_axi4_256_w", 0x01, "main2ddr_data_p0_axi4_128_w", 0x01, 0x9, 0x0, 0x0},
	{"cpu2main_data_p1_axi4_256_r", 0x02, "main2ddr_data_p1_axi4_128_r", 0x02, 0x0, 0xc0000080, 0xc0000080},
	{"cpu2main_data_p1_axi4_256_r", 0x02, "main2ddr_data_p1_axi4_128_r", 0x02, 0x1, 0x800000080, 0xc0000080},
	{"cpu2main_data_p1_axi4_256_r", 0x02, "main2ddr_data_p1_axi4_128_r", 0x02, 0x2, 0x10c0000100, 0xc0000100},
	{"cpu2main_data_p1_axi4_256_r", 0x02, "main2ddr_data_p1_axi4_128_r", 0x02, 0x3, 0x1800000100, 0xc0000100},
	{"cpu2main_data_p1_axi4_256_r", 0x02, "main2ddr_data_p1_axi4_128_r", 0x02, 0x4, 0x20c0000200, 0xc0000200},
	{"cpu2main_data_p1_axi4_256_r", 0x02, "main2ddr_data_p1_axi4_128_r", 0x02, 0x5, 0x2800000200, 0xc0000200},
	{"cpu2main_data_p1_axi4_256_r", 0x02, "main2ddr_data_p1_axi4_128_r", 0x02, 0x6, 0x80, 0x80},
	{"cpu2main_data_p1_axi4_256_r", 0x02, "main2ddr_data_p1_axi4_128_r", 0x02, 0x7, 0x1000000100, 0x100},
	{"cpu2main_data_p1_axi4_256_r", 0x02, "main2ddr_data_p1_axi4_128_r", 0x02, 0x8, 0x2000000200, 0x200},
	{"cpu2main_data_p1_axi4_256_r", 0x02, "main2ddr_data_p1_axi4_128_r", 0x02, 0x9, 0x0, 0x0},
	{"cpu2main_data_p1_axi4_256_w", 0x03, "main2ddr_data_p1_axi4_128_w", 0x03, 0x0, 0xc0000080, 0xc0000080},
	{"cpu2main_data_p1_axi4_256_w", 0x03, "main2ddr_data_p1_axi4_128_w", 0x03, 0x1, 0x800000080, 0xc0000080},
	{"cpu2main_data_p1_axi4_256_w", 0x03, "main2ddr_data_p1_axi4_128_w", 0x03, 0x2, 0x10c0000100, 0xc0000100},
	{"cpu2main_data_p1_axi4_256_w", 0x03, "main2ddr_data_p1_axi4_128_w", 0x03, 0x3, 0x1800000100, 0xc0000100},
	{"cpu2main_data_p1_axi4_256_w", 0x03, "main2ddr_data_p1_axi4_128_w", 0x03, 0x4, 0x20c0000200, 0xc0000200},
	{"cpu2main_data_p1_axi4_256_w", 0x03, "main2ddr_data_p1_axi4_128_w", 0x03, 0x5, 0x2800000200, 0xc0000200},
	{"cpu2main_data_p1_axi4_256_w", 0x03, "main2ddr_data_p1_axi4_128_w", 0x03, 0x6, 0x80, 0x80},
	{"cpu2main_data_p1_axi4_256_w", 0x03, "main2ddr_data_p1_axi4_128_w", 0x03, 0x7, 0x1000000100, 0x100},
	{"cpu2main_data_p1_axi4_256_w", 0x03, "main2ddr_data_p1_axi4_128_w", 0x03, 0x8, 0x2000000200, 0x200},
	{"cpu2main_data_p1_axi4_256_w", 0x03, "main2ddr_data_p1_axi4_128_w", 0x03, 0x9, 0x0, 0x0},
	{"cpu2main_data_p2_axi4_256_r", 0x04, "main2ddr_data_p2_axi4_128_r", 0x04, 0x0, 0xc0000100, 0xc0000100},
	{"cpu2main_data_p2_axi4_256_r", 0x04, "main2ddr_data_p2_axi4_128_r", 0x04, 0x1, 0x800000100, 0xc0000100},
	{"cpu2main_data_p2_axi4_256_r", 0x04, "main2ddr_data_p2_axi4_128_r", 0x04, 0x2, 0x10c0000200, 0xc0000200},
	{"cpu2main_data_p2_axi4_256_r", 0x04, "main2ddr_data_p2_axi4_128_r", 0x04, 0x3, 0x1800000200, 0xc0000200},
	{"cpu2main_data_p2_axi4_256_r", 0x04, "main2ddr_data_p2_axi4_128_r", 0x04, 0x4, 0x20c0000400, 0xc0000400},
	{"cpu2main_data_p2_axi4_256_r", 0x04, "main2ddr_data_p2_axi4_128_r", 0x04, 0x5, 0x2800000400, 0xc0000400},
	{"cpu2main_data_p2_axi4_256_r", 0x04, "main2ddr_data_p2_axi4_128_r", 0x04, 0x6, 0x100, 0x100},
	{"cpu2main_data_p2_axi4_256_r", 0x04, "main2ddr_data_p2_axi4_128_r", 0x04, 0x7, 0x1000000200, 0x200},
	{"cpu2main_data_p2_axi4_256_r", 0x04, "main2ddr_data_p2_axi4_128_r", 0x04, 0x8, 0x2000000400, 0x400},
	{"cpu2main_data_p2_axi4_256_r", 0x04, "main2ddr_data_p2_axi4_128_r", 0x04, 0x9, 0x0, 0x0},
	{"cpu2main_data_p2_axi4_256_w", 0x05, "main2ddr_data_p2_axi4_128_w", 0x05, 0x0, 0xc0000100, 0xc0000100},
	{"cpu2main_data_p2_axi4_256_w", 0x05, "main2ddr_data_p2_axi4_128_w", 0x05, 0x1, 0x800000100, 0xc0000100},
	{"cpu2main_data_p2_axi4_256_w", 0x05, "main2ddr_data_p2_axi4_128_w", 0x05, 0x2, 0x10c0000200, 0xc0000200},
	{"cpu2main_data_p2_axi4_256_w", 0x05, "main2ddr_data_p2_axi4_128_w", 0x05, 0x3, 0x1800000200, 0xc0000200},
	{"cpu2main_data_p2_axi4_256_w", 0x05, "main2ddr_data_p2_axi4_128_w", 0x05, 0x4, 0x20c0000400, 0xc0000400},
	{"cpu2main_data_p2_axi4_256_w", 0x05, "main2ddr_data_p2_axi4_128_w", 0x05, 0x5, 0x2800000400, 0xc0000400},
	{"cpu2main_data_p2_axi4_256_w", 0x05, "main2ddr_data_p2_axi4_128_w", 0x05, 0x6, 0x100, 0x100},
	{"cpu2main_data_p2_axi4_256_w", 0x05, "main2ddr_data_p2_axi4_128_w", 0x05, 0x7, 0x1000000200, 0x200},
	{"cpu2main_data_p2_axi4_256_w", 0x05, "main2ddr_data_p2_axi4_128_w", 0x05, 0x8, 0x2000000400, 0x400},
	{"cpu2main_data_p2_axi4_256_w", 0x05, "main2ddr_data_p2_axi4_128_w", 0x05, 0x9, 0x0, 0x0},
	{"cpu2main_data_p3_axi4_256_r", 0x06, "main2ddr_data_p3_axi4_128_r", 0x06, 0x0, 0xc0000180, 0xc0000180},
	{"cpu2main_data_p3_axi4_256_r", 0x06, "main2ddr_data_p3_axi4_128_r", 0x06, 0x1, 0x800000180, 0xc0000180},
	{"cpu2main_data_p3_axi4_256_r", 0x06, "main2ddr_data_p3_axi4_128_r", 0x06, 0x2, 0x10c0000300, 0xc0000300},
	{"cpu2main_data_p3_axi4_256_r", 0x06, "main2ddr_data_p3_axi4_128_r", 0x06, 0x3, 0x1800000300, 0xc0000300},
	{"cpu2main_data_p3_axi4_256_r", 0x06, "main2ddr_data_p3_axi4_128_r", 0x06, 0x4, 0x20c0000600, 0xc0000600},
	{"cpu2main_data_p3_axi4_256_r", 0x06, "main2ddr_data_p3_axi4_128_r", 0x06, 0x5, 0x2800000600, 0xc0000600},
	{"cpu2main_data_p3_axi4_256_r", 0x06, "main2ddr_data_p3_axi4_128_r", 0x06, 0x6, 0x180, 0x180},
	{"cpu2main_data_p3_axi4_256_r", 0x06, "main2ddr_data_p3_axi4_128_r", 0x06, 0x7, 0x1000000300, 0x300},
	{"cpu2main_data_p3_axi4_256_r", 0x06, "main2ddr_data_p3_axi4_128_r", 0x06, 0x8, 0x2000000600, 0x600},
	{"cpu2main_data_p3_axi4_256_r", 0x06, "main2ddr_data_p3_axi4_128_r", 0x06, 0x9, 0x0, 0x0},
	{"cpu2main_data_p3_axi4_256_w", 0x07, "main2ddr_data_p3_axi4_128_w", 0x07, 0x0, 0xc0000180, 0xc0000180},
	{"cpu2main_data_p3_axi4_256_w", 0x07, "main2ddr_data_p3_axi4_128_w", 0x07, 0x1, 0x800000180, 0xc0000180},
	{"cpu2main_data_p3_axi4_256_w", 0x07, "main2ddr_data_p3_axi4_128_w", 0x07, 0x2, 0x10c0000300, 0xc0000300},
	{"cpu2main_data_p3_axi4_256_w", 0x07, "main2ddr_data_p3_axi4_128_w", 0x07, 0x3, 0x1800000300, 0xc0000300},
	{"cpu2main_data_p3_axi4_256_w", 0x07, "main2ddr_data_p3_axi4_128_w", 0x07, 0x4, 0x20c0000600, 0xc0000600},
	{"cpu2main_data_p3_axi4_256_w", 0x07, "main2ddr_data_p3_axi4_128_w", 0x07, 0x5, 0x2800000600, 0xc0000600},
	{"cpu2main_data_p3_axi4_256_w", 0x07, "main2ddr_data_p3_axi4_128_w", 0x07, 0x6, 0x180, 0x180},
	{"cpu2main_data_p3_axi4_256_w", 0x07, "main2ddr_data_p3_axi4_128_w", 0x07, 0x7, 0x1000000300, 0x300},
	{"cpu2main_data_p3_axi4_256_w", 0x07, "main2ddr_data_p3_axi4_128_w", 0x07, 0x8, 0x2000000600, 0x600},
	{"cpu2main_data_p3_axi4_256_w", 0x07, "main2ddr_data_p3_axi4_128_w", 0x07, 0x9, 0x0, 0x0},
	{"gpu2main_data_p0_axi4_256_r", 0x08, "main2ddr_data_p0_axi4_128_r", 0x0, 0x0, 0xc0000000, 0xc0000000},
	{"gpu2main_data_p0_axi4_256_r", 0x08, "main2ddr_data_p0_axi4_128_r", 0x0, 0x1, 0x800000000, 0xc0000000},
	{"gpu2main_data_p0_axi4_256_r", 0x08, "main2ddr_data_p0_axi4_128_r", 0x0, 0x2, 0x10c0000000, 0xc0000000},
	{"gpu2main_data_p0_axi4_256_r", 0x08, "main2ddr_data_p0_axi4_128_r", 0x0, 0x3, 0x1800000000, 0xc0000000},
	{"gpu2main_data_p0_axi4_256_r", 0x08, "main2ddr_data_p0_axi4_128_r", 0x0, 0x4, 0x20c0000000, 0xc0000000},
	{"gpu2main_data_p0_axi4_256_r", 0x08, "main2ddr_data_p0_axi4_128_r", 0x0, 0x5, 0x2800000000, 0xc0000000},
	{"gpu2main_data_p0_axi4_256_r", 0x08, "main2ddr_data_p0_axi4_128_r", 0x0, 0x6, 0x0, 0x0},
	{"gpu2main_data_p0_axi4_256_r", 0x08, "main2ddr_data_p0_axi4_128_r", 0x0, 0x7, 0x1000000000, 0x0},
	{"gpu2main_data_p0_axi4_256_r", 0x08, "main2ddr_data_p0_axi4_128_r", 0x0, 0x8, 0x2000000000, 0x0},
	{"gpu2main_data_p0_axi4_256_r", 0x08, "main2ddr_data_p0_axi4_128_r", 0x0, 0x9, 0x0, 0x0},
	{"gpu2main_data_p0_axi4_256_r", 0x08, "main2ddr_data_p1_axi4_128_r", 0x02, 0x0, 0xc0000080, 0xc0000080},
	{"gpu2main_data_p0_axi4_256_r", 0x08, "main2ddr_data_p1_axi4_128_r", 0x02, 0x1, 0x800000080, 0xc0000080},
	{"gpu2main_data_p0_axi4_256_r", 0x08, "main2ddr_data_p1_axi4_128_r", 0x02, 0x2, 0x10c0000100, 0xc0000100},
	{"gpu2main_data_p0_axi4_256_r", 0x08, "main2ddr_data_p1_axi4_128_r", 0x02, 0x3, 0x1800000100, 0xc0000100},
	{"gpu2main_data_p0_axi4_256_r", 0x08, "main2ddr_data_p1_axi4_128_r", 0x02, 0x4, 0x20c0000200, 0xc0000200},
	{"gpu2main_data_p0_axi4_256_r", 0x08, "main2ddr_data_p1_axi4_128_r", 0x02, 0x5, 0x2800000200, 0xc0000200},
	{"gpu2main_data_p0_axi4_256_r", 0x08, "main2ddr_data_p1_axi4_128_r", 0x02, 0x6, 0x80, 0x80},
	{"gpu2main_data_p0_axi4_256_r", 0x08, "main2ddr_data_p1_axi4_128_r", 0x02, 0x7, 0x1000000100, 0x100},
	{"gpu2main_data_p0_axi4_256_r", 0x08, "main2ddr_data_p1_axi4_128_r", 0x02, 0x8, 0x2000000200, 0x200},
	{"gpu2main_data_p0_axi4_256_r", 0x08, "main2ddr_data_p2_axi4_128_r", 0x04, 0x0, 0xc0000100, 0xc0000100},
	{"gpu2main_data_p0_axi4_256_r", 0x08, "main2ddr_data_p2_axi4_128_r", 0x04, 0x1, 0x800000100, 0xc0000100},
	{"gpu2main_data_p0_axi4_256_r", 0x08, "main2ddr_data_p2_axi4_128_r", 0x04, 0x2, 0x10c0000200, 0xc0000200},
	{"gpu2main_data_p0_axi4_256_r", 0x08, "main2ddr_data_p2_axi4_128_r", 0x04, 0x3, 0x1800000200, 0xc0000200},
	{"gpu2main_data_p0_axi4_256_r", 0x08, "main2ddr_data_p2_axi4_128_r", 0x04, 0x4, 0x20c0000400, 0xc0000400},
	{"gpu2main_data_p0_axi4_256_r", 0x08, "main2ddr_data_p2_axi4_128_r", 0x04, 0x5, 0x2800000400, 0xc0000400},
	{"gpu2main_data_p0_axi4_256_r", 0x08, "main2ddr_data_p2_axi4_128_r", 0x04, 0x6, 0x100, 0x100},
	{"gpu2main_data_p0_axi4_256_r", 0x08, "main2ddr_data_p2_axi4_128_r", 0x04, 0x7, 0x1000000200, 0x200},
	{"gpu2main_data_p0_axi4_256_r", 0x08, "main2ddr_data_p2_axi4_128_r", 0x04, 0x8, 0x2000000400, 0x400},
	{"gpu2main_data_p0_axi4_256_r", 0x08, "main2ddr_data_p3_axi4_128_r", 0x06, 0x0, 0xc0000180, 0xc0000180},
	{"gpu2main_data_p0_axi4_256_r", 0x08, "main2ddr_data_p3_axi4_128_r", 0x06, 0x1, 0x800000180, 0xc0000180},
	{"gpu2main_data_p0_axi4_256_r", 0x08, "main2ddr_data_p3_axi4_128_r", 0x06, 0x2, 0x10c0000300, 0xc0000300},
	{"gpu2main_data_p0_axi4_256_r", 0x08, "main2ddr_data_p3_axi4_128_r", 0x06, 0x3, 0x1800000300, 0xc0000300},
	{"gpu2main_data_p0_axi4_256_r", 0x08, "main2ddr_data_p3_axi4_128_r", 0x06, 0x4, 0x20c0000600, 0xc0000600},
	{"gpu2main_data_p0_axi4_256_r", 0x08, "main2ddr_data_p3_axi4_128_r", 0x06, 0x5, 0x2800000600, 0xc0000600},
	{"gpu2main_data_p0_axi4_256_r", 0x08, "main2ddr_data_p3_axi4_128_r", 0x06, 0x6, 0x180, 0x180},
	{"gpu2main_data_p0_axi4_256_r", 0x08, "main2ddr_data_p3_axi4_128_r", 0x06, 0x7, 0x1000000300, 0x300},
	{"gpu2main_data_p0_axi4_256_r", 0x08, "main2ddr_data_p3_axi4_128_r", 0x06, 0x8, 0x2000000600, 0x600},
	{"gpu2main_data_p0_axi4_256_w", 0x09, "main2ddr_data_p0_axi4_128_w", 0x01, 0x0, 0xc0000000, 0xc0000000},
	{"gpu2main_data_p0_axi4_256_w", 0x09, "main2ddr_data_p0_axi4_128_w", 0x01, 0x1, 0x800000000, 0xc0000000},
	{"gpu2main_data_p0_axi4_256_w", 0x09, "main2ddr_data_p0_axi4_128_w", 0x01, 0x2, 0x10c0000000, 0xc0000000},
	{"gpu2main_data_p0_axi4_256_w", 0x09, "main2ddr_data_p0_axi4_128_w", 0x01, 0x3, 0x1800000000, 0xc0000000},
	{"gpu2main_data_p0_axi4_256_w", 0x09, "main2ddr_data_p0_axi4_128_w", 0x01, 0x4, 0x20c0000000, 0xc0000000},
	{"gpu2main_data_p0_axi4_256_w", 0x09, "main2ddr_data_p0_axi4_128_w", 0x01, 0x5, 0x2800000000, 0xc0000000},
	{"gpu2main_data_p0_axi4_256_w", 0x09, "main2ddr_data_p0_axi4_128_w", 0x01, 0x6, 0x0, 0x0},
	{"gpu2main_data_p0_axi4_256_w", 0x09, "main2ddr_data_p0_axi4_128_w", 0x01, 0x7, 0x1000000000, 0x0},
	{"gpu2main_data_p0_axi4_256_w", 0x09, "main2ddr_data_p0_axi4_128_w", 0x01, 0x8, 0x2000000000, 0x0},
	{"gpu2main_data_p0_axi4_256_w", 0x09, "main2ddr_data_p0_axi4_128_w", 0x01, 0x9, 0x0, 0x0},
	{"gpu2main_data_p0_axi4_256_w", 0x09, "main2ddr_data_p1_axi4_128_w", 0x03, 0x0, 0xc0000080, 0xc0000080},
	{"gpu2main_data_p0_axi4_256_w", 0x09, "main2ddr_data_p1_axi4_128_w", 0x03, 0x1, 0x800000080, 0xc0000080},
	{"gpu2main_data_p0_axi4_256_w", 0x09, "main2ddr_data_p1_axi4_128_w", 0x03, 0x2, 0x10c0000100, 0xc0000100},
	{"gpu2main_data_p0_axi4_256_w", 0x09, "main2ddr_data_p1_axi4_128_w", 0x03, 0x3, 0x1800000100, 0xc0000100},
	{"gpu2main_data_p0_axi4_256_w", 0x09, "main2ddr_data_p1_axi4_128_w", 0x03, 0x4, 0x20c0000200, 0xc0000200},
	{"gpu2main_data_p0_axi4_256_w", 0x09, "main2ddr_data_p1_axi4_128_w", 0x03, 0x5, 0x2800000200, 0xc0000200},
	{"gpu2main_data_p0_axi4_256_w", 0x09, "main2ddr_data_p1_axi4_128_w", 0x03, 0x6, 0x80, 0x80},
	{"gpu2main_data_p0_axi4_256_w", 0x09, "main2ddr_data_p1_axi4_128_w", 0x03, 0x7, 0x1000000100, 0x100},
	{"gpu2main_data_p0_axi4_256_w", 0x09, "main2ddr_data_p1_axi4_128_w", 0x03, 0x8, 0x2000000200, 0x200},
	{"gpu2main_data_p0_axi4_256_w", 0x09, "main2ddr_data_p2_axi4_128_w", 0x05, 0x0, 0xc0000100, 0xc0000100},
	{"gpu2main_data_p0_axi4_256_w", 0x09, "main2ddr_data_p2_axi4_128_w", 0x05, 0x1, 0x800000100, 0xc0000100},
	{"gpu2main_data_p0_axi4_256_w", 0x09, "main2ddr_data_p2_axi4_128_w", 0x05, 0x2, 0x10c0000200, 0xc0000200},
	{"gpu2main_data_p0_axi4_256_w", 0x09, "main2ddr_data_p2_axi4_128_w", 0x05, 0x3, 0x1800000200, 0xc0000200},
	{"gpu2main_data_p0_axi4_256_w", 0x09, "main2ddr_data_p2_axi4_128_w", 0x05, 0x4, 0x20c0000400, 0xc0000400},
	{"gpu2main_data_p0_axi4_256_w", 0x09, "main2ddr_data_p2_axi4_128_w", 0x05, 0x5, 0x2800000400, 0xc0000400},
	{"gpu2main_data_p0_axi4_256_w", 0x09, "main2ddr_data_p2_axi4_128_w", 0x05, 0x6, 0x100, 0x100},
	{"gpu2main_data_p0_axi4_256_w", 0x09, "main2ddr_data_p2_axi4_128_w", 0x05, 0x7, 0x1000000200, 0x200},
	{"gpu2main_data_p0_axi4_256_w", 0x09, "main2ddr_data_p2_axi4_128_w", 0x05, 0x8, 0x2000000400, 0x400},
	{"gpu2main_data_p0_axi4_256_w", 0x09, "main2ddr_data_p3_axi4_128_w", 0x07, 0x0, 0xc0000180, 0xc0000180},
	{"gpu2main_data_p0_axi4_256_w", 0x09, "main2ddr_data_p3_axi4_128_w", 0x07, 0x1, 0x800000180, 0xc0000180},
	{"gpu2main_data_p0_axi4_256_w", 0x09, "main2ddr_data_p3_axi4_128_w", 0x07, 0x2, 0x10c0000300, 0xc0000300},
	{"gpu2main_data_p0_axi4_256_w", 0x09, "main2ddr_data_p3_axi4_128_w", 0x07, 0x3, 0x1800000300, 0xc0000300},
	{"gpu2main_data_p0_axi4_256_w", 0x09, "main2ddr_data_p3_axi4_128_w", 0x07, 0x4, 0x20c0000600, 0xc0000600},
	{"gpu2main_data_p0_axi4_256_w", 0x09, "main2ddr_data_p3_axi4_128_w", 0x07, 0x5, 0x2800000600, 0xc0000600},
	{"gpu2main_data_p0_axi4_256_w", 0x09, "main2ddr_data_p3_axi4_128_w", 0x07, 0x6, 0x180, 0x180},
	{"gpu2main_data_p0_axi4_256_w", 0x09, "main2ddr_data_p3_axi4_128_w", 0x07, 0x7, 0x1000000300, 0x300},
	{"gpu2main_data_p0_axi4_256_w", 0x09, "main2ddr_data_p3_axi4_128_w", 0x07, 0x8, 0x2000000600, 0x600},
	{"gpu2main_data_p1_axi4_256_r", 0x0A, "main2ddr_data_p0_axi4_128_r", 0x0, 0x0, 0xc0000000, 0xc0000000},
	{"gpu2main_data_p1_axi4_256_r", 0x0A, "main2ddr_data_p0_axi4_128_r", 0x0, 0x1, 0x800000000, 0xc0000000},
	{"gpu2main_data_p1_axi4_256_r", 0x0A, "main2ddr_data_p0_axi4_128_r", 0x0, 0x2, 0x10c0000000, 0xc0000000},
	{"gpu2main_data_p1_axi4_256_r", 0x0A, "main2ddr_data_p0_axi4_128_r", 0x0, 0x3, 0x1800000000, 0xc0000000},
	{"gpu2main_data_p1_axi4_256_r", 0x0A, "main2ddr_data_p0_axi4_128_r", 0x0, 0x4, 0x20c0000000, 0xc0000000},
	{"gpu2main_data_p1_axi4_256_r", 0x0A, "main2ddr_data_p0_axi4_128_r", 0x0, 0x5, 0x2800000000, 0xc0000000},
	{"gpu2main_data_p1_axi4_256_r", 0x0A, "main2ddr_data_p0_axi4_128_r", 0x0, 0x6, 0x0, 0x0},
	{"gpu2main_data_p1_axi4_256_r", 0x0A, "main2ddr_data_p0_axi4_128_r", 0x0, 0x7, 0x1000000000, 0x0},
	{"gpu2main_data_p1_axi4_256_r", 0x0A, "main2ddr_data_p0_axi4_128_r", 0x0, 0x8, 0x2000000000, 0x0},
	{"gpu2main_data_p1_axi4_256_r", 0x0A, "main2ddr_data_p0_axi4_128_r", 0x0, 0x9, 0x0, 0x0},
	{"gpu2main_data_p1_axi4_256_r", 0x0A, "main2ddr_data_p1_axi4_128_r", 0x02, 0x0, 0xc0000080, 0xc0000080},
	{"gpu2main_data_p1_axi4_256_r", 0x0A, "main2ddr_data_p1_axi4_128_r", 0x02, 0x1, 0x800000080, 0xc0000080},
	{"gpu2main_data_p1_axi4_256_r", 0x0A, "main2ddr_data_p1_axi4_128_r", 0x02, 0x2, 0x10c0000100, 0xc0000100},
	{"gpu2main_data_p1_axi4_256_r", 0x0A, "main2ddr_data_p1_axi4_128_r", 0x02, 0x3, 0x1800000100, 0xc0000100},
	{"gpu2main_data_p1_axi4_256_r", 0x0A, "main2ddr_data_p1_axi4_128_r", 0x02, 0x4, 0x20c0000200, 0xc0000200},
	{"gpu2main_data_p1_axi4_256_r", 0x0A, "main2ddr_data_p1_axi4_128_r", 0x02, 0x5, 0x2800000200, 0xc0000200},
	{"gpu2main_data_p1_axi4_256_r", 0x0A, "main2ddr_data_p1_axi4_128_r", 0x02, 0x6, 0x80, 0x80},
	{"gpu2main_data_p1_axi4_256_r", 0x0A, "main2ddr_data_p1_axi4_128_r", 0x02, 0x7, 0x1000000100, 0x100},
	{"gpu2main_data_p1_axi4_256_r", 0x0A, "main2ddr_data_p1_axi4_128_r", 0x02, 0x8, 0x2000000200, 0x200},
	{"gpu2main_data_p1_axi4_256_r", 0x0A, "main2ddr_data_p2_axi4_128_r", 0x04, 0x0, 0xc0000100, 0xc0000100},
	{"gpu2main_data_p1_axi4_256_r", 0x0A, "main2ddr_data_p2_axi4_128_r", 0x04, 0x1, 0x800000100, 0xc0000100},
	{"gpu2main_data_p1_axi4_256_r", 0x0A, "main2ddr_data_p2_axi4_128_r", 0x04, 0x2, 0x10c0000200, 0xc0000200},
	{"gpu2main_data_p1_axi4_256_r", 0x0A, "main2ddr_data_p2_axi4_128_r", 0x04, 0x3, 0x1800000200, 0xc0000200},
	{"gpu2main_data_p1_axi4_256_r", 0x0A, "main2ddr_data_p2_axi4_128_r", 0x04, 0x4, 0x20c0000400, 0xc0000400},
	{"gpu2main_data_p1_axi4_256_r", 0x0A, "main2ddr_data_p2_axi4_128_r", 0x04, 0x5, 0x2800000400, 0xc0000400},
	{"gpu2main_data_p1_axi4_256_r", 0x0A, "main2ddr_data_p2_axi4_128_r", 0x04, 0x6, 0x100, 0x100},
	{"gpu2main_data_p1_axi4_256_r", 0x0A, "main2ddr_data_p2_axi4_128_r", 0x04, 0x7, 0x1000000200, 0x200},
	{"gpu2main_data_p1_axi4_256_r", 0x0A, "main2ddr_data_p2_axi4_128_r", 0x04, 0x8, 0x2000000400, 0x400},
	{"gpu2main_data_p1_axi4_256_r", 0x0A, "main2ddr_data_p3_axi4_128_r", 0x06, 0x0, 0xc0000180, 0xc0000180},
	{"gpu2main_data_p1_axi4_256_r", 0x0A, "main2ddr_data_p3_axi4_128_r", 0x06, 0x1, 0x800000180, 0xc0000180},
	{"gpu2main_data_p1_axi4_256_r", 0x0A, "main2ddr_data_p3_axi4_128_r", 0x06, 0x2, 0x10c0000300, 0xc0000300},
	{"gpu2main_data_p1_axi4_256_r", 0x0A, "main2ddr_data_p3_axi4_128_r", 0x06, 0x3, 0x1800000300, 0xc0000300},
	{"gpu2main_data_p1_axi4_256_r", 0x0A, "main2ddr_data_p3_axi4_128_r", 0x06, 0x4, 0x20c0000600, 0xc0000600},
	{"gpu2main_data_p1_axi4_256_r", 0x0A, "main2ddr_data_p3_axi4_128_r", 0x06, 0x5, 0x2800000600, 0xc0000600},
	{"gpu2main_data_p1_axi4_256_r", 0x0A, "main2ddr_data_p3_axi4_128_r", 0x06, 0x6, 0x180, 0x180},
	{"gpu2main_data_p1_axi4_256_r", 0x0A, "main2ddr_data_p3_axi4_128_r", 0x06, 0x7, 0x1000000300, 0x300},
	{"gpu2main_data_p1_axi4_256_r", 0x0A, "main2ddr_data_p3_axi4_128_r", 0x06, 0x8, 0x2000000600, 0x600},
	{"gpu2main_data_p1_axi4_256_w", 0x0B, "main2ddr_data_p0_axi4_128_w", 0x01, 0x0, 0xc0000000, 0xc0000000},
	{"gpu2main_data_p1_axi4_256_w", 0x0B, "main2ddr_data_p0_axi4_128_w", 0x01, 0x1, 0x800000000, 0xc0000000},
	{"gpu2main_data_p1_axi4_256_w", 0x0B, "main2ddr_data_p0_axi4_128_w", 0x01, 0x2, 0x10c0000000, 0xc0000000},
	{"gpu2main_data_p1_axi4_256_w", 0x0B, "main2ddr_data_p0_axi4_128_w", 0x01, 0x3, 0x1800000000, 0xc0000000},
	{"gpu2main_data_p1_axi4_256_w", 0x0B, "main2ddr_data_p0_axi4_128_w", 0x01, 0x4, 0x20c0000000, 0xc0000000},
	{"gpu2main_data_p1_axi4_256_w", 0x0B, "main2ddr_data_p0_axi4_128_w", 0x01, 0x5, 0x2800000000, 0xc0000000},
	{"gpu2main_data_p1_axi4_256_w", 0x0B, "main2ddr_data_p0_axi4_128_w", 0x01, 0x6, 0x0, 0x0},
	{"gpu2main_data_p1_axi4_256_w", 0x0B, "main2ddr_data_p0_axi4_128_w", 0x01, 0x7, 0x1000000000, 0x0},
	{"gpu2main_data_p1_axi4_256_w", 0x0B, "main2ddr_data_p0_axi4_128_w", 0x01, 0x8, 0x2000000000, 0x0},
	{"gpu2main_data_p1_axi4_256_w", 0x0B, "main2ddr_data_p0_axi4_128_w", 0x01, 0x9, 0x0, 0x0},
	{"gpu2main_data_p1_axi4_256_w", 0x0B, "main2ddr_data_p1_axi4_128_w", 0x03, 0x0, 0xc0000080, 0xc0000080},
	{"gpu2main_data_p1_axi4_256_w", 0x0B, "main2ddr_data_p1_axi4_128_w", 0x03, 0x1, 0x800000080, 0xc0000080},
	{"gpu2main_data_p1_axi4_256_w", 0x0B, "main2ddr_data_p1_axi4_128_w", 0x03, 0x2, 0x10c0000100, 0xc0000100},
	{"gpu2main_data_p1_axi4_256_w", 0x0B, "main2ddr_data_p1_axi4_128_w", 0x03, 0x3, 0x1800000100, 0xc0000100},
	{"gpu2main_data_p1_axi4_256_w", 0x0B, "main2ddr_data_p1_axi4_128_w", 0x03, 0x4, 0x20c0000200, 0xc0000200},
	{"gpu2main_data_p1_axi4_256_w", 0x0B, "main2ddr_data_p1_axi4_128_w", 0x03, 0x5, 0x2800000200, 0xc0000200},
	{"gpu2main_data_p1_axi4_256_w", 0x0B, "main2ddr_data_p1_axi4_128_w", 0x03, 0x6, 0x80, 0x80},
	{"gpu2main_data_p1_axi4_256_w", 0x0B, "main2ddr_data_p1_axi4_128_w", 0x03, 0x7, 0x1000000100, 0x100},
	{"gpu2main_data_p1_axi4_256_w", 0x0B, "main2ddr_data_p1_axi4_128_w", 0x03, 0x8, 0x2000000200, 0x200},
	{"gpu2main_data_p1_axi4_256_w", 0x0B, "main2ddr_data_p2_axi4_128_w", 0x05, 0x0, 0xc0000100, 0xc0000100},
	{"gpu2main_data_p1_axi4_256_w", 0x0B, "main2ddr_data_p2_axi4_128_w", 0x05, 0x1, 0x800000100, 0xc0000100},
	{"gpu2main_data_p1_axi4_256_w", 0x0B, "main2ddr_data_p2_axi4_128_w", 0x05, 0x2, 0x10c0000200, 0xc0000200},
	{"gpu2main_data_p1_axi4_256_w", 0x0B, "main2ddr_data_p2_axi4_128_w", 0x05, 0x3, 0x1800000200, 0xc0000200},
	{"gpu2main_data_p1_axi4_256_w", 0x0B, "main2ddr_data_p2_axi4_128_w", 0x05, 0x4, 0x20c0000400, 0xc0000400},
	{"gpu2main_data_p1_axi4_256_w", 0x0B, "main2ddr_data_p2_axi4_128_w", 0x05, 0x5, 0x2800000400, 0xc0000400},
	{"gpu2main_data_p1_axi4_256_w", 0x0B, "main2ddr_data_p2_axi4_128_w", 0x05, 0x6, 0x100, 0x100},
	{"gpu2main_data_p1_axi4_256_w", 0x0B, "main2ddr_data_p2_axi4_128_w", 0x05, 0x7, 0x1000000200, 0x200},
	{"gpu2main_data_p1_axi4_256_w", 0x0B, "main2ddr_data_p2_axi4_128_w", 0x05, 0x8, 0x2000000400, 0x400},
	{"gpu2main_data_p1_axi4_256_w", 0x0B, "main2ddr_data_p3_axi4_128_w", 0x07, 0x0, 0xc0000180, 0xc0000180},
	{"gpu2main_data_p1_axi4_256_w", 0x0B, "main2ddr_data_p3_axi4_128_w", 0x07, 0x1, 0x800000180, 0xc0000180},
	{"gpu2main_data_p1_axi4_256_w", 0x0B, "main2ddr_data_p3_axi4_128_w", 0x07, 0x2, 0x10c0000300, 0xc0000300},
	{"gpu2main_data_p1_axi4_256_w", 0x0B, "main2ddr_data_p3_axi4_128_w", 0x07, 0x3, 0x1800000300, 0xc0000300},
	{"gpu2main_data_p1_axi4_256_w", 0x0B, "main2ddr_data_p3_axi4_128_w", 0x07, 0x4, 0x20c0000600, 0xc0000600},
	{"gpu2main_data_p1_axi4_256_w", 0x0B, "main2ddr_data_p3_axi4_128_w", 0x07, 0x5, 0x2800000600, 0xc0000600},
	{"gpu2main_data_p1_axi4_256_w", 0x0B, "main2ddr_data_p3_axi4_128_w", 0x07, 0x6, 0x180, 0x180},
	{"gpu2main_data_p1_axi4_256_w", 0x0B, "main2ddr_data_p3_axi4_128_w", 0x07, 0x7, 0x1000000300, 0x300},
	{"gpu2main_data_p1_axi4_256_w", 0x0B, "main2ddr_data_p3_axi4_128_w", 0x07, 0x8, 0x2000000600, 0x600},
	{"gpu2main_data_p2_axi4_256_r", 0x0C, "main2ddr_data_p0_axi4_128_r", 0x0, 0x0, 0xc0000000, 0xc0000000},
	{"gpu2main_data_p2_axi4_256_r", 0x0C, "main2ddr_data_p0_axi4_128_r", 0x0, 0x1, 0x800000000, 0xc0000000},
	{"gpu2main_data_p2_axi4_256_r", 0x0C, "main2ddr_data_p0_axi4_128_r", 0x0, 0x2, 0x10c0000000, 0xc0000000},
	{"gpu2main_data_p2_axi4_256_r", 0x0C, "main2ddr_data_p0_axi4_128_r", 0x0, 0x3, 0x1800000000, 0xc0000000},
	{"gpu2main_data_p2_axi4_256_r", 0x0C, "main2ddr_data_p0_axi4_128_r", 0x0, 0x4, 0x20c0000000, 0xc0000000},
	{"gpu2main_data_p2_axi4_256_r", 0x0C, "main2ddr_data_p0_axi4_128_r", 0x0, 0x5, 0x2800000000, 0xc0000000},
	{"gpu2main_data_p2_axi4_256_r", 0x0C, "main2ddr_data_p0_axi4_128_r", 0x0, 0x6, 0x0, 0x0},
	{"gpu2main_data_p2_axi4_256_r", 0x0C, "main2ddr_data_p0_axi4_128_r", 0x0, 0x7, 0x1000000000, 0x0},
	{"gpu2main_data_p2_axi4_256_r", 0x0C, "main2ddr_data_p0_axi4_128_r", 0x0, 0x8, 0x2000000000, 0x0},
	{"gpu2main_data_p2_axi4_256_r", 0x0C, "main2ddr_data_p0_axi4_128_r", 0x0, 0x9, 0x0, 0x0},
	{"gpu2main_data_p2_axi4_256_r", 0x0C, "main2ddr_data_p1_axi4_128_r", 0x02, 0x0, 0xc0000080, 0xc0000080},
	{"gpu2main_data_p2_axi4_256_r", 0x0C, "main2ddr_data_p1_axi4_128_r", 0x02, 0x1, 0x800000080, 0xc0000080},
	{"gpu2main_data_p2_axi4_256_r", 0x0C, "main2ddr_data_p1_axi4_128_r", 0x02, 0x2, 0x10c0000100, 0xc0000100},
	{"gpu2main_data_p2_axi4_256_r", 0x0C, "main2ddr_data_p1_axi4_128_r", 0x02, 0x3, 0x1800000100, 0xc0000100},
	{"gpu2main_data_p2_axi4_256_r", 0x0C, "main2ddr_data_p1_axi4_128_r", 0x02, 0x4, 0x20c0000200, 0xc0000200},
	{"gpu2main_data_p2_axi4_256_r", 0x0C, "main2ddr_data_p1_axi4_128_r", 0x02, 0x5, 0x2800000200, 0xc0000200},
	{"gpu2main_data_p2_axi4_256_r", 0x0C, "main2ddr_data_p1_axi4_128_r", 0x02, 0x6, 0x80, 0x80},
	{"gpu2main_data_p2_axi4_256_r", 0x0C, "main2ddr_data_p1_axi4_128_r", 0x02, 0x7, 0x1000000100, 0x100},
	{"gpu2main_data_p2_axi4_256_r", 0x0C, "main2ddr_data_p1_axi4_128_r", 0x02, 0x8, 0x2000000200, 0x200},
	{"gpu2main_data_p2_axi4_256_r", 0x0C, "main2ddr_data_p2_axi4_128_r", 0x04, 0x0, 0xc0000100, 0xc0000100},
	{"gpu2main_data_p2_axi4_256_r", 0x0C, "main2ddr_data_p2_axi4_128_r", 0x04, 0x1, 0x800000100, 0xc0000100},
	{"gpu2main_data_p2_axi4_256_r", 0x0C, "main2ddr_data_p2_axi4_128_r", 0x04, 0x2, 0x10c0000200, 0xc0000200},
	{"gpu2main_data_p2_axi4_256_r", 0x0C, "main2ddr_data_p2_axi4_128_r", 0x04, 0x3, 0x1800000200, 0xc0000200},
	{"gpu2main_data_p2_axi4_256_r", 0x0C, "main2ddr_data_p2_axi4_128_r", 0x04, 0x4, 0x20c0000400, 0xc0000400},
	{"gpu2main_data_p2_axi4_256_r", 0x0C, "main2ddr_data_p2_axi4_128_r", 0x04, 0x5, 0x2800000400, 0xc0000400},
	{"gpu2main_data_p2_axi4_256_r", 0x0C, "main2ddr_data_p2_axi4_128_r", 0x04, 0x6, 0x100, 0x100},
	{"gpu2main_data_p2_axi4_256_r", 0x0C, "main2ddr_data_p2_axi4_128_r", 0x04, 0x7, 0x1000000200, 0x200},
	{"gpu2main_data_p2_axi4_256_r", 0x0C, "main2ddr_data_p2_axi4_128_r", 0x04, 0x8, 0x2000000400, 0x400},
	{"gpu2main_data_p2_axi4_256_r", 0x0C, "main2ddr_data_p3_axi4_128_r", 0x06, 0x0, 0xc0000180, 0xc0000180},
	{"gpu2main_data_p2_axi4_256_r", 0x0C, "main2ddr_data_p3_axi4_128_r", 0x06, 0x1, 0x800000180, 0xc0000180},
	{"gpu2main_data_p2_axi4_256_r", 0x0C, "main2ddr_data_p3_axi4_128_r", 0x06, 0x2, 0x10c0000300, 0xc0000300},
	{"gpu2main_data_p2_axi4_256_r", 0x0C, "main2ddr_data_p3_axi4_128_r", 0x06, 0x3, 0x1800000300, 0xc0000300},
	{"gpu2main_data_p2_axi4_256_r", 0x0C, "main2ddr_data_p3_axi4_128_r", 0x06, 0x4, 0x20c0000600, 0xc0000600},
	{"gpu2main_data_p2_axi4_256_r", 0x0C, "main2ddr_data_p3_axi4_128_r", 0x06, 0x5, 0x2800000600, 0xc0000600},
	{"gpu2main_data_p2_axi4_256_r", 0x0C, "main2ddr_data_p3_axi4_128_r", 0x06, 0x6, 0x180, 0x180},
	{"gpu2main_data_p2_axi4_256_r", 0x0C, "main2ddr_data_p3_axi4_128_r", 0x06, 0x7, 0x1000000300, 0x300},
	{"gpu2main_data_p2_axi4_256_r", 0x0C, "main2ddr_data_p3_axi4_128_r", 0x06, 0x8, 0x2000000600, 0x600},
	{"gpu2main_data_p2_axi4_256_w", 0x0D, "main2ddr_data_p0_axi4_128_w", 0x01, 0x0, 0xc0000000, 0xc0000000},
	{"gpu2main_data_p2_axi4_256_w", 0x0D, "main2ddr_data_p0_axi4_128_w", 0x01, 0x1, 0x800000000, 0xc0000000},
	{"gpu2main_data_p2_axi4_256_w", 0x0D, "main2ddr_data_p0_axi4_128_w", 0x01, 0x2, 0x10c0000000, 0xc0000000},
	{"gpu2main_data_p2_axi4_256_w", 0x0D, "main2ddr_data_p0_axi4_128_w", 0x01, 0x3, 0x1800000000, 0xc0000000},
	{"gpu2main_data_p2_axi4_256_w", 0x0D, "main2ddr_data_p0_axi4_128_w", 0x01, 0x4, 0x20c0000000, 0xc0000000},
	{"gpu2main_data_p2_axi4_256_w", 0x0D, "main2ddr_data_p0_axi4_128_w", 0x01, 0x5, 0x2800000000, 0xc0000000},
	{"gpu2main_data_p2_axi4_256_w", 0x0D, "main2ddr_data_p0_axi4_128_w", 0x01, 0x6, 0x0, 0x0},
	{"gpu2main_data_p2_axi4_256_w", 0x0D, "main2ddr_data_p0_axi4_128_w", 0x01, 0x7, 0x1000000000, 0x0},
	{"gpu2main_data_p2_axi4_256_w", 0x0D, "main2ddr_data_p0_axi4_128_w", 0x01, 0x8, 0x2000000000, 0x0},
	{"gpu2main_data_p2_axi4_256_w", 0x0D, "main2ddr_data_p0_axi4_128_w", 0x01, 0x9, 0x0, 0x0},
	{"gpu2main_data_p2_axi4_256_w", 0x0D, "main2ddr_data_p1_axi4_128_w", 0x03, 0x0, 0xc0000080, 0xc0000080},
	{"gpu2main_data_p2_axi4_256_w", 0x0D, "main2ddr_data_p1_axi4_128_w", 0x03, 0x1, 0x800000080, 0xc0000080},
	{"gpu2main_data_p2_axi4_256_w", 0x0D, "main2ddr_data_p1_axi4_128_w", 0x03, 0x2, 0x10c0000100, 0xc0000100},
	{"gpu2main_data_p2_axi4_256_w", 0x0D, "main2ddr_data_p1_axi4_128_w", 0x03, 0x3, 0x1800000100, 0xc0000100},
	{"gpu2main_data_p2_axi4_256_w", 0x0D, "main2ddr_data_p1_axi4_128_w", 0x03, 0x4, 0x20c0000200, 0xc0000200},
	{"gpu2main_data_p2_axi4_256_w", 0x0D, "main2ddr_data_p1_axi4_128_w", 0x03, 0x5, 0x2800000200, 0xc0000200},
	{"gpu2main_data_p2_axi4_256_w", 0x0D, "main2ddr_data_p1_axi4_128_w", 0x03, 0x6, 0x80, 0x80},
	{"gpu2main_data_p2_axi4_256_w", 0x0D, "main2ddr_data_p1_axi4_128_w", 0x03, 0x7, 0x1000000100, 0x100},
	{"gpu2main_data_p2_axi4_256_w", 0x0D, "main2ddr_data_p1_axi4_128_w", 0x03, 0x8, 0x2000000200, 0x200},
	{"gpu2main_data_p2_axi4_256_w", 0x0D, "main2ddr_data_p2_axi4_128_w", 0x05, 0x0, 0xc0000100, 0xc0000100},
	{"gpu2main_data_p2_axi4_256_w", 0x0D, "main2ddr_data_p2_axi4_128_w", 0x05, 0x1, 0x800000100, 0xc0000100},
	{"gpu2main_data_p2_axi4_256_w", 0x0D, "main2ddr_data_p2_axi4_128_w", 0x05, 0x2, 0x10c0000200, 0xc0000200},
	{"gpu2main_data_p2_axi4_256_w", 0x0D, "main2ddr_data_p2_axi4_128_w", 0x05, 0x3, 0x1800000200, 0xc0000200},
	{"gpu2main_data_p2_axi4_256_w", 0x0D, "main2ddr_data_p2_axi4_128_w", 0x05, 0x4, 0x20c0000400, 0xc0000400},
	{"gpu2main_data_p2_axi4_256_w", 0x0D, "main2ddr_data_p2_axi4_128_w", 0x05, 0x5, 0x2800000400, 0xc0000400},
	{"gpu2main_data_p2_axi4_256_w", 0x0D, "main2ddr_data_p2_axi4_128_w", 0x05, 0x6, 0x100, 0x100},
	{"gpu2main_data_p2_axi4_256_w", 0x0D, "main2ddr_data_p2_axi4_128_w", 0x05, 0x7, 0x1000000200, 0x200},
	{"gpu2main_data_p2_axi4_256_w", 0x0D, "main2ddr_data_p2_axi4_128_w", 0x05, 0x8, 0x2000000400, 0x400},
	{"gpu2main_data_p2_axi4_256_w", 0x0D, "main2ddr_data_p3_axi4_128_w", 0x07, 0x0, 0xc0000180, 0xc0000180},
	{"gpu2main_data_p2_axi4_256_w", 0x0D, "main2ddr_data_p3_axi4_128_w", 0x07, 0x1, 0x800000180, 0xc0000180},
	{"gpu2main_data_p2_axi4_256_w", 0x0D, "main2ddr_data_p3_axi4_128_w", 0x07, 0x2, 0x10c0000300, 0xc0000300},
	{"gpu2main_data_p2_axi4_256_w", 0x0D, "main2ddr_data_p3_axi4_128_w", 0x07, 0x3, 0x1800000300, 0xc0000300},
	{"gpu2main_data_p2_axi4_256_w", 0x0D, "main2ddr_data_p3_axi4_128_w", 0x07, 0x4, 0x20c0000600, 0xc0000600},
	{"gpu2main_data_p2_axi4_256_w", 0x0D, "main2ddr_data_p3_axi4_128_w", 0x07, 0x5, 0x2800000600, 0xc0000600},
	{"gpu2main_data_p2_axi4_256_w", 0x0D, "main2ddr_data_p3_axi4_128_w", 0x07, 0x6, 0x180, 0x180},
	{"gpu2main_data_p2_axi4_256_w", 0x0D, "main2ddr_data_p3_axi4_128_w", 0x07, 0x7, 0x1000000300, 0x300},
	{"gpu2main_data_p2_axi4_256_w", 0x0D, "main2ddr_data_p3_axi4_128_w", 0x07, 0x8, 0x2000000600, 0x600},
	{"gpu2main_data_p3_axi4_256_r", 0x0E, "main2ddr_data_p0_axi4_128_r", 0x0, 0x0, 0xc0000000, 0xc0000000},
	{"gpu2main_data_p3_axi4_256_r", 0x0E, "main2ddr_data_p0_axi4_128_r", 0x0, 0x1, 0x800000000, 0xc0000000},
	{"gpu2main_data_p3_axi4_256_r", 0x0E, "main2ddr_data_p0_axi4_128_r", 0x0, 0x2, 0x10c0000000, 0xc0000000},
	{"gpu2main_data_p3_axi4_256_r", 0x0E, "main2ddr_data_p0_axi4_128_r", 0x0, 0x3, 0x1800000000, 0xc0000000},
	{"gpu2main_data_p3_axi4_256_r", 0x0E, "main2ddr_data_p0_axi4_128_r", 0x0, 0x4, 0x20c0000000, 0xc0000000},
	{"gpu2main_data_p3_axi4_256_r", 0x0E, "main2ddr_data_p0_axi4_128_r", 0x0, 0x5, 0x2800000000, 0xc0000000},
	{"gpu2main_data_p3_axi4_256_r", 0x0E, "main2ddr_data_p0_axi4_128_r", 0x0, 0x6, 0x0, 0x0},
	{"gpu2main_data_p3_axi4_256_r", 0x0E, "main2ddr_data_p0_axi4_128_r", 0x0, 0x7, 0x1000000000, 0x0},
	{"gpu2main_data_p3_axi4_256_r", 0x0E, "main2ddr_data_p0_axi4_128_r", 0x0, 0x8, 0x2000000000, 0x0},
	{"gpu2main_data_p3_axi4_256_r", 0x0E, "main2ddr_data_p0_axi4_128_r", 0x0, 0x9, 0x0, 0x0},
	{"gpu2main_data_p3_axi4_256_r", 0x0E, "main2ddr_data_p1_axi4_128_r", 0x02, 0x0, 0xc0000080, 0xc0000080},
	{"gpu2main_data_p3_axi4_256_r", 0x0E, "main2ddr_data_p1_axi4_128_r", 0x02, 0x1, 0x800000080, 0xc0000080},
	{"gpu2main_data_p3_axi4_256_r", 0x0E, "main2ddr_data_p1_axi4_128_r", 0x02, 0x2, 0x10c0000100, 0xc0000100},
	{"gpu2main_data_p3_axi4_256_r", 0x0E, "main2ddr_data_p1_axi4_128_r", 0x02, 0x3, 0x1800000100, 0xc0000100},
	{"gpu2main_data_p3_axi4_256_r", 0x0E, "main2ddr_data_p1_axi4_128_r", 0x02, 0x4, 0x20c0000200, 0xc0000200},
	{"gpu2main_data_p3_axi4_256_r", 0x0E, "main2ddr_data_p1_axi4_128_r", 0x02, 0x5, 0x2800000200, 0xc0000200},
	{"gpu2main_data_p3_axi4_256_r", 0x0E, "main2ddr_data_p1_axi4_128_r", 0x02, 0x6, 0x80, 0x80},
	{"gpu2main_data_p3_axi4_256_r", 0x0E, "main2ddr_data_p1_axi4_128_r", 0x02, 0x7, 0x1000000100, 0x100},
	{"gpu2main_data_p3_axi4_256_r", 0x0E, "main2ddr_data_p1_axi4_128_r", 0x02, 0x8, 0x2000000200, 0x200},
	{"gpu2main_data_p3_axi4_256_r", 0x0E, "main2ddr_data_p2_axi4_128_r", 0x04, 0x0, 0xc0000100, 0xc0000100},
	{"gpu2main_data_p3_axi4_256_r", 0x0E, "main2ddr_data_p2_axi4_128_r", 0x04, 0x1, 0x800000100, 0xc0000100},
	{"gpu2main_data_p3_axi4_256_r", 0x0E, "main2ddr_data_p2_axi4_128_r", 0x04, 0x2, 0x10c0000200, 0xc0000200},
	{"gpu2main_data_p3_axi4_256_r", 0x0E, "main2ddr_data_p2_axi4_128_r", 0x04, 0x3, 0x1800000200, 0xc0000200},
	{"gpu2main_data_p3_axi4_256_r", 0x0E, "main2ddr_data_p2_axi4_128_r", 0x04, 0x4, 0x20c0000400, 0xc0000400},
	{"gpu2main_data_p3_axi4_256_r", 0x0E, "main2ddr_data_p2_axi4_128_r", 0x04, 0x5, 0x2800000400, 0xc0000400},
	{"gpu2main_data_p3_axi4_256_r", 0x0E, "main2ddr_data_p2_axi4_128_r", 0x04, 0x6, 0x100, 0x100},
	{"gpu2main_data_p3_axi4_256_r", 0x0E, "main2ddr_data_p2_axi4_128_r", 0x04, 0x7, 0x1000000200, 0x200},
	{"gpu2main_data_p3_axi4_256_r", 0x0E, "main2ddr_data_p2_axi4_128_r", 0x04, 0x8, 0x2000000400, 0x400},
	{"gpu2main_data_p3_axi4_256_r", 0x0E, "main2ddr_data_p3_axi4_128_r", 0x06, 0x0, 0xc0000180, 0xc0000180},
	{"gpu2main_data_p3_axi4_256_r", 0x0E, "main2ddr_data_p3_axi4_128_r", 0x06, 0x1, 0x800000180, 0xc0000180},
	{"gpu2main_data_p3_axi4_256_r", 0x0E, "main2ddr_data_p3_axi4_128_r", 0x06, 0x2, 0x10c0000300, 0xc0000300},
	{"gpu2main_data_p3_axi4_256_r", 0x0E, "main2ddr_data_p3_axi4_128_r", 0x06, 0x3, 0x1800000300, 0xc0000300},
	{"gpu2main_data_p3_axi4_256_r", 0x0E, "main2ddr_data_p3_axi4_128_r", 0x06, 0x4, 0x20c0000600, 0xc0000600},
	{"gpu2main_data_p3_axi4_256_r", 0x0E, "main2ddr_data_p3_axi4_128_r", 0x06, 0x5, 0x2800000600, 0xc0000600},
	{"gpu2main_data_p3_axi4_256_r", 0x0E, "main2ddr_data_p3_axi4_128_r", 0x06, 0x6, 0x180, 0x180},
	{"gpu2main_data_p3_axi4_256_r", 0x0E, "main2ddr_data_p3_axi4_128_r", 0x06, 0x7, 0x1000000300, 0x300},
	{"gpu2main_data_p3_axi4_256_r", 0x0E, "main2ddr_data_p3_axi4_128_r", 0x06, 0x8, 0x2000000600, 0x600},
	{"gpu2main_data_p3_axi4_256_w", 0x0F, "main2ddr_data_p0_axi4_128_w", 0x01, 0x0, 0xc0000000, 0xc0000000},
	{"gpu2main_data_p3_axi4_256_w", 0x0F, "main2ddr_data_p0_axi4_128_w", 0x01, 0x1, 0x800000000, 0xc0000000},
	{"gpu2main_data_p3_axi4_256_w", 0x0F, "main2ddr_data_p0_axi4_128_w", 0x01, 0x2, 0x10c0000000, 0xc0000000},
	{"gpu2main_data_p3_axi4_256_w", 0x0F, "main2ddr_data_p0_axi4_128_w", 0x01, 0x3, 0x1800000000, 0xc0000000},
	{"gpu2main_data_p3_axi4_256_w", 0x0F, "main2ddr_data_p0_axi4_128_w", 0x01, 0x4, 0x20c0000000, 0xc0000000},
	{"gpu2main_data_p3_axi4_256_w", 0x0F, "main2ddr_data_p0_axi4_128_w", 0x01, 0x5, 0x2800000000, 0xc0000000},
	{"gpu2main_data_p3_axi4_256_w", 0x0F, "main2ddr_data_p0_axi4_128_w", 0x01, 0x6, 0x0, 0x0},
	{"gpu2main_data_p3_axi4_256_w", 0x0F, "main2ddr_data_p0_axi4_128_w", 0x01, 0x7, 0x1000000000, 0x0},
	{"gpu2main_data_p3_axi4_256_w", 0x0F, "main2ddr_data_p0_axi4_128_w", 0x01, 0x8, 0x2000000000, 0x0},
	{"gpu2main_data_p3_axi4_256_w", 0x0F, "main2ddr_data_p0_axi4_128_w", 0x01, 0x9, 0x0, 0x0},
	{"gpu2main_data_p3_axi4_256_w", 0x0F, "main2ddr_data_p1_axi4_128_w", 0x03, 0x0, 0xc0000080, 0xc0000080},
	{"gpu2main_data_p3_axi4_256_w", 0x0F, "main2ddr_data_p1_axi4_128_w", 0x03, 0x1, 0x800000080, 0xc0000080},
	{"gpu2main_data_p3_axi4_256_w", 0x0F, "main2ddr_data_p1_axi4_128_w", 0x03, 0x2, 0x10c0000100, 0xc0000100},
	{"gpu2main_data_p3_axi4_256_w", 0x0F, "main2ddr_data_p1_axi4_128_w", 0x03, 0x3, 0x1800000100, 0xc0000100},
	{"gpu2main_data_p3_axi4_256_w", 0x0F, "main2ddr_data_p1_axi4_128_w", 0x03, 0x4, 0x20c0000200, 0xc0000200},
	{"gpu2main_data_p3_axi4_256_w", 0x0F, "main2ddr_data_p1_axi4_128_w", 0x03, 0x5, 0x2800000200, 0xc0000200},
	{"gpu2main_data_p3_axi4_256_w", 0x0F, "main2ddr_data_p1_axi4_128_w", 0x03, 0x6, 0x80, 0x80},
	{"gpu2main_data_p3_axi4_256_w", 0x0F, "main2ddr_data_p1_axi4_128_w", 0x03, 0x7, 0x1000000100, 0x100},
	{"gpu2main_data_p3_axi4_256_w", 0x0F, "main2ddr_data_p1_axi4_128_w", 0x03, 0x8, 0x2000000200, 0x200},
	{"gpu2main_data_p3_axi4_256_w", 0x0F, "main2ddr_data_p2_axi4_128_w", 0x05, 0x0, 0xc0000100, 0xc0000100},
	{"gpu2main_data_p3_axi4_256_w", 0x0F, "main2ddr_data_p2_axi4_128_w", 0x05, 0x1, 0x800000100, 0xc0000100},
	{"gpu2main_data_p3_axi4_256_w", 0x0F, "main2ddr_data_p2_axi4_128_w", 0x05, 0x2, 0x10c0000200, 0xc0000200},
	{"gpu2main_data_p3_axi4_256_w", 0x0F, "main2ddr_data_p2_axi4_128_w", 0x05, 0x3, 0x1800000200, 0xc0000200},
	{"gpu2main_data_p3_axi4_256_w", 0x0F, "main2ddr_data_p2_axi4_128_w", 0x05, 0x4, 0x20c0000400, 0xc0000400},
	{"gpu2main_data_p3_axi4_256_w", 0x0F, "main2ddr_data_p2_axi4_128_w", 0x05, 0x5, 0x2800000400, 0xc0000400},
	{"gpu2main_data_p3_axi4_256_w", 0x0F, "main2ddr_data_p2_axi4_128_w", 0x05, 0x6, 0x100, 0x100},
	{"gpu2main_data_p3_axi4_256_w", 0x0F, "main2ddr_data_p2_axi4_128_w", 0x05, 0x7, 0x1000000200, 0x200},
	{"gpu2main_data_p3_axi4_256_w", 0x0F, "main2ddr_data_p2_axi4_128_w", 0x05, 0x8, 0x2000000400, 0x400},
	{"gpu2main_data_p3_axi4_256_w", 0x0F, "main2ddr_data_p3_axi4_128_w", 0x07, 0x0, 0xc0000180, 0xc0000180},
	{"gpu2main_data_p3_axi4_256_w", 0x0F, "main2ddr_data_p3_axi4_128_w", 0x07, 0x1, 0x800000180, 0xc0000180},
	{"gpu2main_data_p3_axi4_256_w", 0x0F, "main2ddr_data_p3_axi4_128_w", 0x07, 0x2, 0x10c0000300, 0xc0000300},
	{"gpu2main_data_p3_axi4_256_w", 0x0F, "main2ddr_data_p3_axi4_128_w", 0x07, 0x3, 0x1800000300, 0xc0000300},
	{"gpu2main_data_p3_axi4_256_w", 0x0F, "main2ddr_data_p3_axi4_128_w", 0x07, 0x4, 0x20c0000600, 0xc0000600},
	{"gpu2main_data_p3_axi4_256_w", 0x0F, "main2ddr_data_p3_axi4_128_w", 0x07, 0x5, 0x2800000600, 0xc0000600},
	{"gpu2main_data_p3_axi4_256_w", 0x0F, "main2ddr_data_p3_axi4_128_w", 0x07, 0x6, 0x180, 0x180},
	{"gpu2main_data_p3_axi4_256_w", 0x0F, "main2ddr_data_p3_axi4_128_w", 0x07, 0x7, 0x1000000300, 0x300},
	{"gpu2main_data_p3_axi4_256_w", 0x0F, "main2ddr_data_p3_axi4_128_w", 0x07, 0x8, 0x2000000600, 0x600},
	{"m1_main_data_p0_nsp_128_r", 0x10, "main2ddr_data_p0_axi4_128_r", 0x0, 0x0, 0xc0000000, 0xc0000000},
	{"m1_main_data_p0_nsp_128_r", 0x10, "main2ddr_data_p0_axi4_128_r", 0x0, 0x1, 0x800000000, 0xc0000000},
	{"m1_main_data_p0_nsp_128_r", 0x10, "main2ddr_data_p0_axi4_128_r", 0x0, 0x2, 0x10c0000000, 0xc0000000},
	{"m1_main_data_p0_nsp_128_r", 0x10, "main2ddr_data_p0_axi4_128_r", 0x0, 0x3, 0x1800000000, 0xc0000000},
	{"m1_main_data_p0_nsp_128_r", 0x10, "main2ddr_data_p0_axi4_128_r", 0x0, 0x4, 0x20c0000000, 0xc0000000},
	{"m1_main_data_p0_nsp_128_r", 0x10, "main2ddr_data_p0_axi4_128_r", 0x0, 0x5, 0x2800000000, 0xc0000000},
	{"m1_main_data_p0_nsp_128_r", 0x10, "main2ddr_data_p0_axi4_128_r", 0x0, 0x6, 0x0, 0x0},
	{"m1_main_data_p0_nsp_128_r", 0x10, "main2ddr_data_p0_axi4_128_r", 0x0, 0x7, 0x1000000000, 0x0},
	{"m1_main_data_p0_nsp_128_r", 0x10, "main2ddr_data_p0_axi4_128_r", 0x0, 0x8, 0x2000000000, 0x0},
	{"m1_main_data_p0_nsp_128_r", 0x10, "main2ddr_data_p0_axi4_128_r", 0x0, 0x9, 0x0, 0x0},
	{"m1_main_data_p0_nsp_128_r", 0x10, "main2ddr_data_p2_axi4_128_r", 0x04, 0x0, 0xc0000100, 0xc0000100},
	{"m1_main_data_p0_nsp_128_r", 0x10, "main2ddr_data_p2_axi4_128_r", 0x04, 0x1, 0x800000100, 0xc0000100},
	{"m1_main_data_p0_nsp_128_r", 0x10, "main2ddr_data_p2_axi4_128_r", 0x04, 0x2, 0x10c0000200, 0xc0000200},
	{"m1_main_data_p0_nsp_128_r", 0x10, "main2ddr_data_p2_axi4_128_r", 0x04, 0x3, 0x1800000200, 0xc0000200},
	{"m1_main_data_p0_nsp_128_r", 0x10, "main2ddr_data_p2_axi4_128_r", 0x04, 0x4, 0x20c0000400, 0xc0000400},
	{"m1_main_data_p0_nsp_128_r", 0x10, "main2ddr_data_p2_axi4_128_r", 0x04, 0x5, 0x2800000400, 0xc0000400},
	{"m1_main_data_p0_nsp_128_r", 0x10, "main2ddr_data_p2_axi4_128_r", 0x04, 0x6, 0x100, 0x100},
	{"m1_main_data_p0_nsp_128_r", 0x10, "main2ddr_data_p2_axi4_128_r", 0x04, 0x7, 0x1000000200, 0x200},
	{"m1_main_data_p0_nsp_128_r", 0x10, "main2ddr_data_p2_axi4_128_r", 0x04, 0x8, 0x2000000400, 0x400},
	{"m1_main_data_p0_nsp_128_w", 0x11, "main2ddr_data_p0_axi4_128_w", 0x01, 0x0, 0xc0000000, 0xc0000000},
	{"m1_main_data_p0_nsp_128_w", 0x11, "main2ddr_data_p0_axi4_128_w", 0x01, 0x1, 0x800000000, 0xc0000000},
	{"m1_main_data_p0_nsp_128_w", 0x11, "main2ddr_data_p0_axi4_128_w", 0x01, 0x2, 0x10c0000000, 0xc0000000},
	{"m1_main_data_p0_nsp_128_w", 0x11, "main2ddr_data_p0_axi4_128_w", 0x01, 0x3, 0x1800000000, 0xc0000000},
	{"m1_main_data_p0_nsp_128_w", 0x11, "main2ddr_data_p0_axi4_128_w", 0x01, 0x4, 0x20c0000000, 0xc0000000},
	{"m1_main_data_p0_nsp_128_w", 0x11, "main2ddr_data_p0_axi4_128_w", 0x01, 0x5, 0x2800000000, 0xc0000000},
	{"m1_main_data_p0_nsp_128_w", 0x11, "main2ddr_data_p0_axi4_128_w", 0x01, 0x6, 0x0, 0x0},
	{"m1_main_data_p0_nsp_128_w", 0x11, "main2ddr_data_p0_axi4_128_w", 0x01, 0x7, 0x1000000000, 0x0},
	{"m1_main_data_p0_nsp_128_w", 0x11, "main2ddr_data_p0_axi4_128_w", 0x01, 0x8, 0x2000000000, 0x0},
	{"m1_main_data_p0_nsp_128_w", 0x11, "main2ddr_data_p0_axi4_128_w", 0x01, 0x9, 0x0, 0x0},
	{"m1_main_data_p0_nsp_128_w", 0x11, "main2ddr_data_p2_axi4_128_w", 0x05, 0x0, 0xc0000100, 0xc0000100},
	{"m1_main_data_p0_nsp_128_w", 0x11, "main2ddr_data_p2_axi4_128_w", 0x05, 0x1, 0x800000100, 0xc0000100},
	{"m1_main_data_p0_nsp_128_w", 0x11, "main2ddr_data_p2_axi4_128_w", 0x05, 0x2, 0x10c0000200, 0xc0000200},
	{"m1_main_data_p0_nsp_128_w", 0x11, "main2ddr_data_p2_axi4_128_w", 0x05, 0x3, 0x1800000200, 0xc0000200},
	{"m1_main_data_p0_nsp_128_w", 0x11, "main2ddr_data_p2_axi4_128_w", 0x05, 0x4, 0x20c0000400, 0xc0000400},
	{"m1_main_data_p0_nsp_128_w", 0x11, "main2ddr_data_p2_axi4_128_w", 0x05, 0x5, 0x2800000400, 0xc0000400},
	{"m1_main_data_p0_nsp_128_w", 0x11, "main2ddr_data_p2_axi4_128_w", 0x05, 0x6, 0x100, 0x100},
	{"m1_main_data_p0_nsp_128_w", 0x11, "main2ddr_data_p2_axi4_128_w", 0x05, 0x7, 0x1000000200, 0x200},
	{"m1_main_data_p0_nsp_128_w", 0x11, "main2ddr_data_p2_axi4_128_w", 0x05, 0x8, 0x2000000400, 0x400},
	{"m1_main_data_p1_nsp_128_r", 0x12, "main2ddr_data_p1_axi4_128_r", 0x02, 0x0, 0xc0000080, 0xc0000080},
	{"m1_main_data_p1_nsp_128_r", 0x12, "main2ddr_data_p1_axi4_128_r", 0x02, 0x1, 0x800000080, 0xc0000080},
	{"m1_main_data_p1_nsp_128_r", 0x12, "main2ddr_data_p1_axi4_128_r", 0x02, 0x2, 0x10c0000100, 0xc0000100},
	{"m1_main_data_p1_nsp_128_r", 0x12, "main2ddr_data_p1_axi4_128_r", 0x02, 0x3, 0x1800000100, 0xc0000100},
	{"m1_main_data_p1_nsp_128_r", 0x12, "main2ddr_data_p1_axi4_128_r", 0x02, 0x4, 0x20c0000200, 0xc0000200},
	{"m1_main_data_p1_nsp_128_r", 0x12, "main2ddr_data_p1_axi4_128_r", 0x02, 0x5, 0x2800000200, 0xc0000200},
	{"m1_main_data_p1_nsp_128_r", 0x12, "main2ddr_data_p1_axi4_128_r", 0x02, 0x6, 0x80, 0x80},
	{"m1_main_data_p1_nsp_128_r", 0x12, "main2ddr_data_p1_axi4_128_r", 0x02, 0x7, 0x1000000100, 0x100},
	{"m1_main_data_p1_nsp_128_r", 0x12, "main2ddr_data_p1_axi4_128_r", 0x02, 0x8, 0x2000000200, 0x200},
	{"m1_main_data_p1_nsp_128_r", 0x12, "main2ddr_data_p1_axi4_128_r", 0x02, 0x9, 0x0, 0x0},
	{"m1_main_data_p1_nsp_128_r", 0x12, "main2ddr_data_p3_axi4_128_r", 0x06, 0x0, 0xc0000180, 0xc0000180},
	{"m1_main_data_p1_nsp_128_r", 0x12, "main2ddr_data_p3_axi4_128_r", 0x06, 0x1, 0x800000180, 0xc0000180},
	{"m1_main_data_p1_nsp_128_r", 0x12, "main2ddr_data_p3_axi4_128_r", 0x06, 0x2, 0x10c0000300, 0xc0000300},
	{"m1_main_data_p1_nsp_128_r", 0x12, "main2ddr_data_p3_axi4_128_r", 0x06, 0x3, 0x1800000300, 0xc0000300},
	{"m1_main_data_p1_nsp_128_r", 0x12, "main2ddr_data_p3_axi4_128_r", 0x06, 0x4, 0x20c0000600, 0xc0000600},
	{"m1_main_data_p1_nsp_128_r", 0x12, "main2ddr_data_p3_axi4_128_r", 0x06, 0x5, 0x2800000600, 0xc0000600},
	{"m1_main_data_p1_nsp_128_r", 0x12, "main2ddr_data_p3_axi4_128_r", 0x06, 0x6, 0x180, 0x180},
	{"m1_main_data_p1_nsp_128_r", 0x12, "main2ddr_data_p3_axi4_128_r", 0x06, 0x7, 0x1000000300, 0x300},
	{"m1_main_data_p1_nsp_128_r", 0x12, "main2ddr_data_p3_axi4_128_r", 0x06, 0x8, 0x2000000600, 0x600},
	{"m1_main_data_p1_nsp_128_w", 0x13, "main2ddr_data_p1_axi4_128_w", 0x03, 0x0, 0xc0000080, 0xc0000080},
	{"m1_main_data_p1_nsp_128_w", 0x13, "main2ddr_data_p1_axi4_128_w", 0x03, 0x1, 0x800000080, 0xc0000080},
	{"m1_main_data_p1_nsp_128_w", 0x13, "main2ddr_data_p1_axi4_128_w", 0x03, 0x2, 0x10c0000100, 0xc0000100},
	{"m1_main_data_p1_nsp_128_w", 0x13, "main2ddr_data_p1_axi4_128_w", 0x03, 0x3, 0x1800000100, 0xc0000100},
	{"m1_main_data_p1_nsp_128_w", 0x13, "main2ddr_data_p1_axi4_128_w", 0x03, 0x4, 0x20c0000200, 0xc0000200},
	{"m1_main_data_p1_nsp_128_w", 0x13, "main2ddr_data_p1_axi4_128_w", 0x03, 0x5, 0x2800000200, 0xc0000200},
	{"m1_main_data_p1_nsp_128_w", 0x13, "main2ddr_data_p1_axi4_128_w", 0x03, 0x6, 0x80, 0x80},
	{"m1_main_data_p1_nsp_128_w", 0x13, "main2ddr_data_p1_axi4_128_w", 0x03, 0x7, 0x1000000100, 0x100},
	{"m1_main_data_p1_nsp_128_w", 0x13, "main2ddr_data_p1_axi4_128_w", 0x03, 0x8, 0x2000000200, 0x200},
	{"m1_main_data_p1_nsp_128_w", 0x13, "main2ddr_data_p1_axi4_128_w", 0x03, 0x9, 0x0, 0x0},
	{"m1_main_data_p1_nsp_128_w", 0x13, "main2ddr_data_p3_axi4_128_w", 0x07, 0x0, 0xc0000180, 0xc0000180},
	{"m1_main_data_p1_nsp_128_w", 0x13, "main2ddr_data_p3_axi4_128_w", 0x07, 0x1, 0x800000180, 0xc0000180},
	{"m1_main_data_p1_nsp_128_w", 0x13, "main2ddr_data_p3_axi4_128_w", 0x07, 0x2, 0x10c0000300, 0xc0000300},
	{"m1_main_data_p1_nsp_128_w", 0x13, "main2ddr_data_p3_axi4_128_w", 0x07, 0x3, 0x1800000300, 0xc0000300},
	{"m1_main_data_p1_nsp_128_w", 0x13, "main2ddr_data_p3_axi4_128_w", 0x07, 0x4, 0x20c0000600, 0xc0000600},
	{"m1_main_data_p1_nsp_128_w", 0x13, "main2ddr_data_p3_axi4_128_w", 0x07, 0x5, 0x2800000600, 0xc0000600},
	{"m1_main_data_p1_nsp_128_w", 0x13, "main2ddr_data_p3_axi4_128_w", 0x07, 0x6, 0x180, 0x180},
	{"m1_main_data_p1_nsp_128_w", 0x13, "main2ddr_data_p3_axi4_128_w", 0x07, 0x7, 0x1000000300, 0x300},
	{"m1_main_data_p1_nsp_128_w", 0x13, "main2ddr_data_p3_axi4_128_w", 0x07, 0x8, 0x2000000600, 0x600},
	{"m2_main_data_p0_nsp_128_r", 0x14, "main2ddr_data_p0_axi4_128_r", 0x0, 0x0, 0xc0000000, 0xc0000000},
	{"m2_main_data_p0_nsp_128_r", 0x14, "main2ddr_data_p0_axi4_128_r", 0x0, 0x1, 0x800000000, 0xc0000000},
	{"m2_main_data_p0_nsp_128_r", 0x14, "main2ddr_data_p0_axi4_128_r", 0x0, 0x2, 0x10c0000000, 0xc0000000},
	{"m2_main_data_p0_nsp_128_r", 0x14, "main2ddr_data_p0_axi4_128_r", 0x0, 0x3, 0x1800000000, 0xc0000000},
	{"m2_main_data_p0_nsp_128_r", 0x14, "main2ddr_data_p0_axi4_128_r", 0x0, 0x4, 0x20c0000000, 0xc0000000},
	{"m2_main_data_p0_nsp_128_r", 0x14, "main2ddr_data_p0_axi4_128_r", 0x0, 0x5, 0x2800000000, 0xc0000000},
	{"m2_main_data_p0_nsp_128_r", 0x14, "main2ddr_data_p0_axi4_128_r", 0x0, 0x6, 0x0, 0x0},
	{"m2_main_data_p0_nsp_128_r", 0x14, "main2ddr_data_p0_axi4_128_r", 0x0, 0x7, 0x1000000000, 0x0},
	{"m2_main_data_p0_nsp_128_r", 0x14, "main2ddr_data_p0_axi4_128_r", 0x0, 0x8, 0x2000000000, 0x0},
	{"m2_main_data_p0_nsp_128_r", 0x14, "main2ddr_data_p0_axi4_128_r", 0x0, 0x9, 0x0, 0x0},
	{"m2_main_data_p0_nsp_128_r", 0x14, "main2ddr_data_p2_axi4_128_r", 0x04, 0x0, 0xc0000100, 0xc0000100},
	{"m2_main_data_p0_nsp_128_r", 0x14, "main2ddr_data_p2_axi4_128_r", 0x04, 0x1, 0x800000100, 0xc0000100},
	{"m2_main_data_p0_nsp_128_r", 0x14, "main2ddr_data_p2_axi4_128_r", 0x04, 0x2, 0x10c0000200, 0xc0000200},
	{"m2_main_data_p0_nsp_128_r", 0x14, "main2ddr_data_p2_axi4_128_r", 0x04, 0x3, 0x1800000200, 0xc0000200},
	{"m2_main_data_p0_nsp_128_r", 0x14, "main2ddr_data_p2_axi4_128_r", 0x04, 0x4, 0x20c0000400, 0xc0000400},
	{"m2_main_data_p0_nsp_128_r", 0x14, "main2ddr_data_p2_axi4_128_r", 0x04, 0x5, 0x2800000400, 0xc0000400},
	{"m2_main_data_p0_nsp_128_r", 0x14, "main2ddr_data_p2_axi4_128_r", 0x04, 0x6, 0x100, 0x100},
	{"m2_main_data_p0_nsp_128_r", 0x14, "main2ddr_data_p2_axi4_128_r", 0x04, 0x7, 0x1000000200, 0x200},
	{"m2_main_data_p0_nsp_128_r", 0x14, "main2ddr_data_p2_axi4_128_r", 0x04, 0x8, 0x2000000400, 0x400},
	{"m2_main_data_p0_nsp_128_w", 0x15, "main2ddr_data_p0_axi4_128_w", 0x01, 0x0, 0xc0000000, 0xc0000000},
	{"m2_main_data_p0_nsp_128_w", 0x15, "main2ddr_data_p0_axi4_128_w", 0x01, 0x1, 0x800000000, 0xc0000000},
	{"m2_main_data_p0_nsp_128_w", 0x15, "main2ddr_data_p0_axi4_128_w", 0x01, 0x2, 0x10c0000000, 0xc0000000},
	{"m2_main_data_p0_nsp_128_w", 0x15, "main2ddr_data_p0_axi4_128_w", 0x01, 0x3, 0x1800000000, 0xc0000000},
	{"m2_main_data_p0_nsp_128_w", 0x15, "main2ddr_data_p0_axi4_128_w", 0x01, 0x4, 0x20c0000000, 0xc0000000},
	{"m2_main_data_p0_nsp_128_w", 0x15, "main2ddr_data_p0_axi4_128_w", 0x01, 0x5, 0x2800000000, 0xc0000000},
	{"m2_main_data_p0_nsp_128_w", 0x15, "main2ddr_data_p0_axi4_128_w", 0x01, 0x6, 0x0, 0x0},
	{"m2_main_data_p0_nsp_128_w", 0x15, "main2ddr_data_p0_axi4_128_w", 0x01, 0x7, 0x1000000000, 0x0},
	{"m2_main_data_p0_nsp_128_w", 0x15, "main2ddr_data_p0_axi4_128_w", 0x01, 0x8, 0x2000000000, 0x0},
	{"m2_main_data_p0_nsp_128_w", 0x15, "main2ddr_data_p0_axi4_128_w", 0x01, 0x9, 0x0, 0x0},
	{"m2_main_data_p0_nsp_128_w", 0x15, "main2ddr_data_p2_axi4_128_w", 0x05, 0x0, 0xc0000100, 0xc0000100},
	{"m2_main_data_p0_nsp_128_w", 0x15, "main2ddr_data_p2_axi4_128_w", 0x05, 0x1, 0x800000100, 0xc0000100},
	{"m2_main_data_p0_nsp_128_w", 0x15, "main2ddr_data_p2_axi4_128_w", 0x05, 0x2, 0x10c0000200, 0xc0000200},
	{"m2_main_data_p0_nsp_128_w", 0x15, "main2ddr_data_p2_axi4_128_w", 0x05, 0x3, 0x1800000200, 0xc0000200},
	{"m2_main_data_p0_nsp_128_w", 0x15, "main2ddr_data_p2_axi4_128_w", 0x05, 0x4, 0x20c0000400, 0xc0000400},
	{"m2_main_data_p0_nsp_128_w", 0x15, "main2ddr_data_p2_axi4_128_w", 0x05, 0x5, 0x2800000400, 0xc0000400},
	{"m2_main_data_p0_nsp_128_w", 0x15, "main2ddr_data_p2_axi4_128_w", 0x05, 0x6, 0x100, 0x100},
	{"m2_main_data_p0_nsp_128_w", 0x15, "main2ddr_data_p2_axi4_128_w", 0x05, 0x7, 0x1000000200, 0x200},
	{"m2_main_data_p0_nsp_128_w", 0x15, "main2ddr_data_p2_axi4_128_w", 0x05, 0x8, 0x2000000400, 0x400},
	{"m2_main_data_p1_nsp_128_r", 0x16, "main2ddr_data_p1_axi4_128_r", 0x02, 0x0, 0xc0000080, 0xc0000080},
	{"m2_main_data_p1_nsp_128_r", 0x16, "main2ddr_data_p1_axi4_128_r", 0x02, 0x1, 0x800000080, 0xc0000080},
	{"m2_main_data_p1_nsp_128_r", 0x16, "main2ddr_data_p1_axi4_128_r", 0x02, 0x2, 0x10c0000100, 0xc0000100},
	{"m2_main_data_p1_nsp_128_r", 0x16, "main2ddr_data_p1_axi4_128_r", 0x02, 0x3, 0x1800000100, 0xc0000100},
	{"m2_main_data_p1_nsp_128_r", 0x16, "main2ddr_data_p1_axi4_128_r", 0x02, 0x4, 0x20c0000200, 0xc0000200},
	{"m2_main_data_p1_nsp_128_r", 0x16, "main2ddr_data_p1_axi4_128_r", 0x02, 0x5, 0x2800000200, 0xc0000200},
	{"m2_main_data_p1_nsp_128_r", 0x16, "main2ddr_data_p1_axi4_128_r", 0x02, 0x6, 0x80, 0x80},
	{"m2_main_data_p1_nsp_128_r", 0x16, "main2ddr_data_p1_axi4_128_r", 0x02, 0x7, 0x1000000100, 0x100},
	{"m2_main_data_p1_nsp_128_r", 0x16, "main2ddr_data_p1_axi4_128_r", 0x02, 0x8, 0x2000000200, 0x200},
	{"m2_main_data_p1_nsp_128_r", 0x16, "main2ddr_data_p1_axi4_128_r", 0x02, 0x9, 0x0, 0x0},
	{"m2_main_data_p1_nsp_128_r", 0x16, "main2ddr_data_p3_axi4_128_r", 0x06, 0x0, 0xc0000180, 0xc0000180},
	{"m2_main_data_p1_nsp_128_r", 0x16, "main2ddr_data_p3_axi4_128_r", 0x06, 0x1, 0x800000180, 0xc0000180},
	{"m2_main_data_p1_nsp_128_r", 0x16, "main2ddr_data_p3_axi4_128_r", 0x06, 0x2, 0x10c0000300, 0xc0000300},
	{"m2_main_data_p1_nsp_128_r", 0x16, "main2ddr_data_p3_axi4_128_r", 0x06, 0x3, 0x1800000300, 0xc0000300},
	{"m2_main_data_p1_nsp_128_r", 0x16, "main2ddr_data_p3_axi4_128_r", 0x06, 0x4, 0x20c0000600, 0xc0000600},
	{"m2_main_data_p1_nsp_128_r", 0x16, "main2ddr_data_p3_axi4_128_r", 0x06, 0x5, 0x2800000600, 0xc0000600},
	{"m2_main_data_p1_nsp_128_r", 0x16, "main2ddr_data_p3_axi4_128_r", 0x06, 0x6, 0x180, 0x180},
	{"m2_main_data_p1_nsp_128_r", 0x16, "main2ddr_data_p3_axi4_128_r", 0x06, 0x7, 0x1000000300, 0x300},
	{"m2_main_data_p1_nsp_128_r", 0x16, "main2ddr_data_p3_axi4_128_r", 0x06, 0x8, 0x2000000600, 0x600},
	{"m2_main_data_p1_nsp_128_w", 0x17, "main2ddr_data_p1_axi4_128_w", 0x03, 0x0, 0xc0000080, 0xc0000080},
	{"m2_main_data_p1_nsp_128_w", 0x17, "main2ddr_data_p1_axi4_128_w", 0x03, 0x1, 0x800000080, 0xc0000080},
	{"m2_main_data_p1_nsp_128_w", 0x17, "main2ddr_data_p1_axi4_128_w", 0x03, 0x2, 0x10c0000100, 0xc0000100},
	{"m2_main_data_p1_nsp_128_w", 0x17, "main2ddr_data_p1_axi4_128_w", 0x03, 0x3, 0x1800000100, 0xc0000100},
	{"m2_main_data_p1_nsp_128_w", 0x17, "main2ddr_data_p1_axi4_128_w", 0x03, 0x4, 0x20c0000200, 0xc0000200},
	{"m2_main_data_p1_nsp_128_w", 0x17, "main2ddr_data_p1_axi4_128_w", 0x03, 0x5, 0x2800000200, 0xc0000200},
	{"m2_main_data_p1_nsp_128_w", 0x17, "main2ddr_data_p1_axi4_128_w", 0x03, 0x6, 0x80, 0x80},
	{"m2_main_data_p1_nsp_128_w", 0x17, "main2ddr_data_p1_axi4_128_w", 0x03, 0x7, 0x1000000100, 0x100},
	{"m2_main_data_p1_nsp_128_w", 0x17, "main2ddr_data_p1_axi4_128_w", 0x03, 0x8, 0x2000000200, 0x200},
	{"m2_main_data_p1_nsp_128_w", 0x17, "main2ddr_data_p1_axi4_128_w", 0x03, 0x9, 0x0, 0x0},
	{"m2_main_data_p1_nsp_128_w", 0x17, "main2ddr_data_p3_axi4_128_w", 0x07, 0x0, 0xc0000180, 0xc0000180},
	{"m2_main_data_p1_nsp_128_w", 0x17, "main2ddr_data_p3_axi4_128_w", 0x07, 0x1, 0x800000180, 0xc0000180},
	{"m2_main_data_p1_nsp_128_w", 0x17, "main2ddr_data_p3_axi4_128_w", 0x07, 0x2, 0x10c0000300, 0xc0000300},
	{"m2_main_data_p1_nsp_128_w", 0x17, "main2ddr_data_p3_axi4_128_w", 0x07, 0x3, 0x1800000300, 0xc0000300},
	{"m2_main_data_p1_nsp_128_w", 0x17, "main2ddr_data_p3_axi4_128_w", 0x07, 0x4, 0x20c0000600, 0xc0000600},
	{"m2_main_data_p1_nsp_128_w", 0x17, "main2ddr_data_p3_axi4_128_w", 0x07, 0x5, 0x2800000600, 0xc0000600},
	{"m2_main_data_p1_nsp_128_w", 0x17, "main2ddr_data_p3_axi4_128_w", 0x07, 0x6, 0x180, 0x180},
	{"m2_main_data_p1_nsp_128_w", 0x17, "main2ddr_data_p3_axi4_128_w", 0x07, 0x7, 0x1000000300, 0x300},
	{"m2_main_data_p1_nsp_128_w", 0x17, "main2ddr_data_p3_axi4_128_w", 0x07, 0x8, 0x2000000600, 0x600},
	{"npu2main_data_p0_axi4_128_r", 0x18, "main2ddr_data_p0_axi4_128_r", 0x0, 0x0, 0xc0000000, 0xc0000000},
	{"npu2main_data_p0_axi4_128_r", 0x18, "main2ddr_data_p0_axi4_128_r", 0x0, 0x1, 0x800000000, 0xc0000000},
	{"npu2main_data_p0_axi4_128_r", 0x18, "main2ddr_data_p0_axi4_128_r", 0x0, 0x2, 0x10c0000000, 0xc0000000},
	{"npu2main_data_p0_axi4_128_r", 0x18, "main2ddr_data_p0_axi4_128_r", 0x0, 0x3, 0x1800000000, 0xc0000000},
	{"npu2main_data_p0_axi4_128_r", 0x18, "main2ddr_data_p0_axi4_128_r", 0x0, 0x4, 0x20c0000000, 0xc0000000},
	{"npu2main_data_p0_axi4_128_r", 0x18, "main2ddr_data_p0_axi4_128_r", 0x0, 0x5, 0x2800000000, 0xc0000000},
	{"npu2main_data_p0_axi4_128_r", 0x18, "main2ddr_data_p0_axi4_128_r", 0x0, 0x6, 0x0, 0x0},
	{"npu2main_data_p0_axi4_128_r", 0x18, "main2ddr_data_p0_axi4_128_r", 0x0, 0x7, 0x1000000000, 0x0},
	{"npu2main_data_p0_axi4_128_r", 0x18, "main2ddr_data_p0_axi4_128_r", 0x0, 0x8, 0x2000000000, 0x0},
	{"npu2main_data_p0_axi4_128_r", 0x18, "main2ddr_data_p0_axi4_128_r", 0x0, 0x9, 0x0, 0x0},
	{"npu2main_data_p0_axi4_128_w", 0x19, "main2ddr_data_p0_axi4_128_w", 0x01, 0x0, 0xc0000000, 0xc0000000},
	{"npu2main_data_p0_axi4_128_w", 0x19, "main2ddr_data_p0_axi4_128_w", 0x01, 0x1, 0x800000000, 0xc0000000},
	{"npu2main_data_p0_axi4_128_w", 0x19, "main2ddr_data_p0_axi4_128_w", 0x01, 0x2, 0x10c0000000, 0xc0000000},
	{"npu2main_data_p0_axi4_128_w", 0x19, "main2ddr_data_p0_axi4_128_w", 0x01, 0x3, 0x1800000000, 0xc0000000},
	{"npu2main_data_p0_axi4_128_w", 0x19, "main2ddr_data_p0_axi4_128_w", 0x01, 0x4, 0x20c0000000, 0xc0000000},
	{"npu2main_data_p0_axi4_128_w", 0x19, "main2ddr_data_p0_axi4_128_w", 0x01, 0x5, 0x2800000000, 0xc0000000},
	{"npu2main_data_p0_axi4_128_w", 0x19, "main2ddr_data_p0_axi4_128_w", 0x01, 0x6, 0x0, 0x0},
	{"npu2main_data_p0_axi4_128_w", 0x19, "main2ddr_data_p0_axi4_128_w", 0x01, 0x7, 0x1000000000, 0x0},
	{"npu2main_data_p0_axi4_128_w", 0x19, "main2ddr_data_p0_axi4_128_w", 0x01, 0x8, 0x2000000000, 0x0},
	{"npu2main_data_p0_axi4_128_w", 0x19, "main2ddr_data_p0_axi4_128_w", 0x01, 0x9, 0x0, 0x0},
	{"npu2main_data_p1_axi4_128_r", 0x1A, "main2ddr_data_p1_axi4_128_r", 0x02, 0x0, 0xc0000080, 0xc0000080},
	{"npu2main_data_p1_axi4_128_r", 0x1A, "main2ddr_data_p1_axi4_128_r", 0x02, 0x1, 0x800000080, 0xc0000080},
	{"npu2main_data_p1_axi4_128_r", 0x1A, "main2ddr_data_p1_axi4_128_r", 0x02, 0x2, 0x10c0000100, 0xc0000100},
	{"npu2main_data_p1_axi4_128_r", 0x1A, "main2ddr_data_p1_axi4_128_r", 0x02, 0x3, 0x1800000100, 0xc0000100},
	{"npu2main_data_p1_axi4_128_r", 0x1A, "main2ddr_data_p1_axi4_128_r", 0x02, 0x4, 0x20c0000200, 0xc0000200},
	{"npu2main_data_p1_axi4_128_r", 0x1A, "main2ddr_data_p1_axi4_128_r", 0x02, 0x5, 0x2800000200, 0xc0000200},
	{"npu2main_data_p1_axi4_128_r", 0x1A, "main2ddr_data_p1_axi4_128_r", 0x02, 0x6, 0x80, 0x80},
	{"npu2main_data_p1_axi4_128_r", 0x1A, "main2ddr_data_p1_axi4_128_r", 0x02, 0x7, 0x1000000100, 0x100},
	{"npu2main_data_p1_axi4_128_r", 0x1A, "main2ddr_data_p1_axi4_128_r", 0x02, 0x8, 0x2000000200, 0x200},
	{"npu2main_data_p1_axi4_128_r", 0x1A, "main2ddr_data_p1_axi4_128_r", 0x02, 0x9, 0x0, 0x0},
	{"npu2main_data_p1_axi4_128_w", 0x1B, "main2ddr_data_p1_axi4_128_w", 0x03, 0x0, 0xc0000080, 0xc0000080},
	{"npu2main_data_p1_axi4_128_w", 0x1B, "main2ddr_data_p1_axi4_128_w", 0x03, 0x1, 0x800000080, 0xc0000080},
	{"npu2main_data_p1_axi4_128_w", 0x1B, "main2ddr_data_p1_axi4_128_w", 0x03, 0x2, 0x10c0000100, 0xc0000100},
	{"npu2main_data_p1_axi4_128_w", 0x1B, "main2ddr_data_p1_axi4_128_w", 0x03, 0x3, 0x1800000100, 0xc0000100},
	{"npu2main_data_p1_axi4_128_w", 0x1B, "main2ddr_data_p1_axi4_128_w", 0x03, 0x4, 0x20c0000200, 0xc0000200},
	{"npu2main_data_p1_axi4_128_w", 0x1B, "main2ddr_data_p1_axi4_128_w", 0x03, 0x5, 0x2800000200, 0xc0000200},
	{"npu2main_data_p1_axi4_128_w", 0x1B, "main2ddr_data_p1_axi4_128_w", 0x03, 0x6, 0x80, 0x80},
	{"npu2main_data_p1_axi4_128_w", 0x1B, "main2ddr_data_p1_axi4_128_w", 0x03, 0x7, 0x1000000100, 0x100},
	{"npu2main_data_p1_axi4_128_w", 0x1B, "main2ddr_data_p1_axi4_128_w", 0x03, 0x8, 0x2000000200, 0x200},
	{"npu2main_data_p1_axi4_128_w", 0x1B, "main2ddr_data_p1_axi4_128_w", 0x03, 0x9, 0x0, 0x0},
	{"npu2main_data_p2_axi4_128_r", 0x1C, "main2ddr_data_p2_axi4_128_r", 0x04, 0x0, 0xc0000100, 0xc0000100},
	{"npu2main_data_p2_axi4_128_r", 0x1C, "main2ddr_data_p2_axi4_128_r", 0x04, 0x1, 0x800000100, 0xc0000100},
	{"npu2main_data_p2_axi4_128_r", 0x1C, "main2ddr_data_p2_axi4_128_r", 0x04, 0x2, 0x10c0000200, 0xc0000200},
	{"npu2main_data_p2_axi4_128_r", 0x1C, "main2ddr_data_p2_axi4_128_r", 0x04, 0x3, 0x1800000200, 0xc0000200},
	{"npu2main_data_p2_axi4_128_r", 0x1C, "main2ddr_data_p2_axi4_128_r", 0x04, 0x4, 0x20c0000400, 0xc0000400},
	{"npu2main_data_p2_axi4_128_r", 0x1C, "main2ddr_data_p2_axi4_128_r", 0x04, 0x5, 0x2800000400, 0xc0000400},
	{"npu2main_data_p2_axi4_128_r", 0x1C, "main2ddr_data_p2_axi4_128_r", 0x04, 0x6, 0x100, 0x100},
	{"npu2main_data_p2_axi4_128_r", 0x1C, "main2ddr_data_p2_axi4_128_r", 0x04, 0x7, 0x1000000200, 0x200},
	{"npu2main_data_p2_axi4_128_r", 0x1C, "main2ddr_data_p2_axi4_128_r", 0x04, 0x8, 0x2000000400, 0x400},
	{"npu2main_data_p2_axi4_128_r", 0x1C, "main2ddr_data_p2_axi4_128_r", 0x04, 0x9, 0x0, 0x0},
	{"npu2main_data_p2_axi4_128_w", 0x1D, "main2ddr_data_p2_axi4_128_w", 0x05, 0x0, 0xc0000100, 0xc0000100},
	{"npu2main_data_p2_axi4_128_w", 0x1D, "main2ddr_data_p2_axi4_128_w", 0x05, 0x1, 0x800000100, 0xc0000100},
	{"npu2main_data_p2_axi4_128_w", 0x1D, "main2ddr_data_p2_axi4_128_w", 0x05, 0x2, 0x10c0000200, 0xc0000200},
	{"npu2main_data_p2_axi4_128_w", 0x1D, "main2ddr_data_p2_axi4_128_w", 0x05, 0x3, 0x1800000200, 0xc0000200},
	{"npu2main_data_p2_axi4_128_w", 0x1D, "main2ddr_data_p2_axi4_128_w", 0x05, 0x4, 0x20c0000400, 0xc0000400},
	{"npu2main_data_p2_axi4_128_w", 0x1D, "main2ddr_data_p2_axi4_128_w", 0x05, 0x5, 0x2800000400, 0xc0000400},
	{"npu2main_data_p2_axi4_128_w", 0x1D, "main2ddr_data_p2_axi4_128_w", 0x05, 0x6, 0x100, 0x100},
	{"npu2main_data_p2_axi4_128_w", 0x1D, "main2ddr_data_p2_axi4_128_w", 0x05, 0x7, 0x1000000200, 0x200},
	{"npu2main_data_p2_axi4_128_w", 0x1D, "main2ddr_data_p2_axi4_128_w", 0x05, 0x8, 0x2000000400, 0x400},
	{"npu2main_data_p2_axi4_128_w", 0x1D, "main2ddr_data_p2_axi4_128_w", 0x05, 0x9, 0x0, 0x0},
	{"npu2main_data_p3_axi4_128_r", 0x1E, "main2ddr_data_p3_axi4_128_r", 0x06, 0x0, 0xc0000180, 0xc0000180},
	{"npu2main_data_p3_axi4_128_r", 0x1E, "main2ddr_data_p3_axi4_128_r", 0x06, 0x1, 0x800000180, 0xc0000180},
	{"npu2main_data_p3_axi4_128_r", 0x1E, "main2ddr_data_p3_axi4_128_r", 0x06, 0x2, 0x10c0000300, 0xc0000300},
	{"npu2main_data_p3_axi4_128_r", 0x1E, "main2ddr_data_p3_axi4_128_r", 0x06, 0x3, 0x1800000300, 0xc0000300},
	{"npu2main_data_p3_axi4_128_r", 0x1E, "main2ddr_data_p3_axi4_128_r", 0x06, 0x4, 0x20c0000600, 0xc0000600},
	{"npu2main_data_p3_axi4_128_r", 0x1E, "main2ddr_data_p3_axi4_128_r", 0x06, 0x5, 0x2800000600, 0xc0000600},
	{"npu2main_data_p3_axi4_128_r", 0x1E, "main2ddr_data_p3_axi4_128_r", 0x06, 0x6, 0x180, 0x180},
	{"npu2main_data_p3_axi4_128_r", 0x1E, "main2ddr_data_p3_axi4_128_r", 0x06, 0x7, 0x1000000300, 0x300},
	{"npu2main_data_p3_axi4_128_r", 0x1E, "main2ddr_data_p3_axi4_128_r", 0x06, 0x8, 0x2000000600, 0x600},
	{"npu2main_data_p3_axi4_128_r", 0x1E, "main2ddr_data_p3_axi4_128_r", 0x06, 0x9, 0x0, 0x0},
	{"npu2main_data_p3_axi4_128_w", 0x1F, "main2ddr_data_p3_axi4_128_w", 0x07, 0x0, 0xc0000180, 0xc0000180},
	{"npu2main_data_p3_axi4_128_w", 0x1F, "main2ddr_data_p3_axi4_128_w", 0x07, 0x1, 0x800000180, 0xc0000180},
	{"npu2main_data_p3_axi4_128_w", 0x1F, "main2ddr_data_p3_axi4_128_w", 0x07, 0x2, 0x10c0000300, 0xc0000300},
	{"npu2main_data_p3_axi4_128_w", 0x1F, "main2ddr_data_p3_axi4_128_w", 0x07, 0x3, 0x1800000300, 0xc0000300},
	{"npu2main_data_p3_axi4_128_w", 0x1F, "main2ddr_data_p3_axi4_128_w", 0x07, 0x4, 0x20c0000600, 0xc0000600},
	{"npu2main_data_p3_axi4_128_w", 0x1F, "main2ddr_data_p3_axi4_128_w", 0x07, 0x5, 0x2800000600, 0xc0000600},
	{"npu2main_data_p3_axi4_128_w", 0x1F, "main2ddr_data_p3_axi4_128_w", 0x07, 0x6, 0x180, 0x180},
	{"npu2main_data_p3_axi4_128_w", 0x1F, "main2ddr_data_p3_axi4_128_w", 0x07, 0x7, 0x1000000300, 0x300},
	{"npu2main_data_p3_axi4_128_w", 0x1F, "main2ddr_data_p3_axi4_128_w", 0x07, 0x8, 0x2000000600, 0x600},
	{"npu2main_data_p3_axi4_128_w", 0x1F, "main2ddr_data_p3_axi4_128_w", 0x07, 0x9, 0x0, 0x0},
	{"sys1_main_data_axi4_128_r", 0x20, "main2ddr_data_p0_axi4_128_r", 0x0, 0x0, 0xc0000000, 0xc0000000},
	{"sys1_main_data_axi4_128_r", 0x20, "main2ddr_data_p0_axi4_128_r", 0x0, 0x1, 0x800000000, 0xc0000000},
	{"sys1_main_data_axi4_128_r", 0x20, "main2ddr_data_p0_axi4_128_r", 0x0, 0x2, 0x10c0000000, 0xc0000000},
	{"sys1_main_data_axi4_128_r", 0x20, "main2ddr_data_p0_axi4_128_r", 0x0, 0x3, 0x1800000000, 0xc0000000},
	{"sys1_main_data_axi4_128_r", 0x20, "main2ddr_data_p0_axi4_128_r", 0x0, 0x4, 0x20c0000000, 0xc0000000},
	{"sys1_main_data_axi4_128_r", 0x20, "main2ddr_data_p0_axi4_128_r", 0x0, 0x5, 0x2800000000, 0xc0000000},
	{"sys1_main_data_axi4_128_r", 0x20, "main2ddr_data_p0_axi4_128_r", 0x0, 0x6, 0x0, 0x0},
	{"sys1_main_data_axi4_128_r", 0x20, "main2ddr_data_p0_axi4_128_r", 0x0, 0x7, 0x1000000000, 0x0},
	{"sys1_main_data_axi4_128_r", 0x20, "main2ddr_data_p0_axi4_128_r", 0x0, 0x8, 0x2000000000, 0x0},
	{"sys1_main_data_axi4_128_r", 0x20, "main2ddr_data_p0_axi4_128_r", 0x0, 0x9, 0x0, 0x0},
	{"sys1_main_data_axi4_128_r", 0x20, "main2ddr_data_p1_axi4_128_r", 0x02, 0x0, 0xc0000080, 0xc0000080},
	{"sys1_main_data_axi4_128_r", 0x20, "main2ddr_data_p1_axi4_128_r", 0x02, 0x1, 0x800000080, 0xc0000080},
	{"sys1_main_data_axi4_128_r", 0x20, "main2ddr_data_p1_axi4_128_r", 0x02, 0x2, 0x10c0000100, 0xc0000100},
	{"sys1_main_data_axi4_128_r", 0x20, "main2ddr_data_p1_axi4_128_r", 0x02, 0x3, 0x1800000100, 0xc0000100},
	{"sys1_main_data_axi4_128_r", 0x20, "main2ddr_data_p1_axi4_128_r", 0x02, 0x4, 0x20c0000200, 0xc0000200},
	{"sys1_main_data_axi4_128_r", 0x20, "main2ddr_data_p1_axi4_128_r", 0x02, 0x5, 0x2800000200, 0xc0000200},
	{"sys1_main_data_axi4_128_r", 0x20, "main2ddr_data_p1_axi4_128_r", 0x02, 0x6, 0x80, 0x80},
	{"sys1_main_data_axi4_128_r", 0x20, "main2ddr_data_p1_axi4_128_r", 0x02, 0x7, 0x1000000100, 0x100},
	{"sys1_main_data_axi4_128_r", 0x20, "main2ddr_data_p1_axi4_128_r", 0x02, 0x8, 0x2000000200, 0x200},
	{"sys1_main_data_axi4_128_r", 0x20, "main2ddr_data_p2_axi4_128_r", 0x04, 0x0, 0xc0000100, 0xc0000100},
	{"sys1_main_data_axi4_128_r", 0x20, "main2ddr_data_p2_axi4_128_r", 0x04, 0x1, 0x800000100, 0xc0000100},
	{"sys1_main_data_axi4_128_r", 0x20, "main2ddr_data_p2_axi4_128_r", 0x04, 0x2, 0x10c0000200, 0xc0000200},
	{"sys1_main_data_axi4_128_r", 0x20, "main2ddr_data_p2_axi4_128_r", 0x04, 0x3, 0x1800000200, 0xc0000200},
	{"sys1_main_data_axi4_128_r", 0x20, "main2ddr_data_p2_axi4_128_r", 0x04, 0x4, 0x20c0000400, 0xc0000400},
	{"sys1_main_data_axi4_128_r", 0x20, "main2ddr_data_p2_axi4_128_r", 0x04, 0x5, 0x2800000400, 0xc0000400},
	{"sys1_main_data_axi4_128_r", 0x20, "main2ddr_data_p2_axi4_128_r", 0x04, 0x6, 0x100, 0x100},
	{"sys1_main_data_axi4_128_r", 0x20, "main2ddr_data_p2_axi4_128_r", 0x04, 0x7, 0x1000000200, 0x200},
	{"sys1_main_data_axi4_128_r", 0x20, "main2ddr_data_p2_axi4_128_r", 0x04, 0x8, 0x2000000400, 0x400},
	{"sys1_main_data_axi4_128_r", 0x20, "main2ddr_data_p3_axi4_128_r", 0x06, 0x0, 0xc0000180, 0xc0000180},
	{"sys1_main_data_axi4_128_r", 0x20, "main2ddr_data_p3_axi4_128_r", 0x06, 0x1, 0x800000180, 0xc0000180},
	{"sys1_main_data_axi4_128_r", 0x20, "main2ddr_data_p3_axi4_128_r", 0x06, 0x2, 0x10c0000300, 0xc0000300},
	{"sys1_main_data_axi4_128_r", 0x20, "main2ddr_data_p3_axi4_128_r", 0x06, 0x3, 0x1800000300, 0xc0000300},
	{"sys1_main_data_axi4_128_r", 0x20, "main2ddr_data_p3_axi4_128_r", 0x06, 0x4, 0x20c0000600, 0xc0000600},
	{"sys1_main_data_axi4_128_r", 0x20, "main2ddr_data_p3_axi4_128_r", 0x06, 0x5, 0x2800000600, 0xc0000600},
	{"sys1_main_data_axi4_128_r", 0x20, "main2ddr_data_p3_axi4_128_r", 0x06, 0x6, 0x180, 0x180},
	{"sys1_main_data_axi4_128_r", 0x20, "main2ddr_data_p3_axi4_128_r", 0x06, 0x7, 0x1000000300, 0x300},
	{"sys1_main_data_axi4_128_r", 0x20, "main2ddr_data_p3_axi4_128_r", 0x06, 0x8, 0x2000000600, 0x600},
	{"sys1_main_data_axi4_128_w", 0x21, "main2ddr_data_p0_axi4_128_w", 0x01, 0x0, 0xc0000000, 0xc0000000},
	{"sys1_main_data_axi4_128_w", 0x21, "main2ddr_data_p0_axi4_128_w", 0x01, 0x1, 0x800000000, 0xc0000000},
	{"sys1_main_data_axi4_128_w", 0x21, "main2ddr_data_p0_axi4_128_w", 0x01, 0x2, 0x10c0000000, 0xc0000000},
	{"sys1_main_data_axi4_128_w", 0x21, "main2ddr_data_p0_axi4_128_w", 0x01, 0x3, 0x1800000000, 0xc0000000},
	{"sys1_main_data_axi4_128_w", 0x21, "main2ddr_data_p0_axi4_128_w", 0x01, 0x4, 0x20c0000000, 0xc0000000},
	{"sys1_main_data_axi4_128_w", 0x21, "main2ddr_data_p0_axi4_128_w", 0x01, 0x5, 0x2800000000, 0xc0000000},
	{"sys1_main_data_axi4_128_w", 0x21, "main2ddr_data_p0_axi4_128_w", 0x01, 0x6, 0x0, 0x0},
	{"sys1_main_data_axi4_128_w", 0x21, "main2ddr_data_p0_axi4_128_w", 0x01, 0x7, 0x1000000000, 0x0},
	{"sys1_main_data_axi4_128_w", 0x21, "main2ddr_data_p0_axi4_128_w", 0x01, 0x8, 0x2000000000, 0x0},
	{"sys1_main_data_axi4_128_w", 0x21, "main2ddr_data_p0_axi4_128_w", 0x01, 0x9, 0x0, 0x0},
	{"sys1_main_data_axi4_128_w", 0x21, "main2ddr_data_p1_axi4_128_w", 0x03, 0x0, 0xc0000080, 0xc0000080},
	{"sys1_main_data_axi4_128_w", 0x21, "main2ddr_data_p1_axi4_128_w", 0x03, 0x1, 0x800000080, 0xc0000080},
	{"sys1_main_data_axi4_128_w", 0x21, "main2ddr_data_p1_axi4_128_w", 0x03, 0x2, 0x10c0000100, 0xc0000100},
	{"sys1_main_data_axi4_128_w", 0x21, "main2ddr_data_p1_axi4_128_w", 0x03, 0x3, 0x1800000100, 0xc0000100},
	{"sys1_main_data_axi4_128_w", 0x21, "main2ddr_data_p1_axi4_128_w", 0x03, 0x4, 0x20c0000200, 0xc0000200},
	{"sys1_main_data_axi4_128_w", 0x21, "main2ddr_data_p1_axi4_128_w", 0x03, 0x5, 0x2800000200, 0xc0000200},
	{"sys1_main_data_axi4_128_w", 0x21, "main2ddr_data_p1_axi4_128_w", 0x03, 0x6, 0x80, 0x80},
	{"sys1_main_data_axi4_128_w", 0x21, "main2ddr_data_p1_axi4_128_w", 0x03, 0x7, 0x1000000100, 0x100},
	{"sys1_main_data_axi4_128_w", 0x21, "main2ddr_data_p1_axi4_128_w", 0x03, 0x8, 0x2000000200, 0x200},
	{"sys1_main_data_axi4_128_w", 0x21, "main2ddr_data_p2_axi4_128_w", 0x05, 0x0, 0xc0000100, 0xc0000100},
	{"sys1_main_data_axi4_128_w", 0x21, "main2ddr_data_p2_axi4_128_w", 0x05, 0x1, 0x800000100, 0xc0000100},
	{"sys1_main_data_axi4_128_w", 0x21, "main2ddr_data_p2_axi4_128_w", 0x05, 0x2, 0x10c0000200, 0xc0000200},
	{"sys1_main_data_axi4_128_w", 0x21, "main2ddr_data_p2_axi4_128_w", 0x05, 0x3, 0x1800000200, 0xc0000200},
	{"sys1_main_data_axi4_128_w", 0x21, "main2ddr_data_p2_axi4_128_w", 0x05, 0x4, 0x20c0000400, 0xc0000400},
	{"sys1_main_data_axi4_128_w", 0x21, "main2ddr_data_p2_axi4_128_w", 0x05, 0x5, 0x2800000400, 0xc0000400},
	{"sys1_main_data_axi4_128_w", 0x21, "main2ddr_data_p2_axi4_128_w", 0x05, 0x6, 0x100, 0x100},
	{"sys1_main_data_axi4_128_w", 0x21, "main2ddr_data_p2_axi4_128_w", 0x05, 0x7, 0x1000000200, 0x200},
	{"sys1_main_data_axi4_128_w", 0x21, "main2ddr_data_p2_axi4_128_w", 0x05, 0x8, 0x2000000400, 0x400},
	{"sys1_main_data_axi4_128_w", 0x21, "main2ddr_data_p3_axi4_128_w", 0x07, 0x0, 0xc0000180, 0xc0000180},
	{"sys1_main_data_axi4_128_w", 0x21, "main2ddr_data_p3_axi4_128_w", 0x07, 0x1, 0x800000180, 0xc0000180},
	{"sys1_main_data_axi4_128_w", 0x21, "main2ddr_data_p3_axi4_128_w", 0x07, 0x2, 0x10c0000300, 0xc0000300},
	{"sys1_main_data_axi4_128_w", 0x21, "main2ddr_data_p3_axi4_128_w", 0x07, 0x3, 0x1800000300, 0xc0000300},
	{"sys1_main_data_axi4_128_w", 0x21, "main2ddr_data_p3_axi4_128_w", 0x07, 0x4, 0x20c0000600, 0xc0000600},
	{"sys1_main_data_axi4_128_w", 0x21, "main2ddr_data_p3_axi4_128_w", 0x07, 0x5, 0x2800000600, 0xc0000600},
	{"sys1_main_data_axi4_128_w", 0x21, "main2ddr_data_p3_axi4_128_w", 0x07, 0x6, 0x180, 0x180},
	{"sys1_main_data_axi4_128_w", 0x21, "main2ddr_data_p3_axi4_128_w", 0x07, 0x7, 0x1000000300, 0x300},
	{"sys1_main_data_axi4_128_w", 0x21, "main2ddr_data_p3_axi4_128_w", 0x07, 0x8, 0x2000000600, 0x600},
	{"syscfg2main_cfg_apb4_32", 0x22, "main_reg", 0x08, 0x0, 0xf0200000, 0x0},
	{"syscfg2main_cfg_apb4_32", 0x22, "main_reg", 0x08, 0x1, 0x0, 0x0},
};

static const bus_info_t g_bus_info_broadcast[] = {
	{"internal_broadcast_in0", 0x0, "broadcast2ddr_cfg_p0_axi4_32", 0x0, 0x0, 0xc0000000, 0xc0000000},
	{"internal_broadcast_in0", 0x0, "broadcast2ddr_cfg_p0_axi4_32", 0x0, 0x1, 0xc2800000, 0xc2800000},
	{"internal_broadcast_in0", 0x0, "broadcast2ddr_cfg_p0_axi4_32", 0x0, 0x2, 0xc2000000, 0xc2000000},
	{"internal_broadcast_in0", 0x0, "broadcast2ddr_cfg_p0_axi4_32", 0x0, 0x3, 0xc0000000, 0xc0000000},
	{"internal_broadcast_in0", 0x0, "broadcast2ddr_cfg_p0_axi4_32", 0x0, 0x4, 0x0, 0x0},
	{"internal_broadcast_in1", 0x01, "broadcast2ddr_cfg_p1_axi4_32", 0x01, 0x0, 0xc5600000, 0xc5600000},
	{"internal_broadcast_in1", 0x01, "broadcast2ddr_cfg_p1_axi4_32", 0x01, 0x1, 0xc5400000, 0xc5400000},
	{"internal_broadcast_in1", 0x01, "broadcast2ddr_cfg_p1_axi4_32", 0x01, 0x2, 0xc2c00000, 0xc2c00000},
	{"internal_broadcast_in1", 0x01, "broadcast2ddr_cfg_p1_axi4_32", 0x01, 0x3, 0xc5000000, 0xc5000000},
	{"internal_broadcast_in1", 0x01, "broadcast2ddr_cfg_p1_axi4_32", 0x01, 0x4, 0xc3000000, 0xc3000000},
	{"internal_broadcast_in1", 0x01, "broadcast2ddr_cfg_p1_axi4_32", 0x01, 0x5, 0xc4000000, 0xc4000000},
	{"internal_broadcast_in1", 0x01, "broadcast2ddr_cfg_p1_axi4_32", 0x01, 0x6, 0x0, 0x0},
	{"internal_broadcast_in2", 0x02, "broadcast2ddr_cfg_p2_axi4_32", 0x02, 0x0, 0xc5700000, 0xc5700000},
	{"internal_broadcast_in2", 0x02, "broadcast2ddr_cfg_p2_axi4_32", 0x02, 0x1, 0xc8000000, 0xc8000000},
	{"internal_broadcast_in2", 0x02, "broadcast2ddr_cfg_p2_axi4_32", 0x02, 0x2, 0xc8100000, 0xc8100000},
	{"internal_broadcast_in2", 0x02, "broadcast2ddr_cfg_p2_axi4_32", 0x02, 0x3, 0xc5800000, 0xc5800000},
	{"internal_broadcast_in2", 0x02, "broadcast2ddr_cfg_p2_axi4_32", 0x02, 0x4, 0xc6000000, 0xc6000000},
	{"internal_broadcast_in2", 0x02, "broadcast2ddr_cfg_p2_axi4_32", 0x02, 0x5, 0x0, 0x0},
	{"internal_broadcast_in3", 0x03, "broadcast2ddr_cfg_p3_axi4_32", 0x03, 0x0, 0xcac00000, 0xcac00000},
	{"internal_broadcast_in3", 0x03, "broadcast2ddr_cfg_p3_axi4_32", 0x03, 0x1, 0xc8200000, 0xc8200000},
	{"internal_broadcast_in3", 0x03, "broadcast2ddr_cfg_p3_axi4_32", 0x03, 0x2, 0xc8400000, 0xc8400000},
	{"internal_broadcast_in3", 0x03, "broadcast2ddr_cfg_p3_axi4_32", 0x03, 0x3, 0xca800000, 0xca800000},
	{"internal_broadcast_in3", 0x03, "broadcast2ddr_cfg_p3_axi4_32", 0x03, 0x4, 0xc8800000, 0xc8800000},
	{"internal_broadcast_in3", 0x03, "broadcast2ddr_cfg_p3_axi4_32", 0x03, 0x5, 0xca000000, 0xca000000},
	{"internal_broadcast_in3", 0x03, "broadcast2ddr_cfg_p3_axi4_32", 0x03, 0x6, 0xc9000000, 0xc9000000},
	{"internal_broadcast_in3", 0x03, "broadcast2ddr_cfg_p3_axi4_32", 0x03, 0x7, 0x0, 0x0},
	{"lpctrl2broadcast_cfg_nsp_32", 0x04, "broadcast2ddr_cfg_p0_axi4_32", 0x0, 0x0, 0xc0000000, 0xc0000000},
	{"lpctrl2broadcast_cfg_nsp_32", 0x04, "broadcast2ddr_cfg_p0_axi4_32", 0x0, 0x1, 0xc2800000, 0xc2800000},
	{"lpctrl2broadcast_cfg_nsp_32", 0x04, "broadcast2ddr_cfg_p0_axi4_32", 0x0, 0x2, 0xc2000000, 0xc2000000},
	{"lpctrl2broadcast_cfg_nsp_32", 0x04, "broadcast2ddr_cfg_p0_axi4_32", 0x0, 0x3, 0xc0000000, 0xc0000000},
	{"lpctrl2broadcast_cfg_nsp_32", 0x04, "broadcast2ddr_cfg_p1_axi4_32", 0x01, 0x0, 0xc5600000, 0xc5600000},
	{"lpctrl2broadcast_cfg_nsp_32", 0x04, "broadcast2ddr_cfg_p1_axi4_32", 0x01, 0x1, 0xc5400000, 0xc5400000},
	{"lpctrl2broadcast_cfg_nsp_32", 0x04, "broadcast2ddr_cfg_p1_axi4_32", 0x01, 0x2, 0xc2c00000, 0xc2c00000},
	{"lpctrl2broadcast_cfg_nsp_32", 0x04, "broadcast2ddr_cfg_p1_axi4_32", 0x01, 0x3, 0xc5000000, 0xc5000000},
	{"lpctrl2broadcast_cfg_nsp_32", 0x04, "broadcast2ddr_cfg_p1_axi4_32", 0x01, 0x4, 0xc3000000, 0xc3000000},
	{"lpctrl2broadcast_cfg_nsp_32", 0x04, "broadcast2ddr_cfg_p1_axi4_32", 0x01, 0x5, 0xc4000000, 0xc4000000},
	{"lpctrl2broadcast_cfg_nsp_32", 0x04, "broadcast2ddr_cfg_p2_axi4_32", 0x02, 0x0, 0xc5700000, 0xc5700000},
	{"lpctrl2broadcast_cfg_nsp_32", 0x04, "broadcast2ddr_cfg_p2_axi4_32", 0x02, 0x1, 0xc8000000, 0xc8000000},
	{"lpctrl2broadcast_cfg_nsp_32", 0x04, "broadcast2ddr_cfg_p2_axi4_32", 0x02, 0x2, 0xc8100000, 0xc8100000},
	{"lpctrl2broadcast_cfg_nsp_32", 0x04, "broadcast2ddr_cfg_p2_axi4_32", 0x02, 0x3, 0xc5800000, 0xc5800000},
	{"lpctrl2broadcast_cfg_nsp_32", 0x04, "broadcast2ddr_cfg_p2_axi4_32", 0x02, 0x4, 0xc6000000, 0xc6000000},
	{"lpctrl2broadcast_cfg_nsp_32", 0x04, "broadcast2ddr_cfg_p3_axi4_32", 0x03, 0x0, 0xcac00000, 0xcac00000},
	{"lpctrl2broadcast_cfg_nsp_32", 0x04, "broadcast2ddr_cfg_p3_axi4_32", 0x03, 0x1, 0xc8200000, 0xc8200000},
	{"lpctrl2broadcast_cfg_nsp_32", 0x04, "broadcast2ddr_cfg_p3_axi4_32", 0x03, 0x2, 0xc8400000, 0xc8400000},
	{"lpctrl2broadcast_cfg_nsp_32", 0x04, "broadcast2ddr_cfg_p3_axi4_32", 0x03, 0x3, 0xca800000, 0xca800000},
	{"lpctrl2broadcast_cfg_nsp_32", 0x04, "broadcast2ddr_cfg_p3_axi4_32", 0x03, 0x4, 0xc8800000, 0xc8800000},
	{"lpctrl2broadcast_cfg_nsp_32", 0x04, "broadcast2ddr_cfg_p3_axi4_32", 0x03, 0x5, 0xca000000, 0xca000000},
	{"lpctrl2broadcast_cfg_nsp_32", 0x04, "broadcast2ddr_cfg_p3_axi4_32", 0x03, 0x6, 0xc9000000, 0xc9000000},
	{"lpctrl2broadcast_cfg_nsp_32", 0x04, "broadcast2pmpu_cfg_p0_apb4_32", 0x04, 0x0, 0xe0180000, 0xe0180000},
	{"lpctrl2broadcast_cfg_nsp_32", 0x04, "broadcast2pmpu_cfg_p1_apb4_32", 0x05, 0x0, 0xe0190000, 0xe0190000},
	{"lpctrl2broadcast_cfg_nsp_32", 0x04, "broadcast2pmpu_cfg_p2_apb4_32", 0x06, 0x0, 0xe01a0000, 0xe01a0000},
	{"lpctrl2broadcast_cfg_nsp_32", 0x04, "broadcast2pmpu_cfg_p3_apb4_32", 0x07, 0x0, 0xe01b0000, 0xe01b0000},
	{"lpctrl2broadcast_cfg_nsp_32", 0x04, "broadcast_reg", 0x08, 0x0, 0xc0080000, 0x0},
	{"lpctrl2broadcast_cfg_nsp_32", 0x04, "internal_broadcast_out/T/internal_broadcast_out0", 0x09, 0x0, 0x0, 0x0},
	{"xctrlddr2broadcast_cfg_ahblite_32", 0x05, "broadcast2ddr_cfg_p0_axi4_32", 0x0, 0x0, 0xc0000000, 0xc0000000},
	{"xctrlddr2broadcast_cfg_ahblite_32", 0x05, "broadcast2ddr_cfg_p0_axi4_32", 0x0, 0x1, 0xc2800000, 0xc2800000},
	{"xctrlddr2broadcast_cfg_ahblite_32", 0x05, "broadcast2ddr_cfg_p0_axi4_32", 0x0, 0x2, 0xc2000000, 0xc2000000},
	{"xctrlddr2broadcast_cfg_ahblite_32", 0x05, "broadcast2ddr_cfg_p0_axi4_32", 0x0, 0x3, 0xc0000000, 0xc0000000},
	{"xctrlddr2broadcast_cfg_ahblite_32", 0x05, "broadcast2ddr_cfg_p1_axi4_32", 0x01, 0x0, 0xc5600000, 0xc5600000},
	{"xctrlddr2broadcast_cfg_ahblite_32", 0x05, "broadcast2ddr_cfg_p1_axi4_32", 0x01, 0x1, 0xc5400000, 0xc5400000},
	{"xctrlddr2broadcast_cfg_ahblite_32", 0x05, "broadcast2ddr_cfg_p1_axi4_32", 0x01, 0x2, 0xc2c00000, 0xc2c00000},
	{"xctrlddr2broadcast_cfg_ahblite_32", 0x05, "broadcast2ddr_cfg_p1_axi4_32", 0x01, 0x3, 0xc5000000, 0xc5000000},
	{"xctrlddr2broadcast_cfg_ahblite_32", 0x05, "broadcast2ddr_cfg_p1_axi4_32", 0x01, 0x4, 0xc3000000, 0xc3000000},
	{"xctrlddr2broadcast_cfg_ahblite_32", 0x05, "broadcast2ddr_cfg_p1_axi4_32", 0x01, 0x5, 0xc4000000, 0xc4000000},
	{"xctrlddr2broadcast_cfg_ahblite_32", 0x05, "broadcast2ddr_cfg_p2_axi4_32", 0x02, 0x0, 0xc5700000, 0xc5700000},
	{"xctrlddr2broadcast_cfg_ahblite_32", 0x05, "broadcast2ddr_cfg_p2_axi4_32", 0x02, 0x1, 0xc8000000, 0xc8000000},
	{"xctrlddr2broadcast_cfg_ahblite_32", 0x05, "broadcast2ddr_cfg_p2_axi4_32", 0x02, 0x2, 0xc8100000, 0xc8100000},
	{"xctrlddr2broadcast_cfg_ahblite_32", 0x05, "broadcast2ddr_cfg_p2_axi4_32", 0x02, 0x3, 0xc5800000, 0xc5800000},
	{"xctrlddr2broadcast_cfg_ahblite_32", 0x05, "broadcast2ddr_cfg_p2_axi4_32", 0x02, 0x4, 0xc6000000, 0xc6000000},
	{"xctrlddr2broadcast_cfg_ahblite_32", 0x05, "broadcast2ddr_cfg_p3_axi4_32", 0x03, 0x0, 0xcac00000, 0xcac00000},
	{"xctrlddr2broadcast_cfg_ahblite_32", 0x05, "broadcast2ddr_cfg_p3_axi4_32", 0x03, 0x1, 0xc8200000, 0xc8200000},
	{"xctrlddr2broadcast_cfg_ahblite_32", 0x05, "broadcast2ddr_cfg_p3_axi4_32", 0x03, 0x2, 0xc8400000, 0xc8400000},
	{"xctrlddr2broadcast_cfg_ahblite_32", 0x05, "broadcast2ddr_cfg_p3_axi4_32", 0x03, 0x3, 0xca800000, 0xca800000},
	{"xctrlddr2broadcast_cfg_ahblite_32", 0x05, "broadcast2ddr_cfg_p3_axi4_32", 0x03, 0x4, 0xc8800000, 0xc8800000},
	{"xctrlddr2broadcast_cfg_ahblite_32", 0x05, "broadcast2ddr_cfg_p3_axi4_32", 0x03, 0x5, 0xca000000, 0xca000000},
	{"xctrlddr2broadcast_cfg_ahblite_32", 0x05, "broadcast2ddr_cfg_p3_axi4_32", 0x03, 0x6, 0xc9000000, 0xc9000000},
	{"xctrlddr2broadcast_cfg_ahblite_32", 0x05, "broadcast_reg", 0x08, 0x0, 0xc0080000, 0x0},
	{"xctrlddr2broadcast_cfg_ahblite_32", 0x05, "internal_broadcast_out/T/internal_broadcast_out0", 0x09, 0x0, 0x0, 0x0},
};

static const bus_info_t g_bus_info_syscfg[] = {
	{"cpu2syscfg_cfg_axi4_64", 0x0, "syscfg2csi_cfg_apb4_32", 0x01, 0x0, 0xe6000000, 0xe6000000},
	{"cpu2syscfg_cfg_axi4_64", 0x0, "syscfg2dbg_cfg_apb4_32", 0x02, 0x0, 0xe4000000, 0xe4000000},
	{"cpu2syscfg_cfg_axi4_64", 0x0, "syscfg2dma_cfg_nsp_32", 0x03, 0x0, 0xed000000, 0xed000000},
	{"cpu2syscfg_cfg_axi4_64", 0x0, "syscfg2dsi_cfg_apb4_32", 0x04, 0x0, 0xe8000000, 0xe8000000},
	{"cpu2syscfg_cfg_axi4_64", 0x0, "syscfg2gpu_cfg_apb4_32", 0x05, 0x0, 0xe9f00000, 0xe9f00000},
	{"cpu2syscfg_cfg_axi4_64", 0x0, "syscfg2gpu_cfg_apb4_32", 0x05, 0x1, 0xe9e00000, 0xe9e00000},
	{"cpu2syscfg_cfg_axi4_64", 0x0, "syscfg2gpu_cfg_axi4lite_32", 0x06, 0x0, 0xe9f80000, 0xe9f80000},
	{"cpu2syscfg_cfg_axi4_64", 0x0, "syscfg2gpu_cfg_axi4lite_32", 0x06, 0x1, 0xeaf00000, 0xeaf00000},
	{"cpu2syscfg_cfg_axi4_64", 0x0, "syscfg2gpu_cfg_axi4lite_32", 0x06, 0x2, 0xeae00000, 0xeae00000},
	{"cpu2syscfg_cfg_axi4_64", 0x0, "syscfg2gpu_cfg_axi4lite_32", 0x06, 0x3, 0xeac00000, 0xeac00000},
	{"cpu2syscfg_cfg_axi4_64", 0x0, "syscfg2gpu_cfg_axi4lite_32", 0x06, 0x4, 0xea800000, 0xea800000},
	{"cpu2syscfg_cfg_axi4_64", 0x0, "syscfg2gpu_cfg_axi4lite_32", 0x06, 0x5, 0xea000000, 0xea000000},
	{"cpu2syscfg_cfg_axi4_64", 0x0, "syscfg2hs1_cfg_nsp_32", 0x07, 0x0, 0xe1800000, 0xe1800000},
	{"cpu2syscfg_cfg_axi4_64", 0x0, "syscfg2hs2_cfg_nsp_128", 0x08, 0x0, 0xcd800000, 0xcd800000},
	{"cpu2syscfg_cfg_axi4_64", 0x0, "syscfg2hs2_cfg_nsp_128", 0x08, 0x1, 0xce000000, 0xce000000},
	{"cpu2syscfg_cfg_axi4_64", 0x0, "syscfg2hs2_cfg_nsp_128", 0x08, 0x2, 0xd0000000, 0xd0000000},
	{"cpu2syscfg_cfg_axi4_64", 0x0, "syscfg2lpis_cfg_nsp_64", 0x09, 0x0, 0xe1000000, 0xe1000000},
	{"cpu2syscfg_cfg_axi4_64", 0x0, "syscfg2lpis_cfg_nsp_64", 0x09, 0x1, 0xe0000000, 0xe0000000},
	{"cpu2syscfg_cfg_axi4_64", 0x0, "syscfg2m1_cfg_apb4_32", 0x0A, 0x0, 0xe7000000, 0xe7000000},
	{"cpu2syscfg_cfg_axi4_64", 0x0, "syscfg2m2_cfg_apb4_32", 0x0B, 0x0, 0xe5000000, 0xe5000000},
	{"cpu2syscfg_cfg_axi4_64", 0x0, "syscfg2m85_cfg_nsp_64", 0x0C, 0x0, 0xee000000, 0xee000000},
	{"cpu2syscfg_cfg_axi4_64", 0x0, "syscfg2main_cfg_apb4_32", 0x0D, 0x0, 0xf0200000, 0xf0200000},
	{"cpu2syscfg_cfg_axi4_64", 0x0, "syscfg2main_cfg_apb4_32", 0x0D, 0x1, 0x0, 0x0},
	{"cpu2syscfg_cfg_axi4_64", 0x0, "syscfg2mfw_cfg_apb4_32", 0x0E, 0x0, 0xef000000, 0xef000000},
	{"cpu2syscfg_cfg_axi4_64", 0x0, "syscfg2mregion_cfg_apb4_32", 0x0F, 0x0, 0xe3000000, 0xe3000000},
	{"cpu2syscfg_cfg_axi4_64", 0x0, "syscfg2npu_cfg_axi4_64", 0x10, 0x0, 0xe9c00000, 0xe9c00000},
	{"cpu2syscfg_cfg_axi4_64", 0x0, "syscfg2npu_cfg_axi4_64", 0x10, 0x1, 0xe9800000, 0xe9800000},
	{"cpu2syscfg_cfg_axi4_64", 0x0, "syscfg2npu_cfg_axi4_64", 0x10, 0x2, 0xe9000000, 0xe9000000},
	{"cpu2syscfg_cfg_axi4_64", 0x0, "syscfg2pericfg_cfg_nsp_32", 0x11, 0x0, 0xec000000, 0xec000000},
	{"cpu2syscfg_cfg_axi4_64", 0x0, "syscfg2sys0_cfg_apb4_32", 0x12, 0x0, 0xf0000000, 0xf0000000},
	{"cpu2syscfg_cfg_axi4_64", 0x0, "syscfg2sys1_cfg_apb4_32", 0x13, 0x0, 0xf0100000, 0xf0100000},
	{"cpu2syscfg_cfg_axi4_64", 0x0, "syscfg2xctrlddr_cfg_ahblite_32", 0x14, 0x0, 0xcd000000, 0xcd000000},
	{"cpu2syscfg_cfg_axi4_64", 0x0, "syscfg2xctrlddr_cfg_ahblite_32", 0x14, 0x1, 0xcc000000, 0xcc000000},
	{"cpu2syscfg_cfg_axi4_64", 0x0, "syscfg2xctrlddr_cfg_ahblite_32", 0x14, 0x2, 0xc8000000, 0xc8000000},
	{"cpu2syscfg_cfg_axi4_64", 0x0, "syscfg2xctrlddr_cfg_ahblite_32", 0x14, 0x3, 0xc0000000, 0xc0000000},
	{"cpu2syscfg_cfg_axi4_64", 0x0, "syscfg_bus_service", 0x15, 0x0, 0xf0300000, 0x0},
	{"dbg2syscfg_dbg_apb4_32", 0x01, "syscfg2cpu_cfg_axi4_64", 0x0, 0x0, 0xeaf80000, 0xeaf80000},
	{"dbg2syscfg_dbg_apb4_32", 0x01, "syscfg2cpu_cfg_axi4_64", 0x0, 0x1, 0xeb000000, 0xeb000000},
	{"dbg2syscfg_dbg_apb4_32", 0x01, "syscfg2csi_cfg_apb4_32", 0x01, 0x0, 0xe6000000, 0xe6000000},
	{"dbg2syscfg_dbg_apb4_32", 0x01, "syscfg2dma_cfg_nsp_32", 0x03, 0x0, 0xed000000, 0xed000000},
	{"dbg2syscfg_dbg_apb4_32", 0x01, "syscfg2dsi_cfg_apb4_32", 0x04, 0x0, 0xe8000000, 0xe8000000},
	{"dbg2syscfg_dbg_apb4_32", 0x01, "syscfg2gpu_cfg_apb4_32", 0x05, 0x0, 0xe9f00000, 0xe9f00000},
	{"dbg2syscfg_dbg_apb4_32", 0x01, "syscfg2gpu_cfg_apb4_32", 0x05, 0x1, 0xe9e00000, 0xe9e00000},
	{"dbg2syscfg_dbg_apb4_32", 0x01, "syscfg2gpu_cfg_axi4lite_32", 0x06, 0x0, 0xe9f80000, 0xe9f80000},
	{"dbg2syscfg_dbg_apb4_32", 0x01, "syscfg2gpu_cfg_axi4lite_32", 0x06, 0x1, 0xeaf00000, 0xeaf00000},
	{"dbg2syscfg_dbg_apb4_32", 0x01, "syscfg2gpu_cfg_axi4lite_32", 0x06, 0x2, 0xeae00000, 0xeae00000},
	{"dbg2syscfg_dbg_apb4_32", 0x01, "syscfg2gpu_cfg_axi4lite_32", 0x06, 0x3, 0xeac00000, 0xeac00000},
	{"dbg2syscfg_dbg_apb4_32", 0x01, "syscfg2gpu_cfg_axi4lite_32", 0x06, 0x4, 0xea800000, 0xea800000},
	{"dbg2syscfg_dbg_apb4_32", 0x01, "syscfg2gpu_cfg_axi4lite_32", 0x06, 0x5, 0xea000000, 0xea000000},
	{"dbg2syscfg_dbg_apb4_32", 0x01, "syscfg2hs1_cfg_nsp_32", 0x07, 0x0, 0xe1800000, 0xe1800000},
	{"dbg2syscfg_dbg_apb4_32", 0x01, "syscfg2hs2_cfg_nsp_128", 0x08, 0x0, 0xcd800000, 0xcd800000},
	{"dbg2syscfg_dbg_apb4_32", 0x01, "syscfg2hs2_cfg_nsp_128", 0x08, 0x1, 0xce000000, 0xce000000},
	{"dbg2syscfg_dbg_apb4_32", 0x01, "syscfg2hs2_cfg_nsp_128", 0x08, 0x2, 0xd0000000, 0xd0000000},
	{"dbg2syscfg_dbg_apb4_32", 0x01, "syscfg2lpis_cfg_nsp_64", 0x09, 0x0, 0xe1000000, 0xe1000000},
	{"dbg2syscfg_dbg_apb4_32", 0x01, "syscfg2lpis_cfg_nsp_64", 0x09, 0x1, 0xe0000000, 0xe0000000},
	{"dbg2syscfg_dbg_apb4_32", 0x01, "syscfg2m1_cfg_apb4_32", 0x0A, 0x0, 0xe7000000, 0xe7000000},
	{"dbg2syscfg_dbg_apb4_32", 0x01, "syscfg2m2_cfg_apb4_32", 0x0B, 0x0, 0xe5000000, 0xe5000000},
	{"dbg2syscfg_dbg_apb4_32", 0x01, "syscfg2m85_cfg_nsp_64", 0x0C, 0x0, 0xee000000, 0xee000000},
	{"dbg2syscfg_dbg_apb4_32", 0x01, "syscfg2main_cfg_apb4_32", 0x0D, 0x0, 0xf0200000, 0xf0200000},
	{"dbg2syscfg_dbg_apb4_32", 0x01, "syscfg2main_cfg_apb4_32", 0x0D, 0x1, 0x0, 0x0},
	{"dbg2syscfg_dbg_apb4_32", 0x01, "syscfg2mfw_cfg_apb4_32", 0x0E, 0x0, 0xef000000, 0xef000000},
	{"dbg2syscfg_dbg_apb4_32", 0x01, "syscfg2mregion_cfg_apb4_32", 0x0F, 0x0, 0xe3000000, 0xe3000000},
	{"dbg2syscfg_dbg_apb4_32", 0x01, "syscfg2npu_cfg_axi4_64", 0x10, 0x0, 0xe9c00000, 0xe9c00000},
	{"dbg2syscfg_dbg_apb4_32", 0x01, "syscfg2npu_cfg_axi4_64", 0x10, 0x1, 0xe9800000, 0xe9800000},
	{"dbg2syscfg_dbg_apb4_32", 0x01, "syscfg2npu_cfg_axi4_64", 0x10, 0x2, 0xe9000000, 0xe9000000},
	{"dbg2syscfg_dbg_apb4_32", 0x01, "syscfg2pericfg_cfg_nsp_32", 0x11, 0x0, 0xec000000, 0xec000000},
	{"dbg2syscfg_dbg_apb4_32", 0x01, "syscfg2sys0_cfg_apb4_32", 0x12, 0x0, 0xf0000000, 0xf0000000},
	{"dbg2syscfg_dbg_apb4_32", 0x01, "syscfg2sys1_cfg_apb4_32", 0x13, 0x0, 0xf0100000, 0xf0100000},
	{"dbg2syscfg_dbg_apb4_32", 0x01, "syscfg2xctrlddr_cfg_ahblite_32", 0x14, 0x0, 0xcd000000, 0xcd000000},
	{"dbg2syscfg_dbg_apb4_32", 0x01, "syscfg2xctrlddr_cfg_ahblite_32", 0x14, 0x1, 0xcc000000, 0xcc000000},
	{"dbg2syscfg_dbg_apb4_32", 0x01, "syscfg2xctrlddr_cfg_ahblite_32", 0x14, 0x2, 0xc8000000, 0xc8000000},
	{"dbg2syscfg_dbg_apb4_32", 0x01, "syscfg2xctrlddr_cfg_ahblite_32", 0x14, 0x3, 0xc0000000, 0xc0000000},
	{"dbg2syscfg_dbg_apb4_32", 0x01, "syscfg_bus_service", 0x15, 0x0, 0xf0300000, 0x0},
	{"dma2syscfg_cfg_nsp_64", 0x02, "syscfg2cpu_cfg_axi4_64", 0x0, 0x0, 0xeaf80000, 0xeaf80000},
	{"dma2syscfg_cfg_nsp_64", 0x02, "syscfg2cpu_cfg_axi4_64", 0x0, 0x1, 0xeb000000, 0xeb000000},
	{"dma2syscfg_cfg_nsp_64", 0x02, "syscfg2csi_cfg_apb4_32", 0x01, 0x0, 0xe6000000, 0xe6000000},
	{"dma2syscfg_cfg_nsp_64", 0x02, "syscfg2dbg_cfg_apb4_32", 0x02, 0x0, 0xe4000000, 0xe4000000},
	{"dma2syscfg_cfg_nsp_64", 0x02, "syscfg2dsi_cfg_apb4_32", 0x04, 0x0, 0xe8000000, 0xe8000000},
	{"dma2syscfg_cfg_nsp_64", 0x02, "syscfg2gpu_cfg_apb4_32", 0x05, 0x0, 0xe9f00000, 0xe9f00000},
	{"dma2syscfg_cfg_nsp_64", 0x02, "syscfg2gpu_cfg_apb4_32", 0x05, 0x1, 0xe9e00000, 0xe9e00000},
	{"dma2syscfg_cfg_nsp_64", 0x02, "syscfg2gpu_cfg_axi4lite_32", 0x06, 0x0, 0xe9f80000, 0xe9f80000},
	{"dma2syscfg_cfg_nsp_64", 0x02, "syscfg2gpu_cfg_axi4lite_32", 0x06, 0x1, 0xeaf00000, 0xeaf00000},
	{"dma2syscfg_cfg_nsp_64", 0x02, "syscfg2gpu_cfg_axi4lite_32", 0x06, 0x2, 0xeae00000, 0xeae00000},
	{"dma2syscfg_cfg_nsp_64", 0x02, "syscfg2gpu_cfg_axi4lite_32", 0x06, 0x3, 0xeac00000, 0xeac00000},
	{"dma2syscfg_cfg_nsp_64", 0x02, "syscfg2gpu_cfg_axi4lite_32", 0x06, 0x4, 0xea800000, 0xea800000},
	{"dma2syscfg_cfg_nsp_64", 0x02, "syscfg2gpu_cfg_axi4lite_32", 0x06, 0x5, 0xea000000, 0xea000000},
	{"dma2syscfg_cfg_nsp_64", 0x02, "syscfg2hs1_cfg_nsp_32", 0x07, 0x0, 0xe1800000, 0xe1800000},
	{"dma2syscfg_cfg_nsp_64", 0x02, "syscfg2hs2_cfg_nsp_128", 0x08, 0x0, 0xcd800000, 0xcd800000},
	{"dma2syscfg_cfg_nsp_64", 0x02, "syscfg2hs2_cfg_nsp_128", 0x08, 0x1, 0xce000000, 0xce000000},
	{"dma2syscfg_cfg_nsp_64", 0x02, "syscfg2hs2_cfg_nsp_128", 0x08, 0x2, 0xd0000000, 0xd0000000},
	{"dma2syscfg_cfg_nsp_64", 0x02, "syscfg2lpis_cfg_nsp_64", 0x09, 0x0, 0xe1000000, 0xe1000000},
	{"dma2syscfg_cfg_nsp_64", 0x02, "syscfg2lpis_cfg_nsp_64", 0x09, 0x1, 0xe0000000, 0xe0000000},
	{"dma2syscfg_cfg_nsp_64", 0x02, "syscfg2m1_cfg_apb4_32", 0x0A, 0x0, 0xe7000000, 0xe7000000},
	{"dma2syscfg_cfg_nsp_64", 0x02, "syscfg2m2_cfg_apb4_32", 0x0B, 0x0, 0xe5000000, 0xe5000000},
	{"dma2syscfg_cfg_nsp_64", 0x02, "syscfg2m85_cfg_nsp_64", 0x0C, 0x0, 0xee000000, 0xee000000},
	{"dma2syscfg_cfg_nsp_64", 0x02, "syscfg2main_cfg_apb4_32", 0x0D, 0x0, 0xf0200000, 0xf0200000},
	{"dma2syscfg_cfg_nsp_64", 0x02, "syscfg2main_cfg_apb4_32", 0x0D, 0x1, 0x0, 0x0},
	{"dma2syscfg_cfg_nsp_64", 0x02, "syscfg2mfw_cfg_apb4_32", 0x0E, 0x0, 0xef000000, 0xef000000},
	{"dma2syscfg_cfg_nsp_64", 0x02, "syscfg2mregion_cfg_apb4_32", 0x0F, 0x0, 0xe3000000, 0xe3000000},
	{"dma2syscfg_cfg_nsp_64", 0x02, "syscfg2npu_cfg_axi4_64", 0x10, 0x0, 0xe9c00000, 0xe9c00000},
	{"dma2syscfg_cfg_nsp_64", 0x02, "syscfg2npu_cfg_axi4_64", 0x10, 0x1, 0xe9800000, 0xe9800000},
	{"dma2syscfg_cfg_nsp_64", 0x02, "syscfg2npu_cfg_axi4_64", 0x10, 0x2, 0xe9000000, 0xe9000000},
	{"dma2syscfg_cfg_nsp_64", 0x02, "syscfg2pericfg_cfg_nsp_32", 0x11, 0x0, 0xec000000, 0xec000000},
	{"dma2syscfg_cfg_nsp_64", 0x02, "syscfg2sys0_cfg_apb4_32", 0x12, 0x0, 0xf0000000, 0xf0000000},
	{"dma2syscfg_cfg_nsp_64", 0x02, "syscfg2sys1_cfg_apb4_32", 0x13, 0x0, 0xf0100000, 0xf0100000},
	{"dma2syscfg_cfg_nsp_64", 0x02, "syscfg2xctrlddr_cfg_ahblite_32", 0x14, 0x0, 0xcd000000, 0xcd000000},
	{"dma2syscfg_cfg_nsp_64", 0x02, "syscfg2xctrlddr_cfg_ahblite_32", 0x14, 0x1, 0xcc000000, 0xcc000000},
	{"dma2syscfg_cfg_nsp_64", 0x02, "syscfg2xctrlddr_cfg_ahblite_32", 0x14, 0x2, 0xc8000000, 0xc8000000},
	{"dma2syscfg_cfg_nsp_64", 0x02, "syscfg2xctrlddr_cfg_ahblite_32", 0x14, 0x3, 0xc0000000, 0xc0000000},
	{"hs1_syscfg_cfg_nsp_64", 0x03, "syscfg2cpu_cfg_axi4_64", 0x0, 0x0, 0xeaf80000, 0xeaf80000},
	{"hs1_syscfg_cfg_nsp_64", 0x03, "syscfg2cpu_cfg_axi4_64", 0x0, 0x1, 0xeb000000, 0xeb000000},
	{"hs1_syscfg_cfg_nsp_64", 0x03, "syscfg2csi_cfg_apb4_32", 0x01, 0x0, 0xe6000000, 0xe6000000},
	{"hs1_syscfg_cfg_nsp_64", 0x03, "syscfg2dbg_cfg_apb4_32", 0x02, 0x0, 0xe4000000, 0xe4000000},
	{"hs1_syscfg_cfg_nsp_64", 0x03, "syscfg2dma_cfg_nsp_32", 0x03, 0x0, 0xed000000, 0xed000000},
	{"hs1_syscfg_cfg_nsp_64", 0x03, "syscfg2dsi_cfg_apb4_32", 0x04, 0x0, 0xe8000000, 0xe8000000},
	{"hs1_syscfg_cfg_nsp_64", 0x03, "syscfg2gpu_cfg_apb4_32", 0x05, 0x0, 0xe9f00000, 0xe9f00000},
	{"hs1_syscfg_cfg_nsp_64", 0x03, "syscfg2gpu_cfg_apb4_32", 0x05, 0x1, 0xe9e00000, 0xe9e00000},
	{"hs1_syscfg_cfg_nsp_64", 0x03, "syscfg2gpu_cfg_axi4lite_32", 0x06, 0x0, 0xe9f80000, 0xe9f80000},
	{"hs1_syscfg_cfg_nsp_64", 0x03, "syscfg2gpu_cfg_axi4lite_32", 0x06, 0x1, 0xeaf00000, 0xeaf00000},
	{"hs1_syscfg_cfg_nsp_64", 0x03, "syscfg2gpu_cfg_axi4lite_32", 0x06, 0x2, 0xeae00000, 0xeae00000},
	{"hs1_syscfg_cfg_nsp_64", 0x03, "syscfg2gpu_cfg_axi4lite_32", 0x06, 0x3, 0xeac00000, 0xeac00000},
	{"hs1_syscfg_cfg_nsp_64", 0x03, "syscfg2gpu_cfg_axi4lite_32", 0x06, 0x4, 0xea800000, 0xea800000},
	{"hs1_syscfg_cfg_nsp_64", 0x03, "syscfg2gpu_cfg_axi4lite_32", 0x06, 0x5, 0xea000000, 0xea000000},
	{"hs1_syscfg_cfg_nsp_64", 0x03, "syscfg2hs2_cfg_nsp_128", 0x08, 0x0, 0xcd800000, 0xcd800000},
	{"hs1_syscfg_cfg_nsp_64", 0x03, "syscfg2hs2_cfg_nsp_128", 0x08, 0x1, 0xce000000, 0xce000000},
	{"hs1_syscfg_cfg_nsp_64", 0x03, "syscfg2hs2_cfg_nsp_128", 0x08, 0x2, 0xd0000000, 0xd0000000},
	{"hs1_syscfg_cfg_nsp_64", 0x03, "syscfg2lpis_cfg_nsp_64", 0x09, 0x0, 0xe1000000, 0xe1000000},
	{"hs1_syscfg_cfg_nsp_64", 0x03, "syscfg2lpis_cfg_nsp_64", 0x09, 0x1, 0xe0000000, 0xe0000000},
	{"hs1_syscfg_cfg_nsp_64", 0x03, "syscfg2m1_cfg_apb4_32", 0x0A, 0x0, 0xe7000000, 0xe7000000},
	{"hs1_syscfg_cfg_nsp_64", 0x03, "syscfg2m2_cfg_apb4_32", 0x0B, 0x0, 0xe5000000, 0xe5000000},
	{"hs1_syscfg_cfg_nsp_64", 0x03, "syscfg2m85_cfg_nsp_64", 0x0C, 0x0, 0xee000000, 0xee000000},
	{"hs1_syscfg_cfg_nsp_64", 0x03, "syscfg2main_cfg_apb4_32", 0x0D, 0x0, 0xf0200000, 0xf0200000},
	{"hs1_syscfg_cfg_nsp_64", 0x03, "syscfg2main_cfg_apb4_32", 0x0D, 0x1, 0x0, 0x0},
	{"hs1_syscfg_cfg_nsp_64", 0x03, "syscfg2mfw_cfg_apb4_32", 0x0E, 0x0, 0xef000000, 0xef000000},
	{"hs1_syscfg_cfg_nsp_64", 0x03, "syscfg2mregion_cfg_apb4_32", 0x0F, 0x0, 0xe3000000, 0xe3000000},
	{"hs1_syscfg_cfg_nsp_64", 0x03, "syscfg2npu_cfg_axi4_64", 0x10, 0x0, 0xe9c00000, 0xe9c00000},
	{"hs1_syscfg_cfg_nsp_64", 0x03, "syscfg2npu_cfg_axi4_64", 0x10, 0x1, 0xe9800000, 0xe9800000},
	{"hs1_syscfg_cfg_nsp_64", 0x03, "syscfg2npu_cfg_axi4_64", 0x10, 0x2, 0xe9000000, 0xe9000000},
	{"hs1_syscfg_cfg_nsp_64", 0x03, "syscfg2pericfg_cfg_nsp_32", 0x11, 0x0, 0xec000000, 0xec000000},
	{"hs1_syscfg_cfg_nsp_64", 0x03, "syscfg2sys0_cfg_apb4_32", 0x12, 0x0, 0xf0000000, 0xf0000000},
	{"hs1_syscfg_cfg_nsp_64", 0x03, "syscfg2sys1_cfg_apb4_32", 0x13, 0x0, 0xf0100000, 0xf0100000},
	{"hs1_syscfg_cfg_nsp_64", 0x03, "syscfg2xctrlddr_cfg_ahblite_32", 0x14, 0x0, 0xcd000000, 0xcd000000},
	{"hs1_syscfg_cfg_nsp_64", 0x03, "syscfg2xctrlddr_cfg_ahblite_32", 0x14, 0x1, 0xcc000000, 0xcc000000},
	{"hs1_syscfg_cfg_nsp_64", 0x03, "syscfg2xctrlddr_cfg_ahblite_32", 0x14, 0x2, 0xc8000000, 0xc8000000},
	{"hs1_syscfg_cfg_nsp_64", 0x03, "syscfg2xctrlddr_cfg_ahblite_32", 0x14, 0x3, 0xc0000000, 0xc0000000},
	{"hs2_syscfg_cfg_nsp_32", 0x04, "syscfg2cpu_cfg_axi4_64", 0x0, 0x0, 0xeaf80000, 0xeaf80000},
	{"hs2_syscfg_cfg_nsp_32", 0x04, "syscfg2cpu_cfg_axi4_64", 0x0, 0x1, 0xeb000000, 0xeb000000},
	{"hs2_syscfg_cfg_nsp_32", 0x04, "syscfg2csi_cfg_apb4_32", 0x01, 0x0, 0xe6000000, 0xe6000000},
	{"hs2_syscfg_cfg_nsp_32", 0x04, "syscfg2dbg_cfg_apb4_32", 0x02, 0x0, 0xe4000000, 0xe4000000},
	{"hs2_syscfg_cfg_nsp_32", 0x04, "syscfg2dma_cfg_nsp_32", 0x03, 0x0, 0xed000000, 0xed000000},
	{"hs2_syscfg_cfg_nsp_32", 0x04, "syscfg2dsi_cfg_apb4_32", 0x04, 0x0, 0xe8000000, 0xe8000000},
	{"hs2_syscfg_cfg_nsp_32", 0x04, "syscfg2gpu_cfg_apb4_32", 0x05, 0x0, 0xe9f00000, 0xe9f00000},
	{"hs2_syscfg_cfg_nsp_32", 0x04, "syscfg2gpu_cfg_apb4_32", 0x05, 0x1, 0xe9e00000, 0xe9e00000},
	{"hs2_syscfg_cfg_nsp_32", 0x04, "syscfg2gpu_cfg_axi4lite_32", 0x06, 0x0, 0xe9f80000, 0xe9f80000},
	{"hs2_syscfg_cfg_nsp_32", 0x04, "syscfg2gpu_cfg_axi4lite_32", 0x06, 0x1, 0xeaf00000, 0xeaf00000},
	{"hs2_syscfg_cfg_nsp_32", 0x04, "syscfg2gpu_cfg_axi4lite_32", 0x06, 0x2, 0xeae00000, 0xeae00000},
	{"hs2_syscfg_cfg_nsp_32", 0x04, "syscfg2gpu_cfg_axi4lite_32", 0x06, 0x3, 0xeac00000, 0xeac00000},
	{"hs2_syscfg_cfg_nsp_32", 0x04, "syscfg2gpu_cfg_axi4lite_32", 0x06, 0x4, 0xea800000, 0xea800000},
	{"hs2_syscfg_cfg_nsp_32", 0x04, "syscfg2gpu_cfg_axi4lite_32", 0x06, 0x5, 0xea000000, 0xea000000},
	{"hs2_syscfg_cfg_nsp_32", 0x04, "syscfg2hs1_cfg_nsp_32", 0x07, 0x0, 0xe1800000, 0xe1800000},
	{"hs2_syscfg_cfg_nsp_32", 0x04, "syscfg2lpis_cfg_nsp_64", 0x09, 0x0, 0xe1000000, 0xe1000000},
	{"hs2_syscfg_cfg_nsp_32", 0x04, "syscfg2lpis_cfg_nsp_64", 0x09, 0x1, 0xe0000000, 0xe0000000},
	{"hs2_syscfg_cfg_nsp_32", 0x04, "syscfg2m1_cfg_apb4_32", 0x0A, 0x0, 0xe7000000, 0xe7000000},
	{"hs2_syscfg_cfg_nsp_32", 0x04, "syscfg2m2_cfg_apb4_32", 0x0B, 0x0, 0xe5000000, 0xe5000000},
	{"hs2_syscfg_cfg_nsp_32", 0x04, "syscfg2m85_cfg_nsp_64", 0x0C, 0x0, 0xee000000, 0xee000000},
	{"hs2_syscfg_cfg_nsp_32", 0x04, "syscfg2main_cfg_apb4_32", 0x0D, 0x0, 0xf0200000, 0xf0200000},
	{"hs2_syscfg_cfg_nsp_32", 0x04, "syscfg2main_cfg_apb4_32", 0x0D, 0x1, 0x0, 0x0},
	{"hs2_syscfg_cfg_nsp_32", 0x04, "syscfg2mfw_cfg_apb4_32", 0x0E, 0x0, 0xef000000, 0xef000000},
	{"hs2_syscfg_cfg_nsp_32", 0x04, "syscfg2mregion_cfg_apb4_32", 0x0F, 0x0, 0xe3000000, 0xe3000000},
	{"hs2_syscfg_cfg_nsp_32", 0x04, "syscfg2npu_cfg_axi4_64", 0x10, 0x0, 0xe9c00000, 0xe9c00000},
	{"hs2_syscfg_cfg_nsp_32", 0x04, "syscfg2npu_cfg_axi4_64", 0x10, 0x1, 0xe9800000, 0xe9800000},
	{"hs2_syscfg_cfg_nsp_32", 0x04, "syscfg2npu_cfg_axi4_64", 0x10, 0x2, 0xe9000000, 0xe9000000},
	{"hs2_syscfg_cfg_nsp_32", 0x04, "syscfg2pericfg_cfg_nsp_32", 0x11, 0x0, 0xec000000, 0xec000000},
	{"hs2_syscfg_cfg_nsp_32", 0x04, "syscfg2sys0_cfg_apb4_32", 0x12, 0x0, 0xf0000000, 0xf0000000},
	{"hs2_syscfg_cfg_nsp_32", 0x04, "syscfg2sys1_cfg_apb4_32", 0x13, 0x0, 0xf0100000, 0xf0100000},
	{"hs2_syscfg_cfg_nsp_32", 0x04, "syscfg2xctrlddr_cfg_ahblite_32", 0x14, 0x0, 0xcd000000, 0xcd000000},
	{"hs2_syscfg_cfg_nsp_32", 0x04, "syscfg2xctrlddr_cfg_ahblite_32", 0x14, 0x1, 0xcc000000, 0xcc000000},
	{"hs2_syscfg_cfg_nsp_32", 0x04, "syscfg2xctrlddr_cfg_ahblite_32", 0x14, 0x2, 0xc8000000, 0xc8000000},
	{"hs2_syscfg_cfg_nsp_32", 0x04, "syscfg2xctrlddr_cfg_ahblite_32", 0x14, 0x3, 0xc0000000, 0xc0000000},
	{"lpis2syscfg_cfg_nsp_64", 0x05, "syscfg2cpu_cfg_axi4_64", 0x0, 0x0, 0xeaf80000, 0xeaf80000},
	{"lpis2syscfg_cfg_nsp_64", 0x05, "syscfg2cpu_cfg_axi4_64", 0x0, 0x1, 0xeb000000, 0xeb000000},
	{"lpis2syscfg_cfg_nsp_64", 0x05, "syscfg2csi_cfg_apb4_32", 0x01, 0x0, 0xe6000000, 0xe6000000},
	{"lpis2syscfg_cfg_nsp_64", 0x05, "syscfg2dbg_cfg_apb4_32", 0x02, 0x0, 0xe4000000, 0xe4000000},
	{"lpis2syscfg_cfg_nsp_64", 0x05, "syscfg2dma_cfg_nsp_32", 0x03, 0x0, 0xed000000, 0xed000000},
	{"lpis2syscfg_cfg_nsp_64", 0x05, "syscfg2dsi_cfg_apb4_32", 0x04, 0x0, 0xe8000000, 0xe8000000},
	{"lpis2syscfg_cfg_nsp_64", 0x05, "syscfg2gpu_cfg_apb4_32", 0x05, 0x0, 0xe9f00000, 0xe9f00000},
	{"lpis2syscfg_cfg_nsp_64", 0x05, "syscfg2gpu_cfg_apb4_32", 0x05, 0x1, 0xe9e00000, 0xe9e00000},
	{"lpis2syscfg_cfg_nsp_64", 0x05, "syscfg2gpu_cfg_axi4lite_32", 0x06, 0x0, 0xe9f80000, 0xe9f80000},
	{"lpis2syscfg_cfg_nsp_64", 0x05, "syscfg2gpu_cfg_axi4lite_32", 0x06, 0x1, 0xeaf00000, 0xeaf00000},
	{"lpis2syscfg_cfg_nsp_64", 0x05, "syscfg2gpu_cfg_axi4lite_32", 0x06, 0x2, 0xeae00000, 0xeae00000},
	{"lpis2syscfg_cfg_nsp_64", 0x05, "syscfg2gpu_cfg_axi4lite_32", 0x06, 0x3, 0xeac00000, 0xeac00000},
	{"lpis2syscfg_cfg_nsp_64", 0x05, "syscfg2gpu_cfg_axi4lite_32", 0x06, 0x4, 0xea800000, 0xea800000},
	{"lpis2syscfg_cfg_nsp_64", 0x05, "syscfg2gpu_cfg_axi4lite_32", 0x06, 0x5, 0xea000000, 0xea000000},
	{"lpis2syscfg_cfg_nsp_64", 0x05, "syscfg2hs1_cfg_nsp_32", 0x07, 0x0, 0xe1800000, 0xe1800000},
	{"lpis2syscfg_cfg_nsp_64", 0x05, "syscfg2hs2_cfg_nsp_128", 0x08, 0x0, 0xcd800000, 0xcd800000},
	{"lpis2syscfg_cfg_nsp_64", 0x05, "syscfg2hs2_cfg_nsp_128", 0x08, 0x1, 0xce000000, 0xce000000},
	{"lpis2syscfg_cfg_nsp_64", 0x05, "syscfg2hs2_cfg_nsp_128", 0x08, 0x2, 0xd0000000, 0xd0000000},
	{"lpis2syscfg_cfg_nsp_64", 0x05, "syscfg2m1_cfg_apb4_32", 0x0A, 0x0, 0xe7000000, 0xe7000000},
	{"lpis2syscfg_cfg_nsp_64", 0x05, "syscfg2m2_cfg_apb4_32", 0x0B, 0x0, 0xe5000000, 0xe5000000},
	{"lpis2syscfg_cfg_nsp_64", 0x05, "syscfg2m85_cfg_nsp_64", 0x0C, 0x0, 0xee000000, 0xee000000},
	{"lpis2syscfg_cfg_nsp_64", 0x05, "syscfg2main_cfg_apb4_32", 0x0D, 0x0, 0xf0200000, 0xf0200000},
	{"lpis2syscfg_cfg_nsp_64", 0x05, "syscfg2main_cfg_apb4_32", 0x0D, 0x1, 0x0, 0x0},
	{"lpis2syscfg_cfg_nsp_64", 0x05, "syscfg2mfw_cfg_apb4_32", 0x0E, 0x0, 0xef000000, 0xef000000},
	{"lpis2syscfg_cfg_nsp_64", 0x05, "syscfg2mregion_cfg_apb4_32", 0x0F, 0x0, 0xe3000000, 0xe3000000},
	{"lpis2syscfg_cfg_nsp_64", 0x05, "syscfg2npu_cfg_axi4_64", 0x10, 0x0, 0xe9c00000, 0xe9c00000},
	{"lpis2syscfg_cfg_nsp_64", 0x05, "syscfg2npu_cfg_axi4_64", 0x10, 0x1, 0xe9800000, 0xe9800000},
	{"lpis2syscfg_cfg_nsp_64", 0x05, "syscfg2npu_cfg_axi4_64", 0x10, 0x2, 0xe9000000, 0xe9000000},
	{"lpis2syscfg_cfg_nsp_64", 0x05, "syscfg2pericfg_cfg_nsp_32", 0x11, 0x0, 0xec000000, 0xec000000},
	{"lpis2syscfg_cfg_nsp_64", 0x05, "syscfg2sys0_cfg_apb4_32", 0x12, 0x0, 0xf0000000, 0xf0000000},
	{"lpis2syscfg_cfg_nsp_64", 0x05, "syscfg2sys1_cfg_apb4_32", 0x13, 0x0, 0xf0100000, 0xf0100000},
	{"lpis2syscfg_cfg_nsp_64", 0x05, "syscfg2xctrlddr_cfg_ahblite_32", 0x14, 0x0, 0xcd000000, 0xcd000000},
	{"lpis2syscfg_cfg_nsp_64", 0x05, "syscfg2xctrlddr_cfg_ahblite_32", 0x14, 0x1, 0xcc000000, 0xcc000000},
	{"lpis2syscfg_cfg_nsp_64", 0x05, "syscfg2xctrlddr_cfg_ahblite_32", 0x14, 0x2, 0xc8000000, 0xc8000000},
	{"lpis2syscfg_cfg_nsp_64", 0x05, "syscfg2xctrlddr_cfg_ahblite_32", 0x14, 0x3, 0xc0000000, 0xc0000000},
	{"lpis2syscfg_cfg_nsp_64", 0x05, "syscfg_bus_service", 0x15, 0x0, 0xf0300000, 0x0},
	{"m2_syscfg_cfg_apb4_32", 0x06, "syscfg2cpu_cfg_axi4_64", 0x0, 0x0, 0xeaf80000, 0xeaf80000},
	{"m2_syscfg_cfg_apb4_32", 0x06, "syscfg2cpu_cfg_axi4_64", 0x0, 0x1, 0xeb000000, 0xeb000000},
	{"m2_syscfg_cfg_apb4_32", 0x06, "syscfg2csi_cfg_apb4_32", 0x01, 0x0, 0xe6000000, 0xe6000000},
	{"m2_syscfg_cfg_apb4_32", 0x06, "syscfg2dbg_cfg_apb4_32", 0x02, 0x0, 0xe4000000, 0xe4000000},
	{"m2_syscfg_cfg_apb4_32", 0x06, "syscfg2dma_cfg_nsp_32", 0x03, 0x0, 0xed000000, 0xed000000},
	{"m2_syscfg_cfg_apb4_32", 0x06, "syscfg2dsi_cfg_apb4_32", 0x04, 0x0, 0xe8000000, 0xe8000000},
	{"m2_syscfg_cfg_apb4_32", 0x06, "syscfg2gpu_cfg_apb4_32", 0x05, 0x0, 0xe9f00000, 0xe9f00000},
	{"m2_syscfg_cfg_apb4_32", 0x06, "syscfg2gpu_cfg_apb4_32", 0x05, 0x1, 0xe9e00000, 0xe9e00000},
	{"m2_syscfg_cfg_apb4_32", 0x06, "syscfg2gpu_cfg_axi4lite_32", 0x06, 0x0, 0xe9f80000, 0xe9f80000},
	{"m2_syscfg_cfg_apb4_32", 0x06, "syscfg2gpu_cfg_axi4lite_32", 0x06, 0x1, 0xeaf00000, 0xeaf00000},
	{"m2_syscfg_cfg_apb4_32", 0x06, "syscfg2gpu_cfg_axi4lite_32", 0x06, 0x2, 0xeae00000, 0xeae00000},
	{"m2_syscfg_cfg_apb4_32", 0x06, "syscfg2gpu_cfg_axi4lite_32", 0x06, 0x3, 0xeac00000, 0xeac00000},
	{"m2_syscfg_cfg_apb4_32", 0x06, "syscfg2gpu_cfg_axi4lite_32", 0x06, 0x4, 0xea800000, 0xea800000},
	{"m2_syscfg_cfg_apb4_32", 0x06, "syscfg2gpu_cfg_axi4lite_32", 0x06, 0x5, 0xea000000, 0xea000000},
	{"m2_syscfg_cfg_apb4_32", 0x06, "syscfg2hs1_cfg_nsp_32", 0x07, 0x0, 0xe1800000, 0xe1800000},
	{"m2_syscfg_cfg_apb4_32", 0x06, "syscfg2hs2_cfg_nsp_128", 0x08, 0x0, 0xcd800000, 0xcd800000},
	{"m2_syscfg_cfg_apb4_32", 0x06, "syscfg2hs2_cfg_nsp_128", 0x08, 0x1, 0xce000000, 0xce000000},
	{"m2_syscfg_cfg_apb4_32", 0x06, "syscfg2hs2_cfg_nsp_128", 0x08, 0x2, 0xd0000000, 0xd0000000},
	{"m2_syscfg_cfg_apb4_32", 0x06, "syscfg2lpis_cfg_nsp_64", 0x09, 0x0, 0xe1000000, 0xe1000000},
	{"m2_syscfg_cfg_apb4_32", 0x06, "syscfg2lpis_cfg_nsp_64", 0x09, 0x1, 0xe0000000, 0xe0000000},
	{"m2_syscfg_cfg_apb4_32", 0x06, "syscfg2m1_cfg_apb4_32", 0x0A, 0x0, 0xe7000000, 0xe7000000},
	{"m2_syscfg_cfg_apb4_32", 0x06, "syscfg2m85_cfg_nsp_64", 0x0C, 0x0, 0xee000000, 0xee000000},
	{"m2_syscfg_cfg_apb4_32", 0x06, "syscfg2main_cfg_apb4_32", 0x0D, 0x0, 0xf0200000, 0xf0200000},
	{"m2_syscfg_cfg_apb4_32", 0x06, "syscfg2main_cfg_apb4_32", 0x0D, 0x1, 0x0, 0x0},
	{"m2_syscfg_cfg_apb4_32", 0x06, "syscfg2mfw_cfg_apb4_32", 0x0E, 0x0, 0xef000000, 0xef000000},
	{"m2_syscfg_cfg_apb4_32", 0x06, "syscfg2mregion_cfg_apb4_32", 0x0F, 0x0, 0xe3000000, 0xe3000000},
	{"m2_syscfg_cfg_apb4_32", 0x06, "syscfg2npu_cfg_axi4_64", 0x10, 0x0, 0xe9c00000, 0xe9c00000},
	{"m2_syscfg_cfg_apb4_32", 0x06, "syscfg2npu_cfg_axi4_64", 0x10, 0x1, 0xe9800000, 0xe9800000},
	{"m2_syscfg_cfg_apb4_32", 0x06, "syscfg2npu_cfg_axi4_64", 0x10, 0x2, 0xe9000000, 0xe9000000},
	{"m2_syscfg_cfg_apb4_32", 0x06, "syscfg2pericfg_cfg_nsp_32", 0x11, 0x0, 0xec000000, 0xec000000},
	{"m2_syscfg_cfg_apb4_32", 0x06, "syscfg2sys0_cfg_apb4_32", 0x12, 0x0, 0xf0000000, 0xf0000000},
	{"m2_syscfg_cfg_apb4_32", 0x06, "syscfg2sys1_cfg_apb4_32", 0x13, 0x0, 0xf0100000, 0xf0100000},
	{"m2_syscfg_cfg_apb4_32", 0x06, "syscfg2xctrlddr_cfg_ahblite_32", 0x14, 0x0, 0xcd000000, 0xcd000000},
	{"m2_syscfg_cfg_apb4_32", 0x06, "syscfg2xctrlddr_cfg_ahblite_32", 0x14, 0x1, 0xcc000000, 0xcc000000},
	{"m2_syscfg_cfg_apb4_32", 0x06, "syscfg2xctrlddr_cfg_ahblite_32", 0x14, 0x2, 0xc8000000, 0xc8000000},
	{"m2_syscfg_cfg_apb4_32", 0x06, "syscfg2xctrlddr_cfg_ahblite_32", 0x14, 0x3, 0xc0000000, 0xc0000000},
	{"m85_syscfg_cfg_nsp_32", 0x07, "syscfg2cpu_cfg_axi4_64", 0x0, 0x0, 0xeaf80000, 0xeaf80000},
	{"m85_syscfg_cfg_nsp_32", 0x07, "syscfg2cpu_cfg_axi4_64", 0x0, 0x1, 0xeb000000, 0xeb000000},
	{"m85_syscfg_cfg_nsp_32", 0x07, "syscfg2csi_cfg_apb4_32", 0x01, 0x0, 0xe6000000, 0xe6000000},
	{"m85_syscfg_cfg_nsp_32", 0x07, "syscfg2dbg_cfg_apb4_32", 0x02, 0x0, 0xe4000000, 0xe4000000},
	{"m85_syscfg_cfg_nsp_32", 0x07, "syscfg2dma_cfg_nsp_32", 0x03, 0x0, 0xed000000, 0xed000000},
	{"m85_syscfg_cfg_nsp_32", 0x07, "syscfg2dsi_cfg_apb4_32", 0x04, 0x0, 0xe8000000, 0xe8000000},
	{"m85_syscfg_cfg_nsp_32", 0x07, "syscfg2gpu_cfg_apb4_32", 0x05, 0x0, 0xe9f00000, 0xe9f00000},
	{"m85_syscfg_cfg_nsp_32", 0x07, "syscfg2gpu_cfg_apb4_32", 0x05, 0x1, 0xe9e00000, 0xe9e00000},
	{"m85_syscfg_cfg_nsp_32", 0x07, "syscfg2gpu_cfg_axi4lite_32", 0x06, 0x0, 0xe9f80000, 0xe9f80000},
	{"m85_syscfg_cfg_nsp_32", 0x07, "syscfg2gpu_cfg_axi4lite_32", 0x06, 0x1, 0xeaf00000, 0xeaf00000},
	{"m85_syscfg_cfg_nsp_32", 0x07, "syscfg2gpu_cfg_axi4lite_32", 0x06, 0x2, 0xeae00000, 0xeae00000},
	{"m85_syscfg_cfg_nsp_32", 0x07, "syscfg2gpu_cfg_axi4lite_32", 0x06, 0x3, 0xeac00000, 0xeac00000},
	{"m85_syscfg_cfg_nsp_32", 0x07, "syscfg2gpu_cfg_axi4lite_32", 0x06, 0x4, 0xea800000, 0xea800000},
	{"m85_syscfg_cfg_nsp_32", 0x07, "syscfg2gpu_cfg_axi4lite_32", 0x06, 0x5, 0xea000000, 0xea000000},
	{"m85_syscfg_cfg_nsp_32", 0x07, "syscfg2hs1_cfg_nsp_32", 0x07, 0x0, 0xe1800000, 0xe1800000},
	{"m85_syscfg_cfg_nsp_32", 0x07, "syscfg2hs2_cfg_nsp_128", 0x08, 0x0, 0xcd800000, 0xcd800000},
	{"m85_syscfg_cfg_nsp_32", 0x07, "syscfg2hs2_cfg_nsp_128", 0x08, 0x1, 0xce000000, 0xce000000},
	{"m85_syscfg_cfg_nsp_32", 0x07, "syscfg2hs2_cfg_nsp_128", 0x08, 0x2, 0xd0000000, 0xd0000000},
	{"m85_syscfg_cfg_nsp_32", 0x07, "syscfg2lpis_cfg_nsp_64", 0x09, 0x0, 0xe1000000, 0xe1000000},
	{"m85_syscfg_cfg_nsp_32", 0x07, "syscfg2lpis_cfg_nsp_64", 0x09, 0x1, 0xe0000000, 0xe0000000},
	{"m85_syscfg_cfg_nsp_32", 0x07, "syscfg2m1_cfg_apb4_32", 0x0A, 0x0, 0xe7000000, 0xe7000000},
	{"m85_syscfg_cfg_nsp_32", 0x07, "syscfg2m2_cfg_apb4_32", 0x0B, 0x0, 0xe5000000, 0xe5000000},
	{"m85_syscfg_cfg_nsp_32", 0x07, "syscfg2main_cfg_apb4_32", 0x0D, 0x0, 0xf0200000, 0xf0200000},
	{"m85_syscfg_cfg_nsp_32", 0x07, "syscfg2main_cfg_apb4_32", 0x0D, 0x1, 0x0, 0x0},
	{"m85_syscfg_cfg_nsp_32", 0x07, "syscfg2mfw_cfg_apb4_32", 0x0E, 0x0, 0xef000000, 0xef000000},
	{"m85_syscfg_cfg_nsp_32", 0x07, "syscfg2mregion_cfg_apb4_32", 0x0F, 0x0, 0xe3000000, 0xe3000000},
	{"m85_syscfg_cfg_nsp_32", 0x07, "syscfg2npu_cfg_axi4_64", 0x10, 0x0, 0xe9c00000, 0xe9c00000},
	{"m85_syscfg_cfg_nsp_32", 0x07, "syscfg2npu_cfg_axi4_64", 0x10, 0x1, 0xe9800000, 0xe9800000},
	{"m85_syscfg_cfg_nsp_32", 0x07, "syscfg2npu_cfg_axi4_64", 0x10, 0x2, 0xe9000000, 0xe9000000},
	{"m85_syscfg_cfg_nsp_32", 0x07, "syscfg2pericfg_cfg_nsp_32", 0x11, 0x0, 0xec000000, 0xec000000},
	{"m85_syscfg_cfg_nsp_32", 0x07, "syscfg2sys0_cfg_apb4_32", 0x12, 0x0, 0xf0000000, 0xf0000000},
	{"m85_syscfg_cfg_nsp_32", 0x07, "syscfg2sys1_cfg_apb4_32", 0x13, 0x0, 0xf0100000, 0xf0100000},
	{"m85_syscfg_cfg_nsp_32", 0x07, "syscfg2xctrlddr_cfg_ahblite_32", 0x14, 0x0, 0xcd000000, 0xcd000000},
	{"m85_syscfg_cfg_nsp_32", 0x07, "syscfg2xctrlddr_cfg_ahblite_32", 0x14, 0x1, 0xcc000000, 0xcc000000},
	{"m85_syscfg_cfg_nsp_32", 0x07, "syscfg2xctrlddr_cfg_ahblite_32", 0x14, 0x2, 0xc8000000, 0xc8000000},
	{"m85_syscfg_cfg_nsp_32", 0x07, "syscfg2xctrlddr_cfg_ahblite_32", 0x14, 0x3, 0xc0000000, 0xc0000000},
	{"npu2syscfg_cfg_axi4_32", 0x08, "syscfg2cpu_cfg_axi4_64", 0x0, 0x0, 0xeaf80000, 0xeaf80000},
	{"npu2syscfg_cfg_axi4_32", 0x08, "syscfg2cpu_cfg_axi4_64", 0x0, 0x1, 0xeb000000, 0xeb000000},
	{"npu2syscfg_cfg_axi4_32", 0x08, "syscfg2csi_cfg_apb4_32", 0x01, 0x0, 0xe6000000, 0xe6000000},
	{"npu2syscfg_cfg_axi4_32", 0x08, "syscfg2dbg_cfg_apb4_32", 0x02, 0x0, 0xe4000000, 0xe4000000},
	{"npu2syscfg_cfg_axi4_32", 0x08, "syscfg2dma_cfg_nsp_32", 0x03, 0x0, 0xed000000, 0xed000000},
	{"npu2syscfg_cfg_axi4_32", 0x08, "syscfg2dsi_cfg_apb4_32", 0x04, 0x0, 0xe8000000, 0xe8000000},
	{"npu2syscfg_cfg_axi4_32", 0x08, "syscfg2gpu_cfg_apb4_32", 0x05, 0x0, 0xe9f00000, 0xe9f00000},
	{"npu2syscfg_cfg_axi4_32", 0x08, "syscfg2gpu_cfg_apb4_32", 0x05, 0x1, 0xe9e00000, 0xe9e00000},
	{"npu2syscfg_cfg_axi4_32", 0x08, "syscfg2gpu_cfg_axi4lite_32", 0x06, 0x0, 0xe9f80000, 0xe9f80000},
	{"npu2syscfg_cfg_axi4_32", 0x08, "syscfg2gpu_cfg_axi4lite_32", 0x06, 0x1, 0xeaf00000, 0xeaf00000},
	{"npu2syscfg_cfg_axi4_32", 0x08, "syscfg2gpu_cfg_axi4lite_32", 0x06, 0x2, 0xeae00000, 0xeae00000},
	{"npu2syscfg_cfg_axi4_32", 0x08, "syscfg2gpu_cfg_axi4lite_32", 0x06, 0x3, 0xeac00000, 0xeac00000},
	{"npu2syscfg_cfg_axi4_32", 0x08, "syscfg2gpu_cfg_axi4lite_32", 0x06, 0x4, 0xea800000, 0xea800000},
	{"npu2syscfg_cfg_axi4_32", 0x08, "syscfg2gpu_cfg_axi4lite_32", 0x06, 0x5, 0xea000000, 0xea000000},
	{"npu2syscfg_cfg_axi4_32", 0x08, "syscfg2hs1_cfg_nsp_32", 0x07, 0x0, 0xe1800000, 0xe1800000},
	{"npu2syscfg_cfg_axi4_32", 0x08, "syscfg2hs2_cfg_nsp_128", 0x08, 0x0, 0xcd800000, 0xcd800000},
	{"npu2syscfg_cfg_axi4_32", 0x08, "syscfg2hs2_cfg_nsp_128", 0x08, 0x1, 0xce000000, 0xce000000},
	{"npu2syscfg_cfg_axi4_32", 0x08, "syscfg2hs2_cfg_nsp_128", 0x08, 0x2, 0xd0000000, 0xd0000000},
	{"npu2syscfg_cfg_axi4_32", 0x08, "syscfg2lpis_cfg_nsp_64", 0x09, 0x0, 0xe1000000, 0xe1000000},
	{"npu2syscfg_cfg_axi4_32", 0x08, "syscfg2lpis_cfg_nsp_64", 0x09, 0x1, 0xe0000000, 0xe0000000},
	{"npu2syscfg_cfg_axi4_32", 0x08, "syscfg2m1_cfg_apb4_32", 0x0A, 0x0, 0xe7000000, 0xe7000000},
	{"npu2syscfg_cfg_axi4_32", 0x08, "syscfg2m2_cfg_apb4_32", 0x0B, 0x0, 0xe5000000, 0xe5000000},
	{"npu2syscfg_cfg_axi4_32", 0x08, "syscfg2m85_cfg_nsp_64", 0x0C, 0x0, 0xee000000, 0xee000000},
	{"npu2syscfg_cfg_axi4_32", 0x08, "syscfg2main_cfg_apb4_32", 0x0D, 0x0, 0xf0200000, 0xf0200000},
	{"npu2syscfg_cfg_axi4_32", 0x08, "syscfg2main_cfg_apb4_32", 0x0D, 0x1, 0x0, 0x0},
	{"npu2syscfg_cfg_axi4_32", 0x08, "syscfg2mfw_cfg_apb4_32", 0x0E, 0x0, 0xef000000, 0xef000000},
	{"npu2syscfg_cfg_axi4_32", 0x08, "syscfg2mregion_cfg_apb4_32", 0x0F, 0x0, 0xe3000000, 0xe3000000},
	{"npu2syscfg_cfg_axi4_32", 0x08, "syscfg2pericfg_cfg_nsp_32", 0x11, 0x0, 0xec000000, 0xec000000},
	{"npu2syscfg_cfg_axi4_32", 0x08, "syscfg2sys0_cfg_apb4_32", 0x12, 0x0, 0xf0000000, 0xf0000000},
	{"npu2syscfg_cfg_axi4_32", 0x08, "syscfg2sys1_cfg_apb4_32", 0x13, 0x0, 0xf0100000, 0xf0100000},
	{"npu2syscfg_cfg_axi4_32", 0x08, "syscfg2xctrlddr_cfg_ahblite_32", 0x14, 0x0, 0xcd000000, 0xcd000000},
	{"npu2syscfg_cfg_axi4_32", 0x08, "syscfg2xctrlddr_cfg_ahblite_32", 0x14, 0x1, 0xcc000000, 0xcc000000},
	{"npu2syscfg_cfg_axi4_32", 0x08, "syscfg2xctrlddr_cfg_ahblite_32", 0x14, 0x2, 0xc8000000, 0xc8000000},
	{"npu2syscfg_cfg_axi4_32", 0x08, "syscfg2xctrlddr_cfg_ahblite_32", 0x14, 0x3, 0xc0000000, 0xc0000000},
	{"xctrlddr2syscfg_cfg_ahblite_32", 0x09, "syscfg2cpu_cfg_axi4_64", 0x0, 0x0, 0xeaf80000, 0xeaf80000},
	{"xctrlddr2syscfg_cfg_ahblite_32", 0x09, "syscfg2cpu_cfg_axi4_64", 0x0, 0x1, 0xeb000000, 0xeb000000},
	{"xctrlddr2syscfg_cfg_ahblite_32", 0x09, "syscfg2csi_cfg_apb4_32", 0x01, 0x0, 0xe6000000, 0xe6000000},
	{"xctrlddr2syscfg_cfg_ahblite_32", 0x09, "syscfg2dbg_cfg_apb4_32", 0x02, 0x0, 0xe4000000, 0xe4000000},
	{"xctrlddr2syscfg_cfg_ahblite_32", 0x09, "syscfg2dma_cfg_nsp_32", 0x03, 0x0, 0xed000000, 0xed000000},
	{"xctrlddr2syscfg_cfg_ahblite_32", 0x09, "syscfg2dsi_cfg_apb4_32", 0x04, 0x0, 0xe8000000, 0xe8000000},
	{"xctrlddr2syscfg_cfg_ahblite_32", 0x09, "syscfg2gpu_cfg_apb4_32", 0x05, 0x0, 0xe9f00000, 0xe9f00000},
	{"xctrlddr2syscfg_cfg_ahblite_32", 0x09, "syscfg2gpu_cfg_apb4_32", 0x05, 0x1, 0xe9e00000, 0xe9e00000},
	{"xctrlddr2syscfg_cfg_ahblite_32", 0x09, "syscfg2gpu_cfg_axi4lite_32", 0x06, 0x0, 0xe9f80000, 0xe9f80000},
	{"xctrlddr2syscfg_cfg_ahblite_32", 0x09, "syscfg2gpu_cfg_axi4lite_32", 0x06, 0x1, 0xeaf00000, 0xeaf00000},
	{"xctrlddr2syscfg_cfg_ahblite_32", 0x09, "syscfg2gpu_cfg_axi4lite_32", 0x06, 0x2, 0xeae00000, 0xeae00000},
	{"xctrlddr2syscfg_cfg_ahblite_32", 0x09, "syscfg2gpu_cfg_axi4lite_32", 0x06, 0x3, 0xeac00000, 0xeac00000},
	{"xctrlddr2syscfg_cfg_ahblite_32", 0x09, "syscfg2gpu_cfg_axi4lite_32", 0x06, 0x4, 0xea800000, 0xea800000},
	{"xctrlddr2syscfg_cfg_ahblite_32", 0x09, "syscfg2gpu_cfg_axi4lite_32", 0x06, 0x5, 0xea000000, 0xea000000},
	{"xctrlddr2syscfg_cfg_ahblite_32", 0x09, "syscfg2hs1_cfg_nsp_32", 0x07, 0x0, 0xe1800000, 0xe1800000},
	{"xctrlddr2syscfg_cfg_ahblite_32", 0x09, "syscfg2hs2_cfg_nsp_128", 0x08, 0x0, 0xcd800000, 0xcd800000},
	{"xctrlddr2syscfg_cfg_ahblite_32", 0x09, "syscfg2hs2_cfg_nsp_128", 0x08, 0x1, 0xce000000, 0xce000000},
	{"xctrlddr2syscfg_cfg_ahblite_32", 0x09, "syscfg2hs2_cfg_nsp_128", 0x08, 0x2, 0xd0000000, 0xd0000000},
	{"xctrlddr2syscfg_cfg_ahblite_32", 0x09, "syscfg2lpis_cfg_nsp_64", 0x09, 0x0, 0xe1000000, 0xe1000000},
	{"xctrlddr2syscfg_cfg_ahblite_32", 0x09, "syscfg2lpis_cfg_nsp_64", 0x09, 0x1, 0xe0000000, 0xe0000000},
	{"xctrlddr2syscfg_cfg_ahblite_32", 0x09, "syscfg2m1_cfg_apb4_32", 0x0A, 0x0, 0xe7000000, 0xe7000000},
	{"xctrlddr2syscfg_cfg_ahblite_32", 0x09, "syscfg2m2_cfg_apb4_32", 0x0B, 0x0, 0xe5000000, 0xe5000000},
	{"xctrlddr2syscfg_cfg_ahblite_32", 0x09, "syscfg2m85_cfg_nsp_64", 0x0C, 0x0, 0xee000000, 0xee000000},
	{"xctrlddr2syscfg_cfg_ahblite_32", 0x09, "syscfg2main_cfg_apb4_32", 0x0D, 0x0, 0xf0200000, 0xf0200000},
	{"xctrlddr2syscfg_cfg_ahblite_32", 0x09, "syscfg2main_cfg_apb4_32", 0x0D, 0x1, 0x0, 0x0},
	{"xctrlddr2syscfg_cfg_ahblite_32", 0x09, "syscfg2mfw_cfg_apb4_32", 0x0E, 0x0, 0xef000000, 0xef000000},
	{"xctrlddr2syscfg_cfg_ahblite_32", 0x09, "syscfg2mregion_cfg_apb4_32", 0x0F, 0x0, 0xe3000000, 0xe3000000},
	{"xctrlddr2syscfg_cfg_ahblite_32", 0x09, "syscfg2npu_cfg_axi4_64", 0x10, 0x0, 0xe9c00000, 0xe9c00000},
	{"xctrlddr2syscfg_cfg_ahblite_32", 0x09, "syscfg2npu_cfg_axi4_64", 0x10, 0x1, 0xe9800000, 0xe9800000},
	{"xctrlddr2syscfg_cfg_ahblite_32", 0x09, "syscfg2npu_cfg_axi4_64", 0x10, 0x2, 0xe9000000, 0xe9000000},
	{"xctrlddr2syscfg_cfg_ahblite_32", 0x09, "syscfg2pericfg_cfg_nsp_32", 0x11, 0x0, 0xec000000, 0xec000000},
	{"xctrlddr2syscfg_cfg_ahblite_32", 0x09, "syscfg2sys0_cfg_apb4_32", 0x12, 0x0, 0xf0000000, 0xf0000000},
	{"xctrlddr2syscfg_cfg_ahblite_32", 0x09, "syscfg2sys1_cfg_apb4_32", 0x13, 0x0, 0xf0100000, 0xf0100000},
};

static const bus_info_t g_bus_info_peri[] = {
	{"syscfg2pericfg_cfg_nsp_32", 0x0, "peri2inner_cfg_apb4_32", 0x0, 0x0, 0xec000000, 0xec000000},
	{"syscfg2pericfg_cfg_nsp_32", 0x0, "peri2inner_cfg_apb4_32", 0x0, 0x1, 0x0, 0x0},
	{"syscfg2pericfg_cfg_nsp_32", 0x0, "peri2outer_cfg_apb4_32", 0x01, 0x0, 0xec100000, 0xec100000},
	{"syscfg2pericfg_cfg_nsp_32", 0x0, "pericfg_bus_service", 0x02, 0x0, 0xec300000, 0x0},
};

static const bus_info_t g_bus_info_sys0[] = {
	{"hs1_sys0_data_nsp_128", 0x0, "sys0_sys1_data_nsp_128", 0x01, 0x0, 0xc0000000, 0xc0000000},
	{"hs1_sys0_data_nsp_128", 0x0, "sys0_sys1_data_nsp_128", 0x01, 0x1, 0x800000000, 0x800000000},
	{"hs1_sys0_data_nsp_128", 0x0, "sys0_sys1_data_nsp_128", 0x01, 0x2, 0x0, 0x0},
	{"hs1_sys0_data_nsp_128", 0x0, "sys0_sys1_data_nsp_128", 0x01, 0x3, 0x0, 0x0},
	{"lpis2sys0_data_nsp_64", 0x01, "sys0_sys1_data_nsp_128", 0x01, 0x0, 0xc0000000, 0xc0000000},
	{"lpis2sys0_data_nsp_64", 0x01, "sys0_sys1_data_nsp_128", 0x01, 0x1, 0x800000000, 0x800000000},
	{"lpis2sys0_data_nsp_64", 0x01, "sys0_sys1_data_nsp_128", 0x01, 0x2, 0x0, 0x0},
	{"lpis2sys0_data_nsp_64", 0x01, "sys0_sys1_data_nsp_128", 0x01, 0x3, 0x0, 0x0},
	{"syscfg2sys0_cfg_apb4_32", 0x02, "sys0_bus_service", 0x0, 0x0, 0xf0000000, 0x0},
	{"syscfg2sys0_cfg_apb4_32", 0x02, "sys0_bus_service", 0x0, 0x1, 0x0, 0x0},
};

static const bus_info_t g_bus_info_sys1[] = {
	{"cpu2sys1_data_axi4_64", 0x0, "sys1_main_data_axi4_128", 0x01, 0x0, 0xc0000000, 0xc0000000},
	{"cpu2sys1_data_axi4_64", 0x0, "sys1_main_data_axi4_128", 0x01, 0x1, 0x800000000, 0x800000000},
	{"cpu2sys1_data_axi4_64", 0x0, "sys1_main_data_axi4_128", 0x01, 0x2, 0x0, 0x0},
	{"cpu2sys1_data_axi4_64", 0x0, "sys1_main_data_axi4_128", 0x01, 0x3, 0x0, 0x0},
	{"csi2sys1_data_axi3_128", 0x01, "sys1_main_data_axi4_128", 0x01, 0x0, 0xc0000000, 0xc0000000},
	{"csi2sys1_data_axi3_128", 0x01, "sys1_main_data_axi4_128", 0x01, 0x1, 0x800000000, 0x800000000},
	{"csi2sys1_data_axi3_128", 0x01, "sys1_main_data_axi4_128", 0x01, 0x2, 0x0, 0x0},
	{"csi2sys1_data_axi3_128", 0x01, "sys1_main_data_axi4_128", 0x01, 0x3, 0x0, 0x0},
	{"dbg2sys1_dbg_apb4_32", 0x02, "sys1_main_data_axi4_128", 0x01, 0x0, 0xc0000000, 0xc0000000},
	{"dbg2sys1_dbg_apb4_32", 0x02, "sys1_main_data_axi4_128", 0x01, 0x1, 0x800000000, 0x800000000},
	{"dbg2sys1_dbg_apb4_32", 0x02, "sys1_main_data_axi4_128", 0x01, 0x2, 0x0, 0x0},
	{"dbg2sys1_dbg_apb4_32", 0x02, "sys1_main_data_axi4_128", 0x01, 0x3, 0x0, 0x0},
	{"dbgetr2sys1_dbg_axi4_64", 0x03, "sys1_main_data_axi4_128", 0x01, 0x0, 0xc0000000, 0xc0000000},
	{"dbgetr2sys1_dbg_axi4_64", 0x03, "sys1_main_data_axi4_128", 0x01, 0x1, 0x800000000, 0x800000000},
	{"dbgetr2sys1_dbg_axi4_64", 0x03, "sys1_main_data_axi4_128", 0x01, 0x2, 0x0, 0x0},
	{"dbgetr2sys1_dbg_axi4_64", 0x03, "sys1_main_data_axi4_128", 0x01, 0x3, 0x0, 0x0},
	{"dma2sys1_data_nsp_128", 0x04, "sys1_main_data_axi4_128", 0x01, 0x0, 0xc0000000, 0xc0000000},
	{"dma2sys1_data_nsp_128", 0x04, "sys1_main_data_axi4_128", 0x01, 0x1, 0x800000000, 0x800000000},
	{"dma2sys1_data_nsp_128", 0x04, "sys1_main_data_axi4_128", 0x01, 0x2, 0x0, 0x0},
	{"dma2sys1_data_nsp_128", 0x04, "sys1_main_data_axi4_128", 0x01, 0x3, 0x0, 0x0},
	{"hs2_sys1_data_nsp_128", 0x05, "sys1_main_data_axi4_128", 0x01, 0x0, 0xc0000000, 0xc0000000},
	{"hs2_sys1_data_nsp_128", 0x05, "sys1_main_data_axi4_128", 0x01, 0x1, 0x800000000, 0x800000000},
	{"hs2_sys1_data_nsp_128", 0x05, "sys1_main_data_axi4_128", 0x01, 0x2, 0x0, 0x0},
	{"hs2_sys1_data_nsp_128", 0x05, "sys1_main_data_axi4_128", 0x01, 0x3, 0x0, 0x0},
	{"m85_sys1_data_nsp_64", 0x06, "sys1_main_data_axi4_128", 0x01, 0x0, 0xc0000000, 0xc0000000},
	{"m85_sys1_data_nsp_64", 0x06, "sys1_main_data_axi4_128", 0x01, 0x1, 0x800000000, 0x800000000},
	{"m85_sys1_data_nsp_64", 0x06, "sys1_main_data_axi4_128", 0x01, 0x2, 0x0, 0x0},
	{"m85_sys1_data_nsp_64", 0x06, "sys1_main_data_axi4_128", 0x01, 0x3, 0x0, 0x0},
	{"sys0_sys1_data_nsp_128", 0x07, "sys1_main_data_axi4_128", 0x01, 0x0, 0xc0000000, 0xc0000000},
	{"sys0_sys1_data_nsp_128", 0x07, "sys1_main_data_axi4_128", 0x01, 0x1, 0x800000000, 0x800000000},
	{"sys0_sys1_data_nsp_128", 0x07, "sys1_main_data_axi4_128", 0x01, 0x2, 0x0, 0x0},
	{"sys0_sys1_data_nsp_128", 0x07, "sys1_main_data_axi4_128", 0x01, 0x3, 0x0, 0x0},
	{"syscfg2sys1_cfg_apb4_32", 0x08, "sys1_bus_service", 0x0, 0x0, 0xf0100000, 0x0},
	{"syscfg2sys1_cfg_apb4_32", 0x08, "sys1_bus_service", 0x0, 0x1, 0x0, 0x0},
	{"xctrlddr2sys1_data_ahblite_32", 0x09, "sys1_main_data_axi4_128", 0x01, 0x0, 0xc0000000, 0xc0000000},
	{"xctrlddr2sys1_data_ahblite_32", 0x09, "sys1_main_data_axi4_128", 0x01, 0x1, 0x800000000, 0x800000000},
	{"xctrlddr2sys1_data_ahblite_32", 0x09, "sys1_main_data_axi4_128", 0x01, 0x2, 0x0, 0x0},
	{"xctrlddr2sys1_data_ahblite_32", 0x09, "sys1_main_data_axi4_128", 0x01, 0x3, 0x0, 0x0},
};

static const bus_info_t g_bus_info_m85[] = {
	{"ce2m85_data_axi4_32", 0x0, "m85_core_cfg_ahb5_64", 0x02, 0x0, 0x0, 0x0},
	{"ce2m85_data_axi4_32", 0x0, "m85_core_cfg_ahb5_64", 0x02, 0x1, 0x20000000, 0x20000000},
	{"ce2m85_data_axi4_32", 0x0, "m85_sys1_data_nsp_64", 0x06, 0x0, 0x100000000, 0x100000000},
	{"ce2m85_data_axi4_32", 0x0, "m85_sys1_data_nsp_64", 0x06, 0x1, 0x800000000, 0x800000000},
	{"ce2m85_data_axi4_32", 0x0, "m85_sys1_data_nsp_64", 0x06, 0x2, 0x200000000, 0x200000000},
	{"ce2m85_data_axi4_32", 0x0, "m85_sys1_data_nsp_64", 0x06, 0x3, 0x400000000, 0x400000000},
	{"ce2m85_data_axi4_32", 0x0, "m85_syscfg_cfg_nsp_32", 0x07, 0x0, 0x58800000, 0x58800000},
	{"ce2m85_data_axi4_32", 0x0, "m85_syscfg_cfg_nsp_32", 0x07, 0x1, 0x59000000, 0x59000000},
	{"ce2m85_data_axi4_32", 0x0, "m85_syscfg_cfg_nsp_32", 0x07, 0x2, 0x5a000000, 0x5a000000},
	{"ce2m85_data_axi4_32", 0x0, "m85_syscfg_cfg_nsp_32", 0x07, 0x3, 0x5c000000, 0x5c000000},
	{"ce2m85_data_axi4_32", 0x0, "m85_syscfg_cfg_nsp_32", 0x07, 0x4, 0x50000000, 0x50000000},
	{"ce2m85_data_axi4_32", 0x0, "m85_syscfg_cfg_nsp_32", 0x07, 0x5, 0x40000000, 0x40000000},
	{"ce2m85_data_axi4_32", 0x0, "m85_syscfg_cfg_nsp_32", 0x07, 0x6, 0xc0000000, 0xc0000000},
	{"ce2m85_data_axi4_32", 0x0, "m85_syscfg_cfg_nsp_32", 0x07, 0x7, 0x0, 0x0},
	{"core2m85_cfg_ahb5_32", 0x01, "m85_bus_service", 0x0, 0x0, 0x58800000, 0x0},
	{"core2m85_cfg_ahb5_32", 0x01, "m85_ce_cfg_axi4_32", 0x01, 0x0, 0x58300000, 0x58300000},
	{"core2m85_cfg_ahb5_32", 0x01, "m85_ce_cfg_axi4_32", 0x01, 0x1, 0x58400000, 0x58400000},
	{"core2m85_cfg_ahb5_32", 0x01, "m85_pdcdr1_cfg_apb4_32", 0x03, 0x0, 0x58100000, 0x58100000},
	{"core2m85_cfg_ahb5_32", 0x01, "m85_pdcdr1_cfg_apb4_32", 0x03, 0x1, 0x0, 0x0},
	{"core2m85_cfg_ahb5_32", 0x01, "m85_pdcdr3_cfg_apb4_32", 0x04, 0x0, 0x58200000, 0x58200000},
	{"core2m85_cfg_ahb5_32", 0x01, "m85_pdcdr4_cfg_apb4_32", 0x05, 0x0, 0x58000000, 0x58000000},
	{"core2m85_cfg_ahb5_32", 0x01, "m85_syscfg_cfg_nsp_32", 0x07, 0x0, 0x58800000, 0x58800000},
	{"core2m85_cfg_ahb5_32", 0x01, "m85_syscfg_cfg_nsp_32", 0x07, 0x1, 0x59000000, 0x59000000},
	{"core2m85_cfg_ahb5_32", 0x01, "m85_syscfg_cfg_nsp_32", 0x07, 0x2, 0x5a000000, 0x5a000000},
	{"core2m85_cfg_ahb5_32", 0x01, "m85_syscfg_cfg_nsp_32", 0x07, 0x3, 0x5c000000, 0x5c000000},
	{"core2m85_cfg_ahb5_32", 0x01, "m85_syscfg_cfg_nsp_32", 0x07, 0x4, 0x50000000, 0x50000000},
	{"core2m85_cfg_ahb5_32", 0x01, "m85_syscfg_cfg_nsp_32", 0x07, 0x5, 0x40000000, 0x40000000},
	{"core2m85_cfg_ahb5_32", 0x01, "m85_syscfg_cfg_nsp_32", 0x07, 0x6, 0xc0000000, 0xc0000000},
	{"core2m85_data_axi4_64", 0x02, "m85_sys1_data_nsp_64", 0x06, 0x0, 0x100000000, 0x100000000},
	{"core2m85_data_axi4_64", 0x02, "m85_sys1_data_nsp_64", 0x06, 0x1, 0x800000000, 0x800000000},
	{"core2m85_data_axi4_64", 0x02, "m85_sys1_data_nsp_64", 0x06, 0x2, 0x200000000, 0x200000000},
	{"core2m85_data_axi4_64", 0x02, "m85_sys1_data_nsp_64", 0x06, 0x3, 0x400000000, 0x400000000},
	{"core2m85_data_axi4_64", 0x02, "m85_syscfg_cfg_nsp_32", 0x07, 0x0, 0x58800000, 0x58800000},
	{"core2m85_data_axi4_64", 0x02, "m85_syscfg_cfg_nsp_32", 0x07, 0x1, 0x59000000, 0x59000000},
	{"core2m85_data_axi4_64", 0x02, "m85_syscfg_cfg_nsp_32", 0x07, 0x2, 0x5a000000, 0x5a000000},
	{"core2m85_data_axi4_64", 0x02, "m85_syscfg_cfg_nsp_32", 0x07, 0x3, 0x5c000000, 0x5c000000},
	{"core2m85_data_axi4_64", 0x02, "m85_syscfg_cfg_nsp_32", 0x07, 0x4, 0x50000000, 0x50000000},
	{"core2m85_data_axi4_64", 0x02, "m85_syscfg_cfg_nsp_32", 0x07, 0x5, 0x40000000, 0x40000000},
	{"core2m85_data_axi4_64", 0x02, "m85_syscfg_cfg_nsp_32", 0x07, 0x6, 0xc0000000, 0xc0000000},
	{"core2m85_data_axi4_64", 0x02, "m85_syscfg_cfg_nsp_32", 0x07, 0x7, 0x0, 0x0},
	{"km2m85_cfg_apb4_32", 0x03, "m85_ce_cfg_axi4_32", 0x01, 0x0, 0x58300000, 0x58300000},
	{"km2m85_cfg_apb4_32", 0x03, "m85_ce_cfg_axi4_32", 0x01, 0x1, 0x58400000, 0x58400000},
	{"km2m85_cfg_apb4_32", 0x03, "m85_pdcdr1_cfg_apb4_32", 0x03, 0x0, 0x58100000, 0x58100000},
	{"km2m85_cfg_apb4_32", 0x03, "m85_pdcdr1_cfg_apb4_32", 0x03, 0x1, 0x0, 0x0},
	{"syscfg2m85_cfg_nsp_64", 0x04, "m85_bus_service", 0x0, 0x0, 0x58800000, 0x0},
	{"syscfg2m85_cfg_nsp_64", 0x04, "m85_ce_cfg_axi4_32", 0x01, 0x0, 0x58300000, 0x58300000},
	{"syscfg2m85_cfg_nsp_64", 0x04, "m85_ce_cfg_axi4_32", 0x01, 0x1, 0x58400000, 0x58400000},
	{"syscfg2m85_cfg_nsp_64", 0x04, "m85_core_cfg_ahb5_64", 0x02, 0x0, 0x0, 0x0},
	{"syscfg2m85_cfg_nsp_64", 0x04, "m85_core_cfg_ahb5_64", 0x02, 0x1, 0x20000000, 0x20000000},
	{"syscfg2m85_cfg_nsp_64", 0x04, "m85_pdcdr1_cfg_apb4_32", 0x03, 0x0, 0x58103000, 0x58103000},
	{"syscfg2m85_cfg_nsp_64", 0x04, "m85_pdcdr1_cfg_apb4_32", 0x03, 0x1, 0x58100000, 0x58100000},
	{"syscfg2m85_cfg_nsp_64", 0x04, "m85_pdcdr1_cfg_apb4_32", 0x03, 0x2, 0x0, 0x0},
	{"syscfg2m85_cfg_nsp_64", 0x04, "m85_pdcdr3_cfg_apb4_32", 0x04, 0x0, 0x58200000, 0x58200000},
	{"syscfg2m85_cfg_nsp_64", 0x04, "m85_pdcdr4_cfg_apb4_32", 0x05, 0x0, 0x58000000, 0x58000000},
	{"xdma2m85_data_axi4_64", 0x05, "m85_core_cfg_ahb5_64", 0x02, 0x0, 0x0, 0x0},
	{"xdma2m85_data_axi4_64", 0x05, "m85_core_cfg_ahb5_64", 0x02, 0x1, 0x20000000, 0x20000000},
	{"xdma2m85_data_axi4_64", 0x05, "m85_pdcdr1_cfg_apb4_32", 0x03, 0x0, 0x58100000, 0x58100000},
	{"xdma2m85_data_axi4_64", 0x05, "m85_pdcdr1_cfg_apb4_32", 0x03, 0x1, 0x58100000, 0x58100000},
	{"xdma2m85_data_axi4_64", 0x05, "m85_sys1_data_nsp_64", 0x06, 0x0, 0x100000000, 0x100000000},
	{"xdma2m85_data_axi4_64", 0x05, "m85_sys1_data_nsp_64", 0x06, 0x1, 0x800000000, 0x800000000},
	{"xdma2m85_data_axi4_64", 0x05, "m85_sys1_data_nsp_64", 0x06, 0x2, 0x200000000, 0x200000000},
	{"xdma2m85_data_axi4_64", 0x05, "m85_sys1_data_nsp_64", 0x06, 0x3, 0x400000000, 0x400000000},
	{"xdma2m85_data_axi4_64", 0x05, "m85_syscfg_cfg_nsp_32", 0x07, 0x0, 0x58800000, 0x58800000},
	{"xdma2m85_data_axi4_64", 0x05, "m85_syscfg_cfg_nsp_32", 0x07, 0x1, 0x59000000, 0x59000000},
	{"xdma2m85_data_axi4_64", 0x05, "m85_syscfg_cfg_nsp_32", 0x07, 0x2, 0x5a000000, 0x5a000000},
	{"xdma2m85_data_axi4_64", 0x05, "m85_syscfg_cfg_nsp_32", 0x07, 0x3, 0x5c000000, 0x5c000000},
	{"xdma2m85_data_axi4_64", 0x05, "m85_syscfg_cfg_nsp_32", 0x07, 0x4, 0x50000000, 0x50000000},
	{"xdma2m85_data_axi4_64", 0x05, "m85_syscfg_cfg_nsp_32", 0x07, 0x5, 0x40000000, 0x40000000},
	{"xdma2m85_data_axi4_64", 0x05, "m85_syscfg_cfg_nsp_32", 0x07, 0x6, 0xc0000000, 0xc0000000},
	{"xdma2m85_data_axi4_64", 0x05, "m85_syscfg_cfg_nsp_32", 0x07, 0x7, 0x0, 0x0},
};

static const bus_info_t g_bus_info_cpu[] = {
	{"gic2cpu_data_acel4_64", 0x0, "cpu2sys1_data_axi4_64", 0x03, 0x0, 0x80000000, 0x80000000},
	{"gic2cpu_data_acel4_64", 0x0, "cpu2sys1_data_axi4_64", 0x03, 0x1, 0x800000000, 0x800000000},
	{"gic2cpu_data_acel4_64", 0x0, "cpu2sys1_data_axi4_64", 0x03, 0x2, 0x0, 0x0},
	{"gic2cpu_data_acel4_64", 0x0, "cpu2sys1_data_axi4_64", 0x03, 0x3, 0x100000000, 0x100000000},
	{"gic2cpu_data_acel4_64", 0x0, "cpu2sys1_data_axi4_64", 0x03, 0x4, 0x200000000, 0x200000000},
	{"gic2cpu_data_acel4_64", 0x0, "cpu2sys1_data_axi4_64", 0x03, 0x5, 0x400000000, 0x400000000},
	{"gic2cpu_data_acel4_64", 0x0, "cpu2sys1_data_axi4_64", 0x03, 0x6, 0x0, 0x0},
	{"m3bus2cpu_cfg_ahblite_32", 0x01, "cpu2gic_cfg_acel4_64", 0x01, 0x0, 0xebc00000, 0xebc00000},
	{"m3bus2cpu_cfg_ahblite_32", 0x01, "cpu2gic_cfg_acel4_64", 0x01, 0x1, 0x0, 0x0},
	{"m3bus2cpu_cfg_ahblite_32", 0x01, "cpu2syscfg_cfg_axi4_64", 0x04, 0x0, 0xc0000000, 0xc0000000},
	{"m3bus2cpu_cfg_ahblite_32", 0x01, "cpu2utility_cfg_axi4_64", 0x05, 0x0, 0xeb200000, 0xeb200000},
	{"m3bus2cpu_cfg_ahblite_32", 0x01, "cpu2utility_cfg_axi4_64", 0x05, 0x1, 0xeb400000, 0xeb400000},
	{"m3bus2cpu_cfg_ahblite_32", 0x01, "cpu2utility_cfg_axi4_64", 0x05, 0x2, 0xeb800000, 0xeb800000},
	{"m3bus2cpu_cfg_ahblite_32", 0x01, "cpu_service", 0x06, 0x0, 0xeb120000, 0x0},
	{"m3bus2cpu_data_ahblite_32", 0x02, "cpu2sys1_data_axi4_64", 0x03, 0x0, 0x80000000, 0x80000000},
	{"m3bus2cpu_data_ahblite_32", 0x02, "cpu2sys1_data_axi4_64", 0x03, 0x1, 0x800000000, 0x800000000},
	{"m3bus2cpu_data_ahblite_32", 0x02, "cpu2sys1_data_axi4_64", 0x03, 0x2, 0x0, 0x0},
	{"m3bus2cpu_data_ahblite_32", 0x02, "cpu2sys1_data_axi4_64", 0x03, 0x3, 0x100000000, 0x100000000},
	{"m3bus2cpu_data_ahblite_32", 0x02, "cpu2sys1_data_axi4_64", 0x03, 0x4, 0x200000000, 0x200000000},
	{"m3bus2cpu_data_ahblite_32", 0x02, "cpu2sys1_data_axi4_64", 0x03, 0x5, 0x400000000, 0x400000000},
	{"m3bus2cpu_data_ahblite_32", 0x02, "cpu2sys1_data_axi4_64", 0x03, 0x6, 0x0, 0x0},
	{"pp2cpu_cfg_axi4_64", 0x03, "cpu2crg_cfg_apb4_32", 0x0, 0x0, 0xeb100000, 0xeb100000},
	{"pp2cpu_cfg_axi4_64", 0x03, "cpu2crg_cfg_apb4_32", 0x0, 0x1, 0x0, 0x0},
	{"pp2cpu_cfg_axi4_64", 0x03, "cpu2gic_cfg_acel4_64", 0x01, 0x0, 0xebc00000, 0xebc00000},
	{"pp2cpu_cfg_axi4_64", 0x03, "cpu2m3bus_cfg_ahblite_32", 0x02, 0x0, 0xeb000000, 0xeb000000},
	{"pp2cpu_cfg_axi4_64", 0x03, "cpu2syscfg_cfg_axi4_64", 0x04, 0x0, 0xc0000000, 0xc0000000},
	{"pp2cpu_cfg_axi4_64", 0x03, "cpu2utility_cfg_axi4_64", 0x05, 0x0, 0xeb200000, 0xeb200000},
	{"pp2cpu_cfg_axi4_64", 0x03, "cpu2utility_cfg_axi4_64", 0x05, 0x1, 0xeb400000, 0xeb400000},
	{"pp2cpu_cfg_axi4_64", 0x03, "cpu2utility_cfg_axi4_64", 0x05, 0x2, 0xeb800000, 0xeb800000},
	{"pp2cpu_cfg_axi4_64", 0x03, "cpu_service", 0x06, 0x0, 0xeb120000, 0x0},
	{"syscfg2cpu_cfg_axi4_64", 0x04, "cpu2crg_cfg_apb4_32", 0x0, 0x0, 0xeb100000, 0xeb100000},
	{"syscfg2cpu_cfg_axi4_64", 0x04, "cpu2crg_cfg_apb4_32", 0x0, 0x1, 0x0, 0x0},
	{"syscfg2cpu_cfg_axi4_64", 0x04, "cpu2gic_cfg_acel4_64", 0x01, 0x0, 0xebc00000, 0xebc00000},
	{"syscfg2cpu_cfg_axi4_64", 0x04, "cpu2m3bus_cfg_ahblite_32", 0x02, 0x0, 0xeb000000, 0xeb000000},
	{"syscfg2cpu_cfg_axi4_64", 0x04, "cpu2utility_cfg_axi4_64", 0x05, 0x0, 0xeb200000, 0xeb200000},
	{"syscfg2cpu_cfg_axi4_64", 0x04, "cpu2utility_cfg_axi4_64", 0x05, 0x1, 0xeb400000, 0xeb400000},
	{"syscfg2cpu_cfg_axi4_64", 0x04, "cpu2utility_cfg_axi4_64", 0x05, 0x2, 0xeb800000, 0xeb800000},
	{"syscfg2cpu_cfg_axi4_64", 0x04, "cpu_service", 0x06, 0x0, 0xeb120000, 0x0},
};

static const bus_info_t g_bus_info_audio[] = {
	{"adsp2aud_data_axi4_64", 0x0, "aud2dcdr_cfg_apb4_32", 0x01, 0x0, 0xe1300000, 0xe1300000},
	{"adsp2aud_data_axi4_64", 0x0, "aud2dcdr_cfg_apb4_32", 0x01, 0x1, 0x0, 0x0},
	{"adsp2aud_data_axi4_64", 0x0, "aud2lpis_cfg_nsp_64", 0x02, 0x0, 0xc0000000, 0xc0000000},
	{"adsp2aud_data_axi4_64", 0x0, "audio_data_nsp_64", 0x04, 0x0, 0x80000000, 0x80000000},
	{"adsp2aud_data_axi4_64", 0x0, "audio_data_nsp_64", 0x04, 0x1, 0x800000000, 0x800000000},
	{"adsp2aud_data_axi4_64", 0x0, "audio_data_nsp_64", 0x04, 0x2, 0x0, 0x0},
	{"adsp2aud_data_axi4_64", 0x0, "audio_data_nsp_64", 0x04, 0x3, 0x100000000, 0x100000000},
	{"adsp2aud_data_axi4_64", 0x0, "audio_data_nsp_64", 0x04, 0x4, 0x200000000, 0x200000000},
	{"adsp2aud_data_axi4_64", 0x0, "audio_data_nsp_64", 0x04, 0x5, 0x400000000, 0x400000000},
	{"dma2aud_data_axi4_64", 0x01, "aud2adsp_cfg_axi4_64", 0x0, 0x0, 0xe1400000, 0xe1400000},
	{"dma2aud_data_axi4_64", 0x01, "aud2dcdr_cfg_apb4_32", 0x01, 0x0, 0xe130f000, 0xe130f000},
	{"dma2aud_data_axi4_64", 0x01, "aud2dcdr_cfg_apb4_32", 0x01, 0x1, 0xe1300000, 0xe1300000},
	{"dma2aud_data_axi4_64", 0x01, "aud2dcdr_cfg_apb4_32", 0x01, 0x2, 0x0, 0x0},
	{"dma2aud_data_axi4_64", 0x01, "aud2lpis_cfg_nsp_64", 0x02, 0x0, 0xc0000000, 0xc0000000},
	{"dma2aud_data_axi4_64", 0x01, "audio_data_nsp_64", 0x04, 0x0, 0x80000000, 0x80000000},
	{"dma2aud_data_axi4_64", 0x01, "audio_data_nsp_64", 0x04, 0x1, 0x800000000, 0x800000000},
	{"dma2aud_data_axi4_64", 0x01, "audio_data_nsp_64", 0x04, 0x2, 0x0, 0x0},
	{"dma2aud_data_axi4_64", 0x01, "audio_data_nsp_64", 0x04, 0x3, 0x100000000, 0x100000000},
	{"dma2aud_data_axi4_64", 0x01, "audio_data_nsp_64", 0x04, 0x4, 0x200000000, 0x200000000},
	{"dma2aud_data_axi4_64", 0x01, "audio_data_nsp_64", 0x04, 0x5, 0x400000000, 0x400000000},
	{"lpis2aud_cfg_nsp_64", 0x02, "aud2adsp_cfg_axi4_64", 0x0, 0x0, 0xe1400000, 0xe1400000},
	{"lpis2aud_cfg_nsp_64", 0x02, "aud2dcdr_cfg_apb4_32", 0x01, 0x0, 0xe1300000, 0xe1300000},
	{"lpis2aud_cfg_nsp_64", 0x02, "aud2dcdr_cfg_apb4_32", 0x01, 0x1, 0x0, 0x0},
	{"lpis2aud_cfg_nsp_64", 0x02, "audio_bus_service", 0x03, 0x0, 0xe1340000, 0x0},
};

static const bus_info_t g_bus_info_lpis[] = {
	{"aud2lpis_cfg_nsp_64", 0x0, "lpis2apbdcdr_cfg_apb4_32", 0x0, 0x0, 0xe1500000, 0xe1500000},
	{"aud2lpis_cfg_nsp_64", 0x0, "lpis2apbdcdr_cfg_apb4_32", 0x0, 0x1, 0x0, 0x0},
	{"aud2lpis_cfg_nsp_64", 0x0, "lpis2lms_cfg_apb4_32", 0x02, 0x0, 0xe0000000, 0xe0000000},
	{"aud2lpis_cfg_nsp_64", 0x0, "lpis2m3_cfg_ahblite_32", 0x03, 0x0, 0xe0100000, 0xe0100000},
	{"aud2lpis_cfg_nsp_64", 0x0, "lpis2m3_cfg_ahblite_32", 0x03, 0x1, 0xe0200000, 0xe0200000},
	{"aud2lpis_cfg_nsp_64", 0x0, "lpis2m85_cfg_nsp_64", 0x04, 0x0, 0xe0300000, 0xe0300000},
	{"aud2lpis_cfg_nsp_64", 0x0, "lpis2m85_cfg_nsp_64", 0x04, 0x1, 0xe1200000, 0xe1200000},
	{"aud2lpis_cfg_nsp_64", 0x0, "lpis2m85_cfg_nsp_64", 0x04, 0x2, 0xe1000000, 0xe1000000},
	{"aud2lpis_cfg_nsp_64", 0x0, "lpis2m85_cfg_nsp_64", 0x04, 0x3, 0xe0400000, 0xe0400000},
	{"aud2lpis_cfg_nsp_64", 0x0, "lpis2m85_cfg_nsp_64", 0x04, 0x4, 0xe0800000, 0xe0800000},
	{"aud2lpis_cfg_nsp_64", 0x0, "lpis2syscfg_cfg_nsp_64", 0x07, 0x0, 0xc0000000, 0xc0000000},
	{"audio_data_nsp_64", 0x01, "lpis2sys0_data_nsp_64", 0x06, 0x0, 0x80000000, 0x80000000},
	{"audio_data_nsp_64", 0x01, "lpis2sys0_data_nsp_64", 0x06, 0x1, 0x800000000, 0x800000000},
	{"audio_data_nsp_64", 0x01, "lpis2sys0_data_nsp_64", 0x06, 0x2, 0x0, 0x0},
	{"audio_data_nsp_64", 0x01, "lpis2sys0_data_nsp_64", 0x06, 0x3, 0x100000000, 0x100000000},
	{"audio_data_nsp_64", 0x01, "lpis2sys0_data_nsp_64", 0x06, 0x4, 0x200000000, 0x200000000},
	{"audio_data_nsp_64", 0x01, "lpis2sys0_data_nsp_64", 0x06, 0x5, 0x400000000, 0x400000000},
	{"audio_data_nsp_64", 0x01, "lpis2sys0_data_nsp_64", 0x06, 0x6, 0x0, 0x0},
	{"debug2lpis_apb4_32", 0x02, "lpis2apbdcdr_cfg_apb4_32", 0x0, 0x0, 0xe1500000, 0xe1500000},
	{"debug2lpis_apb4_32", 0x02, "lpis2apbdcdr_cfg_apb4_32", 0x0, 0x1, 0x0, 0x0},
	{"debug2lpis_apb4_32", 0x02, "lpis2aud_cfg_nsp_64", 0x01, 0x0, 0xe1300000, 0xe1300000},
	{"debug2lpis_apb4_32", 0x02, "lpis2aud_cfg_nsp_64", 0x01, 0x1, 0xe1400000, 0xe1400000},
	{"debug2lpis_apb4_32", 0x02, "lpis2lms_cfg_apb4_32", 0x02, 0x0, 0xe0000000, 0xe0000000},
	{"debug2lpis_apb4_32", 0x02, "lpis2m3_cfg_ahblite_32", 0x03, 0x0, 0xe0100000, 0xe0100000},
	{"debug2lpis_apb4_32", 0x02, "lpis2m3_cfg_ahblite_32", 0x03, 0x1, 0xe0200000, 0xe0200000},
	{"debug2lpis_apb4_32", 0x02, "lpis2m85_cfg_nsp_64", 0x04, 0x0, 0xe0300000, 0xe0300000},
	{"debug2lpis_apb4_32", 0x02, "lpis2m85_cfg_nsp_64", 0x04, 0x1, 0xe1200000, 0xe1200000},
	{"debug2lpis_apb4_32", 0x02, "lpis2m85_cfg_nsp_64", 0x04, 0x2, 0xe1000000, 0xe1000000},
	{"debug2lpis_apb4_32", 0x02, "lpis2m85_cfg_nsp_64", 0x04, 0x3, 0xe0400000, 0xe0400000},
	{"debug2lpis_apb4_32", 0x02, "lpis2m85_cfg_nsp_64", 0x04, 0x4, 0xe0800000, 0xe0800000},
	{"debug2lpis_apb4_32", 0x02, "lpis2midfw_cfg_apb4_32", 0x05, 0x0, 0xe1540000, 0xe1540000},
	{"debug2lpis_apb4_32", 0x02, "lpis_bus_service", 0x08, 0x0, 0xe1550000, 0x0},
	{"lpis_dma_data_axi4_32", 0x03, "lpis2apbdcdr_cfg_apb4_32", 0x0, 0x0, 0xe1500000, 0xe1500000},
	{"lpis_dma_data_axi4_32", 0x03, "lpis2apbdcdr_cfg_apb4_32", 0x0, 0x1, 0x0, 0x0},
	{"lpis_dma_data_axi4_32", 0x03, "lpis2m3_cfg_ahblite_32", 0x03, 0x0, 0xe0100000, 0xe0100000},
	{"lpis_dma_data_axi4_32", 0x03, "lpis2m3_cfg_ahblite_32", 0x03, 0x1, 0xe0200000, 0xe0200000},
	{"lpis_dma_data_axi4_32", 0x03, "lpis2m85_cfg_nsp_64", 0x04, 0x0, 0xe0300000, 0xe0300000},
	{"lpis_dma_data_axi4_32", 0x03, "lpis2m85_cfg_nsp_64", 0x04, 0x1, 0xe1200000, 0xe1200000},
	{"lpis_dma_data_axi4_32", 0x03, "lpis2m85_cfg_nsp_64", 0x04, 0x2, 0xe1000000, 0xe1000000},
	{"lpis_dma_data_axi4_32", 0x03, "lpis2m85_cfg_nsp_64", 0x04, 0x3, 0xe0400000, 0xe0400000},
	{"lpis_dma_data_axi4_32", 0x03, "lpis2m85_cfg_nsp_64", 0x04, 0x4, 0xe0800000, 0xe0800000},
	{"lpis_dma_data_axi4_32", 0x03, "lpis2sys0_data_nsp_64", 0x06, 0x0, 0x80000000, 0x80000000},
	{"lpis_dma_data_axi4_32", 0x03, "lpis2sys0_data_nsp_64", 0x06, 0x1, 0x800000000, 0x800000000},
	{"lpis_dma_data_axi4_32", 0x03, "lpis2sys0_data_nsp_64", 0x06, 0x2, 0x0, 0x0},
	{"lpis_dma_data_axi4_32", 0x03, "lpis2sys0_data_nsp_64", 0x06, 0x3, 0x100000000, 0x100000000},
	{"lpis_dma_data_axi4_32", 0x03, "lpis2sys0_data_nsp_64", 0x06, 0x4, 0x200000000, 0x200000000},
	{"lpis_dma_data_axi4_32", 0x03, "lpis2sys0_data_nsp_64", 0x06, 0x5, 0x400000000, 0x400000000},
	{"lpis_dma_data_axi4_32", 0x03, "lpis2syscfg_cfg_nsp_64", 0x07, 0x0, 0xc0000000, 0xc0000000},
	{"m3_data_ahblite_32", 0x04, "lpis2sys0_data_nsp_64", 0x06, 0x0, 0x80000000, 0x80000000},
	{"m3_data_ahblite_32", 0x04, "lpis2sys0_data_nsp_64", 0x06, 0x1, 0x800000000, 0x800000000},
	{"m3_data_ahblite_32", 0x04, "lpis2sys0_data_nsp_64", 0x06, 0x2, 0x0, 0x0},
	{"m3_data_ahblite_32", 0x04, "lpis2sys0_data_nsp_64", 0x06, 0x3, 0x100000000, 0x100000000},
	{"m3_data_ahblite_32", 0x04, "lpis2sys0_data_nsp_64", 0x06, 0x4, 0x200000000, 0x200000000},
	{"m3_data_ahblite_32", 0x04, "lpis2sys0_data_nsp_64", 0x06, 0x5, 0x400000000, 0x400000000},
	{"m3_data_ahblite_32", 0x04, "lpis2sys0_data_nsp_64", 0x06, 0x6, 0x0, 0x0},
	{"m3_lpis_cfg_ahblite_32", 0x05, "lpis2apbdcdr_cfg_apb4_32", 0x0, 0x0, 0xe1500000, 0xe1500000},
	{"m3_lpis_cfg_ahblite_32", 0x05, "lpis2apbdcdr_cfg_apb4_32", 0x0, 0x1, 0x0, 0x0},
	{"m3_lpis_cfg_ahblite_32", 0x05, "lpis2aud_cfg_nsp_64", 0x01, 0x0, 0xe1300000, 0xe1300000},
	{"m3_lpis_cfg_ahblite_32", 0x05, "lpis2aud_cfg_nsp_64", 0x01, 0x1, 0xe1400000, 0xe1400000},
	{"m3_lpis_cfg_ahblite_32", 0x05, "lpis2m85_cfg_nsp_64", 0x04, 0x0, 0xe0300000, 0xe0300000},
	{"m3_lpis_cfg_ahblite_32", 0x05, "lpis2m85_cfg_nsp_64", 0x04, 0x1, 0xe1200000, 0xe1200000},
	{"m3_lpis_cfg_ahblite_32", 0x05, "lpis2m85_cfg_nsp_64", 0x04, 0x2, 0xe1000000, 0xe1000000},
	{"m3_lpis_cfg_ahblite_32", 0x05, "lpis2m85_cfg_nsp_64", 0x04, 0x3, 0xe0400000, 0xe0400000},
	{"m3_lpis_cfg_ahblite_32", 0x05, "lpis2m85_cfg_nsp_64", 0x04, 0x4, 0xe0800000, 0xe0800000},
	{"m3_lpis_cfg_ahblite_32", 0x05, "lpis2midfw_cfg_apb4_32", 0x05, 0x0, 0xe1540000, 0xe1540000},
	{"m3_lpis_cfg_ahblite_32", 0x05, "lpis2syscfg_cfg_nsp_64", 0x07, 0x0, 0xc0080000, 0xc0080000},
	{"m3_lpis_cfg_ahblite_32", 0x05, "lpis2syscfg_cfg_nsp_64", 0x07, 0x1, 0xc0100000, 0xc0100000},
	{"m3_lpis_cfg_ahblite_32", 0x05, "lpis2syscfg_cfg_nsp_64", 0x07, 0x2, 0xc0200000, 0xc0200000},
	{"m3_lpis_cfg_ahblite_32", 0x05, "lpis2syscfg_cfg_nsp_64", 0x07, 0x3, 0xc0400000, 0xc0400000},
	{"m3_lpis_cfg_ahblite_32", 0x05, "lpis2syscfg_cfg_nsp_64", 0x07, 0x4, 0xc0800000, 0xc0800000},
	{"m3_lpis_cfg_ahblite_32", 0x05, "lpis2syscfg_cfg_nsp_64", 0x07, 0x5, 0xcd000000, 0xcd000000},
	{"m3_lpis_cfg_ahblite_32", 0x05, "lpis2syscfg_cfg_nsp_64", 0x07, 0x6, 0xc1000000, 0xc1000000},
	{"m3_lpis_cfg_ahblite_32", 0x05, "lpis2syscfg_cfg_nsp_64", 0x07, 0x7, 0xcc000000, 0xcc000000},
	{"m3_lpis_cfg_ahblite_32", 0x05, "lpis2syscfg_cfg_nsp_64", 0x07, 0x8, 0xc2000000, 0xc2000000},
	{"m3_lpis_cfg_ahblite_32", 0x05, "lpis2syscfg_cfg_nsp_64", 0x07, 0x9, 0xc4000000, 0xc4000000},
	{"m3_lpis_cfg_ahblite_32", 0x05, "lpis2syscfg_cfg_nsp_64", 0x07, 0xa, 0xc8000000, 0xc8000000},
	{"m3_lpis_cfg_ahblite_32", 0x05, "lpis2syscfg_cfg_nsp_64", 0x07, 0xb, 0xc0000000, 0xc0000000},
	{"m3_lpis_cfg_ahblite_32", 0x05, "lpis_bus_service", 0x08, 0x0, 0xe1550000, 0x0},
	{"m85_data_nsp_64", 0x06, "lpis2sys0_data_nsp_64", 0x06, 0x0, 0x80000000, 0x80000000},
	{"m85_data_nsp_64", 0x06, "lpis2sys0_data_nsp_64", 0x06, 0x1, 0x800000000, 0x800000000},
	{"m85_data_nsp_64", 0x06, "lpis2sys0_data_nsp_64", 0x06, 0x2, 0x0, 0x0},
	{"m85_data_nsp_64", 0x06, "lpis2sys0_data_nsp_64", 0x06, 0x3, 0x100000000, 0x100000000},
	{"m85_data_nsp_64", 0x06, "lpis2sys0_data_nsp_64", 0x06, 0x4, 0x200000000, 0x200000000},
	{"m85_data_nsp_64", 0x06, "lpis2sys0_data_nsp_64", 0x06, 0x5, 0x400000000, 0x400000000},
	{"m85_data_nsp_64", 0x06, "lpis2sys0_data_nsp_64", 0x06, 0x6, 0x0, 0x0},
	{"m85_lpis_cfg_nsp_32", 0x07, "lpis2apbdcdr_cfg_apb4_32", 0x0, 0x0, 0xe1500000, 0xe1500000},
	{"m85_lpis_cfg_nsp_32", 0x07, "lpis2apbdcdr_cfg_apb4_32", 0x0, 0x1, 0x0, 0x0},
	{"m85_lpis_cfg_nsp_32", 0x07, "lpis2aud_cfg_nsp_64", 0x01, 0x0, 0xe1300000, 0xe1300000},
	{"m85_lpis_cfg_nsp_32", 0x07, "lpis2aud_cfg_nsp_64", 0x01, 0x1, 0xe1400000, 0xe1400000},
	{"m85_lpis_cfg_nsp_32", 0x07, "lpis2lms_cfg_apb4_32", 0x02, 0x0, 0xe0000000, 0xe0000000},
	{"m85_lpis_cfg_nsp_32", 0x07, "lpis2m3_cfg_ahblite_32", 0x03, 0x0, 0xe0100000, 0xe0100000},
	{"m85_lpis_cfg_nsp_32", 0x07, "lpis2m3_cfg_ahblite_32", 0x03, 0x1, 0xe0200000, 0xe0200000},
	{"m85_lpis_cfg_nsp_32", 0x07, "lpis2syscfg_cfg_nsp_64", 0x07, 0x0, 0xc0000000, 0xc0000000},
	{"m85_lpis_cfg_nsp_32", 0x07, "lpis_bus_service", 0x08, 0x0, 0xe1550000, 0x0},
	{"syscfg2lpis_cfg_nsp_64", 0x08, "lpis2apbdcdr_cfg_apb4_32", 0x0, 0x0, 0xe1500000, 0xe1500000},
	{"syscfg2lpis_cfg_nsp_64", 0x08, "lpis2apbdcdr_cfg_apb4_32", 0x0, 0x1, 0x0, 0x0},
	{"syscfg2lpis_cfg_nsp_64", 0x08, "lpis2aud_cfg_nsp_64", 0x01, 0x0, 0xe1300000, 0xe1300000},
	{"syscfg2lpis_cfg_nsp_64", 0x08, "lpis2aud_cfg_nsp_64", 0x01, 0x1, 0xe1400000, 0xe1400000},
	{"syscfg2lpis_cfg_nsp_64", 0x08, "lpis2lms_cfg_apb4_32", 0x02, 0x0, 0xe0000000, 0xe0000000},
	{"syscfg2lpis_cfg_nsp_64", 0x08, "lpis2m3_cfg_ahblite_32", 0x03, 0x0, 0xe0100000, 0xe0100000},
	{"syscfg2lpis_cfg_nsp_64", 0x08, "lpis2m3_cfg_ahblite_32", 0x03, 0x1, 0xe0200000, 0xe0200000},
	{"syscfg2lpis_cfg_nsp_64", 0x08, "lpis2m85_cfg_nsp_64", 0x04, 0x0, 0xe0300000, 0xe0300000},
	{"syscfg2lpis_cfg_nsp_64", 0x08, "lpis2m85_cfg_nsp_64", 0x04, 0x1, 0xe1200000, 0xe1200000},
	{"syscfg2lpis_cfg_nsp_64", 0x08, "lpis2m85_cfg_nsp_64", 0x04, 0x2, 0xe1000000, 0xe1000000},
	{"syscfg2lpis_cfg_nsp_64", 0x08, "lpis2m85_cfg_nsp_64", 0x04, 0x3, 0xe0400000, 0xe0400000},
	{"syscfg2lpis_cfg_nsp_64", 0x08, "lpis2m85_cfg_nsp_64", 0x04, 0x4, 0xe0800000, 0xe0800000},
	{"syscfg2lpis_cfg_nsp_64", 0x08, "lpis2midfw_cfg_apb4_32", 0x05, 0x0, 0xe1540000, 0xe1540000},
	{"syscfg2lpis_cfg_nsp_64", 0x08, "lpis_bus_service", 0x08, 0x0, 0xe1550000, 0x0},
};

static const bus_info_t g_bus_info_media2[] = {
	{"misp_m2_cfg_nsp_32", 0x0, "m2_syscfg_cfg_apb4_32", 0x09, 0x0, 0xc0000000, 0xc0000000},
	{"misp_m2_cfg_nsp_32", 0x0, "m2_syscfg_cfg_apb4_32", 0x09, 0x1, 0x0, 0x0},
	{"misp_m2_data_p0_nsp_128_r", 0x01, "m2_main_data_p0_nsp_128_r", 0x01, 0x0, 0xc0000000, 0xc0000000},
	{"misp_m2_data_p0_nsp_128_r", 0x01, "m2_main_data_p0_nsp_128_r", 0x01, 0x1, 0x800000000, 0x800000000},
	{"misp_m2_data_p0_nsp_128_r", 0x01, "m2_main_data_p0_nsp_128_r", 0x01, 0x2, 0x10c0000000, 0xc0000000},
	{"misp_m2_data_p0_nsp_128_r", 0x01, "m2_main_data_p0_nsp_128_r", 0x01, 0x3, 0x1800000000, 0x800000000},
	{"misp_m2_data_p0_nsp_128_r", 0x01, "m2_main_data_p0_nsp_128_r", 0x01, 0x4, 0x20c0000000, 0xc0000000},
	{"misp_m2_data_p0_nsp_128_r", 0x01, "m2_main_data_p0_nsp_128_r", 0x01, 0x5, 0x2800000000, 0x800000000},
	{"misp_m2_data_p0_nsp_128_r", 0x01, "m2_main_data_p0_nsp_128_r", 0x01, 0x6, 0x0, 0x0},
	{"misp_m2_data_p0_nsp_128_r", 0x01, "m2_main_data_p0_nsp_128_r", 0x01, 0x7, 0x1000000000, 0x0},
	{"misp_m2_data_p0_nsp_128_r", 0x01, "m2_main_data_p0_nsp_128_r", 0x01, 0x8, 0x2000000000, 0x0},
	{"misp_m2_data_p0_nsp_128_r", 0x01, "m2_main_data_p0_nsp_128_r", 0x01, 0x9, 0x0, 0x0},
	{"misp_m2_data_p0_nsp_128_r", 0x01, "m2_npu_data_axi4_256_r", 0x06, 0x0, 0x840400000, 0x840400000},
	{"misp_m2_data_p0_nsp_128_r", 0x01, "m2_npu_data_axi4_256_r", 0x06, 0x1, 0x1840400000, 0x840400000},
	{"misp_m2_data_p0_nsp_128_r", 0x01, "m2_npu_data_axi4_256_r", 0x06, 0x2, 0x2840400000, 0x840400000},
	{"misp_m2_data_p0_nsp_128_r", 0x01, "m2_npu_data_axi4_256_r", 0x06, 0x3, 0x840000000, 0x840000000},
	{"misp_m2_data_p0_nsp_128_r", 0x01, "m2_npu_data_axi4_256_r", 0x06, 0x4, 0x1840000000, 0x840000000},
	{"misp_m2_data_p0_nsp_128_r", 0x01, "m2_npu_data_axi4_256_r", 0x06, 0x5, 0x2840000000, 0x840000000},
	{"misp_m2_data_p0_nsp_128_w", 0x02, "m2_main_data_p0_nsp_128_w", 0x02, 0x0, 0xc0000000, 0xc0000000},
	{"misp_m2_data_p0_nsp_128_w", 0x02, "m2_main_data_p0_nsp_128_w", 0x02, 0x1, 0x800000000, 0x800000000},
	{"misp_m2_data_p0_nsp_128_w", 0x02, "m2_main_data_p0_nsp_128_w", 0x02, 0x2, 0x10c0000000, 0xc0000000},
	{"misp_m2_data_p0_nsp_128_w", 0x02, "m2_main_data_p0_nsp_128_w", 0x02, 0x3, 0x1800000000, 0x800000000},
	{"misp_m2_data_p0_nsp_128_w", 0x02, "m2_main_data_p0_nsp_128_w", 0x02, 0x4, 0x20c0000000, 0xc0000000},
	{"misp_m2_data_p0_nsp_128_w", 0x02, "m2_main_data_p0_nsp_128_w", 0x02, 0x5, 0x2800000000, 0x800000000},
	{"misp_m2_data_p0_nsp_128_w", 0x02, "m2_main_data_p0_nsp_128_w", 0x02, 0x6, 0x0, 0x0},
	{"misp_m2_data_p0_nsp_128_w", 0x02, "m2_main_data_p0_nsp_128_w", 0x02, 0x7, 0x1000000000, 0x0},
	{"misp_m2_data_p0_nsp_128_w", 0x02, "m2_main_data_p0_nsp_128_w", 0x02, 0x8, 0x2000000000, 0x0},
	{"misp_m2_data_p0_nsp_128_w", 0x02, "m2_main_data_p0_nsp_128_w", 0x02, 0x9, 0x0, 0x0},
	{"misp_m2_data_p0_nsp_128_w", 0x02, "m2_npu_data_axi4_256_w", 0x07, 0x0, 0x840400000, 0x840400000},
	{"misp_m2_data_p0_nsp_128_w", 0x02, "m2_npu_data_axi4_256_w", 0x07, 0x1, 0x1840400000, 0x840400000},
	{"misp_m2_data_p0_nsp_128_w", 0x02, "m2_npu_data_axi4_256_w", 0x07, 0x2, 0x2840400000, 0x840400000},
	{"misp_m2_data_p0_nsp_128_w", 0x02, "m2_npu_data_axi4_256_w", 0x07, 0x3, 0x840000000, 0x840000000},
	{"misp_m2_data_p0_nsp_128_w", 0x02, "m2_npu_data_axi4_256_w", 0x07, 0x4, 0x1840000000, 0x840000000},
	{"misp_m2_data_p0_nsp_128_w", 0x02, "m2_npu_data_axi4_256_w", 0x07, 0x5, 0x2840000000, 0x840000000},
	{"misp_m2_data_p1_nsp_128_r", 0x03, "m2_main_data_p1_nsp_128_r", 0x03, 0x0, 0xc0000080, 0xc0000080},
	{"misp_m2_data_p1_nsp_128_r", 0x03, "m2_main_data_p1_nsp_128_r", 0x03, 0x1, 0x800000080, 0x800000080},
	{"misp_m2_data_p1_nsp_128_r", 0x03, "m2_main_data_p1_nsp_128_r", 0x03, 0x2, 0x10c0000100, 0xc0000100},
	{"misp_m2_data_p1_nsp_128_r", 0x03, "m2_main_data_p1_nsp_128_r", 0x03, 0x3, 0x1800000100, 0x800000100},
	{"misp_m2_data_p1_nsp_128_r", 0x03, "m2_main_data_p1_nsp_128_r", 0x03, 0x4, 0x20c0000200, 0xc0000200},
	{"misp_m2_data_p1_nsp_128_r", 0x03, "m2_main_data_p1_nsp_128_r", 0x03, 0x5, 0x2800000200, 0x800000200},
	{"misp_m2_data_p1_nsp_128_r", 0x03, "m2_main_data_p1_nsp_128_r", 0x03, 0x6, 0x80, 0x80},
	{"misp_m2_data_p1_nsp_128_r", 0x03, "m2_main_data_p1_nsp_128_r", 0x03, 0x7, 0x1000000100, 0x100},
	{"misp_m2_data_p1_nsp_128_r", 0x03, "m2_main_data_p1_nsp_128_r", 0x03, 0x8, 0x2000000200, 0x200},
	{"misp_m2_data_p1_nsp_128_r", 0x03, "m2_main_data_p1_nsp_128_r", 0x03, 0x9, 0x0, 0x0},
	{"misp_m2_data_p1_nsp_128_r", 0x03, "m2_npu_data_axi4_256_r", 0x06, 0x0, 0x840400000, 0x840400000},
	{"misp_m2_data_p1_nsp_128_r", 0x03, "m2_npu_data_axi4_256_r", 0x06, 0x1, 0x1840400000, 0x840400000},
	{"misp_m2_data_p1_nsp_128_r", 0x03, "m2_npu_data_axi4_256_r", 0x06, 0x2, 0x2840400000, 0x840400000},
	{"misp_m2_data_p1_nsp_128_r", 0x03, "m2_npu_data_axi4_256_r", 0x06, 0x3, 0x840000000, 0x840000000},
	{"misp_m2_data_p1_nsp_128_r", 0x03, "m2_npu_data_axi4_256_r", 0x06, 0x4, 0x1840000000, 0x840000000},
	{"misp_m2_data_p1_nsp_128_r", 0x03, "m2_npu_data_axi4_256_r", 0x06, 0x5, 0x2840000000, 0x840000000},
	{"misp_m2_data_p1_nsp_128_w", 0x04, "m2_main_data_p1_nsp_128_w", 0x04, 0x0, 0xc0000080, 0xc0000080},
	{"misp_m2_data_p1_nsp_128_w", 0x04, "m2_main_data_p1_nsp_128_w", 0x04, 0x1, 0x800000080, 0x800000080},
	{"misp_m2_data_p1_nsp_128_w", 0x04, "m2_main_data_p1_nsp_128_w", 0x04, 0x2, 0x10c0000100, 0xc0000100},
	{"misp_m2_data_p1_nsp_128_w", 0x04, "m2_main_data_p1_nsp_128_w", 0x04, 0x3, 0x1800000100, 0x800000100},
	{"misp_m2_data_p1_nsp_128_w", 0x04, "m2_main_data_p1_nsp_128_w", 0x04, 0x4, 0x20c0000200, 0xc0000200},
	{"misp_m2_data_p1_nsp_128_w", 0x04, "m2_main_data_p1_nsp_128_w", 0x04, 0x5, 0x2800000200, 0x800000200},
	{"misp_m2_data_p1_nsp_128_w", 0x04, "m2_main_data_p1_nsp_128_w", 0x04, 0x6, 0x80, 0x80},
	{"misp_m2_data_p1_nsp_128_w", 0x04, "m2_main_data_p1_nsp_128_w", 0x04, 0x7, 0x1000000100, 0x100},
	{"misp_m2_data_p1_nsp_128_w", 0x04, "m2_main_data_p1_nsp_128_w", 0x04, 0x8, 0x2000000200, 0x200},
	{"misp_m2_data_p1_nsp_128_w", 0x04, "m2_main_data_p1_nsp_128_w", 0x04, 0x9, 0x0, 0x0},
	{"misp_m2_data_p1_nsp_128_w", 0x04, "m2_npu_data_axi4_256_w", 0x07, 0x0, 0x840400000, 0x840400000},
	{"misp_m2_data_p1_nsp_128_w", 0x04, "m2_npu_data_axi4_256_w", 0x07, 0x1, 0x1840400000, 0x840400000},
	{"misp_m2_data_p1_nsp_128_w", 0x04, "m2_npu_data_axi4_256_w", 0x07, 0x2, 0x2840400000, 0x840400000},
	{"misp_m2_data_p1_nsp_128_w", 0x04, "m2_npu_data_axi4_256_w", 0x07, 0x3, 0x840000000, 0x840000000},
	{"misp_m2_data_p1_nsp_128_w", 0x04, "m2_npu_data_axi4_256_w", 0x07, 0x4, 0x1840000000, 0x840000000},
	{"misp_m2_data_p1_nsp_128_w", 0x04, "m2_npu_data_axi4_256_w", 0x07, 0x5, 0x2840000000, 0x840000000},
	{"syscfg2m2_cfg_apb4_32", 0x05, "m2_dcdr_cfg_apb4_32", 0x0, 0x0, 0xe5600000, 0xe5600000},
	{"syscfg2m2_cfg_apb4_32", 0x05, "m2_dcdr_cfg_apb4_32", 0x0, 0x1, 0xe5400000, 0xe5400000},
	{"syscfg2m2_cfg_apb4_32", 0x05, "m2_misp_cfg_nsp_32", 0x05, 0x0, 0xe5a00000, 0xe5a00000},
	{"syscfg2m2_cfg_apb4_32", 0x05, "m2_misp_cfg_nsp_32", 0x05, 0x1, 0xe5200000, 0xe5200000},
	{"syscfg2m2_cfg_apb4_32", 0x05, "m2_misp_cfg_nsp_32", 0x05, 0x2, 0xe5000000, 0xe5000000},
	{"syscfg2m2_cfg_apb4_32", 0x05, "m2_reg", 0x08, 0x0, 0xe5700000, 0x0},
	{"syscfg2m2_cfg_apb4_32", 0x05, "m2_reg", 0x08, 0x1, 0x0, 0x0},
	{"syscfg2m2_cfg_apb4_32", 0x05, "m2_venc_cfg_nsp_32", 0x0A, 0x0, 0xe5300000, 0xe5300000},
	{"tcu_bist_m2_data_axi4_128_r", 0x06, "m2_main_data_p0_nsp_128_r", 0x01, 0x0, 0xc0000000, 0xc0000000},
	{"tcu_bist_m2_data_axi4_128_r", 0x06, "m2_main_data_p0_nsp_128_r", 0x01, 0x1, 0x800000000, 0x800000000},
	{"tcu_bist_m2_data_axi4_128_r", 0x06, "m2_main_data_p0_nsp_128_r", 0x01, 0x2, 0x10c0000000, 0xc0000000},
	{"tcu_bist_m2_data_axi4_128_r", 0x06, "m2_main_data_p0_nsp_128_r", 0x01, 0x3, 0x1800000000, 0x800000000},
	{"tcu_bist_m2_data_axi4_128_r", 0x06, "m2_main_data_p0_nsp_128_r", 0x01, 0x4, 0x20c0000000, 0xc0000000},
	{"tcu_bist_m2_data_axi4_128_r", 0x06, "m2_main_data_p0_nsp_128_r", 0x01, 0x5, 0x2800000000, 0x800000000},
	{"tcu_bist_m2_data_axi4_128_r", 0x06, "m2_main_data_p0_nsp_128_r", 0x01, 0x6, 0x0, 0x0},
	{"tcu_bist_m2_data_axi4_128_r", 0x06, "m2_main_data_p0_nsp_128_r", 0x01, 0x7, 0x1000000000, 0x0},
	{"tcu_bist_m2_data_axi4_128_r", 0x06, "m2_main_data_p0_nsp_128_r", 0x01, 0x8, 0x2000000000, 0x0},
	{"tcu_bist_m2_data_axi4_128_r", 0x06, "m2_main_data_p0_nsp_128_r", 0x01, 0x9, 0x0, 0x0},
	{"tcu_bist_m2_data_axi4_128_r", 0x06, "m2_main_data_p1_nsp_128_r", 0x03, 0x0, 0xc0000080, 0xc0000080},
	{"tcu_bist_m2_data_axi4_128_r", 0x06, "m2_main_data_p1_nsp_128_r", 0x03, 0x1, 0x800000080, 0x800000080},
	{"tcu_bist_m2_data_axi4_128_r", 0x06, "m2_main_data_p1_nsp_128_r", 0x03, 0x2, 0x10c0000100, 0xc0000100},
	{"tcu_bist_m2_data_axi4_128_r", 0x06, "m2_main_data_p1_nsp_128_r", 0x03, 0x3, 0x1800000100, 0x800000100},
	{"tcu_bist_m2_data_axi4_128_r", 0x06, "m2_main_data_p1_nsp_128_r", 0x03, 0x4, 0x20c0000200, 0xc0000200},
	{"tcu_bist_m2_data_axi4_128_r", 0x06, "m2_main_data_p1_nsp_128_r", 0x03, 0x5, 0x2800000200, 0x800000200},
	{"tcu_bist_m2_data_axi4_128_r", 0x06, "m2_main_data_p1_nsp_128_r", 0x03, 0x6, 0x80, 0x80},
	{"tcu_bist_m2_data_axi4_128_r", 0x06, "m2_main_data_p1_nsp_128_r", 0x03, 0x7, 0x1000000100, 0x100},
	{"tcu_bist_m2_data_axi4_128_r", 0x06, "m2_main_data_p1_nsp_128_r", 0x03, 0x8, 0x2000000200, 0x200},
	{"tcu_bist_m2_data_axi4_128_w", 0x07, "m2_main_data_p0_nsp_128_w", 0x02, 0x0, 0xc0000000, 0xc0000000},
	{"tcu_bist_m2_data_axi4_128_w", 0x07, "m2_main_data_p0_nsp_128_w", 0x02, 0x1, 0x800000000, 0x800000000},
	{"tcu_bist_m2_data_axi4_128_w", 0x07, "m2_main_data_p0_nsp_128_w", 0x02, 0x2, 0x10c0000000, 0xc0000000},
	{"tcu_bist_m2_data_axi4_128_w", 0x07, "m2_main_data_p0_nsp_128_w", 0x02, 0x3, 0x1800000000, 0x800000000},
	{"tcu_bist_m2_data_axi4_128_w", 0x07, "m2_main_data_p0_nsp_128_w", 0x02, 0x4, 0x20c0000000, 0xc0000000},
	{"tcu_bist_m2_data_axi4_128_w", 0x07, "m2_main_data_p0_nsp_128_w", 0x02, 0x5, 0x2800000000, 0x800000000},
	{"tcu_bist_m2_data_axi4_128_w", 0x07, "m2_main_data_p0_nsp_128_w", 0x02, 0x6, 0x0, 0x0},
	{"tcu_bist_m2_data_axi4_128_w", 0x07, "m2_main_data_p0_nsp_128_w", 0x02, 0x7, 0x1000000000, 0x0},
	{"tcu_bist_m2_data_axi4_128_w", 0x07, "m2_main_data_p0_nsp_128_w", 0x02, 0x8, 0x2000000000, 0x0},
	{"tcu_bist_m2_data_axi4_128_w", 0x07, "m2_main_data_p0_nsp_128_w", 0x02, 0x9, 0x0, 0x0},
	{"tcu_bist_m2_data_axi4_128_w", 0x07, "m2_main_data_p1_nsp_128_w", 0x04, 0x0, 0xc0000080, 0xc0000080},
	{"tcu_bist_m2_data_axi4_128_w", 0x07, "m2_main_data_p1_nsp_128_w", 0x04, 0x1, 0x800000080, 0x800000080},
	{"tcu_bist_m2_data_axi4_128_w", 0x07, "m2_main_data_p1_nsp_128_w", 0x04, 0x2, 0x10c0000100, 0xc0000100},
	{"tcu_bist_m2_data_axi4_128_w", 0x07, "m2_main_data_p1_nsp_128_w", 0x04, 0x3, 0x1800000100, 0x800000100},
	{"tcu_bist_m2_data_axi4_128_w", 0x07, "m2_main_data_p1_nsp_128_w", 0x04, 0x4, 0x20c0000200, 0xc0000200},
	{"tcu_bist_m2_data_axi4_128_w", 0x07, "m2_main_data_p1_nsp_128_w", 0x04, 0x5, 0x2800000200, 0x800000200},
	{"tcu_bist_m2_data_axi4_128_w", 0x07, "m2_main_data_p1_nsp_128_w", 0x04, 0x6, 0x80, 0x80},
	{"tcu_bist_m2_data_axi4_128_w", 0x07, "m2_main_data_p1_nsp_128_w", 0x04, 0x7, 0x1000000100, 0x100},
	{"tcu_bist_m2_data_axi4_128_w", 0x07, "m2_main_data_p1_nsp_128_w", 0x04, 0x8, 0x2000000200, 0x200},
	{"venc_m2_data_nsp_128_r", 0x08, "m2_main_data_p0_nsp_128_r", 0x01, 0x0, 0xc0000000, 0xc0000000},
	{"venc_m2_data_nsp_128_r", 0x08, "m2_main_data_p0_nsp_128_r", 0x01, 0x1, 0x800000000, 0x800000000},
	{"venc_m2_data_nsp_128_r", 0x08, "m2_main_data_p0_nsp_128_r", 0x01, 0x2, 0x10c0000000, 0xc0000000},
	{"venc_m2_data_nsp_128_r", 0x08, "m2_main_data_p0_nsp_128_r", 0x01, 0x3, 0x1800000000, 0x800000000},
	{"venc_m2_data_nsp_128_r", 0x08, "m2_main_data_p0_nsp_128_r", 0x01, 0x4, 0x20c0000000, 0xc0000000},
	{"venc_m2_data_nsp_128_r", 0x08, "m2_main_data_p0_nsp_128_r", 0x01, 0x5, 0x2800000000, 0x800000000},
	{"venc_m2_data_nsp_128_r", 0x08, "m2_main_data_p0_nsp_128_r", 0x01, 0x6, 0x0, 0x0},
	{"venc_m2_data_nsp_128_r", 0x08, "m2_main_data_p0_nsp_128_r", 0x01, 0x7, 0x1000000000, 0x0},
	{"venc_m2_data_nsp_128_r", 0x08, "m2_main_data_p0_nsp_128_r", 0x01, 0x8, 0x2000000000, 0x0},
	{"venc_m2_data_nsp_128_r", 0x08, "m2_main_data_p0_nsp_128_r", 0x01, 0x9, 0x0, 0x0},
	{"venc_m2_data_nsp_128_r", 0x08, "m2_main_data_p1_nsp_128_r", 0x03, 0x0, 0xc0000080, 0xc0000080},
	{"venc_m2_data_nsp_128_r", 0x08, "m2_main_data_p1_nsp_128_r", 0x03, 0x1, 0x800000080, 0x800000080},
	{"venc_m2_data_nsp_128_r", 0x08, "m2_main_data_p1_nsp_128_r", 0x03, 0x2, 0x10c0000100, 0xc0000100},
	{"venc_m2_data_nsp_128_r", 0x08, "m2_main_data_p1_nsp_128_r", 0x03, 0x3, 0x1800000100, 0x800000100},
	{"venc_m2_data_nsp_128_r", 0x08, "m2_main_data_p1_nsp_128_r", 0x03, 0x4, 0x20c0000200, 0xc0000200},
	{"venc_m2_data_nsp_128_r", 0x08, "m2_main_data_p1_nsp_128_r", 0x03, 0x5, 0x2800000200, 0x800000200},
	{"venc_m2_data_nsp_128_r", 0x08, "m2_main_data_p1_nsp_128_r", 0x03, 0x6, 0x80, 0x80},
	{"venc_m2_data_nsp_128_r", 0x08, "m2_main_data_p1_nsp_128_r", 0x03, 0x7, 0x1000000100, 0x100},
	{"venc_m2_data_nsp_128_r", 0x08, "m2_main_data_p1_nsp_128_r", 0x03, 0x8, 0x2000000200, 0x200},
	{"venc_m2_data_nsp_128_w", 0x09, "m2_main_data_p0_nsp_128_w", 0x02, 0x0, 0xc0000000, 0xc0000000},
	{"venc_m2_data_nsp_128_w", 0x09, "m2_main_data_p0_nsp_128_w", 0x02, 0x1, 0x800000000, 0x800000000},
	{"venc_m2_data_nsp_128_w", 0x09, "m2_main_data_p0_nsp_128_w", 0x02, 0x2, 0x10c0000000, 0xc0000000},
	{"venc_m2_data_nsp_128_w", 0x09, "m2_main_data_p0_nsp_128_w", 0x02, 0x3, 0x1800000000, 0x800000000},
	{"venc_m2_data_nsp_128_w", 0x09, "m2_main_data_p0_nsp_128_w", 0x02, 0x4, 0x20c0000000, 0xc0000000},
	{"venc_m2_data_nsp_128_w", 0x09, "m2_main_data_p0_nsp_128_w", 0x02, 0x5, 0x2800000000, 0x800000000},
	{"venc_m2_data_nsp_128_w", 0x09, "m2_main_data_p0_nsp_128_w", 0x02, 0x6, 0x0, 0x0},
	{"venc_m2_data_nsp_128_w", 0x09, "m2_main_data_p0_nsp_128_w", 0x02, 0x7, 0x1000000000, 0x0},
	{"venc_m2_data_nsp_128_w", 0x09, "m2_main_data_p0_nsp_128_w", 0x02, 0x8, 0x2000000000, 0x0},
	{"venc_m2_data_nsp_128_w", 0x09, "m2_main_data_p0_nsp_128_w", 0x02, 0x9, 0x0, 0x0},
	{"venc_m2_data_nsp_128_w", 0x09, "m2_main_data_p1_nsp_128_w", 0x04, 0x0, 0xc0000080, 0xc0000080},
	{"venc_m2_data_nsp_128_w", 0x09, "m2_main_data_p1_nsp_128_w", 0x04, 0x1, 0x800000080, 0x800000080},
	{"venc_m2_data_nsp_128_w", 0x09, "m2_main_data_p1_nsp_128_w", 0x04, 0x2, 0x10c0000100, 0xc0000100},
	{"venc_m2_data_nsp_128_w", 0x09, "m2_main_data_p1_nsp_128_w", 0x04, 0x3, 0x1800000100, 0x800000100},
	{"venc_m2_data_nsp_128_w", 0x09, "m2_main_data_p1_nsp_128_w", 0x04, 0x4, 0x20c0000200, 0xc0000200},
	{"venc_m2_data_nsp_128_w", 0x09, "m2_main_data_p1_nsp_128_w", 0x04, 0x5, 0x2800000200, 0x800000200},
	{"venc_m2_data_nsp_128_w", 0x09, "m2_main_data_p1_nsp_128_w", 0x04, 0x6, 0x80, 0x80},
	{"venc_m2_data_nsp_128_w", 0x09, "m2_main_data_p1_nsp_128_w", 0x04, 0x7, 0x1000000100, 0x100},
	{"venc_m2_data_nsp_128_w", 0x09, "m2_main_data_p1_nsp_128_w", 0x04, 0x8, 0x2000000200, 0x200},
};


static const bus_info_t g_bus_info_venc[] = {
	{"m2_venc_cfg_nsp_32", 0x0, "venc_cfg_apb3_32", 0x0, 0x0, 0xe5300000, 0xe5300000},
	{"m2_venc_cfg_nsp_32", 0x0, "venc_reg", 0x03, 0x0, 0xe5380000, 0x0},
	{"m2_venc_cfg_nsp_32", 0x0, "venc_reg", 0x03, 0x1, 0x0, 0x0},
	{"venc_data_axi4_128_r", 0x01, "venc_m2_data_nsp_128_r", 0x01, 0x0, 0xc0000000, 0xc0000000},
	{"venc_data_axi4_128_r", 0x01, "venc_m2_data_nsp_128_r", 0x01, 0x1, 0x800000000, 0x800000000},
	{"venc_data_axi4_128_r", 0x01, "venc_m2_data_nsp_128_r", 0x01, 0x2, 0x0, 0x0},
	{"venc_data_axi4_128_r", 0x01, "venc_m2_data_nsp_128_r", 0x01, 0x3, 0x0, 0x0},
	{"venc_data_axi4_128_w", 0x02, "venc_m2_data_nsp_128_w", 0x02, 0x0, 0xc0000000, 0xc0000000},
	{"venc_data_axi4_128_w", 0x02, "venc_m2_data_nsp_128_w", 0x02, 0x1, 0x800000000, 0x800000000},
	{"venc_data_axi4_128_w", 0x02, "venc_m2_data_nsp_128_w", 0x02, 0x2, 0x0, 0x0},
	{"venc_data_axi4_128_w", 0x02, "venc_m2_data_nsp_128_w", 0x02, 0x3, 0x0, 0x0},
};

static const bus_info_t g_bus_info_misp[] = {
	{"isp_misp_cfg_nsp_32", 0x0, "misp_m2_cfg_nsp_32", 0x01, 0x0, 0xc0000000, 0xc0000000},
	{"isp_misp_cfg_nsp_32", 0x0, "misp_m2_cfg_nsp_32", 0x01, 0x1, 0x0, 0x0},
	{"m2_misp_cfg_nsp_32", 0x01, "misp_isp_cfg_nsp_32", 0x0, 0x0, 0xe5a00000, 0xe5a00000},
	{"m2_misp_cfg_nsp_32", 0x01, "misp_isp_cfg_nsp_32", 0x0, 0x1, 0xe5200000, 0xe5200000},
	{"m2_misp_cfg_nsp_32", 0x01, "misp_isp_cfg_nsp_32", 0x0, 0x2, 0xe5000000, 0xe5000000},
	{"m2_misp_cfg_nsp_32", 0x01, "misp_reg", 0x06, 0x0, 0xe5280000, 0x0},
	{"m2_misp_cfg_nsp_32", 0x01, "misp_reg", 0x06, 0x1, 0x0, 0x0},
	{"tbull_misp_data_axi4_128_r", 0x02, "misp_m2_data_p0_nsp_128_r", 0x02, 0x0, 0x840400000, 0x840400000},
	{"tbull_misp_data_axi4_128_r", 0x02, "misp_m2_data_p0_nsp_128_r", 0x02, 0x1, 0x1840400000, 0x840400000},
	{"tbull_misp_data_axi4_128_r", 0x02, "misp_m2_data_p0_nsp_128_r", 0x02, 0x2, 0x2840400000, 0x840400000},
	{"tbull_misp_data_axi4_128_r", 0x02, "misp_m2_data_p0_nsp_128_r", 0x02, 0x3, 0x840000000, 0x840000000},
	{"tbull_misp_data_axi4_128_r", 0x02, "misp_m2_data_p0_nsp_128_r", 0x02, 0x4, 0x1840000000, 0x840000000},
	{"tbull_misp_data_axi4_128_r", 0x02, "misp_m2_data_p0_nsp_128_r", 0x02, 0x5, 0x2840000000, 0x840000000},
	{"tbull_misp_data_axi4_128_r", 0x02, "misp_m2_data_p0_nsp_128_r", 0x02, 0x6, 0xc0000000, 0xc0000000},
	{"tbull_misp_data_axi4_128_r", 0x02, "misp_m2_data_p0_nsp_128_r", 0x02, 0x7, 0x800000000, 0x800000000},
	{"tbull_misp_data_axi4_128_r", 0x02, "misp_m2_data_p0_nsp_128_r", 0x02, 0x8, 0x10c0000000, 0xc0000000},
	{"tbull_misp_data_axi4_128_r", 0x02, "misp_m2_data_p0_nsp_128_r", 0x02, 0x9, 0x1800000000, 0x800000000},
	{"tbull_misp_data_axi4_128_r", 0x02, "misp_m2_data_p0_nsp_128_r", 0x02, 0xa, 0x20c0000000, 0xc0000000},
	{"tbull_misp_data_axi4_128_r", 0x02, "misp_m2_data_p0_nsp_128_r", 0x02, 0xb, 0x2800000000, 0x800000000},
	{"tbull_misp_data_axi4_128_r", 0x02, "misp_m2_data_p0_nsp_128_r", 0x02, 0xc, 0x0, 0x0},
	{"tbull_misp_data_axi4_128_r", 0x02, "misp_m2_data_p0_nsp_128_r", 0x02, 0xd, 0x1000000000, 0x0},
	{"tbull_misp_data_axi4_128_r", 0x02, "misp_m2_data_p0_nsp_128_r", 0x02, 0xe, 0x2000000000, 0x0},
	{"tbull_misp_data_axi4_128_r", 0x02, "misp_m2_data_p0_nsp_128_r", 0x02, 0xf, 0x0, 0x0},
	{"tbull_misp_data_axi4_128_r", 0x02, "misp_m2_data_p1_nsp_128_r", 0x04, 0x0, 0x840400080, 0x840400080},
	{"tbull_misp_data_axi4_128_r", 0x02, "misp_m2_data_p1_nsp_128_r", 0x04, 0x1, 0x1840400100, 0x840400100},
	{"tbull_misp_data_axi4_128_r", 0x02, "misp_m2_data_p1_nsp_128_r", 0x04, 0x2, 0x2840400200, 0x840400200},
	{"tbull_misp_data_axi4_128_r", 0x02, "misp_m2_data_p1_nsp_128_r", 0x04, 0x3, 0x840000080, 0x840000080},
	{"tbull_misp_data_axi4_128_r", 0x02, "misp_m2_data_p1_nsp_128_r", 0x04, 0x4, 0x1840000100, 0x840000100},
	{"tbull_misp_data_axi4_128_r", 0x02, "misp_m2_data_p1_nsp_128_r", 0x04, 0x5, 0x2840000200, 0x840000200},
	{"tbull_misp_data_axi4_128_r", 0x02, "misp_m2_data_p1_nsp_128_r", 0x04, 0x6, 0xc0000080, 0xc0000080},
	{"tbull_misp_data_axi4_128_r", 0x02, "misp_m2_data_p1_nsp_128_r", 0x04, 0x7, 0x800000080, 0x800000080},
	{"tbull_misp_data_axi4_128_r", 0x02, "misp_m2_data_p1_nsp_128_r", 0x04, 0x8, 0x10c0000100, 0xc0000100},
	{"tbull_misp_data_axi4_128_r", 0x02, "misp_m2_data_p1_nsp_128_r", 0x04, 0x9, 0x1800000100, 0x800000100},
	{"tbull_misp_data_axi4_128_r", 0x02, "misp_m2_data_p1_nsp_128_r", 0x04, 0xa, 0x20c0000200, 0xc0000200},
	{"tbull_misp_data_axi4_128_r", 0x02, "misp_m2_data_p1_nsp_128_r", 0x04, 0xb, 0x2800000200, 0x800000200},
	{"tbull_misp_data_axi4_128_r", 0x02, "misp_m2_data_p1_nsp_128_r", 0x04, 0xc, 0x80, 0x80},
	{"tbull_misp_data_axi4_128_r", 0x02, "misp_m2_data_p1_nsp_128_r", 0x04, 0xd, 0x1000000100, 0x100},
	{"tbull_misp_data_axi4_128_r", 0x02, "misp_m2_data_p1_nsp_128_r", 0x04, 0xe, 0x2000000200, 0x200},
	{"tbull_misp_data_axi4_128_w", 0x03, "misp_m2_data_p0_nsp_128_w", 0x03, 0x0, 0x840400000, 0x840400000},
	{"tbull_misp_data_axi4_128_w", 0x03, "misp_m2_data_p0_nsp_128_w", 0x03, 0x1, 0x1840400000, 0x840400000},
	{"tbull_misp_data_axi4_128_w", 0x03, "misp_m2_data_p0_nsp_128_w", 0x03, 0x2, 0x2840400000, 0x840400000},
	{"tbull_misp_data_axi4_128_w", 0x03, "misp_m2_data_p0_nsp_128_w", 0x03, 0x3, 0x840000000, 0x840000000},
	{"tbull_misp_data_axi4_128_w", 0x03, "misp_m2_data_p0_nsp_128_w", 0x03, 0x4, 0x1840000000, 0x840000000},
	{"tbull_misp_data_axi4_128_w", 0x03, "misp_m2_data_p0_nsp_128_w", 0x03, 0x5, 0x2840000000, 0x840000000},
	{"tbull_misp_data_axi4_128_w", 0x03, "misp_m2_data_p0_nsp_128_w", 0x03, 0x6, 0xc0000000, 0xc0000000},
	{"tbull_misp_data_axi4_128_w", 0x03, "misp_m2_data_p0_nsp_128_w", 0x03, 0x7, 0x800000000, 0x800000000},
	{"tbull_misp_data_axi4_128_w", 0x03, "misp_m2_data_p0_nsp_128_w", 0x03, 0x8, 0x10c0000000, 0xc0000000},
	{"tbull_misp_data_axi4_128_w", 0x03, "misp_m2_data_p0_nsp_128_w", 0x03, 0x9, 0x1800000000, 0x800000000},
	{"tbull_misp_data_axi4_128_w", 0x03, "misp_m2_data_p0_nsp_128_w", 0x03, 0xa, 0x20c0000000, 0xc0000000},
	{"tbull_misp_data_axi4_128_w", 0x03, "misp_m2_data_p0_nsp_128_w", 0x03, 0xb, 0x2800000000, 0x800000000},
	{"tbull_misp_data_axi4_128_w", 0x03, "misp_m2_data_p0_nsp_128_w", 0x03, 0xc, 0x0, 0x0},
	{"tbull_misp_data_axi4_128_w", 0x03, "misp_m2_data_p0_nsp_128_w", 0x03, 0xd, 0x1000000000, 0x0},
	{"tbull_misp_data_axi4_128_w", 0x03, "misp_m2_data_p0_nsp_128_w", 0x03, 0xe, 0x2000000000, 0x0},
	{"tbull_misp_data_axi4_128_w", 0x03, "misp_m2_data_p0_nsp_128_w", 0x03, 0xf, 0x0, 0x0},
	{"tbull_misp_data_axi4_128_w", 0x03, "misp_m2_data_p1_nsp_128_w", 0x05, 0x0, 0x840400080, 0x840400080},
	{"tbull_misp_data_axi4_128_w", 0x03, "misp_m2_data_p1_nsp_128_w", 0x05, 0x1, 0x1840400100, 0x840400100},
	{"tbull_misp_data_axi4_128_w", 0x03, "misp_m2_data_p1_nsp_128_w", 0x05, 0x2, 0x2840400200, 0x840400200},
	{"tbull_misp_data_axi4_128_w", 0x03, "misp_m2_data_p1_nsp_128_w", 0x05, 0x3, 0x840000080, 0x840000080},
	{"tbull_misp_data_axi4_128_w", 0x03, "misp_m2_data_p1_nsp_128_w", 0x05, 0x4, 0x1840000100, 0x840000100},
	{"tbull_misp_data_axi4_128_w", 0x03, "misp_m2_data_p1_nsp_128_w", 0x05, 0x5, 0x2840000200, 0x840000200},
	{"tbull_misp_data_axi4_128_w", 0x03, "misp_m2_data_p1_nsp_128_w", 0x05, 0x6, 0xc0000080, 0xc0000080},
	{"tbull_misp_data_axi4_128_w", 0x03, "misp_m2_data_p1_nsp_128_w", 0x05, 0x7, 0x800000080, 0x800000080},
	{"tbull_misp_data_axi4_128_w", 0x03, "misp_m2_data_p1_nsp_128_w", 0x05, 0x8, 0x10c0000100, 0xc0000100},
	{"tbull_misp_data_axi4_128_w", 0x03, "misp_m2_data_p1_nsp_128_w", 0x05, 0x9, 0x1800000100, 0x800000100},
	{"tbull_misp_data_axi4_128_w", 0x03, "misp_m2_data_p1_nsp_128_w", 0x05, 0xa, 0x20c0000200, 0xc0000200},
	{"tbull_misp_data_axi4_128_w", 0x03, "misp_m2_data_p1_nsp_128_w", 0x05, 0xb, 0x2800000200, 0x800000200},
	{"tbull_misp_data_axi4_128_w", 0x03, "misp_m2_data_p1_nsp_128_w", 0x05, 0xc, 0x80, 0x80},
	{"tbull_misp_data_axi4_128_w", 0x03, "misp_m2_data_p1_nsp_128_w", 0x05, 0xd, 0x1000000100, 0x100},
	{"tbull_misp_data_axi4_128_w", 0x03, "misp_m2_data_p1_nsp_128_w", 0x05, 0xe, 0x2000000200, 0x200},
	{"tbunm0_misp_data_axi4_128_r", 0x04, "misp_m2_data_p0_nsp_128_r", 0x02, 0x0, 0x840400000, 0x840400000},
	{"tbunm0_misp_data_axi4_128_r", 0x04, "misp_m2_data_p0_nsp_128_r", 0x02, 0x1, 0x1840400000, 0x840400000},
	{"tbunm0_misp_data_axi4_128_r", 0x04, "misp_m2_data_p0_nsp_128_r", 0x02, 0x2, 0x2840400000, 0x840400000},
	{"tbunm0_misp_data_axi4_128_r", 0x04, "misp_m2_data_p0_nsp_128_r", 0x02, 0x3, 0x840000000, 0x840000000},
	{"tbunm0_misp_data_axi4_128_r", 0x04, "misp_m2_data_p0_nsp_128_r", 0x02, 0x4, 0x1840000000, 0x840000000},
	{"tbunm0_misp_data_axi4_128_r", 0x04, "misp_m2_data_p0_nsp_128_r", 0x02, 0x5, 0x2840000000, 0x840000000},
	{"tbunm0_misp_data_axi4_128_r", 0x04, "misp_m2_data_p0_nsp_128_r", 0x02, 0x6, 0xc0000000, 0xc0000000},
	{"tbunm0_misp_data_axi4_128_r", 0x04, "misp_m2_data_p0_nsp_128_r", 0x02, 0x7, 0x800000000, 0x800000000},
	{"tbunm0_misp_data_axi4_128_r", 0x04, "misp_m2_data_p0_nsp_128_r", 0x02, 0x8, 0x10c0000000, 0xc0000000},
	{"tbunm0_misp_data_axi4_128_r", 0x04, "misp_m2_data_p0_nsp_128_r", 0x02, 0x9, 0x1800000000, 0x800000000},
	{"tbunm0_misp_data_axi4_128_r", 0x04, "misp_m2_data_p0_nsp_128_r", 0x02, 0xa, 0x20c0000000, 0xc0000000},
	{"tbunm0_misp_data_axi4_128_r", 0x04, "misp_m2_data_p0_nsp_128_r", 0x02, 0xb, 0x2800000000, 0x800000000},
	{"tbunm0_misp_data_axi4_128_r", 0x04, "misp_m2_data_p0_nsp_128_r", 0x02, 0xc, 0x0, 0x0},
	{"tbunm0_misp_data_axi4_128_r", 0x04, "misp_m2_data_p0_nsp_128_r", 0x02, 0xd, 0x1000000000, 0x0},
	{"tbunm0_misp_data_axi4_128_r", 0x04, "misp_m2_data_p0_nsp_128_r", 0x02, 0xe, 0x2000000000, 0x0},
	{"tbunm0_misp_data_axi4_128_r", 0x04, "misp_m2_data_p0_nsp_128_r", 0x02, 0xf, 0x0, 0x0},
	{"tbunm0_misp_data_axi4_128_r", 0x04, "misp_m2_data_p1_nsp_128_r", 0x04, 0x0, 0x840400080, 0x840400080},
	{"tbunm0_misp_data_axi4_128_r", 0x04, "misp_m2_data_p1_nsp_128_r", 0x04, 0x1, 0x1840400100, 0x840400100},
	{"tbunm0_misp_data_axi4_128_r", 0x04, "misp_m2_data_p1_nsp_128_r", 0x04, 0x2, 0x2840400200, 0x840400200},
	{"tbunm0_misp_data_axi4_128_r", 0x04, "misp_m2_data_p1_nsp_128_r", 0x04, 0x3, 0x840000080, 0x840000080},
	{"tbunm0_misp_data_axi4_128_r", 0x04, "misp_m2_data_p1_nsp_128_r", 0x04, 0x4, 0x1840000100, 0x840000100},
	{"tbunm0_misp_data_axi4_128_r", 0x04, "misp_m2_data_p1_nsp_128_r", 0x04, 0x5, 0x2840000200, 0x840000200},
	{"tbunm0_misp_data_axi4_128_r", 0x04, "misp_m2_data_p1_nsp_128_r", 0x04, 0x6, 0xc0000080, 0xc0000080},
	{"tbunm0_misp_data_axi4_128_r", 0x04, "misp_m2_data_p1_nsp_128_r", 0x04, 0x7, 0x800000080, 0x800000080},
	{"tbunm0_misp_data_axi4_128_r", 0x04, "misp_m2_data_p1_nsp_128_r", 0x04, 0x8, 0x10c0000100, 0xc0000100},
	{"tbunm0_misp_data_axi4_128_r", 0x04, "misp_m2_data_p1_nsp_128_r", 0x04, 0x9, 0x1800000100, 0x800000100},
	{"tbunm0_misp_data_axi4_128_r", 0x04, "misp_m2_data_p1_nsp_128_r", 0x04, 0xa, 0x20c0000200, 0xc0000200},
	{"tbunm0_misp_data_axi4_128_r", 0x04, "misp_m2_data_p1_nsp_128_r", 0x04, 0xb, 0x2800000200, 0x800000200},
	{"tbunm0_misp_data_axi4_128_r", 0x04, "misp_m2_data_p1_nsp_128_r", 0x04, 0xc, 0x80, 0x80},
	{"tbunm0_misp_data_axi4_128_r", 0x04, "misp_m2_data_p1_nsp_128_r", 0x04, 0xd, 0x1000000100, 0x100},
	{"tbunm0_misp_data_axi4_128_r", 0x04, "misp_m2_data_p1_nsp_128_r", 0x04, 0xe, 0x2000000200, 0x200},
	{"tbunm0_misp_data_axi4_128_w", 0x05, "misp_m2_data_p0_nsp_128_w", 0x03, 0x0, 0x840400000, 0x840400000},
	{"tbunm0_misp_data_axi4_128_w", 0x05, "misp_m2_data_p0_nsp_128_w", 0x03, 0x1, 0x1840400000, 0x840400000},
	{"tbunm0_misp_data_axi4_128_w", 0x05, "misp_m2_data_p0_nsp_128_w", 0x03, 0x2, 0x2840400000, 0x840400000},
	{"tbunm0_misp_data_axi4_128_w", 0x05, "misp_m2_data_p0_nsp_128_w", 0x03, 0x3, 0x840000000, 0x840000000},
	{"tbunm0_misp_data_axi4_128_w", 0x05, "misp_m2_data_p0_nsp_128_w", 0x03, 0x4, 0x1840000000, 0x840000000},
	{"tbunm0_misp_data_axi4_128_w", 0x05, "misp_m2_data_p0_nsp_128_w", 0x03, 0x5, 0x2840000000, 0x840000000},
	{"tbunm0_misp_data_axi4_128_w", 0x05, "misp_m2_data_p0_nsp_128_w", 0x03, 0x6, 0xc0000000, 0xc0000000},
	{"tbunm0_misp_data_axi4_128_w", 0x05, "misp_m2_data_p0_nsp_128_w", 0x03, 0x7, 0x800000000, 0x800000000},
	{"tbunm0_misp_data_axi4_128_w", 0x05, "misp_m2_data_p0_nsp_128_w", 0x03, 0x8, 0x10c0000000, 0xc0000000},
	{"tbunm0_misp_data_axi4_128_w", 0x05, "misp_m2_data_p0_nsp_128_w", 0x03, 0x9, 0x1800000000, 0x800000000},
	{"tbunm0_misp_data_axi4_128_w", 0x05, "misp_m2_data_p0_nsp_128_w", 0x03, 0xa, 0x20c0000000, 0xc0000000},
	{"tbunm0_misp_data_axi4_128_w", 0x05, "misp_m2_data_p0_nsp_128_w", 0x03, 0xb, 0x2800000000, 0x800000000},
	{"tbunm0_misp_data_axi4_128_w", 0x05, "misp_m2_data_p0_nsp_128_w", 0x03, 0xc, 0x0, 0x0},
	{"tbunm0_misp_data_axi4_128_w", 0x05, "misp_m2_data_p0_nsp_128_w", 0x03, 0xd, 0x1000000000, 0x0},
	{"tbunm0_misp_data_axi4_128_w", 0x05, "misp_m2_data_p0_nsp_128_w", 0x03, 0xe, 0x2000000000, 0x0},
	{"tbunm0_misp_data_axi4_128_w", 0x05, "misp_m2_data_p0_nsp_128_w", 0x03, 0xf, 0x0, 0x0},
	{"tbunm0_misp_data_axi4_128_w", 0x05, "misp_m2_data_p1_nsp_128_w", 0x05, 0x0, 0x840400080, 0x840400080},
	{"tbunm0_misp_data_axi4_128_w", 0x05, "misp_m2_data_p1_nsp_128_w", 0x05, 0x1, 0x1840400100, 0x840400100},
	{"tbunm0_misp_data_axi4_128_w", 0x05, "misp_m2_data_p1_nsp_128_w", 0x05, 0x2, 0x2840400200, 0x840400200},
	{"tbunm0_misp_data_axi4_128_w", 0x05, "misp_m2_data_p1_nsp_128_w", 0x05, 0x3, 0x840000080, 0x840000080},
	{"tbunm0_misp_data_axi4_128_w", 0x05, "misp_m2_data_p1_nsp_128_w", 0x05, 0x4, 0x1840000100, 0x840000100},
	{"tbunm0_misp_data_axi4_128_w", 0x05, "misp_m2_data_p1_nsp_128_w", 0x05, 0x5, 0x2840000200, 0x840000200},
	{"tbunm0_misp_data_axi4_128_w", 0x05, "misp_m2_data_p1_nsp_128_w", 0x05, 0x6, 0xc0000080, 0xc0000080},
	{"tbunm0_misp_data_axi4_128_w", 0x05, "misp_m2_data_p1_nsp_128_w", 0x05, 0x7, 0x800000080, 0x800000080},
	{"tbunm0_misp_data_axi4_128_w", 0x05, "misp_m2_data_p1_nsp_128_w", 0x05, 0x8, 0x10c0000100, 0xc0000100},
	{"tbunm0_misp_data_axi4_128_w", 0x05, "misp_m2_data_p1_nsp_128_w", 0x05, 0x9, 0x1800000100, 0x800000100},
	{"tbunm0_misp_data_axi4_128_w", 0x05, "misp_m2_data_p1_nsp_128_w", 0x05, 0xa, 0x20c0000200, 0xc0000200},
	{"tbunm0_misp_data_axi4_128_w", 0x05, "misp_m2_data_p1_nsp_128_w", 0x05, 0xb, 0x2800000200, 0x800000200},
	{"tbunm0_misp_data_axi4_128_w", 0x05, "misp_m2_data_p1_nsp_128_w", 0x05, 0xc, 0x80, 0x80},
	{"tbunm0_misp_data_axi4_128_w", 0x05, "misp_m2_data_p1_nsp_128_w", 0x05, 0xd, 0x1000000100, 0x100},
	{"tbunm0_misp_data_axi4_128_w", 0x05, "misp_m2_data_p1_nsp_128_w", 0x05, 0xe, 0x2000000200, 0x200},
	{"tbunm1_misp_data_axi4_128_r", 0x06, "misp_m2_data_p0_nsp_128_r", 0x02, 0x0, 0x840400000, 0x840400000},
	{"tbunm1_misp_data_axi4_128_r", 0x06, "misp_m2_data_p0_nsp_128_r", 0x02, 0x1, 0x1840400000, 0x840400000},
	{"tbunm1_misp_data_axi4_128_r", 0x06, "misp_m2_data_p0_nsp_128_r", 0x02, 0x2, 0x2840400000, 0x840400000},
	{"tbunm1_misp_data_axi4_128_r", 0x06, "misp_m2_data_p0_nsp_128_r", 0x02, 0x3, 0x840000000, 0x840000000},
	{"tbunm1_misp_data_axi4_128_r", 0x06, "misp_m2_data_p0_nsp_128_r", 0x02, 0x4, 0x1840000000, 0x840000000},
	{"tbunm1_misp_data_axi4_128_r", 0x06, "misp_m2_data_p0_nsp_128_r", 0x02, 0x5, 0x2840000000, 0x840000000},
	{"tbunm1_misp_data_axi4_128_r", 0x06, "misp_m2_data_p0_nsp_128_r", 0x02, 0x6, 0xc0000000, 0xc0000000},
	{"tbunm1_misp_data_axi4_128_r", 0x06, "misp_m2_data_p0_nsp_128_r", 0x02, 0x7, 0x800000000, 0x800000000},
	{"tbunm1_misp_data_axi4_128_r", 0x06, "misp_m2_data_p0_nsp_128_r", 0x02, 0x8, 0x10c0000000, 0xc0000000},
	{"tbunm1_misp_data_axi4_128_r", 0x06, "misp_m2_data_p0_nsp_128_r", 0x02, 0x9, 0x1800000000, 0x800000000},
	{"tbunm1_misp_data_axi4_128_r", 0x06, "misp_m2_data_p0_nsp_128_r", 0x02, 0xa, 0x20c0000000, 0xc0000000},
	{"tbunm1_misp_data_axi4_128_r", 0x06, "misp_m2_data_p0_nsp_128_r", 0x02, 0xb, 0x2800000000, 0x800000000},
	{"tbunm1_misp_data_axi4_128_r", 0x06, "misp_m2_data_p0_nsp_128_r", 0x02, 0xc, 0x0, 0x0},
	{"tbunm1_misp_data_axi4_128_r", 0x06, "misp_m2_data_p0_nsp_128_r", 0x02, 0xd, 0x1000000000, 0x0},
	{"tbunm1_misp_data_axi4_128_r", 0x06, "misp_m2_data_p0_nsp_128_r", 0x02, 0xe, 0x2000000000, 0x0},
	{"tbunm1_misp_data_axi4_128_r", 0x06, "misp_m2_data_p1_nsp_128_r", 0x04, 0x0, 0x840400080, 0x840400080},
	{"tbunm1_misp_data_axi4_128_r", 0x06, "misp_m2_data_p1_nsp_128_r", 0x04, 0x1, 0x1840400100, 0x840400100},
	{"tbunm1_misp_data_axi4_128_r", 0x06, "misp_m2_data_p1_nsp_128_r", 0x04, 0x2, 0x2840400200, 0x840400200},
	{"tbunm1_misp_data_axi4_128_r", 0x06, "misp_m2_data_p1_nsp_128_r", 0x04, 0x3, 0x840000080, 0x840000080},
	{"tbunm1_misp_data_axi4_128_r", 0x06, "misp_m2_data_p1_nsp_128_r", 0x04, 0x4, 0x1840000100, 0x840000100},
	{"tbunm1_misp_data_axi4_128_r", 0x06, "misp_m2_data_p1_nsp_128_r", 0x04, 0x5, 0x2840000200, 0x840000200},
	{"tbunm1_misp_data_axi4_128_r", 0x06, "misp_m2_data_p1_nsp_128_r", 0x04, 0x6, 0xc0000080, 0xc0000080},
	{"tbunm1_misp_data_axi4_128_r", 0x06, "misp_m2_data_p1_nsp_128_r", 0x04, 0x7, 0x800000080, 0x800000080},
	{"tbunm1_misp_data_axi4_128_r", 0x06, "misp_m2_data_p1_nsp_128_r", 0x04, 0x8, 0x10c0000100, 0xc0000100},
	{"tbunm1_misp_data_axi4_128_r", 0x06, "misp_m2_data_p1_nsp_128_r", 0x04, 0x9, 0x1800000100, 0x800000100},
	{"tbunm1_misp_data_axi4_128_r", 0x06, "misp_m2_data_p1_nsp_128_r", 0x04, 0xa, 0x20c0000200, 0xc0000200},
	{"tbunm1_misp_data_axi4_128_r", 0x06, "misp_m2_data_p1_nsp_128_r", 0x04, 0xb, 0x2800000200, 0x800000200},
	{"tbunm1_misp_data_axi4_128_r", 0x06, "misp_m2_data_p1_nsp_128_r", 0x04, 0xc, 0x80, 0x80},
	{"tbunm1_misp_data_axi4_128_r", 0x06, "misp_m2_data_p1_nsp_128_r", 0x04, 0xd, 0x1000000100, 0x100},
	{"tbunm1_misp_data_axi4_128_r", 0x06, "misp_m2_data_p1_nsp_128_r", 0x04, 0xe, 0x2000000200, 0x200},
	{"tbunm1_misp_data_axi4_128_r", 0x06, "misp_m2_data_p1_nsp_128_r", 0x04, 0xf, 0x0, 0x0},
	{"tbunm1_misp_data_axi4_128_w", 0x07, "misp_m2_data_p0_nsp_128_w", 0x03, 0x0, 0x840400000, 0x840400000},
	{"tbunm1_misp_data_axi4_128_w", 0x07, "misp_m2_data_p0_nsp_128_w", 0x03, 0x1, 0x1840400000, 0x840400000},
	{"tbunm1_misp_data_axi4_128_w", 0x07, "misp_m2_data_p0_nsp_128_w", 0x03, 0x2, 0x2840400000, 0x840400000},
	{"tbunm1_misp_data_axi4_128_w", 0x07, "misp_m2_data_p0_nsp_128_w", 0x03, 0x3, 0x840000000, 0x840000000},
	{"tbunm1_misp_data_axi4_128_w", 0x07, "misp_m2_data_p0_nsp_128_w", 0x03, 0x4, 0x1840000000, 0x840000000},
	{"tbunm1_misp_data_axi4_128_w", 0x07, "misp_m2_data_p0_nsp_128_w", 0x03, 0x5, 0x2840000000, 0x840000000},
	{"tbunm1_misp_data_axi4_128_w", 0x07, "misp_m2_data_p0_nsp_128_w", 0x03, 0x6, 0xc0000000, 0xc0000000},
	{"tbunm1_misp_data_axi4_128_w", 0x07, "misp_m2_data_p0_nsp_128_w", 0x03, 0x7, 0x800000000, 0x800000000},
	{"tbunm1_misp_data_axi4_128_w", 0x07, "misp_m2_data_p0_nsp_128_w", 0x03, 0x8, 0x10c0000000, 0xc0000000},
	{"tbunm1_misp_data_axi4_128_w", 0x07, "misp_m2_data_p0_nsp_128_w", 0x03, 0x9, 0x1800000000, 0x800000000},
	{"tbunm1_misp_data_axi4_128_w", 0x07, "misp_m2_data_p0_nsp_128_w", 0x03, 0xa, 0x20c0000000, 0xc0000000},
	{"tbunm1_misp_data_axi4_128_w", 0x07, "misp_m2_data_p0_nsp_128_w", 0x03, 0xb, 0x2800000000, 0x800000000},
	{"tbunm1_misp_data_axi4_128_w", 0x07, "misp_m2_data_p0_nsp_128_w", 0x03, 0xc, 0x0, 0x0},
	{"tbunm1_misp_data_axi4_128_w", 0x07, "misp_m2_data_p0_nsp_128_w", 0x03, 0xd, 0x1000000000, 0x0},
	{"tbunm1_misp_data_axi4_128_w", 0x07, "misp_m2_data_p0_nsp_128_w", 0x03, 0xe, 0x2000000000, 0x0},
	{"tbunm1_misp_data_axi4_128_w", 0x07, "misp_m2_data_p1_nsp_128_w", 0x05, 0x0, 0x840400080, 0x840400080},
	{"tbunm1_misp_data_axi4_128_w", 0x07, "misp_m2_data_p1_nsp_128_w", 0x05, 0x1, 0x1840400100, 0x840400100},
	{"tbunm1_misp_data_axi4_128_w", 0x07, "misp_m2_data_p1_nsp_128_w", 0x05, 0x2, 0x2840400200, 0x840400200},
	{"tbunm1_misp_data_axi4_128_w", 0x07, "misp_m2_data_p1_nsp_128_w", 0x05, 0x3, 0x840000080, 0x840000080},
	{"tbunm1_misp_data_axi4_128_w", 0x07, "misp_m2_data_p1_nsp_128_w", 0x05, 0x4, 0x1840000100, 0x840000100},
	{"tbunm1_misp_data_axi4_128_w", 0x07, "misp_m2_data_p1_nsp_128_w", 0x05, 0x5, 0x2840000200, 0x840000200},
	{"tbunm1_misp_data_axi4_128_w", 0x07, "misp_m2_data_p1_nsp_128_w", 0x05, 0x6, 0xc0000080, 0xc0000080},
	{"tbunm1_misp_data_axi4_128_w", 0x07, "misp_m2_data_p1_nsp_128_w", 0x05, 0x7, 0x800000080, 0x800000080},
	{"tbunm1_misp_data_axi4_128_w", 0x07, "misp_m2_data_p1_nsp_128_w", 0x05, 0x8, 0x10c0000100, 0xc0000100},
	{"tbunm1_misp_data_axi4_128_w", 0x07, "misp_m2_data_p1_nsp_128_w", 0x05, 0x9, 0x1800000100, 0x800000100},
	{"tbunm1_misp_data_axi4_128_w", 0x07, "misp_m2_data_p1_nsp_128_w", 0x05, 0xa, 0x20c0000200, 0xc0000200},
	{"tbunm1_misp_data_axi4_128_w", 0x07, "misp_m2_data_p1_nsp_128_w", 0x05, 0xb, 0x2800000200, 0x800000200},
	{"tbunm1_misp_data_axi4_128_w", 0x07, "misp_m2_data_p1_nsp_128_w", 0x05, 0xc, 0x80, 0x80},
	{"tbunm1_misp_data_axi4_128_w", 0x07, "misp_m2_data_p1_nsp_128_w", 0x05, 0xd, 0x1000000100, 0x100},
	{"tbunm1_misp_data_axi4_128_w", 0x07, "misp_m2_data_p1_nsp_128_w", 0x05, 0xe, 0x2000000200, 0x200},
	{"tbunm1_misp_data_axi4_128_w", 0x07, "misp_m2_data_p1_nsp_128_w", 0x05, 0xf, 0x0, 0x0},
	{"tburt_misp_data_axi4_128_r", 0x08, "misp_m2_data_p0_nsp_128_r", 0x02, 0x0, 0x840400000, 0x840400000},
	{"tburt_misp_data_axi4_128_r", 0x08, "misp_m2_data_p0_nsp_128_r", 0x02, 0x1, 0x1840400000, 0x840400000},
	{"tburt_misp_data_axi4_128_r", 0x08, "misp_m2_data_p0_nsp_128_r", 0x02, 0x2, 0x2840400000, 0x840400000},
	{"tburt_misp_data_axi4_128_r", 0x08, "misp_m2_data_p0_nsp_128_r", 0x02, 0x3, 0x840000000, 0x840000000},
	{"tburt_misp_data_axi4_128_r", 0x08, "misp_m2_data_p0_nsp_128_r", 0x02, 0x4, 0x1840000000, 0x840000000},
	{"tburt_misp_data_axi4_128_r", 0x08, "misp_m2_data_p0_nsp_128_r", 0x02, 0x5, 0x2840000000, 0x840000000},
	{"tburt_misp_data_axi4_128_r", 0x08, "misp_m2_data_p0_nsp_128_r", 0x02, 0x6, 0xc0000000, 0xc0000000},
	{"tburt_misp_data_axi4_128_r", 0x08, "misp_m2_data_p0_nsp_128_r", 0x02, 0x7, 0x800000000, 0x800000000},
	{"tburt_misp_data_axi4_128_r", 0x08, "misp_m2_data_p0_nsp_128_r", 0x02, 0x8, 0x10c0000000, 0xc0000000},
	{"tburt_misp_data_axi4_128_r", 0x08, "misp_m2_data_p0_nsp_128_r", 0x02, 0x9, 0x1800000000, 0x800000000},
	{"tburt_misp_data_axi4_128_r", 0x08, "misp_m2_data_p0_nsp_128_r", 0x02, 0xa, 0x20c0000000, 0xc0000000},
	{"tburt_misp_data_axi4_128_r", 0x08, "misp_m2_data_p0_nsp_128_r", 0x02, 0xb, 0x2800000000, 0x800000000},
	{"tburt_misp_data_axi4_128_r", 0x08, "misp_m2_data_p0_nsp_128_r", 0x02, 0xc, 0x0, 0x0},
	{"tburt_misp_data_axi4_128_r", 0x08, "misp_m2_data_p0_nsp_128_r", 0x02, 0xd, 0x1000000000, 0x0},
	{"tburt_misp_data_axi4_128_r", 0x08, "misp_m2_data_p0_nsp_128_r", 0x02, 0xe, 0x2000000000, 0x0},
	{"tburt_misp_data_axi4_128_r", 0x08, "misp_m2_data_p0_nsp_128_r", 0x02, 0xf, 0x0, 0x0},
	{"tburt_misp_data_axi4_128_r", 0x08, "misp_m2_data_p1_nsp_128_r", 0x04, 0x0, 0x840400080, 0x840400080},
	{"tburt_misp_data_axi4_128_r", 0x08, "misp_m2_data_p1_nsp_128_r", 0x04, 0x1, 0x1840400100, 0x840400100},
	{"tburt_misp_data_axi4_128_r", 0x08, "misp_m2_data_p1_nsp_128_r", 0x04, 0x2, 0x2840400200, 0x840400200},
	{"tburt_misp_data_axi4_128_r", 0x08, "misp_m2_data_p1_nsp_128_r", 0x04, 0x3, 0x840000080, 0x840000080},
	{"tburt_misp_data_axi4_128_r", 0x08, "misp_m2_data_p1_nsp_128_r", 0x04, 0x4, 0x1840000100, 0x840000100},
	{"tburt_misp_data_axi4_128_r", 0x08, "misp_m2_data_p1_nsp_128_r", 0x04, 0x5, 0x2840000200, 0x840000200},
	{"tburt_misp_data_axi4_128_r", 0x08, "misp_m2_data_p1_nsp_128_r", 0x04, 0x6, 0xc0000080, 0xc0000080},
	{"tburt_misp_data_axi4_128_r", 0x08, "misp_m2_data_p1_nsp_128_r", 0x04, 0x7, 0x800000080, 0x800000080},
	{"tburt_misp_data_axi4_128_r", 0x08, "misp_m2_data_p1_nsp_128_r", 0x04, 0x8, 0x10c0000100, 0xc0000100},
	{"tburt_misp_data_axi4_128_r", 0x08, "misp_m2_data_p1_nsp_128_r", 0x04, 0x9, 0x1800000100, 0x800000100},
	{"tburt_misp_data_axi4_128_r", 0x08, "misp_m2_data_p1_nsp_128_r", 0x04, 0xa, 0x20c0000200, 0xc0000200},
	{"tburt_misp_data_axi4_128_r", 0x08, "misp_m2_data_p1_nsp_128_r", 0x04, 0xb, 0x2800000200, 0x800000200},
	{"tburt_misp_data_axi4_128_r", 0x08, "misp_m2_data_p1_nsp_128_r", 0x04, 0xc, 0x80, 0x80},
	{"tburt_misp_data_axi4_128_r", 0x08, "misp_m2_data_p1_nsp_128_r", 0x04, 0xd, 0x1000000100, 0x100},
	{"tburt_misp_data_axi4_128_r", 0x08, "misp_m2_data_p1_nsp_128_r", 0x04, 0xe, 0x2000000200, 0x200},
	{"tburt_misp_data_axi4_128_w", 0x09, "misp_m2_data_p0_nsp_128_w", 0x03, 0x0, 0x840400000, 0x840400000},
	{"tburt_misp_data_axi4_128_w", 0x09, "misp_m2_data_p0_nsp_128_w", 0x03, 0x1, 0x1840400000, 0x840400000},
	{"tburt_misp_data_axi4_128_w", 0x09, "misp_m2_data_p0_nsp_128_w", 0x03, 0x2, 0x2840400000, 0x840400000},
	{"tburt_misp_data_axi4_128_w", 0x09, "misp_m2_data_p0_nsp_128_w", 0x03, 0x3, 0x840000000, 0x840000000},
	{"tburt_misp_data_axi4_128_w", 0x09, "misp_m2_data_p0_nsp_128_w", 0x03, 0x4, 0x1840000000, 0x840000000},
	{"tburt_misp_data_axi4_128_w", 0x09, "misp_m2_data_p0_nsp_128_w", 0x03, 0x5, 0x2840000000, 0x840000000},
	{"tburt_misp_data_axi4_128_w", 0x09, "misp_m2_data_p0_nsp_128_w", 0x03, 0x6, 0xc0000000, 0xc0000000},
	{"tburt_misp_data_axi4_128_w", 0x09, "misp_m2_data_p0_nsp_128_w", 0x03, 0x7, 0x800000000, 0x800000000},
	{"tburt_misp_data_axi4_128_w", 0x09, "misp_m2_data_p0_nsp_128_w", 0x03, 0x8, 0x10c0000000, 0xc0000000},
	{"tburt_misp_data_axi4_128_w", 0x09, "misp_m2_data_p0_nsp_128_w", 0x03, 0x9, 0x1800000000, 0x800000000},
	{"tburt_misp_data_axi4_128_w", 0x09, "misp_m2_data_p0_nsp_128_w", 0x03, 0xa, 0x20c0000000, 0xc0000000},
	{"tburt_misp_data_axi4_128_w", 0x09, "misp_m2_data_p0_nsp_128_w", 0x03, 0xb, 0x2800000000, 0x800000000},
	{"tburt_misp_data_axi4_128_w", 0x09, "misp_m2_data_p0_nsp_128_w", 0x03, 0xc, 0x0, 0x0},
	{"tburt_misp_data_axi4_128_w", 0x09, "misp_m2_data_p0_nsp_128_w", 0x03, 0xd, 0x1000000000, 0x0},
	{"tburt_misp_data_axi4_128_w", 0x09, "misp_m2_data_p0_nsp_128_w", 0x03, 0xe, 0x2000000000, 0x0},
	{"tburt_misp_data_axi4_128_w", 0x09, "misp_m2_data_p0_nsp_128_w", 0x03, 0xf, 0x0, 0x0},
	{"tburt_misp_data_axi4_128_w", 0x09, "misp_m2_data_p1_nsp_128_w", 0x05, 0x0, 0x840400080, 0x840400080},
	{"tburt_misp_data_axi4_128_w", 0x09, "misp_m2_data_p1_nsp_128_w", 0x05, 0x1, 0x1840400100, 0x840400100},
	{"tburt_misp_data_axi4_128_w", 0x09, "misp_m2_data_p1_nsp_128_w", 0x05, 0x2, 0x2840400200, 0x840400200},
	{"tburt_misp_data_axi4_128_w", 0x09, "misp_m2_data_p1_nsp_128_w", 0x05, 0x3, 0x840000080, 0x840000080},
	{"tburt_misp_data_axi4_128_w", 0x09, "misp_m2_data_p1_nsp_128_w", 0x05, 0x4, 0x1840000100, 0x840000100},
	{"tburt_misp_data_axi4_128_w", 0x09, "misp_m2_data_p1_nsp_128_w", 0x05, 0x5, 0x2840000200, 0x840000200},
	{"tburt_misp_data_axi4_128_w", 0x09, "misp_m2_data_p1_nsp_128_w", 0x05, 0x6, 0xc0000080, 0xc0000080},
	{"tburt_misp_data_axi4_128_w", 0x09, "misp_m2_data_p1_nsp_128_w", 0x05, 0x7, 0x800000080, 0x800000080},
	{"tburt_misp_data_axi4_128_w", 0x09, "misp_m2_data_p1_nsp_128_w", 0x05, 0x8, 0x10c0000100, 0xc0000100},
	{"tburt_misp_data_axi4_128_w", 0x09, "misp_m2_data_p1_nsp_128_w", 0x05, 0x9, 0x1800000100, 0x800000100},
	{"tburt_misp_data_axi4_128_w", 0x09, "misp_m2_data_p1_nsp_128_w", 0x05, 0xa, 0x20c0000200, 0xc0000200},
	{"tburt_misp_data_axi4_128_w", 0x09, "misp_m2_data_p1_nsp_128_w", 0x05, 0xb, 0x2800000200, 0x800000200},
	{"tburt_misp_data_axi4_128_w", 0x09, "misp_m2_data_p1_nsp_128_w", 0x05, 0xc, 0x80, 0x80},
	{"tburt_misp_data_axi4_128_w", 0x09, "misp_m2_data_p1_nsp_128_w", 0x05, 0xd, 0x1000000100, 0x100},
	{"tburt_misp_data_axi4_128_w", 0x09, "misp_m2_data_p1_nsp_128_w", 0x05, 0xe, 0x2000000200, 0x200},
};


static const bus_info_t g_bus_info_isp[] = {
	{"be_isp_data_p0_axi4_128_r", 0x0, "isp_tbunm0_data_axi4_128_r", 0x08, 0x0, 0x0, 0x0},
	{"be_isp_data_p0_axi4_128_r", 0x0, "isp_tbunm0_data_axi4_128_r", 0x08, 0x1, 0x8000000000, 0x0},
	{"be_isp_data_p0_axi4_128_r", 0x0, "isp_tbunm0_data_axi4_128_r", 0x08, 0x2, 0x10000000000, 0x0},
	{"be_isp_data_p0_axi4_128_r", 0x0, "isp_tbunm0_data_axi4_128_r", 0x08, 0x3, 0x0, 0x0},
	{"be_isp_data_p0_axi4_128_r", 0x0, "isp_tbunm1_data_axi4_128_r", 0x0A, 0x0, 0x80, 0x80},
	{"be_isp_data_p0_axi4_128_r", 0x0, "isp_tbunm1_data_axi4_128_r", 0x0A, 0x1, 0x8000000100, 0x100},
	{"be_isp_data_p0_axi4_128_r", 0x0, "isp_tbunm1_data_axi4_128_r", 0x0A, 0x2, 0x10000000200, 0x200},
	{"be_isp_data_p0_axi4_128_w", 0x01, "isp_tbunm0_data_axi4_128_w", 0x09, 0x0, 0x0, 0x0},
	{"be_isp_data_p0_axi4_128_w", 0x01, "isp_tbunm0_data_axi4_128_w", 0x09, 0x1, 0x8000000000, 0x0},
	{"be_isp_data_p0_axi4_128_w", 0x01, "isp_tbunm0_data_axi4_128_w", 0x09, 0x2, 0x10000000000, 0x0},
	{"be_isp_data_p0_axi4_128_w", 0x01, "isp_tbunm0_data_axi4_128_w", 0x09, 0x3, 0x0, 0x0},
	{"be_isp_data_p0_axi4_128_w", 0x01, "isp_tbunm1_data_axi4_128_w", 0x0B, 0x0, 0x80, 0x80},
	{"be_isp_data_p0_axi4_128_w", 0x01, "isp_tbunm1_data_axi4_128_w", 0x0B, 0x1, 0x8000000100, 0x100},
	{"be_isp_data_p0_axi4_128_w", 0x01, "isp_tbunm1_data_axi4_128_w", 0x0B, 0x2, 0x10000000200, 0x200},
	{"be_isp_data_p1_axi4_128_r", 0x02, "isp_tbunm0_data_axi4_128_r", 0x08, 0x0, 0x0, 0x0},
	{"be_isp_data_p1_axi4_128_r", 0x02, "isp_tbunm0_data_axi4_128_r", 0x08, 0x1, 0x8000000000, 0x0},
	{"be_isp_data_p1_axi4_128_r", 0x02, "isp_tbunm0_data_axi4_128_r", 0x08, 0x2, 0x10000000000, 0x0},
	{"be_isp_data_p1_axi4_128_r", 0x02, "isp_tbunm0_data_axi4_128_r", 0x08, 0x3, 0x0, 0x0},
	{"be_isp_data_p1_axi4_128_r", 0x02, "isp_tbunm1_data_axi4_128_r", 0x0A, 0x0, 0x80, 0x80},
	{"be_isp_data_p1_axi4_128_r", 0x02, "isp_tbunm1_data_axi4_128_r", 0x0A, 0x1, 0x8000000100, 0x100},
	{"be_isp_data_p1_axi4_128_r", 0x02, "isp_tbunm1_data_axi4_128_r", 0x0A, 0x2, 0x10000000200, 0x200},
	{"be_isp_data_p1_axi4_128_w", 0x03, "isp_tbunm0_data_axi4_128_w", 0x09, 0x0, 0x0, 0x0},
	{"be_isp_data_p1_axi4_128_w", 0x03, "isp_tbunm0_data_axi4_128_w", 0x09, 0x1, 0x8000000000, 0x0},
	{"be_isp_data_p1_axi4_128_w", 0x03, "isp_tbunm0_data_axi4_128_w", 0x09, 0x2, 0x10000000000, 0x0},
	{"be_isp_data_p1_axi4_128_w", 0x03, "isp_tbunm0_data_axi4_128_w", 0x09, 0x3, 0x0, 0x0},
	{"be_isp_data_p1_axi4_128_w", 0x03, "isp_tbunm1_data_axi4_128_w", 0x0B, 0x0, 0x80, 0x80},
	{"be_isp_data_p1_axi4_128_w", 0x03, "isp_tbunm1_data_axi4_128_w", 0x0B, 0x1, 0x8000000100, 0x100},
	{"be_isp_data_p1_axi4_128_w", 0x03, "isp_tbunm1_data_axi4_128_w", 0x0B, 0x2, 0x10000000200, 0x200},
	{"cdma_isp_cfg_axi4_32", 0x04, "isp_cfgisp_cfg_axi4_32", 0x0, 0x0, 0xe5100000, 0xe5100000},
	{"cdma_isp_cfg_axi4_32", 0x04, "isp_csi_cfg_apb4_32", 0x01, 0x0, 0xe6000000, 0xe6000000},
	{"cdma_isp_cfg_axi4_32", 0x04, "isp_dcdr_cfg_apb4_32", 0x02, 0x0, 0xe5000000, 0xe5000000},
	{"cdma_isp_cfg_axi4_32", 0x04, "isp_dcdr_cfg_apb4_32", 0x02, 0x1, 0x0, 0x0},
	{"cdma_isp_data_axi4_128_r", 0x05, "isp_tbull_data_axi4_128_r", 0x06, 0x0, 0x0, 0x0},
	{"cdma_isp_data_axi4_128_r", 0x05, "isp_tbull_data_axi4_128_r", 0x06, 0x1, 0x8000000000, 0x0},
	{"cdma_isp_data_axi4_128_r", 0x05, "isp_tbull_data_axi4_128_r", 0x06, 0x2, 0x10000000000, 0x0},
	{"cdma_isp_data_axi4_128_r", 0x05, "isp_tbull_data_axi4_128_r", 0x06, 0x3, 0x0, 0x0},
	{"cdma_isp_data_axi4_128_w", 0x06, "isp_tbull_data_axi4_128_w", 0x07, 0x0, 0x0, 0x0},
	{"cdma_isp_data_axi4_128_w", 0x06, "isp_tbull_data_axi4_128_w", 0x07, 0x1, 0x8000000000, 0x0},
	{"cdma_isp_data_axi4_128_w", 0x06, "isp_tbull_data_axi4_128_w", 0x07, 0x2, 0x10000000000, 0x0},
	{"cdma_isp_data_axi4_128_w", 0x06, "isp_tbull_data_axi4_128_w", 0x07, 0x3, 0x0, 0x0},
	{"cve_isp_data_axi4_128_r", 0x07, "isp_tbunm0_data_axi4_128_r", 0x08, 0x0, 0x0, 0x0},
	{"cve_isp_data_axi4_128_r", 0x07, "isp_tbunm0_data_axi4_128_r", 0x08, 0x1, 0x8000000000, 0x0},
	{"cve_isp_data_axi4_128_r", 0x07, "isp_tbunm0_data_axi4_128_r", 0x08, 0x2, 0x10000000000, 0x0},
	{"cve_isp_data_axi4_128_r", 0x07, "isp_tbunm0_data_axi4_128_r", 0x08, 0x3, 0x0, 0x0},
	{"cve_isp_data_axi4_128_r", 0x07, "isp_tbunm1_data_axi4_128_r", 0x0A, 0x0, 0x80, 0x80},
	{"cve_isp_data_axi4_128_r", 0x07, "isp_tbunm1_data_axi4_128_r", 0x0A, 0x1, 0x8000000100, 0x100},
	{"cve_isp_data_axi4_128_r", 0x07, "isp_tbunm1_data_axi4_128_r", 0x0A, 0x2, 0x10000000200, 0x200},
	{"cve_isp_data_axi4_128_w", 0x08, "isp_tbunm0_data_axi4_128_w", 0x09, 0x0, 0x0, 0x0},
	{"cve_isp_data_axi4_128_w", 0x08, "isp_tbunm0_data_axi4_128_w", 0x09, 0x1, 0x8000000000, 0x0},
	{"cve_isp_data_axi4_128_w", 0x08, "isp_tbunm0_data_axi4_128_w", 0x09, 0x2, 0x10000000000, 0x0},
	{"cve_isp_data_axi4_128_w", 0x08, "isp_tbunm0_data_axi4_128_w", 0x09, 0x3, 0x0, 0x0},
	{"cve_isp_data_axi4_128_w", 0x08, "isp_tbunm1_data_axi4_128_w", 0x0B, 0x0, 0x80, 0x80},
	{"cve_isp_data_axi4_128_w", 0x08, "isp_tbunm1_data_axi4_128_w", 0x0B, 0x1, 0x8000000100, 0x100},
	{"cve_isp_data_axi4_128_w", 0x08, "isp_tbunm1_data_axi4_128_w", 0x0B, 0x2, 0x10000000200, 0x200},
	{"dma_isp_data_axi4_128_r", 0x09, "isp_tbunm0_data_axi4_128_r", 0x08, 0x0, 0x0, 0x0},
	{"dma_isp_data_axi4_128_r", 0x09, "isp_tbunm0_data_axi4_128_r", 0x08, 0x1, 0x8000000000, 0x0},
	{"dma_isp_data_axi4_128_r", 0x09, "isp_tbunm0_data_axi4_128_r", 0x08, 0x2, 0x10000000000, 0x0},
	{"dma_isp_data_axi4_128_r", 0x09, "isp_tbunm0_data_axi4_128_r", 0x08, 0x3, 0x0, 0x0},
	{"dma_isp_data_axi4_128_r", 0x09, "isp_tbunm1_data_axi4_128_r", 0x0A, 0x0, 0x80, 0x80},
	{"dma_isp_data_axi4_128_r", 0x09, "isp_tbunm1_data_axi4_128_r", 0x0A, 0x1, 0x8000000100, 0x100},
	{"dma_isp_data_axi4_128_r", 0x09, "isp_tbunm1_data_axi4_128_r", 0x0A, 0x2, 0x10000000200, 0x200},
	{"dma_isp_data_axi4_128_w", 0x0a, "isp_tbunm0_data_axi4_128_w", 0x09, 0x0, 0x0, 0x0},
	{"dma_isp_data_axi4_128_w", 0x0a, "isp_tbunm0_data_axi4_128_w", 0x09, 0x1, 0x8000000000, 0x0},
	{"dma_isp_data_axi4_128_w", 0x0a, "isp_tbunm0_data_axi4_128_w", 0x09, 0x2, 0x10000000000, 0x0},
	{"dma_isp_data_axi4_128_w", 0x0a, "isp_tbunm0_data_axi4_128_w", 0x09, 0x3, 0x0, 0x0},
	{"dma_isp_data_axi4_128_w", 0x0a, "isp_tbunm1_data_axi4_128_w", 0x0B, 0x0, 0x80, 0x80},
	{"dma_isp_data_axi4_128_w", 0x0a, "isp_tbunm1_data_axi4_128_w", 0x0B, 0x1, 0x8000000100, 0x100},
	{"dma_isp_data_axi4_128_w", 0x0a, "isp_tbunm1_data_axi4_128_w", 0x0B, 0x2, 0x10000000200, 0x200},
	{"fe_isp_data_p0_axi4_128_r", 0x0B, "isp_tburt_data_axi4_128_r", 0x0C, 0x0, 0x0, 0x0},
	{"fe_isp_data_p0_axi4_128_r", 0x0B, "isp_tburt_data_axi4_128_r", 0x0C, 0x1, 0x8000000000, 0x0},
	{"fe_isp_data_p0_axi4_128_r", 0x0B, "isp_tburt_data_axi4_128_r", 0x0C, 0x2, 0x10000000000, 0x0},
	{"fe_isp_data_p0_axi4_128_r", 0x0B, "isp_tburt_data_axi4_128_r", 0x0C, 0x3, 0x0, 0x0},
	{"fe_isp_data_p0_axi4_128_w", 0x0C, "isp_tburt_data_axi4_128_w", 0x0D, 0x0, 0x0, 0x0},
	{"fe_isp_data_p0_axi4_128_w", 0x0C, "isp_tburt_data_axi4_128_w", 0x0D, 0x1, 0x8000000000, 0x0},
	{"fe_isp_data_p0_axi4_128_w", 0x0C, "isp_tburt_data_axi4_128_w", 0x0D, 0x2, 0x10000000000, 0x0},
	{"fe_isp_data_p0_axi4_128_w", 0x0C, "isp_tburt_data_axi4_128_w", 0x0D, 0x3, 0x0, 0x0},
	{"fe_isp_data_p1_axi4_128", 0x0D, "isp_tburt_data_axi4_128_w", 0x0D, 0x0, 0x0, 0x0},
	{"fe_isp_data_p1_axi4_128", 0x0D, "isp_tburt_data_axi4_128_w", 0x0D, 0x1, 0x8000000000, 0x0},
	{"fe_isp_data_p1_axi4_128", 0x0D, "isp_tburt_data_axi4_128_w", 0x0D, 0x2, 0x10000000000, 0x0},
	{"fe_isp_data_p1_axi4_128", 0x0D, "isp_tburt_data_axi4_128_w", 0x0D, 0x3, 0x0, 0x0},
	{"fe_isp_data_p2_axi4_128", 0x0E, "isp_tburt_data_axi4_128_w", 0x0D, 0x0, 0x0, 0x0},
	{"fe_isp_data_p2_axi4_128", 0x0E, "isp_tburt_data_axi4_128_w", 0x0D, 0x1, 0x8000000000, 0x0},
	{"fe_isp_data_p2_axi4_128", 0x0E, "isp_tburt_data_axi4_128_w", 0x0D, 0x2, 0x10000000000, 0x0},
	{"fe_isp_data_p2_axi4_128", 0x0E, "isp_tburt_data_axi4_128_w", 0x0D, 0x3, 0x0, 0x0},
	{"fe_isp_data_p3_axi4_128", 0x0F, "isp_tburt_data_axi4_128_w", 0x0D, 0x0, 0x0, 0x0},
	{"fe_isp_data_p3_axi4_128", 0x0F, "isp_tburt_data_axi4_128_w", 0x0D, 0x1, 0x8000000000, 0x0},
	{"fe_isp_data_p3_axi4_128", 0x0F, "isp_tburt_data_axi4_128_w", 0x0D, 0x2, 0x10000000000, 0x0},
	{"fe_isp_data_p3_axi4_128", 0x0F, "isp_tburt_data_axi4_128_w", 0x0D, 0x3, 0x0, 0x0},
	{"mcu_isp_cfg_axi4_32", 0x10, "isp_cfgisp_cfg_axi4_32", 0x0, 0x0, 0xe5100000, 0xe5100000},
	{"mcu_isp_cfg_axi4_32", 0x10, "isp_csi_cfg_apb4_32", 0x01, 0x0, 0xe6000000, 0xe6000000},
	{"mcu_isp_cfg_axi4_32", 0x10, "isp_dcdr_cfg_apb4_32", 0x02, 0x0, 0xe5000000, 0xe5000000},
	{"mcu_isp_cfg_axi4_32", 0x10, "isp_dcdr_cfg_apb4_32", 0x02, 0x1, 0x0, 0x0},
	{"mcu_isp_cfg_axi4_32", 0x10, "isp_misp_cfg_nsp_32", 0x04, 0x0, 0xc0000000, 0xc0000000},
	{"mcu_isp_data_axi4_128_r", 0x11, "isp_tbull_data_axi4_128_r", 0x06, 0x0, 0x0, 0x0},
	{"mcu_isp_data_axi4_128_r", 0x11, "isp_tbull_data_axi4_128_r", 0x06, 0x1, 0x8000000000, 0x0},
	{"mcu_isp_data_axi4_128_r", 0x11, "isp_tbull_data_axi4_128_r", 0x06, 0x2, 0x10000000000, 0x0},
	{"mcu_isp_data_axi4_128_r", 0x11, "isp_tbull_data_axi4_128_r", 0x06, 0x3, 0x0, 0x0},
	{"mcu_isp_data_axi4_128_w", 0x12, "isp_tbull_data_axi4_128_w", 0x07, 0x0, 0x0, 0x0},
	{"mcu_isp_data_axi4_128_w", 0x12, "isp_tbull_data_axi4_128_w", 0x07, 0x1, 0x8000000000, 0x0},
	{"mcu_isp_data_axi4_128_w", 0x12, "isp_tbull_data_axi4_128_w", 0x07, 0x2, 0x10000000000, 0x0},
	{"mcu_isp_data_axi4_128_w", 0x12, "isp_tbull_data_axi4_128_w", 0x07, 0x3, 0x0, 0x0},
	{"misp_isp_cfg_nsp_32", 0x13, "isp_cfgisp_cfg_axi4_32", 0x0, 0x0, 0xe5100000, 0xe5100000},
	{"misp_isp_cfg_nsp_32", 0x13, "isp_dcdr_cfg_apb4_32", 0x02, 0x0, 0xe5000000, 0xe5000000},
	{"misp_isp_cfg_nsp_32", 0x13, "isp_mcu_cfg_axi4_32", 0x03, 0x0, 0xe5080000, 0xe5080000},
	{"misp_isp_cfg_nsp_32", 0x13, "isp_mcu_cfg_axi4_32", 0x03, 0x1, 0xe5a00000, 0xe5a00000},
	{"misp_isp_cfg_nsp_32", 0x13, "isp_reg", 0x05, 0x0, 0xe5200000, 0x0},
	{"misp_isp_cfg_nsp_32", 0x13, "isp_reg", 0x05, 0x1, 0x0, 0x0},
	{"pe_isp_data_axi4_128_r", 0x14, "isp_tbunm0_data_axi4_128_r", 0x08, 0x0, 0x0, 0x0},
	{"pe_isp_data_axi4_128_r", 0x14, "isp_tbunm0_data_axi4_128_r", 0x08, 0x1, 0x8000000000, 0x0},
	{"pe_isp_data_axi4_128_r", 0x14, "isp_tbunm0_data_axi4_128_r", 0x08, 0x2, 0x10000000000, 0x0},
	{"pe_isp_data_axi4_128_r", 0x14, "isp_tbunm0_data_axi4_128_r", 0x08, 0x3, 0x0, 0x0},
	{"pe_isp_data_axi4_128_r", 0x14, "isp_tbunm1_data_axi4_128_r", 0x0A, 0x0, 0x80, 0x80},
	{"pe_isp_data_axi4_128_r", 0x14, "isp_tbunm1_data_axi4_128_r", 0x0A, 0x1, 0x8000000100, 0x100},
	{"pe_isp_data_axi4_128_r", 0x14, "isp_tbunm1_data_axi4_128_r", 0x0A, 0x2, 0x10000000200, 0x200},
	{"pe_isp_data_axi4_128_w", 0x15, "isp_tbunm0_data_axi4_128_w", 0x09, 0x0, 0x0, 0x0},
	{"pe_isp_data_axi4_128_w", 0x15, "isp_tbunm0_data_axi4_128_w", 0x09, 0x1, 0x8000000000, 0x0},
	{"pe_isp_data_axi4_128_w", 0x15, "isp_tbunm0_data_axi4_128_w", 0x09, 0x2, 0x10000000000, 0x0},
	{"pe_isp_data_axi4_128_w", 0x15, "isp_tbunm0_data_axi4_128_w", 0x09, 0x3, 0x0, 0x0},
	{"pe_isp_data_axi4_128_w", 0x15, "isp_tbunm1_data_axi4_128_w", 0x0B, 0x0, 0x80, 0x80},
	{"pe_isp_data_axi4_128_w", 0x15, "isp_tbunm1_data_axi4_128_w", 0x0B, 0x1, 0x8000000100, 0x100},
	{"pe_isp_data_axi4_128_w", 0x15, "isp_tbunm1_data_axi4_128_w", 0x0B, 0x2, 0x10000000200, 0x200},
};

static const bus_info_t g_bus_info_media1[] = {
	{"disp_m1_data_p0_nsp_128_r", 0x0, "m1_main_data_p0_nsp_128_r", 0x02, 0x0, 0xc0000000, 0xc0000000},
	{"disp_m1_data_p0_nsp_128_r", 0x0, "m1_main_data_p0_nsp_128_r", 0x02, 0x1, 0x800000000, 0x800000000},
	{"disp_m1_data_p0_nsp_128_r", 0x0, "m1_main_data_p0_nsp_128_r", 0x02, 0x2, 0x10c0000000, 0xc0000000},
	{"disp_m1_data_p0_nsp_128_r", 0x0, "m1_main_data_p0_nsp_128_r", 0x02, 0x3, 0x1800000000, 0x800000000},
	{"disp_m1_data_p0_nsp_128_r", 0x0, "m1_main_data_p0_nsp_128_r", 0x02, 0x4, 0x20c0000000, 0xc0000000},
	{"disp_m1_data_p0_nsp_128_r", 0x0, "m1_main_data_p0_nsp_128_r", 0x02, 0x5, 0x2800000000, 0x800000000},
	{"disp_m1_data_p0_nsp_128_r", 0x0, "m1_main_data_p0_nsp_128_r", 0x02, 0x6, 0x0, 0x0},
	{"disp_m1_data_p0_nsp_128_r", 0x0, "m1_main_data_p0_nsp_128_r", 0x02, 0x7, 0x1000000000, 0x0},
	{"disp_m1_data_p0_nsp_128_r", 0x0, "m1_main_data_p0_nsp_128_r", 0x02, 0x8, 0x2000000000, 0x0},
	{"disp_m1_data_p0_nsp_128_r", 0x0, "m1_main_data_p0_nsp_128_r", 0x02, 0x9, 0x0, 0x0},
	{"disp_m1_data_p0_nsp_128_r", 0x0, "m1_npu_data_axi4_128_r", 0x06, 0x0, 0x840400000, 0x840400000},
	{"disp_m1_data_p0_nsp_128_r", 0x0, "m1_npu_data_axi4_128_r", 0x06, 0x1, 0x1840400000, 0x840400000},
	{"disp_m1_data_p0_nsp_128_r", 0x0, "m1_npu_data_axi4_128_r", 0x06, 0x2, 0x2840400000, 0x840400000},
	{"disp_m1_data_p0_nsp_128_r", 0x0, "m1_npu_data_axi4_128_r", 0x06, 0x3, 0x840000000, 0x840000000},
	{"disp_m1_data_p0_nsp_128_r", 0x0, "m1_npu_data_axi4_128_r", 0x06, 0x4, 0x1840000000, 0x840000000},
	{"disp_m1_data_p0_nsp_128_r", 0x0, "m1_npu_data_axi4_128_r", 0x06, 0x5, 0x2840000000, 0x840000000},
	{"disp_m1_data_p0_nsp_128_w", 0x01, "m1_main_data_p0_nsp_128_w", 0x03, 0x0, 0xc0000000, 0xc0000000},
	{"disp_m1_data_p0_nsp_128_w", 0x01, "m1_main_data_p0_nsp_128_w", 0x03, 0x1, 0x800000000, 0x800000000},
	{"disp_m1_data_p0_nsp_128_w", 0x01, "m1_main_data_p0_nsp_128_w", 0x03, 0x2, 0x10c0000000, 0xc0000000},
	{"disp_m1_data_p0_nsp_128_w", 0x01, "m1_main_data_p0_nsp_128_w", 0x03, 0x3, 0x1800000000, 0x800000000},
	{"disp_m1_data_p0_nsp_128_w", 0x01, "m1_main_data_p0_nsp_128_w", 0x03, 0x4, 0x20c0000000, 0xc0000000},
	{"disp_m1_data_p0_nsp_128_w", 0x01, "m1_main_data_p0_nsp_128_w", 0x03, 0x5, 0x2800000000, 0x800000000},
	{"disp_m1_data_p0_nsp_128_w", 0x01, "m1_main_data_p0_nsp_128_w", 0x03, 0x6, 0x0, 0x0},
	{"disp_m1_data_p0_nsp_128_w", 0x01, "m1_main_data_p0_nsp_128_w", 0x03, 0x7, 0x1000000000, 0x0},
	{"disp_m1_data_p0_nsp_128_w", 0x01, "m1_main_data_p0_nsp_128_w", 0x03, 0x8, 0x2000000000, 0x0},
	{"disp_m1_data_p0_nsp_128_w", 0x01, "m1_main_data_p0_nsp_128_w", 0x03, 0x9, 0x0, 0x0},
	{"disp_m1_data_p0_nsp_128_w", 0x01, "m1_npu_data_axi4_128_w", 0x07, 0x0, 0x840400000, 0x840400000},
	{"disp_m1_data_p0_nsp_128_w", 0x01, "m1_npu_data_axi4_128_w", 0x07, 0x1, 0x1840400000, 0x840400000},
	{"disp_m1_data_p0_nsp_128_w", 0x01, "m1_npu_data_axi4_128_w", 0x07, 0x2, 0x2840400000, 0x840400000},
	{"disp_m1_data_p0_nsp_128_w", 0x01, "m1_npu_data_axi4_128_w", 0x07, 0x3, 0x840000000, 0x840000000},
	{"disp_m1_data_p0_nsp_128_w", 0x01, "m1_npu_data_axi4_128_w", 0x07, 0x4, 0x1840000000, 0x840000000},
	{"disp_m1_data_p0_nsp_128_w", 0x01, "m1_npu_data_axi4_128_w", 0x07, 0x5, 0x2840000000, 0x840000000},
	{"disp_m1_data_p1_nsp_128_r", 0x02, "m1_main_data_p1_nsp_128_r", 0x04, 0x0, 0xc0000080, 0xc0000080},
	{"disp_m1_data_p1_nsp_128_r", 0x02, "m1_main_data_p1_nsp_128_r", 0x04, 0x1, 0x800000080, 0x800000080},
	{"disp_m1_data_p1_nsp_128_r", 0x02, "m1_main_data_p1_nsp_128_r", 0x04, 0x2, 0x10c0000100, 0xc0000100},
	{"disp_m1_data_p1_nsp_128_r", 0x02, "m1_main_data_p1_nsp_128_r", 0x04, 0x3, 0x1800000100, 0x800000100},
	{"disp_m1_data_p1_nsp_128_r", 0x02, "m1_main_data_p1_nsp_128_r", 0x04, 0x4, 0x20c0000200, 0xc0000200},
	{"disp_m1_data_p1_nsp_128_r", 0x02, "m1_main_data_p1_nsp_128_r", 0x04, 0x5, 0x2800000200, 0x800000200},
	{"disp_m1_data_p1_nsp_128_r", 0x02, "m1_main_data_p1_nsp_128_r", 0x04, 0x6, 0x80, 0x80},
	{"disp_m1_data_p1_nsp_128_r", 0x02, "m1_main_data_p1_nsp_128_r", 0x04, 0x7, 0x1000000100, 0x100},
	{"disp_m1_data_p1_nsp_128_r", 0x02, "m1_main_data_p1_nsp_128_r", 0x04, 0x8, 0x2000000200, 0x200},
	{"disp_m1_data_p1_nsp_128_r", 0x02, "m1_main_data_p1_nsp_128_r", 0x04, 0x9, 0x0, 0x0},
	{"disp_m1_data_p1_nsp_128_w", 0x03, "m1_main_data_p1_nsp_128_w", 0x05, 0x0, 0xc0000080, 0xc0000080},
	{"disp_m1_data_p1_nsp_128_w", 0x03, "m1_main_data_p1_nsp_128_w", 0x05, 0x1, 0x800000080, 0x800000080},
	{"disp_m1_data_p1_nsp_128_w", 0x03, "m1_main_data_p1_nsp_128_w", 0x05, 0x2, 0x10c0000100, 0xc0000100},
	{"disp_m1_data_p1_nsp_128_w", 0x03, "m1_main_data_p1_nsp_128_w", 0x05, 0x3, 0x1800000100, 0x800000100},
	{"disp_m1_data_p1_nsp_128_w", 0x03, "m1_main_data_p1_nsp_128_w", 0x05, 0x4, 0x20c0000200, 0xc0000200},
	{"disp_m1_data_p1_nsp_128_w", 0x03, "m1_main_data_p1_nsp_128_w", 0x05, 0x5, 0x2800000200, 0x800000200},
	{"disp_m1_data_p1_nsp_128_w", 0x03, "m1_main_data_p1_nsp_128_w", 0x05, 0x6, 0x80, 0x80},
	{"disp_m1_data_p1_nsp_128_w", 0x03, "m1_main_data_p1_nsp_128_w", 0x05, 0x7, 0x1000000100, 0x100},
	{"disp_m1_data_p1_nsp_128_w", 0x03, "m1_main_data_p1_nsp_128_w", 0x05, 0x8, 0x2000000200, 0x200},
	{"disp_m1_data_p1_nsp_128_w", 0x03, "m1_main_data_p1_nsp_128_w", 0x05, 0x9, 0x0, 0x0},
	{"syscfg2m1_cfg_apb4_32", 0x04, "m1_dcdr_cfg_apb4_32", 0x0, 0x0, 0xe7a00000, 0xe7a00000},
	{"syscfg2m1_cfg_apb4_32", 0x04, "m1_dcdr_cfg_apb4_32", 0x0, 0x1, 0xe7800000, 0xe7800000},
	{"syscfg2m1_cfg_apb4_32", 0x04, "m1_disp_cfg_nsp_32", 0x01, 0x0, 0xe7000000, 0xe7000000},
	{"syscfg2m1_cfg_apb4_32", 0x04, "m1_reg", 0x08, 0x0, 0xe7b00000, 0x0},
	{"syscfg2m1_cfg_apb4_32", 0x04, "m1_reg", 0x08, 0x1, 0x0, 0x0},
	{"syscfg2m1_cfg_apb4_32", 0x04, "m1_vdec_cfg_nsp_32", 0x09, 0x0, 0xe7400000, 0xe7400000},
	{"tcu_m1_data_axi4_128_r", 0x05, "m1_main_data_p0_nsp_128_r", 0x02, 0x0, 0xc0000000, 0xc0000000},
	{"tcu_m1_data_axi4_128_r", 0x05, "m1_main_data_p0_nsp_128_r", 0x02, 0x1, 0x800000000, 0x800000000},
	{"tcu_m1_data_axi4_128_r", 0x05, "m1_main_data_p0_nsp_128_r", 0x02, 0x2, 0x10c0000000, 0xc0000000},
	{"tcu_m1_data_axi4_128_r", 0x05, "m1_main_data_p0_nsp_128_r", 0x02, 0x3, 0x1800000000, 0x800000000},
	{"tcu_m1_data_axi4_128_r", 0x05, "m1_main_data_p0_nsp_128_r", 0x02, 0x4, 0x20c0000000, 0xc0000000},
	{"tcu_m1_data_axi4_128_r", 0x05, "m1_main_data_p0_nsp_128_r", 0x02, 0x5, 0x2800000000, 0x800000000},
	{"tcu_m1_data_axi4_128_r", 0x05, "m1_main_data_p0_nsp_128_r", 0x02, 0x6, 0x0, 0x0},
	{"tcu_m1_data_axi4_128_r", 0x05, "m1_main_data_p0_nsp_128_r", 0x02, 0x7, 0x1000000000, 0x0},
	{"tcu_m1_data_axi4_128_r", 0x05, "m1_main_data_p0_nsp_128_r", 0x02, 0x8, 0x2000000000, 0x0},
	{"tcu_m1_data_axi4_128_r", 0x05, "m1_main_data_p0_nsp_128_r", 0x02, 0x9, 0x0, 0x0},
	{"tcu_m1_data_axi4_128_r", 0x05, "m1_main_data_p1_nsp_128_r", 0x04, 0x0, 0xc0000080, 0xc0000080},
	{"tcu_m1_data_axi4_128_r", 0x05, "m1_main_data_p1_nsp_128_r", 0x04, 0x1, 0x800000080, 0x800000080},
	{"tcu_m1_data_axi4_128_r", 0x05, "m1_main_data_p1_nsp_128_r", 0x04, 0x2, 0x10c0000100, 0xc0000100},
	{"tcu_m1_data_axi4_128_r", 0x05, "m1_main_data_p1_nsp_128_r", 0x04, 0x3, 0x1800000100, 0x800000100},
	{"tcu_m1_data_axi4_128_r", 0x05, "m1_main_data_p1_nsp_128_r", 0x04, 0x4, 0x20c0000200, 0xc0000200},
	{"tcu_m1_data_axi4_128_r", 0x05, "m1_main_data_p1_nsp_128_r", 0x04, 0x5, 0x2800000200, 0x800000200},
	{"tcu_m1_data_axi4_128_r", 0x05, "m1_main_data_p1_nsp_128_r", 0x04, 0x6, 0x80, 0x80},
	{"tcu_m1_data_axi4_128_r", 0x05, "m1_main_data_p1_nsp_128_r", 0x04, 0x7, 0x1000000100, 0x100},
	{"tcu_m1_data_axi4_128_r", 0x05, "m1_main_data_p1_nsp_128_r", 0x04, 0x8, 0x2000000200, 0x200},
	{"tcu_m1_data_axi4_128_w", 0x06, "m1_main_data_p0_nsp_128_w", 0x03, 0x0, 0xc0000000, 0xc0000000},
	{"tcu_m1_data_axi4_128_w", 0x06, "m1_main_data_p0_nsp_128_w", 0x03, 0x1, 0x800000000, 0x800000000},
	{"tcu_m1_data_axi4_128_w", 0x06, "m1_main_data_p0_nsp_128_w", 0x03, 0x2, 0x10c0000000, 0xc0000000},
	{"tcu_m1_data_axi4_128_w", 0x06, "m1_main_data_p0_nsp_128_w", 0x03, 0x3, 0x1800000000, 0x800000000},
	{"tcu_m1_data_axi4_128_w", 0x06, "m1_main_data_p0_nsp_128_w", 0x03, 0x4, 0x20c0000000, 0xc0000000},
	{"tcu_m1_data_axi4_128_w", 0x06, "m1_main_data_p0_nsp_128_w", 0x03, 0x5, 0x2800000000, 0x800000000},
	{"tcu_m1_data_axi4_128_w", 0x06, "m1_main_data_p0_nsp_128_w", 0x03, 0x6, 0x0, 0x0},
	{"tcu_m1_data_axi4_128_w", 0x06, "m1_main_data_p0_nsp_128_w", 0x03, 0x7, 0x1000000000, 0x0},
	{"tcu_m1_data_axi4_128_w", 0x06, "m1_main_data_p0_nsp_128_w", 0x03, 0x8, 0x2000000000, 0x0},
	{"tcu_m1_data_axi4_128_w", 0x06, "m1_main_data_p0_nsp_128_w", 0x03, 0x9, 0x0, 0x0},
	{"tcu_m1_data_axi4_128_w", 0x06, "m1_main_data_p1_nsp_128_w", 0x05, 0x0, 0xc0000080, 0xc0000080},
	{"tcu_m1_data_axi4_128_w", 0x06, "m1_main_data_p1_nsp_128_w", 0x05, 0x1, 0x800000080, 0x800000080},
	{"tcu_m1_data_axi4_128_w", 0x06, "m1_main_data_p1_nsp_128_w", 0x05, 0x2, 0x10c0000100, 0xc0000100},
	{"tcu_m1_data_axi4_128_w", 0x06, "m1_main_data_p1_nsp_128_w", 0x05, 0x3, 0x1800000100, 0x800000100},
	{"tcu_m1_data_axi4_128_w", 0x06, "m1_main_data_p1_nsp_128_w", 0x05, 0x4, 0x20c0000200, 0xc0000200},
	{"tcu_m1_data_axi4_128_w", 0x06, "m1_main_data_p1_nsp_128_w", 0x05, 0x5, 0x2800000200, 0x800000200},
	{"tcu_m1_data_axi4_128_w", 0x06, "m1_main_data_p1_nsp_128_w", 0x05, 0x6, 0x80, 0x80},
	{"tcu_m1_data_axi4_128_w", 0x06, "m1_main_data_p1_nsp_128_w", 0x05, 0x7, 0x1000000100, 0x100},
	{"tcu_m1_data_axi4_128_w", 0x06, "m1_main_data_p1_nsp_128_w", 0x05, 0x8, 0x2000000200, 0x200},
	{"vdec_m1_data_nsp_128_r", 0x07, "m1_main_data_p0_nsp_128_r", 0x02, 0x0, 0xc0000000, 0xc0000000},
	{"vdec_m1_data_nsp_128_r", 0x07, "m1_main_data_p0_nsp_128_r", 0x02, 0x1, 0x800000000, 0x800000000},
	{"vdec_m1_data_nsp_128_r", 0x07, "m1_main_data_p0_nsp_128_r", 0x02, 0x2, 0x10c0000000, 0xc0000000},
	{"vdec_m1_data_nsp_128_r", 0x07, "m1_main_data_p0_nsp_128_r", 0x02, 0x3, 0x1800000000, 0x800000000},
	{"vdec_m1_data_nsp_128_r", 0x07, "m1_main_data_p0_nsp_128_r", 0x02, 0x4, 0x20c0000000, 0xc0000000},
	{"vdec_m1_data_nsp_128_r", 0x07, "m1_main_data_p0_nsp_128_r", 0x02, 0x5, 0x2800000000, 0x800000000},
	{"vdec_m1_data_nsp_128_r", 0x07, "m1_main_data_p0_nsp_128_r", 0x02, 0x6, 0x0, 0x0},
	{"vdec_m1_data_nsp_128_r", 0x07, "m1_main_data_p0_nsp_128_r", 0x02, 0x7, 0x1000000000, 0x0},
	{"vdec_m1_data_nsp_128_r", 0x07, "m1_main_data_p0_nsp_128_r", 0x02, 0x8, 0x2000000000, 0x0},
	{"vdec_m1_data_nsp_128_r", 0x07, "m1_main_data_p0_nsp_128_r", 0x02, 0x9, 0x0, 0x0},
	{"vdec_m1_data_nsp_128_r", 0x07, "m1_main_data_p1_nsp_128_r", 0x04, 0x0, 0xc0000080, 0xc0000080},
	{"vdec_m1_data_nsp_128_r", 0x07, "m1_main_data_p1_nsp_128_r", 0x04, 0x1, 0x800000080, 0x800000080},
	{"vdec_m1_data_nsp_128_r", 0x07, "m1_main_data_p1_nsp_128_r", 0x04, 0x2, 0x10c0000100, 0xc0000100},
	{"vdec_m1_data_nsp_128_r", 0x07, "m1_main_data_p1_nsp_128_r", 0x04, 0x3, 0x1800000100, 0x800000100},
	{"vdec_m1_data_nsp_128_r", 0x07, "m1_main_data_p1_nsp_128_r", 0x04, 0x4, 0x20c0000200, 0xc0000200},
	{"vdec_m1_data_nsp_128_r", 0x07, "m1_main_data_p1_nsp_128_r", 0x04, 0x5, 0x2800000200, 0x800000200},
	{"vdec_m1_data_nsp_128_r", 0x07, "m1_main_data_p1_nsp_128_r", 0x04, 0x6, 0x80, 0x80},
	{"vdec_m1_data_nsp_128_r", 0x07, "m1_main_data_p1_nsp_128_r", 0x04, 0x7, 0x1000000100, 0x100},
	{"vdec_m1_data_nsp_128_r", 0x07, "m1_main_data_p1_nsp_128_r", 0x04, 0x8, 0x2000000200, 0x200},
	{"vdec_m1_data_nsp_128_w", 0x08, "m1_main_data_p0_nsp_128_w", 0x03, 0x0, 0xc0000000, 0xc0000000},
	{"vdec_m1_data_nsp_128_w", 0x08, "m1_main_data_p0_nsp_128_w", 0x03, 0x1, 0x800000000, 0x800000000},
	{"vdec_m1_data_nsp_128_w", 0x08, "m1_main_data_p0_nsp_128_w", 0x03, 0x2, 0x10c0000000, 0xc0000000},
	{"vdec_m1_data_nsp_128_w", 0x08, "m1_main_data_p0_nsp_128_w", 0x03, 0x3, 0x1800000000, 0x800000000},
	{"vdec_m1_data_nsp_128_w", 0x08, "m1_main_data_p0_nsp_128_w", 0x03, 0x4, 0x20c0000000, 0xc0000000},
	{"vdec_m1_data_nsp_128_w", 0x08, "m1_main_data_p0_nsp_128_w", 0x03, 0x5, 0x2800000000, 0x800000000},
	{"vdec_m1_data_nsp_128_w", 0x08, "m1_main_data_p0_nsp_128_w", 0x03, 0x6, 0x0, 0x0},
	{"vdec_m1_data_nsp_128_w", 0x08, "m1_main_data_p0_nsp_128_w", 0x03, 0x7, 0x1000000000, 0x0},
	{"vdec_m1_data_nsp_128_w", 0x08, "m1_main_data_p0_nsp_128_w", 0x03, 0x8, 0x2000000000, 0x0},
	{"vdec_m1_data_nsp_128_w", 0x08, "m1_main_data_p0_nsp_128_w", 0x03, 0x9, 0x0, 0x0},
	{"vdec_m1_data_nsp_128_w", 0x08, "m1_main_data_p1_nsp_128_w", 0x05, 0x0, 0xc0000080, 0xc0000080},
	{"vdec_m1_data_nsp_128_w", 0x08, "m1_main_data_p1_nsp_128_w", 0x05, 0x1, 0x800000080, 0x800000080},
	{"vdec_m1_data_nsp_128_w", 0x08, "m1_main_data_p1_nsp_128_w", 0x05, 0x2, 0x10c0000100, 0xc0000100},
	{"vdec_m1_data_nsp_128_w", 0x08, "m1_main_data_p1_nsp_128_w", 0x05, 0x3, 0x1800000100, 0x800000100},
	{"vdec_m1_data_nsp_128_w", 0x08, "m1_main_data_p1_nsp_128_w", 0x05, 0x4, 0x20c0000200, 0xc0000200},
	{"vdec_m1_data_nsp_128_w", 0x08, "m1_main_data_p1_nsp_128_w", 0x05, 0x5, 0x2800000200, 0x800000200},
	{"vdec_m1_data_nsp_128_w", 0x08, "m1_main_data_p1_nsp_128_w", 0x05, 0x6, 0x80, 0x80},
	{"vdec_m1_data_nsp_128_w", 0x08, "m1_main_data_p1_nsp_128_w", 0x05, 0x7, 0x1000000100, 0x100},
	{"vdec_m1_data_nsp_128_w", 0x08, "m1_main_data_p1_nsp_128_w", 0x05, 0x8, 0x2000000200, 0x200},
};

static const bus_info_t g_bus_info_vdec[] = {
	{"m1_vdec_cfg_nsp_32", 0x0, "vdec_cfg_apb3_32", 0x0, 0x0, 0xe7400000, 0xe7400000},
	{"m1_vdec_cfg_nsp_32", 0x0, "vdec_reg", 0x03, 0x0, 0xe7480000, 0x0},
	{"m1_vdec_cfg_nsp_32", 0x0, "vdec_reg", 0x03, 0x1, 0x0, 0x0},
	{"vdec_data_axi4_128_r", 0x01, "vdec_m1_data_nsp_128_r", 0x01, 0x0, 0xc0000000, 0xc0000000},
	{"vdec_data_axi4_128_r", 0x01, "vdec_m1_data_nsp_128_r", 0x01, 0x1, 0x800000000, 0x800000000},
	{"vdec_data_axi4_128_r", 0x01, "vdec_m1_data_nsp_128_r", 0x01, 0x2, 0x0, 0x0},
	{"vdec_data_axi4_128_r", 0x01, "vdec_m1_data_nsp_128_r", 0x01, 0x3, 0x0, 0x0},
	{"vdec_data_axi4_128_w", 0x02, "vdec_m1_data_nsp_128_w", 0x02, 0x0, 0xc0000000, 0xc0000000},
	{"vdec_data_axi4_128_w", 0x02, "vdec_m1_data_nsp_128_w", 0x02, 0x1, 0x800000000, 0x800000000},
	{"vdec_data_axi4_128_w", 0x02, "vdec_m1_data_nsp_128_w", 0x02, 0x2, 0x0, 0x0},
	{"vdec_data_axi4_128_w", 0x02, "vdec_m1_data_nsp_128_w", 0x02, 0x3, 0x0, 0x0},
};

static const bus_info_t g_bus_info_disp[] = {
	{"dpu_disp_data_p0_axi4_128", 0x0, "disp_m1_data_p0_nsp_128_r", 0x01, 0x0, 0x840400000, 0x840400000},
	{"dpu_disp_data_p0_axi4_128", 0x0, "disp_m1_data_p0_nsp_128_r", 0x01, 0x1, 0x1840400000, 0x840400000},
	{"dpu_disp_data_p0_axi4_128", 0x0, "disp_m1_data_p0_nsp_128_r", 0x01, 0x2, 0x2840400000, 0x840400000},
	{"dpu_disp_data_p0_axi4_128", 0x0, "disp_m1_data_p0_nsp_128_r", 0x01, 0x3, 0x840000000, 0x840000000},
	{"dpu_disp_data_p0_axi4_128", 0x0, "disp_m1_data_p0_nsp_128_r", 0x01, 0x4, 0x1840000000, 0x840000000},
	{"dpu_disp_data_p0_axi4_128", 0x0, "disp_m1_data_p0_nsp_128_r", 0x01, 0x5, 0x2840000000, 0x840000000},
	{"dpu_disp_data_p0_axi4_128", 0x0, "disp_m1_data_p0_nsp_128_r", 0x01, 0x6, 0xc0000000, 0xc0000000},
	{"dpu_disp_data_p0_axi4_128", 0x0, "disp_m1_data_p0_nsp_128_r", 0x01, 0x7, 0x800000000, 0x800000000},
	{"dpu_disp_data_p0_axi4_128", 0x0, "disp_m1_data_p0_nsp_128_r", 0x01, 0x8, 0x10c0000000, 0xc0000000},
	{"dpu_disp_data_p0_axi4_128", 0x0, "disp_m1_data_p0_nsp_128_r", 0x01, 0x9, 0x1800000000, 0x800000000},
	{"dpu_disp_data_p0_axi4_128", 0x0, "disp_m1_data_p0_nsp_128_r", 0x01, 0xa, 0x20c0000000, 0xc0000000},
	{"dpu_disp_data_p0_axi4_128", 0x0, "disp_m1_data_p0_nsp_128_r", 0x01, 0xb, 0x2800000000, 0x800000000},
	{"dpu_disp_data_p0_axi4_128", 0x0, "disp_m1_data_p0_nsp_128_r", 0x01, 0xc, 0x0, 0x0},
	{"dpu_disp_data_p0_axi4_128", 0x0, "disp_m1_data_p0_nsp_128_r", 0x01, 0xd, 0x1000000000, 0x0},
	{"dpu_disp_data_p0_axi4_128", 0x0, "disp_m1_data_p0_nsp_128_r", 0x01, 0xe, 0x2000000000, 0x0},
	{"dpu_disp_data_p0_axi4_128", 0x0, "disp_m1_data_p0_nsp_128_r", 0x01, 0xf, 0x0, 0x0},
	{"dpu_disp_data_p0_axi4_128", 0x0, "disp_m1_data_p1_nsp_128_r", 0x03, 0x0, 0xc0000080, 0xc0000080},
	{"dpu_disp_data_p0_axi4_128", 0x0, "disp_m1_data_p1_nsp_128_r", 0x03, 0x1, 0x800000080, 0x800000080},
	{"dpu_disp_data_p0_axi4_128", 0x0, "disp_m1_data_p1_nsp_128_r", 0x03, 0x2, 0x10c0000100, 0xc0000100},
	{"dpu_disp_data_p0_axi4_128", 0x0, "disp_m1_data_p1_nsp_128_r", 0x03, 0x3, 0x1800000100, 0x800000100},
	{"dpu_disp_data_p0_axi4_128", 0x0, "disp_m1_data_p1_nsp_128_r", 0x03, 0x4, 0x20c0000200, 0xc0000200},
	{"dpu_disp_data_p0_axi4_128", 0x0, "disp_m1_data_p1_nsp_128_r", 0x03, 0x5, 0x2800000200, 0x800000200},
	{"dpu_disp_data_p0_axi4_128", 0x0, "disp_m1_data_p1_nsp_128_r", 0x03, 0x6, 0x80, 0x80},
	{"dpu_disp_data_p0_axi4_128", 0x0, "disp_m1_data_p1_nsp_128_r", 0x03, 0x7, 0x1000000100, 0x100},
	{"dpu_disp_data_p0_axi4_128", 0x0, "disp_m1_data_p1_nsp_128_r", 0x03, 0x8, 0x2000000200, 0x200},
	{"dpu_disp_data_p1_axi4_128", 0x01, "disp_m1_data_p0_nsp_128_r", 0x01, 0x0, 0x840400000, 0x840400000},
	{"dpu_disp_data_p1_axi4_128", 0x01, "disp_m1_data_p0_nsp_128_r", 0x01, 0x1, 0x1840400000, 0x840400000},
	{"dpu_disp_data_p1_axi4_128", 0x01, "disp_m1_data_p0_nsp_128_r", 0x01, 0x2, 0x2840400000, 0x840400000},
	{"dpu_disp_data_p1_axi4_128", 0x01, "disp_m1_data_p0_nsp_128_r", 0x01, 0x3, 0x840000000, 0x840000000},
	{"dpu_disp_data_p1_axi4_128", 0x01, "disp_m1_data_p0_nsp_128_r", 0x01, 0x4, 0x1840000000, 0x840000000},
	{"dpu_disp_data_p1_axi4_128", 0x01, "disp_m1_data_p0_nsp_128_r", 0x01, 0x5, 0x2840000000, 0x840000000},
	{"dpu_disp_data_p1_axi4_128", 0x01, "disp_m1_data_p0_nsp_128_r", 0x01, 0x6, 0xc0000000, 0xc0000000},
	{"dpu_disp_data_p1_axi4_128", 0x01, "disp_m1_data_p0_nsp_128_r", 0x01, 0x7, 0x800000000, 0x800000000},
	{"dpu_disp_data_p1_axi4_128", 0x01, "disp_m1_data_p0_nsp_128_r", 0x01, 0x8, 0x10c0000000, 0xc0000000},
	{"dpu_disp_data_p1_axi4_128", 0x01, "disp_m1_data_p0_nsp_128_r", 0x01, 0x9, 0x1800000000, 0x800000000},
	{"dpu_disp_data_p1_axi4_128", 0x01, "disp_m1_data_p0_nsp_128_r", 0x01, 0xa, 0x20c0000000, 0xc0000000},
	{"dpu_disp_data_p1_axi4_128", 0x01, "disp_m1_data_p0_nsp_128_r", 0x01, 0xb, 0x2800000000, 0x800000000},
	{"dpu_disp_data_p1_axi4_128", 0x01, "disp_m1_data_p0_nsp_128_r", 0x01, 0xc, 0x0, 0x0},
	{"dpu_disp_data_p1_axi4_128", 0x01, "disp_m1_data_p0_nsp_128_r", 0x01, 0xd, 0x1000000000, 0x0},
	{"dpu_disp_data_p1_axi4_128", 0x01, "disp_m1_data_p0_nsp_128_r", 0x01, 0xe, 0x2000000000, 0x0},
	{"dpu_disp_data_p1_axi4_128", 0x01, "disp_m1_data_p0_nsp_128_r", 0x01, 0xf, 0x0, 0x0},
	{"dpu_disp_data_p1_axi4_128", 0x01, "disp_m1_data_p1_nsp_128_r", 0x03, 0x0, 0xc0000080, 0xc0000080},
	{"dpu_disp_data_p1_axi4_128", 0x01, "disp_m1_data_p1_nsp_128_r", 0x03, 0x1, 0x800000080, 0x800000080},
	{"dpu_disp_data_p1_axi4_128", 0x01, "disp_m1_data_p1_nsp_128_r", 0x03, 0x2, 0x10c0000100, 0xc0000100},
	{"dpu_disp_data_p1_axi4_128", 0x01, "disp_m1_data_p1_nsp_128_r", 0x03, 0x3, 0x1800000100, 0x800000100},
	{"dpu_disp_data_p1_axi4_128", 0x01, "disp_m1_data_p1_nsp_128_r", 0x03, 0x4, 0x20c0000200, 0xc0000200},
	{"dpu_disp_data_p1_axi4_128", 0x01, "disp_m1_data_p1_nsp_128_r", 0x03, 0x5, 0x2800000200, 0x800000200},
	{"dpu_disp_data_p1_axi4_128", 0x01, "disp_m1_data_p1_nsp_128_r", 0x03, 0x6, 0x80, 0x80},
	{"dpu_disp_data_p1_axi4_128", 0x01, "disp_m1_data_p1_nsp_128_r", 0x03, 0x7, 0x1000000100, 0x100},
	{"dpu_disp_data_p1_axi4_128", 0x01, "disp_m1_data_p1_nsp_128_r", 0x03, 0x8, 0x2000000200, 0x200},
	{"dpu_disp_data_p2_axi4_128", 0x02, "disp_m1_data_p0_nsp_128_r", 0x01, 0x0, 0x840400000, 0x840400000},
	{"dpu_disp_data_p2_axi4_128", 0x02, "disp_m1_data_p0_nsp_128_r", 0x01, 0x1, 0x1840400000, 0x840400000},
	{"dpu_disp_data_p2_axi4_128", 0x02, "disp_m1_data_p0_nsp_128_r", 0x01, 0x2, 0x2840400000, 0x840400000},
	{"dpu_disp_data_p2_axi4_128", 0x02, "disp_m1_data_p0_nsp_128_r", 0x01, 0x3, 0x840000000, 0x840000000},
	{"dpu_disp_data_p2_axi4_128", 0x02, "disp_m1_data_p0_nsp_128_r", 0x01, 0x4, 0x1840000000, 0x840000000},
	{"dpu_disp_data_p2_axi4_128", 0x02, "disp_m1_data_p0_nsp_128_r", 0x01, 0x5, 0x2840000000, 0x840000000},
	{"dpu_disp_data_p2_axi4_128", 0x02, "disp_m1_data_p0_nsp_128_r", 0x01, 0x6, 0xc0000000, 0xc0000000},
	{"dpu_disp_data_p2_axi4_128", 0x02, "disp_m1_data_p0_nsp_128_r", 0x01, 0x7, 0x800000000, 0x800000000},
	{"dpu_disp_data_p2_axi4_128", 0x02, "disp_m1_data_p0_nsp_128_r", 0x01, 0x8, 0x10c0000000, 0xc0000000},
	{"dpu_disp_data_p2_axi4_128", 0x02, "disp_m1_data_p0_nsp_128_r", 0x01, 0x9, 0x1800000000, 0x800000000},
	{"dpu_disp_data_p2_axi4_128", 0x02, "disp_m1_data_p0_nsp_128_r", 0x01, 0xa, 0x20c0000000, 0xc0000000},
	{"dpu_disp_data_p2_axi4_128", 0x02, "disp_m1_data_p0_nsp_128_r", 0x01, 0xb, 0x2800000000, 0x800000000},
	{"dpu_disp_data_p2_axi4_128", 0x02, "disp_m1_data_p0_nsp_128_r", 0x01, 0xc, 0x0, 0x0},
	{"dpu_disp_data_p2_axi4_128", 0x02, "disp_m1_data_p0_nsp_128_r", 0x01, 0xd, 0x1000000000, 0x0},
	{"dpu_disp_data_p2_axi4_128", 0x02, "disp_m1_data_p0_nsp_128_r", 0x01, 0xe, 0x2000000000, 0x0},
	{"dpu_disp_data_p2_axi4_128", 0x02, "disp_m1_data_p0_nsp_128_r", 0x01, 0xf, 0x0, 0x0},
	{"dpu_disp_data_p2_axi4_128", 0x02, "disp_m1_data_p1_nsp_128_r", 0x03, 0x0, 0xc0000080, 0xc0000080},
	{"dpu_disp_data_p2_axi4_128", 0x02, "disp_m1_data_p1_nsp_128_r", 0x03, 0x1, 0x800000080, 0x800000080},
	{"dpu_disp_data_p2_axi4_128", 0x02, "disp_m1_data_p1_nsp_128_r", 0x03, 0x2, 0x10c0000100, 0xc0000100},
	{"dpu_disp_data_p2_axi4_128", 0x02, "disp_m1_data_p1_nsp_128_r", 0x03, 0x3, 0x1800000100, 0x800000100},
	{"dpu_disp_data_p2_axi4_128", 0x02, "disp_m1_data_p1_nsp_128_r", 0x03, 0x4, 0x20c0000200, 0xc0000200},
	{"dpu_disp_data_p2_axi4_128", 0x02, "disp_m1_data_p1_nsp_128_r", 0x03, 0x5, 0x2800000200, 0x800000200},
	{"dpu_disp_data_p2_axi4_128", 0x02, "disp_m1_data_p1_nsp_128_r", 0x03, 0x6, 0x80, 0x80},
	{"dpu_disp_data_p2_axi4_128", 0x02, "disp_m1_data_p1_nsp_128_r", 0x03, 0x7, 0x1000000100, 0x100},
	{"dpu_disp_data_p2_axi4_128", 0x02, "disp_m1_data_p1_nsp_128_r", 0x03, 0x8, 0x2000000200, 0x200},
	{"dpu_disp_data_p3_axi4_128", 0x03, "disp_m1_data_p0_nsp_128_r", 0x01, 0x0, 0x840400000, 0x840400000},
	{"dpu_disp_data_p3_axi4_128", 0x03, "disp_m1_data_p0_nsp_128_r", 0x01, 0x1, 0x1840400000, 0x840400000},
	{"dpu_disp_data_p3_axi4_128", 0x03, "disp_m1_data_p0_nsp_128_r", 0x01, 0x2, 0x2840400000, 0x840400000},
	{"dpu_disp_data_p3_axi4_128", 0x03, "disp_m1_data_p0_nsp_128_r", 0x01, 0x3, 0x840000000, 0x840000000},
	{"dpu_disp_data_p3_axi4_128", 0x03, "disp_m1_data_p0_nsp_128_r", 0x01, 0x4, 0x1840000000, 0x840000000},
	{"dpu_disp_data_p3_axi4_128", 0x03, "disp_m1_data_p0_nsp_128_r", 0x01, 0x5, 0x2840000000, 0x840000000},
	{"dpu_disp_data_p3_axi4_128", 0x03, "disp_m1_data_p0_nsp_128_r", 0x01, 0x6, 0xc0000000, 0xc0000000},
	{"dpu_disp_data_p3_axi4_128", 0x03, "disp_m1_data_p0_nsp_128_r", 0x01, 0x7, 0x800000000, 0x800000000},
	{"dpu_disp_data_p3_axi4_128", 0x03, "disp_m1_data_p0_nsp_128_r", 0x01, 0x8, 0x10c0000000, 0xc0000000},
	{"dpu_disp_data_p3_axi4_128", 0x03, "disp_m1_data_p0_nsp_128_r", 0x01, 0x9, 0x1800000000, 0x800000000},
	{"dpu_disp_data_p3_axi4_128", 0x03, "disp_m1_data_p0_nsp_128_r", 0x01, 0xa, 0x20c0000000, 0xc0000000},
	{"dpu_disp_data_p3_axi4_128", 0x03, "disp_m1_data_p0_nsp_128_r", 0x01, 0xb, 0x2800000000, 0x800000000},
	{"dpu_disp_data_p3_axi4_128", 0x03, "disp_m1_data_p0_nsp_128_r", 0x01, 0xc, 0x0, 0x0},
	{"dpu_disp_data_p3_axi4_128", 0x03, "disp_m1_data_p0_nsp_128_r", 0x01, 0xd, 0x1000000000, 0x0},
	{"dpu_disp_data_p3_axi4_128", 0x03, "disp_m1_data_p0_nsp_128_r", 0x01, 0xe, 0x2000000000, 0x0},
	{"dpu_disp_data_p3_axi4_128", 0x03, "disp_m1_data_p0_nsp_128_r", 0x01, 0xf, 0x0, 0x0},
	{"dpu_disp_data_p3_axi4_128", 0x03, "disp_m1_data_p1_nsp_128_r", 0x03, 0x0, 0xc0000080, 0xc0000080},
	{"dpu_disp_data_p3_axi4_128", 0x03, "disp_m1_data_p1_nsp_128_r", 0x03, 0x1, 0x800000080, 0x800000080},
	{"dpu_disp_data_p3_axi4_128", 0x03, "disp_m1_data_p1_nsp_128_r", 0x03, 0x2, 0x10c0000100, 0xc0000100},
	{"dpu_disp_data_p3_axi4_128", 0x03, "disp_m1_data_p1_nsp_128_r", 0x03, 0x3, 0x1800000100, 0x800000100},
	{"dpu_disp_data_p3_axi4_128", 0x03, "disp_m1_data_p1_nsp_128_r", 0x03, 0x4, 0x20c0000200, 0xc0000200},
	{"dpu_disp_data_p3_axi4_128", 0x03, "disp_m1_data_p1_nsp_128_r", 0x03, 0x5, 0x2800000200, 0x800000200},
	{"dpu_disp_data_p3_axi4_128", 0x03, "disp_m1_data_p1_nsp_128_r", 0x03, 0x6, 0x80, 0x80},
	{"dpu_disp_data_p3_axi4_128", 0x03, "disp_m1_data_p1_nsp_128_r", 0x03, 0x7, 0x1000000100, 0x100},
	{"dpu_disp_data_p3_axi4_128", 0x03, "disp_m1_data_p1_nsp_128_r", 0x03, 0x8, 0x2000000200, 0x200},
	{"dpu_disp_data_p4_axi4_128_r", 0x04, "disp_m1_data_p0_nsp_128_r", 0x01, 0x0, 0x840400000, 0x840400000},
	{"dpu_disp_data_p4_axi4_128_r", 0x04, "disp_m1_data_p0_nsp_128_r", 0x01, 0x1, 0x1840400000, 0x840400000},
	{"dpu_disp_data_p4_axi4_128_r", 0x04, "disp_m1_data_p0_nsp_128_r", 0x01, 0x2, 0x2840400000, 0x840400000},
	{"dpu_disp_data_p4_axi4_128_r", 0x04, "disp_m1_data_p0_nsp_128_r", 0x01, 0x3, 0x840000000, 0x840000000},
	{"dpu_disp_data_p4_axi4_128_r", 0x04, "disp_m1_data_p0_nsp_128_r", 0x01, 0x4, 0x1840000000, 0x840000000},
	{"dpu_disp_data_p4_axi4_128_r", 0x04, "disp_m1_data_p0_nsp_128_r", 0x01, 0x5, 0x2840000000, 0x840000000},
	{"dpu_disp_data_p4_axi4_128_r", 0x04, "disp_m1_data_p0_nsp_128_r", 0x01, 0x6, 0xc0000000, 0xc0000000},
	{"dpu_disp_data_p4_axi4_128_r", 0x04, "disp_m1_data_p0_nsp_128_r", 0x01, 0x7, 0x800000000, 0x800000000},
	{"dpu_disp_data_p4_axi4_128_r", 0x04, "disp_m1_data_p0_nsp_128_r", 0x01, 0x8, 0x10c0000000, 0xc0000000},
	{"dpu_disp_data_p4_axi4_128_r", 0x04, "disp_m1_data_p0_nsp_128_r", 0x01, 0x9, 0x1800000000, 0x800000000},
	{"dpu_disp_data_p4_axi4_128_r", 0x04, "disp_m1_data_p0_nsp_128_r", 0x01, 0xa, 0x20c0000000, 0xc0000000},
	{"dpu_disp_data_p4_axi4_128_r", 0x04, "disp_m1_data_p0_nsp_128_r", 0x01, 0xb, 0x2800000000, 0x800000000},
	{"dpu_disp_data_p4_axi4_128_r", 0x04, "disp_m1_data_p0_nsp_128_r", 0x01, 0xc, 0x0, 0x0},
	{"dpu_disp_data_p4_axi4_128_r", 0x04, "disp_m1_data_p0_nsp_128_r", 0x01, 0xd, 0x1000000000, 0x0},
	{"dpu_disp_data_p4_axi4_128_r", 0x04, "disp_m1_data_p0_nsp_128_r", 0x01, 0xe, 0x2000000000, 0x0},
	{"dpu_disp_data_p4_axi4_128_r", 0x04, "disp_m1_data_p0_nsp_128_r", 0x01, 0xf, 0x0, 0x0},
	{"dpu_disp_data_p4_axi4_128_r", 0x04, "disp_m1_data_p1_nsp_128_r", 0x03, 0x0, 0xc0000080, 0xc0000080},
	{"dpu_disp_data_p4_axi4_128_r", 0x04, "disp_m1_data_p1_nsp_128_r", 0x03, 0x1, 0x800000080, 0x800000080},
	{"dpu_disp_data_p4_axi4_128_r", 0x04, "disp_m1_data_p1_nsp_128_r", 0x03, 0x2, 0x10c0000100, 0xc0000100},
	{"dpu_disp_data_p4_axi4_128_r", 0x04, "disp_m1_data_p1_nsp_128_r", 0x03, 0x3, 0x1800000100, 0x800000100},
	{"dpu_disp_data_p4_axi4_128_r", 0x04, "disp_m1_data_p1_nsp_128_r", 0x03, 0x4, 0x20c0000200, 0xc0000200},
	{"dpu_disp_data_p4_axi4_128_r", 0x04, "disp_m1_data_p1_nsp_128_r", 0x03, 0x5, 0x2800000200, 0x800000200},
	{"dpu_disp_data_p4_axi4_128_r", 0x04, "disp_m1_data_p1_nsp_128_r", 0x03, 0x6, 0x80, 0x80},
	{"dpu_disp_data_p4_axi4_128_r", 0x04, "disp_m1_data_p1_nsp_128_r", 0x03, 0x7, 0x1000000100, 0x100},
	{"dpu_disp_data_p4_axi4_128_r", 0x04, "disp_m1_data_p1_nsp_128_r", 0x03, 0x8, 0x2000000200, 0x200},
	{"dpu_disp_data_p4_axi4_128_w", 0x05, "disp_m1_data_p0_nsp_128_w", 0x02, 0x0, 0x840400000, 0x840400000},
	{"dpu_disp_data_p4_axi4_128_w", 0x05, "disp_m1_data_p0_nsp_128_w", 0x02, 0x1, 0x1840400000, 0x840400000},
	{"dpu_disp_data_p4_axi4_128_w", 0x05, "disp_m1_data_p0_nsp_128_w", 0x02, 0x2, 0x2840400000, 0x840400000},
	{"dpu_disp_data_p4_axi4_128_w", 0x05, "disp_m1_data_p0_nsp_128_w", 0x02, 0x3, 0x840000000, 0x840000000},
	{"dpu_disp_data_p4_axi4_128_w", 0x05, "disp_m1_data_p0_nsp_128_w", 0x02, 0x4, 0x1840000000, 0x840000000},
	{"dpu_disp_data_p4_axi4_128_w", 0x05, "disp_m1_data_p0_nsp_128_w", 0x02, 0x5, 0x2840000000, 0x840000000},
	{"dpu_disp_data_p4_axi4_128_w", 0x05, "disp_m1_data_p0_nsp_128_w", 0x02, 0x6, 0xc0000000, 0xc0000000},
	{"dpu_disp_data_p4_axi4_128_w", 0x05, "disp_m1_data_p0_nsp_128_w", 0x02, 0x7, 0x800000000, 0x800000000},
	{"dpu_disp_data_p4_axi4_128_w", 0x05, "disp_m1_data_p0_nsp_128_w", 0x02, 0x8, 0x10c0000000, 0xc0000000},
	{"dpu_disp_data_p4_axi4_128_w", 0x05, "disp_m1_data_p0_nsp_128_w", 0x02, 0x9, 0x1800000000, 0x800000000},
	{"dpu_disp_data_p4_axi4_128_w", 0x05, "disp_m1_data_p0_nsp_128_w", 0x02, 0xa, 0x20c0000000, 0xc0000000},
	{"dpu_disp_data_p4_axi4_128_w", 0x05, "disp_m1_data_p0_nsp_128_w", 0x02, 0xb, 0x2800000000, 0x800000000},
	{"dpu_disp_data_p4_axi4_128_w", 0x05, "disp_m1_data_p0_nsp_128_w", 0x02, 0xc, 0x0, 0x0},
	{"dpu_disp_data_p4_axi4_128_w", 0x05, "disp_m1_data_p0_nsp_128_w", 0x02, 0xd, 0x1000000000, 0x0},
	{"dpu_disp_data_p4_axi4_128_w", 0x05, "disp_m1_data_p0_nsp_128_w", 0x02, 0xe, 0x2000000000, 0x0},
	{"dpu_disp_data_p4_axi4_128_w", 0x05, "disp_m1_data_p0_nsp_128_w", 0x02, 0xf, 0x0, 0x0},
	{"dpu_disp_data_p4_axi4_128_w", 0x05, "disp_m1_data_p1_nsp_128_w", 0x04, 0x0, 0xc0000080, 0xc0000080},
	{"dpu_disp_data_p4_axi4_128_w", 0x05, "disp_m1_data_p1_nsp_128_w", 0x04, 0x1, 0x800000080, 0x800000080},
	{"dpu_disp_data_p4_axi4_128_w", 0x05, "disp_m1_data_p1_nsp_128_w", 0x04, 0x2, 0x10c0000100, 0xc0000100},
	{"dpu_disp_data_p4_axi4_128_w", 0x05, "disp_m1_data_p1_nsp_128_w", 0x04, 0x3, 0x1800000100, 0x800000100},
	{"dpu_disp_data_p4_axi4_128_w", 0x05, "disp_m1_data_p1_nsp_128_w", 0x04, 0x4, 0x20c0000200, 0xc0000200},
	{"dpu_disp_data_p4_axi4_128_w", 0x05, "disp_m1_data_p1_nsp_128_w", 0x04, 0x5, 0x2800000200, 0x800000200},
	{"dpu_disp_data_p4_axi4_128_w", 0x05, "disp_m1_data_p1_nsp_128_w", 0x04, 0x6, 0x80, 0x80},
	{"dpu_disp_data_p4_axi4_128_w", 0x05, "disp_m1_data_p1_nsp_128_w", 0x04, 0x7, 0x1000000100, 0x100},
	{"dpu_disp_data_p4_axi4_128_w", 0x05, "disp_m1_data_p1_nsp_128_w", 0x04, 0x8, 0x2000000200, 0x200},
	{"m1_disp_cfg_nsp_32", 0x06, "disp_dcdr_cfg_apb4_32", 0x0, 0x0, 0xe7300000, 0xe7300000},
	{"m1_disp_cfg_nsp_32", 0x06, "disp_dcdr_cfg_apb4_32", 0x0, 0x1, 0xe7200000, 0xe7200000},
	{"m1_disp_cfg_nsp_32", 0x06, "disp_dcdr_cfg_apb4_32", 0x0, 0x2, 0xe7000000, 0xe7000000},
	{"m1_disp_cfg_nsp_32", 0x06, "disp_reg", 0x05, 0x0, 0xe7380000, 0x0},
	{"m1_disp_cfg_nsp_32", 0x06, "disp_reg", 0x05, 0x1, 0x0, 0x0},
	{"veu_disp_data_axi4_128_r", 0x07, "disp_m1_data_p0_nsp_128_r", 0x01, 0x0, 0x840400000, 0x840400000},
	{"veu_disp_data_axi4_128_r", 0x07, "disp_m1_data_p0_nsp_128_r", 0x01, 0x1, 0x1840400000, 0x840400000},
	{"veu_disp_data_axi4_128_r", 0x07, "disp_m1_data_p0_nsp_128_r", 0x01, 0x2, 0x2840400000, 0x840400000},
	{"veu_disp_data_axi4_128_r", 0x07, "disp_m1_data_p0_nsp_128_r", 0x01, 0x3, 0x840000000, 0x840000000},
	{"veu_disp_data_axi4_128_r", 0x07, "disp_m1_data_p0_nsp_128_r", 0x01, 0x4, 0x1840000000, 0x840000000},
	{"veu_disp_data_axi4_128_r", 0x07, "disp_m1_data_p0_nsp_128_r", 0x01, 0x5, 0x2840000000, 0x840000000},
	{"veu_disp_data_axi4_128_r", 0x07, "disp_m1_data_p0_nsp_128_r", 0x01, 0x6, 0xc0000000, 0xc0000000},
	{"veu_disp_data_axi4_128_r", 0x07, "disp_m1_data_p0_nsp_128_r", 0x01, 0x7, 0x800000000, 0x800000000},
	{"veu_disp_data_axi4_128_r", 0x07, "disp_m1_data_p0_nsp_128_r", 0x01, 0x8, 0x10c0000000, 0xc0000000},
	{"veu_disp_data_axi4_128_r", 0x07, "disp_m1_data_p0_nsp_128_r", 0x01, 0x9, 0x1800000000, 0x800000000},
	{"veu_disp_data_axi4_128_r", 0x07, "disp_m1_data_p0_nsp_128_r", 0x01, 0xa, 0x20c0000000, 0xc0000000},
	{"veu_disp_data_axi4_128_r", 0x07, "disp_m1_data_p0_nsp_128_r", 0x01, 0xb, 0x2800000000, 0x800000000},
	{"veu_disp_data_axi4_128_r", 0x07, "disp_m1_data_p0_nsp_128_r", 0x01, 0xc, 0x0, 0x0},
	{"veu_disp_data_axi4_128_r", 0x07, "disp_m1_data_p0_nsp_128_r", 0x01, 0xd, 0x1000000000, 0x0},
	{"veu_disp_data_axi4_128_r", 0x07, "disp_m1_data_p0_nsp_128_r", 0x01, 0xe, 0x2000000000, 0x0},
	{"veu_disp_data_axi4_128_r", 0x07, "disp_m1_data_p0_nsp_128_r", 0x01, 0xf, 0x0, 0x0},
	{"veu_disp_data_axi4_128_r", 0x07, "disp_m1_data_p1_nsp_128_r", 0x03, 0x0, 0xc0000080, 0xc0000080},
	{"veu_disp_data_axi4_128_r", 0x07, "disp_m1_data_p1_nsp_128_r", 0x03, 0x1, 0x800000080, 0x800000080},
	{"veu_disp_data_axi4_128_r", 0x07, "disp_m1_data_p1_nsp_128_r", 0x03, 0x2, 0x10c0000100, 0xc0000100},
	{"veu_disp_data_axi4_128_r", 0x07, "disp_m1_data_p1_nsp_128_r", 0x03, 0x3, 0x1800000100, 0x800000100},
	{"veu_disp_data_axi4_128_r", 0x07, "disp_m1_data_p1_nsp_128_r", 0x03, 0x4, 0x20c0000200, 0xc0000200},
	{"veu_disp_data_axi4_128_r", 0x07, "disp_m1_data_p1_nsp_128_r", 0x03, 0x5, 0x2800000200, 0x800000200},
	{"veu_disp_data_axi4_128_r", 0x07, "disp_m1_data_p1_nsp_128_r", 0x03, 0x6, 0x80, 0x80},
	{"veu_disp_data_axi4_128_r", 0x07, "disp_m1_data_p1_nsp_128_r", 0x03, 0x7, 0x1000000100, 0x100},
	{"veu_disp_data_axi4_128_r", 0x07, "disp_m1_data_p1_nsp_128_r", 0x03, 0x8, 0x2000000200, 0x200},
	{"veu_disp_data_axi4_128_w", 0x08, "disp_m1_data_p0_nsp_128_w", 0x02, 0x0, 0x840400000, 0x840400000},
	{"veu_disp_data_axi4_128_w", 0x08, "disp_m1_data_p0_nsp_128_w", 0x02, 0x1, 0x1840400000, 0x840400000},
	{"veu_disp_data_axi4_128_w", 0x08, "disp_m1_data_p0_nsp_128_w", 0x02, 0x2, 0x2840400000, 0x840400000},
	{"veu_disp_data_axi4_128_w", 0x08, "disp_m1_data_p0_nsp_128_w", 0x02, 0x3, 0x840000000, 0x840000000},
	{"veu_disp_data_axi4_128_w", 0x08, "disp_m1_data_p0_nsp_128_w", 0x02, 0x4, 0x1840000000, 0x840000000},
	{"veu_disp_data_axi4_128_w", 0x08, "disp_m1_data_p0_nsp_128_w", 0x02, 0x5, 0x2840000000, 0x840000000},
	{"veu_disp_data_axi4_128_w", 0x08, "disp_m1_data_p0_nsp_128_w", 0x02, 0x6, 0xc0000000, 0xc0000000},
	{"veu_disp_data_axi4_128_w", 0x08, "disp_m1_data_p0_nsp_128_w", 0x02, 0x7, 0x800000000, 0x800000000},
	{"veu_disp_data_axi4_128_w", 0x08, "disp_m1_data_p0_nsp_128_w", 0x02, 0x8, 0x10c0000000, 0xc0000000},
	{"veu_disp_data_axi4_128_w", 0x08, "disp_m1_data_p0_nsp_128_w", 0x02, 0x9, 0x1800000000, 0x800000000},
	{"veu_disp_data_axi4_128_w", 0x08, "disp_m1_data_p0_nsp_128_w", 0x02, 0xa, 0x20c0000000, 0xc0000000},
	{"veu_disp_data_axi4_128_w", 0x08, "disp_m1_data_p0_nsp_128_w", 0x02, 0xb, 0x2800000000, 0x800000000},
	{"veu_disp_data_axi4_128_w", 0x08, "disp_m1_data_p0_nsp_128_w", 0x02, 0xc, 0x0, 0x0},
	{"veu_disp_data_axi4_128_w", 0x08, "disp_m1_data_p0_nsp_128_w", 0x02, 0xd, 0x1000000000, 0x0},
	{"veu_disp_data_axi4_128_w", 0x08, "disp_m1_data_p0_nsp_128_w", 0x02, 0xe, 0x2000000000, 0x0},
	{"veu_disp_data_axi4_128_w", 0x08, "disp_m1_data_p0_nsp_128_w", 0x02, 0xf, 0x0, 0x0},
	{"veu_disp_data_axi4_128_w", 0x08, "disp_m1_data_p1_nsp_128_w", 0x04, 0x0, 0xc0000080, 0xc0000080},
	{"veu_disp_data_axi4_128_w", 0x08, "disp_m1_data_p1_nsp_128_w", 0x04, 0x1, 0x800000080, 0x800000080},
	{"veu_disp_data_axi4_128_w", 0x08, "disp_m1_data_p1_nsp_128_w", 0x04, 0x2, 0x10c0000100, 0xc0000100},
	{"veu_disp_data_axi4_128_w", 0x08, "disp_m1_data_p1_nsp_128_w", 0x04, 0x3, 0x1800000100, 0x800000100},
	{"veu_disp_data_axi4_128_w", 0x08, "disp_m1_data_p1_nsp_128_w", 0x04, 0x4, 0x20c0000200, 0xc0000200},
	{"veu_disp_data_axi4_128_w", 0x08, "disp_m1_data_p1_nsp_128_w", 0x04, 0x5, 0x2800000200, 0x800000200},
	{"veu_disp_data_axi4_128_w", 0x08, "disp_m1_data_p1_nsp_128_w", 0x04, 0x6, 0x80, 0x80},
	{"veu_disp_data_axi4_128_w", 0x08, "disp_m1_data_p1_nsp_128_w", 0x04, 0x7, 0x1000000100, 0x100},
	{"veu_disp_data_axi4_128_w", 0x08, "disp_m1_data_p1_nsp_128_w", 0x04, 0x8, 0x2000000200, 0x200},
};

static const bus_info_t g_bus_info_npu[] = {
	{"nic_npu_data_axi4_64_r", 0x0, "npu2main_data_p0_axi4_128_r", 0x0, 0x0, 0xc0000000, 0xc0000000},
	{"nic_npu_data_axi4_64_r", 0x0, "npu2main_data_p0_axi4_128_r", 0x0, 0x1, 0x800000000, 0x800000000},
	{"nic_npu_data_axi4_64_r", 0x0, "npu2main_data_p0_axi4_128_r", 0x0, 0x2, 0x10c0000000, 0xc0000000},
	{"nic_npu_data_axi4_64_r", 0x0, "npu2main_data_p0_axi4_128_r", 0x0, 0x3, 0x1800000000, 0x800000000},
	{"nic_npu_data_axi4_64_r", 0x0, "npu2main_data_p0_axi4_128_r", 0x0, 0x4, 0x20c0000000, 0xc0000000},
	{"nic_npu_data_axi4_64_r", 0x0, "npu2main_data_p0_axi4_128_r", 0x0, 0x5, 0x2800000000, 0x800000000},
	{"nic_npu_data_axi4_64_r", 0x0, "npu2main_data_p0_axi4_128_r", 0x0, 0x6, 0x0, 0x0},
	{"nic_npu_data_axi4_64_r", 0x0, "npu2main_data_p0_axi4_128_r", 0x0, 0x7, 0x1000000000, 0x0},
	{"nic_npu_data_axi4_64_r", 0x0, "npu2main_data_p0_axi4_128_r", 0x0, 0x8, 0x2000000000, 0x0},
	{"nic_npu_data_axi4_64_r", 0x0, "npu2main_data_p0_axi4_128_r", 0x0, 0x9, 0x0, 0x0},
	{"nic_npu_data_axi4_64_r", 0x0, "npu2main_data_p1_axi4_128_r", 0x02, 0x0, 0xc0000080, 0xc0000080},
	{"nic_npu_data_axi4_64_r", 0x0, "npu2main_data_p1_axi4_128_r", 0x02, 0x1, 0x800000080, 0x800000080},
	{"nic_npu_data_axi4_64_r", 0x0, "npu2main_data_p1_axi4_128_r", 0x02, 0x2, 0x10c0000100, 0xc0000100},
	{"nic_npu_data_axi4_64_r", 0x0, "npu2main_data_p1_axi4_128_r", 0x02, 0x3, 0x1800000100, 0x800000100},
	{"nic_npu_data_axi4_64_r", 0x0, "npu2main_data_p1_axi4_128_r", 0x02, 0x4, 0x20c0000200, 0xc0000200},
	{"nic_npu_data_axi4_64_r", 0x0, "npu2main_data_p1_axi4_128_r", 0x02, 0x5, 0x2800000200, 0x800000200},
	{"nic_npu_data_axi4_64_r", 0x0, "npu2main_data_p1_axi4_128_r", 0x02, 0x6, 0x80, 0x80},
	{"nic_npu_data_axi4_64_r", 0x0, "npu2main_data_p1_axi4_128_r", 0x02, 0x7, 0x1000000100, 0x100},
	{"nic_npu_data_axi4_64_r", 0x0, "npu2main_data_p1_axi4_128_r", 0x02, 0x8, 0x2000000200, 0x200},
	{"nic_npu_data_axi4_64_r", 0x0, "npu2main_data_p2_axi4_128_r", 0x04, 0x0, 0xc0000100, 0xc0000100},
	{"nic_npu_data_axi4_64_r", 0x0, "npu2main_data_p2_axi4_128_r", 0x04, 0x1, 0x800000100, 0x800000100},
	{"nic_npu_data_axi4_64_r", 0x0, "npu2main_data_p2_axi4_128_r", 0x04, 0x2, 0x10c0000200, 0xc0000200},
	{"nic_npu_data_axi4_64_r", 0x0, "npu2main_data_p2_axi4_128_r", 0x04, 0x3, 0x1800000200, 0x800000200},
	{"nic_npu_data_axi4_64_r", 0x0, "npu2main_data_p2_axi4_128_r", 0x04, 0x4, 0x20c0000400, 0xc0000400},
	{"nic_npu_data_axi4_64_r", 0x0, "npu2main_data_p2_axi4_128_r", 0x04, 0x5, 0x2800000400, 0x800000400},
	{"nic_npu_data_axi4_64_r", 0x0, "npu2main_data_p2_axi4_128_r", 0x04, 0x6, 0x100, 0x100},
	{"nic_npu_data_axi4_64_r", 0x0, "npu2main_data_p2_axi4_128_r", 0x04, 0x7, 0x1000000200, 0x200},
	{"nic_npu_data_axi4_64_r", 0x0, "npu2main_data_p2_axi4_128_r", 0x04, 0x8, 0x2000000400, 0x400},
	{"nic_npu_data_axi4_64_r", 0x0, "npu2main_data_p3_axi4_128_r", 0x06, 0x0, 0xc0000180, 0xc0000180},
	{"nic_npu_data_axi4_64_r", 0x0, "npu2main_data_p3_axi4_128_r", 0x06, 0x1, 0x800000180, 0x800000180},
	{"nic_npu_data_axi4_64_r", 0x0, "npu2main_data_p3_axi4_128_r", 0x06, 0x2, 0x10c0000300, 0xc0000300},
	{"nic_npu_data_axi4_64_r", 0x0, "npu2main_data_p3_axi4_128_r", 0x06, 0x3, 0x1800000300, 0x800000300},
	{"nic_npu_data_axi4_64_r", 0x0, "npu2main_data_p3_axi4_128_r", 0x06, 0x4, 0x20c0000600, 0xc0000600},
	{"nic_npu_data_axi4_64_r", 0x0, "npu2main_data_p3_axi4_128_r", 0x06, 0x5, 0x2800000600, 0x800000600},
	{"nic_npu_data_axi4_64_r", 0x0, "npu2main_data_p3_axi4_128_r", 0x06, 0x6, 0x180, 0x180},
	{"nic_npu_data_axi4_64_r", 0x0, "npu2main_data_p3_axi4_128_r", 0x06, 0x7, 0x1000000300, 0x300},
	{"nic_npu_data_axi4_64_r", 0x0, "npu2main_data_p3_axi4_128_r", 0x06, 0x8, 0x2000000600, 0x600},
	{"nic_npu_data_axi4_64_r", 0x0, "npu2ocm_data_axi4_256_r", 0x08, 0x0, 0x840400000, 0x840400000},
	{"nic_npu_data_axi4_64_r", 0x0, "npu2ocm_data_axi4_256_r", 0x08, 0x1, 0x1840400000, 0x840400000},
	{"nic_npu_data_axi4_64_r", 0x0, "npu2ocm_data_axi4_256_r", 0x08, 0x2, 0x2840400000, 0x840400000},
	{"nic_npu_data_axi4_64_r", 0x0, "npu2ocm_data_axi4_256_r", 0x08, 0x3, 0x840000000, 0x840000000},
	{"nic_npu_data_axi4_64_r", 0x0, "npu2ocm_data_axi4_256_r", 0x08, 0x4, 0x1840000000, 0x840000000},
	{"nic_npu_data_axi4_64_r", 0x0, "npu2ocm_data_axi4_256_r", 0x08, 0x5, 0x2840000000, 0x840000000},
	{"nic_npu_data_axi4_64_w", 0x01, "npu2main_data_p0_axi4_128_w", 0x01, 0x0, 0xc0000000, 0xc0000000},
	{"nic_npu_data_axi4_64_w", 0x01, "npu2main_data_p0_axi4_128_w", 0x01, 0x1, 0x800000000, 0x800000000},
	{"nic_npu_data_axi4_64_w", 0x01, "npu2main_data_p0_axi4_128_w", 0x01, 0x2, 0x10c0000000, 0xc0000000},
	{"nic_npu_data_axi4_64_w", 0x01, "npu2main_data_p0_axi4_128_w", 0x01, 0x3, 0x1800000000, 0x800000000},
	{"nic_npu_data_axi4_64_w", 0x01, "npu2main_data_p0_axi4_128_w", 0x01, 0x4, 0x20c0000000, 0xc0000000},
	{"nic_npu_data_axi4_64_w", 0x01, "npu2main_data_p0_axi4_128_w", 0x01, 0x5, 0x2800000000, 0x800000000},
	{"nic_npu_data_axi4_64_w", 0x01, "npu2main_data_p0_axi4_128_w", 0x01, 0x6, 0x0, 0x0},
	{"nic_npu_data_axi4_64_w", 0x01, "npu2main_data_p0_axi4_128_w", 0x01, 0x7, 0x1000000000, 0x0},
	{"nic_npu_data_axi4_64_w", 0x01, "npu2main_data_p0_axi4_128_w", 0x01, 0x8, 0x2000000000, 0x0},
	{"nic_npu_data_axi4_64_w", 0x01, "npu2main_data_p0_axi4_128_w", 0x01, 0x9, 0x0, 0x0},
	{"nic_npu_data_axi4_64_w", 0x01, "npu2main_data_p1_axi4_128_w", 0x03, 0x0, 0xc0000080, 0xc0000080},
	{"nic_npu_data_axi4_64_w", 0x01, "npu2main_data_p1_axi4_128_w", 0x03, 0x1, 0x800000080, 0x800000080},
	{"nic_npu_data_axi4_64_w", 0x01, "npu2main_data_p1_axi4_128_w", 0x03, 0x2, 0x10c0000100, 0xc0000100},
	{"nic_npu_data_axi4_64_w", 0x01, "npu2main_data_p1_axi4_128_w", 0x03, 0x3, 0x1800000100, 0x800000100},
	{"nic_npu_data_axi4_64_w", 0x01, "npu2main_data_p1_axi4_128_w", 0x03, 0x4, 0x20c0000200, 0xc0000200},
	{"nic_npu_data_axi4_64_w", 0x01, "npu2main_data_p1_axi4_128_w", 0x03, 0x5, 0x2800000200, 0x800000200},
	{"nic_npu_data_axi4_64_w", 0x01, "npu2main_data_p1_axi4_128_w", 0x03, 0x6, 0x80, 0x80},
	{"nic_npu_data_axi4_64_w", 0x01, "npu2main_data_p1_axi4_128_w", 0x03, 0x7, 0x1000000100, 0x100},
	{"nic_npu_data_axi4_64_w", 0x01, "npu2main_data_p1_axi4_128_w", 0x03, 0x8, 0x2000000200, 0x200},
	{"nic_npu_data_axi4_64_w", 0x01, "npu2main_data_p2_axi4_128_w", 0x05, 0x0, 0xc0000100, 0xc0000100},
	{"nic_npu_data_axi4_64_w", 0x01, "npu2main_data_p2_axi4_128_w", 0x05, 0x1, 0x800000100, 0x800000100},
	{"nic_npu_data_axi4_64_w", 0x01, "npu2main_data_p2_axi4_128_w", 0x05, 0x2, 0x10c0000200, 0xc0000200},
	{"nic_npu_data_axi4_64_w", 0x01, "npu2main_data_p2_axi4_128_w", 0x05, 0x3, 0x1800000200, 0x800000200},
	{"nic_npu_data_axi4_64_w", 0x01, "npu2main_data_p2_axi4_128_w", 0x05, 0x4, 0x20c0000400, 0xc0000400},
	{"nic_npu_data_axi4_64_w", 0x01, "npu2main_data_p2_axi4_128_w", 0x05, 0x5, 0x2800000400, 0x800000400},
	{"nic_npu_data_axi4_64_w", 0x01, "npu2main_data_p2_axi4_128_w", 0x05, 0x6, 0x100, 0x100},
	{"nic_npu_data_axi4_64_w", 0x01, "npu2main_data_p2_axi4_128_w", 0x05, 0x7, 0x1000000200, 0x200},
	{"nic_npu_data_axi4_64_w", 0x01, "npu2main_data_p2_axi4_128_w", 0x05, 0x8, 0x2000000400, 0x400},
	{"nic_npu_data_axi4_64_w", 0x01, "npu2main_data_p3_axi4_128_w", 0x07, 0x0, 0xc0000180, 0xc0000180},
	{"nic_npu_data_axi4_64_w", 0x01, "npu2main_data_p3_axi4_128_w", 0x07, 0x1, 0x800000180, 0x800000180},
	{"nic_npu_data_axi4_64_w", 0x01, "npu2main_data_p3_axi4_128_w", 0x07, 0x2, 0x10c0000300, 0xc0000300},
	{"nic_npu_data_axi4_64_w", 0x01, "npu2main_data_p3_axi4_128_w", 0x07, 0x3, 0x1800000300, 0x800000300},
	{"nic_npu_data_axi4_64_w", 0x01, "npu2main_data_p3_axi4_128_w", 0x07, 0x4, 0x20c0000600, 0xc0000600},
	{"nic_npu_data_axi4_64_w", 0x01, "npu2main_data_p3_axi4_128_w", 0x07, 0x5, 0x2800000600, 0x800000600},
	{"nic_npu_data_axi4_64_w", 0x01, "npu2main_data_p3_axi4_128_w", 0x07, 0x6, 0x180, 0x180},
	{"nic_npu_data_axi4_64_w", 0x01, "npu2main_data_p3_axi4_128_w", 0x07, 0x7, 0x1000000300, 0x300},
	{"nic_npu_data_axi4_64_w", 0x01, "npu2main_data_p3_axi4_128_w", 0x07, 0x8, 0x2000000600, 0x600},
	{"nic_npu_data_axi4_64_w", 0x01, "npu2ocm_data_axi4_256_w", 0x09, 0x0, 0x840400000, 0x840400000},
	{"nic_npu_data_axi4_64_w", 0x01, "npu2ocm_data_axi4_256_w", 0x09, 0x1, 0x1840400000, 0x840400000},
	{"nic_npu_data_axi4_64_w", 0x01, "npu2ocm_data_axi4_256_w", 0x09, 0x2, 0x2840400000, 0x840400000},
	{"nic_npu_data_axi4_64_w", 0x01, "npu2ocm_data_axi4_256_w", 0x09, 0x3, 0x840000000, 0x840000000},
	{"nic_npu_data_axi4_64_w", 0x01, "npu2ocm_data_axi4_256_w", 0x09, 0x4, 0x1840000000, 0x840000000},
	{"nic_npu_data_axi4_64_w", 0x01, "npu2ocm_data_axi4_256_w", 0x09, 0x5, 0x2840000000, 0x840000000},
	{"syscfg2npu_cfg_axi4_64_r", 0x02, "npu_nic_cfg_axi4_64", 0x0A, 0x0, 0xe9c00000, 0xe9c00000},
	{"syscfg2npu_cfg_axi4_64_r", 0x02, "npu_nic_cfg_axi4_64", 0x0A, 0x1, 0xe9800000, 0xe9800000},
	{"syscfg2npu_cfg_axi4_64_r", 0x02, "npu_nic_cfg_axi4_64", 0x0A, 0x2, 0xe9000000, 0xe9000000},
	{"syscfg2npu_cfg_axi4_64_r", 0x02, "npu_reg", 0x0B, 0x0, 0xe9c62000, 0x0},
	{"syscfg2npu_cfg_axi4_64_r", 0x02, "npu_reg", 0x0B, 0x1, 0x0, 0x0},
	{"syscfg2npu_cfg_axi4_64_w", 0x03, "npu_nic_cfg_axi4_64", 0x0A, 0x0, 0xe9c00000, 0xe9c00000},
	{"syscfg2npu_cfg_axi4_64_w", 0x03, "npu_nic_cfg_axi4_64", 0x0A, 0x1, 0xe9800000, 0xe9800000},
	{"syscfg2npu_cfg_axi4_64_w", 0x03, "npu_nic_cfg_axi4_64", 0x0A, 0x2, 0xe9000000, 0xe9000000},
	{"syscfg2npu_cfg_axi4_64_w", 0x03, "npu_reg", 0x0B, 0x0, 0xe9c62000, 0x0},
	{"syscfg2npu_cfg_axi4_64_w", 0x03, "npu_reg", 0x0B, 0x1, 0x0, 0x0},
	{"tbu0_npu_data_axi4_128_r", 0x04, "npu2main_data_p0_axi4_128_r", 0x0, 0x0, 0xc0000000, 0xc0000000},
	{"tbu0_npu_data_axi4_128_r", 0x04, "npu2main_data_p0_axi4_128_r", 0x0, 0x1, 0x800000000, 0x800000000},
	{"tbu0_npu_data_axi4_128_r", 0x04, "npu2main_data_p0_axi4_128_r", 0x0, 0x2, 0x10c0000000, 0xc0000000},
	{"tbu0_npu_data_axi4_128_r", 0x04, "npu2main_data_p0_axi4_128_r", 0x0, 0x3, 0x1800000000, 0x800000000},
	{"tbu0_npu_data_axi4_128_r", 0x04, "npu2main_data_p0_axi4_128_r", 0x0, 0x4, 0x20c0000000, 0xc0000000},
	{"tbu0_npu_data_axi4_128_r", 0x04, "npu2main_data_p0_axi4_128_r", 0x0, 0x5, 0x2800000000, 0x800000000},
	{"tbu0_npu_data_axi4_128_r", 0x04, "npu2main_data_p0_axi4_128_r", 0x0, 0x6, 0x0, 0x0},
	{"tbu0_npu_data_axi4_128_r", 0x04, "npu2main_data_p0_axi4_128_r", 0x0, 0x7, 0x1000000000, 0x0},
	{"tbu0_npu_data_axi4_128_r", 0x04, "npu2main_data_p0_axi4_128_r", 0x0, 0x8, 0x2000000000, 0x0},
	{"tbu0_npu_data_axi4_128_r", 0x04, "npu2main_data_p0_axi4_128_r", 0x0, 0x9, 0x0, 0x0},
	{"tbu0_npu_data_axi4_128_r", 0x04, "npu2main_data_p1_axi4_128_r", 0x02, 0x0, 0xc0000080, 0xc0000080},
	{"tbu0_npu_data_axi4_128_r", 0x04, "npu2main_data_p1_axi4_128_r", 0x02, 0x1, 0x800000080, 0x800000080},
	{"tbu0_npu_data_axi4_128_r", 0x04, "npu2main_data_p1_axi4_128_r", 0x02, 0x2, 0x10c0000100, 0xc0000100},
	{"tbu0_npu_data_axi4_128_r", 0x04, "npu2main_data_p1_axi4_128_r", 0x02, 0x3, 0x1800000100, 0x800000100},
	{"tbu0_npu_data_axi4_128_r", 0x04, "npu2main_data_p1_axi4_128_r", 0x02, 0x4, 0x20c0000200, 0xc0000200},
	{"tbu0_npu_data_axi4_128_r", 0x04, "npu2main_data_p1_axi4_128_r", 0x02, 0x5, 0x2800000200, 0x800000200},
	{"tbu0_npu_data_axi4_128_r", 0x04, "npu2main_data_p1_axi4_128_r", 0x02, 0x6, 0x80, 0x80},
	{"tbu0_npu_data_axi4_128_r", 0x04, "npu2main_data_p1_axi4_128_r", 0x02, 0x7, 0x1000000100, 0x100},
	{"tbu0_npu_data_axi4_128_r", 0x04, "npu2main_data_p1_axi4_128_r", 0x02, 0x8, 0x2000000200, 0x200},
	{"tbu0_npu_data_axi4_128_r", 0x04, "npu2main_data_p2_axi4_128_r", 0x04, 0x0, 0xc0000100, 0xc0000100},
	{"tbu0_npu_data_axi4_128_r", 0x04, "npu2main_data_p2_axi4_128_r", 0x04, 0x1, 0x800000100, 0x800000100},
	{"tbu0_npu_data_axi4_128_r", 0x04, "npu2main_data_p2_axi4_128_r", 0x04, 0x2, 0x10c0000200, 0xc0000200},
	{"tbu0_npu_data_axi4_128_r", 0x04, "npu2main_data_p2_axi4_128_r", 0x04, 0x3, 0x1800000200, 0x800000200},
	{"tbu0_npu_data_axi4_128_r", 0x04, "npu2main_data_p2_axi4_128_r", 0x04, 0x4, 0x20c0000400, 0xc0000400},
	{"tbu0_npu_data_axi4_128_r", 0x04, "npu2main_data_p2_axi4_128_r", 0x04, 0x5, 0x2800000400, 0x800000400},
	{"tbu0_npu_data_axi4_128_r", 0x04, "npu2main_data_p2_axi4_128_r", 0x04, 0x6, 0x100, 0x100},
	{"tbu0_npu_data_axi4_128_r", 0x04, "npu2main_data_p2_axi4_128_r", 0x04, 0x7, 0x1000000200, 0x200},
	{"tbu0_npu_data_axi4_128_r", 0x04, "npu2main_data_p2_axi4_128_r", 0x04, 0x8, 0x2000000400, 0x400},
	{"tbu0_npu_data_axi4_128_r", 0x04, "npu2main_data_p3_axi4_128_r", 0x06, 0x0, 0xc0000180, 0xc0000180},
	{"tbu0_npu_data_axi4_128_r", 0x04, "npu2main_data_p3_axi4_128_r", 0x06, 0x1, 0x800000180, 0x800000180},
	{"tbu0_npu_data_axi4_128_r", 0x04, "npu2main_data_p3_axi4_128_r", 0x06, 0x2, 0x10c0000300, 0xc0000300},
	{"tbu0_npu_data_axi4_128_r", 0x04, "npu2main_data_p3_axi4_128_r", 0x06, 0x3, 0x1800000300, 0x800000300},
	{"tbu0_npu_data_axi4_128_r", 0x04, "npu2main_data_p3_axi4_128_r", 0x06, 0x4, 0x20c0000600, 0xc0000600},
	{"tbu0_npu_data_axi4_128_r", 0x04, "npu2main_data_p3_axi4_128_r", 0x06, 0x5, 0x2800000600, 0x800000600},
	{"tbu0_npu_data_axi4_128_r", 0x04, "npu2main_data_p3_axi4_128_r", 0x06, 0x6, 0x180, 0x180},
	{"tbu0_npu_data_axi4_128_r", 0x04, "npu2main_data_p3_axi4_128_r", 0x06, 0x7, 0x1000000300, 0x300},
	{"tbu0_npu_data_axi4_128_r", 0x04, "npu2main_data_p3_axi4_128_r", 0x06, 0x8, 0x2000000600, 0x600},
	{"tbu0_npu_data_axi4_128_r", 0x04, "npu2ocm_data_axi4_256_r", 0x08, 0x0, 0x840400000, 0x840400000},
	{"tbu0_npu_data_axi4_128_r", 0x04, "npu2ocm_data_axi4_256_r", 0x08, 0x1, 0x1840400000, 0x840400000},
	{"tbu0_npu_data_axi4_128_r", 0x04, "npu2ocm_data_axi4_256_r", 0x08, 0x2, 0x2840400000, 0x840400000},
	{"tbu0_npu_data_axi4_128_r", 0x04, "npu2ocm_data_axi4_256_r", 0x08, 0x3, 0x840000000, 0x840000000},
	{"tbu0_npu_data_axi4_128_r", 0x04, "npu2ocm_data_axi4_256_r", 0x08, 0x4, 0x1840000000, 0x840000000},
	{"tbu0_npu_data_axi4_128_r", 0x04, "npu2ocm_data_axi4_256_r", 0x08, 0x5, 0x2840000000, 0x840000000},
	{"tbu0_npu_data_axi4_128_w", 0x05, "npu2main_data_p0_axi4_128_w", 0x01, 0x0, 0xc0000000, 0xc0000000},
	{"tbu0_npu_data_axi4_128_w", 0x05, "npu2main_data_p0_axi4_128_w", 0x01, 0x1, 0x800000000, 0x800000000},
	{"tbu0_npu_data_axi4_128_w", 0x05, "npu2main_data_p0_axi4_128_w", 0x01, 0x2, 0x10c0000000, 0xc0000000},
	{"tbu0_npu_data_axi4_128_w", 0x05, "npu2main_data_p0_axi4_128_w", 0x01, 0x3, 0x1800000000, 0x800000000},
	{"tbu0_npu_data_axi4_128_w", 0x05, "npu2main_data_p0_axi4_128_w", 0x01, 0x4, 0x20c0000000, 0xc0000000},
	{"tbu0_npu_data_axi4_128_w", 0x05, "npu2main_data_p0_axi4_128_w", 0x01, 0x5, 0x2800000000, 0x800000000},
	{"tbu0_npu_data_axi4_128_w", 0x05, "npu2main_data_p0_axi4_128_w", 0x01, 0x6, 0x0, 0x0},
	{"tbu0_npu_data_axi4_128_w", 0x05, "npu2main_data_p0_axi4_128_w", 0x01, 0x7, 0x1000000000, 0x0},
	{"tbu0_npu_data_axi4_128_w", 0x05, "npu2main_data_p0_axi4_128_w", 0x01, 0x8, 0x2000000000, 0x0},
	{"tbu0_npu_data_axi4_128_w", 0x05, "npu2main_data_p0_axi4_128_w", 0x01, 0x9, 0x0, 0x0},
	{"tbu0_npu_data_axi4_128_w", 0x05, "npu2main_data_p1_axi4_128_w", 0x03, 0x0, 0xc0000080, 0xc0000080},
	{"tbu0_npu_data_axi4_128_w", 0x05, "npu2main_data_p1_axi4_128_w", 0x03, 0x1, 0x800000080, 0x800000080},
	{"tbu0_npu_data_axi4_128_w", 0x05, "npu2main_data_p1_axi4_128_w", 0x03, 0x2, 0x10c0000100, 0xc0000100},
	{"tbu0_npu_data_axi4_128_w", 0x05, "npu2main_data_p1_axi4_128_w", 0x03, 0x3, 0x1800000100, 0x800000100},
	{"tbu0_npu_data_axi4_128_w", 0x05, "npu2main_data_p1_axi4_128_w", 0x03, 0x4, 0x20c0000200, 0xc0000200},
	{"tbu0_npu_data_axi4_128_w", 0x05, "npu2main_data_p1_axi4_128_w", 0x03, 0x5, 0x2800000200, 0x800000200},
	{"tbu0_npu_data_axi4_128_w", 0x05, "npu2main_data_p1_axi4_128_w", 0x03, 0x6, 0x80, 0x80},
	{"tbu0_npu_data_axi4_128_w", 0x05, "npu2main_data_p1_axi4_128_w", 0x03, 0x7, 0x1000000100, 0x100},
	{"tbu0_npu_data_axi4_128_w", 0x05, "npu2main_data_p1_axi4_128_w", 0x03, 0x8, 0x2000000200, 0x200},
	{"tbu0_npu_data_axi4_128_w", 0x05, "npu2main_data_p2_axi4_128_w", 0x05, 0x0, 0xc0000100, 0xc0000100},
	{"tbu0_npu_data_axi4_128_w", 0x05, "npu2main_data_p2_axi4_128_w", 0x05, 0x1, 0x800000100, 0x800000100},
	{"tbu0_npu_data_axi4_128_w", 0x05, "npu2main_data_p2_axi4_128_w", 0x05, 0x2, 0x10c0000200, 0xc0000200},
	{"tbu0_npu_data_axi4_128_w", 0x05, "npu2main_data_p2_axi4_128_w", 0x05, 0x3, 0x1800000200, 0x800000200},
	{"tbu0_npu_data_axi4_128_w", 0x05, "npu2main_data_p2_axi4_128_w", 0x05, 0x4, 0x20c0000400, 0xc0000400},
	{"tbu0_npu_data_axi4_128_w", 0x05, "npu2main_data_p2_axi4_128_w", 0x05, 0x5, 0x2800000400, 0x800000400},
	{"tbu0_npu_data_axi4_128_w", 0x05, "npu2main_data_p2_axi4_128_w", 0x05, 0x6, 0x100, 0x100},
	{"tbu0_npu_data_axi4_128_w", 0x05, "npu2main_data_p2_axi4_128_w", 0x05, 0x7, 0x1000000200, 0x200},
	{"tbu0_npu_data_axi4_128_w", 0x05, "npu2main_data_p2_axi4_128_w", 0x05, 0x8, 0x2000000400, 0x400},
	{"tbu0_npu_data_axi4_128_w", 0x05, "npu2main_data_p3_axi4_128_w", 0x07, 0x0, 0xc0000180, 0xc0000180},
	{"tbu0_npu_data_axi4_128_w", 0x05, "npu2main_data_p3_axi4_128_w", 0x07, 0x1, 0x800000180, 0x800000180},
	{"tbu0_npu_data_axi4_128_w", 0x05, "npu2main_data_p3_axi4_128_w", 0x07, 0x2, 0x10c0000300, 0xc0000300},
	{"tbu0_npu_data_axi4_128_w", 0x05, "npu2main_data_p3_axi4_128_w", 0x07, 0x3, 0x1800000300, 0x800000300},
	{"tbu0_npu_data_axi4_128_w", 0x05, "npu2main_data_p3_axi4_128_w", 0x07, 0x4, 0x20c0000600, 0xc0000600},
	{"tbu0_npu_data_axi4_128_w", 0x05, "npu2main_data_p3_axi4_128_w", 0x07, 0x5, 0x2800000600, 0x800000600},
	{"tbu0_npu_data_axi4_128_w", 0x05, "npu2main_data_p3_axi4_128_w", 0x07, 0x6, 0x180, 0x180},
	{"tbu0_npu_data_axi4_128_w", 0x05, "npu2main_data_p3_axi4_128_w", 0x07, 0x7, 0x1000000300, 0x300},
	{"tbu0_npu_data_axi4_128_w", 0x05, "npu2main_data_p3_axi4_128_w", 0x07, 0x8, 0x2000000600, 0x600},
	{"tbu0_npu_data_axi4_128_w", 0x05, "npu2ocm_data_axi4_256_w", 0x09, 0x0, 0x840400000, 0x840400000},
	{"tbu0_npu_data_axi4_128_w", 0x05, "npu2ocm_data_axi4_256_w", 0x09, 0x1, 0x1840400000, 0x840400000},
	{"tbu0_npu_data_axi4_128_w", 0x05, "npu2ocm_data_axi4_256_w", 0x09, 0x2, 0x2840400000, 0x840400000},
	{"tbu0_npu_data_axi4_128_w", 0x05, "npu2ocm_data_axi4_256_w", 0x09, 0x3, 0x840000000, 0x840000000},
	{"tbu0_npu_data_axi4_128_w", 0x05, "npu2ocm_data_axi4_256_w", 0x09, 0x4, 0x1840000000, 0x840000000},
	{"tbu0_npu_data_axi4_128_w", 0x05, "npu2ocm_data_axi4_256_w", 0x09, 0x5, 0x2840000000, 0x840000000},
	{"tbu1_npu_data_axi4_128_r", 0x06, "npu2main_data_p0_axi4_128_r", 0x0, 0x0, 0xc0000000, 0xc0000000},
	{"tbu1_npu_data_axi4_128_r", 0x06, "npu2main_data_p0_axi4_128_r", 0x0, 0x1, 0x800000000, 0x800000000},
	{"tbu1_npu_data_axi4_128_r", 0x06, "npu2main_data_p0_axi4_128_r", 0x0, 0x2, 0x10c0000000, 0xc0000000},
	{"tbu1_npu_data_axi4_128_r", 0x06, "npu2main_data_p0_axi4_128_r", 0x0, 0x3, 0x1800000000, 0x800000000},
	{"tbu1_npu_data_axi4_128_r", 0x06, "npu2main_data_p0_axi4_128_r", 0x0, 0x4, 0x20c0000000, 0xc0000000},
	{"tbu1_npu_data_axi4_128_r", 0x06, "npu2main_data_p0_axi4_128_r", 0x0, 0x5, 0x2800000000, 0x800000000},
	{"tbu1_npu_data_axi4_128_r", 0x06, "npu2main_data_p0_axi4_128_r", 0x0, 0x6, 0x0, 0x0},
	{"tbu1_npu_data_axi4_128_r", 0x06, "npu2main_data_p0_axi4_128_r", 0x0, 0x7, 0x1000000000, 0x0},
	{"tbu1_npu_data_axi4_128_r", 0x06, "npu2main_data_p0_axi4_128_r", 0x0, 0x8, 0x2000000000, 0x0},
	{"tbu1_npu_data_axi4_128_r", 0x06, "npu2main_data_p0_axi4_128_r", 0x0, 0x9, 0x0, 0x0},
	{"tbu1_npu_data_axi4_128_r", 0x06, "npu2main_data_p1_axi4_128_r", 0x02, 0x0, 0xc0000080, 0xc0000080},
	{"tbu1_npu_data_axi4_128_r", 0x06, "npu2main_data_p1_axi4_128_r", 0x02, 0x1, 0x800000080, 0x800000080},
	{"tbu1_npu_data_axi4_128_r", 0x06, "npu2main_data_p1_axi4_128_r", 0x02, 0x2, 0x10c0000100, 0xc0000100},
	{"tbu1_npu_data_axi4_128_r", 0x06, "npu2main_data_p1_axi4_128_r", 0x02, 0x3, 0x1800000100, 0x800000100},
	{"tbu1_npu_data_axi4_128_r", 0x06, "npu2main_data_p1_axi4_128_r", 0x02, 0x4, 0x20c0000200, 0xc0000200},
	{"tbu1_npu_data_axi4_128_r", 0x06, "npu2main_data_p1_axi4_128_r", 0x02, 0x5, 0x2800000200, 0x800000200},
	{"tbu1_npu_data_axi4_128_r", 0x06, "npu2main_data_p1_axi4_128_r", 0x02, 0x6, 0x80, 0x80},
	{"tbu1_npu_data_axi4_128_r", 0x06, "npu2main_data_p1_axi4_128_r", 0x02, 0x7, 0x1000000100, 0x100},
	{"tbu1_npu_data_axi4_128_r", 0x06, "npu2main_data_p1_axi4_128_r", 0x02, 0x8, 0x2000000200, 0x200},
	{"tbu1_npu_data_axi4_128_r", 0x06, "npu2main_data_p2_axi4_128_r", 0x04, 0x0, 0xc0000100, 0xc0000100},
	{"tbu1_npu_data_axi4_128_r", 0x06, "npu2main_data_p2_axi4_128_r", 0x04, 0x1, 0x800000100, 0x800000100},
	{"tbu1_npu_data_axi4_128_r", 0x06, "npu2main_data_p2_axi4_128_r", 0x04, 0x2, 0x10c0000200, 0xc0000200},
	{"tbu1_npu_data_axi4_128_r", 0x06, "npu2main_data_p2_axi4_128_r", 0x04, 0x3, 0x1800000200, 0x800000200},
	{"tbu1_npu_data_axi4_128_r", 0x06, "npu2main_data_p2_axi4_128_r", 0x04, 0x4, 0x20c0000400, 0xc0000400},
	{"tbu1_npu_data_axi4_128_r", 0x06, "npu2main_data_p2_axi4_128_r", 0x04, 0x5, 0x2800000400, 0x800000400},
	{"tbu1_npu_data_axi4_128_r", 0x06, "npu2main_data_p2_axi4_128_r", 0x04, 0x6, 0x100, 0x100},
	{"tbu1_npu_data_axi4_128_r", 0x06, "npu2main_data_p2_axi4_128_r", 0x04, 0x7, 0x1000000200, 0x200},
	{"tbu1_npu_data_axi4_128_r", 0x06, "npu2main_data_p2_axi4_128_r", 0x04, 0x8, 0x2000000400, 0x400},
	{"tbu1_npu_data_axi4_128_r", 0x06, "npu2main_data_p3_axi4_128_r", 0x06, 0x0, 0xc0000180, 0xc0000180},
	{"tbu1_npu_data_axi4_128_r", 0x06, "npu2main_data_p3_axi4_128_r", 0x06, 0x1, 0x800000180, 0x800000180},
	{"tbu1_npu_data_axi4_128_r", 0x06, "npu2main_data_p3_axi4_128_r", 0x06, 0x2, 0x10c0000300, 0xc0000300},
	{"tbu1_npu_data_axi4_128_r", 0x06, "npu2main_data_p3_axi4_128_r", 0x06, 0x3, 0x1800000300, 0x800000300},
	{"tbu1_npu_data_axi4_128_r", 0x06, "npu2main_data_p3_axi4_128_r", 0x06, 0x4, 0x20c0000600, 0xc0000600},
	{"tbu1_npu_data_axi4_128_r", 0x06, "npu2main_data_p3_axi4_128_r", 0x06, 0x5, 0x2800000600, 0x800000600},
	{"tbu1_npu_data_axi4_128_r", 0x06, "npu2main_data_p3_axi4_128_r", 0x06, 0x6, 0x180, 0x180},
	{"tbu1_npu_data_axi4_128_r", 0x06, "npu2main_data_p3_axi4_128_r", 0x06, 0x7, 0x1000000300, 0x300},
	{"tbu1_npu_data_axi4_128_r", 0x06, "npu2main_data_p3_axi4_128_r", 0x06, 0x8, 0x2000000600, 0x600},
	{"tbu1_npu_data_axi4_128_r", 0x06, "npu2ocm_data_axi4_256_r", 0x08, 0x0, 0x840400000, 0x840400000},
	{"tbu1_npu_data_axi4_128_r", 0x06, "npu2ocm_data_axi4_256_r", 0x08, 0x1, 0x1840400000, 0x840400000},
	{"tbu1_npu_data_axi4_128_r", 0x06, "npu2ocm_data_axi4_256_r", 0x08, 0x2, 0x2840400000, 0x840400000},
	{"tbu1_npu_data_axi4_128_r", 0x06, "npu2ocm_data_axi4_256_r", 0x08, 0x3, 0x840000000, 0x840000000},
	{"tbu1_npu_data_axi4_128_r", 0x06, "npu2ocm_data_axi4_256_r", 0x08, 0x4, 0x1840000000, 0x840000000},
	{"tbu1_npu_data_axi4_128_r", 0x06, "npu2ocm_data_axi4_256_r", 0x08, 0x5, 0x2840000000, 0x840000000},
	{"tbu1_npu_data_axi4_128_w", 0x07, "npu2main_data_p0_axi4_128_w", 0x01, 0x0, 0xc0000000, 0xc0000000},
	{"tbu1_npu_data_axi4_128_w", 0x07, "npu2main_data_p0_axi4_128_w", 0x01, 0x1, 0x800000000, 0x800000000},
	{"tbu1_npu_data_axi4_128_w", 0x07, "npu2main_data_p0_axi4_128_w", 0x01, 0x2, 0x10c0000000, 0xc0000000},
	{"tbu1_npu_data_axi4_128_w", 0x07, "npu2main_data_p0_axi4_128_w", 0x01, 0x3, 0x1800000000, 0x800000000},
	{"tbu1_npu_data_axi4_128_w", 0x07, "npu2main_data_p0_axi4_128_w", 0x01, 0x4, 0x20c0000000, 0xc0000000},
	{"tbu1_npu_data_axi4_128_w", 0x07, "npu2main_data_p0_axi4_128_w", 0x01, 0x5, 0x2800000000, 0x800000000},
	{"tbu1_npu_data_axi4_128_w", 0x07, "npu2main_data_p0_axi4_128_w", 0x01, 0x6, 0x0, 0x0},
	{"tbu1_npu_data_axi4_128_w", 0x07, "npu2main_data_p0_axi4_128_w", 0x01, 0x7, 0x1000000000, 0x0},
	{"tbu1_npu_data_axi4_128_w", 0x07, "npu2main_data_p0_axi4_128_w", 0x01, 0x8, 0x2000000000, 0x0},
	{"tbu1_npu_data_axi4_128_w", 0x07, "npu2main_data_p0_axi4_128_w", 0x01, 0x9, 0x0, 0x0},
	{"tbu1_npu_data_axi4_128_w", 0x07, "npu2main_data_p1_axi4_128_w", 0x03, 0x0, 0xc0000080, 0xc0000080},
	{"tbu1_npu_data_axi4_128_w", 0x07, "npu2main_data_p1_axi4_128_w", 0x03, 0x1, 0x800000080, 0x800000080},
	{"tbu1_npu_data_axi4_128_w", 0x07, "npu2main_data_p1_axi4_128_w", 0x03, 0x2, 0x10c0000100, 0xc0000100},
	{"tbu1_npu_data_axi4_128_w", 0x07, "npu2main_data_p1_axi4_128_w", 0x03, 0x3, 0x1800000100, 0x800000100},
	{"tbu1_npu_data_axi4_128_w", 0x07, "npu2main_data_p1_axi4_128_w", 0x03, 0x4, 0x20c0000200, 0xc0000200},
	{"tbu1_npu_data_axi4_128_w", 0x07, "npu2main_data_p1_axi4_128_w", 0x03, 0x5, 0x2800000200, 0x800000200},
	{"tbu1_npu_data_axi4_128_w", 0x07, "npu2main_data_p1_axi4_128_w", 0x03, 0x6, 0x80, 0x80},
	{"tbu1_npu_data_axi4_128_w", 0x07, "npu2main_data_p1_axi4_128_w", 0x03, 0x7, 0x1000000100, 0x100},
	{"tbu1_npu_data_axi4_128_w", 0x07, "npu2main_data_p1_axi4_128_w", 0x03, 0x8, 0x2000000200, 0x200},
	{"tbu1_npu_data_axi4_128_w", 0x07, "npu2main_data_p2_axi4_128_w", 0x05, 0x0, 0xc0000100, 0xc0000100},
	{"tbu1_npu_data_axi4_128_w", 0x07, "npu2main_data_p2_axi4_128_w", 0x05, 0x1, 0x800000100, 0x800000100},
	{"tbu1_npu_data_axi4_128_w", 0x07, "npu2main_data_p2_axi4_128_w", 0x05, 0x2, 0x10c0000200, 0xc0000200},
	{"tbu1_npu_data_axi4_128_w", 0x07, "npu2main_data_p2_axi4_128_w", 0x05, 0x3, 0x1800000200, 0x800000200},
	{"tbu1_npu_data_axi4_128_w", 0x07, "npu2main_data_p2_axi4_128_w", 0x05, 0x4, 0x20c0000400, 0xc0000400},
	{"tbu1_npu_data_axi4_128_w", 0x07, "npu2main_data_p2_axi4_128_w", 0x05, 0x5, 0x2800000400, 0x800000400},
	{"tbu1_npu_data_axi4_128_w", 0x07, "npu2main_data_p2_axi4_128_w", 0x05, 0x6, 0x100, 0x100},
	{"tbu1_npu_data_axi4_128_w", 0x07, "npu2main_data_p2_axi4_128_w", 0x05, 0x7, 0x1000000200, 0x200},
	{"tbu1_npu_data_axi4_128_w", 0x07, "npu2main_data_p2_axi4_128_w", 0x05, 0x8, 0x2000000400, 0x400},
	{"tbu1_npu_data_axi4_128_w", 0x07, "npu2main_data_p3_axi4_128_w", 0x07, 0x0, 0xc0000180, 0xc0000180},
	{"tbu1_npu_data_axi4_128_w", 0x07, "npu2main_data_p3_axi4_128_w", 0x07, 0x1, 0x800000180, 0x800000180},
	{"tbu1_npu_data_axi4_128_w", 0x07, "npu2main_data_p3_axi4_128_w", 0x07, 0x2, 0x10c0000300, 0xc0000300},
	{"tbu1_npu_data_axi4_128_w", 0x07, "npu2main_data_p3_axi4_128_w", 0x07, 0x3, 0x1800000300, 0x800000300},
	{"tbu1_npu_data_axi4_128_w", 0x07, "npu2main_data_p3_axi4_128_w", 0x07, 0x4, 0x20c0000600, 0xc0000600},
	{"tbu1_npu_data_axi4_128_w", 0x07, "npu2main_data_p3_axi4_128_w", 0x07, 0x5, 0x2800000600, 0x800000600},
	{"tbu1_npu_data_axi4_128_w", 0x07, "npu2main_data_p3_axi4_128_w", 0x07, 0x6, 0x180, 0x180},
	{"tbu1_npu_data_axi4_128_w", 0x07, "npu2main_data_p3_axi4_128_w", 0x07, 0x7, 0x1000000300, 0x300},
	{"tbu1_npu_data_axi4_128_w", 0x07, "npu2main_data_p3_axi4_128_w", 0x07, 0x8, 0x2000000600, 0x600},
	{"tbu1_npu_data_axi4_128_w", 0x07, "npu2ocm_data_axi4_256_w", 0x09, 0x0, 0x840400000, 0x840400000},
	{"tbu1_npu_data_axi4_128_w", 0x07, "npu2ocm_data_axi4_256_w", 0x09, 0x1, 0x1840400000, 0x840400000},
	{"tbu1_npu_data_axi4_128_w", 0x07, "npu2ocm_data_axi4_256_w", 0x09, 0x2, 0x2840400000, 0x840400000},
	{"tbu1_npu_data_axi4_128_w", 0x07, "npu2ocm_data_axi4_256_w", 0x09, 0x3, 0x840000000, 0x840000000},
	{"tbu1_npu_data_axi4_128_w", 0x07, "npu2ocm_data_axi4_256_w", 0x09, 0x4, 0x1840000000, 0x840000000},
	{"tbu1_npu_data_axi4_128_w", 0x07, "npu2ocm_data_axi4_256_w", 0x09, 0x5, 0x2840000000, 0x840000000},
	{"tbu2_npu_data_axi4_128_r", 0x08, "npu2main_data_p0_axi4_128_r", 0x0, 0x0, 0xc0000000, 0xc0000000},
	{"tbu2_npu_data_axi4_128_r", 0x08, "npu2main_data_p0_axi4_128_r", 0x0, 0x1, 0x800000000, 0x800000000},
	{"tbu2_npu_data_axi4_128_r", 0x08, "npu2main_data_p0_axi4_128_r", 0x0, 0x2, 0x10c0000000, 0xc0000000},
	{"tbu2_npu_data_axi4_128_r", 0x08, "npu2main_data_p0_axi4_128_r", 0x0, 0x3, 0x1800000000, 0x800000000},
	{"tbu2_npu_data_axi4_128_r", 0x08, "npu2main_data_p0_axi4_128_r", 0x0, 0x4, 0x20c0000000, 0xc0000000},
	{"tbu2_npu_data_axi4_128_r", 0x08, "npu2main_data_p0_axi4_128_r", 0x0, 0x5, 0x2800000000, 0x800000000},
	{"tbu2_npu_data_axi4_128_r", 0x08, "npu2main_data_p0_axi4_128_r", 0x0, 0x6, 0x0, 0x0},
	{"tbu2_npu_data_axi4_128_r", 0x08, "npu2main_data_p0_axi4_128_r", 0x0, 0x7, 0x1000000000, 0x0},
	{"tbu2_npu_data_axi4_128_r", 0x08, "npu2main_data_p0_axi4_128_r", 0x0, 0x8, 0x2000000000, 0x0},
	{"tbu2_npu_data_axi4_128_r", 0x08, "npu2main_data_p0_axi4_128_r", 0x0, 0x9, 0x0, 0x0},
	{"tbu2_npu_data_axi4_128_r", 0x08, "npu2main_data_p1_axi4_128_r", 0x02, 0x0, 0xc0000080, 0xc0000080},
	{"tbu2_npu_data_axi4_128_r", 0x08, "npu2main_data_p1_axi4_128_r", 0x02, 0x1, 0x800000080, 0x800000080},
	{"tbu2_npu_data_axi4_128_r", 0x08, "npu2main_data_p1_axi4_128_r", 0x02, 0x2, 0x10c0000100, 0xc0000100},
	{"tbu2_npu_data_axi4_128_r", 0x08, "npu2main_data_p1_axi4_128_r", 0x02, 0x3, 0x1800000100, 0x800000100},
	{"tbu2_npu_data_axi4_128_r", 0x08, "npu2main_data_p1_axi4_128_r", 0x02, 0x4, 0x20c0000200, 0xc0000200},
	{"tbu2_npu_data_axi4_128_r", 0x08, "npu2main_data_p1_axi4_128_r", 0x02, 0x5, 0x2800000200, 0x800000200},
	{"tbu2_npu_data_axi4_128_r", 0x08, "npu2main_data_p1_axi4_128_r", 0x02, 0x6, 0x80, 0x80},
	{"tbu2_npu_data_axi4_128_r", 0x08, "npu2main_data_p1_axi4_128_r", 0x02, 0x7, 0x1000000100, 0x100},
	{"tbu2_npu_data_axi4_128_r", 0x08, "npu2main_data_p1_axi4_128_r", 0x02, 0x8, 0x2000000200, 0x200},
	{"tbu2_npu_data_axi4_128_r", 0x08, "npu2main_data_p2_axi4_128_r", 0x04, 0x0, 0xc0000100, 0xc0000100},
	{"tbu2_npu_data_axi4_128_r", 0x08, "npu2main_data_p2_axi4_128_r", 0x04, 0x1, 0x800000100, 0x800000100},
	{"tbu2_npu_data_axi4_128_r", 0x08, "npu2main_data_p2_axi4_128_r", 0x04, 0x2, 0x10c0000200, 0xc0000200},
	{"tbu2_npu_data_axi4_128_r", 0x08, "npu2main_data_p2_axi4_128_r", 0x04, 0x3, 0x1800000200, 0x800000200},
	{"tbu2_npu_data_axi4_128_r", 0x08, "npu2main_data_p2_axi4_128_r", 0x04, 0x4, 0x20c0000400, 0xc0000400},
	{"tbu2_npu_data_axi4_128_r", 0x08, "npu2main_data_p2_axi4_128_r", 0x04, 0x5, 0x2800000400, 0x800000400},
	{"tbu2_npu_data_axi4_128_r", 0x08, "npu2main_data_p2_axi4_128_r", 0x04, 0x6, 0x100, 0x100},
	{"tbu2_npu_data_axi4_128_r", 0x08, "npu2main_data_p2_axi4_128_r", 0x04, 0x7, 0x1000000200, 0x200},
	{"tbu2_npu_data_axi4_128_r", 0x08, "npu2main_data_p2_axi4_128_r", 0x04, 0x8, 0x2000000400, 0x400},
	{"tbu2_npu_data_axi4_128_r", 0x08, "npu2main_data_p3_axi4_128_r", 0x06, 0x0, 0xc0000180, 0xc0000180},
	{"tbu2_npu_data_axi4_128_r", 0x08, "npu2main_data_p3_axi4_128_r", 0x06, 0x1, 0x800000180, 0x800000180},
	{"tbu2_npu_data_axi4_128_r", 0x08, "npu2main_data_p3_axi4_128_r", 0x06, 0x2, 0x10c0000300, 0xc0000300},
	{"tbu2_npu_data_axi4_128_r", 0x08, "npu2main_data_p3_axi4_128_r", 0x06, 0x3, 0x1800000300, 0x800000300},
	{"tbu2_npu_data_axi4_128_r", 0x08, "npu2main_data_p3_axi4_128_r", 0x06, 0x4, 0x20c0000600, 0xc0000600},
	{"tbu2_npu_data_axi4_128_r", 0x08, "npu2main_data_p3_axi4_128_r", 0x06, 0x5, 0x2800000600, 0x800000600},
	{"tbu2_npu_data_axi4_128_r", 0x08, "npu2main_data_p3_axi4_128_r", 0x06, 0x6, 0x180, 0x180},
	{"tbu2_npu_data_axi4_128_r", 0x08, "npu2main_data_p3_axi4_128_r", 0x06, 0x7, 0x1000000300, 0x300},
	{"tbu2_npu_data_axi4_128_r", 0x08, "npu2main_data_p3_axi4_128_r", 0x06, 0x8, 0x2000000600, 0x600},
	{"tbu2_npu_data_axi4_128_r", 0x08, "npu2ocm_data_axi4_256_r", 0x08, 0x0, 0x840400000, 0x840400000},
	{"tbu2_npu_data_axi4_128_r", 0x08, "npu2ocm_data_axi4_256_r", 0x08, 0x1, 0x1840400000, 0x840400000},
	{"tbu2_npu_data_axi4_128_r", 0x08, "npu2ocm_data_axi4_256_r", 0x08, 0x2, 0x2840400000, 0x840400000},
	{"tbu2_npu_data_axi4_128_r", 0x08, "npu2ocm_data_axi4_256_r", 0x08, 0x3, 0x840000000, 0x840000000},
	{"tbu2_npu_data_axi4_128_r", 0x08, "npu2ocm_data_axi4_256_r", 0x08, 0x4, 0x1840000000, 0x840000000},
	{"tbu2_npu_data_axi4_128_r", 0x08, "npu2ocm_data_axi4_256_r", 0x08, 0x5, 0x2840000000, 0x840000000},
	{"tbu2_npu_data_axi4_128_w", 0x09, "npu2main_data_p0_axi4_128_w", 0x01, 0x0, 0xc0000000, 0xc0000000},
	{"tbu2_npu_data_axi4_128_w", 0x09, "npu2main_data_p0_axi4_128_w", 0x01, 0x1, 0x800000000, 0x800000000},
	{"tbu2_npu_data_axi4_128_w", 0x09, "npu2main_data_p0_axi4_128_w", 0x01, 0x2, 0x10c0000000, 0xc0000000},
	{"tbu2_npu_data_axi4_128_w", 0x09, "npu2main_data_p0_axi4_128_w", 0x01, 0x3, 0x1800000000, 0x800000000},
	{"tbu2_npu_data_axi4_128_w", 0x09, "npu2main_data_p0_axi4_128_w", 0x01, 0x4, 0x20c0000000, 0xc0000000},
	{"tbu2_npu_data_axi4_128_w", 0x09, "npu2main_data_p0_axi4_128_w", 0x01, 0x5, 0x2800000000, 0x800000000},
	{"tbu2_npu_data_axi4_128_w", 0x09, "npu2main_data_p0_axi4_128_w", 0x01, 0x6, 0x0, 0x0},
	{"tbu2_npu_data_axi4_128_w", 0x09, "npu2main_data_p0_axi4_128_w", 0x01, 0x7, 0x1000000000, 0x0},
	{"tbu2_npu_data_axi4_128_w", 0x09, "npu2main_data_p0_axi4_128_w", 0x01, 0x8, 0x2000000000, 0x0},
	{"tbu2_npu_data_axi4_128_w", 0x09, "npu2main_data_p0_axi4_128_w", 0x01, 0x9, 0x0, 0x0},
	{"tbu2_npu_data_axi4_128_w", 0x09, "npu2main_data_p1_axi4_128_w", 0x03, 0x0, 0xc0000080, 0xc0000080},
	{"tbu2_npu_data_axi4_128_w", 0x09, "npu2main_data_p1_axi4_128_w", 0x03, 0x1, 0x800000080, 0x800000080},
	{"tbu2_npu_data_axi4_128_w", 0x09, "npu2main_data_p1_axi4_128_w", 0x03, 0x2, 0x10c0000100, 0xc0000100},
	{"tbu2_npu_data_axi4_128_w", 0x09, "npu2main_data_p1_axi4_128_w", 0x03, 0x3, 0x1800000100, 0x800000100},
	{"tbu2_npu_data_axi4_128_w", 0x09, "npu2main_data_p1_axi4_128_w", 0x03, 0x4, 0x20c0000200, 0xc0000200},
	{"tbu2_npu_data_axi4_128_w", 0x09, "npu2main_data_p1_axi4_128_w", 0x03, 0x5, 0x2800000200, 0x800000200},
	{"tbu2_npu_data_axi4_128_w", 0x09, "npu2main_data_p1_axi4_128_w", 0x03, 0x6, 0x80, 0x80},
	{"tbu2_npu_data_axi4_128_w", 0x09, "npu2main_data_p1_axi4_128_w", 0x03, 0x7, 0x1000000100, 0x100},
	{"tbu2_npu_data_axi4_128_w", 0x09, "npu2main_data_p1_axi4_128_w", 0x03, 0x8, 0x2000000200, 0x200},
	{"tbu2_npu_data_axi4_128_w", 0x09, "npu2main_data_p2_axi4_128_w", 0x05, 0x0, 0xc0000100, 0xc0000100},
	{"tbu2_npu_data_axi4_128_w", 0x09, "npu2main_data_p2_axi4_128_w", 0x05, 0x1, 0x800000100, 0x800000100},
	{"tbu2_npu_data_axi4_128_w", 0x09, "npu2main_data_p2_axi4_128_w", 0x05, 0x2, 0x10c0000200, 0xc0000200},
	{"tbu2_npu_data_axi4_128_w", 0x09, "npu2main_data_p2_axi4_128_w", 0x05, 0x3, 0x1800000200, 0x800000200},
	{"tbu2_npu_data_axi4_128_w", 0x09, "npu2main_data_p2_axi4_128_w", 0x05, 0x4, 0x20c0000400, 0xc0000400},
	{"tbu2_npu_data_axi4_128_w", 0x09, "npu2main_data_p2_axi4_128_w", 0x05, 0x5, 0x2800000400, 0x800000400},
	{"tbu2_npu_data_axi4_128_w", 0x09, "npu2main_data_p2_axi4_128_w", 0x05, 0x6, 0x100, 0x100},
	{"tbu2_npu_data_axi4_128_w", 0x09, "npu2main_data_p2_axi4_128_w", 0x05, 0x7, 0x1000000200, 0x200},
	{"tbu2_npu_data_axi4_128_w", 0x09, "npu2main_data_p2_axi4_128_w", 0x05, 0x8, 0x2000000400, 0x400},
	{"tbu2_npu_data_axi4_128_w", 0x09, "npu2main_data_p3_axi4_128_w", 0x07, 0x0, 0xc0000180, 0xc0000180},
	{"tbu2_npu_data_axi4_128_w", 0x09, "npu2main_data_p3_axi4_128_w", 0x07, 0x1, 0x800000180, 0x800000180},
	{"tbu2_npu_data_axi4_128_w", 0x09, "npu2main_data_p3_axi4_128_w", 0x07, 0x2, 0x10c0000300, 0xc0000300},
	{"tbu2_npu_data_axi4_128_w", 0x09, "npu2main_data_p3_axi4_128_w", 0x07, 0x3, 0x1800000300, 0x800000300},
	{"tbu2_npu_data_axi4_128_w", 0x09, "npu2main_data_p3_axi4_128_w", 0x07, 0x4, 0x20c0000600, 0xc0000600},
	{"tbu2_npu_data_axi4_128_w", 0x09, "npu2main_data_p3_axi4_128_w", 0x07, 0x5, 0x2800000600, 0x800000600},
	{"tbu2_npu_data_axi4_128_w", 0x09, "npu2main_data_p3_axi4_128_w", 0x07, 0x6, 0x180, 0x180},
	{"tbu2_npu_data_axi4_128_w", 0x09, "npu2main_data_p3_axi4_128_w", 0x07, 0x7, 0x1000000300, 0x300},
	{"tbu2_npu_data_axi4_128_w", 0x09, "npu2main_data_p3_axi4_128_w", 0x07, 0x8, 0x2000000600, 0x600},
	{"tbu2_npu_data_axi4_128_w", 0x09, "npu2ocm_data_axi4_256_w", 0x09, 0x0, 0x840400000, 0x840400000},
	{"tbu2_npu_data_axi4_128_w", 0x09, "npu2ocm_data_axi4_256_w", 0x09, 0x1, 0x1840400000, 0x840400000},
	{"tbu2_npu_data_axi4_128_w", 0x09, "npu2ocm_data_axi4_256_w", 0x09, 0x2, 0x2840400000, 0x840400000},
	{"tbu2_npu_data_axi4_128_w", 0x09, "npu2ocm_data_axi4_256_w", 0x09, 0x3, 0x840000000, 0x840000000},
	{"tbu2_npu_data_axi4_128_w", 0x09, "npu2ocm_data_axi4_256_w", 0x09, 0x4, 0x1840000000, 0x840000000},
	{"tbu2_npu_data_axi4_128_w", 0x09, "npu2ocm_data_axi4_256_w", 0x09, 0x5, 0x2840000000, 0x840000000},
	{"tbu3_npu_data_axi4_128_r", 0x0A, "npu2main_data_p0_axi4_128_r", 0x0, 0x0, 0xc0000000, 0xc0000000},
	{"tbu3_npu_data_axi4_128_r", 0x0A, "npu2main_data_p0_axi4_128_r", 0x0, 0x1, 0x800000000, 0x800000000},
	{"tbu3_npu_data_axi4_128_r", 0x0A, "npu2main_data_p0_axi4_128_r", 0x0, 0x2, 0x10c0000000, 0xc0000000},
	{"tbu3_npu_data_axi4_128_r", 0x0A, "npu2main_data_p0_axi4_128_r", 0x0, 0x3, 0x1800000000, 0x800000000},
	{"tbu3_npu_data_axi4_128_r", 0x0A, "npu2main_data_p0_axi4_128_r", 0x0, 0x4, 0x20c0000000, 0xc0000000},
	{"tbu3_npu_data_axi4_128_r", 0x0A, "npu2main_data_p0_axi4_128_r", 0x0, 0x5, 0x2800000000, 0x800000000},
	{"tbu3_npu_data_axi4_128_r", 0x0A, "npu2main_data_p0_axi4_128_r", 0x0, 0x6, 0x0, 0x0},
	{"tbu3_npu_data_axi4_128_r", 0x0A, "npu2main_data_p0_axi4_128_r", 0x0, 0x7, 0x1000000000, 0x0},
	{"tbu3_npu_data_axi4_128_r", 0x0A, "npu2main_data_p0_axi4_128_r", 0x0, 0x8, 0x2000000000, 0x0},
	{"tbu3_npu_data_axi4_128_r", 0x0A, "npu2main_data_p0_axi4_128_r", 0x0, 0x9, 0x0, 0x0},
	{"tbu3_npu_data_axi4_128_r", 0x0A, "npu2main_data_p1_axi4_128_r", 0x02, 0x0, 0xc0000080, 0xc0000080},
	{"tbu3_npu_data_axi4_128_r", 0x0A, "npu2main_data_p1_axi4_128_r", 0x02, 0x1, 0x800000080, 0x800000080},
	{"tbu3_npu_data_axi4_128_r", 0x0A, "npu2main_data_p1_axi4_128_r", 0x02, 0x2, 0x10c0000100, 0xc0000100},
	{"tbu3_npu_data_axi4_128_r", 0x0A, "npu2main_data_p1_axi4_128_r", 0x02, 0x3, 0x1800000100, 0x800000100},
	{"tbu3_npu_data_axi4_128_r", 0x0A, "npu2main_data_p1_axi4_128_r", 0x02, 0x4, 0x20c0000200, 0xc0000200},
	{"tbu3_npu_data_axi4_128_r", 0x0A, "npu2main_data_p1_axi4_128_r", 0x02, 0x5, 0x2800000200, 0x800000200},
	{"tbu3_npu_data_axi4_128_r", 0x0A, "npu2main_data_p1_axi4_128_r", 0x02, 0x6, 0x80, 0x80},
	{"tbu3_npu_data_axi4_128_r", 0x0A, "npu2main_data_p1_axi4_128_r", 0x02, 0x7, 0x1000000100, 0x100},
	{"tbu3_npu_data_axi4_128_r", 0x0A, "npu2main_data_p1_axi4_128_r", 0x02, 0x8, 0x2000000200, 0x200},
	{"tbu3_npu_data_axi4_128_r", 0x0A, "npu2main_data_p2_axi4_128_r", 0x04, 0x0, 0xc0000100, 0xc0000100},
	{"tbu3_npu_data_axi4_128_r", 0x0A, "npu2main_data_p2_axi4_128_r", 0x04, 0x1, 0x800000100, 0x800000100},
	{"tbu3_npu_data_axi4_128_r", 0x0A, "npu2main_data_p2_axi4_128_r", 0x04, 0x2, 0x10c0000200, 0xc0000200},
	{"tbu3_npu_data_axi4_128_r", 0x0A, "npu2main_data_p2_axi4_128_r", 0x04, 0x3, 0x1800000200, 0x800000200},
	{"tbu3_npu_data_axi4_128_r", 0x0A, "npu2main_data_p2_axi4_128_r", 0x04, 0x4, 0x20c0000400, 0xc0000400},
	{"tbu3_npu_data_axi4_128_r", 0x0A, "npu2main_data_p2_axi4_128_r", 0x04, 0x5, 0x2800000400, 0x800000400},
	{"tbu3_npu_data_axi4_128_r", 0x0A, "npu2main_data_p2_axi4_128_r", 0x04, 0x6, 0x100, 0x100},
	{"tbu3_npu_data_axi4_128_r", 0x0A, "npu2main_data_p2_axi4_128_r", 0x04, 0x7, 0x1000000200, 0x200},
	{"tbu3_npu_data_axi4_128_r", 0x0A, "npu2main_data_p2_axi4_128_r", 0x04, 0x8, 0x2000000400, 0x400},
	{"tbu3_npu_data_axi4_128_r", 0x0A, "npu2main_data_p3_axi4_128_r", 0x06, 0x0, 0xc0000180, 0xc0000180},
	{"tbu3_npu_data_axi4_128_r", 0x0A, "npu2main_data_p3_axi4_128_r", 0x06, 0x1, 0x800000180, 0x800000180},
	{"tbu3_npu_data_axi4_128_r", 0x0A, "npu2main_data_p3_axi4_128_r", 0x06, 0x2, 0x10c0000300, 0xc0000300},
	{"tbu3_npu_data_axi4_128_r", 0x0A, "npu2main_data_p3_axi4_128_r", 0x06, 0x3, 0x1800000300, 0x800000300},
	{"tbu3_npu_data_axi4_128_r", 0x0A, "npu2main_data_p3_axi4_128_r", 0x06, 0x4, 0x20c0000600, 0xc0000600},
	{"tbu3_npu_data_axi4_128_r", 0x0A, "npu2main_data_p3_axi4_128_r", 0x06, 0x5, 0x2800000600, 0x800000600},
	{"tbu3_npu_data_axi4_128_r", 0x0A, "npu2main_data_p3_axi4_128_r", 0x06, 0x6, 0x180, 0x180},
	{"tbu3_npu_data_axi4_128_r", 0x0A, "npu2main_data_p3_axi4_128_r", 0x06, 0x7, 0x1000000300, 0x300},
	{"tbu3_npu_data_axi4_128_r", 0x0A, "npu2main_data_p3_axi4_128_r", 0x06, 0x8, 0x2000000600, 0x600},
	{"tbu3_npu_data_axi4_128_r", 0x0A, "npu2ocm_data_axi4_256_r", 0x08, 0x0, 0x840400000, 0x840400000},
	{"tbu3_npu_data_axi4_128_r", 0x0A, "npu2ocm_data_axi4_256_r", 0x08, 0x1, 0x1840400000, 0x840400000},
	{"tbu3_npu_data_axi4_128_r", 0x0A, "npu2ocm_data_axi4_256_r", 0x08, 0x2, 0x2840400000, 0x840400000},
	{"tbu3_npu_data_axi4_128_r", 0x0A, "npu2ocm_data_axi4_256_r", 0x08, 0x3, 0x840000000, 0x840000000},
	{"tbu3_npu_data_axi4_128_r", 0x0A, "npu2ocm_data_axi4_256_r", 0x08, 0x4, 0x1840000000, 0x840000000},
	{"tbu3_npu_data_axi4_128_r", 0x0A, "npu2ocm_data_axi4_256_r", 0x08, 0x5, 0x2840000000, 0x840000000},
	{"tbu3_npu_data_axi4_128_w", 0x0B, "npu2main_data_p0_axi4_128_w", 0x01, 0x0, 0xc0000000, 0xc0000000},
	{"tbu3_npu_data_axi4_128_w", 0x0B, "npu2main_data_p0_axi4_128_w", 0x01, 0x1, 0x800000000, 0x800000000},
	{"tbu3_npu_data_axi4_128_w", 0x0B, "npu2main_data_p0_axi4_128_w", 0x01, 0x2, 0x10c0000000, 0xc0000000},
	{"tbu3_npu_data_axi4_128_w", 0x0B, "npu2main_data_p0_axi4_128_w", 0x01, 0x3, 0x1800000000, 0x800000000},
	{"tbu3_npu_data_axi4_128_w", 0x0B, "npu2main_data_p0_axi4_128_w", 0x01, 0x4, 0x20c0000000, 0xc0000000},
	{"tbu3_npu_data_axi4_128_w", 0x0B, "npu2main_data_p0_axi4_128_w", 0x01, 0x5, 0x2800000000, 0x800000000},
	{"tbu3_npu_data_axi4_128_w", 0x0B, "npu2main_data_p0_axi4_128_w", 0x01, 0x6, 0x0, 0x0},
	{"tbu3_npu_data_axi4_128_w", 0x0B, "npu2main_data_p0_axi4_128_w", 0x01, 0x7, 0x1000000000, 0x0},
	{"tbu3_npu_data_axi4_128_w", 0x0B, "npu2main_data_p0_axi4_128_w", 0x01, 0x8, 0x2000000000, 0x0},
	{"tbu3_npu_data_axi4_128_w", 0x0B, "npu2main_data_p0_axi4_128_w", 0x01, 0x9, 0x0, 0x0},
	{"tbu3_npu_data_axi4_128_w", 0x0B, "npu2main_data_p1_axi4_128_w", 0x03, 0x0, 0xc0000080, 0xc0000080},
	{"tbu3_npu_data_axi4_128_w", 0x0B, "npu2main_data_p1_axi4_128_w", 0x03, 0x1, 0x800000080, 0x800000080},
	{"tbu3_npu_data_axi4_128_w", 0x0B, "npu2main_data_p1_axi4_128_w", 0x03, 0x2, 0x10c0000100, 0xc0000100},
	{"tbu3_npu_data_axi4_128_w", 0x0B, "npu2main_data_p1_axi4_128_w", 0x03, 0x3, 0x1800000100, 0x800000100},
	{"tbu3_npu_data_axi4_128_w", 0x0B, "npu2main_data_p1_axi4_128_w", 0x03, 0x4, 0x20c0000200, 0xc0000200},
	{"tbu3_npu_data_axi4_128_w", 0x0B, "npu2main_data_p1_axi4_128_w", 0x03, 0x5, 0x2800000200, 0x800000200},
	{"tbu3_npu_data_axi4_128_w", 0x0B, "npu2main_data_p1_axi4_128_w", 0x03, 0x6, 0x80, 0x80},
	{"tbu3_npu_data_axi4_128_w", 0x0B, "npu2main_data_p1_axi4_128_w", 0x03, 0x7, 0x1000000100, 0x100},
	{"tbu3_npu_data_axi4_128_w", 0x0B, "npu2main_data_p1_axi4_128_w", 0x03, 0x8, 0x2000000200, 0x200},
	{"tbu3_npu_data_axi4_128_w", 0x0B, "npu2main_data_p2_axi4_128_w", 0x05, 0x0, 0xc0000100, 0xc0000100},
	{"tbu3_npu_data_axi4_128_w", 0x0B, "npu2main_data_p2_axi4_128_w", 0x05, 0x1, 0x800000100, 0x800000100},
	{"tbu3_npu_data_axi4_128_w", 0x0B, "npu2main_data_p2_axi4_128_w", 0x05, 0x2, 0x10c0000200, 0xc0000200},
	{"tbu3_npu_data_axi4_128_w", 0x0B, "npu2main_data_p2_axi4_128_w", 0x05, 0x3, 0x1800000200, 0x800000200},
	{"tbu3_npu_data_axi4_128_w", 0x0B, "npu2main_data_p2_axi4_128_w", 0x05, 0x4, 0x20c0000400, 0xc0000400},
	{"tbu3_npu_data_axi4_128_w", 0x0B, "npu2main_data_p2_axi4_128_w", 0x05, 0x5, 0x2800000400, 0x800000400},
	{"tbu3_npu_data_axi4_128_w", 0x0B, "npu2main_data_p2_axi4_128_w", 0x05, 0x6, 0x100, 0x100},
	{"tbu3_npu_data_axi4_128_w", 0x0B, "npu2main_data_p2_axi4_128_w", 0x05, 0x7, 0x1000000200, 0x200},
	{"tbu3_npu_data_axi4_128_w", 0x0B, "npu2main_data_p2_axi4_128_w", 0x05, 0x8, 0x2000000400, 0x400},
	{"tbu3_npu_data_axi4_128_w", 0x0B, "npu2main_data_p3_axi4_128_w", 0x07, 0x0, 0xc0000180, 0xc0000180},
	{"tbu3_npu_data_axi4_128_w", 0x0B, "npu2main_data_p3_axi4_128_w", 0x07, 0x1, 0x800000180, 0x800000180},
	{"tbu3_npu_data_axi4_128_w", 0x0B, "npu2main_data_p3_axi4_128_w", 0x07, 0x2, 0x10c0000300, 0xc0000300},
	{"tbu3_npu_data_axi4_128_w", 0x0B, "npu2main_data_p3_axi4_128_w", 0x07, 0x3, 0x1800000300, 0x800000300},
	{"tbu3_npu_data_axi4_128_w", 0x0B, "npu2main_data_p3_axi4_128_w", 0x07, 0x4, 0x20c0000600, 0xc0000600},
	{"tbu3_npu_data_axi4_128_w", 0x0B, "npu2main_data_p3_axi4_128_w", 0x07, 0x5, 0x2800000600, 0x800000600},
	{"tbu3_npu_data_axi4_128_w", 0x0B, "npu2main_data_p3_axi4_128_w", 0x07, 0x6, 0x180, 0x180},
	{"tbu3_npu_data_axi4_128_w", 0x0B, "npu2main_data_p3_axi4_128_w", 0x07, 0x7, 0x1000000300, 0x300},
	{"tbu3_npu_data_axi4_128_w", 0x0B, "npu2main_data_p3_axi4_128_w", 0x07, 0x8, 0x2000000600, 0x600},
	{"tbu3_npu_data_axi4_128_w", 0x0B, "npu2ocm_data_axi4_256_w", 0x09, 0x0, 0x840400000, 0x840400000},
	{"tbu3_npu_data_axi4_128_w", 0x0B, "npu2ocm_data_axi4_256_w", 0x09, 0x1, 0x1840400000, 0x840400000},
	{"tbu3_npu_data_axi4_128_w", 0x0B, "npu2ocm_data_axi4_256_w", 0x09, 0x2, 0x2840400000, 0x840400000},
	{"tbu3_npu_data_axi4_128_w", 0x0B, "npu2ocm_data_axi4_256_w", 0x09, 0x3, 0x840000000, 0x840000000},
	{"tbu3_npu_data_axi4_128_w", 0x0B, "npu2ocm_data_axi4_256_w", 0x09, 0x4, 0x1840000000, 0x840000000},
	{"tbu3_npu_data_axi4_128_w", 0x0B, "npu2ocm_data_axi4_256_w", 0x09, 0x5, 0x2840000000, 0x840000000},
	{"tbu4_npu_data_axi4_128_r", 0x0C, "npu2main_data_p0_axi4_128_r", 0x0, 0x0, 0xc0000000, 0xc0000000},
	{"tbu4_npu_data_axi4_128_r", 0x0C, "npu2main_data_p0_axi4_128_r", 0x0, 0x1, 0x800000000, 0x800000000},
	{"tbu4_npu_data_axi4_128_r", 0x0C, "npu2main_data_p0_axi4_128_r", 0x0, 0x2, 0x10c0000000, 0xc0000000},
	{"tbu4_npu_data_axi4_128_r", 0x0C, "npu2main_data_p0_axi4_128_r", 0x0, 0x3, 0x1800000000, 0x800000000},
	{"tbu4_npu_data_axi4_128_r", 0x0C, "npu2main_data_p0_axi4_128_r", 0x0, 0x4, 0x20c0000000, 0xc0000000},
	{"tbu4_npu_data_axi4_128_r", 0x0C, "npu2main_data_p0_axi4_128_r", 0x0, 0x5, 0x2800000000, 0x800000000},
	{"tbu4_npu_data_axi4_128_r", 0x0C, "npu2main_data_p0_axi4_128_r", 0x0, 0x6, 0x0, 0x0},
	{"tbu4_npu_data_axi4_128_r", 0x0C, "npu2main_data_p0_axi4_128_r", 0x0, 0x7, 0x1000000000, 0x0},
	{"tbu4_npu_data_axi4_128_r", 0x0C, "npu2main_data_p0_axi4_128_r", 0x0, 0x8, 0x2000000000, 0x0},
	{"tbu4_npu_data_axi4_128_r", 0x0C, "npu2main_data_p0_axi4_128_r", 0x0, 0x9, 0x0, 0x0},
	{"tbu4_npu_data_axi4_128_r", 0x0C, "npu2main_data_p1_axi4_128_r", 0x02, 0x0, 0xc0000080, 0xc0000080},
	{"tbu4_npu_data_axi4_128_r", 0x0C, "npu2main_data_p1_axi4_128_r", 0x02, 0x1, 0x800000080, 0x800000080},
	{"tbu4_npu_data_axi4_128_r", 0x0C, "npu2main_data_p1_axi4_128_r", 0x02, 0x2, 0x10c0000100, 0xc0000100},
	{"tbu4_npu_data_axi4_128_r", 0x0C, "npu2main_data_p1_axi4_128_r", 0x02, 0x3, 0x1800000100, 0x800000100},
	{"tbu4_npu_data_axi4_128_r", 0x0C, "npu2main_data_p1_axi4_128_r", 0x02, 0x4, 0x20c0000200, 0xc0000200},
	{"tbu4_npu_data_axi4_128_r", 0x0C, "npu2main_data_p1_axi4_128_r", 0x02, 0x5, 0x2800000200, 0x800000200},
	{"tbu4_npu_data_axi4_128_r", 0x0C, "npu2main_data_p1_axi4_128_r", 0x02, 0x6, 0x80, 0x80},
	{"tbu4_npu_data_axi4_128_r", 0x0C, "npu2main_data_p1_axi4_128_r", 0x02, 0x7, 0x1000000100, 0x100},
	{"tbu4_npu_data_axi4_128_r", 0x0C, "npu2main_data_p1_axi4_128_r", 0x02, 0x8, 0x2000000200, 0x200},
	{"tbu4_npu_data_axi4_128_r", 0x0C, "npu2main_data_p2_axi4_128_r", 0x04, 0x0, 0xc0000100, 0xc0000100},
	{"tbu4_npu_data_axi4_128_r", 0x0C, "npu2main_data_p2_axi4_128_r", 0x04, 0x1, 0x800000100, 0x800000100},
	{"tbu4_npu_data_axi4_128_r", 0x0C, "npu2main_data_p2_axi4_128_r", 0x04, 0x2, 0x10c0000200, 0xc0000200},
	{"tbu4_npu_data_axi4_128_r", 0x0C, "npu2main_data_p2_axi4_128_r", 0x04, 0x3, 0x1800000200, 0x800000200},
	{"tbu4_npu_data_axi4_128_r", 0x0C, "npu2main_data_p2_axi4_128_r", 0x04, 0x4, 0x20c0000400, 0xc0000400},
	{"tbu4_npu_data_axi4_128_r", 0x0C, "npu2main_data_p2_axi4_128_r", 0x04, 0x5, 0x2800000400, 0x800000400},
	{"tbu4_npu_data_axi4_128_r", 0x0C, "npu2main_data_p2_axi4_128_r", 0x04, 0x6, 0x100, 0x100},
	{"tbu4_npu_data_axi4_128_r", 0x0C, "npu2main_data_p2_axi4_128_r", 0x04, 0x7, 0x1000000200, 0x200},
	{"tbu4_npu_data_axi4_128_r", 0x0C, "npu2main_data_p2_axi4_128_r", 0x04, 0x8, 0x2000000400, 0x400},
	{"tbu4_npu_data_axi4_128_r", 0x0C, "npu2main_data_p3_axi4_128_r", 0x06, 0x0, 0xc0000180, 0xc0000180},
	{"tbu4_npu_data_axi4_128_r", 0x0C, "npu2main_data_p3_axi4_128_r", 0x06, 0x1, 0x800000180, 0x800000180},
	{"tbu4_npu_data_axi4_128_r", 0x0C, "npu2main_data_p3_axi4_128_r", 0x06, 0x2, 0x10c0000300, 0xc0000300},
	{"tbu4_npu_data_axi4_128_r", 0x0C, "npu2main_data_p3_axi4_128_r", 0x06, 0x3, 0x1800000300, 0x800000300},
	{"tbu4_npu_data_axi4_128_r", 0x0C, "npu2main_data_p3_axi4_128_r", 0x06, 0x4, 0x20c0000600, 0xc0000600},
	{"tbu4_npu_data_axi4_128_r", 0x0C, "npu2main_data_p3_axi4_128_r", 0x06, 0x5, 0x2800000600, 0x800000600},
	{"tbu4_npu_data_axi4_128_r", 0x0C, "npu2main_data_p3_axi4_128_r", 0x06, 0x6, 0x180, 0x180},
	{"tbu4_npu_data_axi4_128_r", 0x0C, "npu2main_data_p3_axi4_128_r", 0x06, 0x7, 0x1000000300, 0x300},
	{"tbu4_npu_data_axi4_128_r", 0x0C, "npu2main_data_p3_axi4_128_r", 0x06, 0x8, 0x2000000600, 0x600},
	{"tbu4_npu_data_axi4_128_r", 0x0C, "npu2ocm_data_axi4_256_r", 0x08, 0x0, 0x840400000, 0x840400000},
	{"tbu4_npu_data_axi4_128_r", 0x0C, "npu2ocm_data_axi4_256_r", 0x08, 0x1, 0x1840400000, 0x840400000},
	{"tbu4_npu_data_axi4_128_r", 0x0C, "npu2ocm_data_axi4_256_r", 0x08, 0x2, 0x2840400000, 0x840400000},
	{"tbu4_npu_data_axi4_128_r", 0x0C, "npu2ocm_data_axi4_256_r", 0x08, 0x3, 0x840000000, 0x840000000},
	{"tbu4_npu_data_axi4_128_r", 0x0C, "npu2ocm_data_axi4_256_r", 0x08, 0x4, 0x1840000000, 0x840000000},
	{"tbu4_npu_data_axi4_128_r", 0x0C, "npu2ocm_data_axi4_256_r", 0x08, 0x5, 0x2840000000, 0x840000000},
	{"tbu4_npu_data_axi4_128_w", 0x0D, "npu2main_data_p0_axi4_128_w", 0x01, 0x0, 0xc0000000, 0xc0000000},
	{"tbu4_npu_data_axi4_128_w", 0x0D, "npu2main_data_p0_axi4_128_w", 0x01, 0x1, 0x800000000, 0x800000000},
	{"tbu4_npu_data_axi4_128_w", 0x0D, "npu2main_data_p0_axi4_128_w", 0x01, 0x2, 0x10c0000000, 0xc0000000},
	{"tbu4_npu_data_axi4_128_w", 0x0D, "npu2main_data_p0_axi4_128_w", 0x01, 0x3, 0x1800000000, 0x800000000},
	{"tbu4_npu_data_axi4_128_w", 0x0D, "npu2main_data_p0_axi4_128_w", 0x01, 0x4, 0x20c0000000, 0xc0000000},
	{"tbu4_npu_data_axi4_128_w", 0x0D, "npu2main_data_p0_axi4_128_w", 0x01, 0x5, 0x2800000000, 0x800000000},
	{"tbu4_npu_data_axi4_128_w", 0x0D, "npu2main_data_p0_axi4_128_w", 0x01, 0x6, 0x0, 0x0},
	{"tbu4_npu_data_axi4_128_w", 0x0D, "npu2main_data_p0_axi4_128_w", 0x01, 0x7, 0x1000000000, 0x0},
	{"tbu4_npu_data_axi4_128_w", 0x0D, "npu2main_data_p0_axi4_128_w", 0x01, 0x8, 0x2000000000, 0x0},
	{"tbu4_npu_data_axi4_128_w", 0x0D, "npu2main_data_p0_axi4_128_w", 0x01, 0x9, 0x0, 0x0},
	{"tbu4_npu_data_axi4_128_w", 0x0D, "npu2main_data_p1_axi4_128_w", 0x03, 0x0, 0xc0000080, 0xc0000080},
	{"tbu4_npu_data_axi4_128_w", 0x0D, "npu2main_data_p1_axi4_128_w", 0x03, 0x1, 0x800000080, 0x800000080},
	{"tbu4_npu_data_axi4_128_w", 0x0D, "npu2main_data_p1_axi4_128_w", 0x03, 0x2, 0x10c0000100, 0xc0000100},
	{"tbu4_npu_data_axi4_128_w", 0x0D, "npu2main_data_p1_axi4_128_w", 0x03, 0x3, 0x1800000100, 0x800000100},
	{"tbu4_npu_data_axi4_128_w", 0x0D, "npu2main_data_p1_axi4_128_w", 0x03, 0x4, 0x20c0000200, 0xc0000200},
	{"tbu4_npu_data_axi4_128_w", 0x0D, "npu2main_data_p1_axi4_128_w", 0x03, 0x5, 0x2800000200, 0x800000200},
	{"tbu4_npu_data_axi4_128_w", 0x0D, "npu2main_data_p1_axi4_128_w", 0x03, 0x6, 0x80, 0x80},
	{"tbu4_npu_data_axi4_128_w", 0x0D, "npu2main_data_p1_axi4_128_w", 0x03, 0x7, 0x1000000100, 0x100},
	{"tbu4_npu_data_axi4_128_w", 0x0D, "npu2main_data_p1_axi4_128_w", 0x03, 0x8, 0x2000000200, 0x200},
	{"tbu4_npu_data_axi4_128_w", 0x0D, "npu2main_data_p2_axi4_128_w", 0x05, 0x0, 0xc0000100, 0xc0000100},
	{"tbu4_npu_data_axi4_128_w", 0x0D, "npu2main_data_p2_axi4_128_w", 0x05, 0x1, 0x800000100, 0x800000100},
	{"tbu4_npu_data_axi4_128_w", 0x0D, "npu2main_data_p2_axi4_128_w", 0x05, 0x2, 0x10c0000200, 0xc0000200},
	{"tbu4_npu_data_axi4_128_w", 0x0D, "npu2main_data_p2_axi4_128_w", 0x05, 0x3, 0x1800000200, 0x800000200},
	{"tbu4_npu_data_axi4_128_w", 0x0D, "npu2main_data_p2_axi4_128_w", 0x05, 0x4, 0x20c0000400, 0xc0000400},
	{"tbu4_npu_data_axi4_128_w", 0x0D, "npu2main_data_p2_axi4_128_w", 0x05, 0x5, 0x2800000400, 0x800000400},
	{"tbu4_npu_data_axi4_128_w", 0x0D, "npu2main_data_p2_axi4_128_w", 0x05, 0x6, 0x100, 0x100},
	{"tbu4_npu_data_axi4_128_w", 0x0D, "npu2main_data_p2_axi4_128_w", 0x05, 0x7, 0x1000000200, 0x200},
	{"tbu4_npu_data_axi4_128_w", 0x0D, "npu2main_data_p2_axi4_128_w", 0x05, 0x8, 0x2000000400, 0x400},
	{"tbu4_npu_data_axi4_128_w", 0x0D, "npu2main_data_p3_axi4_128_w", 0x07, 0x0, 0xc0000180, 0xc0000180},
	{"tbu4_npu_data_axi4_128_w", 0x0D, "npu2main_data_p3_axi4_128_w", 0x07, 0x1, 0x800000180, 0x800000180},
	{"tbu4_npu_data_axi4_128_w", 0x0D, "npu2main_data_p3_axi4_128_w", 0x07, 0x2, 0x10c0000300, 0xc0000300},
	{"tbu4_npu_data_axi4_128_w", 0x0D, "npu2main_data_p3_axi4_128_w", 0x07, 0x3, 0x1800000300, 0x800000300},
	{"tbu4_npu_data_axi4_128_w", 0x0D, "npu2main_data_p3_axi4_128_w", 0x07, 0x4, 0x20c0000600, 0xc0000600},
	{"tbu4_npu_data_axi4_128_w", 0x0D, "npu2main_data_p3_axi4_128_w", 0x07, 0x5, 0x2800000600, 0x800000600},
	{"tbu4_npu_data_axi4_128_w", 0x0D, "npu2main_data_p3_axi4_128_w", 0x07, 0x6, 0x180, 0x180},
	{"tbu4_npu_data_axi4_128_w", 0x0D, "npu2main_data_p3_axi4_128_w", 0x07, 0x7, 0x1000000300, 0x300},
	{"tbu4_npu_data_axi4_128_w", 0x0D, "npu2main_data_p3_axi4_128_w", 0x07, 0x8, 0x2000000600, 0x600},
	{"tbu4_npu_data_axi4_128_w", 0x0D, "npu2ocm_data_axi4_256_w", 0x09, 0x0, 0x840400000, 0x840400000},
	{"tbu4_npu_data_axi4_128_w", 0x0D, "npu2ocm_data_axi4_256_w", 0x09, 0x1, 0x1840400000, 0x840400000},
	{"tbu4_npu_data_axi4_128_w", 0x0D, "npu2ocm_data_axi4_256_w", 0x09, 0x2, 0x2840400000, 0x840400000},
	{"tbu4_npu_data_axi4_128_w", 0x0D, "npu2ocm_data_axi4_256_w", 0x09, 0x3, 0x840000000, 0x840000000},
	{"tbu4_npu_data_axi4_128_w", 0x0D, "npu2ocm_data_axi4_256_w", 0x09, 0x4, 0x1840000000, 0x840000000},
	{"tbu4_npu_data_axi4_128_w", 0x0D, "npu2ocm_data_axi4_256_w", 0x09, 0x5, 0x2840000000, 0x840000000},
	{"tbu5_npu_data_axi4_128_r", 0x0E, "npu2main_data_p0_axi4_128_r", 0x0, 0x0, 0xc0000000, 0xc0000000},
	{"tbu5_npu_data_axi4_128_r", 0x0E, "npu2main_data_p0_axi4_128_r", 0x0, 0x1, 0x800000000, 0x800000000},
	{"tbu5_npu_data_axi4_128_r", 0x0E, "npu2main_data_p0_axi4_128_r", 0x0, 0x2, 0x10c0000000, 0xc0000000},
	{"tbu5_npu_data_axi4_128_r", 0x0E, "npu2main_data_p0_axi4_128_r", 0x0, 0x3, 0x1800000000, 0x800000000},
	{"tbu5_npu_data_axi4_128_r", 0x0E, "npu2main_data_p0_axi4_128_r", 0x0, 0x4, 0x20c0000000, 0xc0000000},
	{"tbu5_npu_data_axi4_128_r", 0x0E, "npu2main_data_p0_axi4_128_r", 0x0, 0x5, 0x2800000000, 0x800000000},
	{"tbu5_npu_data_axi4_128_r", 0x0E, "npu2main_data_p0_axi4_128_r", 0x0, 0x6, 0x0, 0x0},
	{"tbu5_npu_data_axi4_128_r", 0x0E, "npu2main_data_p0_axi4_128_r", 0x0, 0x7, 0x1000000000, 0x0},
	{"tbu5_npu_data_axi4_128_r", 0x0E, "npu2main_data_p0_axi4_128_r", 0x0, 0x8, 0x2000000000, 0x0},
	{"tbu5_npu_data_axi4_128_r", 0x0E, "npu2main_data_p0_axi4_128_r", 0x0, 0x9, 0x0, 0x0},
	{"tbu5_npu_data_axi4_128_r", 0x0E, "npu2main_data_p1_axi4_128_r", 0x02, 0x0, 0xc0000080, 0xc0000080},
	{"tbu5_npu_data_axi4_128_r", 0x0E, "npu2main_data_p1_axi4_128_r", 0x02, 0x1, 0x800000080, 0x800000080},
	{"tbu5_npu_data_axi4_128_r", 0x0E, "npu2main_data_p1_axi4_128_r", 0x02, 0x2, 0x10c0000100, 0xc0000100},
	{"tbu5_npu_data_axi4_128_r", 0x0E, "npu2main_data_p1_axi4_128_r", 0x02, 0x3, 0x1800000100, 0x800000100},
	{"tbu5_npu_data_axi4_128_r", 0x0E, "npu2main_data_p1_axi4_128_r", 0x02, 0x4, 0x20c0000200, 0xc0000200},
	{"tbu5_npu_data_axi4_128_r", 0x0E, "npu2main_data_p1_axi4_128_r", 0x02, 0x5, 0x2800000200, 0x800000200},
	{"tbu5_npu_data_axi4_128_r", 0x0E, "npu2main_data_p1_axi4_128_r", 0x02, 0x6, 0x80, 0x80},
	{"tbu5_npu_data_axi4_128_r", 0x0E, "npu2main_data_p1_axi4_128_r", 0x02, 0x7, 0x1000000100, 0x100},
	{"tbu5_npu_data_axi4_128_r", 0x0E, "npu2main_data_p1_axi4_128_r", 0x02, 0x8, 0x2000000200, 0x200},
	{"tbu5_npu_data_axi4_128_r", 0x0E, "npu2main_data_p2_axi4_128_r", 0x04, 0x0, 0xc0000100, 0xc0000100},
	{"tbu5_npu_data_axi4_128_r", 0x0E, "npu2main_data_p2_axi4_128_r", 0x04, 0x1, 0x800000100, 0x800000100},
	{"tbu5_npu_data_axi4_128_r", 0x0E, "npu2main_data_p2_axi4_128_r", 0x04, 0x2, 0x10c0000200, 0xc0000200},
	{"tbu5_npu_data_axi4_128_r", 0x0E, "npu2main_data_p2_axi4_128_r", 0x04, 0x3, 0x1800000200, 0x800000200},
	{"tbu5_npu_data_axi4_128_r", 0x0E, "npu2main_data_p2_axi4_128_r", 0x04, 0x4, 0x20c0000400, 0xc0000400},
	{"tbu5_npu_data_axi4_128_r", 0x0E, "npu2main_data_p2_axi4_128_r", 0x04, 0x5, 0x2800000400, 0x800000400},
	{"tbu5_npu_data_axi4_128_r", 0x0E, "npu2main_data_p2_axi4_128_r", 0x04, 0x6, 0x100, 0x100},
	{"tbu5_npu_data_axi4_128_r", 0x0E, "npu2main_data_p2_axi4_128_r", 0x04, 0x7, 0x1000000200, 0x200},
	{"tbu5_npu_data_axi4_128_r", 0x0E, "npu2main_data_p2_axi4_128_r", 0x04, 0x8, 0x2000000400, 0x400},
	{"tbu5_npu_data_axi4_128_r", 0x0E, "npu2main_data_p3_axi4_128_r", 0x06, 0x0, 0xc0000180, 0xc0000180},
	{"tbu5_npu_data_axi4_128_r", 0x0E, "npu2main_data_p3_axi4_128_r", 0x06, 0x1, 0x800000180, 0x800000180},
	{"tbu5_npu_data_axi4_128_r", 0x0E, "npu2main_data_p3_axi4_128_r", 0x06, 0x2, 0x10c0000300, 0xc0000300},
	{"tbu5_npu_data_axi4_128_r", 0x0E, "npu2main_data_p3_axi4_128_r", 0x06, 0x3, 0x1800000300, 0x800000300},
	{"tbu5_npu_data_axi4_128_r", 0x0E, "npu2main_data_p3_axi4_128_r", 0x06, 0x4, 0x20c0000600, 0xc0000600},
	{"tbu5_npu_data_axi4_128_r", 0x0E, "npu2main_data_p3_axi4_128_r", 0x06, 0x5, 0x2800000600, 0x800000600},
	{"tbu5_npu_data_axi4_128_r", 0x0E, "npu2main_data_p3_axi4_128_r", 0x06, 0x6, 0x180, 0x180},
	{"tbu5_npu_data_axi4_128_r", 0x0E, "npu2main_data_p3_axi4_128_r", 0x06, 0x7, 0x1000000300, 0x300},
	{"tbu5_npu_data_axi4_128_r", 0x0E, "npu2main_data_p3_axi4_128_r", 0x06, 0x8, 0x2000000600, 0x600},
	{"tbu5_npu_data_axi4_128_r", 0x0E, "npu2ocm_data_axi4_256_r", 0x08, 0x0, 0x840400000, 0x840400000},
	{"tbu5_npu_data_axi4_128_r", 0x0E, "npu2ocm_data_axi4_256_r", 0x08, 0x1, 0x1840400000, 0x840400000},
	{"tbu5_npu_data_axi4_128_r", 0x0E, "npu2ocm_data_axi4_256_r", 0x08, 0x2, 0x2840400000, 0x840400000},
	{"tbu5_npu_data_axi4_128_r", 0x0E, "npu2ocm_data_axi4_256_r", 0x08, 0x3, 0x840000000, 0x840000000},
	{"tbu5_npu_data_axi4_128_r", 0x0E, "npu2ocm_data_axi4_256_r", 0x08, 0x4, 0x1840000000, 0x840000000},
	{"tbu5_npu_data_axi4_128_r", 0x0E, "npu2ocm_data_axi4_256_r", 0x08, 0x5, 0x2840000000, 0x840000000},
	{"tbu5_npu_data_axi4_128_w", 0x0F, "npu2main_data_p0_axi4_128_w", 0x01, 0x0, 0xc0000000, 0xc0000000},
	{"tbu5_npu_data_axi4_128_w", 0x0F, "npu2main_data_p0_axi4_128_w", 0x01, 0x1, 0x800000000, 0x800000000},
	{"tbu5_npu_data_axi4_128_w", 0x0F, "npu2main_data_p0_axi4_128_w", 0x01, 0x2, 0x10c0000000, 0xc0000000},
	{"tbu5_npu_data_axi4_128_w", 0x0F, "npu2main_data_p0_axi4_128_w", 0x01, 0x3, 0x1800000000, 0x800000000},
	{"tbu5_npu_data_axi4_128_w", 0x0F, "npu2main_data_p0_axi4_128_w", 0x01, 0x4, 0x20c0000000, 0xc0000000},
	{"tbu5_npu_data_axi4_128_w", 0x0F, "npu2main_data_p0_axi4_128_w", 0x01, 0x5, 0x2800000000, 0x800000000},
	{"tbu5_npu_data_axi4_128_w", 0x0F, "npu2main_data_p0_axi4_128_w", 0x01, 0x6, 0x0, 0x0},
	{"tbu5_npu_data_axi4_128_w", 0x0F, "npu2main_data_p0_axi4_128_w", 0x01, 0x7, 0x1000000000, 0x0},
	{"tbu5_npu_data_axi4_128_w", 0x0F, "npu2main_data_p0_axi4_128_w", 0x01, 0x8, 0x2000000000, 0x0},
	{"tbu5_npu_data_axi4_128_w", 0x0F, "npu2main_data_p0_axi4_128_w", 0x01, 0x9, 0x0, 0x0},
	{"tbu5_npu_data_axi4_128_w", 0x0F, "npu2main_data_p1_axi4_128_w", 0x03, 0x0, 0xc0000080, 0xc0000080},
	{"tbu5_npu_data_axi4_128_w", 0x0F, "npu2main_data_p1_axi4_128_w", 0x03, 0x1, 0x800000080, 0x800000080},
	{"tbu5_npu_data_axi4_128_w", 0x0F, "npu2main_data_p1_axi4_128_w", 0x03, 0x2, 0x10c0000100, 0xc0000100},
	{"tbu5_npu_data_axi4_128_w", 0x0F, "npu2main_data_p1_axi4_128_w", 0x03, 0x3, 0x1800000100, 0x800000100},
	{"tbu5_npu_data_axi4_128_w", 0x0F, "npu2main_data_p1_axi4_128_w", 0x03, 0x4, 0x20c0000200, 0xc0000200},
	{"tbu5_npu_data_axi4_128_w", 0x0F, "npu2main_data_p1_axi4_128_w", 0x03, 0x5, 0x2800000200, 0x800000200},
	{"tbu5_npu_data_axi4_128_w", 0x0F, "npu2main_data_p1_axi4_128_w", 0x03, 0x6, 0x80, 0x80},
	{"tbu5_npu_data_axi4_128_w", 0x0F, "npu2main_data_p1_axi4_128_w", 0x03, 0x7, 0x1000000100, 0x100},
	{"tbu5_npu_data_axi4_128_w", 0x0F, "npu2main_data_p1_axi4_128_w", 0x03, 0x8, 0x2000000200, 0x200},
	{"tbu5_npu_data_axi4_128_w", 0x0F, "npu2main_data_p2_axi4_128_w", 0x05, 0x0, 0xc0000100, 0xc0000100},
	{"tbu5_npu_data_axi4_128_w", 0x0F, "npu2main_data_p2_axi4_128_w", 0x05, 0x1, 0x800000100, 0x800000100},
	{"tbu5_npu_data_axi4_128_w", 0x0F, "npu2main_data_p2_axi4_128_w", 0x05, 0x2, 0x10c0000200, 0xc0000200},
	{"tbu5_npu_data_axi4_128_w", 0x0F, "npu2main_data_p2_axi4_128_w", 0x05, 0x3, 0x1800000200, 0x800000200},
	{"tbu5_npu_data_axi4_128_w", 0x0F, "npu2main_data_p2_axi4_128_w", 0x05, 0x4, 0x20c0000400, 0xc0000400},
	{"tbu5_npu_data_axi4_128_w", 0x0F, "npu2main_data_p2_axi4_128_w", 0x05, 0x5, 0x2800000400, 0x800000400},
	{"tbu5_npu_data_axi4_128_w", 0x0F, "npu2main_data_p2_axi4_128_w", 0x05, 0x6, 0x100, 0x100},
	{"tbu5_npu_data_axi4_128_w", 0x0F, "npu2main_data_p2_axi4_128_w", 0x05, 0x7, 0x1000000200, 0x200},
	{"tbu5_npu_data_axi4_128_w", 0x0F, "npu2main_data_p2_axi4_128_w", 0x05, 0x8, 0x2000000400, 0x400},
	{"tbu5_npu_data_axi4_128_w", 0x0F, "npu2main_data_p3_axi4_128_w", 0x07, 0x0, 0xc0000180, 0xc0000180},
	{"tbu5_npu_data_axi4_128_w", 0x0F, "npu2main_data_p3_axi4_128_w", 0x07, 0x1, 0x800000180, 0x800000180},
	{"tbu5_npu_data_axi4_128_w", 0x0F, "npu2main_data_p3_axi4_128_w", 0x07, 0x2, 0x10c0000300, 0xc0000300},
	{"tbu5_npu_data_axi4_128_w", 0x0F, "npu2main_data_p3_axi4_128_w", 0x07, 0x3, 0x1800000300, 0x800000300},
	{"tbu5_npu_data_axi4_128_w", 0x0F, "npu2main_data_p3_axi4_128_w", 0x07, 0x4, 0x20c0000600, 0xc0000600},
	{"tbu5_npu_data_axi4_128_w", 0x0F, "npu2main_data_p3_axi4_128_w", 0x07, 0x5, 0x2800000600, 0x800000600},
	{"tbu5_npu_data_axi4_128_w", 0x0F, "npu2main_data_p3_axi4_128_w", 0x07, 0x6, 0x180, 0x180},
	{"tbu5_npu_data_axi4_128_w", 0x0F, "npu2main_data_p3_axi4_128_w", 0x07, 0x7, 0x1000000300, 0x300},
	{"tbu5_npu_data_axi4_128_w", 0x0F, "npu2main_data_p3_axi4_128_w", 0x07, 0x8, 0x2000000600, 0x600},
	{"tbu5_npu_data_axi4_128_w", 0x0F, "npu2ocm_data_axi4_256_w", 0x09, 0x0, 0x840400000, 0x840400000},
	{"tbu5_npu_data_axi4_128_w", 0x0F, "npu2ocm_data_axi4_256_w", 0x09, 0x1, 0x1840400000, 0x840400000},
	{"tbu5_npu_data_axi4_128_w", 0x0F, "npu2ocm_data_axi4_256_w", 0x09, 0x2, 0x2840400000, 0x840400000},
	{"tbu5_npu_data_axi4_128_w", 0x0F, "npu2ocm_data_axi4_256_w", 0x09, 0x3, 0x840000000, 0x840000000},
	{"tbu5_npu_data_axi4_128_w", 0x0F, "npu2ocm_data_axi4_256_w", 0x09, 0x4, 0x1840000000, 0x840000000},
	{"tbu5_npu_data_axi4_128_w", 0x0F, "npu2ocm_data_axi4_256_w", 0x09, 0x5, 0x2840000000, 0x840000000},
	{"tbu6_npu_data_axi4_256_r", 0x10, "npu2main_data_p0_axi4_128_r", 0x0, 0x0, 0xc0000000, 0xc0000000},
	{"tbu6_npu_data_axi4_256_r", 0x10, "npu2main_data_p0_axi4_128_r", 0x0, 0x1, 0x800000000, 0x800000000},
	{"tbu6_npu_data_axi4_256_r", 0x10, "npu2main_data_p0_axi4_128_r", 0x0, 0x2, 0x10c0000000, 0xc0000000},
	{"tbu6_npu_data_axi4_256_r", 0x10, "npu2main_data_p0_axi4_128_r", 0x0, 0x3, 0x1800000000, 0x800000000},
	{"tbu6_npu_data_axi4_256_r", 0x10, "npu2main_data_p0_axi4_128_r", 0x0, 0x4, 0x20c0000000, 0xc0000000},
	{"tbu6_npu_data_axi4_256_r", 0x10, "npu2main_data_p0_axi4_128_r", 0x0, 0x5, 0x2800000000, 0x800000000},
	{"tbu6_npu_data_axi4_256_r", 0x10, "npu2main_data_p0_axi4_128_r", 0x0, 0x6, 0x0, 0x0},
	{"tbu6_npu_data_axi4_256_r", 0x10, "npu2main_data_p0_axi4_128_r", 0x0, 0x7, 0x1000000000, 0x0},
	{"tbu6_npu_data_axi4_256_r", 0x10, "npu2main_data_p0_axi4_128_r", 0x0, 0x8, 0x2000000000, 0x0},
	{"tbu6_npu_data_axi4_256_r", 0x10, "npu2main_data_p0_axi4_128_r", 0x0, 0x9, 0x0, 0x0},
	{"tbu6_npu_data_axi4_256_r", 0x10, "npu2main_data_p1_axi4_128_r", 0x02, 0x0, 0xc0000080, 0xc0000080},
	{"tbu6_npu_data_axi4_256_r", 0x10, "npu2main_data_p1_axi4_128_r", 0x02, 0x1, 0x800000080, 0x800000080},
	{"tbu6_npu_data_axi4_256_r", 0x10, "npu2main_data_p1_axi4_128_r", 0x02, 0x2, 0x10c0000100, 0xc0000100},
	{"tbu6_npu_data_axi4_256_r", 0x10, "npu2main_data_p1_axi4_128_r", 0x02, 0x3, 0x1800000100, 0x800000100},
	{"tbu6_npu_data_axi4_256_r", 0x10, "npu2main_data_p1_axi4_128_r", 0x02, 0x4, 0x20c0000200, 0xc0000200},
	{"tbu6_npu_data_axi4_256_r", 0x10, "npu2main_data_p1_axi4_128_r", 0x02, 0x5, 0x2800000200, 0x800000200},
	{"tbu6_npu_data_axi4_256_r", 0x10, "npu2main_data_p1_axi4_128_r", 0x02, 0x6, 0x80, 0x80},
	{"tbu6_npu_data_axi4_256_r", 0x10, "npu2main_data_p1_axi4_128_r", 0x02, 0x7, 0x1000000100, 0x100},
	{"tbu6_npu_data_axi4_256_r", 0x10, "npu2main_data_p1_axi4_128_r", 0x02, 0x8, 0x2000000200, 0x200},
	{"tbu6_npu_data_axi4_256_r", 0x10, "npu2main_data_p2_axi4_128_r", 0x04, 0x0, 0xc0000100, 0xc0000100},
	{"tbu6_npu_data_axi4_256_r", 0x10, "npu2main_data_p2_axi4_128_r", 0x04, 0x1, 0x800000100, 0x800000100},
	{"tbu6_npu_data_axi4_256_r", 0x10, "npu2main_data_p2_axi4_128_r", 0x04, 0x2, 0x10c0000200, 0xc0000200},
	{"tbu6_npu_data_axi4_256_r", 0x10, "npu2main_data_p2_axi4_128_r", 0x04, 0x3, 0x1800000200, 0x800000200},
	{"tbu6_npu_data_axi4_256_r", 0x10, "npu2main_data_p2_axi4_128_r", 0x04, 0x4, 0x20c0000400, 0xc0000400},
	{"tbu6_npu_data_axi4_256_r", 0x10, "npu2main_data_p2_axi4_128_r", 0x04, 0x5, 0x2800000400, 0x800000400},
	{"tbu6_npu_data_axi4_256_r", 0x10, "npu2main_data_p2_axi4_128_r", 0x04, 0x6, 0x100, 0x100},
	{"tbu6_npu_data_axi4_256_r", 0x10, "npu2main_data_p2_axi4_128_r", 0x04, 0x7, 0x1000000200, 0x200},
	{"tbu6_npu_data_axi4_256_r", 0x10, "npu2main_data_p2_axi4_128_r", 0x04, 0x8, 0x2000000400, 0x400},
	{"tbu6_npu_data_axi4_256_r", 0x10, "npu2main_data_p3_axi4_128_r", 0x06, 0x0, 0xc0000180, 0xc0000180},
	{"tbu6_npu_data_axi4_256_r", 0x10, "npu2main_data_p3_axi4_128_r", 0x06, 0x1, 0x800000180, 0x800000180},
	{"tbu6_npu_data_axi4_256_r", 0x10, "npu2main_data_p3_axi4_128_r", 0x06, 0x2, 0x10c0000300, 0xc0000300},
	{"tbu6_npu_data_axi4_256_r", 0x10, "npu2main_data_p3_axi4_128_r", 0x06, 0x3, 0x1800000300, 0x800000300},
	{"tbu6_npu_data_axi4_256_r", 0x10, "npu2main_data_p3_axi4_128_r", 0x06, 0x4, 0x20c0000600, 0xc0000600},
	{"tbu6_npu_data_axi4_256_r", 0x10, "npu2main_data_p3_axi4_128_r", 0x06, 0x5, 0x2800000600, 0x800000600},
	{"tbu6_npu_data_axi4_256_r", 0x10, "npu2main_data_p3_axi4_128_r", 0x06, 0x6, 0x180, 0x180},
	{"tbu6_npu_data_axi4_256_r", 0x10, "npu2main_data_p3_axi4_128_r", 0x06, 0x7, 0x1000000300, 0x300},
	{"tbu6_npu_data_axi4_256_r", 0x10, "npu2main_data_p3_axi4_128_r", 0x06, 0x8, 0x2000000600, 0x600},
	{"tbu6_npu_data_axi4_256_r", 0x10, "npu2ocm_data_axi4_256_r", 0x08, 0x0, 0x840400000, 0x840400000},
	{"tbu6_npu_data_axi4_256_r", 0x10, "npu2ocm_data_axi4_256_r", 0x08, 0x1, 0x1840400000, 0x840400000},
	{"tbu6_npu_data_axi4_256_r", 0x10, "npu2ocm_data_axi4_256_r", 0x08, 0x2, 0x2840400000, 0x840400000},
	{"tbu6_npu_data_axi4_256_r", 0x10, "npu2ocm_data_axi4_256_r", 0x08, 0x3, 0x840000000, 0x840000000},
	{"tbu6_npu_data_axi4_256_r", 0x10, "npu2ocm_data_axi4_256_r", 0x08, 0x4, 0x1840000000, 0x840000000},
	{"tbu6_npu_data_axi4_256_r", 0x10, "npu2ocm_data_axi4_256_r", 0x08, 0x5, 0x2840000000, 0x840000000},
	{"tbu6_npu_data_axi4_256_w", 0x11, "npu2main_data_p0_axi4_128_w", 0x01, 0x0, 0xc0000000, 0xc0000000},
	{"tbu6_npu_data_axi4_256_w", 0x11, "npu2main_data_p0_axi4_128_w", 0x01, 0x1, 0x800000000, 0x800000000},
	{"tbu6_npu_data_axi4_256_w", 0x11, "npu2main_data_p0_axi4_128_w", 0x01, 0x2, 0x10c0000000, 0xc0000000},
	{"tbu6_npu_data_axi4_256_w", 0x11, "npu2main_data_p0_axi4_128_w", 0x01, 0x3, 0x1800000000, 0x800000000},
	{"tbu6_npu_data_axi4_256_w", 0x11, "npu2main_data_p0_axi4_128_w", 0x01, 0x4, 0x20c0000000, 0xc0000000},
	{"tbu6_npu_data_axi4_256_w", 0x11, "npu2main_data_p0_axi4_128_w", 0x01, 0x5, 0x2800000000, 0x800000000},
	{"tbu6_npu_data_axi4_256_w", 0x11, "npu2main_data_p0_axi4_128_w", 0x01, 0x6, 0x0, 0x0},
	{"tbu6_npu_data_axi4_256_w", 0x11, "npu2main_data_p0_axi4_128_w", 0x01, 0x7, 0x1000000000, 0x0},
	{"tbu6_npu_data_axi4_256_w", 0x11, "npu2main_data_p0_axi4_128_w", 0x01, 0x8, 0x2000000000, 0x0},
	{"tbu6_npu_data_axi4_256_w", 0x11, "npu2main_data_p0_axi4_128_w", 0x01, 0x9, 0x0, 0x0},
	{"tbu6_npu_data_axi4_256_w", 0x11, "npu2main_data_p1_axi4_128_w", 0x03, 0x0, 0xc0000080, 0xc0000080},
	{"tbu6_npu_data_axi4_256_w", 0x11, "npu2main_data_p1_axi4_128_w", 0x03, 0x1, 0x800000080, 0x800000080},
	{"tbu6_npu_data_axi4_256_w", 0x11, "npu2main_data_p1_axi4_128_w", 0x03, 0x2, 0x10c0000100, 0xc0000100},
	{"tbu6_npu_data_axi4_256_w", 0x11, "npu2main_data_p1_axi4_128_w", 0x03, 0x3, 0x1800000100, 0x800000100},
	{"tbu6_npu_data_axi4_256_w", 0x11, "npu2main_data_p1_axi4_128_w", 0x03, 0x4, 0x20c0000200, 0xc0000200},
	{"tbu6_npu_data_axi4_256_w", 0x11, "npu2main_data_p1_axi4_128_w", 0x03, 0x5, 0x2800000200, 0x800000200},
	{"tbu6_npu_data_axi4_256_w", 0x11, "npu2main_data_p1_axi4_128_w", 0x03, 0x6, 0x80, 0x80},
	{"tbu6_npu_data_axi4_256_w", 0x11, "npu2main_data_p1_axi4_128_w", 0x03, 0x7, 0x1000000100, 0x100},
	{"tbu6_npu_data_axi4_256_w", 0x11, "npu2main_data_p1_axi4_128_w", 0x03, 0x8, 0x2000000200, 0x200},
	{"tbu6_npu_data_axi4_256_w", 0x11, "npu2main_data_p2_axi4_128_w", 0x05, 0x0, 0xc0000100, 0xc0000100},
	{"tbu6_npu_data_axi4_256_w", 0x11, "npu2main_data_p2_axi4_128_w", 0x05, 0x1, 0x800000100, 0x800000100},
	{"tbu6_npu_data_axi4_256_w", 0x11, "npu2main_data_p2_axi4_128_w", 0x05, 0x2, 0x10c0000200, 0xc0000200},
	{"tbu6_npu_data_axi4_256_w", 0x11, "npu2main_data_p2_axi4_128_w", 0x05, 0x3, 0x1800000200, 0x800000200},
	{"tbu6_npu_data_axi4_256_w", 0x11, "npu2main_data_p2_axi4_128_w", 0x05, 0x4, 0x20c0000400, 0xc0000400},
	{"tbu6_npu_data_axi4_256_w", 0x11, "npu2main_data_p2_axi4_128_w", 0x05, 0x5, 0x2800000400, 0x800000400},
	{"tbu6_npu_data_axi4_256_w", 0x11, "npu2main_data_p2_axi4_128_w", 0x05, 0x6, 0x100, 0x100},
	{"tbu6_npu_data_axi4_256_w", 0x11, "npu2main_data_p2_axi4_128_w", 0x05, 0x7, 0x1000000200, 0x200},
	{"tbu6_npu_data_axi4_256_w", 0x11, "npu2main_data_p2_axi4_128_w", 0x05, 0x8, 0x2000000400, 0x400},
	{"tbu6_npu_data_axi4_256_w", 0x11, "npu2main_data_p3_axi4_128_w", 0x07, 0x0, 0xc0000180, 0xc0000180},
	{"tbu6_npu_data_axi4_256_w", 0x11, "npu2main_data_p3_axi4_128_w", 0x07, 0x1, 0x800000180, 0x800000180},
	{"tbu6_npu_data_axi4_256_w", 0x11, "npu2main_data_p3_axi4_128_w", 0x07, 0x2, 0x10c0000300, 0xc0000300},
	{"tbu6_npu_data_axi4_256_w", 0x11, "npu2main_data_p3_axi4_128_w", 0x07, 0x3, 0x1800000300, 0x800000300},
	{"tbu6_npu_data_axi4_256_w", 0x11, "npu2main_data_p3_axi4_128_w", 0x07, 0x4, 0x20c0000600, 0xc0000600},
	{"tbu6_npu_data_axi4_256_w", 0x11, "npu2main_data_p3_axi4_128_w", 0x07, 0x5, 0x2800000600, 0x800000600},
	{"tbu6_npu_data_axi4_256_w", 0x11, "npu2main_data_p3_axi4_128_w", 0x07, 0x6, 0x180, 0x180},
	{"tbu6_npu_data_axi4_256_w", 0x11, "npu2main_data_p3_axi4_128_w", 0x07, 0x7, 0x1000000300, 0x300},
	{"tbu6_npu_data_axi4_256_w", 0x11, "npu2main_data_p3_axi4_128_w", 0x07, 0x8, 0x2000000600, 0x600},
	{"tbu6_npu_data_axi4_256_w", 0x11, "npu2ocm_data_axi4_256_w", 0x09, 0x0, 0x840400000, 0x840400000},
	{"tbu6_npu_data_axi4_256_w", 0x11, "npu2ocm_data_axi4_256_w", 0x09, 0x1, 0x1840400000, 0x840400000},
	{"tbu6_npu_data_axi4_256_w", 0x11, "npu2ocm_data_axi4_256_w", 0x09, 0x2, 0x2840400000, 0x840400000},
	{"tbu6_npu_data_axi4_256_w", 0x11, "npu2ocm_data_axi4_256_w", 0x09, 0x3, 0x840000000, 0x840000000},
	{"tbu6_npu_data_axi4_256_w", 0x11, "npu2ocm_data_axi4_256_w", 0x09, 0x4, 0x1840000000, 0x840000000},
	{"tbu6_npu_data_axi4_256_w", 0x11, "npu2ocm_data_axi4_256_w", 0x09, 0x5, 0x2840000000, 0x840000000},
	{"tbu7_npu_data_axi4_64_r", 0x12, "npu2main_data_p0_axi4_128_r", 0x0, 0x0, 0xc0000000, 0xc0000000},
	{"tbu7_npu_data_axi4_64_r", 0x12, "npu2main_data_p0_axi4_128_r", 0x0, 0x1, 0x800000000, 0x800000000},
	{"tbu7_npu_data_axi4_64_r", 0x12, "npu2main_data_p0_axi4_128_r", 0x0, 0x2, 0x10c0000000, 0xc0000000},
	{"tbu7_npu_data_axi4_64_r", 0x12, "npu2main_data_p0_axi4_128_r", 0x0, 0x3, 0x1800000000, 0x800000000},
	{"tbu7_npu_data_axi4_64_r", 0x12, "npu2main_data_p0_axi4_128_r", 0x0, 0x4, 0x20c0000000, 0xc0000000},
	{"tbu7_npu_data_axi4_64_r", 0x12, "npu2main_data_p0_axi4_128_r", 0x0, 0x5, 0x2800000000, 0x800000000},
	{"tbu7_npu_data_axi4_64_r", 0x12, "npu2main_data_p0_axi4_128_r", 0x0, 0x6, 0x0, 0x0},
	{"tbu7_npu_data_axi4_64_r", 0x12, "npu2main_data_p0_axi4_128_r", 0x0, 0x7, 0x1000000000, 0x0},
	{"tbu7_npu_data_axi4_64_r", 0x12, "npu2main_data_p0_axi4_128_r", 0x0, 0x8, 0x2000000000, 0x0},
	{"tbu7_npu_data_axi4_64_r", 0x12, "npu2main_data_p0_axi4_128_r", 0x0, 0x9, 0x0, 0x0},
	{"tbu7_npu_data_axi4_64_r", 0x12, "npu2main_data_p1_axi4_128_r", 0x02, 0x0, 0xc0000080, 0xc0000080},
	{"tbu7_npu_data_axi4_64_r", 0x12, "npu2main_data_p1_axi4_128_r", 0x02, 0x1, 0x800000080, 0x800000080},
	{"tbu7_npu_data_axi4_64_r", 0x12, "npu2main_data_p1_axi4_128_r", 0x02, 0x2, 0x10c0000100, 0xc0000100},
	{"tbu7_npu_data_axi4_64_r", 0x12, "npu2main_data_p1_axi4_128_r", 0x02, 0x3, 0x1800000100, 0x800000100},
	{"tbu7_npu_data_axi4_64_r", 0x12, "npu2main_data_p1_axi4_128_r", 0x02, 0x4, 0x20c0000200, 0xc0000200},
	{"tbu7_npu_data_axi4_64_r", 0x12, "npu2main_data_p1_axi4_128_r", 0x02, 0x5, 0x2800000200, 0x800000200},
	{"tbu7_npu_data_axi4_64_r", 0x12, "npu2main_data_p1_axi4_128_r", 0x02, 0x6, 0x80, 0x80},
	{"tbu7_npu_data_axi4_64_r", 0x12, "npu2main_data_p1_axi4_128_r", 0x02, 0x7, 0x1000000100, 0x100},
	{"tbu7_npu_data_axi4_64_r", 0x12, "npu2main_data_p1_axi4_128_r", 0x02, 0x8, 0x2000000200, 0x200},
	{"tbu7_npu_data_axi4_64_r", 0x12, "npu2main_data_p2_axi4_128_r", 0x04, 0x0, 0xc0000100, 0xc0000100},
	{"tbu7_npu_data_axi4_64_r", 0x12, "npu2main_data_p2_axi4_128_r", 0x04, 0x1, 0x800000100, 0x800000100},
	{"tbu7_npu_data_axi4_64_r", 0x12, "npu2main_data_p2_axi4_128_r", 0x04, 0x2, 0x10c0000200, 0xc0000200},
	{"tbu7_npu_data_axi4_64_r", 0x12, "npu2main_data_p2_axi4_128_r", 0x04, 0x3, 0x1800000200, 0x800000200},
	{"tbu7_npu_data_axi4_64_r", 0x12, "npu2main_data_p2_axi4_128_r", 0x04, 0x4, 0x20c0000400, 0xc0000400},
	{"tbu7_npu_data_axi4_64_r", 0x12, "npu2main_data_p2_axi4_128_r", 0x04, 0x5, 0x2800000400, 0x800000400},
	{"tbu7_npu_data_axi4_64_r", 0x12, "npu2main_data_p2_axi4_128_r", 0x04, 0x6, 0x100, 0x100},
	{"tbu7_npu_data_axi4_64_r", 0x12, "npu2main_data_p2_axi4_128_r", 0x04, 0x7, 0x1000000200, 0x200},
	{"tbu7_npu_data_axi4_64_r", 0x12, "npu2main_data_p2_axi4_128_r", 0x04, 0x8, 0x2000000400, 0x400},
	{"tbu7_npu_data_axi4_64_r", 0x12, "npu2main_data_p3_axi4_128_r", 0x06, 0x0, 0xc0000180, 0xc0000180},
	{"tbu7_npu_data_axi4_64_r", 0x12, "npu2main_data_p3_axi4_128_r", 0x06, 0x1, 0x800000180, 0x800000180},
	{"tbu7_npu_data_axi4_64_r", 0x12, "npu2main_data_p3_axi4_128_r", 0x06, 0x2, 0x10c0000300, 0xc0000300},
	{"tbu7_npu_data_axi4_64_r", 0x12, "npu2main_data_p3_axi4_128_r", 0x06, 0x3, 0x1800000300, 0x800000300},
	{"tbu7_npu_data_axi4_64_r", 0x12, "npu2main_data_p3_axi4_128_r", 0x06, 0x4, 0x20c0000600, 0xc0000600},
	{"tbu7_npu_data_axi4_64_r", 0x12, "npu2main_data_p3_axi4_128_r", 0x06, 0x5, 0x2800000600, 0x800000600},
	{"tbu7_npu_data_axi4_64_r", 0x12, "npu2main_data_p3_axi4_128_r", 0x06, 0x6, 0x180, 0x180},
	{"tbu7_npu_data_axi4_64_r", 0x12, "npu2main_data_p3_axi4_128_r", 0x06, 0x7, 0x1000000300, 0x300},
	{"tbu7_npu_data_axi4_64_r", 0x12, "npu2main_data_p3_axi4_128_r", 0x06, 0x8, 0x2000000600, 0x600},
	{"tbu7_npu_data_axi4_64_r", 0x12, "npu2ocm_data_axi4_256_r", 0x08, 0x0, 0x840400000, 0x840400000},
	{"tbu7_npu_data_axi4_64_r", 0x12, "npu2ocm_data_axi4_256_r", 0x08, 0x1, 0x1840400000, 0x840400000},
	{"tbu7_npu_data_axi4_64_r", 0x12, "npu2ocm_data_axi4_256_r", 0x08, 0x2, 0x2840400000, 0x840400000},
	{"tbu7_npu_data_axi4_64_r", 0x12, "npu2ocm_data_axi4_256_r", 0x08, 0x3, 0x840000000, 0x840000000},
	{"tbu7_npu_data_axi4_64_r", 0x12, "npu2ocm_data_axi4_256_r", 0x08, 0x4, 0x1840000000, 0x840000000},
	{"tbu7_npu_data_axi4_64_r", 0x12, "npu2ocm_data_axi4_256_r", 0x08, 0x5, 0x2840000000, 0x840000000},
	{"tbu7_npu_data_axi4_64_w", 0x13, "npu2main_data_p0_axi4_128_w", 0x01, 0x0, 0xc0000000, 0xc0000000},
	{"tbu7_npu_data_axi4_64_w", 0x13, "npu2main_data_p0_axi4_128_w", 0x01, 0x1, 0x800000000, 0x800000000},
	{"tbu7_npu_data_axi4_64_w", 0x13, "npu2main_data_p0_axi4_128_w", 0x01, 0x2, 0x10c0000000, 0xc0000000},
	{"tbu7_npu_data_axi4_64_w", 0x13, "npu2main_data_p0_axi4_128_w", 0x01, 0x3, 0x1800000000, 0x800000000},
	{"tbu7_npu_data_axi4_64_w", 0x13, "npu2main_data_p0_axi4_128_w", 0x01, 0x4, 0x20c0000000, 0xc0000000},
	{"tbu7_npu_data_axi4_64_w", 0x13, "npu2main_data_p0_axi4_128_w", 0x01, 0x5, 0x2800000000, 0x800000000},
	{"tbu7_npu_data_axi4_64_w", 0x13, "npu2main_data_p0_axi4_128_w", 0x01, 0x6, 0x0, 0x0},
	{"tbu7_npu_data_axi4_64_w", 0x13, "npu2main_data_p0_axi4_128_w", 0x01, 0x7, 0x1000000000, 0x0},
	{"tbu7_npu_data_axi4_64_w", 0x13, "npu2main_data_p0_axi4_128_w", 0x01, 0x8, 0x2000000000, 0x0},
	{"tbu7_npu_data_axi4_64_w", 0x13, "npu2main_data_p0_axi4_128_w", 0x01, 0x9, 0x0, 0x0},
	{"tbu7_npu_data_axi4_64_w", 0x13, "npu2main_data_p1_axi4_128_w", 0x03, 0x0, 0xc0000080, 0xc0000080},
	{"tbu7_npu_data_axi4_64_w", 0x13, "npu2main_data_p1_axi4_128_w", 0x03, 0x1, 0x800000080, 0x800000080},
	{"tbu7_npu_data_axi4_64_w", 0x13, "npu2main_data_p1_axi4_128_w", 0x03, 0x2, 0x10c0000100, 0xc0000100},
	{"tbu7_npu_data_axi4_64_w", 0x13, "npu2main_data_p1_axi4_128_w", 0x03, 0x3, 0x1800000100, 0x800000100},
	{"tbu7_npu_data_axi4_64_w", 0x13, "npu2main_data_p1_axi4_128_w", 0x03, 0x4, 0x20c0000200, 0xc0000200},
	{"tbu7_npu_data_axi4_64_w", 0x13, "npu2main_data_p1_axi4_128_w", 0x03, 0x5, 0x2800000200, 0x800000200},
	{"tbu7_npu_data_axi4_64_w", 0x13, "npu2main_data_p1_axi4_128_w", 0x03, 0x6, 0x80, 0x80},
	{"tbu7_npu_data_axi4_64_w", 0x13, "npu2main_data_p1_axi4_128_w", 0x03, 0x7, 0x1000000100, 0x100},
	{"tbu7_npu_data_axi4_64_w", 0x13, "npu2main_data_p1_axi4_128_w", 0x03, 0x8, 0x2000000200, 0x200},
	{"tbu7_npu_data_axi4_64_w", 0x13, "npu2main_data_p2_axi4_128_w", 0x05, 0x0, 0xc0000100, 0xc0000100},
	{"tbu7_npu_data_axi4_64_w", 0x13, "npu2main_data_p2_axi4_128_w", 0x05, 0x1, 0x800000100, 0x800000100},
	{"tbu7_npu_data_axi4_64_w", 0x13, "npu2main_data_p2_axi4_128_w", 0x05, 0x2, 0x10c0000200, 0xc0000200},
	{"tbu7_npu_data_axi4_64_w", 0x13, "npu2main_data_p2_axi4_128_w", 0x05, 0x3, 0x1800000200, 0x800000200},
	{"tbu7_npu_data_axi4_64_w", 0x13, "npu2main_data_p2_axi4_128_w", 0x05, 0x4, 0x20c0000400, 0xc0000400},
	{"tbu7_npu_data_axi4_64_w", 0x13, "npu2main_data_p2_axi4_128_w", 0x05, 0x5, 0x2800000400, 0x800000400},
	{"tbu7_npu_data_axi4_64_w", 0x13, "npu2main_data_p2_axi4_128_w", 0x05, 0x6, 0x100, 0x100},
	{"tbu7_npu_data_axi4_64_w", 0x13, "npu2main_data_p2_axi4_128_w", 0x05, 0x7, 0x1000000200, 0x200},
	{"tbu7_npu_data_axi4_64_w", 0x13, "npu2main_data_p2_axi4_128_w", 0x05, 0x8, 0x2000000400, 0x400},
	{"tbu7_npu_data_axi4_64_w", 0x13, "npu2main_data_p3_axi4_128_w", 0x07, 0x0, 0xc0000180, 0xc0000180},
	{"tbu7_npu_data_axi4_64_w", 0x13, "npu2main_data_p3_axi4_128_w", 0x07, 0x1, 0x800000180, 0x800000180},
	{"tbu7_npu_data_axi4_64_w", 0x13, "npu2main_data_p3_axi4_128_w", 0x07, 0x2, 0x10c0000300, 0xc0000300},
	{"tbu7_npu_data_axi4_64_w", 0x13, "npu2main_data_p3_axi4_128_w", 0x07, 0x3, 0x1800000300, 0x800000300},
	{"tbu7_npu_data_axi4_64_w", 0x13, "npu2main_data_p3_axi4_128_w", 0x07, 0x4, 0x20c0000600, 0xc0000600},
	{"tbu7_npu_data_axi4_64_w", 0x13, "npu2main_data_p3_axi4_128_w", 0x07, 0x5, 0x2800000600, 0x800000600},
	{"tbu7_npu_data_axi4_64_w", 0x13, "npu2main_data_p3_axi4_128_w", 0x07, 0x6, 0x180, 0x180},
	{"tbu7_npu_data_axi4_64_w", 0x13, "npu2main_data_p3_axi4_128_w", 0x07, 0x7, 0x1000000300, 0x300},
	{"tbu7_npu_data_axi4_64_w", 0x13, "npu2main_data_p3_axi4_128_w", 0x07, 0x8, 0x2000000600, 0x600},
	{"tbu7_npu_data_axi4_64_w", 0x13, "npu2ocm_data_axi4_256_w", 0x09, 0x0, 0x840400000, 0x840400000},
	{"tbu7_npu_data_axi4_64_w", 0x13, "npu2ocm_data_axi4_256_w", 0x09, 0x1, 0x1840400000, 0x840400000},
	{"tbu7_npu_data_axi4_64_w", 0x13, "npu2ocm_data_axi4_256_w", 0x09, 0x2, 0x2840400000, 0x840400000},
	{"tbu7_npu_data_axi4_64_w", 0x13, "npu2ocm_data_axi4_256_w", 0x09, 0x3, 0x840000000, 0x840000000},
	{"tbu7_npu_data_axi4_64_w", 0x13, "npu2ocm_data_axi4_256_w", 0x09, 0x4, 0x1840000000, 0x840000000},
	{"tbu7_npu_data_axi4_64_w", 0x13, "npu2ocm_data_axi4_256_w", 0x09, 0x5, 0x2840000000, 0x840000000},
	{"tbu8_npu_data_axi4_256_r", 0x14, "npu2main_data_p0_axi4_128_r", 0x0, 0x0, 0xc0000000, 0xc0000000},
	{"tbu8_npu_data_axi4_256_r", 0x14, "npu2main_data_p0_axi4_128_r", 0x0, 0x1, 0x800000000, 0x800000000},
	{"tbu8_npu_data_axi4_256_r", 0x14, "npu2main_data_p0_axi4_128_r", 0x0, 0x2, 0x10c0000000, 0xc0000000},
	{"tbu8_npu_data_axi4_256_r", 0x14, "npu2main_data_p0_axi4_128_r", 0x0, 0x3, 0x1800000000, 0x800000000},
	{"tbu8_npu_data_axi4_256_r", 0x14, "npu2main_data_p0_axi4_128_r", 0x0, 0x4, 0x20c0000000, 0xc0000000},
	{"tbu8_npu_data_axi4_256_r", 0x14, "npu2main_data_p0_axi4_128_r", 0x0, 0x5, 0x2800000000, 0x800000000},
	{"tbu8_npu_data_axi4_256_r", 0x14, "npu2main_data_p0_axi4_128_r", 0x0, 0x6, 0x0, 0x0},
	{"tbu8_npu_data_axi4_256_r", 0x14, "npu2main_data_p0_axi4_128_r", 0x0, 0x7, 0x1000000000, 0x0},
	{"tbu8_npu_data_axi4_256_r", 0x14, "npu2main_data_p0_axi4_128_r", 0x0, 0x8, 0x2000000000, 0x0},
	{"tbu8_npu_data_axi4_256_r", 0x14, "npu2main_data_p0_axi4_128_r", 0x0, 0x9, 0x0, 0x0},
	{"tbu8_npu_data_axi4_256_r", 0x14, "npu2main_data_p1_axi4_128_r", 0x02, 0x0, 0xc0000080, 0xc0000080},
	{"tbu8_npu_data_axi4_256_r", 0x14, "npu2main_data_p1_axi4_128_r", 0x02, 0x1, 0x800000080, 0x800000080},
	{"tbu8_npu_data_axi4_256_r", 0x14, "npu2main_data_p1_axi4_128_r", 0x02, 0x2, 0x10c0000100, 0xc0000100},
	{"tbu8_npu_data_axi4_256_r", 0x14, "npu2main_data_p1_axi4_128_r", 0x02, 0x3, 0x1800000100, 0x800000100},
	{"tbu8_npu_data_axi4_256_r", 0x14, "npu2main_data_p1_axi4_128_r", 0x02, 0x4, 0x20c0000200, 0xc0000200},
	{"tbu8_npu_data_axi4_256_r", 0x14, "npu2main_data_p1_axi4_128_r", 0x02, 0x5, 0x2800000200, 0x800000200},
	{"tbu8_npu_data_axi4_256_r", 0x14, "npu2main_data_p1_axi4_128_r", 0x02, 0x6, 0x80, 0x80},
	{"tbu8_npu_data_axi4_256_r", 0x14, "npu2main_data_p1_axi4_128_r", 0x02, 0x7, 0x1000000100, 0x100},
	{"tbu8_npu_data_axi4_256_r", 0x14, "npu2main_data_p1_axi4_128_r", 0x02, 0x8, 0x2000000200, 0x200},
	{"tbu8_npu_data_axi4_256_r", 0x14, "npu2main_data_p2_axi4_128_r", 0x04, 0x0, 0xc0000100, 0xc0000100},
	{"tbu8_npu_data_axi4_256_r", 0x14, "npu2main_data_p2_axi4_128_r", 0x04, 0x1, 0x800000100, 0x800000100},
	{"tbu8_npu_data_axi4_256_r", 0x14, "npu2main_data_p2_axi4_128_r", 0x04, 0x2, 0x10c0000200, 0xc0000200},
	{"tbu8_npu_data_axi4_256_r", 0x14, "npu2main_data_p2_axi4_128_r", 0x04, 0x3, 0x1800000200, 0x800000200},
	{"tbu8_npu_data_axi4_256_r", 0x14, "npu2main_data_p2_axi4_128_r", 0x04, 0x4, 0x20c0000400, 0xc0000400},
	{"tbu8_npu_data_axi4_256_r", 0x14, "npu2main_data_p2_axi4_128_r", 0x04, 0x5, 0x2800000400, 0x800000400},
	{"tbu8_npu_data_axi4_256_r", 0x14, "npu2main_data_p2_axi4_128_r", 0x04, 0x6, 0x100, 0x100},
	{"tbu8_npu_data_axi4_256_r", 0x14, "npu2main_data_p2_axi4_128_r", 0x04, 0x7, 0x1000000200, 0x200},
	{"tbu8_npu_data_axi4_256_r", 0x14, "npu2main_data_p2_axi4_128_r", 0x04, 0x8, 0x2000000400, 0x400},
	{"tbu8_npu_data_axi4_256_r", 0x14, "npu2main_data_p3_axi4_128_r", 0x06, 0x0, 0xc0000180, 0xc0000180},
	{"tbu8_npu_data_axi4_256_r", 0x14, "npu2main_data_p3_axi4_128_r", 0x06, 0x1, 0x800000180, 0x800000180},
	{"tbu8_npu_data_axi4_256_r", 0x14, "npu2main_data_p3_axi4_128_r", 0x06, 0x2, 0x10c0000300, 0xc0000300},
	{"tbu8_npu_data_axi4_256_r", 0x14, "npu2main_data_p3_axi4_128_r", 0x06, 0x3, 0x1800000300, 0x800000300},
	{"tbu8_npu_data_axi4_256_r", 0x14, "npu2main_data_p3_axi4_128_r", 0x06, 0x4, 0x20c0000600, 0xc0000600},
	{"tbu8_npu_data_axi4_256_r", 0x14, "npu2main_data_p3_axi4_128_r", 0x06, 0x5, 0x2800000600, 0x800000600},
	{"tbu8_npu_data_axi4_256_r", 0x14, "npu2main_data_p3_axi4_128_r", 0x06, 0x6, 0x180, 0x180},
	{"tbu8_npu_data_axi4_256_r", 0x14, "npu2main_data_p3_axi4_128_r", 0x06, 0x7, 0x1000000300, 0x300},
	{"tbu8_npu_data_axi4_256_r", 0x14, "npu2main_data_p3_axi4_128_r", 0x06, 0x8, 0x2000000600, 0x600},
	{"tbu8_npu_data_axi4_256_w", 0x15, "npu2main_data_p0_axi4_128_w", 0x01, 0x0, 0xc0000000, 0xc0000000},
	{"tbu8_npu_data_axi4_256_w", 0x15, "npu2main_data_p0_axi4_128_w", 0x01, 0x1, 0x800000000, 0x800000000},
	{"tbu8_npu_data_axi4_256_w", 0x15, "npu2main_data_p0_axi4_128_w", 0x01, 0x2, 0x10c0000000, 0xc0000000},
	{"tbu8_npu_data_axi4_256_w", 0x15, "npu2main_data_p0_axi4_128_w", 0x01, 0x3, 0x1800000000, 0x800000000},
	{"tbu8_npu_data_axi4_256_w", 0x15, "npu2main_data_p0_axi4_128_w", 0x01, 0x4, 0x20c0000000, 0xc0000000},
	{"tbu8_npu_data_axi4_256_w", 0x15, "npu2main_data_p0_axi4_128_w", 0x01, 0x5, 0x2800000000, 0x800000000},
	{"tbu8_npu_data_axi4_256_w", 0x15, "npu2main_data_p0_axi4_128_w", 0x01, 0x6, 0x0, 0x0},
	{"tbu8_npu_data_axi4_256_w", 0x15, "npu2main_data_p0_axi4_128_w", 0x01, 0x7, 0x1000000000, 0x0},
	{"tbu8_npu_data_axi4_256_w", 0x15, "npu2main_data_p0_axi4_128_w", 0x01, 0x8, 0x2000000000, 0x0},
	{"tbu8_npu_data_axi4_256_w", 0x15, "npu2main_data_p0_axi4_128_w", 0x01, 0x9, 0x0, 0x0},
	{"tbu8_npu_data_axi4_256_w", 0x15, "npu2main_data_p1_axi4_128_w", 0x03, 0x0, 0xc0000080, 0xc0000080},
	{"tbu8_npu_data_axi4_256_w", 0x15, "npu2main_data_p1_axi4_128_w", 0x03, 0x1, 0x800000080, 0x800000080},
	{"tbu8_npu_data_axi4_256_w", 0x15, "npu2main_data_p1_axi4_128_w", 0x03, 0x2, 0x10c0000100, 0xc0000100},
	{"tbu8_npu_data_axi4_256_w", 0x15, "npu2main_data_p1_axi4_128_w", 0x03, 0x3, 0x1800000100, 0x800000100},
	{"tbu8_npu_data_axi4_256_w", 0x15, "npu2main_data_p1_axi4_128_w", 0x03, 0x4, 0x20c0000200, 0xc0000200},
	{"tbu8_npu_data_axi4_256_w", 0x15, "npu2main_data_p1_axi4_128_w", 0x03, 0x5, 0x2800000200, 0x800000200},
	{"tbu8_npu_data_axi4_256_w", 0x15, "npu2main_data_p1_axi4_128_w", 0x03, 0x6, 0x80, 0x80},
	{"tbu8_npu_data_axi4_256_w", 0x15, "npu2main_data_p1_axi4_128_w", 0x03, 0x7, 0x1000000100, 0x100},
	{"tbu8_npu_data_axi4_256_w", 0x15, "npu2main_data_p1_axi4_128_w", 0x03, 0x8, 0x2000000200, 0x200},
	{"tbu8_npu_data_axi4_256_w", 0x15, "npu2main_data_p2_axi4_128_w", 0x05, 0x0, 0xc0000100, 0xc0000100},
	{"tbu8_npu_data_axi4_256_w", 0x15, "npu2main_data_p2_axi4_128_w", 0x05, 0x1, 0x800000100, 0x800000100},
	{"tbu8_npu_data_axi4_256_w", 0x15, "npu2main_data_p2_axi4_128_w", 0x05, 0x2, 0x10c0000200, 0xc0000200},
	{"tbu8_npu_data_axi4_256_w", 0x15, "npu2main_data_p2_axi4_128_w", 0x05, 0x3, 0x1800000200, 0x800000200},
	{"tbu8_npu_data_axi4_256_w", 0x15, "npu2main_data_p2_axi4_128_w", 0x05, 0x4, 0x20c0000400, 0xc0000400},
	{"tbu8_npu_data_axi4_256_w", 0x15, "npu2main_data_p2_axi4_128_w", 0x05, 0x5, 0x2800000400, 0x800000400},
	{"tbu8_npu_data_axi4_256_w", 0x15, "npu2main_data_p2_axi4_128_w", 0x05, 0x6, 0x100, 0x100},
	{"tbu8_npu_data_axi4_256_w", 0x15, "npu2main_data_p2_axi4_128_w", 0x05, 0x7, 0x1000000200, 0x200},
	{"tbu8_npu_data_axi4_256_w", 0x15, "npu2main_data_p2_axi4_128_w", 0x05, 0x8, 0x2000000400, 0x400},
	{"tbu8_npu_data_axi4_256_w", 0x15, "npu2main_data_p3_axi4_128_w", 0x07, 0x0, 0xc0000180, 0xc0000180},
	{"tbu8_npu_data_axi4_256_w", 0x15, "npu2main_data_p3_axi4_128_w", 0x07, 0x1, 0x800000180, 0x800000180},
	{"tbu8_npu_data_axi4_256_w", 0x15, "npu2main_data_p3_axi4_128_w", 0x07, 0x2, 0x10c0000300, 0xc0000300},
	{"tbu8_npu_data_axi4_256_w", 0x15, "npu2main_data_p3_axi4_128_w", 0x07, 0x3, 0x1800000300, 0x800000300},
	{"tbu8_npu_data_axi4_256_w", 0x15, "npu2main_data_p3_axi4_128_w", 0x07, 0x4, 0x20c0000600, 0xc0000600},
	{"tbu8_npu_data_axi4_256_w", 0x15, "npu2main_data_p3_axi4_128_w", 0x07, 0x5, 0x2800000600, 0x800000600},
	{"tbu8_npu_data_axi4_256_w", 0x15, "npu2main_data_p3_axi4_128_w", 0x07, 0x6, 0x180, 0x180},
	{"tbu8_npu_data_axi4_256_w", 0x15, "npu2main_data_p3_axi4_128_w", 0x07, 0x7, 0x1000000300, 0x300},
	{"tbu8_npu_data_axi4_256_w", 0x15, "npu2main_data_p3_axi4_128_w", 0x07, 0x8, 0x2000000600, 0x600},
	{"tbu9_npu_data_axi4_128_r", 0x16, "npu2main_data_p0_axi4_128_r", 0x0, 0x0, 0xc0000000, 0xc0000000},
	{"tbu9_npu_data_axi4_128_r", 0x16, "npu2main_data_p0_axi4_128_r", 0x0, 0x1, 0x800000000, 0x800000000},
	{"tbu9_npu_data_axi4_128_r", 0x16, "npu2main_data_p0_axi4_128_r", 0x0, 0x2, 0x10c0000000, 0xc0000000},
	{"tbu9_npu_data_axi4_128_r", 0x16, "npu2main_data_p0_axi4_128_r", 0x0, 0x3, 0x1800000000, 0x800000000},
	{"tbu9_npu_data_axi4_128_r", 0x16, "npu2main_data_p0_axi4_128_r", 0x0, 0x4, 0x20c0000000, 0xc0000000},
	{"tbu9_npu_data_axi4_128_r", 0x16, "npu2main_data_p0_axi4_128_r", 0x0, 0x5, 0x2800000000, 0x800000000},
	{"tbu9_npu_data_axi4_128_r", 0x16, "npu2main_data_p0_axi4_128_r", 0x0, 0x6, 0x0, 0x0},
	{"tbu9_npu_data_axi4_128_r", 0x16, "npu2main_data_p0_axi4_128_r", 0x0, 0x7, 0x1000000000, 0x0},
	{"tbu9_npu_data_axi4_128_r", 0x16, "npu2main_data_p0_axi4_128_r", 0x0, 0x8, 0x2000000000, 0x0},
	{"tbu9_npu_data_axi4_128_r", 0x16, "npu2main_data_p0_axi4_128_r", 0x0, 0x9, 0x0, 0x0},
	{"tbu9_npu_data_axi4_128_r", 0x16, "npu2main_data_p1_axi4_128_r", 0x02, 0x0, 0xc0000080, 0xc0000080},
	{"tbu9_npu_data_axi4_128_r", 0x16, "npu2main_data_p1_axi4_128_r", 0x02, 0x1, 0x800000080, 0x800000080},
	{"tbu9_npu_data_axi4_128_r", 0x16, "npu2main_data_p1_axi4_128_r", 0x02, 0x2, 0x10c0000100, 0xc0000100},
	{"tbu9_npu_data_axi4_128_r", 0x16, "npu2main_data_p1_axi4_128_r", 0x02, 0x3, 0x1800000100, 0x800000100},
	{"tbu9_npu_data_axi4_128_r", 0x16, "npu2main_data_p1_axi4_128_r", 0x02, 0x4, 0x20c0000200, 0xc0000200},
	{"tbu9_npu_data_axi4_128_r", 0x16, "npu2main_data_p1_axi4_128_r", 0x02, 0x5, 0x2800000200, 0x800000200},
	{"tbu9_npu_data_axi4_128_r", 0x16, "npu2main_data_p1_axi4_128_r", 0x02, 0x6, 0x80, 0x80},
	{"tbu9_npu_data_axi4_128_r", 0x16, "npu2main_data_p1_axi4_128_r", 0x02, 0x7, 0x1000000100, 0x100},
	{"tbu9_npu_data_axi4_128_r", 0x16, "npu2main_data_p1_axi4_128_r", 0x02, 0x8, 0x2000000200, 0x200},
	{"tbu9_npu_data_axi4_128_r", 0x16, "npu2main_data_p2_axi4_128_r", 0x04, 0x0, 0xc0000100, 0xc0000100},
	{"tbu9_npu_data_axi4_128_r", 0x16, "npu2main_data_p2_axi4_128_r", 0x04, 0x1, 0x800000100, 0x800000100},
	{"tbu9_npu_data_axi4_128_r", 0x16, "npu2main_data_p2_axi4_128_r", 0x04, 0x2, 0x10c0000200, 0xc0000200},
	{"tbu9_npu_data_axi4_128_r", 0x16, "npu2main_data_p2_axi4_128_r", 0x04, 0x3, 0x1800000200, 0x800000200},
	{"tbu9_npu_data_axi4_128_r", 0x16, "npu2main_data_p2_axi4_128_r", 0x04, 0x4, 0x20c0000400, 0xc0000400},
	{"tbu9_npu_data_axi4_128_r", 0x16, "npu2main_data_p2_axi4_128_r", 0x04, 0x5, 0x2800000400, 0x800000400},
	{"tbu9_npu_data_axi4_128_r", 0x16, "npu2main_data_p2_axi4_128_r", 0x04, 0x6, 0x100, 0x100},
	{"tbu9_npu_data_axi4_128_r", 0x16, "npu2main_data_p2_axi4_128_r", 0x04, 0x7, 0x1000000200, 0x200},
	{"tbu9_npu_data_axi4_128_r", 0x16, "npu2main_data_p2_axi4_128_r", 0x04, 0x8, 0x2000000400, 0x400},
	{"tbu9_npu_data_axi4_128_r", 0x16, "npu2main_data_p3_axi4_128_r", 0x06, 0x0, 0xc0000180, 0xc0000180},
	{"tbu9_npu_data_axi4_128_r", 0x16, "npu2main_data_p3_axi4_128_r", 0x06, 0x1, 0x800000180, 0x800000180},
	{"tbu9_npu_data_axi4_128_r", 0x16, "npu2main_data_p3_axi4_128_r", 0x06, 0x2, 0x10c0000300, 0xc0000300},
	{"tbu9_npu_data_axi4_128_r", 0x16, "npu2main_data_p3_axi4_128_r", 0x06, 0x3, 0x1800000300, 0x800000300},
	{"tbu9_npu_data_axi4_128_r", 0x16, "npu2main_data_p3_axi4_128_r", 0x06, 0x4, 0x20c0000600, 0xc0000600},
	{"tbu9_npu_data_axi4_128_r", 0x16, "npu2main_data_p3_axi4_128_r", 0x06, 0x5, 0x2800000600, 0x800000600},
	{"tbu9_npu_data_axi4_128_r", 0x16, "npu2main_data_p3_axi4_128_r", 0x06, 0x6, 0x180, 0x180},
	{"tbu9_npu_data_axi4_128_r", 0x16, "npu2main_data_p3_axi4_128_r", 0x06, 0x7, 0x1000000300, 0x300},
	{"tbu9_npu_data_axi4_128_r", 0x16, "npu2main_data_p3_axi4_128_r", 0x06, 0x8, 0x2000000600, 0x600},
	{"tbu9_npu_data_axi4_128_w", 0x17, "npu2main_data_p0_axi4_128_w", 0x01, 0x0, 0xc0000000, 0xc0000000},
	{"tbu9_npu_data_axi4_128_w", 0x17, "npu2main_data_p0_axi4_128_w", 0x01, 0x1, 0x800000000, 0x800000000},
	{"tbu9_npu_data_axi4_128_w", 0x17, "npu2main_data_p0_axi4_128_w", 0x01, 0x2, 0x10c0000000, 0xc0000000},
	{"tbu9_npu_data_axi4_128_w", 0x17, "npu2main_data_p0_axi4_128_w", 0x01, 0x3, 0x1800000000, 0x800000000},
	{"tbu9_npu_data_axi4_128_w", 0x17, "npu2main_data_p0_axi4_128_w", 0x01, 0x4, 0x20c0000000, 0xc0000000},
	{"tbu9_npu_data_axi4_128_w", 0x17, "npu2main_data_p0_axi4_128_w", 0x01, 0x5, 0x2800000000, 0x800000000},
	{"tbu9_npu_data_axi4_128_w", 0x17, "npu2main_data_p0_axi4_128_w", 0x01, 0x6, 0x0, 0x0},
	{"tbu9_npu_data_axi4_128_w", 0x17, "npu2main_data_p0_axi4_128_w", 0x01, 0x7, 0x1000000000, 0x0},
	{"tbu9_npu_data_axi4_128_w", 0x17, "npu2main_data_p0_axi4_128_w", 0x01, 0x8, 0x2000000000, 0x0},
	{"tbu9_npu_data_axi4_128_w", 0x17, "npu2main_data_p0_axi4_128_w", 0x01, 0x9, 0x0, 0x0},
	{"tbu9_npu_data_axi4_128_w", 0x17, "npu2main_data_p1_axi4_128_w", 0x03, 0x0, 0xc0000080, 0xc0000080},
	{"tbu9_npu_data_axi4_128_w", 0x17, "npu2main_data_p1_axi4_128_w", 0x03, 0x1, 0x800000080, 0x800000080},
	{"tbu9_npu_data_axi4_128_w", 0x17, "npu2main_data_p1_axi4_128_w", 0x03, 0x2, 0x10c0000100, 0xc0000100},
	{"tbu9_npu_data_axi4_128_w", 0x17, "npu2main_data_p1_axi4_128_w", 0x03, 0x3, 0x1800000100, 0x800000100},
	{"tbu9_npu_data_axi4_128_w", 0x17, "npu2main_data_p1_axi4_128_w", 0x03, 0x4, 0x20c0000200, 0xc0000200},
	{"tbu9_npu_data_axi4_128_w", 0x17, "npu2main_data_p1_axi4_128_w", 0x03, 0x5, 0x2800000200, 0x800000200},
	{"tbu9_npu_data_axi4_128_w", 0x17, "npu2main_data_p1_axi4_128_w", 0x03, 0x6, 0x80, 0x80},
	{"tbu9_npu_data_axi4_128_w", 0x17, "npu2main_data_p1_axi4_128_w", 0x03, 0x7, 0x1000000100, 0x100},
	{"tbu9_npu_data_axi4_128_w", 0x17, "npu2main_data_p1_axi4_128_w", 0x03, 0x8, 0x2000000200, 0x200},
	{"tbu9_npu_data_axi4_128_w", 0x17, "npu2main_data_p2_axi4_128_w", 0x05, 0x0, 0xc0000100, 0xc0000100},
	{"tbu9_npu_data_axi4_128_w", 0x17, "npu2main_data_p2_axi4_128_w", 0x05, 0x1, 0x800000100, 0x800000100},
	{"tbu9_npu_data_axi4_128_w", 0x17, "npu2main_data_p2_axi4_128_w", 0x05, 0x2, 0x10c0000200, 0xc0000200},
	{"tbu9_npu_data_axi4_128_w", 0x17, "npu2main_data_p2_axi4_128_w", 0x05, 0x3, 0x1800000200, 0x800000200},
	{"tbu9_npu_data_axi4_128_w", 0x17, "npu2main_data_p2_axi4_128_w", 0x05, 0x4, 0x20c0000400, 0xc0000400},
	{"tbu9_npu_data_axi4_128_w", 0x17, "npu2main_data_p2_axi4_128_w", 0x05, 0x5, 0x2800000400, 0x800000400},
	{"tbu9_npu_data_axi4_128_w", 0x17, "npu2main_data_p2_axi4_128_w", 0x05, 0x6, 0x100, 0x100},
	{"tbu9_npu_data_axi4_128_w", 0x17, "npu2main_data_p2_axi4_128_w", 0x05, 0x7, 0x1000000200, 0x200},
	{"tbu9_npu_data_axi4_128_w", 0x17, "npu2main_data_p2_axi4_128_w", 0x05, 0x8, 0x2000000400, 0x400},
	{"tbu9_npu_data_axi4_128_w", 0x17, "npu2main_data_p3_axi4_128_w", 0x07, 0x0, 0xc0000180, 0xc0000180},
	{"tbu9_npu_data_axi4_128_w", 0x17, "npu2main_data_p3_axi4_128_w", 0x07, 0x1, 0x800000180, 0x800000180},
	{"tbu9_npu_data_axi4_128_w", 0x17, "npu2main_data_p3_axi4_128_w", 0x07, 0x2, 0x10c0000300, 0xc0000300},
	{"tbu9_npu_data_axi4_128_w", 0x17, "npu2main_data_p3_axi4_128_w", 0x07, 0x3, 0x1800000300, 0x800000300},
	{"tbu9_npu_data_axi4_128_w", 0x17, "npu2main_data_p3_axi4_128_w", 0x07, 0x4, 0x20c0000600, 0xc0000600},
	{"tbu9_npu_data_axi4_128_w", 0x17, "npu2main_data_p3_axi4_128_w", 0x07, 0x5, 0x2800000600, 0x800000600},
	{"tbu9_npu_data_axi4_128_w", 0x17, "npu2main_data_p3_axi4_128_w", 0x07, 0x6, 0x180, 0x180},
	{"tbu9_npu_data_axi4_128_w", 0x17, "npu2main_data_p3_axi4_128_w", 0x07, 0x7, 0x1000000300, 0x300},
	{"tbu9_npu_data_axi4_128_w", 0x17, "npu2main_data_p3_axi4_128_w", 0x07, 0x8, 0x2000000600, 0x600},
	{"tcu_npu_data_axi4_128_r", 0x18, "npu2main_data_p0_axi4_128_r", 0x0, 0x0, 0xc0000000, 0xc0000000},
	{"tcu_npu_data_axi4_128_r", 0x18, "npu2main_data_p0_axi4_128_r", 0x0, 0x1, 0x800000000, 0x800000000},
	{"tcu_npu_data_axi4_128_r", 0x18, "npu2main_data_p0_axi4_128_r", 0x0, 0x2, 0x10c0000000, 0xc0000000},
	{"tcu_npu_data_axi4_128_r", 0x18, "npu2main_data_p0_axi4_128_r", 0x0, 0x3, 0x1800000000, 0x800000000},
	{"tcu_npu_data_axi4_128_r", 0x18, "npu2main_data_p0_axi4_128_r", 0x0, 0x4, 0x20c0000000, 0xc0000000},
	{"tcu_npu_data_axi4_128_r", 0x18, "npu2main_data_p0_axi4_128_r", 0x0, 0x5, 0x2800000000, 0x800000000},
	{"tcu_npu_data_axi4_128_r", 0x18, "npu2main_data_p0_axi4_128_r", 0x0, 0x6, 0x0, 0x0},
	{"tcu_npu_data_axi4_128_r", 0x18, "npu2main_data_p0_axi4_128_r", 0x0, 0x7, 0x1000000000, 0x0},
	{"tcu_npu_data_axi4_128_r", 0x18, "npu2main_data_p0_axi4_128_r", 0x0, 0x8, 0x2000000000, 0x0},
	{"tcu_npu_data_axi4_128_r", 0x18, "npu2main_data_p0_axi4_128_r", 0x0, 0x9, 0x0, 0x0},
	{"tcu_npu_data_axi4_128_r", 0x18, "npu2main_data_p1_axi4_128_r", 0x02, 0x0, 0xc0000080, 0xc0000080},
	{"tcu_npu_data_axi4_128_r", 0x18, "npu2main_data_p1_axi4_128_r", 0x02, 0x1, 0x800000080, 0x800000080},
	{"tcu_npu_data_axi4_128_r", 0x18, "npu2main_data_p1_axi4_128_r", 0x02, 0x2, 0x10c0000100, 0xc0000100},
	{"tcu_npu_data_axi4_128_r", 0x18, "npu2main_data_p1_axi4_128_r", 0x02, 0x3, 0x1800000100, 0x800000100},
	{"tcu_npu_data_axi4_128_r", 0x18, "npu2main_data_p1_axi4_128_r", 0x02, 0x4, 0x20c0000200, 0xc0000200},
	{"tcu_npu_data_axi4_128_r", 0x18, "npu2main_data_p1_axi4_128_r", 0x02, 0x5, 0x2800000200, 0x800000200},
	{"tcu_npu_data_axi4_128_r", 0x18, "npu2main_data_p1_axi4_128_r", 0x02, 0x6, 0x80, 0x80},
	{"tcu_npu_data_axi4_128_r", 0x18, "npu2main_data_p1_axi4_128_r", 0x02, 0x7, 0x1000000100, 0x100},
	{"tcu_npu_data_axi4_128_r", 0x18, "npu2main_data_p1_axi4_128_r", 0x02, 0x8, 0x2000000200, 0x200},
	{"tcu_npu_data_axi4_128_r", 0x18, "npu2main_data_p2_axi4_128_r", 0x04, 0x0, 0xc0000100, 0xc0000100},
	{"tcu_npu_data_axi4_128_r", 0x18, "npu2main_data_p2_axi4_128_r", 0x04, 0x1, 0x800000100, 0x800000100},
	{"tcu_npu_data_axi4_128_r", 0x18, "npu2main_data_p2_axi4_128_r", 0x04, 0x2, 0x10c0000200, 0xc0000200},
	{"tcu_npu_data_axi4_128_r", 0x18, "npu2main_data_p2_axi4_128_r", 0x04, 0x3, 0x1800000200, 0x800000200},
	{"tcu_npu_data_axi4_128_r", 0x18, "npu2main_data_p2_axi4_128_r", 0x04, 0x4, 0x20c0000400, 0xc0000400},
	{"tcu_npu_data_axi4_128_r", 0x18, "npu2main_data_p2_axi4_128_r", 0x04, 0x5, 0x2800000400, 0x800000400},
	{"tcu_npu_data_axi4_128_r", 0x18, "npu2main_data_p2_axi4_128_r", 0x04, 0x6, 0x100, 0x100},
	{"tcu_npu_data_axi4_128_r", 0x18, "npu2main_data_p2_axi4_128_r", 0x04, 0x7, 0x1000000200, 0x200},
	{"tcu_npu_data_axi4_128_r", 0x18, "npu2main_data_p2_axi4_128_r", 0x04, 0x8, 0x2000000400, 0x400},
	{"tcu_npu_data_axi4_128_r", 0x18, "npu2main_data_p3_axi4_128_r", 0x06, 0x0, 0xc0000180, 0xc0000180},
	{"tcu_npu_data_axi4_128_r", 0x18, "npu2main_data_p3_axi4_128_r", 0x06, 0x1, 0x800000180, 0x800000180},
	{"tcu_npu_data_axi4_128_r", 0x18, "npu2main_data_p3_axi4_128_r", 0x06, 0x2, 0x10c0000300, 0xc0000300},
	{"tcu_npu_data_axi4_128_r", 0x18, "npu2main_data_p3_axi4_128_r", 0x06, 0x3, 0x1800000300, 0x800000300},
	{"tcu_npu_data_axi4_128_r", 0x18, "npu2main_data_p3_axi4_128_r", 0x06, 0x4, 0x20c0000600, 0xc0000600},
	{"tcu_npu_data_axi4_128_r", 0x18, "npu2main_data_p3_axi4_128_r", 0x06, 0x5, 0x2800000600, 0x800000600},
	{"tcu_npu_data_axi4_128_r", 0x18, "npu2main_data_p3_axi4_128_r", 0x06, 0x6, 0x180, 0x180},
	{"tcu_npu_data_axi4_128_r", 0x18, "npu2main_data_p3_axi4_128_r", 0x06, 0x7, 0x1000000300, 0x300},
	{"tcu_npu_data_axi4_128_r", 0x18, "npu2main_data_p3_axi4_128_r", 0x06, 0x8, 0x2000000600, 0x600},
	{"tcu_npu_data_axi4_128_w", 0x19, "npu2main_data_p0_axi4_128_w", 0x01, 0x0, 0xc0000000, 0xc0000000},
	{"tcu_npu_data_axi4_128_w", 0x19, "npu2main_data_p0_axi4_128_w", 0x01, 0x1, 0x800000000, 0x800000000},
	{"tcu_npu_data_axi4_128_w", 0x19, "npu2main_data_p0_axi4_128_w", 0x01, 0x2, 0x10c0000000, 0xc0000000},
	{"tcu_npu_data_axi4_128_w", 0x19, "npu2main_data_p0_axi4_128_w", 0x01, 0x3, 0x1800000000, 0x800000000},
	{"tcu_npu_data_axi4_128_w", 0x19, "npu2main_data_p0_axi4_128_w", 0x01, 0x4, 0x20c0000000, 0xc0000000},
	{"tcu_npu_data_axi4_128_w", 0x19, "npu2main_data_p0_axi4_128_w", 0x01, 0x5, 0x2800000000, 0x800000000},
	{"tcu_npu_data_axi4_128_w", 0x19, "npu2main_data_p0_axi4_128_w", 0x01, 0x6, 0x0, 0x0},
	{"tcu_npu_data_axi4_128_w", 0x19, "npu2main_data_p0_axi4_128_w", 0x01, 0x7, 0x1000000000, 0x0},
	{"tcu_npu_data_axi4_128_w", 0x19, "npu2main_data_p0_axi4_128_w", 0x01, 0x8, 0x2000000000, 0x0},
	{"tcu_npu_data_axi4_128_w", 0x19, "npu2main_data_p0_axi4_128_w", 0x01, 0x9, 0x0, 0x0},
	{"tcu_npu_data_axi4_128_w", 0x19, "npu2main_data_p1_axi4_128_w", 0x03, 0x0, 0xc0000080, 0xc0000080},
	{"tcu_npu_data_axi4_128_w", 0x19, "npu2main_data_p1_axi4_128_w", 0x03, 0x1, 0x800000080, 0x800000080},
	{"tcu_npu_data_axi4_128_w", 0x19, "npu2main_data_p1_axi4_128_w", 0x03, 0x2, 0x10c0000100, 0xc0000100},
	{"tcu_npu_data_axi4_128_w", 0x19, "npu2main_data_p1_axi4_128_w", 0x03, 0x3, 0x1800000100, 0x800000100},
	{"tcu_npu_data_axi4_128_w", 0x19, "npu2main_data_p1_axi4_128_w", 0x03, 0x4, 0x20c0000200, 0xc0000200},
	{"tcu_npu_data_axi4_128_w", 0x19, "npu2main_data_p1_axi4_128_w", 0x03, 0x5, 0x2800000200, 0x800000200},
	{"tcu_npu_data_axi4_128_w", 0x19, "npu2main_data_p1_axi4_128_w", 0x03, 0x6, 0x80, 0x80},
	{"tcu_npu_data_axi4_128_w", 0x19, "npu2main_data_p1_axi4_128_w", 0x03, 0x7, 0x1000000100, 0x100},
	{"tcu_npu_data_axi4_128_w", 0x19, "npu2main_data_p1_axi4_128_w", 0x03, 0x8, 0x2000000200, 0x200},
	{"tcu_npu_data_axi4_128_w", 0x19, "npu2main_data_p2_axi4_128_w", 0x05, 0x0, 0xc0000100, 0xc0000100},
	{"tcu_npu_data_axi4_128_w", 0x19, "npu2main_data_p2_axi4_128_w", 0x05, 0x1, 0x800000100, 0x800000100},
	{"tcu_npu_data_axi4_128_w", 0x19, "npu2main_data_p2_axi4_128_w", 0x05, 0x2, 0x10c0000200, 0xc0000200},
	{"tcu_npu_data_axi4_128_w", 0x19, "npu2main_data_p2_axi4_128_w", 0x05, 0x3, 0x1800000200, 0x800000200},
	{"tcu_npu_data_axi4_128_w", 0x19, "npu2main_data_p2_axi4_128_w", 0x05, 0x4, 0x20c0000400, 0xc0000400},
	{"tcu_npu_data_axi4_128_w", 0x19, "npu2main_data_p2_axi4_128_w", 0x05, 0x5, 0x2800000400, 0x800000400},
	{"tcu_npu_data_axi4_128_w", 0x19, "npu2main_data_p2_axi4_128_w", 0x05, 0x6, 0x100, 0x100},
	{"tcu_npu_data_axi4_128_w", 0x19, "npu2main_data_p2_axi4_128_w", 0x05, 0x7, 0x1000000200, 0x200},
	{"tcu_npu_data_axi4_128_w", 0x19, "npu2main_data_p2_axi4_128_w", 0x05, 0x8, 0x2000000400, 0x400},
	{"tcu_npu_data_axi4_128_w", 0x19, "npu2main_data_p3_axi4_128_w", 0x07, 0x0, 0xc0000180, 0xc0000180},
	{"tcu_npu_data_axi4_128_w", 0x19, "npu2main_data_p3_axi4_128_w", 0x07, 0x1, 0x800000180, 0x800000180},
	{"tcu_npu_data_axi4_128_w", 0x19, "npu2main_data_p3_axi4_128_w", 0x07, 0x2, 0x10c0000300, 0xc0000300},
	{"tcu_npu_data_axi4_128_w", 0x19, "npu2main_data_p3_axi4_128_w", 0x07, 0x3, 0x1800000300, 0x800000300},
	{"tcu_npu_data_axi4_128_w", 0x19, "npu2main_data_p3_axi4_128_w", 0x07, 0x4, 0x20c0000600, 0xc0000600},
	{"tcu_npu_data_axi4_128_w", 0x19, "npu2main_data_p3_axi4_128_w", 0x07, 0x5, 0x2800000600, 0x800000600},
	{"tcu_npu_data_axi4_128_w", 0x19, "npu2main_data_p3_axi4_128_w", 0x07, 0x6, 0x180, 0x180},
	{"tcu_npu_data_axi4_128_w", 0x19, "npu2main_data_p3_axi4_128_w", 0x07, 0x7, 0x1000000300, 0x300},
	{"tcu_npu_data_axi4_128_w", 0x19, "npu2main_data_p3_axi4_128_w", 0x07, 0x8, 0x2000000600, 0x600},
};

static const bus_info_t g_bus_info_dma[] = {
	{"axibist2dma_data_axi4_128", 0x0, "dma2sys1_data_nsp_128", 0x01, 0x0, 0x80000000, 0x80000000},
	{"axibist2dma_data_axi4_128", 0x0, "dma2sys1_data_nsp_128", 0x01, 0x1, 0x800000000, 0x800000000},
	{"axibist2dma_data_axi4_128", 0x0, "dma2sys1_data_nsp_128", 0x01, 0x2, 0x0, 0x0},
	{"axibist2dma_data_axi4_128", 0x0, "dma2sys1_data_nsp_128", 0x01, 0x3, 0x100000000, 0x100000000},
	{"axibist2dma_data_axi4_128", 0x0, "dma2sys1_data_nsp_128", 0x01, 0x4, 0x200000000, 0x200000000},
	{"axibist2dma_data_axi4_128", 0x0, "dma2sys1_data_nsp_128", 0x01, 0x5, 0x400000000, 0x400000000},
	{"axibist2dma_data_axi4_128", 0x0, "dma2sys1_data_nsp_128", 0x01, 0x6, 0x0, 0x0},
	{"axibist2dma_data_axi4_128", 0x0, "dma2syscfg_cfg_nsp_64", 0x02, 0x0, 0xc0000000, 0xc0000000},
	{"dmans2dma_data_axi4_64", 0x01, "dma2sys1_data_nsp_128", 0x01, 0x0, 0x80000000, 0x80000000},
	{"dmans2dma_data_axi4_64", 0x01, "dma2sys1_data_nsp_128", 0x01, 0x1, 0x800000000, 0x800000000},
	{"dmans2dma_data_axi4_64", 0x01, "dma2sys1_data_nsp_128", 0x01, 0x2, 0x0, 0x0},
	{"dmans2dma_data_axi4_64", 0x01, "dma2sys1_data_nsp_128", 0x01, 0x3, 0x100000000, 0x100000000},
	{"dmans2dma_data_axi4_64", 0x01, "dma2sys1_data_nsp_128", 0x01, 0x4, 0x200000000, 0x200000000},
	{"dmans2dma_data_axi4_64", 0x01, "dma2sys1_data_nsp_128", 0x01, 0x5, 0x400000000, 0x400000000},
	{"dmans2dma_data_axi4_64", 0x01, "dma2sys1_data_nsp_128", 0x01, 0x6, 0x0, 0x0},
	{"dmans2dma_data_axi4_64", 0x01, "dma2syscfg_cfg_nsp_64", 0x02, 0x0, 0xc0000000, 0xc0000000},
	{"dmas2dma_data_axi4_64", 0x02, "dma2sys1_data_nsp_128", 0x01, 0x0, 0x80000000, 0x80000000},
	{"dmas2dma_data_axi4_64", 0x02, "dma2sys1_data_nsp_128", 0x01, 0x1, 0x800000000, 0x800000000},
	{"dmas2dma_data_axi4_64", 0x02, "dma2sys1_data_nsp_128", 0x01, 0x2, 0x0, 0x0},
	{"dmas2dma_data_axi4_64", 0x02, "dma2sys1_data_nsp_128", 0x01, 0x3, 0x100000000, 0x100000000},
	{"dmas2dma_data_axi4_64", 0x02, "dma2sys1_data_nsp_128", 0x01, 0x4, 0x200000000, 0x200000000},
	{"dmas2dma_data_axi4_64", 0x02, "dma2sys1_data_nsp_128", 0x01, 0x5, 0x400000000, 0x400000000},
	{"dmas2dma_data_axi4_64", 0x02, "dma2sys1_data_nsp_128", 0x01, 0x6, 0x0, 0x0},
	{"dmas2dma_data_axi4_64", 0x02, "dma2syscfg_cfg_nsp_64", 0x02, 0x0, 0xc0000000, 0xc0000000},
	{"perfmon2dma_data_axi4_64", 0x03, "dma2sys1_data_nsp_128", 0x01, 0x0, 0x80000000, 0x80000000},
	{"perfmon2dma_data_axi4_64", 0x03, "dma2sys1_data_nsp_128", 0x01, 0x1, 0x800000000, 0x800000000},
	{"perfmon2dma_data_axi4_64", 0x03, "dma2sys1_data_nsp_128", 0x01, 0x2, 0x0, 0x0},
	{"perfmon2dma_data_axi4_64", 0x03, "dma2sys1_data_nsp_128", 0x01, 0x3, 0x100000000, 0x100000000},
	{"perfmon2dma_data_axi4_64", 0x03, "dma2sys1_data_nsp_128", 0x01, 0x4, 0x200000000, 0x200000000},
	{"perfmon2dma_data_axi4_64", 0x03, "dma2sys1_data_nsp_128", 0x01, 0x5, 0x400000000, 0x400000000},
	{"perfmon2dma_data_axi4_64", 0x03, "dma2sys1_data_nsp_128", 0x01, 0x6, 0x0, 0x0},
	{"syscfg2dma_cfg_nsp_32", 0x04, "dma2nsfw_cfg_apb4_32", 0x0, 0x0, 0xed000000, 0xed000000},
	{"syscfg2dma_cfg_nsp_32", 0x04, "dma2nsfw_cfg_apb4_32", 0x0, 0x1, 0x0, 0x0},
	{"syscfg2dma_cfg_nsp_32", 0x04, "dma_bus_service", 0x03, 0x0, 0xed020000, 0x0},
};

static const bus_info_t g_bus_info_hss2[] = {
	{"emmc_hs2_data_axi3_32", 0x0, "hs2_sys1_data_nsp_128", 0x05, 0x0, 0xc0000000, 0xc0000000},
	{"emmc_hs2_data_axi3_32", 0x0, "hs2_sys1_data_nsp_128", 0x05, 0x1, 0x800000000, 0x800000000},
	{"emmc_hs2_data_axi3_32", 0x0, "hs2_sys1_data_nsp_128", 0x05, 0x2, 0x0, 0x0},
	{"emmc_hs2_data_axi3_32", 0x0, "hs2_sys1_data_nsp_128", 0x05, 0x3, 0x0, 0x0},
	{"emmc_hs2_data_axi3_32", 0x0, "hs2_syscfg_cfg_nsp_32", 0x06, 0x0, 0xc0000000, 0xc0000000},
	{"emmc_hs2_data_axi3_32", 0x0, "hs2_syscfg_cfg_nsp_32", 0x06, 0x1, 0xe0000000, 0xe0000000},
	{"syscfg2hs2_cfg_nsp_128", 0x01, "hs2_dcdr_cfg_apb4_32", 0x0, 0x0, 0xcd800000, 0xcd800000},
	{"syscfg2hs2_cfg_nsp_128", 0x01, "hs2_dcdr_cfg_apb4_32", 0x0, 0x1, 0xcf000000, 0xcf000000},
	{"syscfg2hs2_cfg_nsp_128", 0x01, "hs2_dcdr_cfg_apb4_32", 0x0, 0x2, 0xce000000, 0xce000000},
	{"syscfg2hs2_cfg_nsp_128", 0x01, "hs2_emmc_cfg_ahblite_32", 0x01, 0x0, 0xcf800000, 0xcf800000},
	{"syscfg2hs2_cfg_nsp_128", 0x01, "hs2_pcie0_cfg_axi4_128", 0x02, 0x0, 0xcfa00000, 0xcfa00000},
	{"syscfg2hs2_cfg_nsp_128", 0x01, "hs2_pcie0_cfg_axi4_128", 0x02, 0x1, 0xcfc00000, 0xcfc00000},
	{"syscfg2hs2_cfg_nsp_128", 0x01, "hs2_pcie0_cfg_axi4_128", 0x02, 0x2, 0xd0000000, 0xd0000000},
	{"syscfg2hs2_cfg_nsp_128", 0x01, "hs2_pcie1_cfg_axi4_128", 0x03, 0x0, 0xd7a00000, 0xd7a00000},
	{"syscfg2hs2_cfg_nsp_128", 0x01, "hs2_pcie1_cfg_axi4_128", 0x03, 0x1, 0xdfa00000, 0xdfa00000},
	{"syscfg2hs2_cfg_nsp_128", 0x01, "hs2_pcie1_cfg_axi4_128", 0x03, 0x2, 0xd7c00000, 0xd7c00000},
	{"syscfg2hs2_cfg_nsp_128", 0x01, "hs2_pcie1_cfg_axi4_128", 0x03, 0x3, 0xdfc00000, 0xdfc00000},
	{"syscfg2hs2_cfg_nsp_128", 0x01, "hs2_pcie1_cfg_axi4_128", 0x03, 0x4, 0xd8000000, 0xd8000000},
	{"syscfg2hs2_cfg_nsp_128", 0x01, "hs2_reg", 0x04, 0x0, 0xcf900000, 0x0},
	{"syscfg2hs2_cfg_nsp_128", 0x01, "hs2_reg", 0x04, 0x1, 0x0, 0x0},
	{"tbu0_hs2_data_axi4_128", 0x02, "hs2_dcdr_cfg_apb4_32", 0x0, 0x0, 0xcd800000, 0xcd800000},
	{"tbu0_hs2_data_axi4_128", 0x02, "hs2_dcdr_cfg_apb4_32", 0x0, 0x1, 0xcf000000, 0xcf000000},
	{"tbu0_hs2_data_axi4_128", 0x02, "hs2_dcdr_cfg_apb4_32", 0x0, 0x2, 0xce000000, 0xce000000},
	{"tbu0_hs2_data_axi4_128", 0x02, "hs2_sys1_data_nsp_128", 0x05, 0x0, 0xc0000000, 0xc0000000},
	{"tbu0_hs2_data_axi4_128", 0x02, "hs2_sys1_data_nsp_128", 0x05, 0x1, 0x800000000, 0x800000000},
	{"tbu0_hs2_data_axi4_128", 0x02, "hs2_sys1_data_nsp_128", 0x05, 0x2, 0x0, 0x0},
	{"tbu0_hs2_data_axi4_128", 0x02, "hs2_sys1_data_nsp_128", 0x05, 0x3, 0x0, 0x0},
	{"tbu0_hs2_data_axi4_128", 0x02, "hs2_syscfg_cfg_nsp_32", 0x06, 0x0, 0xc0000000, 0xc0000000},
	{"tbu0_hs2_data_axi4_128", 0x02, "hs2_syscfg_cfg_nsp_32", 0x06, 0x1, 0xe0000000, 0xe0000000},
	{"tbu1_hs2_data_axi4_128", 0x03, "hs2_dcdr_cfg_apb4_32", 0x0, 0x0, 0xcd800000, 0xcd800000},
	{"tbu1_hs2_data_axi4_128", 0x03, "hs2_dcdr_cfg_apb4_32", 0x0, 0x1, 0xcf000000, 0xcf000000},
	{"tbu1_hs2_data_axi4_128", 0x03, "hs2_dcdr_cfg_apb4_32", 0x0, 0x2, 0xce000000, 0xce000000},
	{"tbu1_hs2_data_axi4_128", 0x03, "hs2_sys1_data_nsp_128", 0x05, 0x0, 0xc0000000, 0xc0000000},
	{"tbu1_hs2_data_axi4_128", 0x03, "hs2_sys1_data_nsp_128", 0x05, 0x1, 0x800000000, 0x800000000},
	{"tbu1_hs2_data_axi4_128", 0x03, "hs2_sys1_data_nsp_128", 0x05, 0x2, 0x0, 0x0},
	{"tbu1_hs2_data_axi4_128", 0x03, "hs2_sys1_data_nsp_128", 0x05, 0x3, 0x0, 0x0},
	{"tbu1_hs2_data_axi4_128", 0x03, "hs2_syscfg_cfg_nsp_32", 0x06, 0x0, 0xc0000000, 0xc0000000},
	{"tbu1_hs2_data_axi4_128", 0x03, "hs2_syscfg_cfg_nsp_32", 0x06, 0x1, 0xe0000000, 0xe0000000},
	{"tcu_hs2_data_axi4_128", 0x04, "hs2_sys1_data_nsp_128", 0x05, 0x0, 0xc0000000, 0xc0000000},
	{"tcu_hs2_data_axi4_128", 0x04, "hs2_sys1_data_nsp_128", 0x05, 0x1, 0x800000000, 0x800000000},
	{"tcu_hs2_data_axi4_128", 0x04, "hs2_sys1_data_nsp_128", 0x05, 0x2, 0x0, 0x0},
	{"tcu_hs2_data_axi4_128", 0x04, "hs2_sys1_data_nsp_128", 0x05, 0x3, 0x0, 0x0},
};

static const bus_info_t g_bus_info_hss1[] = {
	{"dpesm_hs1_data_axi3_32", 0x0, "hs1_sys0_data_nsp_128", 0x02, 0x0, 0xc0000000, 0xc0000000},
	{"dpesm_hs1_data_axi3_32", 0x0, "hs1_sys0_data_nsp_128", 0x02, 0x1, 0x800000000, 0x800000000},
	{"dpesm_hs1_data_axi3_32", 0x0, "hs1_sys0_data_nsp_128", 0x02, 0x2, 0x0, 0x0},
	{"dpesm_hs1_data_axi3_32", 0x0, "hs1_sys0_data_nsp_128", 0x02, 0x3, 0x0, 0x0},
	{"syscfg2hs1_cfg_nsp_32", 0x01, "hs1_dcdr_cfg_apb4_32", 0x0, 0x0, 0xe1a80000, 0xe1a80000},
	{"syscfg2hs1_cfg_nsp_32", 0x01, "hs1_dcdr_cfg_apb4_32", 0x0, 0x1, 0xe1a00000, 0xe1a00000},
	{"syscfg2hs1_cfg_nsp_32", 0x01, "hs1_dcdr_cfg_apb4_32", 0x0, 0x2, 0xe1800000, 0xe1800000},
	{"syscfg2hs1_cfg_nsp_32", 0x01, "hs1_reg", 0x01, 0x0, 0xe1ae0000, 0x0},
	{"syscfg2hs1_cfg_nsp_32", 0x01, "hs1_reg", 0x01, 0x1, 0x0, 0x0},
	{"syscfg2hs1_cfg_nsp_32", 0x01, "hs1_usb_cfg_axi3_32", 0x04, 0x0, 0xe1ac0000, 0xe1ac0000},
	{"ufsctrl_hs1_data_axi3_128", 0x02, "hs1_sys0_data_nsp_128", 0x02, 0x0, 0xc0000000, 0xc0000000},
	{"ufsctrl_hs1_data_axi3_128", 0x02, "hs1_sys0_data_nsp_128", 0x02, 0x1, 0x800000000, 0x800000000},
	{"ufsctrl_hs1_data_axi3_128", 0x02, "hs1_sys0_data_nsp_128", 0x02, 0x2, 0x0, 0x0},
	{"ufsctrl_hs1_data_axi3_128", 0x02, "hs1_sys0_data_nsp_128", 0x02, 0x3, 0x0, 0x0},
	{"ufsctrl_hs1_data_axi3_128", 0x02, "hs1_syscfg_cfg_nsp_64", 0x03, 0x0, 0xc0000000, 0xc0000000},
	{"ufsctrl_hs1_data_axi3_128", 0x02, "hs1_syscfg_cfg_nsp_64", 0x03, 0x1, 0xe0000000, 0xe0000000},
	{"ufsesi_hs1_cfg_axi3_32", 0x03, "hs1_syscfg_cfg_nsp_64", 0x03, 0x0, 0xc0000000, 0xc0000000},
	{"ufsesi_hs1_cfg_axi3_32", 0x03, "hs1_syscfg_cfg_nsp_64", 0x03, 0x1, 0xe0000000, 0xe0000000},
	{"ufsesi_hs1_cfg_axi3_32", 0x03, "hs1_syscfg_cfg_nsp_64", 0x03, 0x2, 0x0, 0x0},
	{"usb_hs1_data_axi3_128", 0x04, "hs1_sys0_data_nsp_128", 0x02, 0x0, 0xc0000000, 0xc0000000},
	{"usb_hs1_data_axi3_128", 0x04, "hs1_sys0_data_nsp_128", 0x02, 0x1, 0x800000000, 0x800000000},
	{"usb_hs1_data_axi3_128", 0x04, "hs1_sys0_data_nsp_128", 0x02, 0x2, 0x0, 0x0},
	{"usb_hs1_data_axi3_128", 0x04, "hs1_sys0_data_nsp_128", 0x02, 0x3, 0x0, 0x0},
	{"usb_hs1_data_axi3_128", 0x04, "hs1_syscfg_cfg_nsp_64", 0x03, 0x0, 0xc0000000, 0xc0000000},
	{"usb_hs1_data_axi3_128", 0x04, "hs1_syscfg_cfg_nsp_64", 0x03, 0x1, 0xe0000000, 0xe0000000},
};





const bus_info_t *bus_info[] = {
	g_bus_info_main,
	g_bus_info_main,
	g_bus_info_main,
	g_bus_info_broadcast,
	g_bus_info_syscfg,
	g_bus_info_syscfg,
	g_bus_info_syscfg,
	g_bus_info_syscfg,
	g_bus_info_peri,
	g_bus_info_sys0,
	g_bus_info_sys1,
	g_bus_info_m85,
	g_bus_info_cpu,
	g_bus_info_audio,
	g_bus_info_m85,
	g_bus_info_lpis,
	g_bus_info_lpis,
	g_bus_info_media2,
	g_bus_info_venc,
	g_bus_info_misp,
	g_bus_info_isp,
	g_bus_info_media1,
	g_bus_info_vdec,
	g_bus_info_disp,
	g_bus_info_npu,
	g_bus_info_npu,
	g_bus_info_dma,
	g_bus_info_hss2,
	g_bus_info_hss1,
};
