# This PVS File Index Registry was created automatically
# Do not attempt to modify this file as any change may lead
# to PVS Debug Environment malfunction.
# 
"Run Directory" internal none /home/mgrawe2/ece482.work/gpdk045_new/ece482_final_project/half_adder/pvs_directories/lvs
"Current Directory" internal none /home/mgrawe2/ece482.work/gpdk045_new
"Cadence Directory" internal none /home/mgrawe2/ece482.work/gpdk045_new/.cadence/
"Job Signature" internal none IPVS_1764533031_1047146
"PVS Job Mode" internal none lvs
"GUI Flow" internal none virtuoso6
"GUI Preset" internal none /home/mgrawe2/ece482.work/gpdk045_new/ece482_final_project/half_adder/pvs_directories/lvs/.preset.autosave
"Technology Name" internal none "gpdk045_pvs"
"Technology RuleSet" internal none "default"
"Technology Mapping File" internal none /class/ece482/gpdk045_v_6_0/pvtech.lib
"Technology Rule File" internal none /home/mgrawe2/ece482.work/gpdk045_new/ece482_final_project/half_adder/pvs_directories/lvs/.technology.rul
"PVS Version" internal none 23.11-s036
"Binary Name" internal none pvsgui
"PVS Build Date" internal none "Wed Jan 17 18:11:41 PST 2024"
"PVS Job Time" internal none 1764533033
"DFII version" internal none IC23.1.0
"Rule File" input text /home/mgrawe2/ece482.work/gpdk045_new/ece482_final_project/half_adder/pvs_directories/lvs/.technology.rul
"Layout Scale" internal none 0.0005
"Layout TechLib" internal none gpdk045
"Layout Library Name" internal none ece482_final_project
"Layout Cell Name" internal none half_adder
"Layout View Name" internal none layout
"Layout ConvertPin" internal text geometryAndText
"Layout HierDepth" internal none 32
"Layout MaxVertices" internal none 2048
"Layout Top Cell" internal none half_adder
"Layout GDSII" input none /home/mgrawe2/ece482.work/gpdk045_new/ece482_final_project/half_adder/pvs_directories/lvs/half_adder.gds
"Intermediate GDSII File" output none /home/mgrawe2/ece482.work/gpdk045_new/ece482_final_project/half_adder/pvs_directories/lvs/half_adder.gds
"Intermediate GDSII File creation Errors" output none /home/mgrawe2/ece482.work/gpdk045_new/ece482_final_project/half_adder/pvs_directories/lvs/PIPO1.LOG
"Intermediate OASIS File creation Errors" output none /home/mgrawe2/ece482.work/gpdk045_new/ece482_final_project/half_adder/pvs_directories/lvs/PIPO1.LOG
"Enable Coloring" input none yes
"Layout ReplaceBusBitChar" input none nil
"Layout NoConvertHalfWidthPath" input none nil
"Layout FlattenPCells" input none nil
"Schematic Library Name" internal none ece482_final_project
"Schematic Cell Name" internal none half_adder
"Schematic View Name" internal none schematic
"Schematic Top Cell" internal none half_adder
"Schematic Netlist" output text /home/mgrawe2/ece482.work/gpdk045_new/ece482_final_project/half_adder/pvs_directories/lvs/half_adder.cdl
"Extracted Spice File" output text /home/mgrawe2/ece482.work/gpdk045_new/ece482_final_project/half_adder/pvs_directories/lvs/half_adder.spi
"Quantus QRC Data" internal none ENABLED
"Do not check rules files before run" internal none ENABLED
"Control File" input text /home/mgrawe2/ece482.work/gpdk045_new/ece482_final_project/half_adder/pvs_directories/lvs/pvslvsctl
"CDL Out Stop List" internal text auCdl
"CDL Out View List" internal text auCdl schematic
"CDL Out Display Pin Information" internal none ENABLED
"PVS Job Log" log text /home/mgrawe2/ece482.work/gpdk045_new/ece482_final_project/half_adder/pvs_directories/lvs/pvsuilvs.log
"PIPO Setup File I" internal text /home/mgrawe2/ece482.work/gpdk045_new/ece482_final_project/half_adder/pvs_directories/lvs/pipo1.setup
"PIPO Log I" log text /home/mgrawe2/ece482.work/gpdk045_new/ece482_final_project/half_adder/pvs_directories/lvs/PIPO1.LOG
"PIPO Output I" internal text /home/mgrawe2/ece482.work/gpdk045_new/ece482_final_project/half_adder/pvs_directories/lvs/PIPO1.OUT
"SI Setup File" internal text /home/mgrawe2/ece482.work/gpdk045_new/ece482_final_project/half_adder/pvs_directories/lvs/si.env
"SI Log" log text /home/mgrawe2/ece482.work/gpdk045_new/ece482_final_project/half_adder/pvs_directories/lvs/SI.LOG
"SI Output" log text /home/mgrawe2/ece482.work/gpdk045_new/ece482_final_project/half_adder/pvs_directories/lvs/SI.OUT
"SI OSS Directory" internal none /home/mgrawe2/ece482.work/gpdk045_new/ece482_final_project/half_adder/pvs_directories/lvs/
"Simulator Mode" internal none auCdl
"Input Layout" input none OA: ece482_final_project half_adder layout
"Input Schematic" input none OA: ece482_final_project half_adder schematic
"Output Layout Cellmap I" internal text /home/mgrawe2/ece482.work/gpdk045_new/ece482_final_project/half_adder/pvs_directories/lvs/lay_cellMap.txt
"Binary Name" internal none pvsvirt
"Comparison Report" output cls /home/mgrawe2/ece482.work/gpdk045_new/ece482_final_project/half_adder/pvs_directories/lvs/half_adder.rep.cls
"Extraction Report" output erc /home/mgrawe2/ece482.work/gpdk045_new/ece482_final_project/half_adder/pvs_directories/lvs/half_adder.rep
"Mask SVDB Directory" internal none /home/mgrawe2/ece482.work/gpdk045_new/ece482_final_project/half_adder/pvs_directories/lvs/svdb
"QRC Top Cell" internal none half_adder
"LVS Report Options" internal none -none
"Find Shorts RDB" output rdb /home/mgrawe2/ece482.work/gpdk045_new/ece482_final_project/half_adder/pvs_directories/lvs/half_adder.rep.shorts
"SCONNECT RDB" output rdb /home/mgrawe2/ece482.work/gpdk045_new/ece482_final_project/half_adder/pvs_directories/lvs/half_adder.softchk
"ERC Summary" output text /home/mgrawe2/ece482.work/gpdk045_new/ece482_final_project/half_adder/pvs_directories/lvs/half_adder.sum
"Extraction Result" internal none CLEAN
"ERC Result" internal none EMPTY
"UI Data" internal none ENABLED
"PVS Mode Info" internal none MIFIFDPEMBFCGKEOOILEMJKNBAOMACEA
"Report MaxResults" internal none 1000
"Binary Name" internal none pvs
"Comparison Result" internal none MATCH
"LVS Run Name" internal none half_adder.rep
"PVS Version" internal none 23.11-s036
"Binary Name" internal none pvsnvn
"PVS Build Date" internal none "Wed Jan 17 18:11:41 PST 2024"
"PVS Job Time" internal none 1764533044
