$date
	Sun May  7 11:10:29 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testasync $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # j $end
$var reg 1 $ k $end
$var reg 1 % reset $end
$scope module j2 $end
$var wire 1 & clk $end
$var wire 1 ' j $end
$var wire 1 ( k $end
$var wire 1 ) reset $end
$var reg 1 * q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
1)
1(
0'
0&
1%
1$
0#
0"
0!
$end
#5
1"
1&
#10
0"
0&
#13
1#
1'
#15
1"
1&
#20
0"
0&
#25
1"
1&
0%
0)
#28
0$
0(
#30
0"
0&
#35
1*
1!
1"
1&
#40
0"
0&
#41
0#
0'
#45
1"
1&
#50
0*
0!
0"
0&
1%
1)
#55
1"
1&
#56
1$
1(
#60
0"
0&
#65
1"
1&
#69
1#
1'
#70
0"
0&
#75
1"
1&
0%
0)
#80
0"
0&
#84
0$
0(
#85
1*
1!
1"
1&
#90
0"
0&
#95
1"
1&
#97
0#
0'
#100
0*
0!
0"
0&
1%
1)
