//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-29190527
// Cuda compilation tools, release 11.1, V11.1.105
// Based on LLVM 3.4svn
//

.version 7.1
.target sm_80
.address_size 64

	// .globl	Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_4650577846220635322_kernel0

.visible .entry Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_4650577846220635322_kernel0(
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_4650577846220635322_kernel0_param_0,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_4650577846220635322_kernel0_param_1,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_4650577846220635322_kernel0_param_2,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_4650577846220635322_kernel0_param_3,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_4650577846220635322_kernel0_param_4,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_4650577846220635322_kernel0_param_5,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_4650577846220635322_kernel0_param_6
)
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<46>;
	.reg .b64 	%rd<29>;


	ld.param.u64 	%rd1, [Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_4650577846220635322_kernel0_param_0];
	ld.param.u64 	%rd2, [Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_4650577846220635322_kernel0_param_1];
	ld.param.u64 	%rd3, [Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_4650577846220635322_kernel0_param_2];
	ld.param.u64 	%rd4, [Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_4650577846220635322_kernel0_param_3];
	ld.param.u64 	%rd5, [Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_4650577846220635322_kernel0_param_4];
	ld.param.u64 	%rd6, [Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_4650577846220635322_kernel0_param_5];
	ld.param.u64 	%rd7, [Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_4650577846220635322_kernel0_param_6];
	mov.u32 	%r1, %ctaid.x;
	setp.lt.s32	%p1, %r1, 8;
	mov.u32 	%r2, %tid.x;
	@%p1 bra 	BB0_17;
	bra.uni 	BB0_1;

BB0_17:
	setp.gt.s32	%p12, %r2, 31;
	@%p12 bra 	BB0_19;

	shr.s32 	%r33, %r1, 31;
	shr.u32 	%r34, %r33, 29;
	add.s32 	%r35, %r1, %r34;
	and.b32  	%r36, %r35, 33554424;
	sub.s32 	%r37, %r1, %r36;
	shl.b32 	%r38, %r37, 7;
	shr.s32 	%r39, %r2, 31;
	shr.u32 	%r40, %r39, 27;
	add.s32 	%r41, %r2, %r40;
	and.b32  	%r42, %r41, 1073741792;
	sub.s32 	%r43, %r2, %r42;
	shl.b32 	%r44, %r43, 2;
	add.s32 	%r45, %r44, %r38;
	cvta.to.global.u64 	%rd26, %rd1;
	mul.wide.s32 	%rd27, %r45, 4;
	add.s64 	%rd28, %rd26, %rd27;
	mov.f32 	%f2, 0f00000000;
	st.global.v4.f32 	[%rd28], {%f2, %f2, %f2, %f2};
	bra.uni 	BB0_19;

BB0_1:
	setp.lt.s32	%p2, %r1, 32;
	@%p2 bra 	BB0_16;
	bra.uni 	BB0_2;

BB0_16:
	add.s32 	%r18, %r1, -8;
	mul.hi.s32 	%r19, %r18, 715827883;
	shr.u32 	%r20, %r19, 31;
	shr.u32 	%r21, %r19, 2;
	add.s32 	%r22, %r21, %r20;
	mul.lo.s32 	%r23, %r22, 24;
	sub.s32 	%r24, %r18, %r23;
	shl.b32 	%r25, %r24, 10;
	shr.s32 	%r26, %r2, 31;
	shr.u32 	%r27, %r26, 24;
	add.s32 	%r28, %r2, %r27;
	and.b32  	%r29, %r28, 1073741568;
	sub.s32 	%r30, %r2, %r29;
	shl.b32 	%r31, %r30, 2;
	add.s32 	%r32, %r31, %r25;
	cvta.to.global.u64 	%rd23, %rd2;
	mul.wide.s32 	%rd24, %r32, 4;
	add.s64 	%rd25, %rd23, %rd24;
	mov.f32 	%f1, 0f00000000;
	st.global.v4.f32 	[%rd25], {%f1, %f1, %f1, %f1};
	bra.uni 	BB0_19;

BB0_2:
	setp.lt.s32	%p3, %r1, 83;
	@%p3 bra 	BB0_14;
	bra.uni 	BB0_3;

BB0_14:
	setp.gt.s32	%p11, %r2, 198;
	@%p11 bra 	BB0_19;

	mad.lo.s32 	%r15, %r1, 199, %r2;
	add.s32 	%r16, %r15, -6368;
	cvta.to.global.u64 	%rd20, %rd3;
	mul.wide.s32 	%rd21, %r16, 4;
	add.s64 	%rd22, %rd20, %rd21;
	mov.u32 	%r17, 0;
	st.global.u32 	[%rd22], %r17;
	bra.uni 	BB0_19;

BB0_3:
	setp.lt.s32	%p4, %r1, 134;
	@%p4 bra 	BB0_12;
	bra.uni 	BB0_4;

BB0_12:
	setp.gt.s32	%p10, %r2, 198;
	@%p10 bra 	BB0_19;

	mad.lo.s32 	%r12, %r1, 199, %r2;
	add.s32 	%r13, %r12, -16517;
	cvta.to.global.u64 	%rd17, %rd4;
	mul.wide.s32 	%rd18, %r13, 4;
	add.s64 	%rd19, %rd17, %rd18;
	mov.u32 	%r14, 0;
	st.global.u32 	[%rd19], %r14;
	bra.uni 	BB0_19;

BB0_4:
	setp.lt.s32	%p5, %r1, 185;
	@%p5 bra 	BB0_10;
	bra.uni 	BB0_5;

BB0_10:
	setp.gt.s32	%p9, %r2, 198;
	@%p9 bra 	BB0_19;

	mad.lo.s32 	%r9, %r1, 199, %r2;
	add.s32 	%r10, %r9, -26666;
	cvta.to.global.u64 	%rd14, %rd5;
	mul.wide.s32 	%rd15, %r10, 4;
	add.s64 	%rd16, %rd14, %rd15;
	mov.u32 	%r11, 0;
	st.global.u32 	[%rd16], %r11;
	bra.uni 	BB0_19;

BB0_5:
	setp.lt.s32	%p6, %r1, 236;
	@%p6 bra 	BB0_8;
	bra.uni 	BB0_6;

BB0_8:
	setp.gt.s32	%p8, %r2, 198;
	@%p8 bra 	BB0_19;

	mad.lo.s32 	%r6, %r1, 199, %r2;
	add.s32 	%r7, %r6, -36815;
	cvta.to.global.u64 	%rd11, %rd6;
	mul.wide.s32 	%rd12, %r7, 4;
	add.s64 	%rd13, %rd11, %rd12;
	mov.u32 	%r8, 0;
	st.global.u32 	[%rd13], %r8;
	bra.uni 	BB0_19;

BB0_6:
	setp.gt.s32	%p7, %r2, 198;
	@%p7 bra 	BB0_19;

	mad.lo.s32 	%r3, %r1, 199, %r2;
	add.s32 	%r4, %r3, -46964;
	cvta.to.global.u64 	%rd8, %rd7;
	mul.wide.s32 	%rd9, %r4, 4;
	add.s64 	%rd10, %rd8, %rd9;
	mov.u32 	%r5, 0;
	st.global.u32 	[%rd10], %r5;

BB0_19:
	ret;
}


