/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [5:0] _01_;
  wire [9:0] _02_;
  wire [6:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_12z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_17z = celloutsig_1_1z ? celloutsig_1_9z : celloutsig_1_6z;
  assign celloutsig_0_24z = celloutsig_0_12z[3] ? celloutsig_0_6z : celloutsig_0_20z;
  assign celloutsig_1_8z = in_data[105] ^ in_data[157];
  assign celloutsig_1_9z = ~(celloutsig_1_5z ^ celloutsig_1_0z);
  assign celloutsig_0_7z = ~(celloutsig_0_2z ^ celloutsig_0_3z);
  assign celloutsig_1_0z = ~(in_data[102] ^ in_data[171]);
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 6'h00;
    else _01_ <= { celloutsig_1_5z, celloutsig_1_4z };
  reg [9:0] _10_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _10_ <= 10'h000;
    else _10_ <= { in_data[83:75], celloutsig_0_1z };
  assign { _00_, _02_[8:0] } = _10_;
  assign celloutsig_1_6z = in_data[125:122] == celloutsig_1_4z[4:1];
  assign celloutsig_1_7z = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z } == { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_5z = in_data[29:8] == { in_data[36:25], _00_, _02_[8:0] };
  assign celloutsig_0_1z = in_data[63:43] == in_data[25:5];
  assign celloutsig_0_3z = { celloutsig_0_0z, celloutsig_0_0z[0] } == { celloutsig_0_0z[5:0], celloutsig_0_0z[6], celloutsig_0_2z };
  assign celloutsig_1_5z = { in_data[171:166], celloutsig_1_2z } == { in_data[103:98], celloutsig_1_3z };
  assign celloutsig_1_19z = { celloutsig_1_2z, celloutsig_1_10z } <= { in_data[119], celloutsig_1_13z, celloutsig_1_1z, _01_ };
  assign celloutsig_1_3z = { in_data[111:97], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z } <= { in_data[125:111], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_10z = { celloutsig_1_4z[4:1], celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_0z } % { 1'h1, in_data[133:129], celloutsig_1_8z, celloutsig_1_1z };
  assign celloutsig_1_4z = { in_data[173:172], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z } % { 1'h1, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_8z = { _02_[6:2], celloutsig_0_5z } | { _02_[6:3], celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_1_13z = | { celloutsig_1_10z[6:1], celloutsig_1_6z };
  assign celloutsig_0_20z = | { _00_, _02_[8:1], celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_2z = | { in_data[53:44], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_23z = | in_data[19:17];
  assign celloutsig_1_2z = | in_data[158:156];
  assign celloutsig_1_1z = celloutsig_1_0z & in_data[110];
  assign celloutsig_0_0z = in_data[15:9] <<< in_data[42:36];
  assign celloutsig_0_12z = { celloutsig_0_0z[5:4], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_5z } <<< celloutsig_0_8z[4:0];
  assign celloutsig_1_18z = ~((celloutsig_1_4z[2] & _01_[3]) | (celloutsig_1_4z[1] & celloutsig_1_17z));
  assign celloutsig_0_6z = ~((celloutsig_0_0z[3] & celloutsig_0_0z[3]) | (celloutsig_0_3z & celloutsig_0_2z));
  assign _02_[9] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_23z, celloutsig_0_24z };
endmodule
