 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : counter
Version: W-2024.09-SP3
Date   : Thu Jul  3 15:22:54 2025
****************************************

Operating Conditions: ff0p88v125c   Library: saed14rvt_ff0p88v125c
Wire Load Model Mode: top

  Startpoint: q_reg[0] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: q_reg[7] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            ForQA                 saed14rvt_ff0p88v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  q_reg[0]/CK (SAEDRVT14_FDPRBQ_V2LP_1)                   0.00       0.00 r
  q_reg[0]/Q (SAEDRVT14_FDPRBQ_V2LP_1)                    0.02       0.02 r
  add_14/A[0] (counter_DW01_inc_0)                        0.00       0.02 r
  add_14/U1_1_1/CO (SAEDRVT14_ADDH_0P5)                   0.03       0.05 r
  add_14/U1_1_2/CO (SAEDRVT14_ADDH_0P5)                   0.03       0.08 r
  add_14/U1_1_3/CO (SAEDRVT14_ADDH_0P5)                   0.03       0.11 r
  add_14/U1_1_4/CO (SAEDRVT14_ADDH_0P5)                   0.03       0.13 r
  add_14/U1_1_5/CO (SAEDRVT14_ADDH_0P5)                   0.03       0.16 r
  add_14/U1_1_6/CO (SAEDRVT14_ADDH_0P5)                   0.03       0.19 r
  add_14/U1/X (SAEDRVT14_EO2_V1_0P75)                     0.02       0.21 r
  add_14/SUM[7] (counter_DW01_inc_0)                      0.00       0.21 r
  U12/X (SAEDRVT14_AO22_1)                                0.02       0.23 r
  q_reg[7]/D (SAEDRVT14_FDPRBQ_V2LP_1)                    0.01       0.24 r
  data arrival time                                                  0.24

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  q_reg[7]/CK (SAEDRVT14_FDPRBQ_V2LP_1)                   0.00       9.80 r
  library setup time                                     -0.01       9.79
  data required time                                                 9.79
  --------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        9.54


1
