Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Dec  7 15:06:20 2018
| Host         : Owner-VAIO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Game_Top_Level_timing_summary_routed.rpt -pb Game_Top_Level_timing_summary_routed.pb -rpx Game_Top_Level_timing_summary_routed.rpx -warn_on_violation
| Design       : Game_Top_Level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 19 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There is 1 register/latch pin with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.108        0.000                      0                 1522        0.062        0.000                      0                 1522        4.020        0.000                       0                   652  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  MAINFSM/FSM_STATE[0]  {0.000 5.000}      10.000          100.000         
  MAINFSM/FSM_STATE[1]  {0.000 5.000}      10.000          100.000         
  MAINFSM/FSM_STATE[2]  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                   0.108        0.000                      0                 1026        0.140        0.000                      0                 1026        4.020        0.000                       0                   612  
  MAINFSM/FSM_STATE[0]                                                                                                                                                    4.500        0.000                       0                    40  
  MAINFSM/FSM_STATE[1]                                                                                                                                                    4.500        0.000                       0                    40  
  MAINFSM/FSM_STATE[2]                                                                                                                                                    4.500        0.000                       0                    40  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
MAINFSM/FSM_STATE[0]  sys_clk_pin                 0.953        0.000                      0                  331        0.536        0.000                      0                  331  
MAINFSM/FSM_STATE[1]  sys_clk_pin                 0.241        0.000                      0                  331        0.236        0.000                      0                  331  
MAINFSM/FSM_STATE[2]  sys_clk_pin                 0.455        0.000                      0                  331        0.372        0.000                      0                  331  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     sys_clk_pin           MAINFSM/FSM_STATE[0]        0.735        0.000                      0                    1        2.150        0.000                      0                    1  
**async_default**     sys_clk_pin           MAINFSM/FSM_STATE[1]        1.010        0.000                      0                    1        1.837        0.000                      0                    1  
**async_default**     sys_clk_pin           MAINFSM/FSM_STATE[2]        0.806        0.000                      0                    1        2.051        0.000                      0                    1  
**async_default**     MAINFSM/FSM_STATE[0]  sys_clk_pin                 1.065        0.000                      0                   39        0.843        0.000                      0                   39  
**async_default**     MAINFSM/FSM_STATE[1]  sys_clk_pin                 1.376        0.000                      0                   39        1.068        0.000                      0                   39  
**async_default**     MAINFSM/FSM_STATE[2]  sys_clk_pin                 1.625        0.000                      0                   39        0.757        0.000                      0                   39  
**async_default**     sys_clk_pin           sys_clk_pin                 0.428        0.000                      0                  467        0.062        0.000                      0                  467  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (required time - arrival time)
  Source:                 VGA/VGA_SYNC/current_ver_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/Border/Horizontal/red_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.755ns  (logic 1.696ns (17.386%)  route 8.059ns (82.614%))
  Logic Levels:           10  (LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.567     5.088    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X29Y48         FDCE                                         r  VGA/VGA_SYNC/current_ver_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDCE (Prop_fdce_C_Q)         0.456     5.544 r  VGA/VGA_SYNC/current_ver_pos_reg[1]/Q
                         net (fo=112, routed)         0.904     6.449    VGA/VGA_SYNC/count_reg[6][1]
    SLICE_X28Y46         LUT6 (Prop_lut6_I2_O)        0.124     6.573 f  VGA/VGA_SYNC/current_ver_pos[9]_i_2/O
                         net (fo=5, routed)           0.175     6.747    VGA/VGA_SYNC/current_ver_pos[9]_i_2_n_0
    SLICE_X28Y46         LUT4 (Prop_lut4_I1_O)        0.124     6.871 f  VGA/VGA_SYNC/i__i_8__1/O
                         net (fo=70, routed)          1.438     8.309    VGA/VGA_SYNC/count_reg[6]_1
    SLICE_X15Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.433 f  VGA/VGA_SYNC/count[0]_i_1/O
                         net (fo=59, routed)          1.176     9.609    VGA/Border/D[0]
    SLICE_X28Y51         LUT6 (Prop_lut6_I1_O)        0.124     9.733 r  VGA/Border/i__i_2__0/O
                         net (fo=41, routed)          1.096    10.829    VGA/Border/red_reg[3]_68
    SLICE_X29Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.953 r  VGA/Border/red[3]_i_182/O
                         net (fo=7, routed)           1.196    12.148    VGA/VGA_SYNC/current_ver_pos_reg[1]_1
    SLICE_X31Y58         LUT6 (Prop_lut6_I0_O)        0.124    12.272 f  VGA/VGA_SYNC/red[3]_i_81/O
                         net (fo=1, routed)           0.657    12.930    VGA/VGA_SYNC/red[3]_i_81_n_0
    SLICE_X30Y58         LUT6 (Prop_lut6_I0_O)        0.124    13.054 f  VGA/VGA_SYNC/red[3]_i_28/O
                         net (fo=1, routed)           0.607    13.661    VGA/VGA_SYNC/red[3]_i_28_n_0
    SLICE_X30Y56         LUT6 (Prop_lut6_I0_O)        0.124    13.785 f  VGA/VGA_SYNC/red[3]_i_7/O
                         net (fo=1, routed)           0.500    14.285    VGA/VGA_SYNC/red[3]_i_7_n_0
    SLICE_X31Y56         LUT6 (Prop_lut6_I1_O)        0.124    14.409 f  VGA/VGA_SYNC/red[3]_i_2__3/O
                         net (fo=1, routed)           0.310    14.719    VGA/VGA_SYNC/red[3]_i_2__3_n_0
    SLICE_X28Y56         LUT6 (Prop_lut6_I0_O)        0.124    14.843 r  VGA/VGA_SYNC/red[3]_i_1__2/O
                         net (fo=1, routed)           0.000    14.843    VGA/Border/Horizontal/red_reg[3]_97
    SLICE_X28Y56         FDPE                                         r  VGA/Border/Horizontal/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.437    14.778    VGA/Border/Horizontal/clk_IBUF_BUFG
    SLICE_X28Y56         FDPE                                         r  VGA/Border/Horizontal/red_reg[3]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X28Y56         FDPE (Setup_fdpe_C_D)        0.029    14.951    VGA/Border/Horizontal/red_reg[3]
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                         -14.843    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.764ns  (required time - arrival time)
  Source:                 VGA/VGA_SYNC/current_ver_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/Border/Vertical/red_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.191ns  (logic 1.988ns (21.630%)  route 7.203ns (78.370%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT6=8)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.565     5.086    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X30Y46         FDCE                                         r  VGA/VGA_SYNC/current_ver_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDCE (Prop_fdce_C_Q)         0.518     5.604 f  VGA/VGA_SYNC/current_ver_pos_reg[4]/Q
                         net (fo=14, routed)          0.839     6.443    VGA/VGA_SYNC/current_ver_pos_reg__0[4]
    SLICE_X28Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.567 r  VGA/VGA_SYNC/current_ver_pos[9]_i_2/O
                         net (fo=5, routed)           0.175     6.742    VGA/VGA_SYNC/current_ver_pos[9]_i_2_n_0
    SLICE_X28Y46         LUT4 (Prop_lut4_I1_O)        0.124     6.866 r  VGA/VGA_SYNC/i__i_8__1/O
                         net (fo=70, routed)          1.309     8.175    VGA/VGA_SYNC/count_reg[6]_1
    SLICE_X15Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.299 r  VGA/VGA_SYNC/i__i_3/O
                         net (fo=155, routed)         1.820    10.119    VGA/Border/current_ver_pos_reg[8]_16
    SLICE_X32Y38         LUT3 (Prop_lut3_I2_O)        0.152    10.271 r  VGA/Border/i__i_4__5/O
                         net (fo=2, routed)           0.455    10.726    VGA/Border/i__i_4__5_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I3_O)        0.326    11.052 r  VGA/Border/i__i_1__27/O
                         net (fo=2, routed)           0.443    11.495    VGA/Border/Vertical/Right_Pulses[18].pulse_n/low/current_ver_pos_reg[8]
    SLICE_X32Y38         LUT6 (Prop_lut6_I0_O)        0.124    11.619 r  VGA/Border/Vertical/Right_Pulses[18].pulse_n/low/i_/i_/i_/O
                         net (fo=1, routed)           0.622    12.241    VGA/VGA_SYNC/i_red2_199[0]
    SLICE_X33Y38         LUT6 (Prop_lut6_I4_O)        0.124    12.365 r  VGA/VGA_SYNC/red[3]_i_62__0/O
                         net (fo=1, routed)           0.407    12.772    VGA/VGA_SYNC/red[3]_i_62__0_n_0
    SLICE_X33Y38         LUT6 (Prop_lut6_I5_O)        0.124    12.896 r  VGA/VGA_SYNC/red[3]_i_17__0/O
                         net (fo=1, routed)           0.700    13.596    VGA/VGA_SYNC/red[3]_i_17__0_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I3_O)        0.124    13.720 r  VGA/VGA_SYNC/red[3]_i_3__1/O
                         net (fo=1, routed)           0.433    14.153    VGA/VGA_SYNC/red[3]_i_3__1_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I1_O)        0.124    14.277 r  VGA/VGA_SYNC/red[3]_i_1__3/O
                         net (fo=1, routed)           0.000    14.277    VGA/Border/Vertical/p_0_in[0]
    SLICE_X29Y41         FDPE                                         r  VGA/Border/Vertical/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.446    14.787    VGA/Border/Vertical/clk_IBUF_BUFG
    SLICE_X29Y41         FDPE                                         r  VGA/Border/Vertical/red_reg[3]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X29Y41         FDPE (Setup_fdpe_C_D)        0.029    15.041    VGA/Border/Vertical/red_reg[3]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -14.277    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.962ns  (required time - arrival time)
  Source:                 VGA/VGA_SYNC/current_ver_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/Border/Horizontal/draw_pulse_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.707ns  (logic 2.263ns (25.990%)  route 6.444ns (74.010%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.567     5.088    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X29Y48         FDCE                                         r  VGA/VGA_SYNC/current_ver_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDCE (Prop_fdce_C_Q)         0.456     5.544 f  VGA/VGA_SYNC/current_ver_pos_reg[1]/Q
                         net (fo=112, routed)         0.904     6.449    VGA/VGA_SYNC/count_reg[6][1]
    SLICE_X28Y46         LUT6 (Prop_lut6_I2_O)        0.124     6.573 r  VGA/VGA_SYNC/current_ver_pos[9]_i_2/O
                         net (fo=5, routed)           0.175     6.747    VGA/VGA_SYNC/current_ver_pos[9]_i_2_n_0
    SLICE_X28Y46         LUT4 (Prop_lut4_I1_O)        0.124     6.871 r  VGA/VGA_SYNC/i__i_8__1/O
                         net (fo=70, routed)          1.229     8.100    VGA/VGA_SYNC/count_reg[6]_1
    SLICE_X28Y44         LUT6 (Prop_lut6_I0_O)        0.124     8.224 r  VGA/VGA_SYNC/i__i_2__0/O
                         net (fo=136, routed)         1.498     9.721    VGA/VGA_SYNC/D[5]
    SLICE_X3Y47          LUT2 (Prop_lut2_I0_O)        0.124     9.845 r  VGA/VGA_SYNC/count[9]_i_13/O
                         net (fo=1, routed)           0.000     9.845    VGA/VGA_SYNC/count[9]_i_13_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.395 r  VGA/VGA_SYNC/count_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.395    VGA/VGA_SYNC/count_reg[9]_i_6_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.729 r  VGA/VGA_SYNC/count_reg[9]_i_9/O[1]
                         net (fo=1, routed)           0.786    11.516    VGA/VGA_SYNC/Border/Horizontal/minusOp[9]
    SLICE_X2Y47          LUT6 (Prop_lut6_I0_O)        0.303    11.819 r  VGA/VGA_SYNC/count[9]_i_5/O
                         net (fo=1, routed)           0.569    12.388    VGA/VGA_SYNC/count[9]_i_5_n_0
    SLICE_X2Y47          LUT5 (Prop_lut5_I1_O)        0.124    12.512 r  VGA/VGA_SYNC/count[9]_i_3/O
                         net (fo=17, routed)          1.284    13.796    VGA/Border/Horizontal/E[0]
    SLICE_X14Y52         FDCE                                         r  VGA/Border/Horizontal/draw_pulse_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.441    14.782    VGA/Border/Horizontal/clk_IBUF_BUFG
    SLICE_X14Y52         FDCE                                         r  VGA/Border/Horizontal/draw_pulse_reg[1]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X14Y52         FDCE (Setup_fdce_C_CE)      -0.169    14.757    VGA/Border/Horizontal/draw_pulse_reg[1]
  -------------------------------------------------------------------
                         required time                         14.757    
                         arrival time                         -13.796    
  -------------------------------------------------------------------
                         slack                                  0.962    

Slack (MET) :             1.094ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/PlayerNo3/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.738ns  (logic 2.585ns (38.361%)  route 4.153ns (61.639%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 r  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 r  reset_IBUF_inst/O
                         net (fo=481, routed)         3.280    11.744    VGA/CHANGE_Rectangle_Height_3/reset_IBUF
    SLICE_X2Y33          LUT5 (Prop_lut5_I0_O)        0.124    11.868 r  VGA/CHANGE_Rectangle_Height_3/geqOp_carry_i_5__1/O
                         net (fo=1, routed)           0.000    11.868    VGA/PlayerNo3/Rectangle/S[3]
    SLICE_X2Y33          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.244 r  VGA/PlayerNo3/Rectangle/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000    12.244    VGA/PlayerNo3/Rectangle/geqOp_carry_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.498 f  VGA/PlayerNo3/Rectangle/geqOp_carry__0/CO[0]
                         net (fo=1, routed)           0.873    13.371    VGA/VGA_SYNC/current_val_reg[9]_5[0]
    SLICE_X8Y38          LUT6 (Prop_lut6_I4_O)        0.367    13.738 r  VGA/VGA_SYNC/red[3]_i_1__0__0/O
                         net (fo=1, routed)           0.000    13.738    VGA/PlayerNo3/char_blue_reg[3]_2
    SLICE_X8Y38          FDRE                                         r  VGA/PlayerNo3/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.447    14.788    VGA/PlayerNo3/clk_IBUF_BUFG
    SLICE_X8Y38          FDRE                                         r  VGA/PlayerNo3/red_reg[3]/C
                         clock pessimism              0.000    14.788    
                         clock uncertainty           -0.035    14.753    
    SLICE_X8Y38          FDRE (Setup_fdre_C_D)        0.079    14.832    VGA/PlayerNo3/red_reg[3]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -13.738    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/PlayerNo4/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.744ns  (logic 2.709ns (40.167%)  route 4.035ns (59.833%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT5=1 LUT6=2)
  Input Delay:            2.000ns
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 r  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 r  reset_IBUF_inst/O
                         net (fo=481, routed)         3.334    11.798    VGA/CHANGE_Rectangle_Height_4/reset_IBUF
    SLICE_X6Y34          LUT5 (Prop_lut5_I2_O)        0.124    11.922 r  VGA/CHANGE_Rectangle_Height_4/geqOp_carry_i_5__2/O
                         net (fo=1, routed)           0.000    11.922    VGA/PlayerNo4/Rectangle/S[3]
    SLICE_X6Y34          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.298 r  VGA/PlayerNo4/Rectangle/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000    12.298    VGA/PlayerNo4/Rectangle/geqOp_carry_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.552 f  VGA/PlayerNo4/Rectangle/geqOp_carry__0/CO[0]
                         net (fo=1, routed)           0.298    12.850    VGA/VGA_SYNC/CO[0]
    SLICE_X7Y36          LUT6 (Prop_lut6_I5_O)        0.367    13.217 r  VGA/VGA_SYNC/blue[3]_i_4__18/O
                         net (fo=1, routed)           0.403    13.620    VGA/VGA_SYNC/blue[3]_i_4__18_n_0
    SLICE_X7Y36          LUT6 (Prop_lut6_I5_O)        0.124    13.744 r  VGA/VGA_SYNC/blue[3]_i_1__2/O
                         net (fo=1, routed)           0.000    13.744    VGA/PlayerNo4/current_hor_pos_reg[3]
    SLICE_X7Y36          FDRE                                         r  VGA/PlayerNo4/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.512    14.853    VGA/PlayerNo4/clk_IBUF_BUFG
    SLICE_X7Y36          FDRE                                         r  VGA/PlayerNo4/blue_reg[3]/C
                         clock pessimism              0.000    14.853    
                         clock uncertainty           -0.035    14.818    
    SLICE_X7Y36          FDRE (Setup_fdre_C_D)        0.029    14.847    VGA/PlayerNo4/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                         -13.744    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.132ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GAME/CLK_DIVIDE/tenSecondsClock/current_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.248ns  (logic 1.712ns (27.398%)  route 4.536ns (72.602%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 r  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 r  reset_IBUF_inst/O
                         net (fo=481, routed)         3.175    11.639    GAME/CLK_DIVIDE/tenMinutesClock/reset_IBUF
    SLICE_X6Y27          LUT2 (Prop_lut2_I0_O)        0.124    11.763 f  GAME/CLK_DIVIDE/tenMinutesClock/current_count[3]_i_3/O
                         net (fo=4, routed)           0.583    12.346    GAME/CLK_DIVIDE/tenSecondsClock/resetonstart_reg_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I5_O)        0.124    12.470 r  GAME/CLK_DIVIDE/tenSecondsClock/current_count[3]_i_1__5/O
                         net (fo=4, routed)           0.778    13.248    GAME/CLK_DIVIDE/tenSecondsClock/current_count[3]_i_1__5_n_0
    SLICE_X5Y27          FDRE                                         r  GAME/CLK_DIVIDE/tenSecondsClock/current_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.503    14.844    GAME/CLK_DIVIDE/tenSecondsClock/clk_IBUF_BUFG
    SLICE_X5Y27          FDRE                                         r  GAME/CLK_DIVIDE/tenSecondsClock/current_count_reg[0]/C
                         clock pessimism              0.000    14.844    
                         clock uncertainty           -0.035    14.809    
    SLICE_X5Y27          FDRE (Setup_fdre_C_R)       -0.429    14.380    GAME/CLK_DIVIDE/tenSecondsClock/current_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.380    
                         arrival time                         -13.248    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             1.132ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GAME/CLK_DIVIDE/tenSecondsClock/current_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.248ns  (logic 1.712ns (27.398%)  route 4.536ns (72.602%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 r  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 r  reset_IBUF_inst/O
                         net (fo=481, routed)         3.175    11.639    GAME/CLK_DIVIDE/tenMinutesClock/reset_IBUF
    SLICE_X6Y27          LUT2 (Prop_lut2_I0_O)        0.124    11.763 f  GAME/CLK_DIVIDE/tenMinutesClock/current_count[3]_i_3/O
                         net (fo=4, routed)           0.583    12.346    GAME/CLK_DIVIDE/tenSecondsClock/resetonstart_reg_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I5_O)        0.124    12.470 r  GAME/CLK_DIVIDE/tenSecondsClock/current_count[3]_i_1__5/O
                         net (fo=4, routed)           0.778    13.248    GAME/CLK_DIVIDE/tenSecondsClock/current_count[3]_i_1__5_n_0
    SLICE_X5Y27          FDRE                                         r  GAME/CLK_DIVIDE/tenSecondsClock/current_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.503    14.844    GAME/CLK_DIVIDE/tenSecondsClock/clk_IBUF_BUFG
    SLICE_X5Y27          FDRE                                         r  GAME/CLK_DIVIDE/tenSecondsClock/current_count_reg[1]/C
                         clock pessimism              0.000    14.844    
                         clock uncertainty           -0.035    14.809    
    SLICE_X5Y27          FDRE (Setup_fdre_C_R)       -0.429    14.380    GAME/CLK_DIVIDE/tenSecondsClock/current_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.380    
                         arrival time                         -13.248    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             1.132ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GAME/CLK_DIVIDE/tenSecondsClock/current_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.248ns  (logic 1.712ns (27.398%)  route 4.536ns (72.602%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 r  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 r  reset_IBUF_inst/O
                         net (fo=481, routed)         3.175    11.639    GAME/CLK_DIVIDE/tenMinutesClock/reset_IBUF
    SLICE_X6Y27          LUT2 (Prop_lut2_I0_O)        0.124    11.763 f  GAME/CLK_DIVIDE/tenMinutesClock/current_count[3]_i_3/O
                         net (fo=4, routed)           0.583    12.346    GAME/CLK_DIVIDE/tenSecondsClock/resetonstart_reg_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I5_O)        0.124    12.470 r  GAME/CLK_DIVIDE/tenSecondsClock/current_count[3]_i_1__5/O
                         net (fo=4, routed)           0.778    13.248    GAME/CLK_DIVIDE/tenSecondsClock/current_count[3]_i_1__5_n_0
    SLICE_X5Y27          FDRE                                         r  GAME/CLK_DIVIDE/tenSecondsClock/current_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.503    14.844    GAME/CLK_DIVIDE/tenSecondsClock/clk_IBUF_BUFG
    SLICE_X5Y27          FDRE                                         r  GAME/CLK_DIVIDE/tenSecondsClock/current_count_reg[2]/C
                         clock pessimism              0.000    14.844    
                         clock uncertainty           -0.035    14.809    
    SLICE_X5Y27          FDRE (Setup_fdre_C_R)       -0.429    14.380    GAME/CLK_DIVIDE/tenSecondsClock/current_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.380    
                         arrival time                         -13.248    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             1.132ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GAME/CLK_DIVIDE/tenSecondsClock/current_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.248ns  (logic 1.712ns (27.398%)  route 4.536ns (72.602%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 r  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 r  reset_IBUF_inst/O
                         net (fo=481, routed)         3.175    11.639    GAME/CLK_DIVIDE/tenMinutesClock/reset_IBUF
    SLICE_X6Y27          LUT2 (Prop_lut2_I0_O)        0.124    11.763 f  GAME/CLK_DIVIDE/tenMinutesClock/current_count[3]_i_3/O
                         net (fo=4, routed)           0.583    12.346    GAME/CLK_DIVIDE/tenSecondsClock/resetonstart_reg_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I5_O)        0.124    12.470 r  GAME/CLK_DIVIDE/tenSecondsClock/current_count[3]_i_1__5/O
                         net (fo=4, routed)           0.778    13.248    GAME/CLK_DIVIDE/tenSecondsClock/current_count[3]_i_1__5_n_0
    SLICE_X5Y27          FDRE                                         r  GAME/CLK_DIVIDE/tenSecondsClock/current_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.503    14.844    GAME/CLK_DIVIDE/tenSecondsClock/clk_IBUF_BUFG
    SLICE_X5Y27          FDRE                                         r  GAME/CLK_DIVIDE/tenSecondsClock/current_count_reg[3]/C
                         clock pessimism              0.000    14.844    
                         clock uncertainty           -0.035    14.809    
    SLICE_X5Y27          FDRE (Setup_fdre_C_R)       -0.429    14.380    GAME/CLK_DIVIDE/tenSecondsClock/current_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.380    
                         arrival time                         -13.248    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             1.203ns  (required time - arrival time)
  Source:                 VGA/VGA_SYNC/current_ver_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/Border/Horizontal/draw_pulse_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.465ns  (logic 2.263ns (26.734%)  route 6.202ns (73.266%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.567     5.088    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X29Y48         FDCE                                         r  VGA/VGA_SYNC/current_ver_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDCE (Prop_fdce_C_Q)         0.456     5.544 f  VGA/VGA_SYNC/current_ver_pos_reg[1]/Q
                         net (fo=112, routed)         0.904     6.449    VGA/VGA_SYNC/count_reg[6][1]
    SLICE_X28Y46         LUT6 (Prop_lut6_I2_O)        0.124     6.573 r  VGA/VGA_SYNC/current_ver_pos[9]_i_2/O
                         net (fo=5, routed)           0.175     6.747    VGA/VGA_SYNC/current_ver_pos[9]_i_2_n_0
    SLICE_X28Y46         LUT4 (Prop_lut4_I1_O)        0.124     6.871 r  VGA/VGA_SYNC/i__i_8__1/O
                         net (fo=70, routed)          1.229     8.100    VGA/VGA_SYNC/count_reg[6]_1
    SLICE_X28Y44         LUT6 (Prop_lut6_I0_O)        0.124     8.224 r  VGA/VGA_SYNC/i__i_2__0/O
                         net (fo=136, routed)         1.498     9.721    VGA/VGA_SYNC/D[5]
    SLICE_X3Y47          LUT2 (Prop_lut2_I0_O)        0.124     9.845 r  VGA/VGA_SYNC/count[9]_i_13/O
                         net (fo=1, routed)           0.000     9.845    VGA/VGA_SYNC/count[9]_i_13_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.395 r  VGA/VGA_SYNC/count_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.395    VGA/VGA_SYNC/count_reg[9]_i_6_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.729 r  VGA/VGA_SYNC/count_reg[9]_i_9/O[1]
                         net (fo=1, routed)           0.786    11.516    VGA/VGA_SYNC/Border/Horizontal/minusOp[9]
    SLICE_X2Y47          LUT6 (Prop_lut6_I0_O)        0.303    11.819 r  VGA/VGA_SYNC/count[9]_i_5/O
                         net (fo=1, routed)           0.569    12.388    VGA/VGA_SYNC/count[9]_i_5_n_0
    SLICE_X2Y47          LUT5 (Prop_lut5_I1_O)        0.124    12.512 r  VGA/VGA_SYNC/count[9]_i_3/O
                         net (fo=17, routed)          1.041    13.553    VGA/Border/Horizontal/E[0]
    SLICE_X14Y55         FDCE                                         r  VGA/Border/Horizontal/draw_pulse_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.440    14.781    VGA/Border/Horizontal/clk_IBUF_BUFG
    SLICE_X14Y55         FDCE                                         r  VGA/Border/Horizontal/draw_pulse_reg[0]/C
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X14Y55         FDCE (Setup_fdce_C_CE)      -0.169    14.756    VGA/Border/Horizontal/draw_pulse_reg[0]
  -------------------------------------------------------------------
                         required time                         14.756    
                         arrival time                         -13.553    
  -------------------------------------------------------------------
                         slack                                  1.203    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 MAINFSM/Delayer/PRNGNumber_reg[8]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.562     1.445    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X13Y13         FDPE                                         r  MAINFSM/Delayer/PRNGNumber_reg[8]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         FDPE (Prop_fdpe_C_Q)         0.141     1.586 r  MAINFSM/Delayer/PRNGNumber_reg[8]_P/Q
                         net (fo=1, routed)           0.087     1.673    MAINFSM/Delayer/PRNGNumber_reg[8]_P_n_0
    SLICE_X12Y13         LUT3 (Prop_lut3_I0_O)        0.045     1.718 r  MAINFSM/Delayer/PRNGNumber[7]_i_1/O
                         net (fo=1, routed)           0.000     1.718    MAINFSM/Delayer/p_2_in[7]
    SLICE_X12Y13         FDPE                                         r  MAINFSM/Delayer/PRNGNumber_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.831     1.958    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X12Y13         FDPE                                         r  MAINFSM/Delayer/PRNGNumber_reg[7]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X12Y13         FDPE (Hold_fdpe_C_D)         0.120     1.578    MAINFSM/Delayer/PRNGNumber_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 MAINFSM/Delayer/PRNGNumber_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/intermediate_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.562     1.445    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X13Y14         FDCE                                         r  MAINFSM/Delayer/PRNGNumber_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y14         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  MAINFSM/Delayer/PRNGNumber_reg[0]/Q
                         net (fo=1, routed)           0.087     1.673    MAINFSM/Delayer/PRNGNumber_reg_n_0_[0]
    SLICE_X12Y14         LUT4 (Prop_lut4_I1_O)        0.045     1.718 r  MAINFSM/Delayer/intermediate0/O
                         net (fo=1, routed)           0.000     1.718    MAINFSM/Delayer/intermediate0_n_0
    SLICE_X12Y14         FDCE                                         r  MAINFSM/Delayer/intermediate_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.831     1.958    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X12Y14         FDCE                                         r  MAINFSM/Delayer/intermediate_reg/C
                         clock pessimism             -0.500     1.458    
    SLICE_X12Y14         FDCE (Hold_fdce_C_D)         0.120     1.578    MAINFSM/Delayer/intermediate_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 AVERAGE/averagevalue4_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/bcdaverageinput_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.583     1.466    AVERAGE/clk_IBUF_BUFG
    SLICE_X1Y23          FDCE                                         r  AVERAGE/averagevalue4_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  AVERAGE/averagevalue4_reg[5]/Q
                         net (fo=1, routed)           0.058     1.666    AVERAGE/averagevalue4[5]
    SLICE_X0Y23          LUT6 (Prop_lut6_I4_O)        0.045     1.711 r  AVERAGE/bcdaverageinput[5]_i_1/O
                         net (fo=1, routed)           0.000     1.711    AVERAGE/bcdaverageinput_0[5]
    SLICE_X0Y23          FDCE                                         r  AVERAGE/bcdaverageinput_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.851     1.978    AVERAGE/clk_IBUF_BUFG
    SLICE_X0Y23          FDCE                                         r  AVERAGE/bcdaverageinput_reg[5]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X0Y23          FDCE (Hold_fdce_C_D)         0.091     1.570    AVERAGE/bcdaverageinput_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 AVERAGE/sumvalue1_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/averagevalue1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.283%)  route 0.110ns (43.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.583     1.466    AVERAGE/clk_IBUF_BUFG
    SLICE_X5Y22          FDCE                                         r  AVERAGE/sumvalue1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  AVERAGE/sumvalue1_reg[10]/Q
                         net (fo=2, routed)           0.110     1.717    AVERAGE/D[7]
    SLICE_X6Y23          FDCE                                         r  AVERAGE/averagevalue1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.849     1.976    AVERAGE/clk_IBUF_BUFG
    SLICE_X6Y23          FDCE                                         r  AVERAGE/averagevalue1_reg[7]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X6Y23          FDCE (Hold_fdce_C_D)         0.076     1.553    AVERAGE/averagevalue1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 MAINFSM/Delayer/PRNGNumber_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[13]_srl2_MAINFSM_Delayer_PRNGNumber_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.366%)  route 0.132ns (44.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.562     1.445    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X10Y14         FDCE                                         r  MAINFSM/Delayer/PRNGNumber_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y14         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  MAINFSM/Delayer/PRNGNumber_reg[15]/Q
                         net (fo=3, routed)           0.132     1.741    MAINFSM/Delayer/PRNGNumber_reg_n_0_[15]
    SLICE_X10Y13         SRL16E                                       r  MAINFSM/Delayer/PRNGNumber_reg[13]_srl2_MAINFSM_Delayer_PRNGNumber_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.831     1.958    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X10Y13         SRL16E                                       r  MAINFSM/Delayer/PRNGNumber_reg[13]_srl2_MAINFSM_Delayer_PRNGNumber_reg_c_0/CLK
                         clock pessimism             -0.498     1.460    
    SLICE_X10Y13         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.577    MAINFSM/Delayer/PRNGNumber_reg[13]_srl2_MAINFSM_Delayer_PRNGNumber_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 AVERAGE/sumvalue1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/averagevalue1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.670%)  route 0.112ns (44.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.584     1.467    AVERAGE/clk_IBUF_BUFG
    SLICE_X5Y20          FDCE                                         r  AVERAGE/sumvalue1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDCE (Prop_fdce_C_Q)         0.141     1.608 r  AVERAGE/sumvalue1_reg[3]/Q
                         net (fo=2, routed)           0.112     1.720    AVERAGE/D[0]
    SLICE_X6Y20          FDCE                                         r  AVERAGE/averagevalue1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.853     1.980    AVERAGE/clk_IBUF_BUFG
    SLICE_X6Y20          FDCE                                         r  AVERAGE/averagevalue1_reg[0]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X6Y20          FDCE (Hold_fdce_C_D)         0.075     1.556    AVERAGE/averagevalue1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 AVERAGE/sumvalue1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/averagevalue1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.098%)  route 0.110ns (43.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.583     1.466    AVERAGE/clk_IBUF_BUFG
    SLICE_X5Y21          FDCE                                         r  AVERAGE/sumvalue1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  AVERAGE/sumvalue1_reg[4]/Q
                         net (fo=2, routed)           0.110     1.717    AVERAGE/D[1]
    SLICE_X7Y22          FDCE                                         r  AVERAGE/averagevalue1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.851     1.978    AVERAGE/clk_IBUF_BUFG
    SLICE_X7Y22          FDCE                                         r  AVERAGE/averagevalue1_reg[1]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X7Y22          FDCE (Hold_fdce_C_D)         0.070     1.549    AVERAGE/averagevalue1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 AVERAGE/sumvalue3_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/averagevalue3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.098%)  route 0.110ns (43.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.582     1.465    AVERAGE/clk_IBUF_BUFG
    SLICE_X3Y24          FDCE                                         r  AVERAGE/sumvalue3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDCE (Prop_fdce_C_Q)         0.141     1.606 r  AVERAGE/sumvalue3_reg[5]/Q
                         net (fo=2, routed)           0.110     1.716    AVERAGE/averagevalue3_reg[10]_0[2]
    SLICE_X1Y23          FDCE                                         r  AVERAGE/averagevalue3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.851     1.978    AVERAGE/clk_IBUF_BUFG
    SLICE_X1Y23          FDCE                                         r  AVERAGE/averagevalue3_reg[2]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X1Y23          FDCE (Hold_fdce_C_D)         0.066     1.545    AVERAGE/averagevalue3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 AVERAGE/sumvalue3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/averagevalue3_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.544%)  route 0.127ns (47.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.583     1.466    AVERAGE/clk_IBUF_BUFG
    SLICE_X3Y23          FDCE                                         r  AVERAGE/sumvalue3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  AVERAGE/sumvalue3_reg[3]/Q
                         net (fo=2, routed)           0.127     1.734    AVERAGE/averagevalue3_reg[10]_0[0]
    SLICE_X6Y23          FDCE                                         r  AVERAGE/averagevalue3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.849     1.976    AVERAGE/clk_IBUF_BUFG
    SLICE_X6Y23          FDCE                                         r  AVERAGE/averagevalue3_reg[0]/C
                         clock pessimism             -0.478     1.498    
    SLICE_X6Y23          FDCE (Hold_fdce_C_D)         0.063     1.561    AVERAGE/averagevalue3_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 AVERAGE/sumvalue1_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/averagevalue1_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.707%)  route 0.112ns (44.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.583     1.466    AVERAGE/clk_IBUF_BUFG
    SLICE_X5Y22          FDCE                                         r  AVERAGE/sumvalue1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  AVERAGE/sumvalue1_reg[11]/Q
                         net (fo=2, routed)           0.112     1.719    AVERAGE/D[8]
    SLICE_X7Y22          FDCE                                         r  AVERAGE/averagevalue1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.851     1.978    AVERAGE/clk_IBUF_BUFG
    SLICE_X7Y22          FDCE                                         r  AVERAGE/averagevalue1_reg[8]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X7Y22          FDCE (Hold_fdce_C_D)         0.066     1.545    AVERAGE/averagevalue1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y26    AVERAGE/BCDConversion/current_CI_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y21    AVERAGE/BCDConversion/current_binary_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y22    AVERAGE/sumvalue4_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y23    AVERAGE/sumvalue4_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y23    AVERAGE/sumvalue4_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y20    AVERAGE/sumvalue4_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y20    AVERAGE/sumvalue4_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y20    AVERAGE/sumvalue4_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y21    AVERAGE/sumvalue4_reg[4]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y13   MAINFSM/Delayer/PRNGNumber_reg[13]_srl2_MAINFSM_Delayer_PRNGNumber_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y13   MAINFSM/Delayer/PRNGNumber_reg[13]_srl2_MAINFSM_Delayer_PRNGNumber_reg_c_0/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X11Y11   MAINFSM/Delayer/fourHzClock/current_count_reg[12]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X11Y11   MAINFSM/Delayer/fourHzClock/current_count_reg[13]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X11Y11   MAINFSM/Delayer/fourHzClock/current_count_reg[14]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X11Y11   MAINFSM/Delayer/fourHzClock/current_count_reg[15]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X11Y12   MAINFSM/Delayer/fourHzClock/current_count_reg[16]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X11Y12   MAINFSM/Delayer/fourHzClock/current_count_reg[17]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X11Y12   MAINFSM/Delayer/fourHzClock/current_count_reg[18]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X11Y12   MAINFSM/Delayer/fourHzClock/current_count_reg[19]/C
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y13   MAINFSM/Delayer/PRNGNumber_reg[13]_srl2_MAINFSM_Delayer_PRNGNumber_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y13   MAINFSM/Delayer/PRNGNumber_reg[13]_srl2_MAINFSM_Delayer_PRNGNumber_reg_c_0/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y26    AVERAGE/BCDConversion/current_CI_reg[0]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X4Y22    AVERAGE/sumvalue4_reg[11]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X4Y23    AVERAGE/sumvalue4_reg[12]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X4Y23    AVERAGE/sumvalue4_reg[13]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X4Y22    AVERAGE/sumvalue4_reg[8]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X4Y22    AVERAGE/sumvalue4_reg[9]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X6Y27    GAME/CLK_DIVIDE/singleSecondsClock/current_count_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X6Y27    GAME/CLK_DIVIDE/singleSecondsClock/current_count_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  MAINFSM/FSM_STATE[0]
  To Clock:  MAINFSM/FSM_STATE[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MAINFSM/FSM_STATE[0]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width   Slow    LDCE/G    n/a            0.500         5.000       4.500      SLICE_X14Y13  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.500         5.000       4.500      SLICE_X14Y13  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/G
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X5Y33   VGA/CHANGE_Rectangle_Height_4/enable_Q_reg/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X0Y33   VGA/CHANGE_Rectangle_Height_3/current_val_reg[2]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X0Y33   VGA/CHANGE_Rectangle_Height_3/current_val_reg[3]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X0Y33   VGA/CHANGE_Rectangle_Height_3/current_val_reg[4]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X0Y33   VGA/CHANGE_Rectangle_Height_3/current_val_reg[5]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X5Y30   VGA/CHANGE_Rectangle_Height_1/current_val_reg[2]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X5Y30   VGA/CHANGE_Rectangle_Height_1/current_val_reg[3]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X5Y30   VGA/CHANGE_Rectangle_Height_1/current_val_reg[4]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X5Y30   VGA/CHANGE_Rectangle_Height_1/current_val_reg[5]/CLR
High Pulse Width  Fast    FDPE/PRE  n/a            0.500         5.000       4.500      SLICE_X13Y13  MAINFSM/Delayer/PRNGNumber_reg[8]_P/PRE



---------------------------------------------------------------------------------------------------
From Clock:  MAINFSM/FSM_STATE[1]
  To Clock:  MAINFSM/FSM_STATE[1]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MAINFSM/FSM_STATE[1]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width   Fast    LDCE/G    n/a            0.500         5.000       4.500      SLICE_X14Y13  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.500         5.000       4.500      SLICE_X14Y13  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/G
High Pulse Width  Slow    FDPE/PRE  n/a            0.500         5.000       4.500      SLICE_X13Y13  MAINFSM/Delayer/PRNGNumber_reg[8]_P/PRE
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X5Y34   VGA/CHANGE_Rectangle_Height_4/current_val_reg[2]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X5Y34   VGA/CHANGE_Rectangle_Height_4/current_val_reg[3]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X5Y34   VGA/CHANGE_Rectangle_Height_4/current_val_reg[4]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X5Y34   VGA/CHANGE_Rectangle_Height_4/current_val_reg[5]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X10Y14  MAINFSM/Delayer/prngdelay_reg/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X10Y14  MAINFSM/Delayer/PRNGNumber_reg[15]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X1Y33   VGA/CHANGE_Rectangle_Height_3/enable_Q_reg/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X5Y35   VGA/CHANGE_Rectangle_Height_4/current_val_reg[6]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X5Y35   VGA/CHANGE_Rectangle_Height_4/current_val_reg[7]/CLR



---------------------------------------------------------------------------------------------------
From Clock:  MAINFSM/FSM_STATE[2]
  To Clock:  MAINFSM/FSM_STATE[2]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MAINFSM/FSM_STATE[2]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width   Fast    LDCE/G    n/a            0.500         5.000       4.500      SLICE_X14Y13  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.500         5.000       4.500      SLICE_X14Y13  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/G
High Pulse Width  Slow    FDPE/PRE  n/a            0.500         5.000       4.500      SLICE_X13Y13  MAINFSM/Delayer/PRNGNumber_reg[8]_P/PRE
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X5Y34   VGA/CHANGE_Rectangle_Height_4/current_val_reg[2]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X5Y34   VGA/CHANGE_Rectangle_Height_4/current_val_reg[3]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X5Y34   VGA/CHANGE_Rectangle_Height_4/current_val_reg[4]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X5Y34   VGA/CHANGE_Rectangle_Height_4/current_val_reg[5]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X5Y35   VGA/CHANGE_Rectangle_Height_4/current_val_reg[6]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X5Y35   VGA/CHANGE_Rectangle_Height_4/current_val_reg[7]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X5Y35   VGA/CHANGE_Rectangle_Height_4/current_val_reg[8]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X5Y35   VGA/CHANGE_Rectangle_Height_4/current_val_reg[9]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X5Y33   VGA/CHANGE_Rectangle_Height_4/enable_Q_reg/CLR



---------------------------------------------------------------------------------------------------
From Clock:  MAINFSM/FSM_STATE[0]
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.953ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.536ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.953ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button4counter/current_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] fall@5.000ns)
  Data Path Delay:        3.004ns  (logic 0.496ns (16.513%)  route 2.508ns (83.487%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 10.606 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456    10.606 f  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=33, routed)          0.298    10.905    MAINFSM/Delayer/out[0]
    SLICE_X2Y17          LUT4 (Prop_lut4_I2_O)        0.124    11.029 r  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=3, routed)           0.969    11.997    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X5Y25          LUT5 (Prop_lut5_I0_O)        0.124    12.121 f  MAINFSM/Delayer/enable_Q_i_2/O
                         net (fo=1, routed)           0.154    12.275    MAINFSM/Delayer/enable_Q_i_2_n_0
    SLICE_X5Y25          LUT5 (Prop_lut5_I0_O)        0.124    12.399 r  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.498    12.898    MAINFSM/button4counter/E[0]
    SLICE_X4Y28          LUT6 (Prop_lut6_I5_O)        0.124    13.022 r  MAINFSM/button4counter/current_count[3]_i_1/O
                         net (fo=4, routed)           0.588    13.610    MAINFSM/button4counter/current_count[3]_i_1_n_0
    SLICE_X5Y29          FDRE                                         r  MAINFSM/button4counter/current_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.506    14.847    MAINFSM/button4counter/clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  MAINFSM/button4counter/current_count_reg[0]/C
                         clock pessimism              0.180    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X5Y29          FDRE (Setup_fdre_C_R)       -0.429    14.563    MAINFSM/button4counter/current_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                         -13.610    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.953ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button4counter/current_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] fall@5.000ns)
  Data Path Delay:        3.004ns  (logic 0.496ns (16.513%)  route 2.508ns (83.487%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 10.606 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456    10.606 f  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=33, routed)          0.298    10.905    MAINFSM/Delayer/out[0]
    SLICE_X2Y17          LUT4 (Prop_lut4_I2_O)        0.124    11.029 r  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=3, routed)           0.969    11.997    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X5Y25          LUT5 (Prop_lut5_I0_O)        0.124    12.121 f  MAINFSM/Delayer/enable_Q_i_2/O
                         net (fo=1, routed)           0.154    12.275    MAINFSM/Delayer/enable_Q_i_2_n_0
    SLICE_X5Y25          LUT5 (Prop_lut5_I0_O)        0.124    12.399 r  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.498    12.898    MAINFSM/button4counter/E[0]
    SLICE_X4Y28          LUT6 (Prop_lut6_I5_O)        0.124    13.022 r  MAINFSM/button4counter/current_count[3]_i_1/O
                         net (fo=4, routed)           0.588    13.610    MAINFSM/button4counter/current_count[3]_i_1_n_0
    SLICE_X5Y29          FDRE                                         r  MAINFSM/button4counter/current_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.506    14.847    MAINFSM/button4counter/clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  MAINFSM/button4counter/current_count_reg[1]/C
                         clock pessimism              0.180    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X5Y29          FDRE (Setup_fdre_C_R)       -0.429    14.563    MAINFSM/button4counter/current_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                         -13.610    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.983ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/averagevalue3_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] fall@5.000ns)
  Data Path Delay:        3.195ns  (logic 0.124ns (3.881%)  route 3.071ns (96.119%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 10.606 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456    10.606 f  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=33, routed)          1.813    12.419    MAINFSM/Delayer/out[0]
    SLICE_X8Y21          LUT6 (Prop_lut6_I4_O)        0.124    12.543 f  MAINFSM/Delayer/averagevalue1[10]_i_1/O
                         net (fo=44, routed)          1.258    13.801    AVERAGE/E[0]
    SLICE_X1Y26          FDCE                                         f  AVERAGE/averagevalue3_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.504    14.845    AVERAGE/clk_IBUF_BUFG
    SLICE_X1Y26          FDCE                                         r  AVERAGE/averagevalue3_reg[9]/C
                         clock pessimism              0.180    15.025    
                         clock uncertainty           -0.035    14.990    
    SLICE_X1Y26          FDCE (Setup_fdce_C_CE)      -0.205    14.785    AVERAGE/averagevalue3_reg[9]
  -------------------------------------------------------------------
                         required time                         14.785    
                         arrival time                         -13.801    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button4counter/current_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] fall@5.000ns)
  Data Path Delay:        2.960ns  (logic 0.496ns (16.759%)  route 2.464ns (83.241%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 10.606 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456    10.606 f  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=33, routed)          0.298    10.905    MAINFSM/Delayer/out[0]
    SLICE_X2Y17          LUT4 (Prop_lut4_I2_O)        0.124    11.029 r  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=3, routed)           0.969    11.997    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X5Y25          LUT5 (Prop_lut5_I0_O)        0.124    12.121 f  MAINFSM/Delayer/enable_Q_i_2/O
                         net (fo=1, routed)           0.154    12.275    MAINFSM/Delayer/enable_Q_i_2_n_0
    SLICE_X5Y25          LUT5 (Prop_lut5_I0_O)        0.124    12.399 r  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.498    12.898    MAINFSM/button4counter/E[0]
    SLICE_X4Y28          LUT6 (Prop_lut6_I5_O)        0.124    13.022 r  MAINFSM/button4counter/current_count[3]_i_1/O
                         net (fo=4, routed)           0.544    13.566    MAINFSM/button4counter/current_count[3]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  MAINFSM/button4counter/current_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.505    14.846    MAINFSM/button4counter/clk_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  MAINFSM/button4counter/current_count_reg[2]/C
                         clock pessimism              0.180    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X4Y28          FDRE (Setup_fdre_C_R)       -0.429    14.562    MAINFSM/button4counter/current_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                         -13.566    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button4counter/current_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] fall@5.000ns)
  Data Path Delay:        2.960ns  (logic 0.496ns (16.759%)  route 2.464ns (83.241%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 10.606 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456    10.606 f  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=33, routed)          0.298    10.905    MAINFSM/Delayer/out[0]
    SLICE_X2Y17          LUT4 (Prop_lut4_I2_O)        0.124    11.029 r  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=3, routed)           0.969    11.997    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X5Y25          LUT5 (Prop_lut5_I0_O)        0.124    12.121 f  MAINFSM/Delayer/enable_Q_i_2/O
                         net (fo=1, routed)           0.154    12.275    MAINFSM/Delayer/enable_Q_i_2_n_0
    SLICE_X5Y25          LUT5 (Prop_lut5_I0_O)        0.124    12.399 r  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.498    12.898    MAINFSM/button4counter/E[0]
    SLICE_X4Y28          LUT6 (Prop_lut6_I5_O)        0.124    13.022 r  MAINFSM/button4counter/current_count[3]_i_1/O
                         net (fo=4, routed)           0.544    13.566    MAINFSM/button4counter/current_count[3]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  MAINFSM/button4counter/current_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.505    14.846    MAINFSM/button4counter/clk_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  MAINFSM/button4counter/current_count_reg[3]/C
                         clock pessimism              0.180    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X4Y28          FDRE (Setup_fdre_C_R)       -0.429    14.562    MAINFSM/button4counter/current_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                         -13.566    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             1.012ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/averagevalue3_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] fall@5.000ns)
  Data Path Delay:        3.164ns  (logic 0.124ns (3.919%)  route 3.040ns (96.081%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 10.606 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456    10.606 f  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=33, routed)          1.813    12.419    MAINFSM/Delayer/out[0]
    SLICE_X8Y21          LUT6 (Prop_lut6_I4_O)        0.124    12.543 f  MAINFSM/Delayer/averagevalue1[10]_i_1/O
                         net (fo=44, routed)          1.227    13.771    AVERAGE/E[0]
    SLICE_X1Y24          FDCE                                         f  AVERAGE/averagevalue3_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.502    14.843    AVERAGE/clk_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  AVERAGE/averagevalue3_reg[5]/C
                         clock pessimism              0.180    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X1Y24          FDCE (Setup_fdce_C_CE)      -0.205    14.783    AVERAGE/averagevalue3_reg[5]
  -------------------------------------------------------------------
                         required time                         14.783    
                         arrival time                         -13.771    
  -------------------------------------------------------------------
                         slack                                  1.012    

Slack (MET) :             1.020ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] fall@5.000ns)
  Data Path Delay:        3.478ns  (logic 1.139ns (32.753%)  route 2.339ns (67.247%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 10.606 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456    10.606 f  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=33, routed)          0.298    10.905    MAINFSM/Delayer/out[0]
    SLICE_X2Y17          LUT4 (Prop_lut4_I2_O)        0.124    11.029 r  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=3, routed)           0.969    11.997    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X5Y25          LUT5 (Prop_lut5_I0_O)        0.124    12.121 f  MAINFSM/Delayer/enable_Q_i_2/O
                         net (fo=1, routed)           0.154    12.275    MAINFSM/Delayer/enable_Q_i_2_n_0
    SLICE_X5Y25          LUT5 (Prop_lut5_I0_O)        0.124    12.399 r  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.918    13.317    VGA/CHANGE_Rectangle_Height_2/round_winner_ml[0]
    SLICE_X2Y31          LUT3 (Prop_lut3_I0_O)        0.124    13.441 r  VGA/CHANGE_Rectangle_Height_2/plusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.441    VGA/CHANGE_Rectangle_Height_2/plusOp_carry__0_i_4_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.084 r  VGA/CHANGE_Rectangle_Height_2/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.000    14.084    VGA/CHANGE_Rectangle_Height_2/plusOp_carry__0_n_4
    SLICE_X2Y31          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.509    14.850    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X2Y31          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[9]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X2Y31          FDCE (Setup_fdce_C_D)        0.109    15.104    VGA/CHANGE_Rectangle_Height_2/current_val_reg[9]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -14.084    
  -------------------------------------------------------------------
                         slack                                  1.020    

Slack (MET) :             1.048ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] fall@5.000ns)
  Data Path Delay:        3.172ns  (logic 0.496ns (15.638%)  route 2.676ns (84.362%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 10.606 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456    10.606 f  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=33, routed)          0.298    10.905    MAINFSM/Delayer/out[0]
    SLICE_X2Y17          LUT4 (Prop_lut4_I2_O)        0.124    11.029 r  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=3, routed)           0.969    11.997    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X5Y25          LUT5 (Prop_lut5_I0_O)        0.124    12.121 f  MAINFSM/Delayer/enable_Q_i_2/O
                         net (fo=1, routed)           0.154    12.275    MAINFSM/Delayer/enable_Q_i_2_n_0
    SLICE_X5Y25          LUT5 (Prop_lut5_I0_O)        0.124    12.399 r  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.746    13.145    MAINFSM/Delayer/current_count_reg[3][0]
    SLICE_X4Y29          LUT2 (Prop_lut2_I0_O)        0.124    13.269 r  MAINFSM/Delayer/current_val[9]_i_1/O
                         net (fo=8, routed)           0.509    13.778    VGA/CHANGE_Rectangle_Height_2/enable_Q_reg_1[0]
    SLICE_X2Y31          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.509    14.850    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X2Y31          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[6]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X2Y31          FDCE (Setup_fdce_C_CE)      -0.169    14.826    VGA/CHANGE_Rectangle_Height_2/current_val_reg[6]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -13.778    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.048ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] fall@5.000ns)
  Data Path Delay:        3.172ns  (logic 0.496ns (15.638%)  route 2.676ns (84.362%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 10.606 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456    10.606 f  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=33, routed)          0.298    10.905    MAINFSM/Delayer/out[0]
    SLICE_X2Y17          LUT4 (Prop_lut4_I2_O)        0.124    11.029 r  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=3, routed)           0.969    11.997    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X5Y25          LUT5 (Prop_lut5_I0_O)        0.124    12.121 f  MAINFSM/Delayer/enable_Q_i_2/O
                         net (fo=1, routed)           0.154    12.275    MAINFSM/Delayer/enable_Q_i_2_n_0
    SLICE_X5Y25          LUT5 (Prop_lut5_I0_O)        0.124    12.399 r  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.746    13.145    MAINFSM/Delayer/current_count_reg[3][0]
    SLICE_X4Y29          LUT2 (Prop_lut2_I0_O)        0.124    13.269 r  MAINFSM/Delayer/current_val[9]_i_1/O
                         net (fo=8, routed)           0.509    13.778    VGA/CHANGE_Rectangle_Height_2/enable_Q_reg_1[0]
    SLICE_X2Y31          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.509    14.850    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X2Y31          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[7]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X2Y31          FDCE (Setup_fdce_C_CE)      -0.169    14.826    VGA/CHANGE_Rectangle_Height_2/current_val_reg[7]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -13.778    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.048ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] fall@5.000ns)
  Data Path Delay:        3.172ns  (logic 0.496ns (15.638%)  route 2.676ns (84.362%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 10.606 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456    10.606 f  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=33, routed)          0.298    10.905    MAINFSM/Delayer/out[0]
    SLICE_X2Y17          LUT4 (Prop_lut4_I2_O)        0.124    11.029 r  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=3, routed)           0.969    11.997    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X5Y25          LUT5 (Prop_lut5_I0_O)        0.124    12.121 f  MAINFSM/Delayer/enable_Q_i_2/O
                         net (fo=1, routed)           0.154    12.275    MAINFSM/Delayer/enable_Q_i_2_n_0
    SLICE_X5Y25          LUT5 (Prop_lut5_I0_O)        0.124    12.399 r  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.746    13.145    MAINFSM/Delayer/current_count_reg[3][0]
    SLICE_X4Y29          LUT2 (Prop_lut2_I0_O)        0.124    13.269 r  MAINFSM/Delayer/current_val[9]_i_1/O
                         net (fo=8, routed)           0.509    13.778    VGA/CHANGE_Rectangle_Height_2/enable_Q_reg_1[0]
    SLICE_X2Y31          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.509    14.850    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X2Y31          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[8]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X2Y31          FDCE (Setup_fdce_C_CE)      -0.169    14.826    VGA/CHANGE_Rectangle_Height_2/current_val_reg[8]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -13.778    
  -------------------------------------------------------------------
                         slack                                  1.048    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Clock/zero_i_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.090ns (11.977%)  route 0.661ns (88.023%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=33, routed)          0.468     2.081    MAINFSM/button4counter/out[0]
    SLICE_X5Y19          LUT6 (Prop_lut6_I0_O)        0.045     2.126 r  MAINFSM/button4counter/current_count[0]_i_2/O
                         net (fo=30, routed)          0.194     2.320    MAINFSM/Clock/waitenable
    SLICE_X5Y19          LUT3 (Prop_lut3_I1_O)        0.045     2.365 r  MAINFSM/Clock/zero_i_i_1__4/O
                         net (fo=1, routed)           0.000     2.365    MAINFSM/Clock/zero_i_i_1__4_n_0
    SLICE_X5Y19          FDRE                                         r  MAINFSM/Clock/zero_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.854     1.981    MAINFSM/Clock/clk_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  MAINFSM/Clock/zero_i_reg/C
                         clock pessimism             -0.244     1.737    
    SLICE_X5Y19          FDRE (Hold_fdre_C_D)         0.091     1.828    MAINFSM/Clock/zero_i_reg
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/fourHzClock/zero_i_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.045ns (5.887%)  route 0.719ns (94.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=33, routed)          0.719     2.332    MAINFSM/Delayer/fourHzClock/out[0]
    SLICE_X10Y15         LUT6 (Prop_lut6_I3_O)        0.045     2.377 f  MAINFSM/Delayer/fourHzClock/zero_i_i_1/O
                         net (fo=1, routed)           0.000     2.377    MAINFSM/Delayer/fourHzClock/zero_i_i_1_n_0
    SLICE_X10Y15         FDRE                                         f  MAINFSM/Delayer/fourHzClock/zero_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.830     1.957    MAINFSM/Delayer/fourHzClock/clk_IBUF_BUFG
    SLICE_X10Y15         FDRE                                         r  MAINFSM/Delayer/fourHzClock/zero_i_reg/C
                         clock pessimism             -0.244     1.713    
    SLICE_X10Y15         FDRE (Hold_fdre_C_D)         0.120     1.833    MAINFSM/Delayer/fourHzClock/zero_i_reg
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           2.377    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_3/enable_Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.090ns (11.859%)  route 0.669ns (88.141%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=33, routed)          0.103     1.716    MAINFSM/Delayer/out[0]
    SLICE_X2Y17          LUT4 (Prop_lut4_I2_O)        0.045     1.761 f  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=3, routed)           0.232     1.993    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X1Y24          LUT6 (Prop_lut6_I5_O)        0.045     2.038 f  MAINFSM/Delayer/enable_Q_i_1__0/O
                         net (fo=13, routed)          0.334     2.372    VGA/CHANGE_Rectangle_Height_3/round_winner_ml[0]
    SLICE_X1Y33          FDCE                                         f  VGA/CHANGE_Rectangle_Height_3/enable_Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.859     1.986    VGA/CHANGE_Rectangle_Height_3/clk_IBUF_BUFG
    SLICE_X1Y33          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/enable_Q_reg/C
                         clock pessimism             -0.244     1.742    
    SLICE_X1Y33          FDCE (Hold_fdce_C_D)         0.070     1.812    VGA/CHANGE_Rectangle_Height_3/enable_Q_reg
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/prngdelay_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.045ns (5.519%)  route 0.770ns (94.481%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=33, routed)          0.770     2.383    MAINFSM/Delayer/out[0]
    SLICE_X10Y14         LUT5 (Prop_lut5_I2_O)        0.045     2.428 f  MAINFSM/Delayer/prngdelay_i_1/O
                         net (fo=1, routed)           0.000     2.428    MAINFSM/Delayer/prngdelay_i_1_n_0
    SLICE_X10Y14         FDCE                                         f  MAINFSM/Delayer/prngdelay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.831     1.958    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X10Y14         FDCE                                         r  MAINFSM/Delayer/prngdelay_reg/C
                         clock pessimism             -0.244     1.714    
    SLICE_X10Y14         FDCE (Hold_fdce_C_D)         0.121     1.835    MAINFSM/Delayer/prngdelay_reg
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Clock/current_count_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.045ns (6.460%)  route 0.652ns (93.540%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=33, routed)          0.468     2.081    MAINFSM/button4counter/out[0]
    SLICE_X5Y19          LUT6 (Prop_lut6_I0_O)        0.045     2.126 r  MAINFSM/button4counter/current_count[0]_i_2/O
                         net (fo=30, routed)          0.184     2.310    MAINFSM/Clock/waitenable
    SLICE_X4Y17          FDRE                                         r  MAINFSM/Clock/current_count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.856     1.983    MAINFSM/Clock/clk_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  MAINFSM/Clock/current_count_reg[16]/C
                         clock pessimism             -0.244     1.739    
    SLICE_X4Y17          FDRE (Hold_fdre_C_CE)       -0.039     1.700    MAINFSM/Clock/current_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Clock/current_count_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.045ns (6.460%)  route 0.652ns (93.540%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=33, routed)          0.468     2.081    MAINFSM/button4counter/out[0]
    SLICE_X5Y19          LUT6 (Prop_lut6_I0_O)        0.045     2.126 r  MAINFSM/button4counter/current_count[0]_i_2/O
                         net (fo=30, routed)          0.184     2.310    MAINFSM/Clock/waitenable
    SLICE_X4Y17          FDRE                                         r  MAINFSM/Clock/current_count_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.856     1.983    MAINFSM/Clock/clk_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  MAINFSM/Clock/current_count_reg[17]/C
                         clock pessimism             -0.244     1.739    
    SLICE_X4Y17          FDRE (Hold_fdre_C_CE)       -0.039     1.700    MAINFSM/Clock/current_count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Clock/current_count_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.045ns (6.460%)  route 0.652ns (93.540%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=33, routed)          0.468     2.081    MAINFSM/button4counter/out[0]
    SLICE_X5Y19          LUT6 (Prop_lut6_I0_O)        0.045     2.126 r  MAINFSM/button4counter/current_count[0]_i_2/O
                         net (fo=30, routed)          0.184     2.310    MAINFSM/Clock/waitenable
    SLICE_X4Y17          FDRE                                         r  MAINFSM/Clock/current_count_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.856     1.983    MAINFSM/Clock/clk_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  MAINFSM/Clock/current_count_reg[18]/C
                         clock pessimism             -0.244     1.739    
    SLICE_X4Y17          FDRE (Hold_fdre_C_CE)       -0.039     1.700    MAINFSM/Clock/current_count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Clock/current_count_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.045ns (6.460%)  route 0.652ns (93.540%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=33, routed)          0.468     2.081    MAINFSM/button4counter/out[0]
    SLICE_X5Y19          LUT6 (Prop_lut6_I0_O)        0.045     2.126 r  MAINFSM/button4counter/current_count[0]_i_2/O
                         net (fo=30, routed)          0.184     2.310    MAINFSM/Clock/waitenable
    SLICE_X4Y17          FDRE                                         r  MAINFSM/Clock/current_count_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.856     1.983    MAINFSM/Clock/clk_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  MAINFSM/Clock/current_count_reg[19]/C
                         clock pessimism             -0.244     1.739    
    SLICE_X4Y17          FDRE (Hold_fdre_C_CE)       -0.039     1.700    MAINFSM/Clock/current_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button3counter/current_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.090ns (12.843%)  route 0.611ns (87.157%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=33, routed)          0.103     1.716    MAINFSM/Delayer/out[0]
    SLICE_X2Y17          LUT4 (Prop_lut4_I2_O)        0.045     1.761 f  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=3, routed)           0.232     1.993    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X1Y24          LUT6 (Prop_lut6_I5_O)        0.045     2.038 f  MAINFSM/Delayer/enable_Q_i_1__0/O
                         net (fo=13, routed)          0.276     2.314    MAINFSM/button3counter/E[0]
    SLICE_X0Y29          FDRE                                         f  MAINFSM/button3counter/current_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.855     1.982    MAINFSM/button3counter/clk_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  MAINFSM/button3counter/current_count_reg[0]/C
                         clock pessimism             -0.244     1.738    
    SLICE_X0Y29          FDRE (Hold_fdre_C_CE)       -0.039     1.699    MAINFSM/button3counter/current_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button3counter/current_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.090ns (12.843%)  route 0.611ns (87.157%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=33, routed)          0.103     1.716    MAINFSM/Delayer/out[0]
    SLICE_X2Y17          LUT4 (Prop_lut4_I2_O)        0.045     1.761 f  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=3, routed)           0.232     1.993    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X1Y24          LUT6 (Prop_lut6_I5_O)        0.045     2.038 f  MAINFSM/Delayer/enable_Q_i_1__0/O
                         net (fo=13, routed)          0.276     2.314    MAINFSM/button3counter/E[0]
    SLICE_X0Y29          FDRE                                         f  MAINFSM/button3counter/current_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.855     1.982    MAINFSM/button3counter/clk_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  MAINFSM/button3counter/current_count_reg[1]/C
                         clock pessimism             -0.244     1.738    
    SLICE_X0Y29          FDRE (Hold_fdre_C_CE)       -0.039     1.699    MAINFSM/button3counter/current_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                  0.615    





---------------------------------------------------------------------------------------------------
From Clock:  MAINFSM/FSM_STATE[1]
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        1.544ns  (logic 0.749ns (48.505%)  route 0.795ns (51.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    8.222ns = ( 13.222 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456    10.606 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=33, routed)          1.804    12.410    MAINFSM/Delayer/out[1]
    SLICE_X10Y13         LUT4 (Prop_lut4_I1_O)        0.124    12.534 r  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.688    13.222    MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1_n_0
    SLICE_X14Y13         LDCE                                         r  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         LDCE (EnToQ_ldce_G_Q)        0.625    13.847 r  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/Q
                         net (fo=1, routed)           0.795    14.642    MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_n_0
    SLICE_X12Y13         LUT3 (Prop_lut3_I1_O)        0.124    14.766 r  MAINFSM/Delayer/PRNGNumber[7]_i_1/O
                         net (fo=1, routed)           0.000    14.766    MAINFSM/Delayer/p_2_in[7]
    SLICE_X12Y13         FDPE                                         r  MAINFSM/Delayer/PRNGNumber_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.445    14.786    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X12Y13         FDPE                                         r  MAINFSM/Delayer/PRNGNumber_reg[7]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X12Y13         FDPE (Setup_fdpe_C_D)        0.077    15.008    MAINFSM/Delayer/PRNGNumber_reg[7]
  -------------------------------------------------------------------
                         required time                         15.008    
                         arrival time                         -14.766    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.790ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button4counter/current_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        3.167ns  (logic 0.496ns (15.663%)  route 2.671ns (84.337%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 10.606 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456    10.606 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=33, routed)          0.461    11.068    MAINFSM/Delayer/out[1]
    SLICE_X2Y17          LUT4 (Prop_lut4_I1_O)        0.124    11.192 f  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=3, routed)           0.969    12.160    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X5Y25          LUT5 (Prop_lut5_I0_O)        0.124    12.284 r  MAINFSM/Delayer/enable_Q_i_2/O
                         net (fo=1, routed)           0.154    12.438    MAINFSM/Delayer/enable_Q_i_2_n_0
    SLICE_X5Y25          LUT5 (Prop_lut5_I0_O)        0.124    12.562 f  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.498    13.060    MAINFSM/button4counter/E[0]
    SLICE_X4Y28          LUT6 (Prop_lut6_I5_O)        0.124    13.184 f  MAINFSM/button4counter/current_count[3]_i_1/O
                         net (fo=4, routed)           0.588    13.773    MAINFSM/button4counter/current_count[3]_i_1_n_0
    SLICE_X5Y29          FDRE                                         f  MAINFSM/button4counter/current_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.506    14.847    MAINFSM/button4counter/clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  MAINFSM/button4counter/current_count_reg[0]/C
                         clock pessimism              0.180    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X5Y29          FDRE (Setup_fdre_C_R)       -0.429    14.563    MAINFSM/button4counter/current_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                         -13.773    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.790ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button4counter/current_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        3.167ns  (logic 0.496ns (15.663%)  route 2.671ns (84.337%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 10.606 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456    10.606 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=33, routed)          0.461    11.068    MAINFSM/Delayer/out[1]
    SLICE_X2Y17          LUT4 (Prop_lut4_I1_O)        0.124    11.192 f  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=3, routed)           0.969    12.160    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X5Y25          LUT5 (Prop_lut5_I0_O)        0.124    12.284 r  MAINFSM/Delayer/enable_Q_i_2/O
                         net (fo=1, routed)           0.154    12.438    MAINFSM/Delayer/enable_Q_i_2_n_0
    SLICE_X5Y25          LUT5 (Prop_lut5_I0_O)        0.124    12.562 f  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.498    13.060    MAINFSM/button4counter/E[0]
    SLICE_X4Y28          LUT6 (Prop_lut6_I5_O)        0.124    13.184 f  MAINFSM/button4counter/current_count[3]_i_1/O
                         net (fo=4, routed)           0.588    13.773    MAINFSM/button4counter/current_count[3]_i_1_n_0
    SLICE_X5Y29          FDRE                                         f  MAINFSM/button4counter/current_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.506    14.847    MAINFSM/button4counter/clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  MAINFSM/button4counter/current_count_reg[1]/C
                         clock pessimism              0.180    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X5Y29          FDRE (Setup_fdre_C_R)       -0.429    14.563    MAINFSM/button4counter/current_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                         -13.773    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button4counter/current_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        3.123ns  (logic 0.496ns (15.884%)  route 2.627ns (84.116%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 10.606 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456    10.606 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=33, routed)          0.461    11.068    MAINFSM/Delayer/out[1]
    SLICE_X2Y17          LUT4 (Prop_lut4_I1_O)        0.124    11.192 f  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=3, routed)           0.969    12.160    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X5Y25          LUT5 (Prop_lut5_I0_O)        0.124    12.284 r  MAINFSM/Delayer/enable_Q_i_2/O
                         net (fo=1, routed)           0.154    12.438    MAINFSM/Delayer/enable_Q_i_2_n_0
    SLICE_X5Y25          LUT5 (Prop_lut5_I0_O)        0.124    12.562 f  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.498    13.060    MAINFSM/button4counter/E[0]
    SLICE_X4Y28          LUT6 (Prop_lut6_I5_O)        0.124    13.184 f  MAINFSM/button4counter/current_count[3]_i_1/O
                         net (fo=4, routed)           0.544    13.729    MAINFSM/button4counter/current_count[3]_i_1_n_0
    SLICE_X4Y28          FDRE                                         f  MAINFSM/button4counter/current_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.505    14.846    MAINFSM/button4counter/clk_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  MAINFSM/button4counter/current_count_reg[2]/C
                         clock pessimism              0.180    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X4Y28          FDRE (Setup_fdre_C_R)       -0.429    14.562    MAINFSM/button4counter/current_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                         -13.729    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button4counter/current_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        3.123ns  (logic 0.496ns (15.884%)  route 2.627ns (84.116%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 10.606 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456    10.606 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=33, routed)          0.461    11.068    MAINFSM/Delayer/out[1]
    SLICE_X2Y17          LUT4 (Prop_lut4_I1_O)        0.124    11.192 f  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=3, routed)           0.969    12.160    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X5Y25          LUT5 (Prop_lut5_I0_O)        0.124    12.284 r  MAINFSM/Delayer/enable_Q_i_2/O
                         net (fo=1, routed)           0.154    12.438    MAINFSM/Delayer/enable_Q_i_2_n_0
    SLICE_X5Y25          LUT5 (Prop_lut5_I0_O)        0.124    12.562 f  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.498    13.060    MAINFSM/button4counter/E[0]
    SLICE_X4Y28          LUT6 (Prop_lut6_I5_O)        0.124    13.184 f  MAINFSM/button4counter/current_count[3]_i_1/O
                         net (fo=4, routed)           0.544    13.729    MAINFSM/button4counter/current_count[3]_i_1_n_0
    SLICE_X4Y28          FDRE                                         f  MAINFSM/button4counter/current_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.505    14.846    MAINFSM/button4counter/clk_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  MAINFSM/button4counter/current_count_reg[3]/C
                         clock pessimism              0.180    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X4Y28          FDRE (Setup_fdre_C_R)       -0.429    14.562    MAINFSM/button4counter/current_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                         -13.729    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.857ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        3.641ns  (logic 1.139ns (31.287%)  route 2.502ns (68.713%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 10.606 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456    10.606 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=33, routed)          0.461    11.068    MAINFSM/Delayer/out[1]
    SLICE_X2Y17          LUT4 (Prop_lut4_I1_O)        0.124    11.192 f  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=3, routed)           0.969    12.160    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X5Y25          LUT5 (Prop_lut5_I0_O)        0.124    12.284 r  MAINFSM/Delayer/enable_Q_i_2/O
                         net (fo=1, routed)           0.154    12.438    MAINFSM/Delayer/enable_Q_i_2_n_0
    SLICE_X5Y25          LUT5 (Prop_lut5_I0_O)        0.124    12.562 f  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.918    13.480    VGA/CHANGE_Rectangle_Height_2/round_winner_ml[0]
    SLICE_X2Y31          LUT3 (Prop_lut3_I0_O)        0.124    13.604 r  VGA/CHANGE_Rectangle_Height_2/plusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.604    VGA/CHANGE_Rectangle_Height_2/plusOp_carry__0_i_4_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.247 r  VGA/CHANGE_Rectangle_Height_2/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.000    14.247    VGA/CHANGE_Rectangle_Height_2/plusOp_carry__0_n_4
    SLICE_X2Y31          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.509    14.850    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X2Y31          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[9]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X2Y31          FDCE (Setup_fdce_C_D)        0.109    15.104    VGA/CHANGE_Rectangle_Height_2/current_val_reg[9]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -14.247    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.884ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/fourHzClock/current_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        3.241ns  (logic 0.124ns (3.827%)  route 3.117ns (96.174%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 10.606 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456    10.606 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=33, routed)          2.060    12.666    MAINFSM/Delayer/fourHzClock/out[1]
    SLICE_X10Y13         LUT4 (Prop_lut4_I1_O)        0.124    12.790 f  MAINFSM/Delayer/fourHzClock/current_count[0]_i_2__0/O
                         net (fo=29, routed)          1.057    13.847    MAINFSM/Delayer/fourHzClock/prng_enable
    SLICE_X11Y8          FDRE                                         f  MAINFSM/Delayer/fourHzClock/current_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.450    14.791    MAINFSM/Delayer/fourHzClock/clk_IBUF_BUFG
    SLICE_X11Y8          FDRE                                         r  MAINFSM/Delayer/fourHzClock/current_count_reg[0]/C
                         clock pessimism              0.180    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X11Y8          FDRE (Setup_fdre_C_CE)      -0.205    14.731    MAINFSM/Delayer/fourHzClock/current_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.731    
                         arrival time                         -13.847    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.884ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/fourHzClock/current_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        3.241ns  (logic 0.124ns (3.827%)  route 3.117ns (96.174%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 10.606 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456    10.606 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=33, routed)          2.060    12.666    MAINFSM/Delayer/fourHzClock/out[1]
    SLICE_X10Y13         LUT4 (Prop_lut4_I1_O)        0.124    12.790 f  MAINFSM/Delayer/fourHzClock/current_count[0]_i_2__0/O
                         net (fo=29, routed)          1.057    13.847    MAINFSM/Delayer/fourHzClock/prng_enable
    SLICE_X11Y8          FDRE                                         f  MAINFSM/Delayer/fourHzClock/current_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.450    14.791    MAINFSM/Delayer/fourHzClock/clk_IBUF_BUFG
    SLICE_X11Y8          FDRE                                         r  MAINFSM/Delayer/fourHzClock/current_count_reg[1]/C
                         clock pessimism              0.180    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X11Y8          FDRE (Setup_fdre_C_CE)      -0.205    14.731    MAINFSM/Delayer/fourHzClock/current_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.731    
                         arrival time                         -13.847    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.884ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/fourHzClock/current_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        3.241ns  (logic 0.124ns (3.827%)  route 3.117ns (96.174%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 10.606 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456    10.606 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=33, routed)          2.060    12.666    MAINFSM/Delayer/fourHzClock/out[1]
    SLICE_X10Y13         LUT4 (Prop_lut4_I1_O)        0.124    12.790 f  MAINFSM/Delayer/fourHzClock/current_count[0]_i_2__0/O
                         net (fo=29, routed)          1.057    13.847    MAINFSM/Delayer/fourHzClock/prng_enable
    SLICE_X11Y8          FDRE                                         f  MAINFSM/Delayer/fourHzClock/current_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.450    14.791    MAINFSM/Delayer/fourHzClock/clk_IBUF_BUFG
    SLICE_X11Y8          FDRE                                         r  MAINFSM/Delayer/fourHzClock/current_count_reg[2]/C
                         clock pessimism              0.180    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X11Y8          FDRE (Setup_fdre_C_CE)      -0.205    14.731    MAINFSM/Delayer/fourHzClock/current_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.731    
                         arrival time                         -13.847    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.884ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/fourHzClock/current_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        3.241ns  (logic 0.124ns (3.827%)  route 3.117ns (96.174%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 10.606 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456    10.606 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=33, routed)          2.060    12.666    MAINFSM/Delayer/fourHzClock/out[1]
    SLICE_X10Y13         LUT4 (Prop_lut4_I1_O)        0.124    12.790 f  MAINFSM/Delayer/fourHzClock/current_count[0]_i_2__0/O
                         net (fo=29, routed)          1.057    13.847    MAINFSM/Delayer/fourHzClock/prng_enable
    SLICE_X11Y8          FDRE                                         f  MAINFSM/Delayer/fourHzClock/current_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.450    14.791    MAINFSM/Delayer/fourHzClock/clk_IBUF_BUFG
    SLICE_X11Y8          FDRE                                         r  MAINFSM/Delayer/fourHzClock/current_count_reg[3]/C
                         clock pessimism              0.180    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X11Y8          FDRE (Setup_fdre_C_CE)      -0.205    14.731    MAINFSM/Delayer/fourHzClock/current_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.731    
                         arrival time                         -13.847    
  -------------------------------------------------------------------
                         slack                                  0.884    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/FSM_sequential_FSM_STATE_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.045ns (9.939%)  route 0.408ns (90.061%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=33, routed)          0.408     2.021    MAINFSM/button4counter/out[1]
    SLICE_X3Y20          LUT5 (Prop_lut5_I3_O)        0.045     2.066 r  MAINFSM/button4counter/FSM_sequential_FSM_STATE[2]_i_1/O
                         net (fo=1, routed)           0.000     2.066    MAINFSM/button4counter_n_17
    SLICE_X3Y20          FDCE                                         r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.855     1.982    MAINFSM/clk_IBUF_BUFG
    SLICE_X3Y20          FDCE                                         r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/C
                         clock pessimism             -0.244     1.738    
    SLICE_X3Y20          FDCE (Hold_fdce_C_D)         0.092     1.830    MAINFSM/FSM_sequential_FSM_STATE_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Clock/zero_i_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.090ns (11.563%)  route 0.688ns (88.437%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=33, routed)          0.495     2.108    MAINFSM/button4counter/out[1]
    SLICE_X5Y19          LUT6 (Prop_lut6_I3_O)        0.045     2.153 r  MAINFSM/button4counter/current_count[0]_i_2/O
                         net (fo=30, routed)          0.194     2.346    MAINFSM/Clock/waitenable
    SLICE_X5Y19          LUT3 (Prop_lut3_I1_O)        0.045     2.391 r  MAINFSM/Clock/zero_i_i_1__4/O
                         net (fo=1, routed)           0.000     2.391    MAINFSM/Clock/zero_i_i_1__4_n_0
    SLICE_X5Y19          FDRE                                         r  MAINFSM/Clock/zero_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.854     1.981    MAINFSM/Clock/clk_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  MAINFSM/Clock/zero_i_reg/C
                         clock pessimism             -0.244     1.737    
    SLICE_X5Y19          FDRE (Hold_fdre_C_D)         0.091     1.828    MAINFSM/Clock/zero_i_reg
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/FSM_sequential_FSM_STATE_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.045ns (5.665%)  route 0.749ns (94.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=33, routed)          0.749     2.362    MAINFSM/Delayer/out[1]
    SLICE_X3Y17          LUT6 (Prop_lut6_I4_O)        0.045     2.407 r  MAINFSM/Delayer/FSM_sequential_FSM_STATE[1]_i_1/O
                         net (fo=1, routed)           0.000     2.407    MAINFSM/Delayer_n_1
    SLICE_X3Y17          FDCE                                         r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.858     1.985    MAINFSM/clk_IBUF_BUFG
    SLICE_X3Y17          FDCE                                         r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/C
                         clock pessimism             -0.244     1.741    
    SLICE_X3Y17          FDCE (Hold_fdce_C_D)         0.092     1.833    MAINFSM/FSM_sequential_FSM_STATE_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           2.407    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/FSM_sequential_FSM_STATE_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.045ns (5.658%)  route 0.750ns (94.342%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=33, routed)          0.750     2.363    MAINFSM/button4counter/out[1]
    SLICE_X3Y17          LUT4 (Prop_lut4_I2_O)        0.045     2.408 f  MAINFSM/button4counter/FSM_sequential_FSM_STATE[0]_i_1/O
                         net (fo=1, routed)           0.000     2.408    MAINFSM/button4counter_n_18
    SLICE_X3Y17          FDCE                                         f  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.858     1.985    MAINFSM/clk_IBUF_BUFG
    SLICE_X3Y17          FDCE                                         r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/C
                         clock pessimism             -0.244     1.741    
    SLICE_X3Y17          FDCE (Hold_fdce_C_D)         0.091     1.832    MAINFSM/FSM_sequential_FSM_STATE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/prngdelay_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.045ns (5.538%)  route 0.768ns (94.462%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=33, routed)          0.768     2.381    MAINFSM/Delayer/out[1]
    SLICE_X10Y14         LUT5 (Prop_lut5_I3_O)        0.045     2.426 r  MAINFSM/Delayer/prngdelay_i_1/O
                         net (fo=1, routed)           0.000     2.426    MAINFSM/Delayer/prngdelay_i_1_n_0
    SLICE_X10Y14         FDCE                                         r  MAINFSM/Delayer/prngdelay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.831     1.958    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X10Y14         FDCE                                         r  MAINFSM/Delayer/prngdelay_reg/C
                         clock pessimism             -0.244     1.714    
    SLICE_X10Y14         FDCE (Hold_fdce_C_D)         0.121     1.835    MAINFSM/Delayer/prngdelay_reg
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_3/enable_Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.090ns (11.155%)  route 0.717ns (88.845%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=33, routed)          0.151     1.764    MAINFSM/Delayer/out[1]
    SLICE_X2Y17          LUT4 (Prop_lut4_I1_O)        0.045     1.809 r  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=3, routed)           0.232     2.041    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X1Y24          LUT6 (Prop_lut6_I5_O)        0.045     2.086 r  MAINFSM/Delayer/enable_Q_i_1__0/O
                         net (fo=13, routed)          0.334     2.420    VGA/CHANGE_Rectangle_Height_3/round_winner_ml[0]
    SLICE_X1Y33          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/enable_Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.859     1.986    VGA/CHANGE_Rectangle_Height_3/clk_IBUF_BUFG
    SLICE_X1Y33          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/enable_Q_reg/C
                         clock pessimism             -0.244     1.742    
    SLICE_X1Y33          FDCE (Hold_fdce_C_D)         0.070     1.812    VGA/CHANGE_Rectangle_Height_3/enable_Q_reg
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Clock/current_count_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.045ns (6.220%)  route 0.678ns (93.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=33, routed)          0.495     2.108    MAINFSM/button4counter/out[1]
    SLICE_X5Y19          LUT6 (Prop_lut6_I3_O)        0.045     2.153 r  MAINFSM/button4counter/current_count[0]_i_2/O
                         net (fo=30, routed)          0.184     2.337    MAINFSM/Clock/waitenable
    SLICE_X4Y17          FDRE                                         r  MAINFSM/Clock/current_count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.856     1.983    MAINFSM/Clock/clk_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  MAINFSM/Clock/current_count_reg[16]/C
                         clock pessimism             -0.244     1.739    
    SLICE_X4Y17          FDRE (Hold_fdre_C_CE)       -0.039     1.700    MAINFSM/Clock/current_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           2.337    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Clock/current_count_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.045ns (6.220%)  route 0.678ns (93.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=33, routed)          0.495     2.108    MAINFSM/button4counter/out[1]
    SLICE_X5Y19          LUT6 (Prop_lut6_I3_O)        0.045     2.153 r  MAINFSM/button4counter/current_count[0]_i_2/O
                         net (fo=30, routed)          0.184     2.337    MAINFSM/Clock/waitenable
    SLICE_X4Y17          FDRE                                         r  MAINFSM/Clock/current_count_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.856     1.983    MAINFSM/Clock/clk_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  MAINFSM/Clock/current_count_reg[17]/C
                         clock pessimism             -0.244     1.739    
    SLICE_X4Y17          FDRE (Hold_fdre_C_CE)       -0.039     1.700    MAINFSM/Clock/current_count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           2.337    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Clock/current_count_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.045ns (6.220%)  route 0.678ns (93.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=33, routed)          0.495     2.108    MAINFSM/button4counter/out[1]
    SLICE_X5Y19          LUT6 (Prop_lut6_I3_O)        0.045     2.153 r  MAINFSM/button4counter/current_count[0]_i_2/O
                         net (fo=30, routed)          0.184     2.337    MAINFSM/Clock/waitenable
    SLICE_X4Y17          FDRE                                         r  MAINFSM/Clock/current_count_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.856     1.983    MAINFSM/Clock/clk_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  MAINFSM/Clock/current_count_reg[18]/C
                         clock pessimism             -0.244     1.739    
    SLICE_X4Y17          FDRE (Hold_fdre_C_CE)       -0.039     1.700    MAINFSM/Clock/current_count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           2.337    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Clock/current_count_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.045ns (6.220%)  route 0.678ns (93.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=33, routed)          0.495     2.108    MAINFSM/button4counter/out[1]
    SLICE_X5Y19          LUT6 (Prop_lut6_I3_O)        0.045     2.153 r  MAINFSM/button4counter/current_count[0]_i_2/O
                         net (fo=30, routed)          0.184     2.337    MAINFSM/Clock/waitenable
    SLICE_X4Y17          FDRE                                         r  MAINFSM/Clock/current_count_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.856     1.983    MAINFSM/Clock/clk_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  MAINFSM/Clock/current_count_reg[19]/C
                         clock pessimism             -0.244     1.739    
    SLICE_X4Y17          FDRE (Hold_fdre_C_CE)       -0.039     1.700    MAINFSM/Clock/current_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           2.337    
  -------------------------------------------------------------------
                         slack                                  0.636    





---------------------------------------------------------------------------------------------------
From Clock:  MAINFSM/FSM_STATE[2]
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.455ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.372ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.455ns  (required time - arrival time)
  Source:                 MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        1.544ns  (logic 0.749ns (48.505%)  route 0.795ns (51.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    8.009ns = ( 13.009 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.625    10.146    MAINFSM/clk_IBUF_BUFG
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.456    10.602 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=32, routed)          1.595    12.197    MAINFSM/Delayer/out[2]
    SLICE_X10Y13         LUT4 (Prop_lut4_I0_O)        0.124    12.321 r  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.688    13.009    MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1_n_0
    SLICE_X14Y13         LDCE                                         r  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         LDCE (EnToQ_ldce_G_Q)        0.625    13.634 r  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/Q
                         net (fo=1, routed)           0.795    14.429    MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_n_0
    SLICE_X12Y13         LUT3 (Prop_lut3_I1_O)        0.124    14.553 r  MAINFSM/Delayer/PRNGNumber[7]_i_1/O
                         net (fo=1, routed)           0.000    14.553    MAINFSM/Delayer/p_2_in[7]
    SLICE_X12Y13         FDPE                                         r  MAINFSM/Delayer/PRNGNumber_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.445    14.786    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X12Y13         FDPE                                         r  MAINFSM/Delayer/PRNGNumber_reg[7]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X12Y13         FDPE (Setup_fdpe_C_D)        0.077    15.008    MAINFSM/Delayer/PRNGNumber_reg[7]
  -------------------------------------------------------------------
                         required time                         15.008    
                         arrival time                         -14.553    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.797ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button4counter/current_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        3.164ns  (logic 0.496ns (15.676%)  route 2.668ns (84.324%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.602ns = ( 10.602 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.625    10.146    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.456    10.602 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=32, routed)          0.459    11.061    MAINFSM/Delayer/out[2]
    SLICE_X2Y17          LUT4 (Prop_lut4_I3_O)        0.124    11.185 r  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=3, routed)           0.969    12.154    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X5Y25          LUT5 (Prop_lut5_I0_O)        0.124    12.278 f  MAINFSM/Delayer/enable_Q_i_2/O
                         net (fo=1, routed)           0.154    12.432    MAINFSM/Delayer/enable_Q_i_2_n_0
    SLICE_X5Y25          LUT5 (Prop_lut5_I0_O)        0.124    12.556 r  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.498    13.054    MAINFSM/button4counter/E[0]
    SLICE_X4Y28          LUT6 (Prop_lut6_I5_O)        0.124    13.178 r  MAINFSM/button4counter/current_count[3]_i_1/O
                         net (fo=4, routed)           0.588    13.766    MAINFSM/button4counter/current_count[3]_i_1_n_0
    SLICE_X5Y29          FDRE                                         r  MAINFSM/button4counter/current_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.506    14.847    MAINFSM/button4counter/clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  MAINFSM/button4counter/current_count_reg[0]/C
                         clock pessimism              0.180    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X5Y29          FDRE (Setup_fdre_C_R)       -0.429    14.563    MAINFSM/button4counter/current_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                         -13.766    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.797ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button4counter/current_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        3.164ns  (logic 0.496ns (15.676%)  route 2.668ns (84.324%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.602ns = ( 10.602 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.625    10.146    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.456    10.602 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=32, routed)          0.459    11.061    MAINFSM/Delayer/out[2]
    SLICE_X2Y17          LUT4 (Prop_lut4_I3_O)        0.124    11.185 r  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=3, routed)           0.969    12.154    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X5Y25          LUT5 (Prop_lut5_I0_O)        0.124    12.278 f  MAINFSM/Delayer/enable_Q_i_2/O
                         net (fo=1, routed)           0.154    12.432    MAINFSM/Delayer/enable_Q_i_2_n_0
    SLICE_X5Y25          LUT5 (Prop_lut5_I0_O)        0.124    12.556 r  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.498    13.054    MAINFSM/button4counter/E[0]
    SLICE_X4Y28          LUT6 (Prop_lut6_I5_O)        0.124    13.178 r  MAINFSM/button4counter/current_count[3]_i_1/O
                         net (fo=4, routed)           0.588    13.766    MAINFSM/button4counter/current_count[3]_i_1_n_0
    SLICE_X5Y29          FDRE                                         r  MAINFSM/button4counter/current_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.506    14.847    MAINFSM/button4counter/clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  MAINFSM/button4counter/current_count_reg[1]/C
                         clock pessimism              0.180    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X5Y29          FDRE (Setup_fdre_C_R)       -0.429    14.563    MAINFSM/button4counter/current_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                         -13.766    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.840ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button4counter/current_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        3.120ns  (logic 0.496ns (15.897%)  route 2.624ns (84.103%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.602ns = ( 10.602 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.625    10.146    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.456    10.602 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=32, routed)          0.459    11.061    MAINFSM/Delayer/out[2]
    SLICE_X2Y17          LUT4 (Prop_lut4_I3_O)        0.124    11.185 r  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=3, routed)           0.969    12.154    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X5Y25          LUT5 (Prop_lut5_I0_O)        0.124    12.278 f  MAINFSM/Delayer/enable_Q_i_2/O
                         net (fo=1, routed)           0.154    12.432    MAINFSM/Delayer/enable_Q_i_2_n_0
    SLICE_X5Y25          LUT5 (Prop_lut5_I0_O)        0.124    12.556 r  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.498    13.054    MAINFSM/button4counter/E[0]
    SLICE_X4Y28          LUT6 (Prop_lut6_I5_O)        0.124    13.178 r  MAINFSM/button4counter/current_count[3]_i_1/O
                         net (fo=4, routed)           0.544    13.722    MAINFSM/button4counter/current_count[3]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  MAINFSM/button4counter/current_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.505    14.846    MAINFSM/button4counter/clk_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  MAINFSM/button4counter/current_count_reg[2]/C
                         clock pessimism              0.180    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X4Y28          FDRE (Setup_fdre_C_R)       -0.429    14.562    MAINFSM/button4counter/current_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                         -13.722    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.840ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/button4counter/current_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        3.120ns  (logic 0.496ns (15.897%)  route 2.624ns (84.103%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.602ns = ( 10.602 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.625    10.146    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.456    10.602 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=32, routed)          0.459    11.061    MAINFSM/Delayer/out[2]
    SLICE_X2Y17          LUT4 (Prop_lut4_I3_O)        0.124    11.185 r  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=3, routed)           0.969    12.154    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X5Y25          LUT5 (Prop_lut5_I0_O)        0.124    12.278 f  MAINFSM/Delayer/enable_Q_i_2/O
                         net (fo=1, routed)           0.154    12.432    MAINFSM/Delayer/enable_Q_i_2_n_0
    SLICE_X5Y25          LUT5 (Prop_lut5_I0_O)        0.124    12.556 r  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.498    13.054    MAINFSM/button4counter/E[0]
    SLICE_X4Y28          LUT6 (Prop_lut6_I5_O)        0.124    13.178 r  MAINFSM/button4counter/current_count[3]_i_1/O
                         net (fo=4, routed)           0.544    13.722    MAINFSM/button4counter/current_count[3]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  MAINFSM/button4counter/current_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.505    14.846    MAINFSM/button4counter/clk_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  MAINFSM/button4counter/current_count_reg[3]/C
                         clock pessimism              0.180    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X4Y28          FDRE (Setup_fdre_C_R)       -0.429    14.562    MAINFSM/button4counter/current_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                         -13.722    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.864ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        3.638ns  (logic 1.139ns (31.309%)  route 2.499ns (68.691%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.602ns = ( 10.602 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.625    10.146    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.456    10.602 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=32, routed)          0.459    11.061    MAINFSM/Delayer/out[2]
    SLICE_X2Y17          LUT4 (Prop_lut4_I3_O)        0.124    11.185 r  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=3, routed)           0.969    12.154    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X5Y25          LUT5 (Prop_lut5_I0_O)        0.124    12.278 f  MAINFSM/Delayer/enable_Q_i_2/O
                         net (fo=1, routed)           0.154    12.432    MAINFSM/Delayer/enable_Q_i_2_n_0
    SLICE_X5Y25          LUT5 (Prop_lut5_I0_O)        0.124    12.556 r  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.918    13.473    VGA/CHANGE_Rectangle_Height_2/round_winner_ml[0]
    SLICE_X2Y31          LUT3 (Prop_lut3_I0_O)        0.124    13.597 r  VGA/CHANGE_Rectangle_Height_2/plusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.597    VGA/CHANGE_Rectangle_Height_2/plusOp_carry__0_i_4_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.240 r  VGA/CHANGE_Rectangle_Height_2/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.000    14.240    VGA/CHANGE_Rectangle_Height_2/plusOp_carry__0_n_4
    SLICE_X2Y31          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.509    14.850    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X2Y31          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[9]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X2Y31          FDCE (Setup_fdce_C_D)        0.109    15.104    VGA/CHANGE_Rectangle_Height_2/current_val_reg[9]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -14.240    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.892ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        3.332ns  (logic 0.496ns (14.886%)  route 2.836ns (85.114%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.602ns = ( 10.602 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.625    10.146    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.456    10.602 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=32, routed)          0.459    11.061    MAINFSM/Delayer/out[2]
    SLICE_X2Y17          LUT4 (Prop_lut4_I3_O)        0.124    11.185 r  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=3, routed)           0.969    12.154    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X5Y25          LUT5 (Prop_lut5_I0_O)        0.124    12.278 f  MAINFSM/Delayer/enable_Q_i_2/O
                         net (fo=1, routed)           0.154    12.432    MAINFSM/Delayer/enable_Q_i_2_n_0
    SLICE_X5Y25          LUT5 (Prop_lut5_I0_O)        0.124    12.556 r  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.746    13.302    MAINFSM/Delayer/current_count_reg[3][0]
    SLICE_X4Y29          LUT2 (Prop_lut2_I0_O)        0.124    13.426 r  MAINFSM/Delayer/current_val[9]_i_1/O
                         net (fo=8, routed)           0.509    13.934    VGA/CHANGE_Rectangle_Height_2/enable_Q_reg_1[0]
    SLICE_X2Y31          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.509    14.850    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X2Y31          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[6]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X2Y31          FDCE (Setup_fdce_C_CE)      -0.169    14.826    VGA/CHANGE_Rectangle_Height_2/current_val_reg[6]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -13.934    
  -------------------------------------------------------------------
                         slack                                  0.892    

Slack (MET) :             0.892ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        3.332ns  (logic 0.496ns (14.886%)  route 2.836ns (85.114%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.602ns = ( 10.602 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.625    10.146    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.456    10.602 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=32, routed)          0.459    11.061    MAINFSM/Delayer/out[2]
    SLICE_X2Y17          LUT4 (Prop_lut4_I3_O)        0.124    11.185 r  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=3, routed)           0.969    12.154    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X5Y25          LUT5 (Prop_lut5_I0_O)        0.124    12.278 f  MAINFSM/Delayer/enable_Q_i_2/O
                         net (fo=1, routed)           0.154    12.432    MAINFSM/Delayer/enable_Q_i_2_n_0
    SLICE_X5Y25          LUT5 (Prop_lut5_I0_O)        0.124    12.556 r  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.746    13.302    MAINFSM/Delayer/current_count_reg[3][0]
    SLICE_X4Y29          LUT2 (Prop_lut2_I0_O)        0.124    13.426 r  MAINFSM/Delayer/current_val[9]_i_1/O
                         net (fo=8, routed)           0.509    13.934    VGA/CHANGE_Rectangle_Height_2/enable_Q_reg_1[0]
    SLICE_X2Y31          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.509    14.850    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X2Y31          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[7]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X2Y31          FDCE (Setup_fdce_C_CE)      -0.169    14.826    VGA/CHANGE_Rectangle_Height_2/current_val_reg[7]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -13.934    
  -------------------------------------------------------------------
                         slack                                  0.892    

Slack (MET) :             0.892ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        3.332ns  (logic 0.496ns (14.886%)  route 2.836ns (85.114%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.602ns = ( 10.602 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.625    10.146    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.456    10.602 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=32, routed)          0.459    11.061    MAINFSM/Delayer/out[2]
    SLICE_X2Y17          LUT4 (Prop_lut4_I3_O)        0.124    11.185 r  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=3, routed)           0.969    12.154    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X5Y25          LUT5 (Prop_lut5_I0_O)        0.124    12.278 f  MAINFSM/Delayer/enable_Q_i_2/O
                         net (fo=1, routed)           0.154    12.432    MAINFSM/Delayer/enable_Q_i_2_n_0
    SLICE_X5Y25          LUT5 (Prop_lut5_I0_O)        0.124    12.556 r  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.746    13.302    MAINFSM/Delayer/current_count_reg[3][0]
    SLICE_X4Y29          LUT2 (Prop_lut2_I0_O)        0.124    13.426 r  MAINFSM/Delayer/current_val[9]_i_1/O
                         net (fo=8, routed)           0.509    13.934    VGA/CHANGE_Rectangle_Height_2/enable_Q_reg_1[0]
    SLICE_X2Y31          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.509    14.850    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X2Y31          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[8]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X2Y31          FDCE (Setup_fdce_C_CE)      -0.169    14.826    VGA/CHANGE_Rectangle_Height_2/current_val_reg[8]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -13.934    
  -------------------------------------------------------------------
                         slack                                  0.892    

Slack (MET) :             0.892ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        3.332ns  (logic 0.496ns (14.886%)  route 2.836ns (85.114%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.602ns = ( 10.602 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.625    10.146    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.456    10.602 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=32, routed)          0.459    11.061    MAINFSM/Delayer/out[2]
    SLICE_X2Y17          LUT4 (Prop_lut4_I3_O)        0.124    11.185 r  MAINFSM/Delayer/enable_Q_i_3/O
                         net (fo=3, routed)           0.969    12.154    MAINFSM/Delayer/enable_Q_i_3_n_0
    SLICE_X5Y25          LUT5 (Prop_lut5_I0_O)        0.124    12.278 f  MAINFSM/Delayer/enable_Q_i_2/O
                         net (fo=1, routed)           0.154    12.432    MAINFSM/Delayer/enable_Q_i_2_n_0
    SLICE_X5Y25          LUT5 (Prop_lut5_I0_O)        0.124    12.556 r  MAINFSM/Delayer/enable_Q_i_1/O
                         net (fo=13, routed)          0.746    13.302    MAINFSM/Delayer/current_count_reg[3][0]
    SLICE_X4Y29          LUT2 (Prop_lut2_I0_O)        0.124    13.426 r  MAINFSM/Delayer/current_val[9]_i_1/O
                         net (fo=8, routed)           0.509    13.934    VGA/CHANGE_Rectangle_Height_2/enable_Q_reg_1[0]
    SLICE_X2Y31          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.509    14.850    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X2Y31          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[9]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X2Y31          FDCE (Setup_fdce_C_CE)      -0.169    14.826    VGA/CHANGE_Rectangle_Height_2/current_val_reg[9]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -13.934    
  -------------------------------------------------------------------
                         slack                                  0.892    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/prngdelay_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.045ns (7.543%)  route 0.552ns (92.457%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.586     1.469    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=32, routed)          0.552     2.162    MAINFSM/Delayer/out[2]
    SLICE_X10Y14         LUT5 (Prop_lut5_I1_O)        0.045     2.207 f  MAINFSM/Delayer/prngdelay_i_1/O
                         net (fo=1, routed)           0.000     2.207    MAINFSM/Delayer/prngdelay_i_1_n_0
    SLICE_X10Y14         FDCE                                         f  MAINFSM/Delayer/prngdelay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.831     1.958    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X10Y14         FDCE                                         r  MAINFSM/Delayer/prngdelay_reg/C
                         clock pessimism             -0.244     1.714    
    SLICE_X10Y14         FDCE (Hold_fdce_C_D)         0.121     1.835    MAINFSM/Delayer/prngdelay_reg
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/FSM_sequential_FSM_STATE_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.045ns (7.166%)  route 0.583ns (92.834%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.586     1.469    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=32, routed)          0.583     2.193    MAINFSM/Delayer/out[2]
    SLICE_X3Y17          LUT6 (Prop_lut6_I5_O)        0.045     2.238 r  MAINFSM/Delayer/FSM_sequential_FSM_STATE[1]_i_1/O
                         net (fo=1, routed)           0.000     2.238    MAINFSM/Delayer_n_1
    SLICE_X3Y17          FDCE                                         r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.858     1.985    MAINFSM/clk_IBUF_BUFG
    SLICE_X3Y17          FDCE                                         r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/C
                         clock pessimism             -0.244     1.741    
    SLICE_X3Y17          FDCE (Hold_fdce_C_D)         0.092     1.833    MAINFSM/FSM_sequential_FSM_STATE_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/FSM_sequential_FSM_STATE_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.045ns (7.072%)  route 0.591ns (92.928%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.586     1.469    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=32, routed)          0.591     2.201    MAINFSM/button4counter/out[2]
    SLICE_X3Y20          LUT5 (Prop_lut5_I4_O)        0.045     2.246 r  MAINFSM/button4counter/FSM_sequential_FSM_STATE[2]_i_1/O
                         net (fo=1, routed)           0.000     2.246    MAINFSM/button4counter_n_17
    SLICE_X3Y20          FDCE                                         r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.855     1.982    MAINFSM/clk_IBUF_BUFG
    SLICE_X3Y20          FDCE                                         r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/C
                         clock pessimism             -0.244     1.738    
    SLICE_X3Y20          FDCE (Hold_fdce_C_D)         0.092     1.830    MAINFSM/FSM_sequential_FSM_STATE_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/fourHzClock/zero_i_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.045ns (6.801%)  route 0.617ns (93.199%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.586     1.469    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=32, routed)          0.617     2.227    MAINFSM/Delayer/fourHzClock/out[2]
    SLICE_X10Y15         LUT6 (Prop_lut6_I4_O)        0.045     2.272 f  MAINFSM/Delayer/fourHzClock/zero_i_i_1/O
                         net (fo=1, routed)           0.000     2.272    MAINFSM/Delayer/fourHzClock/zero_i_i_1_n_0
    SLICE_X10Y15         FDRE                                         f  MAINFSM/Delayer/fourHzClock/zero_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.830     1.957    MAINFSM/Delayer/fourHzClock/clk_IBUF_BUFG
    SLICE_X10Y15         FDRE                                         r  MAINFSM/Delayer/fourHzClock/zero_i_reg/C
                         clock pessimism             -0.244     1.713    
    SLICE_X10Y15         FDRE (Hold_fdre_C_D)         0.120     1.833    MAINFSM/Delayer/fourHzClock/zero_i_reg
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[13]_srl2_MAINFSM_Delayer_PRNGNumber_reg_c_0/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.045ns (6.564%)  route 0.641ns (93.436%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.586     1.469    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=32, routed)          0.519     2.129    MAINFSM/Delayer/fourHzClock/out[2]
    SLICE_X10Y14         LUT5 (Prop_lut5_I1_O)        0.045     2.174 f  MAINFSM/Delayer/fourHzClock/PRNGNumber[10]_i_1/O
                         net (fo=19, routed)          0.122     2.296    MAINFSM/Delayer/p_1_in[15]
    SLICE_X10Y13         SRL16E                                       f  MAINFSM/Delayer/PRNGNumber_reg[13]_srl2_MAINFSM_Delayer_PRNGNumber_reg_c_0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.831     1.958    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X10Y13         SRL16E                                       r  MAINFSM/Delayer/PRNGNumber_reg[13]_srl2_MAINFSM_Delayer_PRNGNumber_reg_c_0/CLK
                         clock pessimism             -0.244     1.714    
    SLICE_X10Y13         SRL16E (Hold_srl16e_CLK_CE)
                                                      0.047     1.761    MAINFSM/Delayer/PRNGNumber_reg[13]_srl2_MAINFSM_Delayer_PRNGNumber_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[12]_MAINFSM_Delayer_PRNGNumber_reg_c_1/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.045ns (6.564%)  route 0.641ns (93.436%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.586     1.469    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=32, routed)          0.519     2.129    MAINFSM/Delayer/fourHzClock/out[2]
    SLICE_X10Y14         LUT5 (Prop_lut5_I1_O)        0.045     2.174 f  MAINFSM/Delayer/fourHzClock/PRNGNumber[10]_i_1/O
                         net (fo=19, routed)          0.122     2.296    MAINFSM/Delayer/p_1_in[15]
    SLICE_X10Y13         FDRE                                         f  MAINFSM/Delayer/PRNGNumber_reg[12]_MAINFSM_Delayer_PRNGNumber_reg_c_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.831     1.958    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X10Y13         FDRE                                         r  MAINFSM/Delayer/PRNGNumber_reg[12]_MAINFSM_Delayer_PRNGNumber_reg_c_1/C
                         clock pessimism             -0.244     1.714    
    SLICE_X10Y13         FDRE (Hold_fdre_C_CE)       -0.016     1.698    MAINFSM/Delayer/PRNGNumber_reg[12]_MAINFSM_Delayer_PRNGNumber_reg_c_1
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Clock/zero_i_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.090ns (10.993%)  route 0.729ns (89.007%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.586     1.469    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=32, routed)          0.535     2.145    MAINFSM/button4counter/out[2]
    SLICE_X5Y19          LUT6 (Prop_lut6_I2_O)        0.045     2.190 r  MAINFSM/button4counter/current_count[0]_i_2/O
                         net (fo=30, routed)          0.194     2.384    MAINFSM/Clock/waitenable
    SLICE_X5Y19          LUT3 (Prop_lut3_I1_O)        0.045     2.429 r  MAINFSM/Clock/zero_i_i_1__4/O
                         net (fo=1, routed)           0.000     2.429    MAINFSM/Clock/zero_i_i_1__4_n_0
    SLICE_X5Y19          FDRE                                         r  MAINFSM/Clock/zero_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.854     1.981    MAINFSM/Clock/clk_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  MAINFSM/Clock/zero_i_reg/C
                         clock pessimism             -0.244     1.737    
    SLICE_X5Y19          FDRE (Hold_fdre_C_D)         0.091     1.828    MAINFSM/Clock/zero_i_reg
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.429    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.045ns (6.269%)  route 0.673ns (93.731%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.586     1.469    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=32, routed)          0.519     2.129    MAINFSM/Delayer/fourHzClock/out[2]
    SLICE_X10Y14         LUT5 (Prop_lut5_I1_O)        0.045     2.174 f  MAINFSM/Delayer/fourHzClock/PRNGNumber[10]_i_1/O
                         net (fo=19, routed)          0.154     2.328    MAINFSM/Delayer/p_1_in[15]
    SLICE_X12Y14         FDPE                                         f  MAINFSM/Delayer/PRNGNumber_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.831     1.958    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X12Y14         FDPE                                         r  MAINFSM/Delayer/PRNGNumber_reg[2]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X12Y14         FDPE (Hold_fdpe_C_CE)       -0.016     1.698    MAINFSM/Delayer/PRNGNumber_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.045ns (6.269%)  route 0.673ns (93.731%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.586     1.469    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=32, routed)          0.519     2.129    MAINFSM/Delayer/fourHzClock/out[2]
    SLICE_X10Y14         LUT5 (Prop_lut5_I1_O)        0.045     2.174 f  MAINFSM/Delayer/fourHzClock/PRNGNumber[10]_i_1/O
                         net (fo=19, routed)          0.154     2.328    MAINFSM/Delayer/p_1_in[15]
    SLICE_X12Y14         FDPE                                         f  MAINFSM/Delayer/PRNGNumber_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.831     1.958    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X12Y14         FDPE                                         r  MAINFSM/Delayer/PRNGNumber_reg[3]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X12Y14         FDPE (Hold_fdpe_C_CE)       -0.016     1.698    MAINFSM/Delayer/PRNGNumber_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.045ns (6.269%)  route 0.673ns (93.731%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.586     1.469    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=32, routed)          0.519     2.129    MAINFSM/Delayer/fourHzClock/out[2]
    SLICE_X10Y14         LUT5 (Prop_lut5_I1_O)        0.045     2.174 f  MAINFSM/Delayer/fourHzClock/PRNGNumber[10]_i_1/O
                         net (fo=19, routed)          0.154     2.328    MAINFSM/Delayer/p_1_in[15]
    SLICE_X12Y14         FDCE                                         f  MAINFSM/Delayer/PRNGNumber_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.831     1.958    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X12Y14         FDCE                                         r  MAINFSM/Delayer/PRNGNumber_reg[4]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X12Y14         FDCE (Hold_fdce_C_CE)       -0.016     1.698    MAINFSM/Delayer/PRNGNumber_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.630    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  MAINFSM/FSM_STATE[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.735ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.735ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock MAINFSM/FSM_STATE[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (MAINFSM/FSM_STATE[0] fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.096ns  (logic 1.464ns (16.093%)  route 7.632ns (83.907%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        7.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.185ns = ( 12.185 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W16                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     3.464 f  reset_IBUF_inst/O
                         net (fo=481, routed)         7.632    11.096    MAINFSM/Delayer/reset_IBUF
    SLICE_X14Y13         LDCE                                         f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MAINFSM/FSM_STATE[0] fall edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.511     9.852    MAINFSM/clk_IBUF_BUFG
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.367    10.219 f  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=33, routed)          1.274    11.494    MAINFSM/Delayer/out[0]
    SLICE_X10Y13         LUT4 (Prop_lut4_I2_O)        0.100    11.594 f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.591    12.185    MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1_n_0
    SLICE_X14Y13         LDCE                                         f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/G
                         clock pessimism              0.000    12.185    
                         clock uncertainty           -0.035    12.150    
    SLICE_X14Y13         LDCE (Recov_ldce_G_CLR)     -0.319    11.831    MAINFSM/Delayer/PRNGNumber_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         11.831    
                         arrival time                         -11.096    
  -------------------------------------------------------------------
                         slack                                  0.735    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.150ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/CLR
                            (removal check against falling-edge clock MAINFSM/FSM_STATE[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (MAINFSM/FSM_STATE[0] fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.904ns  (logic 1.393ns (17.628%)  route 6.511ns (82.372%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        7.910ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.910ns = ( 12.910 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 f  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.393     8.393 f  reset_IBUF_inst/O
                         net (fo=481, routed)         6.511    14.904    MAINFSM/Delayer/reset_IBUF
    SLICE_X14Y13         LDCE                                         f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MAINFSM/FSM_STATE[0] fall edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456    10.606 f  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=33, routed)          1.491    12.098    MAINFSM/Delayer/out[0]
    SLICE_X10Y13         LUT4 (Prop_lut4_I2_O)        0.124    12.222 f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.688    12.910    MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1_n_0
    SLICE_X14Y13         LDCE                                         f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/G
                         clock pessimism              0.000    12.910    
    SLICE_X14Y13         LDCE (Remov_ldce_G_CLR)     -0.155    12.755    MAINFSM/Delayer/PRNGNumber_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                        -12.755    
                         arrival time                          14.904    
  -------------------------------------------------------------------
                         slack                                  2.150    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  MAINFSM/FSM_STATE[1]

Setup :            0  Failing Endpoints,  Worst Slack        1.010ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.837ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.010ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (MAINFSM/FSM_STATE[1] rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        9.096ns  (logic 1.464ns (16.093%)  route 7.632ns (83.907%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        7.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.460ns = ( 17.460 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 f  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 f  reset_IBUF_inst/O
                         net (fo=481, routed)         7.632    16.096    MAINFSM/Delayer/reset_IBUF
    SLICE_X14Y13         LDCE                                         f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MAINFSM/FSM_STATE[1] rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.511    14.852    MAINFSM/clk_IBUF_BUFG
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.367    15.219 r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=33, routed)          1.550    16.769    MAINFSM/Delayer/out[1]
    SLICE_X10Y13         LUT4 (Prop_lut4_I1_O)        0.100    16.869 f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.591    17.460    MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1_n_0
    SLICE_X14Y13         LDCE                                         f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/G
                         clock pessimism              0.000    17.460    
                         clock uncertainty           -0.035    17.425    
    SLICE_X14Y13         LDCE (Recov_ldce_G_CLR)     -0.319    17.106    MAINFSM/Delayer/PRNGNumber_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         17.106    
                         arrival time                         -16.096    
  -------------------------------------------------------------------
                         slack                                  1.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.837ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/CLR
                            (removal check against falling-edge clock MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (MAINFSM/FSM_STATE[1] rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.904ns  (logic 1.393ns (17.628%)  route 6.511ns (82.372%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        8.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.222ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W16                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.393     3.393 f  reset_IBUF_inst/O
                         net (fo=481, routed)         6.511     9.904    MAINFSM/Delayer/reset_IBUF
    SLICE_X14Y13         LDCE                                         f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MAINFSM/FSM_STATE[1] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.629     5.150    MAINFSM/clk_IBUF_BUFG
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456     5.606 r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=33, routed)          1.804     7.410    MAINFSM/Delayer/out[1]
    SLICE_X10Y13         LUT4 (Prop_lut4_I1_O)        0.124     7.534 f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.688     8.222    MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1_n_0
    SLICE_X14Y13         LDCE                                         f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/G
                         clock pessimism              0.000     8.222    
    SLICE_X14Y13         LDCE (Remov_ldce_G_CLR)     -0.155     8.067    MAINFSM/Delayer/PRNGNumber_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -8.067    
                         arrival time                           9.904    
  -------------------------------------------------------------------
                         slack                                  1.837    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  MAINFSM/FSM_STATE[2]

Setup :            0  Failing Endpoints,  Worst Slack        0.806ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (MAINFSM/FSM_STATE[2] rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        9.096ns  (logic 1.464ns (16.093%)  route 7.632ns (83.907%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        7.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.256ns = ( 17.256 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 f  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 f  reset_IBUF_inst/O
                         net (fo=481, routed)         7.632    16.096    MAINFSM/Delayer/reset_IBUF
    SLICE_X14Y13         LDCE                                         f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MAINFSM/FSM_STATE[2] rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.508    14.849    MAINFSM/clk_IBUF_BUFG
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.367    15.216 r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=32, routed)          1.349    16.565    MAINFSM/Delayer/out[2]
    SLICE_X10Y13         LUT4 (Prop_lut4_I0_O)        0.100    16.665 f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.591    17.256    MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1_n_0
    SLICE_X14Y13         LDCE                                         f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/G
                         clock pessimism              0.000    17.256    
                         clock uncertainty           -0.035    17.221    
    SLICE_X14Y13         LDCE (Recov_ldce_G_CLR)     -0.319    16.902    MAINFSM/Delayer/PRNGNumber_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         16.902    
                         arrival time                         -16.096    
  -------------------------------------------------------------------
                         slack                                  0.806    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.051ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/CLR
                            (removal check against falling-edge clock MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (MAINFSM/FSM_STATE[2] rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.904ns  (logic 1.393ns (17.628%)  route 6.511ns (82.372%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        8.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W16                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.393     3.393 f  reset_IBUF_inst/O
                         net (fo=481, routed)         6.511     9.904    MAINFSM/Delayer/reset_IBUF
    SLICE_X14Y13         LDCE                                         f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MAINFSM/FSM_STATE[2] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.625     5.146    MAINFSM/clk_IBUF_BUFG
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.456     5.602 r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=32, routed)          1.595     7.197    MAINFSM/Delayer/out[2]
    SLICE_X10Y13         LUT4 (Prop_lut4_I0_O)        0.124     7.321 f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.688     8.009    MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1_n_0
    SLICE_X14Y13         LDCE                                         f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC/G
                         clock pessimism              0.000     8.009    
    SLICE_X14Y13         LDCE (Remov_ldce_G_CLR)     -0.155     7.854    MAINFSM/Delayer/PRNGNumber_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -7.854    
                         arrival time                           9.904    
  -------------------------------------------------------------------
                         slack                                  2.051    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  MAINFSM/FSM_STATE[0]
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.065ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.843ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.065ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] fall@5.000ns)
  Data Path Delay:        2.942ns  (logic 0.124ns (4.216%)  route 2.818ns (95.784%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 10.606 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456    10.606 f  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=33, routed)          2.044    12.651    MAINFSM/Delayer/out[0]
    SLICE_X10Y14         LUT4 (Prop_lut4_I3_O)        0.124    12.775 f  MAINFSM/Delayer/PRNGNumber[15]_i_2/O
                         net (fo=2, routed)           0.773    13.548    MAINFSM/Delayer/PRNGNumber[15]_i_2_n_0
    SLICE_X10Y14         FDCE                                         f  MAINFSM/Delayer/PRNGNumber_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.446    14.787    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X10Y14         FDCE                                         r  MAINFSM/Delayer/PRNGNumber_reg[15]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X10Y14         FDCE (Recov_fdce_C_CLR)     -0.319    14.613    MAINFSM/Delayer/PRNGNumber_reg[15]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                         -13.548    
  -------------------------------------------------------------------
                         slack                                  1.065    

Slack (MET) :             1.065ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/prngdelay_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] fall@5.000ns)
  Data Path Delay:        2.942ns  (logic 0.124ns (4.216%)  route 2.818ns (95.784%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 10.606 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456    10.606 f  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=33, routed)          2.044    12.651    MAINFSM/Delayer/out[0]
    SLICE_X10Y14         LUT4 (Prop_lut4_I3_O)        0.124    12.775 f  MAINFSM/Delayer/PRNGNumber[15]_i_2/O
                         net (fo=2, routed)           0.773    13.548    MAINFSM/Delayer/PRNGNumber[15]_i_2_n_0
    SLICE_X10Y14         FDCE                                         f  MAINFSM/Delayer/prngdelay_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.446    14.787    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X10Y14         FDCE                                         r  MAINFSM/Delayer/prngdelay_reg/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X10Y14         FDCE (Recov_fdce_C_CLR)     -0.319    14.613    MAINFSM/Delayer/prngdelay_reg
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                         -13.548    
  -------------------------------------------------------------------
                         slack                                  1.065    

Slack (MET) :             1.698ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[8]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] fall@5.000ns)
  Data Path Delay:        2.268ns  (logic 0.124ns (5.468%)  route 2.144ns (94.532%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 10.606 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456    10.606 f  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=33, routed)          1.491    12.098    MAINFSM/Delayer/out[0]
    SLICE_X10Y13         LUT4 (Prop_lut4_I2_O)        0.124    12.222 f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.652    12.874    MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1_n_0
    SLICE_X13Y13         FDPE                                         f  MAINFSM/Delayer/PRNGNumber_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.445    14.786    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X13Y13         FDPE                                         r  MAINFSM/Delayer/PRNGNumber_reg[8]_P/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X13Y13         FDPE (Recov_fdpe_C_PRE)     -0.359    14.572    MAINFSM/Delayer/PRNGNumber_reg[8]_P
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                         -12.874    
  -------------------------------------------------------------------
                         slack                                  1.698    

Slack (MET) :             6.570ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/enable_Q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        2.413ns  (logic 0.124ns (5.139%)  route 2.289ns (94.861%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.629     5.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456     5.606 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=33, routed)          1.393     6.999    MAINFSM/Clock/out[0]
    SLICE_X5Y28          LUT5 (Prop_lut5_I4_O)        0.124     7.123 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.896     8.019    VGA/CHANGE_Rectangle_Height_2/zero_i_reg
    SLICE_X3Y30          FDCE                                         f  VGA/CHANGE_Rectangle_Height_2/enable_Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.508    14.849    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X3Y30          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/enable_Q_reg/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X3Y30          FDCE (Recov_fdce_C_CLR)     -0.405    14.589    VGA/CHANGE_Rectangle_Height_2/enable_Q_reg
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -8.019    
  -------------------------------------------------------------------
                         slack                                  6.570    

Slack (MET) :             6.656ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        2.413ns  (logic 0.124ns (5.139%)  route 2.289ns (94.861%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.629     5.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456     5.606 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=33, routed)          1.393     6.999    MAINFSM/Clock/out[0]
    SLICE_X5Y28          LUT5 (Prop_lut5_I4_O)        0.124     7.123 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.896     8.019    VGA/CHANGE_Rectangle_Height_2/zero_i_reg
    SLICE_X2Y30          FDCE                                         f  VGA/CHANGE_Rectangle_Height_2/current_val_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.508    14.849    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X2Y30          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[2]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X2Y30          FDCE (Recov_fdce_C_CLR)     -0.319    14.675    VGA/CHANGE_Rectangle_Height_2/current_val_reg[2]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                          -8.019    
  -------------------------------------------------------------------
                         slack                                  6.656    

Slack (MET) :             6.656ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        2.413ns  (logic 0.124ns (5.139%)  route 2.289ns (94.861%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.629     5.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456     5.606 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=33, routed)          1.393     6.999    MAINFSM/Clock/out[0]
    SLICE_X5Y28          LUT5 (Prop_lut5_I4_O)        0.124     7.123 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.896     8.019    VGA/CHANGE_Rectangle_Height_2/zero_i_reg
    SLICE_X2Y30          FDCE                                         f  VGA/CHANGE_Rectangle_Height_2/current_val_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.508    14.849    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X2Y30          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[3]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X2Y30          FDCE (Recov_fdce_C_CLR)     -0.319    14.675    VGA/CHANGE_Rectangle_Height_2/current_val_reg[3]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                          -8.019    
  -------------------------------------------------------------------
                         slack                                  6.656    

Slack (MET) :             6.656ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        2.413ns  (logic 0.124ns (5.139%)  route 2.289ns (94.861%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.629     5.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456     5.606 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=33, routed)          1.393     6.999    MAINFSM/Clock/out[0]
    SLICE_X5Y28          LUT5 (Prop_lut5_I4_O)        0.124     7.123 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.896     8.019    VGA/CHANGE_Rectangle_Height_2/zero_i_reg
    SLICE_X2Y30          FDCE                                         f  VGA/CHANGE_Rectangle_Height_2/current_val_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.508    14.849    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X2Y30          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[4]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X2Y30          FDCE (Recov_fdce_C_CLR)     -0.319    14.675    VGA/CHANGE_Rectangle_Height_2/current_val_reg[4]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                          -8.019    
  -------------------------------------------------------------------
                         slack                                  6.656    

Slack (MET) :             6.656ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        2.413ns  (logic 0.124ns (5.139%)  route 2.289ns (94.861%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.629     5.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456     5.606 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=33, routed)          1.393     6.999    MAINFSM/Clock/out[0]
    SLICE_X5Y28          LUT5 (Prop_lut5_I4_O)        0.124     7.123 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.896     8.019    VGA/CHANGE_Rectangle_Height_2/zero_i_reg
    SLICE_X2Y30          FDCE                                         f  VGA/CHANGE_Rectangle_Height_2/current_val_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.508    14.849    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X2Y30          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[5]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X2Y30          FDCE (Recov_fdce_C_CLR)     -0.319    14.675    VGA/CHANGE_Rectangle_Height_2/current_val_reg[5]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                          -8.019    
  -------------------------------------------------------------------
                         slack                                  6.656    

Slack (MET) :             6.688ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_3/current_val_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 0.124ns (5.394%)  route 2.175ns (94.606%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.629     5.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456     5.606 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=33, routed)          1.393     6.999    MAINFSM/Clock/out[0]
    SLICE_X5Y28          LUT5 (Prop_lut5_I4_O)        0.124     7.123 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.782     7.905    VGA/CHANGE_Rectangle_Height_3/zero_i_reg
    SLICE_X0Y33          FDCE                                         f  VGA/CHANGE_Rectangle_Height_3/current_val_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.512    14.853    VGA/CHANGE_Rectangle_Height_3/clk_IBUF_BUFG
    SLICE_X0Y33          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/current_val_reg[2]/C
                         clock pessimism              0.180    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X0Y33          FDCE (Recov_fdce_C_CLR)     -0.405    14.593    VGA/CHANGE_Rectangle_Height_3/current_val_reg[2]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -7.905    
  -------------------------------------------------------------------
                         slack                                  6.688    

Slack (MET) :             6.688ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_3/current_val_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 0.124ns (5.394%)  route 2.175ns (94.606%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.629     5.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456     5.606 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=33, routed)          1.393     6.999    MAINFSM/Clock/out[0]
    SLICE_X5Y28          LUT5 (Prop_lut5_I4_O)        0.124     7.123 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.782     7.905    VGA/CHANGE_Rectangle_Height_3/zero_i_reg
    SLICE_X0Y33          FDCE                                         f  VGA/CHANGE_Rectangle_Height_3/current_val_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.512    14.853    VGA/CHANGE_Rectangle_Height_3/clk_IBUF_BUFG
    SLICE_X0Y33          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/current_val_reg[3]/C
                         clock pessimism              0.180    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X0Y33          FDCE (Recov_fdce_C_CLR)     -0.405    14.593    VGA/CHANGE_Rectangle_Height_3/current_val_reg[3]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -7.905    
  -------------------------------------------------------------------
                         slack                                  6.688    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.843ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_4/current_val_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.045ns (5.119%)  route 0.834ns (94.881%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=33, routed)          0.601     2.214    MAINFSM/Clock/out[0]
    SLICE_X5Y28          LUT5 (Prop_lut5_I4_O)        0.045     2.259 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.233     2.492    VGA/CHANGE_Rectangle_Height_4/zero_i_reg
    SLICE_X5Y34          FDCE                                         f  VGA/CHANGE_Rectangle_Height_4/current_val_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.858     1.985    VGA/CHANGE_Rectangle_Height_4/clk_IBUF_BUFG
    SLICE_X5Y34          FDCE                                         r  VGA/CHANGE_Rectangle_Height_4/current_val_reg[2]/C
                         clock pessimism             -0.244     1.741    
    SLICE_X5Y34          FDCE (Remov_fdce_C_CLR)     -0.092     1.649    VGA/CHANGE_Rectangle_Height_4/current_val_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           2.492    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.843ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_4/current_val_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.045ns (5.119%)  route 0.834ns (94.881%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=33, routed)          0.601     2.214    MAINFSM/Clock/out[0]
    SLICE_X5Y28          LUT5 (Prop_lut5_I4_O)        0.045     2.259 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.233     2.492    VGA/CHANGE_Rectangle_Height_4/zero_i_reg
    SLICE_X5Y34          FDCE                                         f  VGA/CHANGE_Rectangle_Height_4/current_val_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.858     1.985    VGA/CHANGE_Rectangle_Height_4/clk_IBUF_BUFG
    SLICE_X5Y34          FDCE                                         r  VGA/CHANGE_Rectangle_Height_4/current_val_reg[3]/C
                         clock pessimism             -0.244     1.741    
    SLICE_X5Y34          FDCE (Remov_fdce_C_CLR)     -0.092     1.649    VGA/CHANGE_Rectangle_Height_4/current_val_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           2.492    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.843ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_4/current_val_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.045ns (5.119%)  route 0.834ns (94.881%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=33, routed)          0.601     2.214    MAINFSM/Clock/out[0]
    SLICE_X5Y28          LUT5 (Prop_lut5_I4_O)        0.045     2.259 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.233     2.492    VGA/CHANGE_Rectangle_Height_4/zero_i_reg
    SLICE_X5Y34          FDCE                                         f  VGA/CHANGE_Rectangle_Height_4/current_val_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.858     1.985    VGA/CHANGE_Rectangle_Height_4/clk_IBUF_BUFG
    SLICE_X5Y34          FDCE                                         r  VGA/CHANGE_Rectangle_Height_4/current_val_reg[4]/C
                         clock pessimism             -0.244     1.741    
    SLICE_X5Y34          FDCE (Remov_fdce_C_CLR)     -0.092     1.649    VGA/CHANGE_Rectangle_Height_4/current_val_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           2.492    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.843ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_4/current_val_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.045ns (5.119%)  route 0.834ns (94.881%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=33, routed)          0.601     2.214    MAINFSM/Clock/out[0]
    SLICE_X5Y28          LUT5 (Prop_lut5_I4_O)        0.045     2.259 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.233     2.492    VGA/CHANGE_Rectangle_Height_4/zero_i_reg
    SLICE_X5Y34          FDCE                                         f  VGA/CHANGE_Rectangle_Height_4/current_val_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.858     1.985    VGA/CHANGE_Rectangle_Height_4/clk_IBUF_BUFG
    SLICE_X5Y34          FDCE                                         r  VGA/CHANGE_Rectangle_Height_4/current_val_reg[5]/C
                         clock pessimism             -0.244     1.741    
    SLICE_X5Y34          FDCE (Remov_fdce_C_CLR)     -0.092     1.649    VGA/CHANGE_Rectangle_Height_4/current_val_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           2.492    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.880ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.045ns (4.934%)  route 0.867ns (95.066%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=33, routed)          0.601     2.214    MAINFSM/Clock/out[0]
    SLICE_X5Y28          LUT5 (Prop_lut5_I4_O)        0.045     2.259 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.266     2.525    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X5Y30          FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/current_val_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.854     1.981    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X5Y30          FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[2]/C
                         clock pessimism             -0.244     1.737    
    SLICE_X5Y30          FDCE (Remov_fdce_C_CLR)     -0.092     1.645    VGA/CHANGE_Rectangle_Height_1/current_val_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           2.525    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.880ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.045ns (4.934%)  route 0.867ns (95.066%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=33, routed)          0.601     2.214    MAINFSM/Clock/out[0]
    SLICE_X5Y28          LUT5 (Prop_lut5_I4_O)        0.045     2.259 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.266     2.525    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X5Y30          FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/current_val_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.854     1.981    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X5Y30          FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[3]/C
                         clock pessimism             -0.244     1.737    
    SLICE_X5Y30          FDCE (Remov_fdce_C_CLR)     -0.092     1.645    VGA/CHANGE_Rectangle_Height_1/current_val_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           2.525    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.880ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.045ns (4.934%)  route 0.867ns (95.066%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=33, routed)          0.601     2.214    MAINFSM/Clock/out[0]
    SLICE_X5Y28          LUT5 (Prop_lut5_I4_O)        0.045     2.259 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.266     2.525    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X5Y30          FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/current_val_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.854     1.981    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X5Y30          FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[4]/C
                         clock pessimism             -0.244     1.737    
    SLICE_X5Y30          FDCE (Remov_fdce_C_CLR)     -0.092     1.645    VGA/CHANGE_Rectangle_Height_1/current_val_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           2.525    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.880ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.045ns (4.934%)  route 0.867ns (95.066%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=33, routed)          0.601     2.214    MAINFSM/Clock/out[0]
    SLICE_X5Y28          LUT5 (Prop_lut5_I4_O)        0.045     2.259 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.266     2.525    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X5Y30          FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/current_val_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.854     1.981    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X5Y30          FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[5]/C
                         clock pessimism             -0.244     1.737    
    SLICE_X5Y30          FDCE (Remov_fdce_C_CLR)     -0.092     1.645    VGA/CHANGE_Rectangle_Height_1/current_val_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           2.525    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.895ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_4/current_val_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.045ns (4.826%)  route 0.887ns (95.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=33, routed)          0.601     2.214    MAINFSM/Clock/out[0]
    SLICE_X5Y28          LUT5 (Prop_lut5_I4_O)        0.045     2.259 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.287     2.546    VGA/CHANGE_Rectangle_Height_4/zero_i_reg
    SLICE_X5Y35          FDCE                                         f  VGA/CHANGE_Rectangle_Height_4/current_val_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.859     1.986    VGA/CHANGE_Rectangle_Height_4/clk_IBUF_BUFG
    SLICE_X5Y35          FDCE                                         r  VGA/CHANGE_Rectangle_Height_4/current_val_reg[6]/C
                         clock pessimism             -0.244     1.742    
    SLICE_X5Y35          FDCE (Remov_fdce_C_CLR)     -0.092     1.650    VGA/CHANGE_Rectangle_Height_4/current_val_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           2.546    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.895ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                            (clock source 'MAINFSM/FSM_STATE[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_4/current_val_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[0] rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.045ns (4.826%)  route 0.887ns (95.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[0] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MAINFSM/FSM_sequential_FSM_STATE_reg[0]/Q
                         net (fo=33, routed)          0.601     2.214    MAINFSM/Clock/out[0]
    SLICE_X5Y28          LUT5 (Prop_lut5_I4_O)        0.045     2.259 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.287     2.546    VGA/CHANGE_Rectangle_Height_4/zero_i_reg
    SLICE_X5Y35          FDCE                                         f  VGA/CHANGE_Rectangle_Height_4/current_val_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.859     1.986    VGA/CHANGE_Rectangle_Height_4/clk_IBUF_BUFG
    SLICE_X5Y35          FDCE                                         r  VGA/CHANGE_Rectangle_Height_4/current_val_reg[7]/C
                         clock pessimism             -0.244     1.742    
    SLICE_X5Y35          FDCE (Remov_fdce_C_CLR)     -0.092     1.650    VGA/CHANGE_Rectangle_Height_4/current_val_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           2.546    
  -------------------------------------------------------------------
                         slack                                  0.895    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  MAINFSM/FSM_STATE[1]
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.376ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.068ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.376ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/enable_Q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        2.607ns  (logic 0.124ns (4.757%)  route 2.483ns (95.243%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 10.606 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456    10.606 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=33, routed)          1.586    12.193    MAINFSM/Clock/out[1]
    SLICE_X5Y28          LUT5 (Prop_lut5_I3_O)        0.124    12.317 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.896    13.213    VGA/CHANGE_Rectangle_Height_2/zero_i_reg
    SLICE_X3Y30          FDCE                                         f  VGA/CHANGE_Rectangle_Height_2/enable_Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.508    14.849    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X3Y30          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/enable_Q_reg/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X3Y30          FDCE (Recov_fdce_C_CLR)     -0.405    14.589    VGA/CHANGE_Rectangle_Height_2/enable_Q_reg
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                         -13.213    
  -------------------------------------------------------------------
                         slack                                  1.376    

Slack (MET) :             1.462ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        2.607ns  (logic 0.124ns (4.757%)  route 2.483ns (95.243%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 10.606 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456    10.606 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=33, routed)          1.586    12.193    MAINFSM/Clock/out[1]
    SLICE_X5Y28          LUT5 (Prop_lut5_I3_O)        0.124    12.317 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.896    13.213    VGA/CHANGE_Rectangle_Height_2/zero_i_reg
    SLICE_X2Y30          FDCE                                         f  VGA/CHANGE_Rectangle_Height_2/current_val_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.508    14.849    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X2Y30          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[2]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X2Y30          FDCE (Recov_fdce_C_CLR)     -0.319    14.675    VGA/CHANGE_Rectangle_Height_2/current_val_reg[2]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                         -13.213    
  -------------------------------------------------------------------
                         slack                                  1.462    

Slack (MET) :             1.462ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        2.607ns  (logic 0.124ns (4.757%)  route 2.483ns (95.243%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 10.606 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456    10.606 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=33, routed)          1.586    12.193    MAINFSM/Clock/out[1]
    SLICE_X5Y28          LUT5 (Prop_lut5_I3_O)        0.124    12.317 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.896    13.213    VGA/CHANGE_Rectangle_Height_2/zero_i_reg
    SLICE_X2Y30          FDCE                                         f  VGA/CHANGE_Rectangle_Height_2/current_val_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.508    14.849    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X2Y30          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[3]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X2Y30          FDCE (Recov_fdce_C_CLR)     -0.319    14.675    VGA/CHANGE_Rectangle_Height_2/current_val_reg[3]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                         -13.213    
  -------------------------------------------------------------------
                         slack                                  1.462    

Slack (MET) :             1.462ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        2.607ns  (logic 0.124ns (4.757%)  route 2.483ns (95.243%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 10.606 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456    10.606 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=33, routed)          1.586    12.193    MAINFSM/Clock/out[1]
    SLICE_X5Y28          LUT5 (Prop_lut5_I3_O)        0.124    12.317 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.896    13.213    VGA/CHANGE_Rectangle_Height_2/zero_i_reg
    SLICE_X2Y30          FDCE                                         f  VGA/CHANGE_Rectangle_Height_2/current_val_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.508    14.849    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X2Y30          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[4]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X2Y30          FDCE (Recov_fdce_C_CLR)     -0.319    14.675    VGA/CHANGE_Rectangle_Height_2/current_val_reg[4]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                         -13.213    
  -------------------------------------------------------------------
                         slack                                  1.462    

Slack (MET) :             1.462ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        2.607ns  (logic 0.124ns (4.757%)  route 2.483ns (95.243%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 10.606 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456    10.606 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=33, routed)          1.586    12.193    MAINFSM/Clock/out[1]
    SLICE_X5Y28          LUT5 (Prop_lut5_I3_O)        0.124    12.317 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.896    13.213    VGA/CHANGE_Rectangle_Height_2/zero_i_reg
    SLICE_X2Y30          FDCE                                         f  VGA/CHANGE_Rectangle_Height_2/current_val_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.508    14.849    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X2Y30          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[5]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X2Y30          FDCE (Recov_fdce_C_CLR)     -0.319    14.675    VGA/CHANGE_Rectangle_Height_2/current_val_reg[5]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                         -13.213    
  -------------------------------------------------------------------
                         slack                                  1.462    

Slack (MET) :             1.494ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_3/current_val_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        2.493ns  (logic 0.124ns (4.975%)  route 2.369ns (95.025%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 10.606 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456    10.606 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=33, routed)          1.586    12.193    MAINFSM/Clock/out[1]
    SLICE_X5Y28          LUT5 (Prop_lut5_I3_O)        0.124    12.317 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.782    13.099    VGA/CHANGE_Rectangle_Height_3/zero_i_reg
    SLICE_X0Y33          FDCE                                         f  VGA/CHANGE_Rectangle_Height_3/current_val_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.512    14.853    VGA/CHANGE_Rectangle_Height_3/clk_IBUF_BUFG
    SLICE_X0Y33          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/current_val_reg[2]/C
                         clock pessimism              0.180    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X0Y33          FDCE (Recov_fdce_C_CLR)     -0.405    14.593    VGA/CHANGE_Rectangle_Height_3/current_val_reg[2]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -13.099    
  -------------------------------------------------------------------
                         slack                                  1.494    

Slack (MET) :             1.494ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_3/current_val_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        2.493ns  (logic 0.124ns (4.975%)  route 2.369ns (95.025%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 10.606 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456    10.606 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=33, routed)          1.586    12.193    MAINFSM/Clock/out[1]
    SLICE_X5Y28          LUT5 (Prop_lut5_I3_O)        0.124    12.317 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.782    13.099    VGA/CHANGE_Rectangle_Height_3/zero_i_reg
    SLICE_X0Y33          FDCE                                         f  VGA/CHANGE_Rectangle_Height_3/current_val_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.512    14.853    VGA/CHANGE_Rectangle_Height_3/clk_IBUF_BUFG
    SLICE_X0Y33          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/current_val_reg[3]/C
                         clock pessimism              0.180    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X0Y33          FDCE (Recov_fdce_C_CLR)     -0.405    14.593    VGA/CHANGE_Rectangle_Height_3/current_val_reg[3]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -13.099    
  -------------------------------------------------------------------
                         slack                                  1.494    

Slack (MET) :             1.494ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_3/current_val_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        2.493ns  (logic 0.124ns (4.975%)  route 2.369ns (95.025%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 10.606 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456    10.606 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=33, routed)          1.586    12.193    MAINFSM/Clock/out[1]
    SLICE_X5Y28          LUT5 (Prop_lut5_I3_O)        0.124    12.317 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.782    13.099    VGA/CHANGE_Rectangle_Height_3/zero_i_reg
    SLICE_X0Y33          FDCE                                         f  VGA/CHANGE_Rectangle_Height_3/current_val_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.512    14.853    VGA/CHANGE_Rectangle_Height_3/clk_IBUF_BUFG
    SLICE_X0Y33          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/current_val_reg[4]/C
                         clock pessimism              0.180    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X0Y33          FDCE (Recov_fdce_C_CLR)     -0.405    14.593    VGA/CHANGE_Rectangle_Height_3/current_val_reg[4]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -13.099    
  -------------------------------------------------------------------
                         slack                                  1.494    

Slack (MET) :             1.494ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_3/current_val_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        2.493ns  (logic 0.124ns (4.975%)  route 2.369ns (95.025%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 10.606 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456    10.606 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=33, routed)          1.586    12.193    MAINFSM/Clock/out[1]
    SLICE_X5Y28          LUT5 (Prop_lut5_I3_O)        0.124    12.317 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.782    13.099    VGA/CHANGE_Rectangle_Height_3/zero_i_reg
    SLICE_X0Y33          FDCE                                         f  VGA/CHANGE_Rectangle_Height_3/current_val_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.512    14.853    VGA/CHANGE_Rectangle_Height_3/clk_IBUF_BUFG
    SLICE_X0Y33          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/current_val_reg[5]/C
                         clock pessimism              0.180    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X0Y33          FDCE (Recov_fdce_C_CLR)     -0.405    14.593    VGA/CHANGE_Rectangle_Height_3/current_val_reg[5]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -13.099    
  -------------------------------------------------------------------
                         slack                                  1.494    

Slack (MET) :             1.498ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        2.571ns  (logic 0.124ns (4.822%)  route 2.447ns (95.178%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 10.606 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.629    10.150    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.456    10.606 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=33, routed)          1.586    12.193    MAINFSM/Clock/out[1]
    SLICE_X5Y28          LUT5 (Prop_lut5_I3_O)        0.124    12.317 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.861    13.178    VGA/CHANGE_Rectangle_Height_2/zero_i_reg
    SLICE_X2Y31          FDCE                                         f  VGA/CHANGE_Rectangle_Height_2/current_val_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.509    14.850    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X2Y31          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[6]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X2Y31          FDCE (Recov_fdce_C_CLR)     -0.319    14.676    VGA/CHANGE_Rectangle_Height_2/current_val_reg[6]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                         -13.178    
  -------------------------------------------------------------------
                         slack                                  1.498    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.068ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[8]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.045ns (4.189%)  route 1.029ns (95.811%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=33, routed)          0.791     2.404    MAINFSM/Delayer/out[1]
    SLICE_X10Y13         LUT4 (Prop_lut4_I1_O)        0.045     2.449 f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.238     2.687    MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1_n_0
    SLICE_X13Y13         FDPE                                         f  MAINFSM/Delayer/PRNGNumber_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.831     1.958    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X13Y13         FDPE                                         r  MAINFSM/Delayer/PRNGNumber_reg[8]_P/C
                         clock pessimism             -0.244     1.714    
    SLICE_X13Y13         FDPE (Remov_fdpe_C_PRE)     -0.095     1.619    MAINFSM/Delayer/PRNGNumber_reg[8]_P
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           2.687    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.233ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.045ns (3.550%)  route 1.222ns (96.450%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=33, routed)          0.938     2.552    MAINFSM/Delayer/out[1]
    SLICE_X10Y14         LUT4 (Prop_lut4_I2_O)        0.045     2.597 f  MAINFSM/Delayer/PRNGNumber[15]_i_2/O
                         net (fo=2, routed)           0.284     2.881    MAINFSM/Delayer/PRNGNumber[15]_i_2_n_0
    SLICE_X10Y14         FDCE                                         f  MAINFSM/Delayer/PRNGNumber_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.831     1.958    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X10Y14         FDCE                                         r  MAINFSM/Delayer/PRNGNumber_reg[15]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X10Y14         FDCE (Remov_fdce_C_CLR)     -0.067     1.647    MAINFSM/Delayer/PRNGNumber_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           2.881    
  -------------------------------------------------------------------
                         slack                                  1.233    

Slack (MET) :             1.233ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/prngdelay_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.045ns (3.550%)  route 1.222ns (96.450%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.589     1.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=33, routed)          0.938     2.552    MAINFSM/Delayer/out[1]
    SLICE_X10Y14         LUT4 (Prop_lut4_I2_O)        0.045     2.597 f  MAINFSM/Delayer/PRNGNumber[15]_i_2/O
                         net (fo=2, routed)           0.284     2.881    MAINFSM/Delayer/PRNGNumber[15]_i_2_n_0
    SLICE_X10Y14         FDCE                                         f  MAINFSM/Delayer/prngdelay_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.831     1.958    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X10Y14         FDCE                                         r  MAINFSM/Delayer/prngdelay_reg/C
                         clock pessimism             -0.244     1.714    
    SLICE_X10Y14         FDCE (Remov_fdce_C_CLR)     -0.067     1.647    MAINFSM/Delayer/prngdelay_reg
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           2.881    
  -------------------------------------------------------------------
                         slack                                  1.233    

Slack (MET) :             5.882ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_4/current_val_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        0.953ns  (logic 0.045ns (4.722%)  route 0.908ns (95.278%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.613ns = ( 6.613 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.589     6.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     6.613 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=33, routed)          0.674     7.288    MAINFSM/Clock/out[1]
    SLICE_X5Y28          LUT5 (Prop_lut5_I3_O)        0.045     7.333 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.233     7.566    VGA/CHANGE_Rectangle_Height_4/zero_i_reg
    SLICE_X5Y34          FDCE                                         f  VGA/CHANGE_Rectangle_Height_4/current_val_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.858     1.985    VGA/CHANGE_Rectangle_Height_4/clk_IBUF_BUFG
    SLICE_X5Y34          FDCE                                         r  VGA/CHANGE_Rectangle_Height_4/current_val_reg[2]/C
                         clock pessimism             -0.244     1.741    
                         clock uncertainty            0.035     1.776    
    SLICE_X5Y34          FDCE (Remov_fdce_C_CLR)     -0.092     1.684    VGA/CHANGE_Rectangle_Height_4/current_val_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           7.566    
  -------------------------------------------------------------------
                         slack                                  5.882    

Slack (MET) :             5.882ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_4/current_val_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        0.953ns  (logic 0.045ns (4.722%)  route 0.908ns (95.278%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.613ns = ( 6.613 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.589     6.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     6.613 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=33, routed)          0.674     7.288    MAINFSM/Clock/out[1]
    SLICE_X5Y28          LUT5 (Prop_lut5_I3_O)        0.045     7.333 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.233     7.566    VGA/CHANGE_Rectangle_Height_4/zero_i_reg
    SLICE_X5Y34          FDCE                                         f  VGA/CHANGE_Rectangle_Height_4/current_val_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.858     1.985    VGA/CHANGE_Rectangle_Height_4/clk_IBUF_BUFG
    SLICE_X5Y34          FDCE                                         r  VGA/CHANGE_Rectangle_Height_4/current_val_reg[3]/C
                         clock pessimism             -0.244     1.741    
                         clock uncertainty            0.035     1.776    
    SLICE_X5Y34          FDCE (Remov_fdce_C_CLR)     -0.092     1.684    VGA/CHANGE_Rectangle_Height_4/current_val_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           7.566    
  -------------------------------------------------------------------
                         slack                                  5.882    

Slack (MET) :             5.882ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_4/current_val_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        0.953ns  (logic 0.045ns (4.722%)  route 0.908ns (95.278%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.613ns = ( 6.613 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.589     6.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     6.613 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=33, routed)          0.674     7.288    MAINFSM/Clock/out[1]
    SLICE_X5Y28          LUT5 (Prop_lut5_I3_O)        0.045     7.333 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.233     7.566    VGA/CHANGE_Rectangle_Height_4/zero_i_reg
    SLICE_X5Y34          FDCE                                         f  VGA/CHANGE_Rectangle_Height_4/current_val_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.858     1.985    VGA/CHANGE_Rectangle_Height_4/clk_IBUF_BUFG
    SLICE_X5Y34          FDCE                                         r  VGA/CHANGE_Rectangle_Height_4/current_val_reg[4]/C
                         clock pessimism             -0.244     1.741    
                         clock uncertainty            0.035     1.776    
    SLICE_X5Y34          FDCE (Remov_fdce_C_CLR)     -0.092     1.684    VGA/CHANGE_Rectangle_Height_4/current_val_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           7.566    
  -------------------------------------------------------------------
                         slack                                  5.882    

Slack (MET) :             5.882ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_4/current_val_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        0.953ns  (logic 0.045ns (4.722%)  route 0.908ns (95.278%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.613ns = ( 6.613 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.589     6.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     6.613 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=33, routed)          0.674     7.288    MAINFSM/Clock/out[1]
    SLICE_X5Y28          LUT5 (Prop_lut5_I3_O)        0.045     7.333 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.233     7.566    VGA/CHANGE_Rectangle_Height_4/zero_i_reg
    SLICE_X5Y34          FDCE                                         f  VGA/CHANGE_Rectangle_Height_4/current_val_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.858     1.985    VGA/CHANGE_Rectangle_Height_4/clk_IBUF_BUFG
    SLICE_X5Y34          FDCE                                         r  VGA/CHANGE_Rectangle_Height_4/current_val_reg[5]/C
                         clock pessimism             -0.244     1.741    
                         clock uncertainty            0.035     1.776    
    SLICE_X5Y34          FDCE (Remov_fdce_C_CLR)     -0.092     1.684    VGA/CHANGE_Rectangle_Height_4/current_val_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           7.566    
  -------------------------------------------------------------------
                         slack                                  5.882    

Slack (MET) :             5.918ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        0.986ns  (logic 0.045ns (4.565%)  route 0.941ns (95.435%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.613ns = ( 6.613 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.589     6.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     6.613 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=33, routed)          0.674     7.288    MAINFSM/Clock/out[1]
    SLICE_X5Y28          LUT5 (Prop_lut5_I3_O)        0.045     7.333 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.266     7.599    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X5Y30          FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/current_val_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.854     1.981    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X5Y30          FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[2]/C
                         clock pessimism             -0.244     1.737    
                         clock uncertainty            0.035     1.772    
    SLICE_X5Y30          FDCE (Remov_fdce_C_CLR)     -0.092     1.680    VGA/CHANGE_Rectangle_Height_1/current_val_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           7.599    
  -------------------------------------------------------------------
                         slack                                  5.918    

Slack (MET) :             5.918ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        0.986ns  (logic 0.045ns (4.565%)  route 0.941ns (95.435%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.613ns = ( 6.613 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.589     6.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     6.613 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=33, routed)          0.674     7.288    MAINFSM/Clock/out[1]
    SLICE_X5Y28          LUT5 (Prop_lut5_I3_O)        0.045     7.333 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.266     7.599    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X5Y30          FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/current_val_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.854     1.981    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X5Y30          FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[3]/C
                         clock pessimism             -0.244     1.737    
                         clock uncertainty            0.035     1.772    
    SLICE_X5Y30          FDCE (Remov_fdce_C_CLR)     -0.092     1.680    VGA/CHANGE_Rectangle_Height_1/current_val_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           7.599    
  -------------------------------------------------------------------
                         slack                                  5.918    

Slack (MET) :             5.918ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                            (clock source 'MAINFSM/FSM_STATE[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[1] fall@5.000ns)
  Data Path Delay:        0.986ns  (logic 0.045ns (4.565%)  route 0.941ns (95.435%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.613ns = ( 6.613 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[1] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.589     6.472    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     6.613 f  MAINFSM/FSM_sequential_FSM_STATE_reg[1]/Q
                         net (fo=33, routed)          0.674     7.288    MAINFSM/Clock/out[1]
    SLICE_X5Y28          LUT5 (Prop_lut5_I3_O)        0.045     7.333 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.266     7.599    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X5Y30          FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/current_val_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.854     1.981    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X5Y30          FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[4]/C
                         clock pessimism             -0.244     1.737    
                         clock uncertainty            0.035     1.772    
    SLICE_X5Y30          FDCE (Remov_fdce_C_CLR)     -0.092     1.680    VGA/CHANGE_Rectangle_Height_1/current_val_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           7.599    
  -------------------------------------------------------------------
                         slack                                  5.918    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  MAINFSM/FSM_STATE[2]
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.625ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.757ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.625ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/enable_Q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        2.361ns  (logic 0.124ns (5.251%)  route 2.237ns (94.749%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.602ns = ( 10.602 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.625    10.146    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.456    10.602 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=32, routed)          1.341    11.943    MAINFSM/Clock/out[2]
    SLICE_X5Y28          LUT5 (Prop_lut5_I2_O)        0.124    12.067 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.896    12.964    VGA/CHANGE_Rectangle_Height_2/zero_i_reg
    SLICE_X3Y30          FDCE                                         f  VGA/CHANGE_Rectangle_Height_2/enable_Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.508    14.849    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X3Y30          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/enable_Q_reg/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X3Y30          FDCE (Recov_fdce_C_CLR)     -0.405    14.589    VGA/CHANGE_Rectangle_Height_2/enable_Q_reg
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                         -12.964    
  -------------------------------------------------------------------
                         slack                                  1.625    

Slack (MET) :             1.711ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        2.361ns  (logic 0.124ns (5.251%)  route 2.237ns (94.749%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.602ns = ( 10.602 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.625    10.146    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.456    10.602 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=32, routed)          1.341    11.943    MAINFSM/Clock/out[2]
    SLICE_X5Y28          LUT5 (Prop_lut5_I2_O)        0.124    12.067 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.896    12.964    VGA/CHANGE_Rectangle_Height_2/zero_i_reg
    SLICE_X2Y30          FDCE                                         f  VGA/CHANGE_Rectangle_Height_2/current_val_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.508    14.849    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X2Y30          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[2]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X2Y30          FDCE (Recov_fdce_C_CLR)     -0.319    14.675    VGA/CHANGE_Rectangle_Height_2/current_val_reg[2]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                         -12.964    
  -------------------------------------------------------------------
                         slack                                  1.711    

Slack (MET) :             1.711ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        2.361ns  (logic 0.124ns (5.251%)  route 2.237ns (94.749%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.602ns = ( 10.602 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.625    10.146    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.456    10.602 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=32, routed)          1.341    11.943    MAINFSM/Clock/out[2]
    SLICE_X5Y28          LUT5 (Prop_lut5_I2_O)        0.124    12.067 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.896    12.964    VGA/CHANGE_Rectangle_Height_2/zero_i_reg
    SLICE_X2Y30          FDCE                                         f  VGA/CHANGE_Rectangle_Height_2/current_val_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.508    14.849    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X2Y30          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[3]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X2Y30          FDCE (Recov_fdce_C_CLR)     -0.319    14.675    VGA/CHANGE_Rectangle_Height_2/current_val_reg[3]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                         -12.964    
  -------------------------------------------------------------------
                         slack                                  1.711    

Slack (MET) :             1.711ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        2.361ns  (logic 0.124ns (5.251%)  route 2.237ns (94.749%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.602ns = ( 10.602 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.625    10.146    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.456    10.602 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=32, routed)          1.341    11.943    MAINFSM/Clock/out[2]
    SLICE_X5Y28          LUT5 (Prop_lut5_I2_O)        0.124    12.067 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.896    12.964    VGA/CHANGE_Rectangle_Height_2/zero_i_reg
    SLICE_X2Y30          FDCE                                         f  VGA/CHANGE_Rectangle_Height_2/current_val_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.508    14.849    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X2Y30          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[4]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X2Y30          FDCE (Recov_fdce_C_CLR)     -0.319    14.675    VGA/CHANGE_Rectangle_Height_2/current_val_reg[4]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                         -12.964    
  -------------------------------------------------------------------
                         slack                                  1.711    

Slack (MET) :             1.711ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        2.361ns  (logic 0.124ns (5.251%)  route 2.237ns (94.749%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.602ns = ( 10.602 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.625    10.146    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.456    10.602 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=32, routed)          1.341    11.943    MAINFSM/Clock/out[2]
    SLICE_X5Y28          LUT5 (Prop_lut5_I2_O)        0.124    12.067 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.896    12.964    VGA/CHANGE_Rectangle_Height_2/zero_i_reg
    SLICE_X2Y30          FDCE                                         f  VGA/CHANGE_Rectangle_Height_2/current_val_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.508    14.849    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X2Y30          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[5]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X2Y30          FDCE (Recov_fdce_C_CLR)     -0.319    14.675    VGA/CHANGE_Rectangle_Height_2/current_val_reg[5]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                         -12.964    
  -------------------------------------------------------------------
                         slack                                  1.711    

Slack (MET) :             1.743ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_3/current_val_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        2.247ns  (logic 0.124ns (5.518%)  route 2.123ns (94.482%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.602ns = ( 10.602 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.625    10.146    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.456    10.602 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=32, routed)          1.341    11.943    MAINFSM/Clock/out[2]
    SLICE_X5Y28          LUT5 (Prop_lut5_I2_O)        0.124    12.067 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.782    12.850    VGA/CHANGE_Rectangle_Height_3/zero_i_reg
    SLICE_X0Y33          FDCE                                         f  VGA/CHANGE_Rectangle_Height_3/current_val_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.512    14.853    VGA/CHANGE_Rectangle_Height_3/clk_IBUF_BUFG
    SLICE_X0Y33          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/current_val_reg[2]/C
                         clock pessimism              0.180    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X0Y33          FDCE (Recov_fdce_C_CLR)     -0.405    14.593    VGA/CHANGE_Rectangle_Height_3/current_val_reg[2]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -12.850    
  -------------------------------------------------------------------
                         slack                                  1.743    

Slack (MET) :             1.743ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_3/current_val_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        2.247ns  (logic 0.124ns (5.518%)  route 2.123ns (94.482%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.602ns = ( 10.602 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.625    10.146    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.456    10.602 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=32, routed)          1.341    11.943    MAINFSM/Clock/out[2]
    SLICE_X5Y28          LUT5 (Prop_lut5_I2_O)        0.124    12.067 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.782    12.850    VGA/CHANGE_Rectangle_Height_3/zero_i_reg
    SLICE_X0Y33          FDCE                                         f  VGA/CHANGE_Rectangle_Height_3/current_val_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.512    14.853    VGA/CHANGE_Rectangle_Height_3/clk_IBUF_BUFG
    SLICE_X0Y33          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/current_val_reg[3]/C
                         clock pessimism              0.180    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X0Y33          FDCE (Recov_fdce_C_CLR)     -0.405    14.593    VGA/CHANGE_Rectangle_Height_3/current_val_reg[3]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -12.850    
  -------------------------------------------------------------------
                         slack                                  1.743    

Slack (MET) :             1.743ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_3/current_val_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        2.247ns  (logic 0.124ns (5.518%)  route 2.123ns (94.482%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.602ns = ( 10.602 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.625    10.146    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.456    10.602 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=32, routed)          1.341    11.943    MAINFSM/Clock/out[2]
    SLICE_X5Y28          LUT5 (Prop_lut5_I2_O)        0.124    12.067 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.782    12.850    VGA/CHANGE_Rectangle_Height_3/zero_i_reg
    SLICE_X0Y33          FDCE                                         f  VGA/CHANGE_Rectangle_Height_3/current_val_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.512    14.853    VGA/CHANGE_Rectangle_Height_3/clk_IBUF_BUFG
    SLICE_X0Y33          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/current_val_reg[4]/C
                         clock pessimism              0.180    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X0Y33          FDCE (Recov_fdce_C_CLR)     -0.405    14.593    VGA/CHANGE_Rectangle_Height_3/current_val_reg[4]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -12.850    
  -------------------------------------------------------------------
                         slack                                  1.743    

Slack (MET) :             1.743ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_3/current_val_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        2.247ns  (logic 0.124ns (5.518%)  route 2.123ns (94.482%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.602ns = ( 10.602 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.625    10.146    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.456    10.602 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=32, routed)          1.341    11.943    MAINFSM/Clock/out[2]
    SLICE_X5Y28          LUT5 (Prop_lut5_I2_O)        0.124    12.067 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.782    12.850    VGA/CHANGE_Rectangle_Height_3/zero_i_reg
    SLICE_X0Y33          FDCE                                         f  VGA/CHANGE_Rectangle_Height_3/current_val_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.512    14.853    VGA/CHANGE_Rectangle_Height_3/clk_IBUF_BUFG
    SLICE_X0Y33          FDCE                                         r  VGA/CHANGE_Rectangle_Height_3/current_val_reg[5]/C
                         clock pessimism              0.180    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X0Y33          FDCE (Recov_fdce_C_CLR)     -0.405    14.593    VGA/CHANGE_Rectangle_Height_3/current_val_reg[5]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -12.850    
  -------------------------------------------------------------------
                         slack                                  1.743    

Slack (MET) :             1.748ns  (required time - arrival time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_2/current_val_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        2.326ns  (logic 0.124ns (5.331%)  route 2.202ns (94.669%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.602ns = ( 10.602 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.625    10.146    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.456    10.602 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=32, routed)          1.341    11.943    MAINFSM/Clock/out[2]
    SLICE_X5Y28          LUT5 (Prop_lut5_I2_O)        0.124    12.067 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.861    12.928    VGA/CHANGE_Rectangle_Height_2/zero_i_reg
    SLICE_X2Y31          FDCE                                         f  VGA/CHANGE_Rectangle_Height_2/current_val_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.509    14.850    VGA/CHANGE_Rectangle_Height_2/clk_IBUF_BUFG
    SLICE_X2Y31          FDCE                                         r  VGA/CHANGE_Rectangle_Height_2/current_val_reg[6]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X2Y31          FDCE (Recov_fdce_C_CLR)     -0.319    14.676    VGA/CHANGE_Rectangle_Height_2/current_val_reg[6]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                         -12.928    
  -------------------------------------------------------------------
                         slack                                  1.748    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.757ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.045ns (5.670%)  route 0.749ns (94.330%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.586     1.469    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=32, routed)          0.465     2.075    MAINFSM/Delayer/out[2]
    SLICE_X10Y14         LUT4 (Prop_lut4_I1_O)        0.045     2.120 f  MAINFSM/Delayer/PRNGNumber[15]_i_2/O
                         net (fo=2, routed)           0.284     2.404    MAINFSM/Delayer/PRNGNumber[15]_i_2_n_0
    SLICE_X10Y14         FDCE                                         f  MAINFSM/Delayer/PRNGNumber_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.831     1.958    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X10Y14         FDCE                                         r  MAINFSM/Delayer/PRNGNumber_reg[15]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X10Y14         FDCE (Remov_fdce_C_CLR)     -0.067     1.647    MAINFSM/Delayer/PRNGNumber_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.757ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/prngdelay_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.045ns (5.670%)  route 0.749ns (94.330%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.586     1.469    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=32, routed)          0.465     2.075    MAINFSM/Delayer/out[2]
    SLICE_X10Y14         LUT4 (Prop_lut4_I1_O)        0.045     2.120 f  MAINFSM/Delayer/PRNGNumber[15]_i_2/O
                         net (fo=2, routed)           0.284     2.404    MAINFSM/Delayer/PRNGNumber[15]_i_2_n_0
    SLICE_X10Y14         FDCE                                         f  MAINFSM/Delayer/prngdelay_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.831     1.958    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X10Y14         FDCE                                         r  MAINFSM/Delayer/prngdelay_reg/C
                         clock pessimism             -0.244     1.714    
    SLICE_X10Y14         FDCE (Remov_fdce_C_CLR)     -0.067     1.647    MAINFSM/Delayer/prngdelay_reg
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.970ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAINFSM/Delayer/PRNGNumber_reg[8]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.045ns (4.597%)  route 0.934ns (95.403%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.586     1.469    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=32, routed)          0.696     2.306    MAINFSM/Delayer/out[2]
    SLICE_X10Y13         LUT4 (Prop_lut4_I0_O)        0.045     2.351 f  MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.238     2.589    MAINFSM/Delayer/PRNGNumber_reg[8]_LDC_i_1_n_0
    SLICE_X13Y13         FDPE                                         f  MAINFSM/Delayer/PRNGNumber_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.831     1.958    MAINFSM/Delayer/clk_IBUF_BUFG
    SLICE_X13Y13         FDPE                                         r  MAINFSM/Delayer/PRNGNumber_reg[8]_P/C
                         clock pessimism             -0.244     1.714    
    SLICE_X13Y13         FDPE (Remov_fdpe_C_PRE)     -0.095     1.619    MAINFSM/Delayer/PRNGNumber_reg[8]_P
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           2.589    
  -------------------------------------------------------------------
                         slack                                  0.970    

Slack (MET) :             5.820ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_4/current_val_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        0.895ns  (logic 0.045ns (5.030%)  route 0.850ns (94.970%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.610ns = ( 6.610 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.586     6.469    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.141     6.610 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=32, routed)          0.616     7.226    MAINFSM/Clock/out[2]
    SLICE_X5Y28          LUT5 (Prop_lut5_I2_O)        0.045     7.271 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.233     7.505    VGA/CHANGE_Rectangle_Height_4/zero_i_reg
    SLICE_X5Y34          FDCE                                         f  VGA/CHANGE_Rectangle_Height_4/current_val_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.858     1.985    VGA/CHANGE_Rectangle_Height_4/clk_IBUF_BUFG
    SLICE_X5Y34          FDCE                                         r  VGA/CHANGE_Rectangle_Height_4/current_val_reg[2]/C
                         clock pessimism             -0.244     1.741    
                         clock uncertainty            0.035     1.776    
    SLICE_X5Y34          FDCE (Remov_fdce_C_CLR)     -0.092     1.684    VGA/CHANGE_Rectangle_Height_4/current_val_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           7.505    
  -------------------------------------------------------------------
                         slack                                  5.820    

Slack (MET) :             5.820ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_4/current_val_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        0.895ns  (logic 0.045ns (5.030%)  route 0.850ns (94.970%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.610ns = ( 6.610 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.586     6.469    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.141     6.610 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=32, routed)          0.616     7.226    MAINFSM/Clock/out[2]
    SLICE_X5Y28          LUT5 (Prop_lut5_I2_O)        0.045     7.271 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.233     7.505    VGA/CHANGE_Rectangle_Height_4/zero_i_reg
    SLICE_X5Y34          FDCE                                         f  VGA/CHANGE_Rectangle_Height_4/current_val_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.858     1.985    VGA/CHANGE_Rectangle_Height_4/clk_IBUF_BUFG
    SLICE_X5Y34          FDCE                                         r  VGA/CHANGE_Rectangle_Height_4/current_val_reg[3]/C
                         clock pessimism             -0.244     1.741    
                         clock uncertainty            0.035     1.776    
    SLICE_X5Y34          FDCE (Remov_fdce_C_CLR)     -0.092     1.684    VGA/CHANGE_Rectangle_Height_4/current_val_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           7.505    
  -------------------------------------------------------------------
                         slack                                  5.820    

Slack (MET) :             5.820ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_4/current_val_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        0.895ns  (logic 0.045ns (5.030%)  route 0.850ns (94.970%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.610ns = ( 6.610 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.586     6.469    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.141     6.610 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=32, routed)          0.616     7.226    MAINFSM/Clock/out[2]
    SLICE_X5Y28          LUT5 (Prop_lut5_I2_O)        0.045     7.271 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.233     7.505    VGA/CHANGE_Rectangle_Height_4/zero_i_reg
    SLICE_X5Y34          FDCE                                         f  VGA/CHANGE_Rectangle_Height_4/current_val_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.858     1.985    VGA/CHANGE_Rectangle_Height_4/clk_IBUF_BUFG
    SLICE_X5Y34          FDCE                                         r  VGA/CHANGE_Rectangle_Height_4/current_val_reg[4]/C
                         clock pessimism             -0.244     1.741    
                         clock uncertainty            0.035     1.776    
    SLICE_X5Y34          FDCE (Remov_fdce_C_CLR)     -0.092     1.684    VGA/CHANGE_Rectangle_Height_4/current_val_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           7.505    
  -------------------------------------------------------------------
                         slack                                  5.820    

Slack (MET) :             5.820ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_4/current_val_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        0.895ns  (logic 0.045ns (5.030%)  route 0.850ns (94.970%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.610ns = ( 6.610 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.586     6.469    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.141     6.610 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=32, routed)          0.616     7.226    MAINFSM/Clock/out[2]
    SLICE_X5Y28          LUT5 (Prop_lut5_I2_O)        0.045     7.271 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.233     7.505    VGA/CHANGE_Rectangle_Height_4/zero_i_reg
    SLICE_X5Y34          FDCE                                         f  VGA/CHANGE_Rectangle_Height_4/current_val_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.858     1.985    VGA/CHANGE_Rectangle_Height_4/clk_IBUF_BUFG
    SLICE_X5Y34          FDCE                                         r  VGA/CHANGE_Rectangle_Height_4/current_val_reg[5]/C
                         clock pessimism             -0.244     1.741    
                         clock uncertainty            0.035     1.776    
    SLICE_X5Y34          FDCE (Remov_fdce_C_CLR)     -0.092     1.684    VGA/CHANGE_Rectangle_Height_4/current_val_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           7.505    
  -------------------------------------------------------------------
                         slack                                  5.820    

Slack (MET) :             5.857ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        0.928ns  (logic 0.045ns (4.852%)  route 0.883ns (95.148%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.610ns = ( 6.610 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.586     6.469    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.141     6.610 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=32, routed)          0.616     7.226    MAINFSM/Clock/out[2]
    SLICE_X5Y28          LUT5 (Prop_lut5_I2_O)        0.045     7.271 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.266     7.538    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X5Y30          FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/current_val_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.854     1.981    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X5Y30          FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[2]/C
                         clock pessimism             -0.244     1.737    
                         clock uncertainty            0.035     1.772    
    SLICE_X5Y30          FDCE (Remov_fdce_C_CLR)     -0.092     1.680    VGA/CHANGE_Rectangle_Height_1/current_val_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           7.538    
  -------------------------------------------------------------------
                         slack                                  5.857    

Slack (MET) :             5.857ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        0.928ns  (logic 0.045ns (4.852%)  route 0.883ns (95.148%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.610ns = ( 6.610 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.586     6.469    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.141     6.610 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=32, routed)          0.616     7.226    MAINFSM/Clock/out[2]
    SLICE_X5Y28          LUT5 (Prop_lut5_I2_O)        0.045     7.271 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.266     7.538    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X5Y30          FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/current_val_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.854     1.981    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X5Y30          FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[3]/C
                         clock pessimism             -0.244     1.737    
                         clock uncertainty            0.035     1.772    
    SLICE_X5Y30          FDCE (Remov_fdce_C_CLR)     -0.092     1.680    VGA/CHANGE_Rectangle_Height_1/current_val_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           7.538    
  -------------------------------------------------------------------
                         slack                                  5.857    

Slack (MET) :             5.857ns  (arrival time - required time)
  Source:                 MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                            (clock source 'MAINFSM/FSM_STATE[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/CHANGE_Rectangle_Height_1/current_val_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - MAINFSM/FSM_STATE[2] fall@5.000ns)
  Data Path Delay:        0.928ns  (logic 0.045ns (4.852%)  route 0.883ns (95.148%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.610ns = ( 6.610 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MAINFSM/FSM_STATE[2] fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.586     6.469    MAINFSM/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.141     6.610 f  MAINFSM/FSM_sequential_FSM_STATE_reg[2]/Q
                         net (fo=32, routed)          0.616     7.226    MAINFSM/Clock/out[2]
    SLICE_X5Y28          LUT5 (Prop_lut5_I2_O)        0.045     7.271 f  MAINFSM/Clock/enable_Q_i_2__1/O
                         net (fo=40, routed)          0.266     7.538    VGA/CHANGE_Rectangle_Height_1/zero_i_reg
    SLICE_X5Y30          FDCE                                         f  VGA/CHANGE_Rectangle_Height_1/current_val_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.854     1.981    VGA/CHANGE_Rectangle_Height_1/clk_IBUF_BUFG
    SLICE_X5Y30          FDCE                                         r  VGA/CHANGE_Rectangle_Height_1/current_val_reg[4]/C
                         clock pessimism             -0.244     1.737    
                         clock uncertainty            0.035     1.772    
    SLICE_X5Y30          FDCE (Remov_fdce_C_CLR)     -0.092     1.680    VGA/CHANGE_Rectangle_Height_1/current_val_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           7.538    
  -------------------------------------------------------------------
                         slack                                  5.857    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.428ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.428ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA_SYNC/current_ver_pos_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.920ns  (logic 1.464ns (21.153%)  route 5.456ns (78.847%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 f  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 f  reset_IBUF_inst/O
                         net (fo=481, routed)         5.456    13.920    VGA/VGA_SYNC/reset_IBUF
    SLICE_X29Y46         FDCE                                         f  VGA/VGA_SYNC/current_ver_pos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.447    14.788    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X29Y46         FDCE                                         r  VGA/VGA_SYNC/current_ver_pos_reg[2]/C
                         clock pessimism              0.000    14.788    
                         clock uncertainty           -0.035    14.753    
    SLICE_X29Y46         FDCE (Recov_fdce_C_CLR)     -0.405    14.348    VGA/VGA_SYNC/current_ver_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         14.348    
                         arrival time                         -13.920    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA_SYNC/current_ver_pos_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.920ns  (logic 1.464ns (21.153%)  route 5.456ns (78.847%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 f  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 f  reset_IBUF_inst/O
                         net (fo=481, routed)         5.456    13.920    VGA/VGA_SYNC/reset_IBUF
    SLICE_X29Y46         FDCE                                         f  VGA/VGA_SYNC/current_ver_pos_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.447    14.788    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X29Y46         FDCE                                         r  VGA/VGA_SYNC/current_ver_pos_reg[3]/C
                         clock pessimism              0.000    14.788    
                         clock uncertainty           -0.035    14.753    
    SLICE_X29Y46         FDCE (Recov_fdce_C_CLR)     -0.405    14.348    VGA/VGA_SYNC/current_ver_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         14.348    
                         arrival time                         -13.920    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/Border/Horizontal/red_reg[3]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.913ns  (logic 1.464ns (21.176%)  route 5.449ns (78.824%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 f  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 f  reset_IBUF_inst/O
                         net (fo=481, routed)         5.449    13.913    VGA/Border/Horizontal/reset_IBUF
    SLICE_X28Y56         FDPE                                         f  VGA/Border/Horizontal/red_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.437    14.778    VGA/Border/Horizontal/clk_IBUF_BUFG
    SLICE_X28Y56         FDPE                                         r  VGA/Border/Horizontal/red_reg[3]/C
                         clock pessimism              0.000    14.778    
                         clock uncertainty           -0.035    14.742    
    SLICE_X28Y56         FDPE (Recov_fdpe_C_PRE)     -0.359    14.383    VGA/Border/Horizontal/red_reg[3]
  -------------------------------------------------------------------
                         required time                         14.383    
                         arrival time                         -13.913    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/Border/Horizontal/draw_pulse_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.834ns  (logic 1.464ns (21.421%)  route 5.370ns (78.579%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 f  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 f  reset_IBUF_inst/O
                         net (fo=481, routed)         5.370    13.834    VGA/Border/Horizontal/reset_IBUF
    SLICE_X14Y55         FDCE                                         f  VGA/Border/Horizontal/draw_pulse_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.440    14.781    VGA/Border/Horizontal/clk_IBUF_BUFG
    SLICE_X14Y55         FDCE                                         r  VGA/Border/Horizontal/draw_pulse_reg[0]/C
                         clock pessimism              0.000    14.781    
                         clock uncertainty           -0.035    14.745    
    SLICE_X14Y55         FDCE (Recov_fdce_C_CLR)     -0.319    14.426    VGA/Border/Horizontal/draw_pulse_reg[0]
  -------------------------------------------------------------------
                         required time                         14.426    
                         arrival time                         -13.834    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.779ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA_SYNC/current_ver_pos_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.570ns  (logic 1.464ns (22.280%)  route 5.106ns (77.720%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 f  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 f  reset_IBUF_inst/O
                         net (fo=481, routed)         5.106    13.570    VGA/VGA_SYNC/reset_IBUF
    SLICE_X28Y48         FDCE                                         f  VGA/VGA_SYNC/current_ver_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.448    14.789    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X28Y48         FDCE                                         r  VGA/VGA_SYNC/current_ver_pos_reg[0]/C
                         clock pessimism              0.000    14.789    
                         clock uncertainty           -0.035    14.754    
    SLICE_X28Y48         FDCE (Recov_fdce_C_CLR)     -0.405    14.349    VGA/VGA_SYNC/current_ver_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         14.349    
                         arrival time                         -13.570    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA_SYNC/current_ver_pos_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.566ns  (logic 1.464ns (22.295%)  route 5.102ns (77.705%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 f  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 f  reset_IBUF_inst/O
                         net (fo=481, routed)         5.102    13.566    VGA/VGA_SYNC/reset_IBUF
    SLICE_X29Y48         FDCE                                         f  VGA/VGA_SYNC/current_ver_pos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.448    14.789    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X29Y48         FDCE                                         r  VGA/VGA_SYNC/current_ver_pos_reg[1]/C
                         clock pessimism              0.000    14.789    
                         clock uncertainty           -0.035    14.754    
    SLICE_X29Y48         FDCE (Recov_fdce_C_CLR)     -0.405    14.349    VGA/VGA_SYNC/current_ver_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         14.349    
                         arrival time                         -13.566    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.809ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA_SYNC/current_hor_pos_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.542ns  (logic 1.464ns (22.376%)  route 5.078ns (77.624%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 f  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 f  reset_IBUF_inst/O
                         net (fo=481, routed)         5.078    13.542    VGA/VGA_SYNC/reset_IBUF
    SLICE_X15Y46         FDCE                                         f  VGA/VGA_SYNC/current_hor_pos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.450    14.791    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X15Y46         FDCE                                         r  VGA/VGA_SYNC/current_hor_pos_reg[2]/C
                         clock pessimism              0.000    14.791    
                         clock uncertainty           -0.035    14.756    
    SLICE_X15Y46         FDCE (Recov_fdce_C_CLR)     -0.405    14.351    VGA/VGA_SYNC/current_hor_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         14.351    
                         arrival time                         -13.542    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.809ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA_SYNC/current_hor_pos_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.542ns  (logic 1.464ns (22.376%)  route 5.078ns (77.624%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 f  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 f  reset_IBUF_inst/O
                         net (fo=481, routed)         5.078    13.542    VGA/VGA_SYNC/reset_IBUF
    SLICE_X15Y46         FDCE                                         f  VGA/VGA_SYNC/current_hor_pos_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.450    14.791    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X15Y46         FDCE                                         r  VGA/VGA_SYNC/current_hor_pos_reg[3]/C
                         clock pessimism              0.000    14.791    
                         clock uncertainty           -0.035    14.756    
    SLICE_X15Y46         FDCE (Recov_fdce_C_CLR)     -0.405    14.351    VGA/VGA_SYNC/current_hor_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         14.351    
                         arrival time                         -13.542    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.843ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/VGA_SYNC/current_ver_pos_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.589ns  (logic 1.464ns (22.216%)  route 5.125ns (77.784%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 f  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 f  reset_IBUF_inst/O
                         net (fo=481, routed)         5.125    13.589    VGA/VGA_SYNC/reset_IBUF
    SLICE_X30Y46         FDCE                                         f  VGA/VGA_SYNC/current_ver_pos_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.445    14.786    VGA/VGA_SYNC/clk_IBUF_BUFG
    SLICE_X30Y46         FDCE                                         r  VGA/VGA_SYNC/current_ver_pos_reg[4]/C
                         clock pessimism              0.000    14.786    
                         clock uncertainty           -0.035    14.751    
    SLICE_X30Y46         FDCE (Recov_fdce_C_CLR)     -0.319    14.432    VGA/VGA_SYNC/current_ver_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         14.432    
                         arrival time                         -13.589    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             1.075ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/Border/Horizontal/draw_pulse_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.352ns  (logic 1.464ns (23.044%)  route 4.888ns (76.956%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
                         input delay                  2.000     7.000    
    W16                                               0.000     7.000 f  reset (IN)
                         net (fo=0)                   0.000     7.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.464     8.464 f  reset_IBUF_inst/O
                         net (fo=481, routed)         4.888    13.352    VGA/Border/Horizontal/reset_IBUF
    SLICE_X14Y52         FDCE                                         f  VGA/Border/Horizontal/draw_pulse_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.441    14.782    VGA/Border/Horizontal/clk_IBUF_BUFG
    SLICE_X14Y52         FDCE                                         r  VGA/Border/Horizontal/draw_pulse_reg[1]/C
                         clock pessimism              0.000    14.782    
                         clock uncertainty           -0.035    14.746    
    SLICE_X14Y52         FDCE (Recov_fdce_C_CLR)     -0.319    14.427    VGA/Border/Horizontal/draw_pulse_reg[1]
  -------------------------------------------------------------------
                         required time                         14.427    
                         arrival time                         -13.352    
  -------------------------------------------------------------------
                         slack                                  1.075    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SOUND/PWM4800Hz/counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.044ns  (logic 1.393ns (45.768%)  route 1.651ns (54.232%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.155ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W16                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.393     3.393 f  reset_IBUF_inst/O
                         net (fo=481, routed)         1.651     5.044    SOUND/PWM4800Hz/reset_IBUF
    SLICE_X7Y8           FDCE                                         f  SOUND/PWM4800Hz/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.634     5.155    SOUND/PWM4800Hz/clk_IBUF_BUFG
    SLICE_X7Y8           FDCE                                         r  SOUND/PWM4800Hz/counter_reg[1]/C
                         clock pessimism              0.000     5.155    
                         clock uncertainty            0.035     5.191    
    SLICE_X7Y8           FDCE (Remov_fdce_C_CLR)     -0.208     4.983    SOUND/PWM4800Hz/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.983    
                         arrival time                           5.044    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SOUND/PWM4800Hz/counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.044ns  (logic 1.393ns (45.768%)  route 1.651ns (54.232%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.155ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W16                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.393     3.393 f  reset_IBUF_inst/O
                         net (fo=481, routed)         1.651     5.044    SOUND/PWM4800Hz/reset_IBUF
    SLICE_X7Y8           FDCE                                         f  SOUND/PWM4800Hz/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.634     5.155    SOUND/PWM4800Hz/clk_IBUF_BUFG
    SLICE_X7Y8           FDCE                                         r  SOUND/PWM4800Hz/counter_reg[2]/C
                         clock pessimism              0.000     5.155    
                         clock uncertainty            0.035     5.191    
    SLICE_X7Y8           FDCE (Remov_fdce_C_CLR)     -0.208     4.983    SOUND/PWM4800Hz/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.983    
                         arrival time                           5.044    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SOUND/PWM4800Hz/counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.044ns  (logic 1.393ns (45.768%)  route 1.651ns (54.232%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.155ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W16                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.393     3.393 f  reset_IBUF_inst/O
                         net (fo=481, routed)         1.651     5.044    SOUND/PWM4800Hz/reset_IBUF
    SLICE_X7Y8           FDCE                                         f  SOUND/PWM4800Hz/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.634     5.155    SOUND/PWM4800Hz/clk_IBUF_BUFG
    SLICE_X7Y8           FDCE                                         r  SOUND/PWM4800Hz/counter_reg[4]/C
                         clock pessimism              0.000     5.155    
                         clock uncertainty            0.035     5.191    
    SLICE_X7Y8           FDCE (Remov_fdce_C_CLR)     -0.208     4.983    SOUND/PWM4800Hz/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.983    
                         arrival time                           5.044    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/averagevalue1_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.132ns  (logic 1.393ns (44.496%)  route 1.738ns (55.504%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.138ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W16                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.393     3.393 f  reset_IBUF_inst/O
                         net (fo=481, routed)         1.738     5.132    AVERAGE/reset_IBUF
    SLICE_X6Y23          FDCE                                         f  AVERAGE/averagevalue1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.617     5.138    AVERAGE/clk_IBUF_BUFG
    SLICE_X6Y23          FDCE                                         r  AVERAGE/averagevalue1_reg[5]/C
                         clock pessimism              0.000     5.138    
                         clock uncertainty            0.035     5.174    
    SLICE_X6Y23          FDCE (Remov_fdce_C_CLR)     -0.155     5.019    AVERAGE/averagevalue1_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.019    
                         arrival time                           5.132    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/averagevalue1_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.132ns  (logic 1.393ns (44.496%)  route 1.738ns (55.504%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.138ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W16                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.393     3.393 f  reset_IBUF_inst/O
                         net (fo=481, routed)         1.738     5.132    AVERAGE/reset_IBUF
    SLICE_X6Y23          FDCE                                         f  AVERAGE/averagevalue1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.617     5.138    AVERAGE/clk_IBUF_BUFG
    SLICE_X6Y23          FDCE                                         r  AVERAGE/averagevalue1_reg[7]/C
                         clock pessimism              0.000     5.138    
                         clock uncertainty            0.035     5.174    
    SLICE_X6Y23          FDCE (Remov_fdce_C_CLR)     -0.155     5.019    AVERAGE/averagevalue1_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.019    
                         arrival time                           5.132    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/averagevalue2_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.132ns  (logic 1.393ns (44.496%)  route 1.738ns (55.504%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.138ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W16                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.393     3.393 f  reset_IBUF_inst/O
                         net (fo=481, routed)         1.738     5.132    AVERAGE/reset_IBUF
    SLICE_X6Y23          FDCE                                         f  AVERAGE/averagevalue2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.617     5.138    AVERAGE/clk_IBUF_BUFG
    SLICE_X6Y23          FDCE                                         r  AVERAGE/averagevalue2_reg[7]/C
                         clock pessimism              0.000     5.138    
                         clock uncertainty            0.035     5.174    
    SLICE_X6Y23          FDCE (Remov_fdce_C_CLR)     -0.155     5.019    AVERAGE/averagevalue2_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.019    
                         arrival time                           5.132    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/averagevalue3_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.132ns  (logic 1.393ns (44.496%)  route 1.738ns (55.504%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.138ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W16                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.393     3.393 f  reset_IBUF_inst/O
                         net (fo=481, routed)         1.738     5.132    AVERAGE/reset_IBUF
    SLICE_X6Y23          FDCE                                         f  AVERAGE/averagevalue3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.617     5.138    AVERAGE/clk_IBUF_BUFG
    SLICE_X6Y23          FDCE                                         r  AVERAGE/averagevalue3_reg[0]/C
                         clock pessimism              0.000     5.138    
                         clock uncertainty            0.035     5.174    
    SLICE_X6Y23          FDCE (Remov_fdce_C_CLR)     -0.155     5.019    AVERAGE/averagevalue3_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.019    
                         arrival time                           5.132    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/averagevalue3_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.132ns  (logic 1.393ns (44.496%)  route 1.738ns (55.504%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.138ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W16                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.393     3.393 f  reset_IBUF_inst/O
                         net (fo=481, routed)         1.738     5.132    AVERAGE/reset_IBUF
    SLICE_X6Y23          FDCE                                         f  AVERAGE/averagevalue3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.617     5.138    AVERAGE/clk_IBUF_BUFG
    SLICE_X6Y23          FDCE                                         r  AVERAGE/averagevalue3_reg[1]/C
                         clock pessimism              0.000     5.138    
                         clock uncertainty            0.035     5.174    
    SLICE_X6Y23          FDCE (Remov_fdce_C_CLR)     -0.155     5.019    AVERAGE/averagevalue3_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.019    
                         arrival time                           5.132    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/averagevalue3_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.132ns  (logic 1.393ns (44.496%)  route 1.738ns (55.504%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.138ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W16                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.393     3.393 f  reset_IBUF_inst/O
                         net (fo=481, routed)         1.738     5.132    AVERAGE/reset_IBUF
    SLICE_X6Y23          FDCE                                         f  AVERAGE/averagevalue3_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.617     5.138    AVERAGE/clk_IBUF_BUFG
    SLICE_X6Y23          FDCE                                         r  AVERAGE/averagevalue3_reg[7]/C
                         clock pessimism              0.000     5.138    
                         clock uncertainty            0.035     5.174    
    SLICE_X6Y23          FDCE (Remov_fdce_C_CLR)     -0.155     5.019    AVERAGE/averagevalue3_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.019    
                         arrival time                           5.132    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AVERAGE/averagevalue4_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.132ns  (logic 1.393ns (44.496%)  route 1.738ns (55.504%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.138ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    W16                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    W16                  IBUF (Prop_ibuf_I_O)         1.393     3.393 f  reset_IBUF_inst/O
                         net (fo=481, routed)         1.738     5.132    AVERAGE/reset_IBUF
    SLICE_X6Y23          FDCE                                         f  AVERAGE/averagevalue4_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.617     5.138    AVERAGE/clk_IBUF_BUFG
    SLICE_X6Y23          FDCE                                         r  AVERAGE/averagevalue4_reg[6]/C
                         clock pessimism              0.000     5.138    
                         clock uncertainty            0.035     5.174    
    SLICE_X6Y23          FDCE (Remov_fdce_C_CLR)     -0.155     5.019    AVERAGE/averagevalue4_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.019    
                         arrival time                           5.132    
  -------------------------------------------------------------------
                         slack                                  0.113    





