regfile.v
=========

.. symbolator:: ../raisin64-cpu/rtl/cpu/regfile/regfile.v
   :align: center

.. literalinclude:: ../raisin64-cpu/rtl/cpu/regfile/regfile.v
   :language: verilog
   :linenos:

.. raw:: latex

    \clearpage

