[
    {
        "name": "opentitan",
        "description": "OpenTitan: Open source silicon root of trust",
        "languages": {
            "SystemVerilog": 17072455,
            "C": 7815269,
            "Python": 3134457,
            "Rust": 2491805,
            "C++": 1971982,
            "Smarty": 1519734,
            "Starlark": 1518637,
            "Emacs Lisp": 1120323,
            "Assembly": 951686,
            "Tcl": 500676,
            "Shell": 165571,
            "HTML": 136458,
            "CSS": 49726,
            "JavaScript": 33463,
            "SCSS": 27012,
            "Makefile": 22946,
            "Handlebars": 18798,
            "Verilog": 12064,
            "Dockerfile": 8994,
            "Stata": 3736
        }
    },
    {
        "name": "ibex",
        "description": "Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.",
        "languages": {
            "SystemVerilog": 1206686,
            "Python": 198076,
            "C++": 87951,
            "Makefile": 28349,
            "Tcl": 19421,
            "Shell": 13359,
            "Assembly": 11593,
            "C": 8664,
            "Filebench WML": 7618,
            "HTML": 2181,
            "Stata": 2019,
            "Verilog": 755,
            "Forth": 472
        }
    },
    {
        "name": "MinecraftHDL",
        "description": "A Verilog synthesis flow for Minecraft redstone circuits",
        "languages": {
            "SystemVerilog": 404792,
            "Verilog": 282249,
            "C++": 250411,
            "Java": 122077,
            "C": 2218,
            "Batchfile": 277,
            "Shell": 267
        }
    },
    {
        "name": "hdmi",
        "description": "Send video/audio over HDMI on an FPGA",
        "languages": {
            "SystemVerilog": 77976,
            "Python": 1458,
            "Stata": 216
        }
    },
    {
        "name": "axi",
        "description": "AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication",
        "languages": {
            "SystemVerilog": 1300098,
            "Stata": 53807,
            "Shell": 31157,
            "Python": 30165,
            "Makefile": 2578
        }
    }
]