// Seed: 1641726816
module module_0 (
    output supply0 id_0
);
  id_2 :
  assert property (@(posedge id_2) id_2 & "") id_2 <= -1'b0;
  assign module_3.id_3 = 0;
endmodule
module module_1 (
    output wor   id_0,
    input  uwire id_1
);
  logic id_3;
  ;
  module_0 modCall_1 (id_0);
  assign modCall_1.id_0 = 0;
  assign id_0 = id_3;
endmodule
module module_2 (
    output tri1 id_0
);
  logic id_2;
  logic id_3;
  module_0 modCall_1 (id_0);
  assign modCall_1.id_0 = 0;
  wire id_4;
endmodule
module module_3 (
    input tri1 id_0,
    output tri1 id_1,
    output wire id_2,
    output uwire id_3
    , id_21,
    output uwire id_4,
    input wor id_5
    , id_22,
    input supply1 id_6,
    input tri id_7,
    input uwire id_8,
    input uwire id_9,
    output supply1 id_10,
    output wire id_11,
    input wire id_12,
    output wire id_13,
    output wire id_14
    , id_23,
    input uwire id_15,
    input supply1 id_16,
    output wor id_17,
    input tri0 id_18,
    input wand id_19
);
  wire id_24;
  parameter id_25 = -1;
  wire id_26, id_27;
  wire id_28, id_29;
  module_0 modCall_1 (id_17);
  wire id_30, id_31;
endmodule
