Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Oct 27 21:10:11 2019
| Host         : DESKTOP-S201MJR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mlp_control_sets_placed.rpt
| Design       : mlp
| Device       : xc7k325t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   543 |
| Unused register locations in slices containing registers |   334 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            8 |
|     10 |            6 |
|     14 |            2 |
|    16+ |          527 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           16086 |         2140 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            2630 |          571 |
| Yes          | No                    | No                     |          115354 |        16246 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             172 |           26 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+
| Clock Signal |                                               Enable Signal                                               |                        Set/Reset Signal                       | Slice Load Count | Bel Load Count |
+--------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+
|  ap_clk      | sigmoid_activation_L_U0/ap_NS_fsm[2]                                                                      |                                                               |                1 |              8 |
|  ap_clk      | sigmoid_activation_L_U0/ap_CS_fsm_state9                                                                  | sigmoid_activation_L_U0/i_reg_90                              |                1 |              8 |
|  ap_clk      | classify_U0/result_write_assign_reg_52                                                                    | classify_U0/k_reg_64                                          |                1 |              8 |
|  ap_clk      | classify_U0/ap_CS_fsm_state3                                                                              |                                                               |                1 |              8 |
|  ap_clk      | classify_U0/ap_CS_fsm_state4                                                                              | classify_U0/k_reg_64                                          |                1 |              8 |
|  ap_clk      | digit_U/U_fifo_w32_d2_A_ram/ap_return_preg_reg[3]                                                         | ap_rst                                                        |                1 |              8 |
|  ap_clk      | mvprod_layer_2_U0/m1_reg_662[3]_i_2_n_3                                                                   | mvprod_layer_2_U0/m1_reg_662                                  |                2 |              8 |
|  ap_clk      | digit_load_loc_chann_U/ap_done                                                                            | ap_rst                                                        |                2 |              8 |
|  ap_clk      | add_bias_pre_L2_U0/Q[1]                                                                                   | add_bias_pre_L2_U0/i_reg_59                                   |                1 |             10 |
|  ap_clk      | mvprod_layer_1_U0/m_reg_462480                                                                            |                                                               |                1 |             10 |
|  ap_clk      | sigmoid_activation_L_1_U0/ap_NS_fsm[2]                                                                    |                                                               |                2 |             10 |
|  ap_clk      | sigmoid_activation_L_1_U0/ap_CS_fsm_state9                                                                | sigmoid_activation_L_1_U0/i_reg_92                            |                2 |             10 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage25                                                                   | ap_rst                                                        |                1 |             10 |
|  ap_clk      | mvprod_layer_1_U0/m1_reg_128130                                                                           | mvprod_layer_1_U0/m1_reg_12813                                |                1 |             10 |
|  ap_clk      | mvprod_layer_2_U0/phi_mul_reg_631[7]_i_2_n_3                                                              | mvprod_layer_2_U0/phi_mul_reg_631                             |                2 |             14 |
|  ap_clk      | mvprod_layer_2_U0/next_mul_reg_30830                                                                      |                                                               |                1 |             14 |
|  ap_clk      | classify_U0/shiftReg_ce                                                                                   |                                                               |                1 |             16 |
|  ap_clk      | digit_load_loc_chann_U/U_fifo_w32_d2_A_ram/E[0]                                                           |                                                               |                1 |             16 |
|  ap_clk      | sigmoid_activation_L_1_U0/tmp_4_reg_2740                                                                  |                                                               |                4 |             28 |
|  ap_clk      | sigmoid_activation_L_1_U0/ap_CS_fsm_state4                                                                |                                                               |                4 |             30 |
|  ap_clk      | sigmoid_activation_L_U0/tmp_8_reg_2720                                                                    |                                                               |                4 |             30 |
|  ap_clk      | sigmoid_activation_L_U0/ap_CS_fsm_state4                                                                  |                                                               |                6 |             32 |
|  ap_clk      | sigmoid_activation_L_1_U0/ap_CS_fsm_state8                                                                | sigmoid_activation_L_1_U0/p_Val2_3_reg_284[17]_i_1_n_3        |                6 |             34 |
|  ap_clk      | mvprod_layer_1_U0/p_0_in                                                                                  |                                                               |                5 |             34 |
|  ap_clk      | mvprod_layer_1_U0/reg_197400                                                                              |                                                               |                5 |             34 |
|  ap_clk      | mvprod_layer_1_U0/p_Val2_16_399_reg_461330                                                                |                                                               |                4 |             34 |
|  ap_clk      | classify_U0/E[0]                                                                                          |                                                               |                3 |             36 |
|  ap_clk      | mvprod_layer_2_U0/q1_reg[17][0]                                                                           |                                                               |                9 |             36 |
|  ap_clk      | sigmoid_activation_L_1_U0/ap_CS_fsm_state3                                                                |                                                               |                7 |             36 |
|  ap_clk      | sigmoid_activation_L_U0/ap_CS_fsm_state3                                                                  |                                                               |                5 |             36 |
|  ap_clk      | add_bias_pre_L2_U0/E[0]                                                                                   |                                                               |               10 |             36 |
|  ap_clk      | mvprod_layer_1_U0/phi_mul2_reg_67660                                                                      | mvprod_layer_1_U0/phi_mul2_reg_6766                           |                5 |             36 |
|  ap_clk      | add_bias_pre_L2_U0/q0_reg[17][0]                                                                          |                                                               |               11 |             36 |
|  ap_clk      | classify_U0/p_0_reg_42[17]_i_1_n_3                                                                        |                                                               |                5 |             36 |
|  ap_clk      | sigmoid_activation_L_U0/ap_CS_fsm_state8                                                                  |                                                               |               12 |             36 |
|  ap_clk      | mvprod_layer_2_U0/q1_reg[17]_0[0]                                                                         |                                                               |                8 |             36 |
|  ap_clk      | mvprod_layer_2_U0/p_Val2_14_15_reg_30430                                                                  |                                                               |                5 |             38 |
|  ap_clk      | mvprod_layer_2_U0/reg_12680                                                                               |                                                               |                7 |             38 |
|  ap_clk      | mvprod_layer_2_U0/ap_CS_fsm_pp0_stage12                                                                   |                                                               |                6 |             38 |
|  ap_clk      | sigmoid_activation_L_U0/Q[0]                                                                              |                                                               |                4 |             44 |
|  ap_clk      | sigmoid_activation_L_1_U0/input_V_ce0                                                                     |                                                               |                8 |             46 |
|  ap_clk      | add_bias_pre_L2_U0/Q[0]                                                                                   |                                                               |                8 |             46 |
|  ap_clk      | sigmoid_activation_L_1_U0/q1_reg[0]                                                                       |                                                               |                6 |             48 |
|  ap_clk      | sigmoid_activation_L_U0/p_0_in                                                                            |                                                               |                3 |             48 |
|  ap_clk      | mvprod_layer_1_U0/mvprod_layer_1_U0_result_V_we0                                                          |                                                               |                6 |             48 |
|  ap_clk      | mvprod_layer_2_U0/ce0                                                                                     |                                                               |                3 |             48 |
|  ap_clk      | mvprod_layer_2_U0/ap_CS_fsm_pp0_stage4                                                                    |                                                               |                9 |             50 |
|  ap_clk      | mvprod_layer_2_U0/ap_CS_fsm_pp0_stage6                                                                    |                                                               |                9 |             50 |
|  ap_clk      | mvprod_layer_2_U0/ap_CS_fsm_pp0_stage2                                                                    |                                                               |                9 |             52 |
|  ap_clk      | mvprod_layer_2_U0/ap_NS_fsm[7]                                                                            |                                                               |                7 |             52 |
|  ap_clk      | mvprod_layer_2_U0/ap_CS_fsm_pp0_stage7                                                                    |                                                               |                8 |             54 |
|  ap_clk      | mvprod_layer_2_U0/ap_CS_fsm_pp0_stage1                                                                    |                                                               |                9 |             58 |
|  ap_clk      | mvprod_layer_2_U0/Q[0]                                                                                    |                                                               |               12 |             60 |
|  ap_clk      | mvprod_layer_2_U0/ap_CS_fsm_pp0_stage11                                                                   |                                                               |                9 |             60 |
|  ap_clk      | add_bias_pre_L1_U0/SRL_SIG_reg[1][0][0]                                                                   |                                                               |                6 |             72 |
|  ap_clk      | bias_added_12_8_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                9 |             72 |
|  ap_clk      | add_bias_pre_L2_U0/q1_reg[0]_0                                                                            |                                                               |                5 |             72 |
|  ap_clk      | add_bias_pre_L2_U0/q1_reg[17]                                                                             |                                                               |                5 |             72 |
|  ap_clk      | add_bias_pre_L2_U0/q1_reg[17]_0                                                                           |                                                               |                5 |             72 |
|  ap_clk      | add_bias_pre_L2_U0/q1_reg[0]                                                                              |                                                               |                5 |             72 |
|  ap_clk      | bias_added_0_10_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |               10 |             72 |
|  ap_clk      | bias_added_0_19_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                9 |             72 |
|  ap_clk      | bias_added_12_6_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |               10 |             72 |
|  ap_clk      | bias_added_12_7_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                9 |             72 |
|  ap_clk      | bias_added_13_1_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                6 |             72 |
|  ap_clk      | bias_added_13_20_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |                7 |             72 |
|  ap_clk      | bias_added_13_21_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |                9 |             72 |
|  ap_clk      | bias_added_13_22_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |                8 |             72 |
|  ap_clk      | bias_added_15_7_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                8 |             72 |
|  ap_clk      | bias_added_0_20_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                8 |             72 |
|  ap_clk      | bias_added_13_24_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |                8 |             72 |
|  ap_clk      | bias_added_13_25_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |               16 |             72 |
|  ap_clk      | bias_added_13_2_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |               10 |             72 |
|  ap_clk      | bias_added_13_4_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |               10 |             72 |
|  ap_clk      | bias_added_13_5_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                8 |             72 |
|  ap_clk      | bias_added_13_6_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                8 |             72 |
|  ap_clk      | bias_added_13_7_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                9 |             72 |
|  ap_clk      | bias_added_13_8_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                9 |             72 |
|  ap_clk      | bias_added_13_9_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                8 |             72 |
|  ap_clk      | bias_added_14_11_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |                8 |             72 |
|  ap_clk      | bias_added_0_21_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                7 |             72 |
|  ap_clk      | bias_added_14_0_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |               11 |             72 |
|  ap_clk      | bias_added_14_10_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |                6 |             72 |
|  ap_clk      | bias_added_14_13_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |                8 |             72 |
|  ap_clk      | bias_added_14_14_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |                9 |             72 |
|  ap_clk      | bias_added_14_15_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |               19 |             72 |
|  ap_clk      | bias_added_14_16_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |               14 |             72 |
|  ap_clk      | bias_added_14_17_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |               11 |             72 |
|  ap_clk      | bias_added_14_18_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |               10 |             72 |
|  ap_clk      | bias_added_0_22_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                9 |             72 |
|  ap_clk      | bias_added_14_19_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |                9 |             72 |
|  ap_clk      | bias_added_14_4_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |               15 |             72 |
|  ap_clk      | bias_added_14_5_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |               14 |             72 |
|  ap_clk      | bias_added_14_6_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |               17 |             72 |
|  ap_clk      | bias_added_14_7_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |               10 |             72 |
|  ap_clk      | bias_added_14_8_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |               10 |             72 |
|  ap_clk      | bias_added_14_9_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                5 |             72 |
|  ap_clk      | bias_added_15_0_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                8 |             72 |
|  ap_clk      | bias_added_15_2_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                8 |             72 |
|  ap_clk      | bias_added_15_10_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |                9 |             72 |
|  ap_clk      | bias_added_15_1_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |               10 |             72 |
|  ap_clk      | bias_added_14_1_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |               11 |             72 |
|  ap_clk      | bias_added_14_20_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |               12 |             72 |
|  ap_clk      | bias_added_14_21_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |                8 |             72 |
|  ap_clk      | bias_added_14_22_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |               11 |             72 |
|  ap_clk      | bias_added_0_23_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |               11 |             72 |
|  ap_clk      | bias_added_14_23_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |               17 |             72 |
|  ap_clk      | bias_added_14_24_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |               10 |             72 |
|  ap_clk      | bias_added_14_25_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |                7 |             72 |
|  ap_clk      | bias_added_14_2_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                9 |             72 |
|  ap_clk      | bias_added_14_3_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                6 |             72 |
|  ap_clk      | bias_added_1_5_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                9 |             72 |
|  ap_clk      | bias_added_1_6_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                6 |             72 |
|  ap_clk      | bias_added_0_3_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                8 |             72 |
|  ap_clk      | bias_added_1_7_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                5 |             72 |
|  ap_clk      | bias_added_1_8_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                7 |             72 |
|  ap_clk      | bias_added_1_9_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                5 |             72 |
|  ap_clk      | bias_added_2_0_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                9 |             72 |
|  ap_clk      | bias_added_2_10_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                7 |             72 |
|  ap_clk      | bias_added_2_11_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                9 |             72 |
|  ap_clk      | bias_added_2_12_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |               11 |             72 |
|  ap_clk      | bias_added_1_24_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                7 |             72 |
|  ap_clk      | bias_added_1_25_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |               13 |             72 |
|  ap_clk      | bias_added_1_2_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                6 |             72 |
|  ap_clk      | bias_added_1_3_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                5 |             72 |
|  ap_clk      | bias_added_1_4_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                6 |             72 |
|  ap_clk      | bias_added_1_23_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                5 |             72 |
|  ap_clk      | bias_added_1_20_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                6 |             72 |
|  ap_clk      | bias_added_0_2_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                9 |             72 |
|  ap_clk      | bias_added_1_21_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                9 |             72 |
|  ap_clk      | bias_added_1_22_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                6 |             72 |
|  ap_clk      | bias_added_0_24_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                5 |             72 |
|  ap_clk      | bias_added_15_3_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                9 |             72 |
|  ap_clk      | bias_added_15_4_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |               13 |             72 |
|  ap_clk      | bias_added_15_5_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                6 |             72 |
|  ap_clk      | bias_added_15_8_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |               11 |             72 |
|  ap_clk      | bias_added_15_9_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                7 |             72 |
|  ap_clk      | bias_added_1_0_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                8 |             72 |
|  ap_clk      | bias_added_1_1_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                7 |             72 |
|  ap_clk      | bias_added_1_10_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                7 |             72 |
|  ap_clk      | bias_added_1_11_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                6 |             72 |
|  ap_clk      | bias_added_0_25_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                5 |             72 |
|  ap_clk      | bias_added_1_12_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                6 |             72 |
|  ap_clk      | bias_added_1_13_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |               11 |             72 |
|  ap_clk      | bias_added_1_14_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                6 |             72 |
|  ap_clk      | bias_added_1_15_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                6 |             72 |
|  ap_clk      | bias_added_1_16_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                7 |             72 |
|  ap_clk      | bias_added_1_17_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                9 |             72 |
|  ap_clk      | bias_added_1_18_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                6 |             72 |
|  ap_clk      | bias_added_1_19_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                7 |             72 |
|  ap_clk      | bias_added_0_7_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                8 |             72 |
|  ap_clk      | bias_added_3_1_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                5 |             72 |
|  ap_clk      | bias_added_3_20_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                8 |             72 |
|  ap_clk      | bias_added_3_21_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                6 |             72 |
|  ap_clk      | bias_added_3_22_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                5 |             72 |
|  ap_clk      | bias_added_3_15_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                8 |             72 |
|  ap_clk      | bias_added_3_16_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                8 |             72 |
|  ap_clk      | bias_added_3_17_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                8 |             72 |
|  ap_clk      | bias_added_3_18_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                6 |             72 |
|  ap_clk      | bias_added_3_19_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                7 |             72 |
|  ap_clk      | bias_added_2_13_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                7 |             72 |
|  ap_clk      | bias_added_2_14_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                9 |             72 |
|  ap_clk      | bias_added_2_15_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                6 |             72 |
|  ap_clk      | bias_added_0_11_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |               10 |             72 |
|  ap_clk      | bias_added_0_4_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |               12 |             72 |
|  ap_clk      | bias_added_2_16_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                7 |             72 |
|  ap_clk      | bias_added_2_17_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                9 |             72 |
|  ap_clk      | bias_added_2_18_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |               10 |             72 |
|  ap_clk      | bias_added_2_19_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                8 |             72 |
|  ap_clk      | bias_added_2_20_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                8 |             72 |
|  ap_clk      | bias_added_2_1_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                9 |             72 |
|  ap_clk      | bias_added_2_21_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                8 |             72 |
|  ap_clk      | bias_added_2_22_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                6 |             72 |
|  ap_clk      | bias_added_2_23_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                6 |             72 |
|  ap_clk      | bias_added_2_24_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                9 |             72 |
|  ap_clk      | bias_added_0_5_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |               11 |             72 |
|  ap_clk      | bias_added_2_25_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                5 |             72 |
|  ap_clk      | bias_added_2_2_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                8 |             72 |
|  ap_clk      | bias_added_2_3_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |               15 |             72 |
|  ap_clk      | bias_added_2_4_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                8 |             72 |
|  ap_clk      | bias_added_2_5_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                9 |             72 |
|  ap_clk      | bias_added_8_18_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |               11 |             72 |
|  ap_clk      | bias_added_8_14_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                9 |             72 |
|  ap_clk      | bias_added_8_15_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                8 |             72 |
|  ap_clk      | bias_added_8_16_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                5 |             72 |
|  ap_clk      | bias_added_8_17_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                5 |             72 |
|  ap_clk      | bias_added_2_6_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                7 |             72 |
|  ap_clk      | bias_added_2_7_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                7 |             72 |
|  ap_clk      | bias_added_2_8_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                6 |             72 |
|  ap_clk      | bias_added_2_9_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                9 |             72 |
|  ap_clk      | bias_added_3_0_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                5 |             72 |
|  ap_clk      | bias_added_0_6_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                8 |             72 |
|  ap_clk      | bias_added_3_10_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                8 |             72 |
|  ap_clk      | bias_added_3_11_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                6 |             72 |
|  ap_clk      | bias_added_3_12_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                7 |             72 |
|  ap_clk      | bias_added_3_14_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                8 |             72 |
|  ap_clk      | bias_added_3_13_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                6 |             72 |
|  ap_clk      | bias_added_0_12_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                8 |             72 |
|  ap_clk      | bias_added_6_14_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |               12 |             72 |
|  ap_clk      | bias_added_10_13_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |               11 |             72 |
|  ap_clk      | bias_added_6_12_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                5 |             72 |
|  ap_clk      | bias_added_6_13_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                7 |             72 |
|  ap_clk      | bias_added_6_15_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |               10 |             72 |
|  ap_clk      | bias_added_6_16_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                5 |             72 |
|  ap_clk      | bias_added_6_17_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                7 |             72 |
|  ap_clk      | bias_added_6_18_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                7 |             72 |
|  ap_clk      | bias_added_5_8_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |               15 |             72 |
|  ap_clk      | bias_added_5_9_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                5 |             72 |
|  ap_clk      | bias_added_6_0_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                8 |             72 |
|  ap_clk      | bias_added_6_10_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                6 |             72 |
|  ap_clk      | bias_added_6_11_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                7 |             72 |
|  ap_clk      | bias_added_5_22_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |               13 |             72 |
|  ap_clk      | bias_added_5_23_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |               10 |             72 |
|  ap_clk      | bias_added_5_24_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |               18 |             72 |
|  ap_clk      | bias_added_5_25_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |               10 |             72 |
|  ap_clk      | bias_added_5_2_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |               11 |             72 |
|  ap_clk      | bias_added_5_18_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |               12 |             72 |
|  ap_clk      | bias_added_5_19_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                7 |             72 |
|  ap_clk      | bias_added_5_1_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |               11 |             72 |
|  ap_clk      | bias_added_5_20_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                8 |             72 |
|  ap_clk      | bias_added_5_21_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |               10 |             72 |
|  ap_clk      | bias_added_10_12_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |                7 |             72 |
|  ap_clk      | bias_added_5_3_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                9 |             72 |
|  ap_clk      | bias_added_5_7_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                8 |             72 |
|  ap_clk      | bias_added_5_4_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |               10 |             72 |
|  ap_clk      | bias_added_5_5_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                8 |             72 |
|  ap_clk      | bias_added_5_6_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |               12 |             72 |
|  ap_clk      | bias_added_3_23_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                6 |             72 |
|  ap_clk      | bias_added_3_24_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                8 |             72 |
|  ap_clk      | bias_added_3_25_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                6 |             72 |
|  ap_clk      | bias_added_3_2_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                6 |             72 |
|  ap_clk      | bias_added_3_3_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                6 |             72 |
|  ap_clk      | bias_added_3_4_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                6 |             72 |
|  ap_clk      | bias_added_0_8_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                8 |             72 |
|  ap_clk      | bias_added_3_5_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                6 |             72 |
|  ap_clk      | bias_added_3_6_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                6 |             72 |
|  ap_clk      | bias_added_3_7_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                6 |             72 |
|  ap_clk      | bias_added_3_8_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |               10 |             72 |
|  ap_clk      | bias_added_3_9_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                7 |             72 |
|  ap_clk      | bias_added_4_0_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                7 |             72 |
|  ap_clk      | bias_added_4_10_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                8 |             72 |
|  ap_clk      | bias_added_4_16_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                8 |             72 |
|  ap_clk      | bias_added_4_11_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                8 |             72 |
|  ap_clk      | bias_added_4_12_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                7 |             72 |
|  ap_clk      | bias_added_4_13_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                8 |             72 |
|  ap_clk      | bias_added_0_9_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                7 |             72 |
|  ap_clk      | bias_added_4_14_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                9 |             72 |
|  ap_clk      | bias_added_4_15_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                5 |             72 |
|  ap_clk      | bias_added_4_24_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                8 |             72 |
|  ap_clk      | bias_added_4_17_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                6 |             72 |
|  ap_clk      | bias_added_4_18_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                8 |             72 |
|  ap_clk      | bias_added_4_19_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                5 |             72 |
|  ap_clk      | bias_added_4_1_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                9 |             72 |
|  ap_clk      | bias_added_4_20_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                7 |             72 |
|  ap_clk      | bias_added_4_21_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                7 |             72 |
|  ap_clk      | bias_added_4_22_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                7 |             72 |
|  ap_clk      | bias_added_10_0_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                6 |             72 |
|  ap_clk      | bias_added_4_23_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                7 |             72 |
|  ap_clk      | bias_added_4_25_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |               13 |             72 |
|  ap_clk      | bias_added_4_2_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                8 |             72 |
|  ap_clk      | bias_added_4_3_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                8 |             72 |
|  ap_clk      | bias_added_4_4_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                9 |             72 |
|  ap_clk      | bias_added_4_5_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |               11 |             72 |
|  ap_clk      | bias_added_4_6_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                7 |             72 |
|  ap_clk      | bias_added_4_7_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |               10 |             72 |
|  ap_clk      | bias_added_4_8_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |               12 |             72 |
|  ap_clk      | bias_added_10_10_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |               13 |             72 |
|  ap_clk      | bias_added_4_9_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                7 |             72 |
|  ap_clk      | bias_added_5_0_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |               11 |             72 |
|  ap_clk      | bias_added_5_10_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |               10 |             72 |
|  ap_clk      | bias_added_5_11_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |               13 |             72 |
|  ap_clk      | bias_added_5_12_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |               10 |             72 |
|  ap_clk      | bias_added_5_13_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                6 |             72 |
|  ap_clk      | bias_added_5_14_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                9 |             72 |
|  ap_clk      | bias_added_5_15_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                7 |             72 |
|  ap_clk      | bias_added_5_16_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |               10 |             72 |
|  ap_clk      | bias_added_5_17_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |               13 |             72 |
|  ap_clk      | bias_added_10_11_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |               12 |             72 |
|  ap_clk      | bias_added_7_25_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                6 |             72 |
|  ap_clk      | bias_added_7_18_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                7 |             72 |
|  ap_clk      | bias_added_7_19_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                5 |             72 |
|  ap_clk      | bias_added_7_1_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                8 |             72 |
|  ap_clk      | bias_added_7_20_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |               10 |             72 |
|  ap_clk      | bias_added_7_21_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                5 |             72 |
|  ap_clk      | bias_added_7_22_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                7 |             72 |
|  ap_clk      | bias_added_7_23_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                9 |             72 |
|  ap_clk      | bias_added_7_24_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                5 |             72 |
|  ap_clk      | bias_added_10_17_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |               10 |             72 |
|  ap_clk      | bias_added_7_6_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                8 |             72 |
|  ap_clk      | bias_added_0_13_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                7 |             72 |
|  ap_clk      | bias_added_9_5_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                9 |             72 |
|  ap_clk      | bias_added_9_6_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |               11 |             72 |
|  ap_clk      | bias_added_9_7_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                9 |             72 |
|  ap_clk      | bias_added_9_8_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                7 |             72 |
|  ap_clk      | bias_added_9_4_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                6 |             72 |
|  ap_clk      | bias_added_9_24_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                6 |             72 |
|  ap_clk      | bias_added_9_25_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                7 |             72 |
|  ap_clk      | bias_added_9_2_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |               13 |             72 |
|  ap_clk      | bias_added_9_3_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |               16 |             72 |
|  ap_clk      | bias_added_9_20_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                5 |             72 |
|  ap_clk      | bias_added_9_21_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                7 |             72 |
|  ap_clk      | bias_added_9_22_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |               13 |             72 |
|  ap_clk      | bias_added_10_21_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |                7 |             72 |
|  ap_clk      | bias_added_9_23_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                9 |             72 |
|  ap_clk      | bias_added_9_1_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |               14 |             72 |
|  ap_clk      | bias_added_9_16_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                5 |             72 |
|  ap_clk      | bias_added_9_17_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                6 |             72 |
|  ap_clk      | bias_added_9_18_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                7 |             72 |
|  ap_clk      | bias_added_9_19_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                8 |             72 |
|  ap_clk      | bias_added_9_11_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                9 |             72 |
|  ap_clk      | bias_added_9_12_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                8 |             72 |
|  ap_clk      | bias_added_9_13_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                7 |             72 |
|  ap_clk      | bias_added_10_20_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |                7 |             72 |
|  ap_clk      | bias_added_9_15_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                5 |             72 |
|  ap_clk      | bias_added_9_14_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                7 |             72 |
|  ap_clk      | bias_added_6_3_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                8 |             72 |
|  ap_clk      | bias_added_6_4_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                9 |             72 |
|  ap_clk      | bias_added_6_5_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                7 |             72 |
|  ap_clk      | bias_added_6_6_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                5 |             72 |
|  ap_clk      | bias_added_10_15_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |                8 |             72 |
|  ap_clk      | bias_added_6_7_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                7 |             72 |
|  ap_clk      | bias_added_6_8_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                6 |             72 |
|  ap_clk      | bias_added_6_9_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                7 |             72 |
|  ap_clk      | bias_added_7_10_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                6 |             72 |
|  ap_clk      | bias_added_7_0_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                7 |             72 |
|  ap_clk      | bias_added_7_11_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                9 |             72 |
|  ap_clk      | bias_added_7_12_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |               13 |             72 |
|  ap_clk      | bias_added_7_13_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |               11 |             72 |
|  ap_clk      | bias_added_7_14_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |               10 |             72 |
|  ap_clk      | bias_added_7_15_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |               12 |             72 |
|  ap_clk      | bias_added_10_16_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |               13 |             72 |
|  ap_clk      | bias_added_7_16_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                9 |             72 |
|  ap_clk      | bias_added_7_17_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                9 |             72 |
|  ap_clk      | bias_added_7_2_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                9 |             72 |
|  ap_clk      | bias_added_7_3_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |               10 |             72 |
|  ap_clk      | bias_added_7_4_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |               10 |             72 |
|  ap_clk      | bias_added_7_5_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |               10 |             72 |
|  ap_clk      | bias_added_10_7_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |               13 |             72 |
|  ap_clk      | bias_added_0_14_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                9 |             72 |
|  ap_clk      | bias_added_10_8_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                7 |             72 |
|  ap_clk      | bias_added_10_9_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |               11 |             72 |
|  ap_clk      | bias_added_11_0_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                6 |             72 |
|  ap_clk      | bias_added_11_10_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |               11 |             72 |
|  ap_clk      | bias_added_11_11_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |                6 |             72 |
|  ap_clk      | bias_added_11_12_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |               14 |             72 |
|  ap_clk      | bias_added_11_14_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |                6 |             72 |
|  ap_clk      | bias_added_8_13_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                7 |             72 |
|  ap_clk      | bias_added_7_7_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                5 |             72 |
|  ap_clk      | bias_added_7_8_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                7 |             72 |
|  ap_clk      | bias_added_7_9_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                7 |             72 |
|  ap_clk      | bias_added_8_0_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                6 |             72 |
|  ap_clk      | bias_added_10_18_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |                9 |             72 |
|  ap_clk      | bias_added_8_10_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |               17 |             72 |
|  ap_clk      | bias_added_8_11_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                6 |             72 |
|  ap_clk      | bias_added_8_12_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                9 |             72 |
|  ap_clk      | bias_added_8_19_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                5 |             72 |
|  ap_clk      | bias_added_10_19_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |                5 |             72 |
|  ap_clk      | bias_added_8_1_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |               11 |             72 |
|  ap_clk      | bias_added_8_20_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |               10 |             72 |
|  ap_clk      | bias_added_8_2_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                8 |             72 |
|  ap_clk      | bias_added_8_21_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                8 |             72 |
|  ap_clk      | bias_added_8_22_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                7 |             72 |
|  ap_clk      | bias_added_8_23_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                9 |             72 |
|  ap_clk      | bias_added_8_24_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                6 |             72 |
|  ap_clk      | bias_added_8_25_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |               13 |             72 |
|  ap_clk      | bias_added_8_3_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                5 |             72 |
|  ap_clk      | bias_added_8_4_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |               10 |             72 |
|  ap_clk      | bias_added_10_1_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                8 |             72 |
|  ap_clk      | bias_added_8_5_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                6 |             72 |
|  ap_clk      | bias_added_8_6_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                8 |             72 |
|  ap_clk      | bias_added_8_7_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                6 |             72 |
|  ap_clk      | bias_added_8_8_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                8 |             72 |
|  ap_clk      | bias_added_8_9_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                7 |             72 |
|  ap_clk      | bias_added_9_0_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |               11 |             72 |
|  ap_clk      | bias_added_9_10_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                8 |             72 |
|  ap_clk      | bias_added_10_6_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                8 |             72 |
|  ap_clk      | bias_added_10_22_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |                9 |             72 |
|  ap_clk      | bias_added_9_9_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                9 |             72 |
|  ap_clk      | bias_added_10_23_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |                7 |             72 |
|  ap_clk      | bias_added_10_24_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |                7 |             72 |
|  ap_clk      | bias_added_10_25_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |               10 |             72 |
|  ap_clk      | bias_added_10_2_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                8 |             72 |
|  ap_clk      | bias_added_10_3_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                7 |             72 |
|  ap_clk      | bias_added_10_4_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                8 |             72 |
|  ap_clk      | bias_added_10_5_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                8 |             72 |
|  ap_clk      | bias_added_13_23_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |                8 |             72 |
|  ap_clk      | bias_added_13_18_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |               11 |             72 |
|  ap_clk      | bias_added_13_14_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |               12 |             72 |
|  ap_clk      | bias_added_0_1_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                8 |             72 |
|  ap_clk      | bias_added_13_15_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |                9 |             72 |
|  ap_clk      | bias_added_13_16_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |               17 |             72 |
|  ap_clk      | bias_added_13_17_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |               11 |             72 |
|  ap_clk      | bias_added_13_3_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                7 |             72 |
|  ap_clk      | bias_added_13_19_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |               11 |             72 |
|  ap_clk      | bias_added_12_9_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                7 |             72 |
|  ap_clk      | bias_added_13_0_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                7 |             72 |
|  ap_clk      | bias_added_13_10_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |               13 |             72 |
|  ap_clk      | bias_added_13_11_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |                7 |             72 |
|  ap_clk      | bias_added_13_12_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |                6 |             72 |
|  ap_clk      | bias_added_13_13_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |                7 |             72 |
|  ap_clk      | bias_added_6_2_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |                9 |             72 |
|  ap_clk      | bias_added_6_19_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                5 |             72 |
|  ap_clk      | bias_added_6_1_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                        |                                                               |               14 |             72 |
|  ap_clk      | bias_added_11_22_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |               10 |             72 |
|  ap_clk      | bias_added_11_15_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |               10 |             72 |
|  ap_clk      | bias_added_11_16_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |                8 |             72 |
|  ap_clk      | bias_added_0_15_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |               10 |             72 |
|  ap_clk      | bias_added_11_17_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |               12 |             72 |
|  ap_clk      | bias_added_11_18_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |                8 |             72 |
|  ap_clk      | bias_added_11_19_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |                9 |             72 |
|  ap_clk      | bias_added_11_1_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                6 |             72 |
|  ap_clk      | bias_added_11_20_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |                7 |             72 |
|  ap_clk      | bias_added_11_21_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |               12 |             72 |
|  ap_clk      | bias_added_11_23_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |                9 |             72 |
|  ap_clk      | bias_added_11_24_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |                7 |             72 |
|  ap_clk      | bias_added_11_25_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |                6 |             72 |
|  ap_clk      | bias_added_0_16_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                7 |             72 |
|  ap_clk      | bias_added_11_2_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |               10 |             72 |
|  ap_clk      | bias_added_11_3_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                6 |             72 |
|  ap_clk      | bias_added_11_4_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |               10 |             72 |
|  ap_clk      | bias_added_11_5_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                8 |             72 |
|  ap_clk      | bias_added_11_6_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |               10 |             72 |
|  ap_clk      | bias_added_11_7_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |               11 |             72 |
|  ap_clk      | bias_added_12_16_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |                8 |             72 |
|  ap_clk      | bias_added_11_9_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |               17 |             72 |
|  ap_clk      | bias_added_12_0_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                8 |             72 |
|  ap_clk      | bias_added_12_10_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |                5 |             72 |
|  ap_clk      | bias_added_0_17_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                8 |             72 |
|  ap_clk      | bias_added_12_11_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |                6 |             72 |
|  ap_clk      | bias_added_12_12_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |                5 |             72 |
|  ap_clk      | bias_added_12_13_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |                5 |             72 |
|  ap_clk      | bias_added_12_14_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |                6 |             72 |
|  ap_clk      | bias_added_12_15_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |               10 |             72 |
|  ap_clk      | bias_added_12_17_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |                8 |             72 |
|  ap_clk      | bias_added_12_18_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |               17 |             72 |
|  ap_clk      | bias_added_12_19_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |               15 |             72 |
|  ap_clk      | bias_added_0_18_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |               10 |             72 |
|  ap_clk      | bias_added_12_20_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |               13 |             72 |
|  ap_clk      | bias_added_12_21_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |               10 |             72 |
|  ap_clk      | bias_added_12_22_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |               10 |             72 |
|  ap_clk      | bias_added_12_23_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |                7 |             72 |
|  ap_clk      | bias_added_12_24_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |                9 |             72 |
|  ap_clk      | bias_added_12_25_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |               11 |             72 |
|  ap_clk      | bias_added_12_2_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |               19 |             72 |
|  ap_clk      | bias_added_12_3_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |               14 |             72 |
|  ap_clk      | bias_added_12_4_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |               10 |             72 |
|  ap_clk      | bias_added_12_5_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |               13 |             72 |
|  ap_clk      | bias_added_6_20_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |               16 |             72 |
|  ap_clk      | bias_added_10_14_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                      |                                                               |                7 |             72 |
|  ap_clk      | bias_added_6_21_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                9 |             72 |
|  ap_clk      | bias_added_6_22_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                9 |             72 |
|  ap_clk      | bias_added_6_23_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                9 |             72 |
|  ap_clk      | bias_added_6_24_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |               12 |             72 |
|  ap_clk      | bias_added_6_25_V_U/U_fifo_w18_d2_A_ram/shiftReg_ce                                                       |                                                               |                6 |             72 |
|  ap_clk      | add_bias_pre_L1_U0/shiftReg_ce_0                                                                          |                                                               |               10 |             72 |
|  ap_clk      | add_bias_pre_L1_U0/shiftReg_ce                                                                            |                                                               |                5 |             72 |
|  ap_clk      | add_bias_pre_L1_U0/E[0]                                                                                   |                                                               |                8 |             72 |
|  ap_clk      | add_bias_pre_L1_U0/SRL_SIG_reg[1][0]_79[0]                                                                |                                                               |                8 |             72 |
|  ap_clk      | mvprod_layer_2_U0/mlp_mul_18s_18s_3dEe_U473/mlp_mul_18s_18s_3dEe_MulnS_1_U/E[0]                           |                                                               |               10 |             76 |
|  ap_clk      | mvprod_layer_2_U0/mlp_mul_18s_18s_3dEe_U468/mlp_mul_18s_18s_3dEe_MulnS_1_U/E[0]                           |                                                               |               12 |             76 |
|  ap_clk      | mvprod_layer_2_U0/mlp_mul_18s_18s_3dEe_U458/mlp_mul_18s_18s_3dEe_MulnS_1_U/E[0]                           |                                                               |               10 |             76 |
|  ap_clk      | mvprod_layer_2_U0/mlp_mul_18s_18s_3dEe_U460/mlp_mul_18s_18s_3dEe_MulnS_1_U/E[0]                           |                                                               |                7 |             76 |
|  ap_clk      | mvprod_layer_2_U0/mlp_mul_18s_18s_3dEe_U461/mlp_mul_18s_18s_3dEe_MulnS_1_U/E[0]                           |                                                               |               10 |             76 |
|  ap_clk      | mvprod_layer_2_U0/mlp_mul_18s_18s_3dEe_U470/mlp_mul_18s_18s_3dEe_MulnS_1_U/E[0]                           |                                                               |                8 |             76 |
|  ap_clk      | mvprod_layer_2_U0/mlp_mul_18s_18s_3dEe_U469/mlp_mul_18s_18s_3dEe_MulnS_1_U/E[0]                           |                                                               |               14 |             76 |
|  ap_clk      | mvprod_layer_2_U0/mlp_mul_18s_18s_3dEe_U466/mlp_mul_18s_18s_3dEe_MulnS_1_U/E[0]                           |                                                               |                9 |             76 |
|  ap_clk      | mvprod_layer_2_U0/reg_12880                                                                               |                                                               |               10 |             76 |
|  ap_clk      | mvprod_layer_2_U0/reg_12960                                                                               |                                                               |                9 |             76 |
|  ap_clk      | mvprod_layer_2_U0/reg_1280[34]_i_1_n_3                                                                    |                                                               |                9 |             76 |
|  ap_clk      | mvprod_layer_2_U0/reg_12720                                                                               |                                                               |               10 |             76 |
|  ap_clk      | mvprod_layer_2_U0/ap_CS_fsm_pp0_stage3                                                                    |                                                               |               15 |             90 |
|  ap_clk      | mvprod_layer_2_U0/ap_CS_fsm_pp0_stage8                                                                    |                                                               |               19 |            134 |
|  ap_clk      | mvprod_layer_2_U0/ap_CS_fsm_pp0_stage9                                                                    |                                                               |               22 |            136 |
|  ap_clk      | mvprod_layer_2_U0/ap_CS_fsm_pp0_stage10                                                                   |                                                               |               18 |            142 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage2                                                                    |                                                               |               63 |            390 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_73_reg_42909_reg[19]  |                                                               |               57 |            476 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_75_reg_43104_reg[19]  |                                                               |               62 |            476 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_255_reg_44064_reg[19] |                                                               |               68 |            544 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_211_reg_43349_reg[19] |                                                               |               61 |            544 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_252_reg_43884_reg[19] |                                                               |               64 |            544 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_278_reg_44344_reg[19] |                                                               |               56 |            544 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_347_reg_45349_reg[19] |                                                               |               57 |            544 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_310_reg_44834_reg[19] |                                                               |               63 |            544 |
|  ap_clk      | mvprod_layer_1_U0/ap_enable_reg_pp0_iter1_reg_fret_n_3                                                    |                                                               |               66 |            544 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_223_reg_43574_reg[19] |                                                               |               71 |            544 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_293_reg_44584_reg[19] |                                                               |               73 |            544 |
|  ap_clk      | mvprod_layer_1_U0/p_Val2_16_319_reg_450440                                                                |                                                               |               64 |            544 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U32/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_396_reg_46103_reg[19] |                                                               |               66 |            544 |
|  ap_clk      | add_bias_pre_L1_U0/ap_CS_fsm_state2                                                                       |                                                               |              104 |            576 |
|  ap_clk      | mvprod_layer_1_U0/reg_196760                                                                              |                                                               |              128 |            576 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/next_mul3_reg_45534_reg[0]      |                                                               |               70 |            580 |
|  ap_clk      |                                                                                                           | add_bias_pre_L1_U0/ap_sync_reg_channel_write_bias_added_9_9_V |              190 |            800 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage12                                                                   |                                                               |              105 |            968 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage13                                                                   |                                                               |              100 |            968 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage15                                                                   |                                                               |              111 |            968 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage14                                                                   |                                                               |              105 |            968 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_65_reg_41379_reg[19]  |                                                               |              159 |            980 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_61_reg_40449_reg[19]  |                                                               |              174 |            980 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U27/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_69_reg_42299_reg[19]  |                                                               |              154 |            980 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U27/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_67_reg_41844_reg[19]  |                                                               |              166 |            980 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U27/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_71_reg_42604_reg[19]  |                                                               |              162 |            980 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_59_reg_39984_reg[19]  |                                                               |              167 |            980 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_63_reg_40914_reg[19]  |                                                               |              173 |            980 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage11                                                                   |                                                               |              112 |            992 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage5                                                                    |                                                               |              113 |            996 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage7                                                                    |                                                               |              114 |            996 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage9                                                                    |                                                               |              118 |           1000 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage8                                                                    |                                                               |              121 |           1002 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage6                                                                    |                                                               |              105 |           1002 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage10                                                                   |                                                               |              115 |           1002 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage3                                                                    |                                                               |              125 |           1024 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage4                                                                    |                                                               |              121 |           1036 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U23/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_53_reg_38549_reg[19]  |                                                               |              184 |           1052 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_57_reg_39509_reg[19]  |                                                               |              182 |           1052 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U23/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_51_reg_38054_reg[19]  |                                                               |              170 |           1052 |
|  ap_clk      | mvprod_layer_1_U0/mlp_mul_18s_18s_3bkb_U24/mlp_mul_18s_18s_3bkb_MulnS_0_U/p_Val2_16_55_reg_39034_reg[19]  |                                                               |              174 |           1052 |
|  ap_clk      | add_bias_pre_L1_U0/ap_CS_fsm_state3                                                                       |                                                               |              190 |           1152 |
|  ap_clk      | add_bias_pre_L1_U0/ap_CS_fsm_state10                                                                      |                                                               |              177 |           1152 |
|  ap_clk      | add_bias_pre_L1_U0/ap_CS_fsm_state9                                                                       |                                                               |              181 |           1152 |
|  ap_clk      | add_bias_pre_L1_U0/ap_CS_fsm_state6                                                                       |                                                               |              179 |           1152 |
|  ap_clk      | add_bias_pre_L1_U0/ap_CS_fsm_state7                                                                       |                                                               |              182 |           1152 |
|  ap_clk      | add_bias_pre_L1_U0/ap_CS_fsm_state13                                                                      |                                                               |              181 |           1152 |
|  ap_clk      | add_bias_pre_L1_U0/ap_CS_fsm_state11                                                                      |                                                               |              194 |           1152 |
|  ap_clk      | add_bias_pre_L1_U0/ap_CS_fsm_state5                                                                       |                                                               |              189 |           1152 |
|  ap_clk      | add_bias_pre_L1_U0/ap_CS_fsm_state8                                                                       |                                                               |              179 |           1152 |
|  ap_clk      | add_bias_pre_L1_U0/ap_CS_fsm_state12                                                                      |                                                               |              195 |           1152 |
|  ap_clk      | add_bias_pre_L1_U0/ap_CS_fsm_state4                                                                       |                                                               |              200 |           1152 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage24                                                                   |                                                               |              115 |           1340 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage22                                                                   |                                                               |              115 |           1340 |
|  ap_clk      | mvprod_layer_1_U0/ap_block_pp0_stage23_11001                                                              |                                                               |              115 |           1340 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage25                                                                   |                                                               |              121 |           1364 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage21                                                                   |                                                               |              120 |           1376 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage16                                                                   |                                                               |              124 |           1376 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage18                                                                   |                                                               |              122 |           1376 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage19                                                                   |                                                               |              120 |           1376 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage20                                                                   |                                                               |              120 |           1376 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage17                                                                   |                                                               |              124 |           1376 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage1                                                                    |                                                               |              134 |           1408 |
|  ap_clk      | mvprod_layer_1_U0/ap_CS_fsm_pp0_stage0                                                                    |                                                               |              139 |           1412 |
|  ap_clk      |                                                                                                           | ap_rst                                                        |              381 |           1830 |
|  ap_clk      | mvprod_layer_1_U0/ap_condition_2270                                                                       |                                                               |             2871 |          14976 |
|  ap_clk      | mvprod_layer_1_U0/input_0_0_V_read4_s_reg_128280                                                          |                                                               |             2124 |          15012 |
|  ap_clk      |                                                                                                           |                                                               |             2140 |          16086 |
+--------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+


