// Seed: 1246183709
module module_0 (
    output uwire id_0
);
  assign id_0 = 1;
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_0 = 1;
  assign id_0 = id_2;
  wire id_3;
  assign module_1.type_4 = 0;
endmodule
module module_1 (
    input supply0 id_0
    , id_7,
    input supply0 id_1,
    output wor id_2,
    input supply0 id_3,
    inout tri0 id_4,
    input tri0 id_5
);
  module_0 modCall_1 (id_4);
  assign id_4 = id_5;
  xnor primCall (id_4, id_7, id_5, id_1);
  assign id_7 = id_1;
endmodule
module module_2;
  always @(posedge 1 or id_1) id_1 <= 1;
endmodule
