<stg><name>OP_AL_32I</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:0 %op2_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %op2_val

]]></Node>
<StgValue><ssdm name="op2_val_read"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1 %op1_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %op1_val

]]></Node>
<StgValue><ssdm name="op1_val_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:2 %func3_val_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %func3_val

]]></Node>
<StgValue><ssdm name="func3_val_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:3 %func7_val_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %func7_val

]]></Node>
<StgValue><ssdm name="func7_val_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:4 %opcode_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %opcode_val

]]></Node>
<StgValue><ssdm name="opcode_val_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="31" op_0_bw="32">
<![CDATA[
entry:5 %empty = trunc i32 %op1_val_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="31" op_0_bw="32">
<![CDATA[
entry:6 %empty_128 = trunc i32 %op2_val_read

]]></Node>
<StgValue><ssdm name="empty_128"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0">
<![CDATA[
entry:7 %switch_ln9 = switch i6 %opcode_val_read, void %sw.epilog106, i6 51, void %sw.bb, i6 19, void %sw.bb55

]]></Node>
<StgValue><ssdm name="switch_ln9"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_val_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
sw.bb55:0 %switch_ln36 = switch i3 %func3_val_read, void %sw.bb97, i3 0, void %sw.bb57, i3 1, void %sw.bb61, i3 2, void %sw.bb66, i3 3, void %sw.bb70, i3 4, void %sw.bb74, i3 5, void %sw.bb78, i3 6, void %sw.bb93

]]></Node>
<StgValue><ssdm name="switch_ln36"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_val_read" val="19"/>
<literal name="func3_val_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
sw.bb93:0 %rd_val_7 = or i31 %empty_128, i31 %empty

]]></Node>
<StgValue><ssdm name="rd_val_7"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_val_read" val="19"/>
<literal name="func3_val_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
sw.bb93:1 %br_ln49 = br void %sw.epilog106

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_val_read" val="19"/>
<literal name="func3_val_read" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0" op_4_bw="7" op_5_bw="0">
<![CDATA[
sw.bb78:0 %switch_ln43 = switch i7 %func7_val_read, void %sw.epilog106, i7 0, void %sw.bb80, i7 32, void %sw.bb85

]]></Node>
<StgValue><ssdm name="switch_ln43"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_val_read" val="19"/>
<literal name="func3_val_read" val="-3"/>
<literal name="func7_val_read" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="32">
<![CDATA[
sw.bb85:0 %op2_5 = trunc i32 %op2_val_read

]]></Node>
<StgValue><ssdm name="op2_5"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_val_read" val="19"/>
<literal name="func3_val_read" val="-3"/>
<literal name="func7_val_read" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="5">
<![CDATA[
sw.bb85:1 %zext_ln109_1 = zext i5 %op2_5

]]></Node>
<StgValue><ssdm name="zext_ln109_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_val_read" val="19"/>
<literal name="func3_val_read" val="-3"/>
<literal name="func7_val_read" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb85:2 %rd_val_19 = ashr i32 %op1_val_read, i32 %zext_ln109_1

]]></Node>
<StgValue><ssdm name="rd_val_19"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_val_read" val="19"/>
<literal name="func3_val_read" val="-3"/>
<literal name="func7_val_read" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="31" op_0_bw="32">
<![CDATA[
sw.bb85:3 %trunc_ln7_5 = trunc i32 %rd_val_19

]]></Node>
<StgValue><ssdm name="trunc_ln7_5"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_val_read" val="19"/>
<literal name="func3_val_read" val="-3"/>
<literal name="func7_val_read" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
sw.bb85:4 %br_ln45 = br void %sw.epilog106

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_val_read" val="19"/>
<literal name="func3_val_read" val="-3"/>
<literal name="func7_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="32">
<![CDATA[
sw.bb80:0 %op2_4 = trunc i32 %op2_val_read

]]></Node>
<StgValue><ssdm name="op2_4"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_val_read" val="19"/>
<literal name="func3_val_read" val="-3"/>
<literal name="func7_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="5">
<![CDATA[
sw.bb80:1 %zext_ln105_1 = zext i5 %op2_4

]]></Node>
<StgValue><ssdm name="zext_ln105_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_val_read" val="19"/>
<literal name="func3_val_read" val="-3"/>
<literal name="func7_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb80:2 %rd_val_18 = lshr i32 %op1_val_read, i32 %zext_ln105_1

]]></Node>
<StgValue><ssdm name="rd_val_18"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_val_read" val="19"/>
<literal name="func3_val_read" val="-3"/>
<literal name="func7_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="31" op_0_bw="32">
<![CDATA[
sw.bb80:3 %trunc_ln7_4 = trunc i32 %rd_val_18

]]></Node>
<StgValue><ssdm name="trunc_ln7_4"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_val_read" val="19"/>
<literal name="func3_val_read" val="-3"/>
<literal name="func7_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
sw.bb80:4 %br_ln44 = br void %sw.epilog106

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_val_read" val="19"/>
<literal name="func3_val_read" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
sw.bb74:0 %rd_val_6 = xor i31 %empty_128, i31 %empty

]]></Node>
<StgValue><ssdm name="rd_val_6"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_val_read" val="19"/>
<literal name="func3_val_read" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
sw.bb74:1 %br_ln41 = br void %sw.epilog106

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_val_read" val="19"/>
<literal name="func3_val_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb70:0 %rd_val_4 = icmp_ult  i32 %op1_val_read, i32 %op2_val_read

]]></Node>
<StgValue><ssdm name="rd_val_4"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_val_read" val="19"/>
<literal name="func3_val_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="31" op_0_bw="1">
<![CDATA[
sw.bb70:1 %zext_ln7_1 = zext i1 %rd_val_4

]]></Node>
<StgValue><ssdm name="zext_ln7_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_val_read" val="19"/>
<literal name="func3_val_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
sw.bb70:2 %br_ln40 = br void %sw.epilog106

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_val_read" val="19"/>
<literal name="func3_val_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb66:0 %rd_val_3 = icmp_slt  i32 %op1_val_read, i32 %op2_val_read

]]></Node>
<StgValue><ssdm name="rd_val_3"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_val_read" val="19"/>
<literal name="func3_val_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="31" op_0_bw="1">
<![CDATA[
sw.bb66:1 %zext_ln7 = zext i1 %rd_val_3

]]></Node>
<StgValue><ssdm name="zext_ln7"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_val_read" val="19"/>
<literal name="func3_val_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
sw.bb66:2 %br_ln39 = br void %sw.epilog106

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_val_read" val="19"/>
<literal name="func3_val_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="32">
<![CDATA[
sw.bb61:0 %op2 = trunc i32 %op2_val_read

]]></Node>
<StgValue><ssdm name="op2"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_val_read" val="19"/>
<literal name="func3_val_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="5">
<![CDATA[
sw.bb61:1 %zext_ln88 = zext i5 %op2

]]></Node>
<StgValue><ssdm name="zext_ln88"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_val_read" val="19"/>
<literal name="func3_val_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb61:2 %rd_val_2 = shl i32 %op1_val_read, i32 %zext_ln88

]]></Node>
<StgValue><ssdm name="rd_val_2"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_val_read" val="19"/>
<literal name="func3_val_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="31" op_0_bw="32">
<![CDATA[
sw.bb61:3 %trunc_ln7 = trunc i32 %rd_val_2

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_val_read" val="19"/>
<literal name="func3_val_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
sw.bb61:4 %br_ln38 = br void %sw.epilog106

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_val_read" val="19"/>
<literal name="func3_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
sw.bb57:0 %rd_val_1 = add i31 %empty_128, i31 %empty

]]></Node>
<StgValue><ssdm name="rd_val_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_val_read" val="19"/>
<literal name="func3_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
sw.bb57:1 %br_ln37 = br void %sw.epilog106

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_val_read" val="19"/>
<literal name="func3_val_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
sw.bb97:0 %rd_val = and i31 %empty_128, i31 %empty

]]></Node>
<StgValue><ssdm name="rd_val"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_val_read" val="19"/>
<literal name="func3_val_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
sw.bb97:1 %br_ln50 = br void %sw.epilog106

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_val_read" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0" op_4_bw="7" op_5_bw="0">
<![CDATA[
sw.bb:0 %switch_ln11 = switch i7 %func7_val_read, void %sw.epilog106, i7 0, void %sw.bb2, i7 32, void %sw.bb37

]]></Node>
<StgValue><ssdm name="switch_ln11"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_val_read" val="-13"/>
<literal name="func7_val_read" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
sw.bb37:0 %switch_ln26 = switch i3 %func3_val_read, void %sw.epilog106, i3 0, void %sw.bb39, i3 5, void %sw.bb44

]]></Node>
<StgValue><ssdm name="switch_ln26"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_val_read" val="-13"/>
<literal name="func3_val_read" val="-3"/>
<literal name="func7_val_read" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="32">
<![CDATA[
sw.bb44:0 %op2_3 = trunc i32 %op2_val_read

]]></Node>
<StgValue><ssdm name="op2_3"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_val_read" val="-13"/>
<literal name="func3_val_read" val="-3"/>
<literal name="func7_val_read" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="5">
<![CDATA[
sw.bb44:1 %zext_ln109 = zext i5 %op2_3

]]></Node>
<StgValue><ssdm name="zext_ln109"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_val_read" val="-13"/>
<literal name="func3_val_read" val="-3"/>
<literal name="func7_val_read" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb44:2 %rd_val_17 = ashr i32 %op1_val_read, i32 %zext_ln109

]]></Node>
<StgValue><ssdm name="rd_val_17"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_val_read" val="-13"/>
<literal name="func3_val_read" val="-3"/>
<literal name="func7_val_read" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="31" op_0_bw="32">
<![CDATA[
sw.bb44:3 %trunc_ln7_3 = trunc i32 %rd_val_17

]]></Node>
<StgValue><ssdm name="trunc_ln7_3"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_val_read" val="-13"/>
<literal name="func3_val_read" val="-3"/>
<literal name="func7_val_read" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
sw.bb44:4 %br_ln28 = br void %sw.epilog106

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_val_read" val="-13"/>
<literal name="func3_val_read" val="0"/>
<literal name="func7_val_read" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
sw.bb39:0 %rd_val_16 = sub i31 %empty, i31 %empty_128

]]></Node>
<StgValue><ssdm name="rd_val_16"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_val_read" val="-13"/>
<literal name="func3_val_read" val="0"/>
<literal name="func7_val_read" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
sw.bb39:1 %br_ln27 = br void %sw.epilog106

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_val_read" val="-13"/>
<literal name="func7_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
sw.bb2:0 %switch_ln13 = switch i3 %func3_val_read, void %sw.bb32, i3 0, void %sw.bb4, i3 1, void %sw.bb6, i3 2, void %sw.bb11, i3 3, void %sw.bb15, i3 4, void %sw.bb19, i3 5, void %sw.bb23, i3 6, void %sw.bb28

]]></Node>
<StgValue><ssdm name="switch_ln13"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_val_read" val="-13"/>
<literal name="func3_val_read" val="-2"/>
<literal name="func7_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
sw.bb28:0 %rd_val_15 = or i31 %empty_128, i31 %empty

]]></Node>
<StgValue><ssdm name="rd_val_15"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_val_read" val="-13"/>
<literal name="func3_val_read" val="-2"/>
<literal name="func7_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
sw.bb28:1 %br_ln20 = br void %sw.epilog106

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_val_read" val="-13"/>
<literal name="func3_val_read" val="-3"/>
<literal name="func7_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="32">
<![CDATA[
sw.bb23:0 %op2_2 = trunc i32 %op2_val_read

]]></Node>
<StgValue><ssdm name="op2_2"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_val_read" val="-13"/>
<literal name="func3_val_read" val="-3"/>
<literal name="func7_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="5">
<![CDATA[
sw.bb23:1 %zext_ln105 = zext i5 %op2_2

]]></Node>
<StgValue><ssdm name="zext_ln105"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_val_read" val="-13"/>
<literal name="func3_val_read" val="-3"/>
<literal name="func7_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb23:2 %rd_val_14 = lshr i32 %op1_val_read, i32 %zext_ln105

]]></Node>
<StgValue><ssdm name="rd_val_14"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_val_read" val="-13"/>
<literal name="func3_val_read" val="-3"/>
<literal name="func7_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="31" op_0_bw="32">
<![CDATA[
sw.bb23:3 %trunc_ln7_2 = trunc i32 %rd_val_14

]]></Node>
<StgValue><ssdm name="trunc_ln7_2"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_val_read" val="-13"/>
<literal name="func3_val_read" val="-3"/>
<literal name="func7_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
sw.bb23:4 %br_ln19 = br void %sw.epilog106

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_val_read" val="-13"/>
<literal name="func3_val_read" val="-4"/>
<literal name="func7_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
sw.bb19:0 %rd_val_13 = xor i31 %empty_128, i31 %empty

]]></Node>
<StgValue><ssdm name="rd_val_13"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_val_read" val="-13"/>
<literal name="func3_val_read" val="-4"/>
<literal name="func7_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
sw.bb19:1 %br_ln18 = br void %sw.epilog106

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_val_read" val="-13"/>
<literal name="func3_val_read" val="3"/>
<literal name="func7_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb15:0 %rd_val_12 = icmp_ult  i32 %op1_val_read, i32 %op2_val_read

]]></Node>
<StgValue><ssdm name="rd_val_12"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_val_read" val="-13"/>
<literal name="func3_val_read" val="3"/>
<literal name="func7_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="31" op_0_bw="1">
<![CDATA[
sw.bb15:1 %zext_ln7_3 = zext i1 %rd_val_12

]]></Node>
<StgValue><ssdm name="zext_ln7_3"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_val_read" val="-13"/>
<literal name="func3_val_read" val="3"/>
<literal name="func7_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
sw.bb15:2 %br_ln17 = br void %sw.epilog106

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_val_read" val="-13"/>
<literal name="func3_val_read" val="2"/>
<literal name="func7_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb11:0 %rd_val_11 = icmp_slt  i32 %op1_val_read, i32 %op2_val_read

]]></Node>
<StgValue><ssdm name="rd_val_11"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_val_read" val="-13"/>
<literal name="func3_val_read" val="2"/>
<literal name="func7_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="31" op_0_bw="1">
<![CDATA[
sw.bb11:1 %zext_ln7_2 = zext i1 %rd_val_11

]]></Node>
<StgValue><ssdm name="zext_ln7_2"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_val_read" val="-13"/>
<literal name="func3_val_read" val="2"/>
<literal name="func7_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
sw.bb11:2 %br_ln16 = br void %sw.epilog106

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_val_read" val="-13"/>
<literal name="func3_val_read" val="1"/>
<literal name="func7_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="32">
<![CDATA[
sw.bb6:0 %op2_1 = trunc i32 %op2_val_read

]]></Node>
<StgValue><ssdm name="op2_1"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_val_read" val="-13"/>
<literal name="func3_val_read" val="1"/>
<literal name="func7_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="5">
<![CDATA[
sw.bb6:1 %zext_ln88_1 = zext i5 %op2_1

]]></Node>
<StgValue><ssdm name="zext_ln88_1"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_val_read" val="-13"/>
<literal name="func3_val_read" val="1"/>
<literal name="func7_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb6:2 %rd_val_10 = shl i32 %op1_val_read, i32 %zext_ln88_1

]]></Node>
<StgValue><ssdm name="rd_val_10"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_val_read" val="-13"/>
<literal name="func3_val_read" val="1"/>
<literal name="func7_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="31" op_0_bw="32">
<![CDATA[
sw.bb6:3 %trunc_ln7_1 = trunc i32 %rd_val_10

]]></Node>
<StgValue><ssdm name="trunc_ln7_1"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_val_read" val="-13"/>
<literal name="func3_val_read" val="1"/>
<literal name="func7_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
sw.bb6:4 %br_ln15 = br void %sw.epilog106

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_val_read" val="-13"/>
<literal name="func3_val_read" val="0"/>
<literal name="func7_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
sw.bb4:0 %rd_val_9 = add i31 %empty_128, i31 %empty

]]></Node>
<StgValue><ssdm name="rd_val_9"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_val_read" val="-13"/>
<literal name="func3_val_read" val="0"/>
<literal name="func7_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
sw.bb4:1 %br_ln14 = br void %sw.epilog106

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_val_read" val="-13"/>
<literal name="func3_val_read" val="-1"/>
<literal name="func7_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
sw.bb32:0 %rd_val_8 = and i31 %empty_128, i31 %empty

]]></Node>
<StgValue><ssdm name="rd_val_8"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode_val_read" val="-13"/>
<literal name="func3_val_read" val="-1"/>
<literal name="func7_val_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
sw.bb32:1 %br_ln21 = br void %sw.epilog106

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0" op_4_bw="31" op_5_bw="0" op_6_bw="31" op_7_bw="0" op_8_bw="31" op_9_bw="0" op_10_bw="31" op_11_bw="0" op_12_bw="31" op_13_bw="0" op_14_bw="31" op_15_bw="0" op_16_bw="31" op_17_bw="0" op_18_bw="31" op_19_bw="0" op_20_bw="31" op_21_bw="0" op_22_bw="31" op_23_bw="0" op_24_bw="31" op_25_bw="0" op_26_bw="31" op_27_bw="0" op_28_bw="31" op_29_bw="0" op_30_bw="31" op_31_bw="0" op_32_bw="31" op_33_bw="0" op_34_bw="31" op_35_bw="0" op_36_bw="31" op_37_bw="0" op_38_bw="31" op_39_bw="0" op_40_bw="31" op_41_bw="0" op_42_bw="31" op_43_bw="0" op_44_bw="31" op_45_bw="0">
<![CDATA[
sw.epilog106:0 %rd_val_5 = phi i31 %rd_val, void %sw.bb97, i31 %rd_val_7, void %sw.bb93, i31 %rd_val_6, void %sw.bb74, i31 %zext_ln7_1, void %sw.bb70, i31 %zext_ln7, void %sw.bb66, i31 %trunc_ln7, void %sw.bb61, i31 %rd_val_1, void %sw.bb57, i31 %trunc_ln7_5, void %sw.bb85, i31 %trunc_ln7_4, void %sw.bb80, i31 %trunc_ln7_3, void %sw.bb44, i31 %rd_val_16, void %sw.bb39, i31 %rd_val_8, void %sw.bb32, i31 %rd_val_15, void %sw.bb28, i31 %trunc_ln7_2, void %sw.bb23, i31 %rd_val_13, void %sw.bb19, i31 %zext_ln7_3, void %sw.bb15, i31 %zext_ln7_2, void %sw.bb11, i31 %trunc_ln7_1, void %sw.bb6, i31 %rd_val_9, void %sw.bb4, i31 0, void %entry, i31 0, void %sw.bb, i31 0, void %sw.bb37, i31 0, void %sw.bb78

]]></Node>
<StgValue><ssdm name="rd_val_5"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0">
<![CDATA[
sw.epilog106:1 %error = phi i1 0, void %sw.bb97, i1 0, void %sw.bb93, i1 0, void %sw.bb74, i1 0, void %sw.bb70, i1 0, void %sw.bb66, i1 0, void %sw.bb61, i1 0, void %sw.bb57, i1 0, void %sw.bb85, i1 0, void %sw.bb80, i1 0, void %sw.bb44, i1 0, void %sw.bb39, i1 0, void %sw.bb32, i1 0, void %sw.bb28, i1 0, void %sw.bb23, i1 0, void %sw.bb19, i1 0, void %sw.bb15, i1 0, void %sw.bb11, i1 0, void %sw.bb6, i1 0, void %sw.bb4, i1 1, void %entry, i1 1, void %sw.bb, i1 1, void %sw.bb37, i1 1, void %sw.bb78

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
sw.epilog106:2 %or_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %rd_val_5, i1 %error

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="32">
<![CDATA[
sw.epilog106:3 %ret_ln57 = ret i32 %or_ln

]]></Node>
<StgValue><ssdm name="ret_ln57"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
