#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Tue Jun 13 18:01:39 2017
# Process ID: 4296
# Current directory: C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.runs/synth_1
# Command line: vivado.exe -log SHA1_core.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source SHA1_core.tcl
# Log file: C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.runs/synth_1/SHA1_core.vds
# Journal file: C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source SHA1_core.tcl -notrace
Command: synth_design -top SHA1_core -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7148 
WARNING: [Synth 8-2611] redeclaration of ansi port digest_out is not allowed [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:41]
WARNING: [Synth 8-2611] redeclaration of ansi port done is not allowed [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:42]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 340.949 ; gain = 130.809
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SHA1_core' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:23]
	Parameter SHA1_RESET bound to: 0 - type: integer 
	Parameter SHA1_INIT bound to: 1 - type: integer 
	Parameter SHA1_W_ROUNDS bound to: 2 - type: integer 
	Parameter SHA1_ABCDE_INIT bound to: 3 - type: integer 
	Parameter SHA1_F0_ROUNDS bound to: 4 - type: integer 
	Parameter SHA1_F1_ROUNDS bound to: 5 - type: integer 
	Parameter SHA1_F2_ROUNDS bound to: 6 - type: integer 
	Parameter SHA1_F3_ROUNDS bound to: 7 - type: integer 
	Parameter SHA1_FINAL bound to: 8 - type: integer 
	Parameter SHA1_DIGEST bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SHA1_core' (1#1) [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 385.750 ; gain = 175.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 385.750 ; gain = 175.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 385.750 ; gain = 175.609
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:71]
WARNING: [Synth 8-327] inferring latch for variable 'digest_out_reg' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:782]
WARNING: [Synth 8-327] inferring latch for variable 'flag_reg' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:111]
WARNING: [Synth 8-327] inferring latch for variable 'hash_reg[4]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:775]
WARNING: [Synth 8-327] inferring latch for variable 'hash_reg[3]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:775]
WARNING: [Synth 8-327] inferring latch for variable 'hash_reg[2]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:775]
WARNING: [Synth 8-327] inferring latch for variable 'hash_reg[1]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:775]
WARNING: [Synth 8-327] inferring latch for variable 'hash_reg[0]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:775]
WARNING: [Synth 8-327] inferring latch for variable 'e_reg[80]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:274]
WARNING: [Synth 8-327] inferring latch for variable 'h_reg[4]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'd_reg[80]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:273]
WARNING: [Synth 8-327] inferring latch for variable 'h_reg[3]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'c_reg[80]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:272]
WARNING: [Synth 8-327] inferring latch for variable 'h_reg[2]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'b_reg[80]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:271]
WARNING: [Synth 8-327] inferring latch for variable 'h_reg[1]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'a_reg[80]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:270]
WARNING: [Synth 8-327] inferring latch for variable 'h_reg[0]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'b_reg[60]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:271]
WARNING: [Synth 8-327] inferring latch for variable 'a_reg[60]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:270]
WARNING: [Synth 8-327] inferring latch for variable 'd_reg[60]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:273]
WARNING: [Synth 8-327] inferring latch for variable 'c_reg[60]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:272]
WARNING: [Synth 8-327] inferring latch for variable 'e_reg[60]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:274]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[60]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'k_reg[3]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[62]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[61]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[63]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[65]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[64]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[66]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[68]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[67]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[69]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[70]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[72]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[71]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[73]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[75]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[74]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[76]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[77]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[78]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[79]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'b_reg[40]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:271]
WARNING: [Synth 8-327] inferring latch for variable 'd_reg[40]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:273]
WARNING: [Synth 8-327] inferring latch for variable 'c_reg[40]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:272]
WARNING: [Synth 8-327] inferring latch for variable 'e_reg[40]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:274]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[40]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'k_reg[2]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'a_reg[40]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:270]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[42]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[41]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[44]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[43]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[46]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[45]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[48]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[47]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[50]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[49]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[52]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[51]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[54]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[53]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[56]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[55]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[58]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[57]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[59]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[14]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[15]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[0]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'd_reg[20]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:273]
WARNING: [Synth 8-327] inferring latch for variable 'b_reg[20]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:271]
WARNING: [Synth 8-327] inferring latch for variable 'c_reg[20]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:272]
WARNING: [Synth 8-327] inferring latch for variable 'e_reg[20]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:274]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[20]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'k_reg[1]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'a_reg[20]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:270]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[22]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[21]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[24]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[23]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[25]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[27]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[26]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[28]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[29]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[31]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[30]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[32]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[33]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[35]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[34]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[36]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[38]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[37]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[39]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'b_reg[0]' [C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:271]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 417.926 ; gain = 207.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |SHA1_core__GB0 |           1|     29202|
|2     |SHA1_core__GB1 |           1|     15296|
|3     |SHA1_core__GB2 |           1|     12384|
+------+---------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   5 Input     32 Bit       Adders := 80    
+---XORs : 
	   3 Input     32 Bit         XORs := 40    
	   4 Input     32 Bit         XORs := 55    
	   2 Input     32 Bit         XORs := 9     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SHA1_core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   5 Input     32 Bit       Adders := 80    
+---XORs : 
	   3 Input     32 Bit         XORs := 40    
	   4 Input     32 Bit         XORs := 55    
	   2 Input     32 Bit         XORs := 9     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][27]' (LDC) to 'i_0/k_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][29]' (LDC) to 'i_0/k_reg[2][30]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][0]' (LDC) to 'i_0/k_reg[2][30]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][2]' (LDC) to 'i_0/k_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][7]' (LDC) to 'i_0/k_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][9]' (LDC) to 'i_0/k_reg[2][30]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][12]' (LDC) to 'i_0/k_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][14]' (LDC) to 'i_0/k_reg[2][30]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][17]' (LDC) to 'i_0/k_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][19]' (LDC) to 'i_0/k_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][22]' (LDC) to 'i_0/k_reg[2][30]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][24]' (LDC) to 'i_0/k_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][31]' (LDC) to 'i_0/k_reg[2][26]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][4]' (LDC) to 'i_0/k_reg[2][26]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][5]' (LDC) to 'i_0/k_reg[2][30]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][10]' (LDC) to 'i_0/k_reg[2][26]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][15]' (LDC) to 'i_0/k_reg[2][26]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][20]' (LDC) to 'i_0/k_reg[2][26]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][25]' (LDC) to 'i_0/k_reg[2][26]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][30]' (LDC) to 'i_0/k_reg[2][28]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][3]' (LDC) to 'i_0/k_reg[2][26]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][8]' (LDC) to 'i_0/k_reg[2][28]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][13]' (LDC) to 'i_0/k_reg[2][26]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][18]' (LDC) to 'i_0/k_reg[2][28]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][23]' (LDC) to 'i_0/k_reg[2][28]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][28]' (LDC) to 'i_0/k_reg[2][21]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][1]' (LDC) to 'i_0/k_reg[2][21]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][6]' (LDC) to 'i_0/k_reg[2][26]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][11]' (LDC) to 'i_0/k_reg[2][26]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][16]' (LDC) to 'i_0/k_reg[2][26]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][21]' (LDC) to 'i_0/k_reg[3][29]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][26]' (LDC) to 'i_0/k_reg[3][31]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[3][0]' (LDC) to 'i_0/k_reg[3][29]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[3][2]' (LDC) to 'i_0/k_reg[3][31]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[3][7]' (LDC) to 'i_0/k_reg[3][31]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[3][9]' (LDC) to 'i_0/k_reg[3][29]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[3][12]' (LDC) to 'i_0/k_reg[3][29]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[3][14]' (LDC) to 'i_0/k_reg[3][31]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[3][17]' (LDC) to 'i_0/k_reg[3][31]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[3][19]' (LDC) to 'i_0/k_reg[3][29]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[3][22]' (LDC) to 'i_0/k_reg[3][31]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[3][24]' (LDC) to 'i_0/k_reg[3][29]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[3][27]' (LDC) to 'i_0/k_reg[3][31]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[3][29]' (LDC) to 'i_0/k_reg[3][28]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[3][4]' (LDC) to 'i_0/k_reg[3][31]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[3][5]' (LDC) to 'i_0/k_reg[3][28]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[3][10]' (LDC) to 'i_0/k_reg[3][28]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[3][15]' (LDC) to 'i_0/k_reg[3][31]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[3][20]' (LDC) to 'i_0/k_reg[3][28]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[3][25]' (LDC) to 'i_0/k_reg[3][31]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[3][30]' (LDC) to 'i_0/k_reg[3][31]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[3][3]' (LDC) to 'i_0/k_reg[3][28]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[3][8]' (LDC) to 'i_0/k_reg[3][31]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[3][13]' (LDC) to 'i_0/k_reg[3][28]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[3][18]' (LDC) to 'i_0/k_reg[3][28]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[3][23]' (LDC) to 'i_0/k_reg[3][28]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[3][28]' (LDC) to 'i_0/k_reg[3][26]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[3][1]' (LDC) to 'i_0/k_reg[3][31]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[3][6]' (LDC) to 'i_0/k_reg[3][31]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[3][11]' (LDC) to 'i_0/k_reg[3][26]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[3][16]' (LDC) to 'i_0/k_reg[3][26]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[3][21]' (LDC) to 'i_0/k_reg[3][31]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[3][26]' (LDC) to 'i_0/h_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[3][31]' (LDC) to 'i_0/h_reg[0][30]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[3][0]' (LDC) to 'i_0/h_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[3][1]' (LDC) to 'i_0/h_reg[0][30]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[3][2]' (LDC) to 'i_0/h_reg[0][30]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[3][3]' (LDC) to 'i_0/h_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[3][4]' (LDC) to 'i_0/h_reg[0][30]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[3][5]' (LDC) to 'i_0/h_reg[0][30]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[3][6]' (LDC) to 'i_0/h_reg[0][30]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[3][7]' (LDC) to 'i_0/h_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[3][8]' (LDC) to 'i_0/h_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[3][9]' (LDC) to 'i_0/h_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[3][10]' (LDC) to 'i_0/h_reg[0][30]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[3][11]' (LDC) to 'i_0/h_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[3][12]' (LDC) to 'i_0/h_reg[0][30]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[3][13]' (LDC) to 'i_0/h_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[3][14]' (LDC) to 'i_0/h_reg[0][30]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[3][15]' (LDC) to 'i_0/h_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[3][16]' (LDC) to 'i_0/h_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[3][17]' (LDC) to 'i_0/h_reg[0][30]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[3][18]' (LDC) to 'i_0/h_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[3][19]' (LDC) to 'i_0/h_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[3][20]' (LDC) to 'i_0/h_reg[0][30]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[3][21]' (LDC) to 'i_0/h_reg[0][30]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[3][22]' (LDC) to 'i_0/h_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[3][23]' (LDC) to 'i_0/h_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[3][24]' (LDC) to 'i_0/h_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[3][25]' (LDC) to 'i_0/h_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[3][26]' (LDC) to 'i_0/h_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[3][27]' (LDC) to 'i_0/h_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[3][28]' (LDC) to 'i_0/h_reg[0][30]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[3][29]' (LDC) to 'i_0/h_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[3][30]' (LDC) to 'i_0/h_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[3][31]' (LDC) to 'i_0/h_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[2][0]' (LDC) to 'i_0/h_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[2][1]' (LDC) to 'i_0/h_reg[0][30]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[2][2]' (LDC) to 'i_0/h_reg[0][30]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[2][3]' (LDC) to 'i_0/h_reg[0][30]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\h_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\k_reg[1][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[17][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[14][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[16][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[35][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[59][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[59][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[59][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[59][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[59][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[58][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[58][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[58][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[58][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[58][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[58][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[59][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[59][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[59][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[59][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[59][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[59][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[59][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[59][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[59][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[59][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[59][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[59][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[59][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[58][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[58][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[57][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[57][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[57][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[57][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[57][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[57][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[57][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[57][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[57][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[58][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[58][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[58][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[58][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[58][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[58][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[58][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[58][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[58][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[58][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[57][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[57][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[57][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[56][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[56][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[56][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[56][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[56][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[56][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[56][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[56][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[56][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[56][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[56][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[57][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[57][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[57][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[57][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[57][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[57][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[57][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[56][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[56][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[56][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[56][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[55][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[55][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[55][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[55][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[55][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[55][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[55][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[55][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[55][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[55][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[55][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[55][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[55][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[55][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[56][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[56][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[56][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[55][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[55][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[55][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[54][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[54][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[53][29] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:06 . Memory (MB): peak = 738.152 ; gain = 528.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |SHA1_core__GB0 |           1|     21073|
|2     |SHA1_core__GB1 |           1|      9436|
|3     |SHA1_core__GB2 |           1|      8172|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:07 . Memory (MB): peak = 738.152 ; gain = 528.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |SHA1_core__GB0 |           1|     21073|
|2     |SHA1_core__GB1 |           1|      9436|
|3     |SHA1_core__GB2 |           1|      8172|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:05 ; elapsed = 00:01:11 . Memory (MB): peak = 738.152 ; gain = 528.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:07 ; elapsed = 00:01:13 . Memory (MB): peak = 738.152 ; gain = 528.012
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:07 ; elapsed = 00:01:13 . Memory (MB): peak = 738.152 ; gain = 528.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:07 ; elapsed = 00:01:13 . Memory (MB): peak = 738.152 ; gain = 528.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:07 ; elapsed = 00:01:13 . Memory (MB): peak = 738.152 ; gain = 528.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:08 ; elapsed = 00:01:13 . Memory (MB): peak = 738.152 ; gain = 528.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:08 ; elapsed = 00:01:13 . Memory (MB): peak = 738.152 ; gain = 528.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     7|
|2     |CARRY4 |  1316|
|3     |LUT1   |   398|
|4     |LUT2   |  1438|
|5     |LUT3   |  1307|
|6     |LUT4   |   845|
|7     |LUT5   |  2450|
|8     |LUT6   |  2350|
|9     |FDCE   |     4|
|10    |LD     |   970|
|11    |LDC    |    41|
|12    |IBUF   |     2|
|13    |OBUF   |   161|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       | 11289|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:08 ; elapsed = 00:01:13 . Memory (MB): peak = 738.152 ; gain = 528.012
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 111 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:03 ; elapsed = 00:01:06 . Memory (MB): peak = 738.152 ; gain = 482.375
Synthesis Optimization Complete : Time (s): cpu = 00:01:08 ; elapsed = 00:01:13 . Memory (MB): peak = 738.152 ; gain = 528.012
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2329 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'SHA1_core' is not ideal for floorplanning, since the cellview 'SHA1_core' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1011 instances were transformed.
  LD => LDCE: 970 instances
  LDC => LDCE: 41 instances

INFO: [Common 17-83] Releasing license: Synthesis
215 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:10 ; elapsed = 00:01:14 . Memory (MB): peak = 738.152 ; gain = 489.813
INFO: [Common 17-1381] The checkpoint 'C:/College/Thesis/VivadoProjects/sha1_core/SHA1_core.runs/synth_1/SHA1_core.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 738.152 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 18:03:04 2017...
