{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "import json\n",
    "import pandas as pd\n",
    "from tqdm import tqdm"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "graph_path = '/data/LPJ/ICML25/GraphCoder/graphgpt_dataset/gpt_dataset_construction/acl25_gpt4/shuffled_with_module_head/graph.jsonl'\n",
    "graph = pd.read_json(graph_path, lines=True)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "([{'id': 0, 'content': 'A', 'type': 'input port'},\n",
       "  {'id': 1, 'content': 'B', 'type': 'input port'},\n",
       "  {'id': 2, 'content': 'A_greater', 'type': 'output port'},\n",
       "  {'id': 3, 'content': 'A_equal', 'type': 'output port'},\n",
       "  {'id': 4, 'content': 'A_less', 'type': 'output port'},\n",
       "  {'id': 5, 'content': 'higher_cmp', 'type': 'submodule'},\n",
       "  {'id': 6, 'content': 'lower_cmp', 'type': 'submodule'}],\n",
       " [],\n",
       " [[1, 0, 1, 0, 6, 6, 6], [5, 5, 6, 6, 2, 3, 4]])"
      ]
     },
     "execution_count": 4,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "graph.iloc[0]['nodes'], graph.iloc[0]['edge_attrs'], graph.iloc[0]['connectivity']"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "nodes           [{'id': 0, 'content': 'A', 'type': 'input port...\n",
      "edge_attrs                                                     []\n",
      "connectivity       [[1, 0, 1, 0, 6, 6, 6], [5, 5, 6, 6, 2, 3, 4]]\n",
      "Name: 0, dtype: object\n"
     ]
    }
   ],
   "source": [
    "print(graph.iloc[0])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "1326"
      ]
     },
     "execution_count": 3,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "len(graph)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[{'id': 0, 'content': 'A', 'type': 'input port'}, {'id': 1, 'content': 'B', 'type': 'input port'}, {'id': 2, 'content': 'A_greater', 'type': 'output port'}, {'id': 3, 'content': 'A_equal', 'type': 'output port'}, {'id': 4, 'content': 'A_less', 'type': 'output port'}, {'id': 5, 'content': 'higher_cmp', 'type': 'submodule'}, {'id': 6, 'content': 'lower_cmp', 'type': 'submodule'}]\n",
      "[[1, 0, 1, 0, 6, 6, 6], [5, 5, 6, 6, 2, 3, 4]]\n"
     ]
    }
   ],
   "source": [
    "print(graph.iloc[0]['nodes'])\n",
    "print(graph.iloc[0]['connectivity'])\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [],
   "source": [
    "input_ports = []\n",
    "output_ports = []\n",
    "submodules = []"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "100%|██████████| 1326/1326 [00:00<00:00, 29045.43it/s]\n"
     ]
    }
   ],
   "source": [
    "for i in tqdm(range(len(graph))):\n",
    "    nodes = graph.iloc[i]['nodes']\n",
    "    for node in nodes:\n",
    "        if node['type'] == 'input port':\n",
    "            input_ports.append(node['content'])\n",
    "        elif node['type'] == 'output port':\n",
    "            output_ports.append(node['content'])\n",
    "        elif node['type'] == 'submodule':\n",
    "            submodules.append(node['content'])\n",
    "            "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "(4461, 2406, 4519)"
      ]
     },
     "execution_count": 7,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "len(input_ports), len(output_ports), len(submodules)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [],
   "source": [
    "input_ports = list(set(input_ports))\n",
    "output_ports = list(set(output_ports))\n",
    "submodules = list(set(submodules))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "(420, 394, 1509)"
      ]
     },
     "execution_count": 9,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "len(input_ports), len(output_ports), len(submodules)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [],
   "source": [
    "import random\n",
    "from collections import defaultdict\n",
    "\n",
    "# Predefined names for each type\n",
    "BASE_NAMES = {\n",
    "    'input port': input_ports,\n",
    "    'output port': output_ports,\n",
    "    'submodule': submodules\n",
    "}\n",
    "# Global counters to track name usage across the dataset\n",
    "name_usage = defaultdict(int)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "min_edges 26 ~ 50\n",
      "total_edges 26\n",
      "min_edges 7 ~ 50\n",
      "total_edges 16\n",
      "min_edges 13 ~ 50\n",
      "total_edges 14\n",
      "min_edges 11 ~ 50\n",
      "total_edges 13\n",
      "min_edges 5 ~ 50\n",
      "total_edges 7\n",
      "min_edges 13 ~ 50\n",
      "total_edges 13\n",
      "min_edges 11 ~ 50\n",
      "total_edges 15\n",
      "min_edges 13 ~ 50\n",
      "total_edges 14\n",
      "min_edges 7 ~ 50\n",
      "total_edges 10\n",
      "min_edges 8 ~ 50\n",
      "total_edges 12\n",
      "min_edges 10 ~ 50\n",
      "total_edges 15\n",
      "min_edges 8 ~ 50\n",
      "total_edges 19\n",
      "min_edges 9 ~ 50\n",
      "total_edges 14\n",
      "min_edges 14 ~ 50\n",
      "total_edges 17\n",
      "min_edges 9 ~ 50\n",
      "total_edges 9\n",
      "min_edges 8 ~ 50\n",
      "total_edges 18\n",
      "min_edges 8 ~ 50\n",
      "total_edges 10\n",
      "min_edges 12 ~ 50\n",
      "total_edges 15\n",
      "min_edges 21 ~ 50\n",
      "total_edges 36\n",
      "min_edges 8 ~ 50\n",
      "total_edges 14\n",
      "min_edges 8 ~ 50\n",
      "total_edges 18\n",
      "min_edges 7 ~ 50\n",
      "total_edges 13\n",
      "min_edges 13 ~ 50\n",
      "total_edges 18\n",
      "min_edges 9 ~ 50\n",
      "total_edges 13\n",
      "min_edges 21 ~ 50\n",
      "total_edges 44\n",
      "min_edges 8 ~ 50\n",
      "total_edges 9\n",
      "min_edges 14 ~ 50\n",
      "total_edges 14\n",
      "min_edges 11 ~ 50\n",
      "total_edges 19\n",
      "min_edges 8 ~ 50\n",
      "total_edges 19\n",
      "min_edges 11 ~ 50\n",
      "total_edges 12\n",
      "Graph 1:\n",
      "Nodes: [{'id': 0, 'content': 'jump_type', 'type': 'input port'}, {'id': 1, 'content': 'm1', 'type': 'input port'}, {'id': 2, 'content': 'toggle', 'type': 'input port'}, {'id': 3, 'content': 'shift_en_l', 'type': 'input port'}, {'id': 4, 'content': 'RST', 'type': 'input port'}, {'id': 5, 'content': 'shift_amt', 'type': 'input port'}, {'id': 6, 'content': 'Result', 'type': 'output port'}, {'id': 7, 'content': 'clk_2', 'type': 'output port'}, {'id': 8, 'content': 'y0', 'type': 'output port'}, {'id': 9, 'content': 'zeroFlag', 'type': 'output port'}, {'id': 10, 'content': 'CLK_100', 'type': 'output port'}, {'id': 11, 'content': 'or_gate', 'type': 'submodule'}, {'id': 12, 'content': 'tmr2', 'type': 'submodule'}, {'id': 13, 'content': 'add_mod', 'type': 'submodule'}, {'id': 14, 'content': 'and_module', 'type': 'submodule'}, {'id': 15, 'content': 'comp2', 'type': 'submodule'}, {'id': 16, 'content': 'FS14', 'type': 'submodule'}, {'id': 17, 'content': 'd5', 'type': 'submodule'}, {'id': 18, 'content': 'u_div_by_2', 'type': 'submodule'}, {'id': 19, 'content': 'block1', 'type': 'submodule'}, {'id': 20, 'content': 'oc', 'type': 'submodule'}, {'id': 21, 'content': 'f_dec', 'type': 'submodule'}, {'id': 22, 'content': 'S1', 'type': 'submodule'}, {'id': 23, 'content': 'add4_inst6', 'type': 'submodule'}, {'id': 24, 'content': 'reset_mod', 'type': 'submodule'}, {'id': 25, 'content': 'low_byte_subtractor', 'type': 'submodule'}, {'id': 26, 'content': 'RCA20', 'type': 'submodule'}]\n",
      "Edges: [[0, 1, 2, 3, 4, 5, 7, 11, 11, 3, 11, 0, 12, 11, 17, 19, 19, 3, 5, 16, 23, 18, 14, 15, 11, 23], [22, 22, 23, 24, 21, 12, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 25, 26, 6, 7, 8, 9, 10]]\n",
      "Number of edges: 26\n",
      "\n",
      "Graph 2:\n",
      "Nodes: [{'id': 0, 'content': 'imag1', 'type': 'input port'}, {'id': 1, 'content': 'instr', 'type': 'input port'}, {'id': 2, 'content': 'data_c', 'type': 'input port'}, {'id': 3, 'content': 'inv', 'type': 'input port'}, {'id': 4, 'content': 's', 'type': 'output port'}, {'id': 5, 'content': 'and_gate_unit', 'type': 'submodule'}, {'id': 6, 'content': 'mem_stage', 'type': 'submodule'}, {'id': 7, 'content': 'nor_module', 'type': 'submodule'}]\n",
      "Edges: [[0, 1, 2, 3, 2, 3, 7, 6, 5, 5, 5, 1, 0, 0, 1, 3], [7, 6, 6, 6, 5, 7, 4, 4, 7, 6, 4, 5, 6, 5, 7, 5]]\n",
      "Number of edges: 16\n",
      "\n",
      "Graph 3:\n",
      "Nodes: [{'id': 0, 'content': 'shift_sel', 'type': 'input port'}, {'id': 1, 'content': 'dyn_freq', 'type': 'input port'}, {'id': 2, 'content': 'EN', 'type': 'input port'}, {'id': 3, 'content': 'CLK_2_5M', 'type': 'output port'}, {'id': 4, 'content': 'pwm_out', 'type': 'output port'}, {'id': 5, 'content': 'zero_flag', 'type': 'output port'}, {'id': 6, 'content': 'r2', 'type': 'output port'}, {'id': 7, 'content': 'out2', 'type': 'output port'}, {'id': 8, 'content': 'CF', 'type': 'output port'}, {'id': 9, 'content': 'parallel_out', 'type': 'output port'}, {'id': 10, 'content': 'result_vec', 'type': 'output port'}, {'id': 11, 'content': 'Diff', 'type': 'output port'}, {'id': 12, 'content': 'div_600khz', 'type': 'submodule'}, {'id': 13, 'content': 'adder3_0', 'type': 'submodule'}, {'id': 14, 'content': 'br1', 'type': 'submodule'}]\n",
      "Edges: [[0, 1, 2, 1, 12, 14, 14, 14, 13, 13, 13, 13, 14, 13], [13, 14, 12, 12, 3, 4, 5, 6, 7, 8, 9, 10, 11, 5]]\n",
      "Number of edges: 14\n",
      "\n",
      "Graph 4:\n",
      "Nodes: [{'id': 0, 'content': 'subtrahend', 'type': 'input port'}, {'id': 1, 'content': 'CFG', 'type': 'input port'}, {'id': 2, 'content': 'u3', 'type': 'input port'}, {'id': 3, 'content': 'opB', 'type': 'input port'}, {'id': 4, 'content': 'Co', 'type': 'output port'}, {'id': 5, 'content': 'clk_60', 'type': 'output port'}, {'id': 6, 'content': 'c2', 'type': 'output port'}, {'id': 7, 'content': 'p', 'type': 'output port'}, {'id': 8, 'content': 'q_left', 'type': 'output port'}, {'id': 9, 'content': 'wave_out', 'type': 'output port'}, {'id': 10, 'content': 'count', 'type': 'output port'}, {'id': 11, 'content': 'mulSt', 'type': 'submodule'}, {'id': 12, 'content': 'rs3', 'type': 'submodule'}]\n",
      "Edges: [[0, 1, 2, 3, 12, 11, 12, 11, 11, 12, 12, 11, 11], [11, 12, 12, 11, 4, 5, 6, 7, 8, 9, 10, 9, 4]]\n",
      "Number of edges: 13\n",
      "\n",
      "Graph 5:\n",
      "Nodes: [{'id': 0, 'content': 'vec_a', 'type': 'input port'}, {'id': 1, 'content': 'Max', 'type': 'output port'}, {'id': 2, 'content': 'low_comp', 'type': 'submodule'}, {'id': 3, 'content': 'inputS', 'type': 'submodule'}, {'id': 4, 'content': 'u9', 'type': 'submodule'}, {'id': 5, 'content': 'adder_inst', 'type': 'submodule'}]\n",
      "Edges: [[0, 1, 2, 0, 2, 2, 4], [3, 2, 4, 5, 1, 3, 5]]\n",
      "Number of edges: 7\n",
      "\n",
      "Graph 6:\n",
      "Nodes: [{'id': 0, 'content': 'config_op', 'type': 'input port'}, {'id': 1, 'content': 'coef0', 'type': 'input port'}, {'id': 2, 'content': 'v1_1', 'type': 'input port'}, {'id': 3, 'content': 'div_val', 'type': 'input port'}, {'id': 4, 'content': 'b11', 'type': 'input port'}, {'id': 5, 'content': 'fixed_freq_sel', 'type': 'input port'}, {'id': 6, 'content': 'gray_count', 'type': 'output port'}, {'id': 7, 'content': 'result5', 'type': 'output port'}, {'id': 8, 'content': 'c10', 'type': 'output port'}, {'id': 9, 'content': 'Y_even', 'type': 'output port'}, {'id': 10, 'content': 'result0', 'type': 'output port'}, {'id': 11, 'content': 'srl_mod', 'type': 'submodule'}, {'id': 12, 'content': 'sub_inst', 'type': 'submodule'}]\n",
      "Edges: [[0, 1, 2, 3, 4, 5, 6, 11, 12, 12, 12, 12, 11], [11, 11, 11, 11, 12, 11, 11, 12, 6, 7, 8, 9, 10]]\n",
      "Number of edges: 13\n",
      "\n",
      "Graph 7:\n",
      "Nodes: [{'id': 0, 'content': 'm_row3', 'type': 'input port'}, {'id': 1, 'content': 'op', 'type': 'input port'}, {'id': 2, 'content': 'u6', 'type': 'input port'}, {'id': 3, 'content': 'a10', 'type': 'input port'}, {'id': 4, 'content': 'CLK_5M', 'type': 'output port'}, {'id': 5, 'content': 'real_out', 'type': 'output port'}, {'id': 6, 'content': 'take_branch', 'type': 'output port'}, {'id': 7, 'content': 'X_is_pow2_less', 'type': 'output port'}, {'id': 8, 'content': 'Bout', 'type': 'output port'}, {'id': 9, 'content': 'left_shift_inst', 'type': 'submodule'}, {'id': 10, 'content': 'u_bcd_storage', 'type': 'submodule'}, {'id': 11, 'content': 'RCA00', 'type': 'submodule'}]\n",
      "Edges: [[0, 1, 2, 3, 9, 3, 9, 10, 11, 9, 10, 11, 2, 10, 3], [9, 9, 10, 9, 10, 11, 4, 5, 6, 7, 8, 4, 9, 7, 10]]\n",
      "Number of edges: 15\n",
      "\n",
      "Graph 8:\n",
      "Nodes: [{'id': 0, 'content': 'matrix_B', 'type': 'input port'}, {'id': 1, 'content': 'select_input', 'type': 'input port'}, {'id': 2, 'content': 'serial_in', 'type': 'input port'}, {'id': 3, 'content': 'y_real', 'type': 'input port'}, {'id': 4, 'content': 'out_data_mem', 'type': 'output port'}, {'id': 5, 'content': 'pixel_out', 'type': 'output port'}, {'id': 6, 'content': 'carry', 'type': 'output port'}, {'id': 7, 'content': 'CLK_12', 'type': 'output port'}, {'id': 8, 'content': 'dot_product', 'type': 'output port'}, {'id': 9, 'content': 'clk_4MHz', 'type': 'output port'}, {'id': 10, 'content': 'result_vector', 'type': 'output port'}, {'id': 11, 'content': 'MUX2_cout', 'type': 'submodule'}, {'id': 12, 'content': 'cla4_inst5', 'type': 'submodule'}, {'id': 13, 'content': 'pe00', 'type': 'submodule'}]\n",
      "Edges: [[0, 1, 2, 3, 4, 11, 11, 12, 13, 12, 11, 13, 11, 11], [13, 13, 13, 13, 11, 12, 4, 5, 6, 7, 8, 9, 10, 5]]\n",
      "Number of edges: 14\n",
      "\n",
      "Graph 9:\n",
      "Nodes: [{'id': 0, 'content': 'enable_shift', 'type': 'input port'}, {'id': 1, 'content': 'output_enable', 'type': 'input port'}, {'id': 2, 'content': 'CLK_12MHz', 'type': 'output port'}, {'id': 3, 'content': 'out_imag', 'type': 'output port'}, {'id': 4, 'content': 'c0', 'type': 'output port'}, {'id': 5, 'content': 'cd', 'type': 'submodule'}, {'id': 6, 'content': 'MS', 'type': 'submodule'}]\n",
      "Edges: [[0, 1, 2, 0, 6, 6, 5, 6, 5, 5], [5, 5, 5, 6, 2, 3, 4, 4, 6, 2]]\n",
      "Number of edges: 10\n",
      "\n",
      "Graph 10:\n",
      "Nodes: [{'id': 0, 'content': 'array1', 'type': 'input port'}, {'id': 1, 'content': 'shift_dir', 'type': 'input port'}, {'id': 2, 'content': 'vec_b', 'type': 'input port'}, {'id': 3, 'content': 'is_or', 'type': 'output port'}, {'id': 4, 'content': 'sum4', 'type': 'output port'}, {'id': 5, 'content': 'A_equal_B', 'type': 'output port'}, {'id': 6, 'content': 'CLK_15', 'type': 'output port'}, {'id': 7, 'content': 'u_bitwise_xor', 'type': 'submodule'}]\n",
      "Edges: [[0, 1, 2, 6, 7, 7, 7, 7], [7, 7, 7, 7, 3, 4, 5, 6]]\n",
      "Number of edges: 8\n",
      "\n",
      "Graph 11:\n",
      "Nodes: [{'id': 0, 'content': 'b2', 'type': 'input port'}, {'id': 1, 'content': 'load_value', 'type': 'input port'}, {'id': 2, 'content': 'v1_0', 'type': 'input port'}, {'id': 3, 'content': 'step', 'type': 'input port'}, {'id': 4, 'content': 'result_mat', 'type': 'output port'}, {'id': 5, 'content': 'carryFlag', 'type': 'output port'}, {'id': 6, 'content': 'matrix_c', 'type': 'output port'}, {'id': 7, 'content': 'out_count', 'type': 'output port'}, {'id': 8, 'content': 'CLK_31M25', 'type': 'output port'}, {'id': 9, 'content': 'r', 'type': 'output port'}, {'id': 10, 'content': 'reg11', 'type': 'submodule'}]\n",
      "Edges: [[0, 1, 2, 3, 10, 10, 10, 10, 10, 10], [10, 10, 10, 10, 4, 5, 6, 7, 8, 9]]\n",
      "Number of edges: 10\n",
      "\n",
      "Graph 12:\n",
      "Nodes: [{'id': 0, 'content': 'Y', 'type': 'input port'}, {'id': 1, 'content': 'branch_type', 'type': 'input port'}, {'id': 2, 'content': 'lr', 'type': 'input port'}, {'id': 3, 'content': 'inputA', 'type': 'input port'}, {'id': 4, 'content': 'flag_zero', 'type': 'input port'}, {'id': 5, 'content': 'C_out', 'type': 'output port'}, {'id': 6, 'content': 'comp_1', 'type': 'submodule'}, {'id': 7, 'content': 'slice2', 'type': 'submodule'}, {'id': 8, 'content': 'u_zero_detector', 'type': 'submodule'}]\n",
      "Edges: [[0, 1, 2, 3, 4, 0, 6, 8, 0, 1, 4, 6, 7, 3, 3, 1, 6, 7, 2], [7, 8, 6, 8, 7, 6, 7, 5, 8, 7, 6, 5, 8, 6, 7, 6, 8, 5, 7]]\n",
      "Number of edges: 19\n",
      "\n",
      "Graph 13:\n",
      "Nodes: [{'id': 0, 'content': 'b1', 'type': 'input port'}, {'id': 1, 'content': 'Mag', 'type': 'output port'}, {'id': 2, 'content': 'A_less', 'type': 'output port'}, {'id': 3, 'content': 'clk_out', 'type': 'output port'}, {'id': 4, 'content': 'out', 'type': 'output port'}, {'id': 5, 'content': 'imm', 'type': 'output port'}, {'id': 6, 'content': 'adder_mod', 'type': 'submodule'}, {'id': 7, 'content': 'sub_mod', 'type': 'submodule'}, {'id': 8, 'content': 'cla0', 'type': 'submodule'}, {'id': 9, 'content': 'i_type', 'type': 'submodule'}]\n",
      "Edges: [[0, 0, 0, 0, 9, 7, 7, 8, 7, 7, 7, 6, 6, 6], [8, 6, 7, 9, 1, 2, 3, 4, 5, 4, 8, 2, 9, 4]]\n",
      "Number of edges: 14\n",
      "\n",
      "Graph 14:\n",
      "Nodes: [{'id': 0, 'content': 'operand_a', 'type': 'input port'}, {'id': 1, 'content': 'opc', 'type': 'input port'}, {'id': 2, 'content': 'low', 'type': 'input port'}, {'id': 3, 'content': 'sel', 'type': 'input port'}, {'id': 4, 'content': 'op1', 'type': 'input port'}, {'id': 5, 'content': 'B_in', 'type': 'input port'}, {'id': 6, 'content': 'negative', 'type': 'output port'}, {'id': 7, 'content': 'predicted_target', 'type': 'output port'}, {'id': 8, 'content': 'square_wave', 'type': 'output port'}, {'id': 9, 'content': 'y1', 'type': 'output port'}, {'id': 10, 'content': 'control_signals', 'type': 'output port'}, {'id': 11, 'content': 'A_mag_equal', 'type': 'output port'}, {'id': 12, 'content': 'MUX0_cout', 'type': 'submodule'}, {'id': 13, 'content': 'rca_low', 'type': 'submodule'}, {'id': 14, 'content': 'csa1', 'type': 'submodule'}]\n",
      "Edges: [[0, 1, 2, 3, 4, 5, 9, 13, 12, 14, 14, 13, 14, 14, 3, 13, 13], [13, 13, 13, 12, 13, 13, 12, 14, 6, 7, 8, 9, 10, 11, 13, 7, 10]]\n",
      "Number of edges: 17\n",
      "\n",
      "Graph 15:\n",
      "Nodes: [{'id': 0, 'content': 'v1_2', 'type': 'input port'}, {'id': 1, 'content': 'CLK_200MHz', 'type': 'input port'}, {'id': 2, 'content': 'clk_2_5', 'type': 'output port'}, {'id': 3, 'content': 'clk_2MHz', 'type': 'output port'}, {'id': 4, 'content': 'funct3', 'type': 'output port'}, {'id': 5, 'content': 'gray_out', 'type': 'output port'}, {'id': 6, 'content': 'gen_clk_5', 'type': 'submodule'}, {'id': 7, 'content': 'comp0', 'type': 'submodule'}, {'id': 8, 'content': 'generator', 'type': 'submodule'}]\n",
      "Edges: [[0, 1, 1, 0, 7, 8, 7, 7, 7], [8, 8, 6, 7, 8, 2, 3, 4, 5]]\n",
      "Number of edges: 9\n",
      "\n",
      "Graph 16:\n",
      "Nodes: [{'id': 0, 'content': 'matA', 'type': 'input port'}, {'id': 1, 'content': 'sum_stream2', 'type': 'output port'}, {'id': 2, 'content': 'bout', 'type': 'output port'}, {'id': 3, 'content': 'Cout', 'type': 'output port'}, {'id': 4, 'content': 'y', 'type': 'output port'}, {'id': 5, 'content': 'clk_30MHz', 'type': 'output port'}, {'id': 6, 'content': 'u_modulus_count_register', 'type': 'submodule'}, {'id': 7, 'content': 'higher_adder0', 'type': 'submodule'}, {'id': 8, 'content': 'u_even', 'type': 'submodule'}]\n",
      "Edges: [[0, 0, 7, 7, 6, 8, 6, 8, 8, 7, 7, 6, 8, 8, 6, 7, 0, 7], [7, 6, 8, 1, 2, 3, 4, 5, 1, 2, 3, 7, 4, 2, 8, 4, 8, 5]]\n",
      "Number of edges: 18\n",
      "\n",
      "Graph 17:\n",
      "Nodes: [{'id': 0, 'content': 'vec3', 'type': 'input port'}, {'id': 1, 'content': 'data_in1', 'type': 'input port'}, {'id': 2, 'content': 'b10', 'type': 'input port'}, {'id': 3, 'content': 'array_a', 'type': 'input port'}, {'id': 4, 'content': 'DIV_CTRL', 'type': 'input port'}, {'id': 5, 'content': 'out_reg', 'type': 'output port'}, {'id': 6, 'content': 'bs4', 'type': 'submodule'}, {'id': 7, 'content': 'processingS', 'type': 'submodule'}]\n",
      "Edges: [[0, 1, 2, 3, 4, 3, 6, 6, 0, 7], [7, 6, 7, 7, 6, 6, 7, 5, 6, 5]]\n",
      "Number of edges: 10\n",
      "\n",
      "Graph 18:\n",
      "Nodes: [{'id': 0, 'content': 'y2', 'type': 'input port'}, {'id': 1, 'content': 'pc_initial', 'type': 'input port'}, {'id': 2, 'content': 'freq1', 'type': 'input port'}, {'id': 3, 'content': 'rs1', 'type': 'output port'}, {'id': 4, 'content': 'arith_res', 'type': 'output port'}, {'id': 5, 'content': 'wave_out2', 'type': 'output port'}, {'id': 6, 'content': 'Overflow', 'type': 'output port'}, {'id': 7, 'content': 'immediate', 'type': 'output port'}, {'id': 8, 'content': 'p11', 'type': 'output port'}, {'id': 9, 'content': 'branch_taken', 'type': 'output port'}, {'id': 10, 'content': 'u_adder_subtractor', 'type': 'submodule'}, {'id': 11, 'content': 'invert_bits', 'type': 'submodule'}]\n",
      "Edges: [[0, 1, 2, 1, 10, 10, 10, 10, 11, 10, 10, 10, 11, 11, 11], [11, 11, 11, 10, 11, 3, 4, 5, 6, 7, 8, 9, 4, 7, 8]]\n",
      "Number of edges: 15\n",
      "\n",
      "Graph 19:\n",
      "Nodes: [{'id': 0, 'content': 'input_a', 'type': 'input port'}, {'id': 1, 'content': 'z_imag', 'type': 'input port'}, {'id': 2, 'content': 'div_select', 'type': 'input port'}, {'id': 3, 'content': 'duty_select', 'type': 'input port'}, {'id': 4, 'content': 'valid_stream1', 'type': 'input port'}, {'id': 5, 'content': 'in5', 'type': 'input port'}, {'id': 6, 'content': 'branch_inst_addr', 'type': 'input port'}, {'id': 7, 'content': 'in_a', 'type': 'input port'}, {'id': 8, 'content': 'pc', 'type': 'input port'}, {'id': 9, 'content': 'branch_target', 'type': 'input port'}, {'id': 10, 'content': 'array2', 'type': 'input port'}, {'id': 11, 'content': 'in0', 'type': 'input port'}, {'id': 12, 'content': 'wave_out1', 'type': 'output port'}, {'id': 13, 'content': 'A_greater', 'type': 'output port'}, {'id': 14, 'content': 'clk_1_5MHz', 'type': 'output port'}, {'id': 15, 'content': 'valid_out_stream3', 'type': 'output port'}, {'id': 16, 'content': 'take_jump', 'type': 'output port'}, {'id': 17, 'content': 'lsm', 'type': 'submodule'}, {'id': 18, 'content': 'toggle_mod', 'type': 'submodule'}, {'id': 19, 'content': 'decoders', 'type': 'submodule'}, {'id': 20, 'content': 'generate_clk_20', 'type': 'submodule'}]\n",
      "Edges: [[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 3, 5, 18, 17, 17, 17, 18, 18, 20, 20, 19, 9, 2, 20, 7, 9, 19, 3, 0, 8, 4, 6, 20, 11], [20, 18, 18, 18, 20, 17, 20, 20, 20, 17, 19, 20, 17, 18, 19, 20, 12, 13, 14, 15, 16, 14, 20, 19, 17, 13, 17, 18, 16, 20, 18, 19, 19, 17, 12, 17]]\n",
      "Number of edges: 36\n",
      "\n",
      "Graph 20:\n",
      "Nodes: [{'id': 0, 'content': 'new_target_addr', 'type': 'input port'}, {'id': 1, 'content': 'clk', 'type': 'input port'}, {'id': 2, 'content': 'coef2', 'type': 'input port'}, {'id': 3, 'content': 'X_equal_to_Y', 'type': 'output port'}, {'id': 4, 'content': 'CLK_62M5', 'type': 'output port'}, {'id': 5, 'content': 'new_pc', 'type': 'output port'}, {'id': 6, 'content': 'CLK_16', 'type': 'output port'}, {'id': 7, 'content': 'out_real', 'type': 'output port'}, {'id': 8, 'content': 'sh0', 'type': 'submodule'}]\n",
      "Edges: [[0, 1, 2, 8, 8, 8, 8, 8], [8, 8, 8, 3, 4, 5, 6, 7]]\n",
      "Number of edges: 8\n",
      "\n",
      "Graph 21:\n",
      "Nodes: [{'id': 0, 'content': 'low_time', 'type': 'input port'}, {'id': 1, 'content': 'a5', 'type': 'input port'}, {'id': 2, 'content': 'modulo', 'type': 'input port'}, {'id': 3, 'content': 'mod', 'type': 'input port'}, {'id': 4, 'content': 'y3', 'type': 'output port'}, {'id': 5, 'content': 'neg_flag', 'type': 'output port'}, {'id': 6, 'content': 'cout', 'type': 'output port'}, {'id': 7, 'content': 'R4', 'type': 'submodule'}, {'id': 8, 'content': 'RCA1_low', 'type': 'submodule'}, {'id': 9, 'content': 'sub_lower', 'type': 'submodule'}]\n",
      "Edges: [[0, 1, 2, 3, 2, 8, 8, 7, 7, 8, 9, 2, 9, 3, 7, 0, 8, 9], [9, 9, 7, 7, 8, 4, 5, 6, 4, 6, 5, 9, 6, 9, 5, 7, 9, 4]]\n",
      "Number of edges: 18\n",
      "\n",
      "Graph 22:\n",
      "Nodes: [{'id': 0, 'content': 'in4', 'type': 'input port'}, {'id': 1, 'content': 'data_stream3', 'type': 'input port'}, {'id': 2, 'content': 'flags', 'type': 'output port'}, {'id': 3, 'content': 'clk_30', 'type': 'output port'}, {'id': 4, 'content': 'result_matrix', 'type': 'output port'}, {'id': 5, 'content': 'bc', 'type': 'submodule'}, {'id': 6, 'content': 'u_arithmetic_operation', 'type': 'submodule'}]\n",
      "Edges: [[0, 1, 0, 5, 6, 5, 5, 1, 6, 5, 6], [6, 6, 5, 6, 2, 3, 4, 5, 3, 2, 4]]\n",
      "Number of edges: 11\n",
      "\n",
      "Graph 23:\n",
      "Nodes: [{'id': 0, 'content': 'pause', 'type': 'input port'}, {'id': 1, 'content': 'mode', 'type': 'input port'}, {'id': 2, 'content': 'input1', 'type': 'input port'}, {'id': 3, 'content': 'offset', 'type': 'input port'}, {'id': 4, 'content': 'init', 'type': 'input port'}, {'id': 5, 'content': 'output_data', 'type': 'output port'}, {'id': 6, 'content': 'clk_quarter', 'type': 'output port'}, {'id': 7, 'content': 'CLK_1MHz', 'type': 'output port'}, {'id': 8, 'content': 'c3', 'type': 'output port'}, {'id': 9, 'content': 'CLK_40', 'type': 'output port'}, {'id': 10, 'content': 'result4', 'type': 'output port'}, {'id': 11, 'content': 'out5', 'type': 'output port'}, {'id': 12, 'content': 'cs', 'type': 'submodule'}]\n",
      "Edges: [[0, 1, 2, 3, 4, 11, 12, 12, 12, 12, 12, 12, 12], [12, 12, 12, 12, 12, 12, 5, 6, 7, 8, 9, 10, 11]]\n",
      "Number of edges: 13\n",
      "\n",
      "Graph 24:\n",
      "Nodes: [{'id': 0, 'content': 'valid_in1', 'type': 'input port'}, {'id': 1, 'content': 'op_a', 'type': 'input port'}, {'id': 2, 'content': 'clk_8MHz', 'type': 'output port'}, {'id': 3, 'content': 'Magnitude_difference', 'type': 'output port'}, {'id': 4, 'content': 'CLK_60', 'type': 'output port'}, {'id': 5, 'content': 'RCA2_c1', 'type': 'submodule'}, {'id': 6, 'content': 's_dec', 'type': 'submodule'}, {'id': 7, 'content': 'rca0', 'type': 'submodule'}, {'id': 8, 'content': 'csa_16_inst1', 'type': 'submodule'}]\n",
      "Edges: [[0, 1, 0, 5, 6, 6, 5, 7, 5, 6, 1, 5, 1], [7, 7, 5, 6, 7, 8, 2, 3, 4, 4, 6, 8, 8]]\n",
      "Number of edges: 13\n",
      "\n",
      "Graph 25:\n",
      "Nodes: [{'id': 0, 'content': 'mat5', 'type': 'input port'}, {'id': 1, 'content': 'inc', 'type': 'input port'}, {'id': 2, 'content': 'branch_cond', 'type': 'input port'}, {'id': 3, 'content': 'accumulate_en', 'type': 'input port'}, {'id': 4, 'content': 'step_value', 'type': 'input port'}, {'id': 5, 'content': 'data_mem', 'type': 'input port'}, {'id': 6, 'content': 'carry_in', 'type': 'input port'}, {'id': 7, 'content': 'phase2', 'type': 'input port'}, {'id': 8, 'content': 'm3', 'type': 'input port'}, {'id': 9, 'content': 'a0', 'type': 'input port'}, {'id': 10, 'content': 'matrix', 'type': 'input port'}, {'id': 11, 'content': 'rst_stream3', 'type': 'input port'}, {'id': 12, 'content': 'vec2', 'type': 'input port'}, {'id': 13, 'content': 'coeff', 'type': 'input port'}, {'id': 14, 'content': 'result', 'type': 'output port'}, {'id': 15, 'content': 'func3', 'type': 'output port'}, {'id': 16, 'content': 'q', 'type': 'output port'}, {'id': 17, 'content': 'is_branch', 'type': 'output port'}, {'id': 18, 'content': 'out7', 'type': 'output port'}, {'id': 19, 'content': 'swap9_6', 'type': 'submodule'}, {'id': 20, 'content': 'rel_jump', 'type': 'submodule'}, {'id': 21, 'content': 'hfg', 'type': 'submodule'}, {'id': 22, 'content': 'gen_ctrl', 'type': 'submodule'}]\n",
      "Edges: [[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 3, 20, 21, 19, 20, 21, 1, 3, 1, 2, 19, 0, 20, 8, 19, 21, 22, 20, 0, 8, 10, 4, 11, 7, 4, 7, 9, 21, 2], [21, 19, 20, 22, 22, 19, 22, 19, 22, 21, 19, 19, 19, 22, 19, 20, 14, 15, 16, 17, 18, 20, 21, 21, 21, 14, 19, 18, 19, 22, 17, 18, 21, 20, 21, 21, 20, 22, 22, 19, 21, 19, 14, 19]]\n",
      "Number of edges: 44\n",
      "\n",
      "Graph 26:\n",
      "Nodes: [{'id': 0, 'content': 'mem_input', 'type': 'input port'}, {'id': 1, 'content': 'matB', 'type': 'input port'}, {'id': 2, 'content': 'v7', 'type': 'input port'}, {'id': 3, 'content': 'multiplicand', 'type': 'input port'}, {'id': 4, 'content': 'matrix_row3', 'type': 'input port'}, {'id': 5, 'content': 'a01', 'type': 'input port'}, {'id': 6, 'content': 'Underflow', 'type': 'output port'}, {'id': 7, 'content': 'RCA21', 'type': 'submodule'}]\n",
      "Edges: [[0, 1, 2, 3, 4, 5, 6, 7], [7, 7, 7, 7, 7, 7, 7, 6]]\n",
      "Number of edges: 8\n",
      "\n",
      "Graph 27:\n",
      "Nodes: [{'id': 0, 'content': 'inputB', 'type': 'input port'}, {'id': 1, 'content': 'freq_ch1', 'type': 'input port'}, {'id': 2, 'content': 'x2', 'type': 'input port'}, {'id': 3, 'content': 'rst', 'type': 'input port'}, {'id': 4, 'content': 'direction', 'type': 'input port'}, {'id': 5, 'content': 'clk_15', 'type': 'output port'}, {'id': 6, 'content': 'mem_out', 'type': 'output port'}, {'id': 7, 'content': 'A_mag_greater', 'type': 'output port'}, {'id': 8, 'content': 'X_less', 'type': 'output port'}, {'id': 9, 'content': 'clk_odd', 'type': 'output port'}, {'id': 10, 'content': 'sum7', 'type': 'output port'}, {'id': 11, 'content': 'block7', 'type': 'submodule'}, {'id': 12, 'content': 'cla_adder_inst', 'type': 'submodule'}, {'id': 13, 'content': 'FS', 'type': 'submodule'}]\n",
      "Edges: [[0, 1, 2, 3, 4, 3, 11, 1, 13, 12, 11, 13, 11, 11], [12, 11, 11, 13, 11, 11, 12, 13, 5, 6, 7, 8, 9, 10]]\n",
      "Number of edges: 14\n",
      "\n",
      "Graph 28:\n",
      "Nodes: [{'id': 0, 'content': 'CLK_120', 'type': 'input port'}, {'id': 1, 'content': 'rotate_en', 'type': 'input port'}, {'id': 2, 'content': 'mem_output', 'type': 'output port'}, {'id': 3, 'content': 'CLK_30', 'type': 'output port'}, {'id': 4, 'content': 'reg_src2', 'type': 'output port'}, {'id': 5, 'content': 'wave_pattern', 'type': 'output port'}, {'id': 6, 'content': 'X_equal_Y', 'type': 'output port'}, {'id': 7, 'content': 'CLK_32', 'type': 'output port'}, {'id': 8, 'content': 'wave_out_ch1', 'type': 'output port'}, {'id': 9, 'content': 'u_xor', 'type': 'submodule'}, {'id': 10, 'content': 'reg_id', 'type': 'submodule'}, {'id': 11, 'content': 'U2', 'type': 'submodule'}]\n",
      "Edges: [[0, 1, 0, 9, 10, 10, 11, 10, 11, 10, 10, 11, 9, 11, 9, 9, 1, 10, 9], [11, 10, 9, 10, 2, 3, 4, 5, 6, 7, 8, 2, 7, 5, 2, 11, 9, 6, 8]]\n",
      "Number of edges: 19\n",
      "\n",
      "Graph 29:\n",
      "Nodes: [{'id': 0, 'content': 'CLK_25MHz', 'type': 'input port'}, {'id': 1, 'content': 'vector2', 'type': 'input port'}, {'id': 2, 'content': 'X_greater', 'type': 'output port'}, {'id': 3, 'content': 'CarryOut', 'type': 'output port'}, {'id': 4, 'content': 'v_out', 'type': 'output port'}, {'id': 5, 'content': 'block6', 'type': 'submodule'}, {'id': 6, 'content': 'zero_inst', 'type': 'submodule'}, {'id': 7, 'content': 'base', 'type': 'submodule'}]\n",
      "Edges: [[0, 1, 3, 5, 5, 6, 6, 7, 0, 5, 6, 1, 5, 1, 0, 6, 5, 7, 7], [7, 6, 5, 6, 7, 2, 3, 4, 5, 3, 4, 7, 4, 5, 6, 7, 2, 3, 2]]\n",
      "Number of edges: 19\n",
      "\n",
      "Graph 30:\n",
      "Nodes: [{'id': 0, 'content': 'vector', 'type': 'input port'}, {'id': 1, 'content': 'format', 'type': 'input port'}, {'id': 2, 'content': 'vec', 'type': 'input port'}, {'id': 3, 'content': 'u5', 'type': 'input port'}, {'id': 4, 'content': 'v2', 'type': 'input port'}, {'id': 5, 'content': 'v5', 'type': 'input port'}, {'id': 6, 'content': 'clear', 'type': 'input port'}, {'id': 7, 'content': 'next_pc', 'type': 'output port'}, {'id': 8, 'content': 'clk_40MHz', 'type': 'output port'}, {'id': 9, 'content': 'res', 'type': 'output port'}, {'id': 10, 'content': 'cs_adder4', 'type': 'submodule'}]\n",
      "Edges: [[0, 1, 2, 3, 4, 5, 6, 8, 10, 10, 10], [10, 10, 10, 10, 10, 10, 10, 10, 7, 8, 9]]\n",
      "Number of edges: 11\n",
      "\n",
      "Name Usage Across Dataset:\n",
      "input port:\n",
      "  shift_enable: 0 times\n",
      "  in_b: 0 times\n",
      "  ctrl: 0 times\n",
      "  reg_val2: 0 times\n",
      "  d: 0 times\n",
      "  operand_B: 0 times\n",
      "  matrix_a: 0 times\n",
      "  valid_stream2: 0 times\n",
      "  m2: 0 times\n",
      "  u1: 0 times\n",
      "  B_in: 1 times\n",
      "  a3: 0 times\n",
      "  a10: 1 times\n",
      "  en: 0 times\n",
      "  b5: 0 times\n",
      "  imm: 1 times\n",
      "  shift_en_r: 0 times\n",
      "  div_factor_odd: 0 times\n",
      "  sign_extend: 0 times\n",
      "  sh_clk: 0 times\n",
      "  condition_flags: 0 times\n",
      "  CFG: 1 times\n",
      "  C: 0 times\n",
      "  x0: 0 times\n",
      "  v2_1: 0 times\n",
      "  matrix_row2: 0 times\n",
      "  duty: 0 times\n",
      "  v2_0: 0 times\n",
      "  toggle_phase: 0 times\n",
      "  modulo: 1 times\n",
      "  in0: 1 times\n",
      "  phase_shift_ch1: 0 times\n",
      "  u2: 0 times\n",
      "  num1_real: 0 times\n",
      "  rotate_en: 1 times\n",
      "  data_b: 0 times\n",
      "  mem_in: 0 times\n",
      "  x_imag: 0 times\n",
      "  init_value: 0 times\n",
      "  b00: 0 times\n",
      "  cond: 0 times\n",
      "  data_stream2: 0 times\n",
      "  pc: 1 times\n",
      "  phase1: 0 times\n",
      "  v1_2: 1 times\n",
      "  m1: 1 times\n",
      "  mod: 1 times\n",
      "  operation: 0 times\n",
      "  write_en: 0 times\n",
      "  read_en: 0 times\n",
      "  vec0: 0 times\n",
      "  a0: 1 times\n",
      "  load_value: 1 times\n",
      "  clear_accum: 0 times\n",
      "  period: 0 times\n",
      "  v4: 0 times\n",
      "  freq_ch1: 1 times\n",
      "  matrix_b: 0 times\n",
      "  immediate: 1 times\n",
      "  in2: 0 times\n",
      "  y_real: 1 times\n",
      "  z_real: 0 times\n",
      "  load_en: 0 times\n",
      "  flags: 1 times\n",
      "  clk_120: 0 times\n",
      "  shift_lr: 0 times\n",
      "  m3: 1 times\n",
      "  CLK_200MHz: 1 times\n",
      "  sel_low: 0 times\n",
      "  div_factor: 0 times\n",
      "  clk_200MHz: 0 times\n",
      "  y3: 1 times\n",
      "  load: 0 times\n",
      "  output_select: 0 times\n",
      "  data_in1: 1 times\n",
      "  mode_sel: 0 times\n",
      "  add_sub: 0 times\n",
      "  data_c: 1 times\n",
      "  s_dir: 0 times\n",
      "  op_code: 0 times\n",
      "  shift_control: 0 times\n",
      "  RESET: 0 times\n",
      "  coef1: 0 times\n",
      "  cycle_duration: 0 times\n",
      "  RST: 1 times\n",
      "  in_a: 1 times\n",
      "  instruction: 0 times\n",
      "  rotate_amt: 0 times\n",
      "  div_factor_even: 0 times\n",
      "  mat0: 0 times\n",
      "  CLK200_in: 0 times\n",
      "  v2_2: 0 times\n",
      "  y0: 1 times\n",
      "  hold: 0 times\n",
      "  valid_in1: 1 times\n",
      "  set_divisor: 0 times\n",
      "  a5: 1 times\n",
      "  data_in: 0 times\n",
      "  branch_type: 1 times\n",
      "  a7: 0 times\n",
      "  coeff: 1 times\n",
      "  Y: 1 times\n",
      "  vector_a: 0 times\n",
      "  DIV_CTRL: 1 times\n",
      "  init: 1 times\n",
      "  input_val: 0 times\n",
      "  operand_b: 0 times\n",
      "  duty_cycle_sel: 0 times\n",
      "  lr: 1 times\n",
      "  fixed_freq_sel: 1 times\n",
      "  dec: 0 times\n",
      "  x_real: 0 times\n",
      "  u6: 1 times\n",
      "  high: 0 times\n",
      "  shift_left: 0 times\n",
      "  sel_high: 0 times\n",
      "  coef2: 1 times\n",
      "  load_val: 0 times\n",
      "  m_row1: 0 times\n",
      "  in: 0 times\n",
      "  opB: 1 times\n",
      "  shift_en_l: 1 times\n",
      "  enable: 0 times\n",
      "  a2: 0 times\n",
      "  din: 0 times\n",
      "  data_ready: 0 times\n",
      "  b11: 1 times\n",
      "  op_b: 0 times\n",
      "  v5: 1 times\n",
      "  b1: 1 times\n",
      "  input_a: 1 times\n",
      "  preset_val: 0 times\n",
      "  rst_stream1: 0 times\n",
      "  control: 0 times\n",
      "  target: 0 times\n",
      "  rst: 1 times\n",
      "  addend: 0 times\n",
      "  div_val: 1 times\n",
      "  shift_mode: 0 times\n",
      "  step_value: 1 times\n",
      "  bcd_in: 0 times\n",
      "  multiplier: 0 times\n",
      "  CLK_25MHz: 1 times\n",
      "  data1: 0 times\n",
      "  shift_sel: 1 times\n",
      "  b3: 0 times\n",
      "  num1_imag: 0 times\n",
      "  u3: 1 times\n",
      "  enable_accum: 0 times\n",
      "  m_row2: 0 times\n",
      "  rate: 0 times\n",
      "  flag_zero: 1 times\n",
      "  in5: 1 times\n",
      "  weights: 0 times\n",
      "  branch_taken: 1 times\n",
      "  multiplicand: 1 times\n",
      "  step: 1 times\n",
      "  valid_stream3: 0 times\n",
      "  enable_shift: 1 times\n",
      "  mat7: 0 times\n",
      "  valid_in2: 0 times\n",
      "  opSelect: 0 times\n",
      "  matrix_row1: 0 times\n",
      "  a00: 0 times\n",
      "  c: 0 times\n",
      "  imm_sel: 0 times\n",
      "  freq: 0 times\n",
      "  latency: 0 times\n",
      "  b: 0 times\n",
      "  vec_a: 1 times\n",
      "  real1: 0 times\n",
      "  OP_CODE: 0 times\n",
      "  div_select: 1 times\n",
      "  valid_stream1: 1 times\n",
      "  data_in2: 0 times\n",
      "  EN: 1 times\n",
      "  process: 0 times\n",
      "  vector: 1 times\n",
      "  carry_in: 1 times\n",
      "  in6: 0 times\n",
      "  pause: 1 times\n",
      "  mem_input: 1 times\n",
      "  value: 0 times\n",
      "  neg_flag: 1 times\n",
      "  scalar: 0 times\n",
      "  Cin: 0 times\n",
      "  a1: 0 times\n",
      "  reset_n: 0 times\n",
      "  d_in: 0 times\n",
      "  serial_in: 1 times\n",
      "  pc_initial: 1 times\n",
      "  data_mem: 1 times\n",
      "  funct7: 0 times\n",
      "  current_address: 0 times\n",
      "  control_signal: 0 times\n",
      "  bin: 0 times\n",
      "  CLK_120: 1 times\n",
      "  trigger_in: 0 times\n",
      "  reset_acc: 0 times\n",
      "  X: 0 times\n",
      "  num1: 0 times\n",
      "  in7: 0 times\n",
      "  inc: 1 times\n",
      "  array2: 1 times\n",
      "  x1: 0 times\n",
      "  freq_control: 0 times\n",
      "  opc: 1 times\n",
      "  data: 0 times\n",
      "  op_a: 1 times\n",
      "  b10: 1 times\n",
      "  pc_in: 0 times\n",
      "  b01: 0 times\n",
      "  mode: 1 times\n",
      "  branch_cond: 1 times\n",
      "  flag_negative: 0 times\n",
      "  v6: 0 times\n",
      "  CLK_48MHz: 0 times\n",
      "  x2: 1 times\n",
      "  duty_select: 1 times\n",
      "  a4: 0 times\n",
      "  clk_in: 0 times\n",
      "  freq_ch2: 0 times\n",
      "  dir: 0 times\n",
      "  branch: 0 times\n",
      "  b4: 0 times\n",
      "  array1: 1 times\n",
      "  vector_element: 0 times\n",
      "  current_pc: 0 times\n",
      "  zero_flag: 1 times\n",
      "  op_select: 0 times\n",
      "  toggle: 1 times\n",
      "  binary_input: 0 times\n",
      "  vec_b: 1 times\n",
      "  num2: 0 times\n",
      "  branch_target: 1 times\n",
      "  factor: 0 times\n",
      "  vec3: 1 times\n",
      "  new_target_addr: 1 times\n",
      "  clk: 1 times\n",
      "  phase2: 1 times\n",
      "  rst_stream3: 1 times\n",
      "  shift_ctrl: 0 times\n",
      "  pixel_in: 0 times\n",
      "  shift_amt: 1 times\n",
      "  A: 0 times\n",
      "  b6: 0 times\n",
      "  inst: 0 times\n",
      "  matrix: 1 times\n",
      "  opA: 0 times\n",
      "  duty_control: 0 times\n",
      "  z_imag: 1 times\n",
      "  freq1: 1 times\n",
      "  data_a: 0 times\n",
      "  high_time: 0 times\n",
      "  direction: 1 times\n",
      "  N: 0 times\n",
      "  format: 1 times\n",
      "  in4: 1 times\n",
      "  inputA: 1 times\n",
      "  matrix_B: 1 times\n",
      "  v0: 0 times\n",
      "  vec: 1 times\n",
      "  phase_shift_ch2: 0 times\n",
      "  input1: 1 times\n",
      "  set_div: 0 times\n",
      "  load_en_l: 0 times\n",
      "  shift_en: 0 times\n",
      "  instr: 1 times\n",
      "  op2: 0 times\n",
      "  in1: 0 times\n",
      "  oe: 0 times\n",
      "  rotate: 0 times\n",
      "  in3: 0 times\n",
      "  imag1: 1 times\n",
      "  jump_type: 1 times\n",
      "  shift: 0 times\n",
      "  up_down: 0 times\n",
      "  y_imag: 0 times\n",
      "  subtrahend: 1 times\n",
      "  input_sum: 0 times\n",
      "  CLK_in: 0 times\n",
      "  data_in_b: 0 times\n",
      "  rst_stream2: 0 times\n",
      "  reg_value: 0 times\n",
      "  y1: 1 times\n",
      "  operation_select: 0 times\n",
      "  inp2: 0 times\n",
      "  data_input2: 0 times\n",
      "  valid_in: 0 times\n",
      "  duty_cycle: 0 times\n",
      "  data_stream3: 1 times\n",
      "  x: 0 times\n",
      "  data_right: 0 times\n",
      "  matA: 1 times\n",
      "  config_op: 1 times\n",
      "  shift_dir: 1 times\n",
      "  num2_real: 0 times\n",
      "  a: 0 times\n",
      "  a11: 0 times\n",
      "  mode_select: 0 times\n",
      "  opcode: 0 times\n",
      "  inputB: 1 times\n",
      "  mem: 0 times\n",
      "  acc_enable: 0 times\n",
      "  m_row3: 1 times\n",
      "  bcd_value: 0 times\n",
      "  phase_shift: 0 times\n",
      "  matrix_element: 0 times\n",
      "  shift_right: 0 times\n",
      "  shift_amount: 0 times\n",
      "  operandB: 0 times\n",
      "  trigger: 0 times\n",
      "  amplitude: 0 times\n",
      "  input_data: 0 times\n",
      "  load_data: 0 times\n",
      "  operand1: 0 times\n",
      "  m0: 0 times\n",
      "  b2: 1 times\n",
      "  vector2: 1 times\n",
      "  mat3: 0 times\n",
      "  array_a: 1 times\n",
      "  vec1: 0 times\n",
      "  b0: 0 times\n",
      "  u0: 0 times\n",
      "  low: 1 times\n",
      "  op: 1 times\n",
      "  coef3: 0 times\n",
      "  mat4: 0 times\n",
      "  coef0: 1 times\n",
      "  x3: 0 times\n",
      "  output_enable: 1 times\n",
      "  mat: 0 times\n",
      "  b7: 0 times\n",
      "  rotate_left: 0 times\n",
      "  data_input1: 0 times\n",
      "  sel: 1 times\n",
      "  imag2: 0 times\n",
      "  operand2: 0 times\n",
      "  mat2: 0 times\n",
      "  select_input: 1 times\n",
      "  data_left: 0 times\n",
      "  inv: 1 times\n",
      "  instr_mem: 0 times\n",
      "  y: 1 times\n",
      "  a01: 1 times\n",
      "  inp1: 0 times\n",
      "  offset: 1 times\n",
      "  operand_A: 0 times\n",
      "  inc_en: 0 times\n",
      "  mat6: 0 times\n",
      "  reset: 0 times\n",
      "  vector_b: 0 times\n",
      "  operand_a: 1 times\n",
      "  select: 0 times\n",
      "  load_en_r: 0 times\n",
      "  interval: 0 times\n",
      "  reset_accum: 0 times\n",
      "  vector1: 0 times\n",
      "  v: 0 times\n",
      "  data2: 0 times\n",
      "  vec2: 1 times\n",
      "  pulse_input: 0 times\n",
      "  freq_div: 0 times\n",
      "  opCode: 0 times\n",
      "  v3: 0 times\n",
      "  array_b: 0 times\n",
      "  shift_val: 0 times\n",
      "  u7: 0 times\n",
      "  reg_val1: 0 times\n",
      "  matB: 1 times\n",
      "  u4: 0 times\n",
      "  op1: 1 times\n",
      "  mem_data: 0 times\n",
      "  funct3: 1 times\n",
      "  load_n: 0 times\n",
      "  fp_data_in: 0 times\n",
      "  B: 0 times\n",
      "  v1_0: 1 times\n",
      "  v1_1: 1 times\n",
      "  u5: 1 times\n",
      "  real2: 0 times\n",
      "  data_in_a: 0 times\n",
      "  data_input: 0 times\n",
      "  v7: 1 times\n",
      "  clr: 0 times\n",
      "  branch_inst_addr: 1 times\n",
      "  in_data: 0 times\n",
      "  reg_file: 0 times\n",
      "  v_in: 0 times\n",
      "  CLK: 0 times\n",
      "  op_sel: 0 times\n",
      "  m_row0: 0 times\n",
      "  func_code: 0 times\n",
      "  num2_imag: 0 times\n",
      "  modulus: 0 times\n",
      "  cin: 0 times\n",
      "  count_dir: 0 times\n",
      "  matrix_row0: 0 times\n",
      "  a6: 0 times\n",
      "  accumulate_en: 1 times\n",
      "  low_time: 1 times\n",
      "  shift_type: 0 times\n",
      "  div_ratio: 0 times\n",
      "  data_stream1: 0 times\n",
      "  valid_bits: 0 times\n",
      "  rst_n: 0 times\n",
      "  mat1: 0 times\n",
      "  dyn_freq: 1 times\n",
      "  y2: 1 times\n",
      "  operandA: 0 times\n",
      "  negative_flag: 0 times\n",
      "  v2: 1 times\n",
      "  matrix_A: 0 times\n",
      "  clear: 1 times\n",
      "  matrix_row3: 1 times\n",
      "  freq2: 0 times\n",
      "  mat5: 1 times\n",
      "  v1: 0 times\n",
      "  input_b: 0 times\n",
      "  input2: 0 times\n",
      "output port:\n",
      "  xor_result: 0 times\n",
      "  modified_instr: 0 times\n",
      "  is_add: 0 times\n",
      "  s: 1 times\n",
      "  Ovfl: 0 times\n",
      "  Overflow: 1 times\n",
      "  clk_5: 0 times\n",
      "  product: 0 times\n",
      "  imm: 1 times\n",
      "  p2: 0 times\n",
      "  A_mag_equal: 1 times\n",
      "  CLK_A: 0 times\n",
      "  vector_result: 0 times\n",
      "  clk_60: 1 times\n",
      "  C: 0 times\n",
      "  zeroFlag: 1 times\n",
      "  diff: 0 times\n",
      "  CLK_500k: 0 times\n",
      "  p3: 0 times\n",
      "  clk_4MHz: 1 times\n",
      "  C_out: 1 times\n",
      "  CLK_16: 1 times\n",
      "  jump_en: 0 times\n",
      "  carryFlag: 1 times\n",
      "  rs1: 1 times\n",
      "  CLK_1kHz: 0 times\n",
      "  r3: 0 times\n",
      "  c5: 0 times\n",
      "  sum7: 1 times\n",
      "  CF: 1 times\n",
      "  p10: 0 times\n",
      "  CLK_3_125: 0 times\n",
      "  CLK_1_5625: 0 times\n",
      "  wave_out90: 0 times\n",
      "  Sum: 0 times\n",
      "  result6: 0 times\n",
      "  operation: 0 times\n",
      "  out_data: 0 times\n",
      "  sum4: 1 times\n",
      "  ZERO: 0 times\n",
      "  r: 1 times\n",
      "  output_vector: 0 times\n",
      "  CLK_7M8125: 0 times\n",
      "  result_vec: 1 times\n",
      "  out6: 0 times\n",
      "  immediate: 1 times\n",
      "  imm_val: 0 times\n",
      "  r5: 0 times\n",
      "  result_ready: 0 times\n",
      "  result: 1 times\n",
      "  result_mat: 1 times\n",
      "  out2: 1 times\n",
      "  clk_12MHz: 0 times\n",
      "  out: 1 times\n",
      "  is_zero: 0 times\n",
      "  flags: 1 times\n",
      "  accu_out: 0 times\n",
      "  r0: 0 times\n",
      "  B_out: 0 times\n",
      "  accumulated_result: 0 times\n",
      "  bout: 1 times\n",
      "  immediate_val: 0 times\n",
      "  valid_out: 0 times\n",
      "  max_out: 0 times\n",
      "  Borrow: 0 times\n",
      "  CLK25_out: 0 times\n",
      "  Difference: 0 times\n",
      "  y3: 1 times\n",
      "  overflow_flag: 0 times\n",
      "  out_data_mem: 1 times\n",
      "  mem_write: 0 times\n",
      "  z: 0 times\n",
      "  c4: 0 times\n",
      "  S: 0 times\n",
      "  CLK_30: 1 times\n",
      "  sum_stream1: 0 times\n",
      "  clk_5MHz: 0 times\n",
      "  Bout: 1 times\n",
      "  parity: 0 times\n",
      "  clk_2: 1 times\n",
      "  result_stream: 0 times\n",
      "  gray_count: 1 times\n",
      "  reg_write: 0 times\n",
      "  q_out: 0 times\n",
      "  Equal: 0 times\n",
      "  clk_1_25: 0 times\n",
      "  real_out: 1 times\n",
      "  is_arithmetic: 0 times\n",
      "  y0: 1 times\n",
      "  CLK_625k: 0 times\n",
      "  c7: 0 times\n",
      "  c10: 1 times\n",
      "  X_is_pow2_less: 1 times\n",
      "  CLK_25: 0 times\n",
      "  wave2_out: 0 times\n",
      "  reg_src1: 0 times\n",
      "  branch_type: 1 times\n",
      "  jump_address: 0 times\n",
      "  Y: 1 times\n",
      "  is_sub: 0 times\n",
      "  reg_dst: 0 times\n",
      "  clk_30MHz: 1 times\n",
      "  out_stream: 0 times\n",
      "  A_greater: 1 times\n",
      "  X_exclusive: 0 times\n",
      "  OUT: 0 times\n",
      "  wave_out0: 0 times\n",
      "  count: 1 times\n",
      "  data_output: 0 times\n",
      "  accum_out: 0 times\n",
      "  out0: 0 times\n",
      "  alu_ctrl: 0 times\n",
      "  A_less: 1 times\n",
      "  Result: 1 times\n",
      "  dout: 0 times\n",
      "  CLK_40MHz: 0 times\n",
      "  carry: 1 times\n",
      "  func7: 0 times\n",
      "  out4: 0 times\n",
      "  clk_half: 0 times\n",
      "  pixel_out: 1 times\n",
      "  divisible: 0 times\n",
      "  reg_write_en: 0 times\n",
      "  p1: 0 times\n",
      "  sum_out: 0 times\n",
      "  output_value: 0 times\n",
      "  CLK_60: 1 times\n",
      "  wave_out_ch1: 1 times\n",
      "  X_even: 0 times\n",
      "  alu_result: 0 times\n",
      "  clk_30: 1 times\n",
      "  clk_20: 0 times\n",
      "  out7: 1 times\n",
      "  CLK_2: 0 times\n",
      "  src_reg2: 0 times\n",
      "  CLK_25MHz: 1 times\n",
      "  sum6: 0 times\n",
      "  wave_out2: 1 times\n",
      "  sum: 0 times\n",
      "  carry_flag: 0 times\n",
      "  Negative: 0 times\n",
      "  rs2: 0 times\n",
      "  CLK_1MHz: 1 times\n",
      "  clk_1_5MHz: 1 times\n",
      "  branch_taken: 1 times\n",
      "  ready_out: 0 times\n",
      "  c0: 1 times\n",
      "  CLK_15M625: 0 times\n",
      "  sum3: 0 times\n",
      "  X_equal_Y: 1 times\n",
      "  accumulated_out: 0 times\n",
      "  X_less_than_Y: 0 times\n",
      "  CLK_5: 0 times\n",
      "  out_count: 1 times\n",
      "  c: 0 times\n",
      "  r2: 1 times\n",
      "  pc_out: 0 times\n",
      "  clk_odd: 1 times\n",
      "  alu_out: 0 times\n",
      "  Carry_out: 0 times\n",
      "  result_out: 0 times\n",
      "  CLK_20: 0 times\n",
      "  within_range: 0 times\n",
      "  op_type: 0 times\n",
      "  output_sum: 0 times\n",
      "  CLK_5MHz: 0 times\n",
      "  clk_div: 0 times\n",
      "  result4: 1 times\n",
      "  neg_flag: 1 times\n",
      "  A_mag_greater: 1 times\n",
      "  shifted_data: 0 times\n",
      "  out_mem: 0 times\n",
      "  take_branch: 1 times\n",
      "  r4: 0 times\n",
      "  CLK_8: 0 times\n",
      "  mac_result: 0 times\n",
      "  clk_40MHz: 1 times\n",
      "  Mag: 1 times\n",
      "  outputResult: 0 times\n",
      "  funct7: 0 times\n",
      "  mem_out: 1 times\n",
      "  status: 0 times\n",
      "  CLK_6_25: 0 times\n",
      "  jump: 0 times\n",
      "  clk_even: 0 times\n",
      "  func3: 1 times\n",
      "  predicted_target: 1 times\n",
      "  gray_out: 1 times\n",
      "  p11: 1 times\n",
      "  Max: 1 times\n",
      "  wave_out1: 1 times\n",
      "  is_and: 0 times\n",
      "  ready: 0 times\n",
      "  Cout: 1 times\n",
      "  square_wave: 1 times\n",
      "  mem_access: 0 times\n",
      "  out5: 1 times\n",
      "  CLK_12MHz: 1 times\n",
      "  CLK_3MHz: 0 times\n",
      "  clk_6MHz: 0 times\n",
      "  p0: 0 times\n",
      "  next_pc: 1 times\n",
      "  arith_res: 1 times\n",
      "  branch: 0 times\n",
      "  A_equal_B: 1 times\n",
      "  clk_2_5MHz: 0 times\n",
      "  CLK2_5_out: 0 times\n",
      "  out_imag: 1 times\n",
      "  is_xor: 0 times\n",
      "  zero_flag: 1 times\n",
      "  valid_out_stream1: 0 times\n",
      "  Zero: 0 times\n",
      "  clk_3MHz: 0 times\n",
      "  OVERFLOW: 0 times\n",
      "  p: 1 times\n",
      "  sum1: 0 times\n",
      "  CLK_24: 0 times\n",
      "  is_or: 1 times\n",
      "  r6: 0 times\n",
      "  clk_24MHz: 0 times\n",
      "  zero: 0 times\n",
      "  CLK_15: 1 times\n",
      "  data_valid: 0 times\n",
      "  CarryOut: 1 times\n",
      "  are_equal: 0 times\n",
      "  CARRY: 0 times\n",
      "  in_range: 0 times\n",
      "  vec_result: 0 times\n",
      "  sum_stream2: 1 times\n",
      "  Min: 0 times\n",
      "  CLK_600KHz: 0 times\n",
      "  jump_addr: 0 times\n",
      "  sum2: 0 times\n",
      "  pwm_out: 1 times\n",
      "  product_matrix: 0 times\n",
      "  CLK_20MHz: 0 times\n",
      "  imm_value: 0 times\n",
      "  shifted_operand: 0 times\n",
      "  X_parity_Y: 0 times\n",
      "  reg_src2: 1 times\n",
      "  Co: 1 times\n",
      "  sum5: 0 times\n",
      "  clk_out: 1 times\n",
      "  parity_flag: 0 times\n",
      "  out1: 0 times\n",
      "  wave_out: 1 times\n",
      "  CLK_5M: 1 times\n",
      "  wave_out180: 0 times\n",
      "  out3: 0 times\n",
      "  clk_16: 0 times\n",
      "  CLK_2_5: 0 times\n",
      "  y1: 1 times\n",
      "  result_vector: 1 times\n",
      "  clk_25: 0 times\n",
      "  Borrow_out: 0 times\n",
      "  result_imag: 0 times\n",
      "  valid_out_stream2: 0 times\n",
      "  bcd_out: 0 times\n",
      "  rd: 0 times\n",
      "  result7: 0 times\n",
      "  result_matrix: 1 times\n",
      "  result3: 0 times\n",
      "  alu_op: 0 times\n",
      "  p01: 0 times\n",
      "  CLK_32: 1 times\n",
      "  A_equal: 0 times\n",
      "  v_out: 1 times\n",
      "  CLK_B: 0 times\n",
      "  c00: 0 times\n",
      "  opcode: 0 times\n",
      "  CLK_2_5M: 1 times\n",
      "  B_max: 0 times\n",
      "  CLK_4: 0 times\n",
      "  dest_reg: 0 times\n",
      "  CLK_12_5: 0 times\n",
      "  clk_25MHz: 0 times\n",
      "  CLK_1: 0 times\n",
      "  X_exclusive_Y: 0 times\n",
      "  CLK_33: 0 times\n",
      "  wave1_out: 0 times\n",
      "  CLK_31M25: 1 times\n",
      "  c1: 0 times\n",
      "  difference: 0 times\n",
      "  ZF: 0 times\n",
      "  Product: 0 times\n",
      "  matrix_c: 1 times\n",
      "  parallel_out: 1 times\n",
      "  X_greater_than_Y: 0 times\n",
      "  X_greater: 1 times\n",
      "  result5: 1 times\n",
      "  clk_quarter: 1 times\n",
      "  mem_read: 0 times\n",
      "  CLK_0_5: 0 times\n",
      "  acc_out: 0 times\n",
      "  carry_out: 0 times\n",
      "  out_reg: 1 times\n",
      "  r1: 0 times\n",
      "  CLK_750KHz: 0 times\n",
      "  CLK_40: 1 times\n",
      "  vector_res: 0 times\n",
      "  clk_0_625: 0 times\n",
      "  wave_pattern: 1 times\n",
      "  output_res: 0 times\n",
      "  count_out: 0 times\n",
      "  original_instr: 0 times\n",
      "  result2: 0 times\n",
      "  X_less: 1 times\n",
      "  Diff: 1 times\n",
      "  X_equal_to_Y: 1 times\n",
      "  vector_c: 0 times\n",
      "  X_equal: 0 times\n",
      "  out_result: 0 times\n",
      "  A_max: 0 times\n",
      "  Y_even: 1 times\n",
      "  control_signals: 1 times\n",
      "  c2: 1 times\n",
      "  clk_2_5: 1 times\n",
      "  bit_res: 0 times\n",
      "  y: 1 times\n",
      "  C64: 0 times\n",
      "  CLK_6: 0 times\n",
      "  clk_2MHz: 1 times\n",
      "  data_out: 0 times\n",
      "  equal_flag: 0 times\n",
      "  ovf: 0 times\n",
      "  result1: 0 times\n",
      "  CLK_12: 1 times\n",
      "  bcd_output: 0 times\n",
      "  imag_out: 0 times\n",
      "  valid: 0 times\n",
      "  c6: 0 times\n",
      "  q_left: 1 times\n",
      "  res_reg_file: 0 times\n",
      "  overflow: 0 times\n",
      "  new_pc: 1 times\n",
      "  clk_20MHz: 0 times\n",
      "  cout: 1 times\n",
      "  interrupt_en: 0 times\n",
      "  c11: 0 times\n",
      "  mem_output: 1 times\n",
      "  c3: 1 times\n",
      "  p00: 0 times\n",
      "  r7: 0 times\n",
      "  mem_ctrl: 0 times\n",
      "  clk_100: 0 times\n",
      "  CLK_625kHz: 0 times\n",
      "  sum_stream3: 0 times\n",
      "  over_flag: 0 times\n",
      "  res: 1 times\n",
      "  output_data: 1 times\n",
      "  funct3: 1 times\n",
      "  wave_out270: 0 times\n",
      "  accu_result: 0 times\n",
      "  Carry_Out: 0 times\n",
      "  Underflow: 1 times\n",
      "  clk_15: 1 times\n",
      "  counter_out: 0 times\n",
      "  q: 1 times\n",
      "  src_reg1: 0 times\n",
      "  RESULT: 0 times\n",
      "  result_real: 0 times\n",
      "  clk_12_5: 0 times\n",
      "  complete: 0 times\n",
      "  take_jump: 1 times\n",
      "  CLK_3: 0 times\n",
      "  is_branch: 1 times\n",
      "  matrix_res: 0 times\n",
      "  is_shift: 0 times\n",
      "  sum0: 0 times\n",
      "  Magnitude_difference: 1 times\n",
      "  c01: 0 times\n",
      "  q_right: 0 times\n",
      "  type_flag: 0 times\n",
      "  CLK_out: 0 times\n",
      "  output_result: 0 times\n",
      "  clk_05: 0 times\n",
      "  valid_out_stream3: 1 times\n",
      "  CLK_100: 1 times\n",
      "  combined_data_out: 0 times\n",
      "  result0: 1 times\n",
      "  y2: 1 times\n",
      "  wave_out_ch2: 0 times\n",
      "  D: 0 times\n",
      "  clk_8MHz: 1 times\n",
      "  Carry: 0 times\n",
      "  clk_33: 0 times\n",
      "  CLK_62M5: 1 times\n",
      "  negative: 1 times\n",
      "  A_mag_less: 0 times\n",
      "  binary_out: 0 times\n",
      "  SUM: 0 times\n",
      "  dot_product: 1 times\n",
      "  A_exclusive: 0 times\n",
      "  out_real: 1 times\n",
      "submodule:\n",
      "  clk_div_12: 0 times\n",
      "  d1: 0 times\n",
      "  extend_B: 0 times\n",
      "  u_shift_module: 0 times\n",
      "  pt0: 0 times\n",
      "  R6: 0 times\n",
      "  ff3: 0 times\n",
      "  FA4: 0 times\n",
      "  br3: 0 times\n",
      "  gt_inst: 0 times\n",
      "  post_execute_stage_inst: 0 times\n",
      "  clk_div_25: 0 times\n",
      "  rca_upper_no_cin: 0 times\n",
      "  subtractor_inst: 0 times\n",
      "  fixed_gen: 0 times\n",
      "  freq_generator2: 0 times\n",
      "  se2: 0 times\n",
      "  signed_sub: 0 times\n",
      "  my_adder: 0 times\n",
      "  operate1: 0 times\n",
      "  mult1: 0 times\n",
      "  se4: 0 times\n",
      "  kst: 0 times\n",
      "  as: 0 times\n",
      "  adder_lower: 0 times\n",
      "  neg_B: 0 times\n",
      "  FS11: 0 times\n",
      "  add1: 0 times\n",
      "  compute1: 0 times\n",
      "  eq_check2: 0 times\n",
      "  prescaler: 0 times\n",
      "  rs1: 1 times\n",
      "  CSA0: 0 times\n",
      "  FS13: 0 times\n",
      "  u2: 0 times\n",
      "  mod_inst: 0 times\n",
      "  upper_subtractor: 0 times\n",
      "  u_inverter_a: 0 times\n",
      "  se5: 0 times\n",
      "  sub16: 0 times\n",
      "  adder2_1: 0 times\n",
      "  pe00: 1 times\n",
      "  u_stage2: 0 times\n",
      "  hi_comp: 0 times\n",
      "  m1: 1 times\n",
      "  div32: 0 times\n",
      "  sub4: 0 times\n",
      "  BS7: 0 times\n",
      "  rca1_0: 0 times\n",
      "  carry5: 0 times\n",
      "  rc_adder2: 0 times\n",
      "  cla4_inst1: 0 times\n",
      "  sub2: 0 times\n",
      "  srl_mod: 1 times\n",
      "  pe3: 0 times\n",
      "  and_gate_module: 0 times\n",
      "  div_33: 0 times\n",
      "  d2: 0 times\n",
      "  BCD1: 0 times\n",
      "  u_result_ready_module: 0 times\n",
      "  u_binary_to_gray_converter: 0 times\n",
      "  adder_8bit_inst4: 0 times\n",
      "  swg2: 0 times\n",
      "  upper_adder0: 0 times\n",
      "  lower_cmp: 0 times\n",
      "  seA: 0 times\n",
      "  add4_inst5: 0 times\n",
      "  high_sub: 0 times\n",
      "  BS2: 0 times\n",
      "  add6: 0 times\n",
      "  FA10: 0 times\n",
      "  j_dec: 0 times\n",
      "  multiply: 0 times\n",
      "  u11: 0 times\n",
      "  up_counter: 0 times\n",
      "  clk_gen_25: 0 times\n",
      "  div_24: 0 times\n",
      "  ips: 0 times\n",
      "  div_1_5MHz: 0 times\n",
      "  u_binary_to_bcd: 0 times\n",
      "  shiftr_mod: 0 times\n",
      "  csa_8bit_inst4: 0 times\n",
      "  clk_gen_5: 0 times\n",
      "  hc: 0 times\n",
      "  down_counter: 0 times\n",
      "  abs_A: 0 times\n",
      "  sub32: 0 times\n",
      "  ff0: 0 times\n",
      "  pass_module: 0 times\n",
      "  low_sub: 0 times\n",
      "  counter_init: 0 times\n",
      "  mode_controller: 0 times\n",
      "  u_mode_control: 0 times\n",
      "  stage5: 0 times\n",
      "  clk_div_3_125: 0 times\n",
      "  FA11: 0 times\n",
      "  stage7: 0 times\n",
      "  reg_inst: 0 times\n",
      "  writeback: 0 times\n",
      "  Y_parity_check: 0 times\n",
      "  cs7: 0 times\n",
      "  BS6: 0 times\n",
      "  xor_gate_module: 0 times\n",
      "  u_bcd_incrementer: 0 times\n",
      "  or1: 0 times\n",
      "  RCA0_low: 0 times\n",
      "  cla8: 0 times\n",
      "  decode_unit: 0 times\n",
      "  u_logic_xor: 0 times\n",
      "  out_mux: 0 times\n",
      "  comp_2: 0 times\n",
      "  alu_ctrl: 0 times\n",
      "  sub_lower: 1 times\n",
      "  subtractor_module: 0 times\n",
      "  slt_mod: 0 times\n",
      "  RCA11: 0 times\n",
      "  mux2_c: 0 times\n",
      "  modify2: 0 times\n",
      "  or_op: 0 times\n",
      "  controller: 0 times\n",
      "  WB: 0 times\n",
      "  add8_5: 0 times\n",
      "  br2: 0 times\n",
      "  CLA1: 0 times\n",
      "  se3: 0 times\n",
      "  mux3: 0 times\n",
      "  cla_8bit_inst4: 0 times\n",
      "  freq_div_30: 0 times\n",
      "  u_div4: 0 times\n",
      "  count_mod: 0 times\n",
      "  subtractor: 0 times\n",
      "  accu2: 0 times\n",
      "  u_imaginary_calculator: 0 times\n",
      "  tg2: 0 times\n",
      "  decision: 0 times\n",
      "  adder_inst: 1 times\n",
      "  expand: 0 times\n",
      "  RCA1_c0: 0 times\n",
      "  adjust: 0 times\n",
      "  u3: 1 times\n",
      "  wavegen1: 0 times\n",
      "  u_mul: 0 times\n",
      "  u_counter_storage: 0 times\n",
      "  pt32: 0 times\n",
      "  u_bcd_increment_logic: 0 times\n",
      "  ct: 0 times\n",
      "  not_gate: 0 times\n",
      "  rotate_right_inst: 0 times\n",
      "  mod_shl: 0 times\n",
      "  gen_clk_0_5: 0 times\n",
      "  add4_inst6: 1 times\n",
      "  mux: 0 times\n",
      "  u_counter_div: 0 times\n",
      "  lsm: 1 times\n",
      "  s_right: 0 times\n",
      "  rr: 0 times\n",
      "  u_final_adder: 0 times\n",
      "  abs_jump: 0 times\n",
      "  shifter: 0 times\n",
      "  div_40MHz: 0 times\n",
      "  u_accumulate_control: 0 times\n",
      "  wt: 0 times\n",
      "  S15: 0 times\n",
      "  RCA_high: 0 times\n",
      "  pe_add00: 0 times\n",
      "  left_shift_module: 0 times\n",
      "  s1: 0 times\n",
      "  control_mod: 0 times\n",
      "  comp1: 0 times\n",
      "  output_mod: 0 times\n",
      "  cla_16bit: 0 times\n",
      "  s0: 0 times\n",
      "  cs6: 0 times\n",
      "  reg2: 0 times\n",
      "  add8_1: 0 times\n",
      "  div_5MHz: 0 times\n",
      "  pulse_gen: 0 times\n",
      "  RCA0_high: 0 times\n",
      "  clear_mod: 0 times\n",
      "  u_counting_unit: 0 times\n",
      "  add3: 0 times\n",
      "  sub_mod: 1 times\n",
      "  pe20: 0 times\n",
      "  imm_proc: 0 times\n",
      "  load1: 0 times\n",
      "  output_reg: 0 times\n",
      "  FS4: 0 times\n",
      "  OUT_STAGE: 0 times\n",
      "  ks32: 0 times\n",
      "  extend_A: 0 times\n",
      "  generator: 1 times\n",
      "  verify: 0 times\n",
      "  u_accumulation_module: 0 times\n",
      "  gen_ch2: 0 times\n",
      "  gen_i: 0 times\n",
      "  operate: 0 times\n",
      "  counter: 0 times\n",
      "  i_type: 1 times\n",
      "  swap8_7: 0 times\n",
      "  square: 0 times\n",
      "  mod_shr: 0 times\n",
      "  RCA0_c1: 0 times\n",
      "  sub_block4: 0 times\n",
      "  cla_8bit_inst2: 0 times\n",
      "  outputS: 0 times\n",
      "  add24_inst: 0 times\n",
      "  u_shift: 0 times\n",
      "  u_shift_control: 0 times\n",
      "  mult: 0 times\n",
      "  ff2: 0 times\n",
      "  shift_right_inst: 0 times\n",
      "  BS12: 0 times\n",
      "  cla5: 0 times\n",
      "  lower_mux: 0 times\n",
      "  tff: 0 times\n",
      "  core: 0 times\n",
      "  lower_adder1: 0 times\n",
      "  not_module: 0 times\n",
      "  u14: 0 times\n",
      "  u_bcd_count_logic: 0 times\n",
      "  subtr: 0 times\n",
      "  u_operation_module: 0 times\n",
      "  ks0: 0 times\n",
      "  cmp2: 0 times\n",
      "  br0: 0 times\n",
      "  A3: 0 times\n",
      "  u_odd_div: 0 times\n",
      "  mc_inst: 0 times\n",
      "  pwm: 0 times\n",
      "  GCSB2: 0 times\n",
      "  comp2: 1 times\n",
      "  combine: 0 times\n",
      "  incr: 0 times\n",
      "  high_subtractor: 0 times\n",
      "  div_100: 0 times\n",
      "  a_stage: 0 times\n",
      "  sh1: 0 times\n",
      "  FA7: 0 times\n",
      "  generate_clk_5: 0 times\n",
      "  RCA1_c1: 0 times\n",
      "  csa_2: 0 times\n",
      "  bs3: 0 times\n",
      "  ij: 0 times\n",
      "  shl_mod: 0 times\n",
      "  upper_part: 0 times\n",
      "  od: 0 times\n",
      "  RCA0_c0: 0 times\n",
      "  div_20: 0 times\n",
      "  rca_upper_with_cin: 0 times\n",
      "  mod_xor: 0 times\n",
      "  cd: 1 times\n",
      "  u_shift_register: 0 times\n",
      "  ae1: 0 times\n",
      "  m6: 0 times\n",
      "  cc: 0 times\n",
      "  processingS: 1 times\n",
      "  div_1_25: 0 times\n",
      "  BS9: 0 times\n",
      "  u_modulus_count_logic: 0 times\n",
      "  u_high_counter: 0 times\n",
      "  dff0: 0 times\n",
      "  freq_gen1: 0 times\n",
      "  u_xor_logic: 0 times\n",
      "  ADDER2: 0 times\n",
      "  cs_sub3: 0 times\n",
      "  cla1: 0 times\n",
      "  csa3: 0 times\n",
      "  cmp0: 0 times\n",
      "  cnt: 0 times\n",
      "  shr: 0 times\n",
      "  FS: 1 times\n",
      "  buffer1: 0 times\n",
      "  cs_adder4: 1 times\n",
      "  cmp3: 0 times\n",
      "  high_cmp: 0 times\n",
      "  m0: 0 times\n",
      "  u_count_storage: 0 times\n",
      "  X_parity_check: 0 times\n",
      "  xor_unit: 0 times\n",
      "  comp_mod: 0 times\n",
      "  shift_reg8_right_lower: 0 times\n",
      "  target_reg: 0 times\n",
      "  funct3_module: 0 times\n",
      "  kspa2: 0 times\n",
      "  sub7: 0 times\n",
      "  u_count_register: 0 times\n",
      "  inc_inst: 0 times\n",
      "  stage1: 0 times\n",
      "  mod_add: 0 times\n",
      "  sel: 1 times\n",
      "  sc0: 0 times\n",
      "  BCD4: 0 times\n",
      "  SUB3: 0 times\n",
      "  S1: 1 times\n",
      "  u_xor: 1 times\n",
      "  dc: 0 times\n",
      "  extract_imm: 0 times\n",
      "  u_bcd_counter: 0 times\n",
      "  u_counter_core: 0 times\n",
      "  s2: 0 times\n",
      "  gp0: 0 times\n",
      "  wg2: 0 times\n",
      "  carry3: 0 times\n",
      "  prime_div: 0 times\n",
      "  u_step_adder: 0 times\n",
      "  u_zero_detector: 1 times\n",
      "  u_counter_output: 0 times\n",
      "  lt_inst: 0 times\n",
      "  comp_0: 0 times\n",
      "  div_8: 0 times\n",
      "  MUX_low_cout: 0 times\n",
      "  clk_div_500k: 0 times\n",
      "  LCU1: 0 times\n",
      "  m5: 0 times\n",
      "  comp_high: 0 times\n",
      "  RCA1_high: 0 times\n",
      "  shl: 0 times\n",
      "  pe5: 0 times\n",
      "  cla4_inst4: 0 times\n",
      "  u_even_div: 0 times\n",
      "  add4_inst3: 0 times\n",
      "  fetch: 0 times\n",
      "  subSt: 0 times\n",
      "  FA15: 0 times\n",
      "  FS6: 0 times\n",
      "  pe7: 0 times\n",
      "  output_mux: 0 times\n",
      "  sr_mod: 0 times\n",
      "  BS3: 0 times\n",
      "  mul_inst: 0 times\n",
      "  lfg: 0 times\n",
      "  shift3: 0 times\n",
      "  addSt: 0 times\n",
      "  comp_3: 0 times\n",
      "  RCA4: 0 times\n",
      "  fba7: 0 times\n",
      "  adder2: 0 times\n",
      "  mem_stage: 1 times\n",
      "  FS1: 0 times\n",
      "  rca3_0: 0 times\n",
      "  right_shift_inst: 0 times\n",
      "  or_unit: 0 times\n",
      "  cs_adder0: 0 times\n",
      "  pe_add01: 0 times\n",
      "  u_mode_logic: 0 times\n",
      "  bc_inst: 0 times\n",
      "  u_edge_counter: 0 times\n",
      "  mod_checker: 0 times\n",
      "  rca2_1: 0 times\n",
      "  low_freq: 0 times\n",
      "  adder3_1: 0 times\n",
      "  adder_unit: 0 times\n",
      "  excl_inst: 0 times\n",
      "  imm_gen: 0 times\n",
      "  gen_b: 0 times\n",
      "  upper_sub: 0 times\n",
      "  fsel_b: 0 times\n",
      "  bc: 1 times\n",
      "  output_result: 0 times\n",
      "  quarter_freq: 0 times\n",
      "  cla0: 1 times\n",
      "  u_overflow_detect: 0 times\n",
      "  sft_left: 0 times\n",
      "  u_sub: 0 times\n",
      "  mult6_inst1: 0 times\n",
      "  FA0: 0 times\n",
      "  sub_low: 0 times\n",
      "  reg3: 0 times\n",
      "  U3: 0 times\n",
      "  clk_div_30_module: 0 times\n",
      "  u_and_gate: 0 times\n",
      "  u_input_counter: 0 times\n",
      "  csa_block1: 0 times\n",
      "  add8_7: 0 times\n",
      "  cs2: 0 times\n",
      "  u_logic_and: 0 times\n",
      "  div_5: 0 times\n",
      "  load_ctrl: 0 times\n",
      "  lower_shifter: 0 times\n",
      "  ad: 0 times\n",
      "  xor_gate_unit: 0 times\n",
      "  wavegen2: 0 times\n",
      "  d3: 0 times\n",
      "  cs_sub2: 0 times\n",
      "  cs_sub5: 0 times\n",
      "  upper_no_carry: 0 times\n",
      "  u_or_module: 0 times\n",
      "  cs: 1 times\n",
      "  cs_adder1: 0 times\n",
      "  adder_high1: 0 times\n",
      "  double: 0 times\n",
      "  u_bcd_logic: 0 times\n",
      "  andm: 0 times\n",
      "  RCA_lower: 0 times\n",
      "  u_dec: 0 times\n",
      "  del0: 0 times\n",
      "  lin_shift: 0 times\n",
      "  modify1: 0 times\n",
      "  pp_gen: 0 times\n",
      "  upper_adder: 0 times\n",
      "  bs0: 0 times\n",
      "  rca1_low: 0 times\n",
      "  mux_max: 0 times\n",
      "  FA8: 0 times\n",
      "  sub0: 0 times\n",
      "  div200k: 0 times\n",
      "  ng: 0 times\n",
      "  S13: 0 times\n",
      "  MUX1: 0 times\n",
      "  reg_proc: 0 times\n",
      "  RCA3_c0: 0 times\n",
      "  KS4: 0 times\n",
      "  FS9: 0 times\n",
      "  op_dec: 0 times\n",
      "  execute: 0 times\n",
      "  set_mod: 0 times\n",
      "  inputS: 1 times\n",
      "  csa_0: 0 times\n",
      "  swg1: 0 times\n",
      "  cs_sub4: 0 times\n",
      "  u_complex_multiplier: 0 times\n",
      "  ksp: 0 times\n",
      "  se1: 0 times\n",
      "  fba2: 0 times\n",
      "  u_bcd_storage: 1 times\n",
      "  clk_div_40: 0 times\n",
      "  load_reset: 0 times\n",
      "  carry7: 0 times\n",
      "  sub6: 0 times\n",
      "  input_stage_inst: 0 times\n",
      "  CSA3: 0 times\n",
      "  eq_part3: 0 times\n",
      "  wm: 0 times\n",
      "  high_comp: 0 times\n",
      "  cs_sub8: 0 times\n",
      "  add_sub: 0 times\n",
      "  div_2_5: 0 times\n",
      "  shift_module: 0 times\n",
      "  FS3: 0 times\n",
      "  sign_compare: 0 times\n",
      "  u_bcd_counter_register: 0 times\n",
      "  clk_div_60: 0 times\n",
      "  ks7: 0 times\n",
      "  RCA30: 0 times\n",
      "  RCA32: 0 times\n",
      "  s5: 0 times\n",
      "  oc: 1 times\n",
      "  u_right_shift: 0 times\n",
      "  R3: 0 times\n",
      "  u_overflow_detection: 0 times\n",
      "  not_gate_module: 0 times\n",
      "  cs_sub1: 0 times\n",
      "  rca1: 0 times\n",
      "  KS8: 0 times\n",
      "  u_arithmetic: 0 times\n",
      "  RCA3_c1: 0 times\n",
      "  MUX2: 0 times\n",
      "  csla_8bit_inst4: 0 times\n",
      "  S7: 0 times\n",
      "  CS: 0 times\n",
      "  add4_inst7: 0 times\n",
      "  mux2: 0 times\n",
      "  csa_lower: 0 times\n",
      "  u10: 0 times\n",
      "  fba4: 0 times\n",
      "  carry4: 0 times\n",
      "  sr: 0 times\n",
      "  MUX_high: 0 times\n",
      "  BCD3: 0 times\n",
      "  sub_8bit_lower: 0 times\n",
      "  sr1: 0 times\n",
      "  cmp: 0 times\n",
      "  CSB_upper: 0 times\n",
      "  low_byte_subtractor: 1 times\n",
      "  ES: 0 times\n",
      "  FA14: 0 times\n",
      "  rshift_unit: 0 times\n",
      "  count: 1 times\n",
      "  lower_no_carry: 0 times\n",
      "  holder: 0 times\n",
      "  clk_div_2_5: 0 times\n",
      "  and_unit: 0 times\n",
      "  KS3: 0 times\n",
      "  reg00: 0 times\n",
      "  u_data_accumulator: 0 times\n",
      "  og: 0 times\n",
      "  rs_mod: 0 times\n",
      "  m_stage: 0 times\n",
      "  divider1: 0 times\n",
      "  count_block: 0 times\n",
      "  rca_high_c1: 0 times\n",
      "  clk_gen_2_5M: 0 times\n",
      "  compute2: 0 times\n",
      "  KS7: 0 times\n",
      "  block4: 0 times\n",
      "  g0: 0 times\n",
      "  dj: 0 times\n",
      "  gg_p0: 0 times\n",
      "  sr6: 0 times\n",
      "  FS15: 0 times\n",
      "  gen_clk_5: 1 times\n",
      "  sub8: 0 times\n",
      "  clk_gen_5M: 0 times\n",
      "  sr_module: 0 times\n",
      "  CSA1: 0 times\n",
      "  mult6_inst2: 0 times\n",
      "  not_op: 0 times\n",
      "  pc5: 0 times\n",
      "  add8_0: 0 times\n",
      "  cs8: 0 times\n",
      "  slice1: 0 times\n",
      "  correction_unit: 0 times\n",
      "  higher_comparator: 0 times\n",
      "  shift_right_mod: 0 times\n",
      "  S9: 0 times\n",
      "  low_inst: 0 times\n",
      "  ctrl_unit: 0 times\n",
      "  bwg: 0 times\n",
      "  BS10: 0 times\n",
      "  cell2: 0 times\n",
      "  csa4: 0 times\n",
      "  divide: 0 times\n",
      "  abs_B: 0 times\n",
      "  FA5: 0 times\n",
      "  RCA21: 1 times\n",
      "  swap10_5: 0 times\n",
      "  process: 0 times\n",
      "  clk_div_6: 0 times\n",
      "  u_count_control: 0 times\n",
      "  comparator: 0 times\n",
      "  input_reg: 0 times\n",
      "  u_add: 0 times\n",
      "  csa_1: 0 times\n",
      "  upper_range: 0 times\n",
      "  sc_inst: 0 times\n",
      "  MUX_low: 0 times\n",
      "  ch1: 0 times\n",
      "  ks1: 0 times\n",
      "  lower_comp: 0 times\n",
      "  ae6: 0 times\n",
      "  WS: 0 times\n",
      "  csla_8bit_inst2: 0 times\n",
      "  u_complex_adder: 0 times\n",
      "  LCU3: 0 times\n",
      "  rca0_1: 0 times\n",
      "  se7: 0 times\n",
      "  adder3_0: 1 times\n",
      "  orm: 0 times\n",
      "  diff_calc_XY: 0 times\n",
      "  csla_8bit_inst1: 0 times\n",
      "  add8_csla_inst4: 0 times\n",
      "  div1: 0 times\n",
      "  slice0: 0 times\n",
      "  ks8: 0 times\n",
      "  load_mod: 0 times\n",
      "  fdec: 0 times\n",
      "  FA13: 0 times\n",
      "  dir: 0 times\n",
      "  R5: 0 times\n",
      "  bs: 0 times\n",
      "  f7_dec: 0 times\n",
      "  u_modulo_counter_logic: 0 times\n",
      "  mux1: 0 times\n",
      "  i_stage: 0 times\n",
      "  seg0: 0 times\n",
      "  clg_4bit_inst: 0 times\n",
      "  SS: 0 times\n",
      "  adder_stage2: 0 times\n",
      "  add8_csla_inst3: 0 times\n",
      "  load_module: 0 times\n",
      "  swap9_6: 1 times\n",
      "  d4: 0 times\n",
      "  rll_mod: 0 times\n",
      "  u_counter_next: 0 times\n",
      "  CSLA0: 0 times\n",
      "  xor_mod: 0 times\n",
      "  add_sum2: 0 times\n",
      "  div_25MHz: 0 times\n",
      "  gen1: 0 times\n",
      "  direction_control: 0 times\n",
      "  pe_add10: 0 times\n",
      "  m4: 0 times\n",
      "  lshift_mod: 0 times\n",
      "  dim: 0 times\n",
      "  bl: 0 times\n",
      "  GCSB1: 0 times\n",
      "  cla7: 0 times\n",
      "  sq_wave_gen_1: 0 times\n",
      "  woc: 0 times\n",
      "  decode_registers: 0 times\n",
      "  dop: 0 times\n",
      "  comp_stage: 0 times\n",
      "  u_accumulation_control: 0 times\n",
      "  adder0: 0 times\n",
      "  RCA2_c0: 0 times\n",
      "  or_gate_unit: 0 times\n",
      "  ae0: 0 times\n",
      "  u_counter_logic: 0 times\n",
      "  div_12: 0 times\n",
      "  u_bcd_valid_output: 0 times\n",
      "  check1: 0 times\n",
      "  left_module: 0 times\n",
      "  final_add: 0 times\n",
      "  clk_div_25_module: 0 times\n",
      "  u_accumulator_module: 0 times\n",
      "  SUB0: 0 times\n",
      "  INPUT_STAGE: 0 times\n",
      "  cmp1: 0 times\n",
      "  divider: 0 times\n",
      "  RCA2: 0 times\n",
      "  rd: 0 times\n",
      "  u_real_op: 0 times\n",
      "  calculate: 0 times\n",
      "  upper_block1: 0 times\n",
      "  mag_comp2: 0 times\n",
      "  A1: 0 times\n",
      "  lc: 0 times\n",
      "  rca_16bit: 0 times\n",
      "  f3_dec: 0 times\n",
      "  funct7_mod: 0 times\n",
      "  U1: 0 times\n",
      "  add2: 0 times\n",
      "  divider_25MHz: 0 times\n",
      "  pe30: 0 times\n",
      "  pe6: 0 times\n",
      "  sa2: 0 times\n",
      "  sp: 0 times\n",
      "  r_type: 0 times\n",
      "  add8_inst2: 0 times\n",
      "  block6: 1 times\n",
      "  MS: 1 times\n",
      "  logic_unit: 0 times\n",
      "  and_gate_unit: 1 times\n",
      "  pow2_check: 0 times\n",
      "  pe0: 0 times\n",
      "  mux_low: 0 times\n",
      "  u8: 0 times\n",
      "  u_modulus_count_register: 1 times\n",
      "  addsub8_inst4: 0 times\n",
      "  shr_mod: 0 times\n",
      "  comp_1: 1 times\n",
      "  main_reg: 0 times\n",
      "  shift_reg8_right_upper: 0 times\n",
      "  ch2: 0 times\n",
      "  lshift_unit: 0 times\n",
      "  u0: 0 times\n",
      "  block0: 0 times\n",
      "  pe10: 0 times\n",
      "  gen_clk_2: 0 times\n",
      "  u_logic_or: 0 times\n",
      "  ks6: 0 times\n",
      "  add0: 0 times\n",
      "  csa_block2: 0 times\n",
      "  upper_carry: 0 times\n",
      "  increment: 0 times\n",
      "  block5: 0 times\n",
      "  upper_block0: 0 times\n",
      "  u_even_counter: 0 times\n",
      "  xor1: 0 times\n",
      "  arithmetic: 0 times\n",
      "  block3: 0 times\n",
      "  fd: 0 times\n",
      "  operate3: 0 times\n",
      "  pc2: 0 times\n",
      "  carry2: 0 times\n",
      "  add_mod: 1 times\n",
      "  in_latch: 0 times\n",
      "  dec_mod: 0 times\n",
      "  cla4_inst5: 1 times\n",
      "  u_input: 0 times\n",
      "  clk_div_5_module: 0 times\n",
      "  freq_generator1: 0 times\n",
      "  subtractor_unit: 0 times\n",
      "  u_div6: 0 times\n",
      "  swap11_4: 0 times\n",
      "  output_stage: 0 times\n",
      "  dff2: 0 times\n",
      "  u_binary_counter: 0 times\n",
      "  comp: 0 times\n",
      "  add4_inst2: 0 times\n",
      "  low_subtractor: 0 times\n",
      "  csla_8bit_inst3: 0 times\n",
      "  u_real_calculator: 0 times\n",
      "  sh2: 0 times\n",
      "  R7: 0 times\n",
      "  u_johnson_counter: 0 times\n",
      "  LCU2: 0 times\n",
      "  compare_inst: 0 times\n",
      "  imm_ext: 0 times\n",
      "  cs1: 0 times\n",
      "  u_div_by_4: 0 times\n",
      "  u_bcd_register: 0 times\n",
      "  RCA10: 0 times\n",
      "  operate2: 0 times\n",
      "  diff_calc_YX: 0 times\n",
      "  abs_B_module: 0 times\n",
      "  sl: 0 times\n",
      "  funct_dec: 0 times\n",
      "  u_gray_counter: 0 times\n",
      "  csa1: 1 times\n",
      "  sub_block3: 0 times\n",
      "  OUTPUT_STAGE: 0 times\n",
      "  ag: 0 times\n",
      "  div5: 0 times\n",
      "  ls: 0 times\n",
      "  rsh_mod: 0 times\n",
      "  right_module: 0 times\n",
      "  rca3_1: 0 times\n",
      "  MUX3_cout: 0 times\n",
      "  output_block: 0 times\n",
      "  opcode_module: 0 times\n",
      "  u5: 1 times\n",
      "  u_comparator: 0 times\n",
      "  RESULT: 0 times\n",
      "  wg: 0 times\n",
      "  cell3: 0 times\n",
      "  rca1_1: 0 times\n",
      "  u_register_counter: 0 times\n",
      "  subtract: 0 times\n",
      "  nor_inst: 0 times\n",
      "  pc1: 0 times\n",
      "  add4_inst8: 0 times\n",
      "  div_05: 0 times\n",
      "  RCA5: 0 times\n",
      "  kspa1: 0 times\n",
      "  KS2: 0 times\n",
      "  stage4: 0 times\n",
      "  generate_clk_20: 1 times\n",
      "  hfg: 1 times\n",
      "  CSA2: 0 times\n",
      "  b_type: 0 times\n",
      "  u_odd: 0 times\n",
      "  higher_subtractor: 0 times\n",
      "  add8_inst4: 0 times\n",
      "  low_comp: 1 times\n",
      "  normalize: 0 times\n",
      "  seg3: 0 times\n",
      "  subtractor_mod: 0 times\n",
      "  OS: 0 times\n",
      "  u_bcd_accumulator: 0 times\n",
      "  ctrl: 0 times\n",
      "  control_module: 0 times\n",
      "  u_bitwise_and: 0 times\n",
      "  adder_module: 0 times\n",
      "  FA6: 0 times\n",
      "  pe31: 0 times\n",
      "  U2: 1 times\n",
      "  half_freq: 0 times\n",
      "  mult0: 0 times\n",
      "  high_freq: 0 times\n",
      "  pa: 0 times\n",
      "  sr4: 0 times\n",
      "  sa3: 0 times\n",
      "  u12: 0 times\n",
      "  FS7: 0 times\n",
      "  S0: 0 times\n",
      "  ss: 0 times\n",
      "  reset_behavior: 0 times\n",
      "  U0: 0 times\n",
      "  fba0: 0 times\n",
      "  fc2: 0 times\n",
      "  lsh_mod: 0 times\n",
      "  pcUpdate: 0 times\n",
      "  FA12: 0 times\n",
      "  tcs: 0 times\n",
      "  div_3: 0 times\n",
      "  gen_ch1: 0 times\n",
      "  BS1: 0 times\n",
      "  ae2: 0 times\n",
      "  u_register_logic: 0 times\n",
      "  u_output_logic: 0 times\n",
      "  sr5: 0 times\n",
      "  adder_8bit_inst1: 0 times\n",
      "  add7: 0 times\n",
      "  carry0: 0 times\n",
      "  u_shift_add: 0 times\n",
      "  div_5_MHz: 0 times\n",
      "  adder1: 0 times\n",
      "  block7: 1 times\n",
      "  csa_8bit_inst1: 0 times\n",
      "  comp_inst: 0 times\n",
      "  tf: 0 times\n",
      "  clear_module: 0 times\n",
      "  COMPUTE_STAGE: 0 times\n",
      "  divider_5MHz: 0 times\n",
      "  u_even_neg_counter: 0 times\n",
      "  output_selector: 0 times\n",
      "  toggle_mod: 1 times\n",
      "  funct7_module: 0 times\n",
      "  reg_dec: 0 times\n",
      "  div4: 0 times\n",
      "  mag_comp1: 0 times\n",
      "  MUX_high_cout: 0 times\n",
      "  dec_unit: 0 times\n",
      "  m3: 1 times\n",
      "  pe_add11: 0 times\n",
      "  sra_mod: 0 times\n",
      "  eq_check1: 0 times\n",
      "  latch: 0 times\n",
      "  u_arithmetic_operation: 1 times\n",
      "  not_mod: 0 times\n",
      "  eq_part1: 0 times\n",
      "  adder2_0: 0 times\n",
      "  eq_check3: 0 times\n",
      "  shl_op: 0 times\n",
      "  u_even_pos_counter: 0 times\n",
      "  adder3: 0 times\n",
      "  cs4: 0 times\n",
      "  ae5: 0 times\n",
      "  and_gate: 0 times\n",
      "  load2: 0 times\n",
      "  cla3: 0 times\n",
      "  u_adder_subtractor: 1 times\n",
      "  upper_half: 0 times\n",
      "  cla_adder: 0 times\n",
      "  cla2: 0 times\n",
      "  comp_wave_gen: 0 times\n",
      "  enc: 0 times\n",
      "  decode_stage_inst: 0 times\n",
      "  pc7: 0 times\n",
      "  imm_dec: 0 times\n",
      "  count_logic: 0 times\n",
      "  div_4: 0 times\n",
      "  xor_inst: 0 times\n",
      "  high_inst: 0 times\n",
      "  div_16: 0 times\n",
      "  adder5: 0 times\n",
      "  pwg: 0 times\n",
      "  BS4: 0 times\n",
      "  ms: 0 times\n",
      "  XOR: 0 times\n",
      "  u6: 1 times\n",
      "  lower_block0: 0 times\n",
      "  adder_8bit_inst2: 0 times\n",
      "  u_or: 0 times\n",
      "  rsm: 0 times\n",
      "  u_accumulation: 0 times\n",
      "  clk_div_33: 0 times\n",
      "  shift_inst: 0 times\n",
      "  rca_low: 1 times\n",
      "  reseter: 0 times\n",
      "  R1: 0 times\n",
      "  df7: 0 times\n",
      "  funct3_unit: 0 times\n",
      "  div_2: 0 times\n",
      "  and_mod: 0 times\n",
      "  sft_right: 0 times\n",
      "  gen_s: 0 times\n",
      "  u_input_control: 0 times\n",
      "  acc: 0 times\n",
      "  magnitude_inst: 0 times\n",
      "  u_div2: 0 times\n",
      "  swap14_1: 0 times\n",
      "  generate_clk_3: 0 times\n",
      "  sign_cmp: 0 times\n",
      "  KS5: 0 times\n",
      "  lower_sub: 0 times\n",
      "  u_prescaler_by5: 0 times\n",
      "  se0: 0 times\n",
      "  count_ctrl: 0 times\n",
      "  dynamic_gen: 0 times\n",
      "  add8_inst1: 0 times\n",
      "  BS13: 0 times\n",
      "  rs2: 0 times\n",
      "  clk_div_2_module: 0 times\n",
      "  or_gate: 1 times\n",
      "  u_voting_logic: 0 times\n",
      "  u_adder: 0 times\n",
      "  RCA00: 1 times\n",
      "  S8: 0 times\n",
      "  sh3: 0 times\n",
      "  add_inst: 0 times\n",
      "  and1: 0 times\n",
      "  wg1: 0 times\n",
      "  sr7: 0 times\n",
      "  mult2: 0 times\n",
      "  u_alu_core: 0 times\n",
      "  mux_instance: 0 times\n",
      "  u_processing: 0 times\n",
      "  post_stage: 0 times\n",
      "  shl_unit: 0 times\n",
      "  c_stage: 0 times\n",
      "  compute: 0 times\n",
      "  rca2_0: 0 times\n",
      "  RCA6: 0 times\n",
      "  clk_div: 0 times\n",
      "  decode: 0 times\n",
      "  u_binary_to_gray: 0 times\n",
      "  adder7: 0 times\n",
      "  s_dec: 1 times\n",
      "  rl: 0 times\n",
      "  A2: 0 times\n",
      "  processingstage: 0 times\n",
      "  RCA7: 0 times\n",
      "  u_even: 1 times\n",
      "  reg0: 0 times\n",
      "  u9: 1 times\n",
      "  rs3: 1 times\n",
      "  generate_clk_12: 0 times\n",
      "  u_output: 0 times\n",
      "  upper_mux: 0 times\n",
      "  olatch: 0 times\n",
      "  sr0: 0 times\n",
      "  s_left: 0 times\n",
      "  register_unit: 0 times\n",
      "  and_inst: 0 times\n",
      "  rca_lower: 0 times\n",
      "  inc_counter: 0 times\n",
      "  del2: 0 times\n",
      "  abs_A_inst: 0 times\n",
      "  logic_module: 0 times\n",
      "  arshift_mod: 0 times\n",
      "  div_25: 0 times\n",
      "  add_A_B_neg: 0 times\n",
      "  greater: 0 times\n",
      "  fba3: 0 times\n",
      "  adder0_1: 0 times\n",
      "  adder_mod: 1 times\n",
      "  mem_access: 0 times\n",
      "  mc: 0 times\n",
      "  adder: 0 times\n",
      "  FA9: 0 times\n",
      "  add8_3: 0 times\n",
      "  generate_clk_2: 0 times\n",
      "  u_accumulation_unit: 0 times\n",
      "  sub_block1: 0 times\n",
      "  clk_div_25_gen: 0 times\n",
      "  BS11: 0 times\n",
      "  FS12: 0 times\n",
      "  pc6: 0 times\n",
      "  rca0: 1 times\n",
      "  am: 0 times\n",
      "  u_square: 0 times\n",
      "  u_prescaler_by2: 0 times\n",
      "  subtraction: 0 times\n",
      "  div_625_kHz: 0 times\n",
      "  RCA31: 0 times\n",
      "  adder1_1: 0 times\n",
      "  u_output_reg: 0 times\n",
      "  low_cmp: 0 times\n",
      "  xor_gate: 0 times\n",
      "  inc_mod: 0 times\n",
      "  u_stage1: 0 times\n",
      "  lrc: 0 times\n",
      "  or_gate_module: 0 times\n",
      "  bne_dec: 0 times\n",
      "  equality: 0 times\n",
      "  u_load_control: 0 times\n",
      "  CLA3: 0 times\n",
      "  rc: 0 times\n",
      "  bsw: 0 times\n",
      "  addsub8_inst1: 0 times\n",
      "  higher_adder: 0 times\n",
      "  div_600khz: 1 times\n",
      "  u_pipeline_controller: 0 times\n",
      "  or_mod: 0 times\n",
      "  d0: 0 times\n",
      "  pt: 0 times\n",
      "  ex_stage: 0 times\n",
      "  reset_module: 0 times\n",
      "  imm_mod: 0 times\n",
      "  gen_ctrl: 1 times\n",
      "  sub_upper: 0 times\n",
      "  right_shift: 0 times\n",
      "  csa2: 0 times\n",
      "  rlr_mod: 0 times\n",
      "  xnor_mod: 0 times\n",
      "  zd_inst: 0 times\n",
      "  add8_csla_inst2: 0 times\n",
      "  shr_op: 0 times\n",
      "  lower_adder: 0 times\n",
      "  u_imag_op: 0 times\n",
      "  lower_byte_shifter: 0 times\n",
      "  mod_not: 0 times\n",
      "  reg01: 0 times\n",
      "  ff1: 0 times\n",
      "  u_control: 0 times\n",
      "  accumulate: 0 times\n",
      "  counter_module: 0 times\n",
      "  lower_half: 0 times\n",
      "  slice2: 1 times\n",
      "  ks2: 0 times\n",
      "  res_latch: 0 times\n",
      "  add8_inst3: 0 times\n",
      "  ks3: 0 times\n",
      "  low_counter: 0 times\n",
      "  sar_mod: 0 times\n",
      "  upper_adder1: 0 times\n",
      "  comp3: 0 times\n",
      "  base: 1 times\n",
      "  u_register: 0 times\n",
      "  clk_div_5: 0 times\n",
      "  shift_left_mod: 0 times\n",
      "  u_subtractor: 0 times\n",
      "  s_sub: 0 times\n",
      "  unsigned_sub: 0 times\n",
      "  df3: 0 times\n",
      "  tmr1: 0 times\n",
      "  decode_imm: 0 times\n",
      "  opc_dec: 0 times\n",
      "  csa_16_inst1: 1 times\n",
      "  rca0_low: 0 times\n",
      "  amod: 0 times\n",
      "  u_alu: 0 times\n",
      "  fba5: 0 times\n",
      "  s6: 0 times\n",
      "  clk_div_40_gen: 0 times\n",
      "  us: 0 times\n",
      "  ed: 0 times\n",
      "  rca_high_c0: 0 times\n",
      "  cs_sub6: 0 times\n",
      "  u_and_module: 0 times\n",
      "  pc0: 0 times\n",
      "  blt_dec: 0 times\n",
      "  upper_shifter: 0 times\n",
      "  transition: 0 times\n",
      "  MUX0: 0 times\n",
      "  fd1: 0 times\n",
      "  u_gray_register: 0 times\n",
      "  SUB2: 0 times\n",
      "  zero_inst: 1 times\n",
      "  module_12MHz: 0 times\n",
      "  div_12_5: 0 times\n",
      "  csa16: 0 times\n",
      "  dcc: 0 times\n",
      "  RCA20: 1 times\n",
      "  u_bcd_counter_logic: 0 times\n",
      "  loader: 0 times\n",
      "  if_stage: 0 times\n",
      "  LCU0: 0 times\n",
      "  counter2: 0 times\n",
      "  low_adder: 0 times\n",
      "  carry1: 0 times\n",
      "  rc_adder1: 0 times\n",
      "  seg1: 0 times\n",
      "  AND: 0 times\n",
      "  addsub8_inst3: 0 times\n",
      "  ps: 0 times\n",
      "  BS5: 0 times\n",
      "  and_module: 1 times\n",
      "  rs: 0 times\n",
      "  u_ander: 0 times\n",
      "  u_stage3: 0 times\n",
      "  block2: 0 times\n",
      "  nor_mod: 0 times\n",
      "  clk_div_3_module: 0 times\n",
      "  carry6: 0 times\n",
      "  S3: 0 times\n",
      "  upper_comp: 0 times\n",
      "  fba6: 0 times\n",
      "  mod_sub: 0 times\n",
      "  rshift_mod: 0 times\n",
      "  memory_access: 0 times\n",
      "  high_adder: 0 times\n",
      "  cla6: 0 times\n",
      "  prep_stage: 0 times\n",
      "  mod_or: 0 times\n",
      "  u7: 0 times\n",
      "  higher_byte_shifter: 0 times\n",
      "  clk_div_5_gen: 0 times\n",
      "  sl_module: 0 times\n",
      "  set_less_than: 0 times\n",
      "  exc_inst: 0 times\n",
      "  div80: 0 times\n",
      "  adder6: 0 times\n",
      "  addr_reg: 0 times\n",
      "  mux0: 0 times\n",
      "  adder_high: 0 times\n",
      "  ae3: 0 times\n",
      "  up_module: 0 times\n",
      "  shift1: 0 times\n",
      "  xor_module: 0 times\n",
      "  gc0: 0 times\n",
      "  wave_gen1: 0 times\n",
      "  rel_jump: 1 times\n",
      "  pe2: 0 times\n",
      "  rd_mod: 0 times\n",
      "  clk_gen_625k: 0 times\n",
      "  shift0: 0 times\n",
      "  sub_op: 0 times\n",
      "  logic_block: 0 times\n",
      "  sub: 0 times\n",
      "  ao_stage: 0 times\n",
      "  i_dec: 0 times\n",
      "  div_1: 0 times\n",
      "  u_counter_hold: 0 times\n",
      "  u_and: 0 times\n",
      "  pc3: 0 times\n",
      "  manage: 0 times\n",
      "  u_complex_accumulator: 0 times\n",
      "  calc: 0 times\n",
      "  upper_shift_reg: 0 times\n",
      "  p_ctrl: 0 times\n",
      "  RCA0: 0 times\n",
      "  j_type: 0 times\n",
      "  stage0: 0 times\n",
      "  ks4: 0 times\n",
      "  higher_adder0: 1 times\n",
      "  pe01: 0 times\n",
      "  RCA1: 0 times\n",
      "  basic_wave_gen: 0 times\n",
      "  lower_part: 0 times\n",
      "  mult3: 0 times\n",
      "  S5: 0 times\n",
      "  higher_adder1: 0 times\n",
      "  block1: 1 times\n",
      "  add4_inst1: 0 times\n",
      "  u_shift_logic: 0 times\n",
      "  RCA2_c1: 1 times\n",
      "  comp_low: 0 times\n",
      "  logical: 0 times\n",
      "  LS: 0 times\n",
      "  add5: 0 times\n",
      "  m2: 0 times\n",
      "  and_op: 0 times\n",
      "  u1: 0 times\n",
      "  rca0_high: 0 times\n",
      "  MUX1_cout: 0 times\n",
      "  seg2: 0 times\n",
      "  csa_8bit_inst2: 0 times\n",
      "  pwm_gen: 0 times\n",
      "  BS0: 0 times\n",
      "  BS15: 0 times\n",
      "  or_inst: 0 times\n",
      "  s_type: 0 times\n",
      "  nor_module: 1 times\n",
      "  select_output: 0 times\n",
      "  divider2: 0 times\n",
      "  MUX0_cout: 1 times\n",
      "  csa_block3: 0 times\n",
      "  add8_csla_inst1: 0 times\n",
      "  RCA3: 0 times\n",
      "  DS: 0 times\n",
      "  counter1: 0 times\n",
      "  cntr: 0 times\n",
      "  eq_inst: 0 times\n",
      "  f_dec: 1 times\n",
      "  sa1: 0 times\n",
      "  decrement: 0 times\n",
      "  csa: 0 times\n",
      "  u_count_logic: 0 times\n",
      "  circ_shift: 0 times\n",
      "  cla4: 0 times\n",
      "  u13: 0 times\n",
      "  div8: 0 times\n",
      "  pc: 1 times\n",
      "  u_accumulator: 0 times\n",
      "  slt_module: 0 times\n",
      "  div16: 0 times\n",
      "  FA3: 0 times\n",
      "  lower_carry: 0 times\n",
      "  mod_swap: 0 times\n",
      "  operation: 0 times\n",
      "  adder8: 0 times\n",
      "  fs: 0 times\n",
      "  tc: 0 times\n",
      "  check_opcode: 0 times\n",
      "  rs1_mod: 0 times\n",
      "  xg: 0 times\n",
      "  clk_div_4: 0 times\n",
      "  S10: 0 times\n",
      "  module_750KHz: 0 times\n",
      "  u15: 0 times\n",
      "  gen2: 0 times\n",
      "  sub_block2: 0 times\n",
      "  clk_div_20: 0 times\n",
      "  left_shifter: 0 times\n",
      "  add8_6: 0 times\n",
      "  u_sum_with_saturation: 0 times\n",
      "  div20: 0 times\n",
      "  reg11: 1 times\n",
      "  inputSt: 0 times\n",
      "  sm: 0 times\n",
      "  csa_3: 0 times\n",
      "  opcode_unit: 0 times\n",
      "  load: 0 times\n",
      "  output_stage_inst: 0 times\n",
      "  store: 0 times\n",
      "  right_shift_module: 0 times\n",
      "  ADDER0: 0 times\n",
      "  rotate_module: 0 times\n",
      "  eq_comp: 0 times\n",
      "  FS0: 0 times\n",
      "  bs1: 0 times\n",
      "  clk_div_16: 0 times\n",
      "  lower_range: 0 times\n",
      "  stage2: 0 times\n",
      "  adder_subtractor: 0 times\n",
      "  add_op: 0 times\n",
      "  reset_counter: 0 times\n",
      "  RCA01: 0 times\n",
      "  u_div_by_8: 0 times\n",
      "  u_operation_counter: 0 times\n",
      "  fc: 0 times\n",
      "  GCSB3: 0 times\n",
      "  beq_dec: 0 times\n",
      "  br1: 1 times\n",
      "  u_modulo_counter_register: 0 times\n",
      "  rca0_0: 0 times\n",
      "  mag_comp: 0 times\n",
      "  cell1: 0 times\n",
      "  FS5: 0 times\n",
      "  wave_gen2: 0 times\n",
      "  FS8: 0 times\n",
      "  u_or_gate: 0 times\n",
      "  A0: 0 times\n",
      "  count_module: 0 times\n",
      "  init: 1 times\n",
      "  add_unit: 0 times\n",
      "  sq_wave_gen_2: 0 times\n",
      "  u_low_counter: 0 times\n",
      "  lower_shift_reg: 0 times\n",
      "  S4: 0 times\n",
      "  csa_block0: 0 times\n",
      "  dec: 0 times\n",
      "  shift_reg8_left_upper: 0 times\n",
      "  u_input_buffer: 0 times\n",
      "  add4_inst4: 0 times\n",
      "  decoder: 0 times\n",
      "  shift_left: 0 times\n",
      "  comp_unit: 0 times\n",
      "  cla_8bit_inst1: 0 times\n",
      "  outputSt: 0 times\n",
      "  outputstage: 0 times\n",
      "  reducer: 0 times\n",
      "  u_left_shift: 0 times\n",
      "  mux0_c: 0 times\n",
      "  CSA32: 0 times\n",
      "  m7: 0 times\n",
      "  lower_block1: 0 times\n",
      "  inputstage: 0 times\n",
      "  ripple_adder_inst: 0 times\n",
      "  BCD2: 0 times\n",
      "  en_ctrl: 0 times\n",
      "  mag_compare: 0 times\n",
      "  eq_part2: 0 times\n",
      "  control: 0 times\n",
      "  shr_unit: 0 times\n",
      "  u_div3: 0 times\n",
      "  u_toggle_control: 0 times\n",
      "  multiplier: 0 times\n",
      "  stage6: 0 times\n",
      "  AS: 0 times\n",
      "  cba: 0 times\n",
      "  cla_8bit_inst3: 0 times\n",
      "  swap13_2: 0 times\n",
      "  sub_higher: 0 times\n",
      "  funct3_mod: 0 times\n",
      "  sr3: 0 times\n",
      "  cla4_inst3: 0 times\n",
      "  ctrl_mod: 0 times\n",
      "  fsel_a: 0 times\n",
      "  c0: 1 times\n",
      "  u_control_unit: 0 times\n",
      "  dff1: 0 times\n",
      "  u_logic_unit: 0 times\n",
      "  RCA8: 0 times\n",
      "  div2: 0 times\n",
      "  abs_A_module: 0 times\n",
      "  tmr2: 1 times\n",
      "  b_dec: 0 times\n",
      "  cla_adder_inst: 1 times\n",
      "  u_input_weighting: 0 times\n",
      "  sc: 0 times\n",
      "  lshift_module: 0 times\n",
      "  pg0: 0 times\n",
      "  adder4: 0 times\n",
      "  mod_and: 0 times\n",
      "  reg10: 0 times\n",
      "  shift_left_inst: 0 times\n",
      "  carry_select: 0 times\n",
      "  pg: 0 times\n",
      "  u_half_cycle_counter: 0 times\n",
      "  KSN: 0 times\n",
      "  div40: 0 times\n",
      "  lower_normal: 0 times\n",
      "  opcode_mod: 0 times\n",
      "  cla4_inst8: 0 times\n",
      "  adder_8bit_inst3: 0 times\n",
      "  CLA0: 0 times\n",
      "  complement_inst: 0 times\n",
      "  u_counter_register: 0 times\n",
      "  u_edge_detector: 0 times\n",
      "  invert_bits: 1 times\n",
      "  reg1: 0 times\n",
      "  cs_sub7: 0 times\n",
      "  inc: 1 times\n",
      "  pow_div: 0 times\n",
      "  u_gray_encoder: 0 times\n",
      "  nand_mod: 0 times\n",
      "  mm: 0 times\n",
      "  rca3: 0 times\n",
      "  pe4: 0 times\n",
      "  clk_div_100: 0 times\n",
      "  ls_mod: 0 times\n",
      "  add_module: 0 times\n",
      "  md: 0 times\n",
      "  div_3mhz: 0 times\n",
      "  magn_cmp: 0 times\n",
      "  KS1: 0 times\n",
      "  ae4: 0 times\n",
      "  add4: 0 times\n",
      "  fc1: 0 times\n",
      "  mux3_c: 0 times\n",
      "  S6: 0 times\n",
      "  adder_low: 0 times\n",
      "  u_bin_to_gray: 0 times\n",
      "  toggle: 1 times\n",
      "  pwo: 0 times\n",
      "  bs4: 1 times\n",
      "  drs2: 0 times\n",
      "  adder_upper: 0 times\n",
      "  out_format: 0 times\n",
      "  cla4_inst2: 0 times\n",
      "  u_complex_subtractor: 0 times\n",
      "  S14: 0 times\n",
      "  MUX3: 0 times\n",
      "  csa_8bit_inst3: 0 times\n",
      "  u_div_by_2: 1 times\n",
      "  freq_gen2: 0 times\n",
      "  u_output_register: 0 times\n",
      "  cs3: 0 times\n",
      "  div_3MHz: 0 times\n",
      "  clk_div_12_5: 0 times\n",
      "  mux_high: 0 times\n",
      "  eq_check0: 0 times\n",
      "  BS8: 0 times\n",
      "  lower_comparator: 0 times\n",
      "  swap15_0: 0 times\n",
      "  swap12_3: 0 times\n",
      "  ADDER1: 0 times\n",
      "  accu1: 0 times\n",
      "  fd2: 0 times\n",
      "  s7: 0 times\n",
      "  wb_stage: 0 times\n",
      "  u_data_register: 0 times\n",
      "  cs_adder2: 0 times\n",
      "  lt: 0 times\n",
      "  drd: 0 times\n",
      "  rs2_mod: 0 times\n",
      "  R2: 0 times\n",
      "  module_3MHz: 0 times\n",
      "  R4: 1 times\n",
      "  adder1_0: 0 times\n",
      "  mux1_c: 0 times\n",
      "  clk_div_24: 0 times\n",
      "  se6: 0 times\n",
      "  u_valid_output: 0 times\n",
      "  mulSt: 1 times\n",
      "  pe11: 0 times\n",
      "  funct7_unit: 0 times\n",
      "  converter: 0 times\n",
      "  reg_id: 1 times\n",
      "  high_byte_subtractor: 0 times\n",
      "  MAS: 0 times\n",
      "  add: 0 times\n",
      "  u_bcd_increment: 0 times\n",
      "  clk_div_6_25: 0 times\n",
      "  reset_mod: 1 times\n",
      "  IN_STAGE: 0 times\n",
      "  fetch_stage: 0 times\n",
      "  u_div_by_40: 0 times\n",
      "  pe1: 0 times\n",
      "  clk_div_1_5625: 0 times\n",
      "  sh0: 1 times\n",
      "  S12: 0 times\n",
      "  cs5: 0 times\n",
      "  ilatch: 0 times\n",
      "  sub_high: 0 times\n",
      "  sll_mod: 0 times\n",
      "  dff3: 0 times\n",
      "  o_stage: 0 times\n",
      "  u_bitwise_or: 0 times\n",
      "  eq_part0: 0 times\n",
      "  sub_8bit_upper: 0 times\n",
      "  ks5: 0 times\n",
      "  adder_high2: 0 times\n",
      "  clk_div_2: 0 times\n",
      "  buffer2: 0 times\n",
      "  u_control_logic: 0 times\n",
      "  u_bitwise: 0 times\n",
      "  clk_div_3: 0 times\n",
      "  branch_proc: 0 times\n",
      "  branch_decider: 0 times\n",
      "  u_bitwise_xor: 1 times\n",
      "  optimize: 0 times\n",
      "  gen_clk_20: 0 times\n",
      "  processing_stage_inst: 0 times\n",
      "  memory: 0 times\n",
      "  lo_comp: 0 times\n",
      "  s4: 0 times\n",
      "  rotator: 0 times\n",
      "  buffer3: 0 times\n",
      "  S11: 0 times\n",
      "  sub_module: 0 times\n",
      "  execute_stage_inst: 0 times\n",
      "  initload: 0 times\n",
      "  PARSE_STAGE: 0 times\n",
      "  SUB1: 0 times\n",
      "  low_half: 0 times\n",
      "  slice3: 0 times\n",
      "  high_half: 0 times\n",
      "  upper_normal: 0 times\n",
      "  lower_adder0: 0 times\n",
      "  rca2: 0 times\n",
      "  store_stage: 0 times\n",
      "  sub_unit: 0 times\n",
      "  or_module: 0 times\n",
      "  FS14: 1 times\n",
      "  drs1: 0 times\n",
      "  cl: 0 times\n",
      "  shiftl_mod: 0 times\n",
      "  bs2: 0 times\n",
      "  tg1: 0 times\n",
      "  mux_min: 0 times\n",
      "  del1: 0 times\n",
      "  u_increment_logic: 0 times\n",
      "  fba1: 0 times\n",
      "  rs0: 0 times\n",
      "  div_6: 0 times\n",
      "  shift2: 0 times\n",
      "  u_result_register: 0 times\n",
      "  u_counter: 0 times\n",
      "  RCA1_low: 1 times\n",
      "  cell0: 0 times\n",
      "  pc4: 0 times\n",
      "  ae7: 0 times\n",
      "  abs_B_inst: 0 times\n",
      "  S2: 0 times\n",
      "  decoders: 1 times\n",
      "  rshifter: 0 times\n",
      "  add_sum1: 0 times\n",
      "  div_0_625: 0 times\n",
      "  shift_reg8_left_lower: 0 times\n",
      "  cla4_inst7: 0 times\n",
      "  FS2: 0 times\n",
      "  IS: 0 times\n",
      "  add8: 0 times\n",
      "  adder0_0: 0 times\n",
      "  lshifter: 0 times\n",
      "  OUTS: 0 times\n",
      "  opcode_dec: 0 times\n",
      "  comp0: 1 times\n",
      "  CLA2: 0 times\n",
      "  ext_opcode: 0 times\n",
      "  FA2: 0 times\n",
      "  id_stage: 0 times\n",
      "  u_output_control: 0 times\n",
      "  KS0: 0 times\n",
      "  count_operation: 0 times\n",
      "  custom_module: 0 times\n",
      "  sub_inst: 1 times\n",
      "  BLA: 0 times\n",
      "  temp_reg: 0 times\n",
      "  ht: 0 times\n",
      "  u_multiplier: 0 times\n",
      "  freq_div_0_5: 0 times\n",
      "  csa_16_inst2: 0 times\n",
      "  cs_adder3: 0 times\n",
      "  MUX2_cout: 1 times\n",
      "  freq_div_6: 0 times\n",
      "  higher_cmp: 0 times\n",
      "  add8_2: 0 times\n",
      "  sub1: 0 times\n",
      "  stage3: 0 times\n",
      "  ADDER3: 0 times\n",
      "  seB: 0 times\n",
      "  addsub8_inst2: 0 times\n",
      "  u_arithmetic_unit: 0 times\n",
      "  sub3: 0 times\n",
      "  u4: 0 times\n",
      "  d6: 0 times\n",
      "  cla16: 0 times\n",
      "  output_st: 0 times\n",
      "  xor_op: 0 times\n",
      "  KS6: 0 times\n",
      "  swg: 0 times\n",
      "  d7: 0 times\n",
      "  sub5: 0 times\n",
      "  pe21: 0 times\n",
      "  down_module: 0 times\n",
      "  sl_mod: 0 times\n",
      "  FS10: 0 times\n",
      "  clk_div_8: 0 times\n",
      "  inc_unit: 0 times\n",
      "  csa_upper: 0 times\n",
      "  u_output_module: 0 times\n",
      "  left_shift_inst: 1 times\n",
      "  left_shift: 0 times\n",
      "  high_counter: 0 times\n",
      "  right_shifter: 0 times\n",
      "  sr2: 0 times\n",
      "  u_fp_adder: 0 times\n",
      "  R0: 0 times\n",
      "  u_inverter_b: 0 times\n",
      "  not_inst: 0 times\n",
      "  updater: 0 times\n",
      "  FA1: 0 times\n",
      "  cla4_inst6: 0 times\n",
      "  lower_subtractor: 0 times\n",
      "  decode_opcode: 0 times\n",
      "  BS14: 0 times\n",
      "  u_count_and_complete_module: 0 times\n",
      "  s3: 0 times\n",
      "  d5: 1 times\n",
      "  add8_4: 0 times\n",
      "  arith_stage: 0 times\n",
      "  u_arith: 0 times\n",
      "  rca1_high: 0 times\n"
     ]
    }
   ],
   "source": [
    "def get_balanced_name(name_type):\n",
    "    \"\"\"Select a name of the given type, prioritizing names that have been used the least so far.\"\"\"\n",
    "    names = BASE_NAMES[name_type]\n",
    "    # Find the minimum usage count among the names\n",
    "    min_usage = min(name_usage[name] for name in names)\n",
    "    # Filter names that have the minimum usage count\n",
    "    candidates = [name for name in names if name_usage[name] == min_usage]\n",
    "    # Randomly select one of the candidates\n",
    "    selected_name = random.choice(candidates)\n",
    "    # Update the usage count\n",
    "    name_usage[selected_name] += 1\n",
    "    return selected_name\n",
    "\n",
    "def generate_names(name_type, count):\n",
    "    \"\"\"Generate a list of names for a given type, ensuring balanced usage across the dataset.\"\"\"\n",
    "    return [get_balanced_name(name_type) for _ in range(count)]\n",
    "\n",
    "def weighted_random_edge_count(min_edges, max_edges, limit=20):\n",
    "    \"\"\"Generate a random number of edges, favoring smaller values (especially below 25).\"\"\"\n",
    "    # Assign higher weights to edge counts below 25\n",
    "    weights = []\n",
    "    for i in range(min_edges, max_edges + 1):\n",
    "        if i < limit:\n",
    "            weights.append(3.5)  # Higher weight for edge counts below 25\n",
    "        else:\n",
    "            weights.append(0.1)  # Lower weight for edge counts 25 and above\n",
    "    # Normalize the weights\n",
    "    total_weight = sum(weights)\n",
    "    probabilities = [w / total_weight for w in weights]\n",
    "    # Randomly select a number of edges based on the probabilities\n",
    "    return random.choices(range(min_edges, max_edges + 1), probabilities)[0]\n",
    "\n",
    "def construct_graph(input_ports, output_ports, submodules, max_edges=50):\n",
    "    \"\"\"Construct a graph with nodes and edges, ensuring constraints are satisfied and the number of edges tends to be small.\"\"\"\n",
    "    nodes = []\n",
    "    node_id = 0\n",
    "\n",
    "    # Add input ports\n",
    "    for port in input_ports:\n",
    "        nodes.append({'id': node_id, 'content': port, 'type': 'input port'})\n",
    "        node_id += 1\n",
    "\n",
    "    # Add output ports\n",
    "    for port in output_ports:\n",
    "        nodes.append({'id': node_id, 'content': port, 'type': 'output port'})\n",
    "        node_id += 1\n",
    "\n",
    "    # Add submodules\n",
    "    for module in submodules:\n",
    "        nodes.append({'id': node_id, 'content': module, 'type': 'submodule'})\n",
    "        node_id += 1\n",
    "\n",
    "    # Construct edges\n",
    "    edges_set = set()  # Use a set to avoid duplicate edges\n",
    "    source_nodes = []\n",
    "    target_nodes = []\n",
    "\n",
    "    # Helper function to add an edge\n",
    "    def add_edge(src, tgt):\n",
    "        if (src, tgt) not in edges_set:\n",
    "            edges_set.add((src, tgt))\n",
    "            source_nodes.append(src)\n",
    "            target_nodes.append(tgt)\n",
    "\n",
    "    # Ensure each input port points to at least one submodule\n",
    "    for i in range(len(input_ports)):\n",
    "        target_submodule = random.randint(len(input_ports) + len(output_ports), len(input_ports) + len(output_ports) + len(submodules) - 1)\n",
    "        add_edge(i, target_submodule)\n",
    "\n",
    "    # Ensure each submodule has at least one source node (from input port or another submodule)\n",
    "    for j in range(len(submodules)):\n",
    "        submodule_id = len(input_ports) + len(output_ports) + j\n",
    "        # Randomly decide whether to add an edge from an input port or another submodule\n",
    "        if len(input_ports) > 0 and (len(submodules) == 0 or random.choice([True, False])):\n",
    "            # Add an edge from an input port\n",
    "            src = random.randint(0, len(input_ports) - 1)\n",
    "            add_edge(src, submodule_id)\n",
    "        elif j > 0:\n",
    "            # Add an edge from another submodule (with lower ID)\n",
    "            src = len(input_ports) + len(output_ports) + random.randint(0, j - 1)\n",
    "            add_edge(src, submodule_id)\n",
    "        else:\n",
    "            # If there are no input ports and this is the first submodule, add an edge from an output port\n",
    "            src = random.randint(len(input_ports), len(input_ports) + len(output_ports) - 1)\n",
    "            add_edge(src, submodule_id)\n",
    "\n",
    "    # Ensure each output port has at least one source submodule\n",
    "    for k in range(len(output_ports)):\n",
    "        output_id = len(input_ports) + k\n",
    "        src_submodule = random.randint(len(input_ports) + len(output_ports), len(input_ports) + len(output_ports) + len(submodules) - 1)\n",
    "        add_edge(src_submodule, output_id)\n",
    "\n",
    "    # Calculate the minimum number of edges required to satisfy constraints\n",
    "    min_edges = len(edges_set)\n",
    "\n",
    "    # Randomly choose the total number of edges, favoring smaller values (especially below 25)\n",
    "    # print(\"min_edges\", min_edges, \"~\", max_edges)\n",
    "    \n",
    "\n",
    "    total_edges = weighted_random_edge_count(min_edges, max_edges)\n",
    "    # print(\"total_edges\", total_edges)\n",
    "    # Collect all possible edges that don't already exist\n",
    "    remaining_edges = []\n",
    "    # Input ports to submodules\n",
    "    for i in range(len(input_ports)):\n",
    "        for j in range(len(submodules)):\n",
    "            if (i, len(input_ports) + len(output_ports) + j) not in edges_set:\n",
    "                remaining_edges.append(('input_to_submodule', i, len(input_ports) + len(output_ports) + j))\n",
    "    # Submodules to submodules\n",
    "    for i in range(len(submodules)):\n",
    "        for j in range(i + 1, len(submodules)):\n",
    "            if (len(input_ports) + len(output_ports) + i, len(input_ports) + len(output_ports) + j) not in edges_set:\n",
    "                remaining_edges.append(('submodule_to_submodule', len(input_ports) + len(output_ports) + i, len(input_ports) + len(output_ports) + j))\n",
    "    # Submodules to output ports\n",
    "    for i in range(len(submodules)):\n",
    "        for j in range(len(output_ports)):\n",
    "            if (len(input_ports) + len(output_ports) + i, len(input_ports) + j) not in edges_set:\n",
    "                remaining_edges.append(('submodule_to_output', len(input_ports) + len(output_ports) + i, len(input_ports) + j))\n",
    "\n",
    "    # Randomly select from the remaining edges until the total number of edges reaches total_edges\n",
    "    while len(edges_set) < total_edges and remaining_edges:\n",
    "        edge = random.choice(remaining_edges)\n",
    "        edge_type, src, tgt = edge\n",
    "        add_edge(src, tgt)\n",
    "        remaining_edges.remove(edge)\n",
    "\n",
    "    return nodes, [source_nodes, target_nodes]\n",
    "\n",
    "def generate_dataset(num_graphs, max_edges=50):\n",
    "    \"\"\"Generate a dataset of graphs, ensuring balanced name usage and small edge count across the dataset.\"\"\"\n",
    "    dataset = []\n",
    "    for _ in range(num_graphs):\n",
    "        # num_inputs = random.randint(1, 18)\n",
    "        num_inputs = weighted_random_edge_count(1, 18, limit=8)\n",
    "        # num_outputs = random.randint(1, 9)\n",
    "        num_outputs = weighted_random_edge_count(1, 9, limit=7)\n",
    "        # num_submodules = random.randint(1, 16)\n",
    "        num_submodules = weighted_random_edge_count(1, 16, limit=5)\n",
    "\n",
    "        input_ports = generate_names('input port', num_inputs)\n",
    "        output_ports = generate_names('output port', num_outputs)\n",
    "        submodules = generate_names('submodule', num_submodules)\n",
    "\n",
    "        nodes, edges = construct_graph(input_ports, output_ports, submodules, max_edges)\n",
    "        dataset.append((nodes, edges))\n",
    "    return dataset\n",
    "\n",
    "# Example usage\n",
    "dataset = generate_dataset(30, max_edges=48)\n",
    "for i, (nodes, edges) in enumerate(dataset):\n",
    "    print(f\"Graph {i+1}:\")\n",
    "    print(\"Nodes:\", nodes)\n",
    "    print(\"Edges:\", edges)\n",
    "    print(f\"Number of edges: {len(edges[0])}\")\n",
    "    print()\n",
    "\n",
    "# Print name usage statistics\n",
    "print(\"Name Usage Across Dataset:\")\n",
    "for name_type, names in BASE_NAMES.items():\n",
    "    print(f\"{name_type}:\")\n",
    "    for name in names:\n",
    "        print(f\"  {name}: {name_usage[name]} times\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "[[1, 0, 1, 0, 6, 6, 6], [5, 5, 6, 6, 2, 3, 4]]"
      ]
     },
     "execution_count": 12,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "graph.iloc[0]['connectivity']"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "100%|██████████| 1326/1326 [00:00<00:00, 15230.88it/s]"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "len(connectivity): 7 ==== 0\n",
      "len(connectivity): 24 ==== 1\n",
      "len(connectivity): 12 ==== 2\n",
      "len(connectivity): 12 ==== 3\n",
      "len(connectivity): 8 ==== 4\n",
      "len(connectivity): 16 ==== 5\n",
      "len(connectivity): 7 ==== 6\n",
      "len(connectivity): 4 ==== 7\n",
      "len(connectivity): 40 ==== 8\n",
      "len(connectivity): 6 ==== 9\n",
      "len(connectivity): 17 ==== 10\n",
      "len(connectivity): 13 ==== 11\n",
      "len(connectivity): 20 ==== 12\n",
      "len(connectivity): 9 ==== 13\n",
      "len(connectivity): 17 ==== 14\n",
      "len(connectivity): 20 ==== 15\n",
      "len(connectivity): 17 ==== 16\n",
      "len(connectivity): 10 ==== 17\n",
      "len(connectivity): 12 ==== 18\n",
      "len(connectivity): 11 ==== 19\n",
      "len(connectivity): 3 ==== 20\n",
      "len(connectivity): 17 ==== 21\n",
      "len(connectivity): 4 ==== 22\n",
      "len(connectivity): 2 ==== 23\n",
      "len(connectivity): 34 ==== 24\n",
      "len(connectivity): 18 ==== 25\n",
      "len(connectivity): 7 ==== 26\n",
      "len(connectivity): 9 ==== 27\n",
      "len(connectivity): 1 ==== 28\n",
      "len(connectivity): 10 ==== 29\n",
      "len(connectivity): 10 ==== 30\n",
      "len(connectivity): 13 ==== 31\n",
      "len(connectivity): 10 ==== 32\n",
      "len(connectivity): 20 ==== 33\n",
      "len(connectivity): 44 ==== 34\n",
      "len(connectivity): 2 ==== 35\n",
      "len(connectivity): 6 ==== 36\n",
      "len(connectivity): 32 ==== 37\n",
      "len(connectivity): 7 ==== 38\n",
      "len(connectivity): 16 ==== 39\n",
      "len(connectivity): 20 ==== 40\n",
      "len(connectivity): 17 ==== 41\n",
      "len(connectivity): 10 ==== 42\n",
      "len(connectivity): 17 ==== 43\n",
      "len(connectivity): 28 ==== 44\n",
      "len(connectivity): 12 ==== 45\n",
      "len(connectivity): 6 ==== 46\n",
      "len(connectivity): 6 ==== 47\n",
      "len(connectivity): 8 ==== 48\n",
      "len(connectivity): 17 ==== 49\n",
      "len(connectivity): 13 ==== 50\n",
      "len(connectivity): 11 ==== 51\n",
      "len(connectivity): 20 ==== 52\n",
      "len(connectivity): 6 ==== 53\n",
      "len(connectivity): 9 ==== 54\n",
      "len(connectivity): 40 ==== 55\n",
      "len(connectivity): 13 ==== 56\n",
      "len(connectivity): 8 ==== 57\n",
      "len(connectivity): 12 ==== 58\n",
      "len(connectivity): 12 ==== 59\n",
      "len(connectivity): 6 ==== 60\n",
      "len(connectivity): 14 ==== 61\n",
      "len(connectivity): 18 ==== 62\n",
      "len(connectivity): 42 ==== 63\n",
      "len(connectivity): 6 ==== 64\n",
      "len(connectivity): 13 ==== 65\n",
      "len(connectivity): 7 ==== 66\n",
      "len(connectivity): 5 ==== 67\n",
      "len(connectivity): 16 ==== 68\n",
      "len(connectivity): 12 ==== 69\n",
      "len(connectivity): 11 ==== 70\n",
      "len(connectivity): 20 ==== 71\n",
      "len(connectivity): 23 ==== 72\n",
      "len(connectivity): 8 ==== 73\n",
      "len(connectivity): 36 ==== 74\n",
      "len(connectivity): 17 ==== 75\n",
      "len(connectivity): 13 ==== 76\n",
      "len(connectivity): 5 ==== 77\n",
      "len(connectivity): 7 ==== 78\n",
      "len(connectivity): 10 ==== 79\n",
      "len(connectivity): 16 ==== 80\n",
      "len(connectivity): 20 ==== 81\n",
      "len(connectivity): 17 ==== 82\n",
      "len(connectivity): 6 ==== 83\n",
      "len(connectivity): 22 ==== 84\n",
      "len(connectivity): 7 ==== 85\n",
      "len(connectivity): 11 ==== 86\n",
      "len(connectivity): 43 ==== 87\n",
      "len(connectivity): 31 ==== 88\n",
      "len(connectivity): 17 ==== 89\n",
      "len(connectivity): 6 ==== 90\n",
      "len(connectivity): 15 ==== 91\n",
      "len(connectivity): 6 ==== 92\n",
      "len(connectivity): 20 ==== 93\n",
      "len(connectivity): 40 ==== 94\n",
      "len(connectivity): 9 ==== 95\n",
      "len(connectivity): 32 ==== 96\n",
      "len(connectivity): 19 ==== 97\n",
      "len(connectivity): 12 ==== 98\n",
      "len(connectivity): 19 ==== 99\n",
      "len(connectivity): 17 ==== 100\n",
      "len(connectivity): 8 ==== 101\n",
      "len(connectivity): 5 ==== 102\n",
      "len(connectivity): 17 ==== 103\n",
      "len(connectivity): 20 ==== 104\n",
      "len(connectivity): 8 ==== 105\n",
      "len(connectivity): 13 ==== 106\n",
      "len(connectivity): 40 ==== 107\n",
      "len(connectivity): 13 ==== 108\n",
      "len(connectivity): 2 ==== 109\n",
      "len(connectivity): 6 ==== 110\n",
      "len(connectivity): 7 ==== 111\n",
      "len(connectivity): 16 ==== 112\n",
      "len(connectivity): 4 ==== 113\n",
      "len(connectivity): 20 ==== 114\n",
      "len(connectivity): 10 ==== 115\n",
      "len(connectivity): 32 ==== 116\n",
      "len(connectivity): 23 ==== 117\n",
      "len(connectivity): 9 ==== 118\n",
      "len(connectivity): 17 ==== 119\n",
      "len(connectivity): 20 ==== 120\n",
      "len(connectivity): 5 ==== 121\n",
      "len(connectivity): 14 ==== 122\n",
      "len(connectivity): 65 ==== 123\n",
      "len(connectivity): 6 ==== 124\n",
      "len(connectivity): 16 ==== 125\n",
      "len(connectivity): 8 ==== 126\n",
      "len(connectivity): 6 ==== 127\n",
      "len(connectivity): 14 ==== 128\n",
      "len(connectivity): 32 ==== 129\n",
      "len(connectivity): 7 ==== 130\n",
      "len(connectivity): 20 ==== 131\n",
      "len(connectivity): 9 ==== 132\n",
      "len(connectivity): 9 ==== 133\n",
      "len(connectivity): 5 ==== 134\n",
      "len(connectivity): 3 ==== 135\n",
      "len(connectivity): 7 ==== 136\n",
      "len(connectivity): 7 ==== 137\n",
      "len(connectivity): 14 ==== 138\n",
      "len(connectivity): 8 ==== 139\n",
      "len(connectivity): 20 ==== 140\n",
      "len(connectivity): 9 ==== 141\n",
      "len(connectivity): 1 ==== 142\n",
      "len(connectivity): 20 ==== 143\n",
      "len(connectivity): 9 ==== 144\n",
      "len(connectivity): 33 ==== 145\n",
      "len(connectivity): 9 ==== 146\n",
      "len(connectivity): 9 ==== 147\n",
      "len(connectivity): 7 ==== 148\n",
      "len(connectivity): 16 ==== 149\n",
      "len(connectivity): 4 ==== 150\n",
      "len(connectivity): 17 ==== 151\n",
      "len(connectivity): 12 ==== 152\n",
      "len(connectivity): 7 ==== 153\n",
      "len(connectivity): 9 ==== 154\n",
      "len(connectivity): 6 ==== 155\n",
      "len(connectivity): 8 ==== 156\n",
      "len(connectivity): 10 ==== 157\n",
      "len(connectivity): 49 ==== 158\n",
      "len(connectivity): 6 ==== 159\n",
      "len(connectivity): 8 ==== 160\n",
      "len(connectivity): 17 ==== 161\n",
      "len(connectivity): 3 ==== 162\n",
      "len(connectivity): 6 ==== 163\n",
      "len(connectivity): 9 ==== 164\n",
      "len(connectivity): 5 ==== 165\n",
      "len(connectivity): 20 ==== 166\n",
      "len(connectivity): 10 ==== 167\n",
      "len(connectivity): 15 ==== 168\n",
      "len(connectivity): 17 ==== 169\n",
      "len(connectivity): 17 ==== 170\n",
      "len(connectivity): 4 ==== 171\n",
      "len(connectivity): 17 ==== 172\n",
      "len(connectivity): 20 ==== 173\n",
      "len(connectivity): 5 ==== 174\n",
      "len(connectivity): 22 ==== 175\n",
      "len(connectivity): 16 ==== 176\n",
      "len(connectivity): 4 ==== 177\n",
      "len(connectivity): 7 ==== 178\n",
      "len(connectivity): 33 ==== 179\n",
      "len(connectivity): 20 ==== 180\n",
      "len(connectivity): 33 ==== 181\n",
      "len(connectivity): 16 ==== 182\n",
      "len(connectivity): 8 ==== 183\n",
      "len(connectivity): 20 ==== 184\n",
      "len(connectivity): 2 ==== 185\n",
      "len(connectivity): 14 ==== 186\n",
      "len(connectivity): 16 ==== 187\n",
      "len(connectivity): 11 ==== 188\n",
      "len(connectivity): 14 ==== 189\n",
      "len(connectivity): 9 ==== 190\n",
      "len(connectivity): 10 ==== 191\n",
      "len(connectivity): 17 ==== 192\n",
      "len(connectivity): 8 ==== 193\n",
      "len(connectivity): 13 ==== 194\n",
      "len(connectivity): 17 ==== 195\n",
      "len(connectivity): 10 ==== 196\n",
      "len(connectivity): 11 ==== 197\n",
      "len(connectivity): 4 ==== 198\n",
      "len(connectivity): 4 ==== 199\n",
      "len(connectivity): 17 ==== 200\n",
      "len(connectivity): 9 ==== 201\n",
      "len(connectivity): 4 ==== 202\n",
      "len(connectivity): 32 ==== 203\n",
      "len(connectivity): 11 ==== 204\n",
      "len(connectivity): 10 ==== 205\n",
      "len(connectivity): 17 ==== 206\n",
      "len(connectivity): 6 ==== 207\n",
      "len(connectivity): 9 ==== 208\n",
      "len(connectivity): 8 ==== 209\n",
      "len(connectivity): 9 ==== 210\n",
      "len(connectivity): 18 ==== 211\n",
      "len(connectivity): 10 ==== 212\n",
      "len(connectivity): 5 ==== 213\n",
      "len(connectivity): 27 ==== 214\n",
      "len(connectivity): 17 ==== 215\n",
      "len(connectivity): 25 ==== 216\n",
      "len(connectivity): 6 ==== 217\n",
      "len(connectivity): 65 ==== 218\n",
      "len(connectivity): 10 ==== 219\n",
      "len(connectivity): 9 ==== 220\n",
      "len(connectivity): 17 ==== 221\n",
      "len(connectivity): 6 ==== 222\n",
      "len(connectivity): 16 ==== 223\n",
      "len(connectivity): 7 ==== 224\n",
      "len(connectivity): 5 ==== 225\n",
      "len(connectivity): 7 ==== 226\n",
      "len(connectivity): 7 ==== 227\n",
      "len(connectivity): 17 ==== 228\n",
      "len(connectivity): 16 ==== 229\n",
      "len(connectivity): 12 ==== 230\n",
      "len(connectivity): 8 ==== 231\n",
      "len(connectivity): 8 ==== 232\n",
      "len(connectivity): 13 ==== 233\n",
      "len(connectivity): 22 ==== 234\n",
      "len(connectivity): 8 ==== 235\n",
      "len(connectivity): 20 ==== 236\n",
      "len(connectivity): 5 ==== 237\n",
      "len(connectivity): 4 ==== 238\n",
      "len(connectivity): 12 ==== 239\n",
      "len(connectivity): 3 ==== 240\n",
      "len(connectivity): 9 ==== 241\n",
      "len(connectivity): 16 ==== 242\n",
      "len(connectivity): 6 ==== 243\n",
      "len(connectivity): 13 ==== 244\n",
      "len(connectivity): 16 ==== 245\n",
      "len(connectivity): 20 ==== 246\n",
      "len(connectivity): 16 ==== 247\n",
      "len(connectivity): 8 ==== 248\n",
      "len(connectivity): 3 ==== 249\n",
      "len(connectivity): 17 ==== 250\n",
      "len(connectivity): 1 ==== 251\n",
      "len(connectivity): 20 ==== 252\n",
      "len(connectivity): 18 ==== 253\n",
      "len(connectivity): 4 ==== 254\n",
      "len(connectivity): 16 ==== 255\n",
      "len(connectivity): 12 ==== 256\n",
      "len(connectivity): 32 ==== 257\n",
      "len(connectivity): 2 ==== 258\n",
      "len(connectivity): 7 ==== 259\n",
      "len(connectivity): 12 ==== 260\n",
      "len(connectivity): 16 ==== 261\n",
      "len(connectivity): 6 ==== 262\n",
      "len(connectivity): 20 ==== 263\n",
      "len(connectivity): 13 ==== 264\n",
      "len(connectivity): 13 ==== 265\n",
      "len(connectivity): 9 ==== 266\n",
      "len(connectivity): 6 ==== 267\n",
      "len(connectivity): 32 ==== 268\n",
      "len(connectivity): 10 ==== 269\n",
      "len(connectivity): 6 ==== 270\n",
      "len(connectivity): 17 ==== 271\n",
      "len(connectivity): 17 ==== 272\n",
      "len(connectivity): 30 ==== 273\n",
      "len(connectivity): 10 ==== 274\n",
      "len(connectivity): 7 ==== 275\n",
      "len(connectivity): 22 ==== 276\n",
      "len(connectivity): 17 ==== 277\n",
      "len(connectivity): 63 ==== 278\n",
      "len(connectivity): 17 ==== 279\n",
      "len(connectivity): 4 ==== 280\n",
      "len(connectivity): 6 ==== 281\n",
      "len(connectivity): 18 ==== 282\n",
      "len(connectivity): 4 ==== 283\n",
      "len(connectivity): 6 ==== 284\n",
      "len(connectivity): 12 ==== 285\n",
      "len(connectivity): 14 ==== 286\n",
      "len(connectivity): 16 ==== 287\n",
      "len(connectivity): 10 ==== 288\n",
      "len(connectivity): 15 ==== 289\n",
      "len(connectivity): 6 ==== 290\n",
      "len(connectivity): 15 ==== 291\n",
      "len(connectivity): 20 ==== 292\n",
      "len(connectivity): 18 ==== 293\n",
      "len(connectivity): 10 ==== 294\n",
      "len(connectivity): 17 ==== 295\n",
      "len(connectivity): 8 ==== 296\n",
      "len(connectivity): 9 ==== 297\n",
      "len(connectivity): 16 ==== 298\n",
      "len(connectivity): 16 ==== 299\n",
      "len(connectivity): 32 ==== 300\n",
      "len(connectivity): 13 ==== 301\n",
      "len(connectivity): 6 ==== 302\n",
      "len(connectivity): 7 ==== 303\n",
      "len(connectivity): 7 ==== 304\n",
      "len(connectivity): 5 ==== 305\n",
      "len(connectivity): 12 ==== 306\n",
      "len(connectivity): 9 ==== 307\n",
      "len(connectivity): 7 ==== 308\n",
      "len(connectivity): 8 ==== 309\n",
      "len(connectivity): 8 ==== 310\n",
      "len(connectivity): 6 ==== 311\n",
      "len(connectivity): 20 ==== 312\n",
      "len(connectivity): 5 ==== 313\n",
      "len(connectivity): 10 ==== 314\n",
      "len(connectivity): 13 ==== 315\n",
      "len(connectivity): 10 ==== 316\n",
      "len(connectivity): 6 ==== 317\n",
      "len(connectivity): 17 ==== 318\n",
      "len(connectivity): 10 ==== 319\n",
      "len(connectivity): 7 ==== 320\n",
      "len(connectivity): 6 ==== 321\n",
      "len(connectivity): 17 ==== 322\n",
      "len(connectivity): 5 ==== 323\n",
      "len(connectivity): 16 ==== 324\n",
      "len(connectivity): 17 ==== 325\n",
      "len(connectivity): 6 ==== 326\n",
      "len(connectivity): 50 ==== 327\n",
      "len(connectivity): 9 ==== 328\n",
      "len(connectivity): 6 ==== 329\n",
      "len(connectivity): 16 ==== 330\n",
      "len(connectivity): 7 ==== 331\n",
      "len(connectivity): 33 ==== 332\n",
      "len(connectivity): 9 ==== 333\n",
      "len(connectivity): 16 ==== 334\n",
      "len(connectivity): 12 ==== 335\n",
      "len(connectivity): 26 ==== 336\n",
      "len(connectivity): 10 ==== 337\n",
      "len(connectivity): 7 ==== 338\n",
      "len(connectivity): 7 ==== 339\n",
      "len(connectivity): 4 ==== 340\n",
      "len(connectivity): 12 ==== 341\n",
      "len(connectivity): 17 ==== 342\n",
      "len(connectivity): 4 ==== 343\n",
      "len(connectivity): 1 ==== 344\n",
      "len(connectivity): 20 ==== 345\n",
      "len(connectivity): 29 ==== 346\n",
      "len(connectivity): 9 ==== 347\n",
      "len(connectivity): 20 ==== 348\n",
      "len(connectivity): 7 ==== 349\n",
      "len(connectivity): 21 ==== 350\n",
      "len(connectivity): 2 ==== 351\n",
      "len(connectivity): 11 ==== 352\n",
      "len(connectivity): 32 ==== 353\n",
      "len(connectivity): 17 ==== 354\n",
      "len(connectivity): 6 ==== 355\n",
      "len(connectivity): 10 ==== 356\n",
      "len(connectivity): 3 ==== 357\n",
      "len(connectivity): 16 ==== 358\n",
      "len(connectivity): 10 ==== 359\n",
      "len(connectivity): 20 ==== 360\n",
      "len(connectivity): 50 ==== 361\n",
      "len(connectivity): 9 ==== 362\n",
      "len(connectivity): 17 ==== 363\n",
      "len(connectivity): 20 ==== 364\n",
      "len(connectivity): 25 ==== 365\n",
      "len(connectivity): 11 ==== 366\n",
      "len(connectivity): 16 ==== 367\n",
      "len(connectivity): 7 ==== 368\n",
      "len(connectivity): 12 ==== 369\n",
      "len(connectivity): 16 ==== 370\n",
      "len(connectivity): 17 ==== 371\n",
      "len(connectivity): 0 ==== 372\n",
      "len(connectivity): 8 ==== 373\n",
      "len(connectivity): 20 ==== 374\n",
      "len(connectivity): 5 ==== 375\n",
      "len(connectivity): 9 ==== 376\n",
      "len(connectivity): 28 ==== 377\n",
      "len(connectivity): 2 ==== 378\n",
      "len(connectivity): 32 ==== 379\n",
      "len(connectivity): 36 ==== 380\n",
      "len(connectivity): 9 ==== 381\n",
      "len(connectivity): 6 ==== 382\n",
      "len(connectivity): 6 ==== 383\n",
      "len(connectivity): 4 ==== 384\n",
      "len(connectivity): 32 ==== 385\n",
      "len(connectivity): 11 ==== 386\n",
      "len(connectivity): 8 ==== 387\n",
      "len(connectivity): 12 ==== 388\n",
      "len(connectivity): 17 ==== 389\n",
      "len(connectivity): 14 ==== 390\n",
      "len(connectivity): 23 ==== 391\n",
      "len(connectivity): 7 ==== 392\n",
      "len(connectivity): 20 ==== 393\n",
      "len(connectivity): 8 ==== 394\n",
      "len(connectivity): 20 ==== 395\n",
      "len(connectivity): 7 ==== 396\n",
      "len(connectivity): 6 ==== 397\n",
      "len(connectivity): 6 ==== 398\n",
      "len(connectivity): 17 ==== 399\n",
      "len(connectivity): 9 ==== 400\n",
      "len(connectivity): 9 ==== 401\n",
      "len(connectivity): 12 ==== 402\n",
      "len(connectivity): 7 ==== 403\n",
      "len(connectivity): 20 ==== 404\n",
      "len(connectivity): 8 ==== 405\n",
      "len(connectivity): 20 ==== 406\n",
      "len(connectivity): 41 ==== 407\n",
      "len(connectivity): 33 ==== 408\n",
      "len(connectivity): 24 ==== 409\n",
      "len(connectivity): 1 ==== 410\n",
      "len(connectivity): 6 ==== 411\n",
      "len(connectivity): 10 ==== 412\n",
      "len(connectivity): 13 ==== 413\n",
      "len(connectivity): 12 ==== 414\n",
      "len(connectivity): 9 ==== 415\n",
      "len(connectivity): 6 ==== 416\n",
      "len(connectivity): 15 ==== 417\n",
      "len(connectivity): 33 ==== 418\n",
      "len(connectivity): 8 ==== 419\n",
      "len(connectivity): 4 ==== 420\n",
      "len(connectivity): 6 ==== 421\n",
      "len(connectivity): 16 ==== 422\n",
      "len(connectivity): 17 ==== 423\n",
      "len(connectivity): 4 ==== 424\n",
      "len(connectivity): 30 ==== 425\n",
      "len(connectivity): 15 ==== 426\n",
      "len(connectivity): 14 ==== 427\n",
      "len(connectivity): 33 ==== 428\n",
      "len(connectivity): 9 ==== 429\n",
      "len(connectivity): 19 ==== 430\n",
      "len(connectivity): 8 ==== 431\n",
      "len(connectivity): 9 ==== 432\n",
      "len(connectivity): 28 ==== 433\n",
      "len(connectivity): 20 ==== 434\n",
      "len(connectivity): 7 ==== 435\n",
      "len(connectivity): 17 ==== 436\n",
      "len(connectivity): 12 ==== 437\n",
      "len(connectivity): 29 ==== 438\n",
      "len(connectivity): 8 ==== 439\n",
      "len(connectivity): 6 ==== 440\n",
      "len(connectivity): 13 ==== 441\n",
      "len(connectivity): 17 ==== 442\n",
      "len(connectivity): 7 ==== 443\n",
      "len(connectivity): 32 ==== 444\n",
      "len(connectivity): 8 ==== 445\n",
      "len(connectivity): 5 ==== 446\n",
      "len(connectivity): 7 ==== 447\n",
      "len(connectivity): 16 ==== 448\n",
      "len(connectivity): 2 ==== 449\n",
      "len(connectivity): 12 ==== 450\n",
      "len(connectivity): 10 ==== 451\n",
      "len(connectivity): 26 ==== 452\n",
      "len(connectivity): 6 ==== 453\n",
      "len(connectivity): 17 ==== 454\n",
      "len(connectivity): 10 ==== 455\n",
      "len(connectivity): 7 ==== 456\n",
      "len(connectivity): 7 ==== 457\n",
      "len(connectivity): 9 ==== 458\n",
      "len(connectivity): 8 ==== 459\n",
      "len(connectivity): 7 ==== 460\n",
      "len(connectivity): 6 ==== 461\n",
      "len(connectivity): 10 ==== 462\n",
      "len(connectivity): 8 ==== 463\n",
      "len(connectivity): 14 ==== 464\n",
      "len(connectivity): 16 ==== 465\n",
      "len(connectivity): 6 ==== 466\n",
      "len(connectivity): 8 ==== 467\n",
      "len(connectivity): 8 ==== 468\n",
      "len(connectivity): 3 ==== 469\n",
      "len(connectivity): 7 ==== 470\n",
      "len(connectivity): 32 ==== 471\n",
      "len(connectivity): 7 ==== 472\n",
      "len(connectivity): 13 ==== 473\n",
      "len(connectivity): 4 ==== 474\n",
      "len(connectivity): 8 ==== 475\n",
      "len(connectivity): 5 ==== 476\n",
      "len(connectivity): 2 ==== 477\n",
      "len(connectivity): 5 ==== 478\n",
      "len(connectivity): 17 ==== 479\n",
      "len(connectivity): 37 ==== 480\n",
      "len(connectivity): 9 ==== 481\n",
      "len(connectivity): 17 ==== 482\n",
      "len(connectivity): 19 ==== 483\n",
      "len(connectivity): 8 ==== 484\n",
      "len(connectivity): 9 ==== 485\n",
      "len(connectivity): 7 ==== 486\n",
      "len(connectivity): 40 ==== 487\n",
      "len(connectivity): 12 ==== 488\n",
      "len(connectivity): 5 ==== 489\n",
      "len(connectivity): 6 ==== 490\n",
      "len(connectivity): 14 ==== 491\n",
      "len(connectivity): 8 ==== 492\n",
      "len(connectivity): 33 ==== 493\n",
      "len(connectivity): 33 ==== 494\n",
      "len(connectivity): 24 ==== 495\n",
      "len(connectivity): 22 ==== 496\n",
      "len(connectivity): 33 ==== 497\n",
      "len(connectivity): 20 ==== 498\n",
      "len(connectivity): 20 ==== 499\n",
      "len(connectivity): 14 ==== 500\n",
      "len(connectivity): 13 ==== 501\n",
      "len(connectivity): 9 ==== 502\n",
      "len(connectivity): 9 ==== 503\n",
      "len(connectivity): 16 ==== 504\n",
      "len(connectivity): 4 ==== 505\n",
      "len(connectivity): 10 ==== 506\n",
      "len(connectivity): 6 ==== 507\n",
      "len(connectivity): 6 ==== 508\n",
      "len(connectivity): 13 ==== 509\n",
      "len(connectivity): 20 ==== 510\n",
      "len(connectivity): 13 ==== 511\n",
      "len(connectivity): 16 ==== 512\n",
      "len(connectivity): 14 ==== 513\n",
      "len(connectivity): 4 ==== 514\n",
      "len(connectivity): 20 ==== 515\n",
      "len(connectivity): 17 ==== 516\n",
      "len(connectivity): 6 ==== 517\n",
      "len(connectivity): 19 ==== 518\n",
      "len(connectivity): 10 ==== 519\n",
      "len(connectivity): 4 ==== 520\n",
      "len(connectivity): 17 ==== 521\n",
      "len(connectivity): 3 ==== 522\n",
      "len(connectivity): 20 ==== 523\n",
      "len(connectivity): 6 ==== 524\n",
      "len(connectivity): 9 ==== 525\n",
      "len(connectivity): 35 ==== 526\n",
      "len(connectivity): 20 ==== 527\n",
      "len(connectivity): 17 ==== 528\n",
      "len(connectivity): 1 ==== 529\n",
      "len(connectivity): 12 ==== 530\n",
      "len(connectivity): 13 ==== 531\n",
      "len(connectivity): 12 ==== 532\n",
      "len(connectivity): 10 ==== 533\n",
      "len(connectivity): 2 ==== 534\n",
      "len(connectivity): 8 ==== 535\n",
      "len(connectivity): 10 ==== 536\n",
      "len(connectivity): 40 ==== 537\n",
      "len(connectivity): 7 ==== 538\n",
      "len(connectivity): 12 ==== 539\n",
      "len(connectivity): 4 ==== 540\n",
      "len(connectivity): 12 ==== 541\n",
      "len(connectivity): 32 ==== 542\n",
      "len(connectivity): 7 ==== 543\n",
      "len(connectivity): 5 ==== 544\n",
      "len(connectivity): 9 ==== 545\n",
      "len(connectivity): 7 ==== 546\n",
      "len(connectivity): 20 ==== 547\n",
      "len(connectivity): 10 ==== 548\n",
      "len(connectivity): 28 ==== 549\n",
      "len(connectivity): 11 ==== 550\n",
      "len(connectivity): 7 ==== 551\n",
      "len(connectivity): 9 ==== 552\n",
      "len(connectivity): 4 ==== 553\n",
      "len(connectivity): 8 ==== 554\n",
      "len(connectivity): 13 ==== 555\n",
      "len(connectivity): 20 ==== 556\n",
      "len(connectivity): 7 ==== 557\n",
      "len(connectivity): 28 ==== 558\n",
      "len(connectivity): 10 ==== 559\n",
      "len(connectivity): 13 ==== 560\n",
      "len(connectivity): 17 ==== 561\n",
      "len(connectivity): 65 ==== 562\n",
      "len(connectivity): 9 ==== 563\n",
      "len(connectivity): 42 ==== 564\n",
      "len(connectivity): 6 ==== 565\n",
      "len(connectivity): 4 ==== 566\n",
      "len(connectivity): 7 ==== 567\n",
      "len(connectivity): 11 ==== 568\n",
      "len(connectivity): 7 ==== 569\n",
      "len(connectivity): 13 ==== 570\n",
      "len(connectivity): 7 ==== 571\n",
      "len(connectivity): 8 ==== 572\n",
      "len(connectivity): 16 ==== 573\n",
      "len(connectivity): 18 ==== 574\n",
      "len(connectivity): 14 ==== 575\n",
      "len(connectivity): 10 ==== 576\n",
      "len(connectivity): 2 ==== 577\n",
      "len(connectivity): 18 ==== 578\n",
      "len(connectivity): 11 ==== 579\n",
      "len(connectivity): 9 ==== 580\n",
      "len(connectivity): 1 ==== 581\n",
      "len(connectivity): 6 ==== 582\n",
      "len(connectivity): 32 ==== 583\n",
      "len(connectivity): 8 ==== 584\n",
      "len(connectivity): 9 ==== 585\n",
      "len(connectivity): 9 ==== 586\n",
      "len(connectivity): 7 ==== 587\n",
      "len(connectivity): 16 ==== 588\n",
      "len(connectivity): 11 ==== 589\n",
      "len(connectivity): 24 ==== 590\n",
      "len(connectivity): 4 ==== 591\n",
      "len(connectivity): 7 ==== 592\n",
      "len(connectivity): 20 ==== 593\n",
      "len(connectivity): 20 ==== 594\n",
      "len(connectivity): 16 ==== 595\n",
      "len(connectivity): 33 ==== 596\n",
      "len(connectivity): 15 ==== 597\n",
      "len(connectivity): 20 ==== 598\n",
      "len(connectivity): 4 ==== 599\n",
      "len(connectivity): 10 ==== 600\n",
      "len(connectivity): 16 ==== 601\n",
      "len(connectivity): 2 ==== 602\n",
      "len(connectivity): 16 ==== 603\n",
      "len(connectivity): 14 ==== 604\n",
      "len(connectivity): 9 ==== 605\n",
      "len(connectivity): 34 ==== 606\n",
      "len(connectivity): 34 ==== 607\n",
      "len(connectivity): 24 ==== 608\n",
      "len(connectivity): 10 ==== 609\n",
      "len(connectivity): 11 ==== 610\n",
      "len(connectivity): 6 ==== 611\n",
      "len(connectivity): 13 ==== 612\n",
      "len(connectivity): 21 ==== 613\n",
      "len(connectivity): 4 ==== 614\n",
      "len(connectivity): 20 ==== 615\n",
      "len(connectivity): 7 ==== 616\n",
      "len(connectivity): 8 ==== 617\n",
      "len(connectivity): 17 ==== 618\n",
      "len(connectivity): 5 ==== 619\n",
      "len(connectivity): 23 ==== 620\n",
      "len(connectivity): 11 ==== 621\n",
      "len(connectivity): 6 ==== 622\n",
      "len(connectivity): 24 ==== 623\n",
      "len(connectivity): 11 ==== 624\n",
      "len(connectivity): 12 ==== 625\n",
      "len(connectivity): 12 ==== 626\n",
      "len(connectivity): 8 ==== 627\n",
      "len(connectivity): 20 ==== 628\n",
      "len(connectivity): 20 ==== 629\n",
      "len(connectivity): 5 ==== 630\n",
      "len(connectivity): 32 ==== 631\n",
      "len(connectivity): 13 ==== 632\n",
      "len(connectivity): 10 ==== 633\n",
      "len(connectivity): 4 ==== 634\n",
      "len(connectivity): 20 ==== 635\n",
      "len(connectivity): 11 ==== 636\n",
      "len(connectivity): 8 ==== 637\n",
      "len(connectivity): 9 ==== 638\n",
      "len(connectivity): 34 ==== 639\n",
      "len(connectivity): 14 ==== 640\n",
      "len(connectivity): 9 ==== 641\n",
      "len(connectivity): 32 ==== 642\n",
      "len(connectivity): 13 ==== 643\n",
      "len(connectivity): 8 ==== 644\n",
      "len(connectivity): 16 ==== 645\n",
      "len(connectivity): 12 ==== 646\n",
      "len(connectivity): 2 ==== 647\n",
      "len(connectivity): 12 ==== 648\n",
      "len(connectivity): 9 ==== 649\n",
      "len(connectivity): 11 ==== 650\n",
      "len(connectivity): 20 ==== 651\n",
      "len(connectivity): 14 ==== 652\n",
      "len(connectivity): 17 ==== 653\n",
      "len(connectivity): 6 ==== 654\n",
      "len(connectivity): 8 ==== 655\n",
      "len(connectivity): 40 ==== 656\n",
      "len(connectivity): 9 ==== 657\n",
      "len(connectivity): 4 ==== 658\n",
      "len(connectivity): 9 ==== 659\n",
      "len(connectivity): 6 ==== 660\n",
      "len(connectivity): 9 ==== 661\n",
      "len(connectivity): 11 ==== 662\n",
      "len(connectivity): 6 ==== 663\n",
      "len(connectivity): 9 ==== 664\n",
      "len(connectivity): 10 ==== 665\n",
      "len(connectivity): 20 ==== 666\n",
      "len(connectivity): 25 ==== 667\n",
      "len(connectivity): 26 ==== 668\n",
      "len(connectivity): 20 ==== 669\n",
      "len(connectivity): 5 ==== 670\n",
      "len(connectivity): 6 ==== 671\n",
      "len(connectivity): 18 ==== 672\n",
      "len(connectivity): 16 ==== 673\n",
      "len(connectivity): 14 ==== 674\n",
      "len(connectivity): 20 ==== 675\n",
      "len(connectivity): 10 ==== 676\n",
      "len(connectivity): 20 ==== 677\n",
      "len(connectivity): 6 ==== 678\n",
      "len(connectivity): 11 ==== 679\n",
      "len(connectivity): 17 ==== 680\n",
      "len(connectivity): 10 ==== 681\n",
      "len(connectivity): 17 ==== 682\n",
      "len(connectivity): 14 ==== 683\n",
      "len(connectivity): 9 ==== 684\n",
      "len(connectivity): 14 ==== 685\n",
      "len(connectivity): 17 ==== 686\n",
      "len(connectivity): 32 ==== 687\n",
      "len(connectivity): 4 ==== 688\n",
      "len(connectivity): 20 ==== 689\n",
      "len(connectivity): 10 ==== 690\n",
      "len(connectivity): 4 ==== 691\n",
      "len(connectivity): 12 ==== 692\n",
      "len(connectivity): 11 ==== 693\n",
      "len(connectivity): 9 ==== 694\n",
      "len(connectivity): 10 ==== 695\n",
      "len(connectivity): 7 ==== 696\n",
      "len(connectivity): 7 ==== 697\n",
      "len(connectivity): 19 ==== 698\n",
      "len(connectivity): 8 ==== 699\n",
      "len(connectivity): 8 ==== 700\n",
      "len(connectivity): 7 ==== 701\n",
      "len(connectivity): 41 ==== 702\n",
      "len(connectivity): 20 ==== 703\n",
      "len(connectivity): 32 ==== 704\n",
      "len(connectivity): 16 ==== 705\n",
      "len(connectivity): 20 ==== 706\n",
      "len(connectivity): 10 ==== 707\n",
      "len(connectivity): 16 ==== 708\n",
      "len(connectivity): 8 ==== 709\n",
      "len(connectivity): 6 ==== 710\n",
      "len(connectivity): 16 ==== 711\n",
      "len(connectivity): 12 ==== 712\n",
      "len(connectivity): 11 ==== 713\n",
      "len(connectivity): 8 ==== 714\n",
      "len(connectivity): 13 ==== 715\n",
      "len(connectivity): 8 ==== 716\n",
      "len(connectivity): 6 ==== 717\n",
      "len(connectivity): 20 ==== 718\n",
      "len(connectivity): 2 ==== 719\n",
      "len(connectivity): 40 ==== 720\n",
      "len(connectivity): 2 ==== 721\n",
      "len(connectivity): 16 ==== 722\n",
      "len(connectivity): 7 ==== 723\n",
      "len(connectivity): 12 ==== 724\n",
      "len(connectivity): 7 ==== 725\n",
      "len(connectivity): 20 ==== 726\n",
      "len(connectivity): 6 ==== 727\n",
      "len(connectivity): 20 ==== 728\n",
      "len(connectivity): 7 ==== 729\n",
      "len(connectivity): 14 ==== 730\n",
      "len(connectivity): 25 ==== 731\n",
      "len(connectivity): 9 ==== 732\n",
      "len(connectivity): 5 ==== 733\n",
      "len(connectivity): 6 ==== 734\n",
      "len(connectivity): 4 ==== 735\n",
      "len(connectivity): 7 ==== 736\n",
      "len(connectivity): 6 ==== 737\n",
      "len(connectivity): 7 ==== 738\n",
      "len(connectivity): 23 ==== 739\n",
      "len(connectivity): 6 ==== 740\n",
      "len(connectivity): 4 ==== 741\n",
      "len(connectivity): 16 ==== 742\n",
      "len(connectivity): 9 ==== 743\n",
      "len(connectivity): 16 ==== 744\n",
      "len(connectivity): 3 ==== 745\n",
      "len(connectivity): 17 ==== 746\n",
      "len(connectivity): 17 ==== 747\n",
      "len(connectivity): 5 ==== 748\n",
      "len(connectivity): 20 ==== 749\n",
      "len(connectivity): 5 ==== 750\n",
      "len(connectivity): 16 ==== 751\n",
      "len(connectivity): 12 ==== 752\n",
      "len(connectivity): 7 ==== 753\n",
      "len(connectivity): 42 ==== 754\n",
      "len(connectivity): 17 ==== 755\n",
      "len(connectivity): 20 ==== 756\n",
      "len(connectivity): 11 ==== 757\n",
      "len(connectivity): 10 ==== 758\n",
      "len(connectivity): 2 ==== 759\n",
      "len(connectivity): 7 ==== 760\n",
      "len(connectivity): 6 ==== 761\n",
      "len(connectivity): 32 ==== 762\n",
      "len(connectivity): 4 ==== 763\n",
      "len(connectivity): 33 ==== 764\n",
      "len(connectivity): 3 ==== 765\n",
      "len(connectivity): 4 ==== 766\n",
      "len(connectivity): 10 ==== 767\n",
      "len(connectivity): 4 ==== 768\n",
      "len(connectivity): 5 ==== 769\n",
      "len(connectivity): 4 ==== 770\n",
      "len(connectivity): 7 ==== 771\n",
      "len(connectivity): 7 ==== 772\n",
      "len(connectivity): 7 ==== 773\n",
      "len(connectivity): 10 ==== 774\n",
      "len(connectivity): 7 ==== 775\n",
      "len(connectivity): 8 ==== 776\n",
      "len(connectivity): 10 ==== 777\n",
      "len(connectivity): 12 ==== 778\n",
      "len(connectivity): 11 ==== 779\n",
      "len(connectivity): 32 ==== 780\n",
      "len(connectivity): 2 ==== 781\n",
      "len(connectivity): 10 ==== 782\n",
      "len(connectivity): 32 ==== 783\n",
      "len(connectivity): 6 ==== 784\n",
      "len(connectivity): 9 ==== 785\n",
      "len(connectivity): 7 ==== 786\n",
      "len(connectivity): 4 ==== 787\n",
      "len(connectivity): 13 ==== 788\n",
      "len(connectivity): 32 ==== 789\n",
      "len(connectivity): 4 ==== 790\n",
      "len(connectivity): 6 ==== 791\n",
      "len(connectivity): 7 ==== 792\n",
      "len(connectivity): 16 ==== 793\n",
      "len(connectivity): 16 ==== 794\n",
      "len(connectivity): 11 ==== 795\n",
      "len(connectivity): 2 ==== 796\n",
      "len(connectivity): 12 ==== 797\n",
      "len(connectivity): 12 ==== 798\n",
      "len(connectivity): 9 ==== 799\n",
      "len(connectivity): 16 ==== 800\n",
      "len(connectivity): 10 ==== 801\n",
      "len(connectivity): 5 ==== 802\n",
      "len(connectivity): 6 ==== 803\n",
      "len(connectivity): 17 ==== 804\n",
      "len(connectivity): 5 ==== 805\n",
      "len(connectivity): 17 ==== 806\n",
      "len(connectivity): 8 ==== 807\n",
      "len(connectivity): 6 ==== 808\n",
      "len(connectivity): 1 ==== 809\n",
      "len(connectivity): 6 ==== 810\n",
      "len(connectivity): 7 ==== 811\n",
      "len(connectivity): 10 ==== 812\n",
      "len(connectivity): 16 ==== 813\n",
      "len(connectivity): 10 ==== 814\n",
      "len(connectivity): 6 ==== 815\n",
      "len(connectivity): 6 ==== 816\n",
      "len(connectivity): 3 ==== 817\n",
      "len(connectivity): 12 ==== 818\n",
      "len(connectivity): 7 ==== 819\n",
      "len(connectivity): 7 ==== 820\n",
      "len(connectivity): 10 ==== 821\n",
      "len(connectivity): 10 ==== 822\n",
      "len(connectivity): 9 ==== 823\n",
      "len(connectivity): 32 ==== 824\n",
      "len(connectivity): 17 ==== 825\n",
      "len(connectivity): 13 ==== 826\n",
      "len(connectivity): 10 ==== 827\n",
      "len(connectivity): 13 ==== 828\n",
      "len(connectivity): 10 ==== 829\n",
      "len(connectivity): 10 ==== 830\n",
      "len(connectivity): 10 ==== 831\n",
      "len(connectivity): 18 ==== 832\n",
      "len(connectivity): 45 ==== 833\n",
      "len(connectivity): 32 ==== 834\n",
      "len(connectivity): 16 ==== 835\n",
      "len(connectivity): 20 ==== 836\n",
      "len(connectivity): 16 ==== 837\n",
      "len(connectivity): 20 ==== 838\n",
      "len(connectivity): 12 ==== 839\n",
      "len(connectivity): 6 ==== 840\n",
      "len(connectivity): 7 ==== 841\n",
      "len(connectivity): 6 ==== 842\n",
      "len(connectivity): 20 ==== 843\n",
      "len(connectivity): 13 ==== 844\n",
      "len(connectivity): 13 ==== 845\n",
      "len(connectivity): 19 ==== 846\n",
      "len(connectivity): 9 ==== 847\n",
      "len(connectivity): 16 ==== 848\n",
      "len(connectivity): 11 ==== 849\n",
      "len(connectivity): 12 ==== 850\n",
      "len(connectivity): 33 ==== 851\n",
      "len(connectivity): 6 ==== 852\n",
      "len(connectivity): 14 ==== 853\n",
      "len(connectivity): 12 ==== 854\n",
      "len(connectivity): 6 ==== 855\n",
      "len(connectivity): 17 ==== 856\n",
      "len(connectivity): 9 ==== 857\n",
      "len(connectivity): 32 ==== 858\n",
      "len(connectivity): 17 ==== 859\n",
      "len(connectivity): 7 ==== 860\n",
      "len(connectivity): 25 ==== 861\n",
      "len(connectivity): 20 ==== 862\n",
      "len(connectivity): 32 ==== 863\n",
      "len(connectivity): 8 ==== 864\n",
      "len(connectivity): 12 ==== 865\n",
      "len(connectivity): 20 ==== 866\n",
      "len(connectivity): 33 ==== 867\n",
      "len(connectivity): 10 ==== 868\n",
      "len(connectivity): 6 ==== 869\n",
      "len(connectivity): 20 ==== 870\n",
      "len(connectivity): 6 ==== 871\n",
      "len(connectivity): 7 ==== 872\n",
      "len(connectivity): 42 ==== 873\n",
      "len(connectivity): 9 ==== 874\n",
      "len(connectivity): 17 ==== 875\n",
      "len(connectivity): 12 ==== 876\n",
      "len(connectivity): 20 ==== 877\n",
      "len(connectivity): 31 ==== 878\n",
      "len(connectivity): 21 ==== 879\n",
      "len(connectivity): 11 ==== 880\n",
      "len(connectivity): 5 ==== 881\n",
      "len(connectivity): 6 ==== 882\n",
      "len(connectivity): 10 ==== 883\n",
      "len(connectivity): 6 ==== 884\n",
      "len(connectivity): 10 ==== 885\n",
      "len(connectivity): 15 ==== 886\n",
      "len(connectivity): 13 ==== 887\n",
      "len(connectivity): 9 ==== 888\n",
      "len(connectivity): 40 ==== 889\n",
      "len(connectivity): 9 ==== 890\n",
      "len(connectivity): 6 ==== 891\n",
      "len(connectivity): 1 ==== 892\n",
      "len(connectivity): 20 ==== 893\n",
      "len(connectivity): 28 ==== 894\n",
      "len(connectivity): 14 ==== 895\n",
      "len(connectivity): 12 ==== 896\n",
      "len(connectivity): 7 ==== 897\n",
      "len(connectivity): 17 ==== 898\n",
      "len(connectivity): 16 ==== 899\n",
      "len(connectivity): 32 ==== 900\n",
      "len(connectivity): 11 ==== 901\n",
      "len(connectivity): 6 ==== 902\n",
      "len(connectivity): 5 ==== 903\n",
      "len(connectivity): 7 ==== 904\n",
      "len(connectivity): 34 ==== 905\n",
      "len(connectivity): 33 ==== 906\n",
      "len(connectivity): 19 ==== 907\n",
      "len(connectivity): 17 ==== 908\n",
      "len(connectivity): 12 ==== 909\n",
      "len(connectivity): 20 ==== 910\n",
      "len(connectivity): 7 ==== 911\n",
      "len(connectivity): 16 ==== 912\n",
      "len(connectivity): 9 ==== 913\n",
      "len(connectivity): 25 ==== 914\n",
      "len(connectivity): 15 ==== 915\n",
      "len(connectivity): 7 ==== 916\n",
      "len(connectivity): 6 ==== 917\n",
      "len(connectivity): 7 ==== 918\n",
      "len(connectivity): 5 ==== 919\n",
      "len(connectivity): 33 ==== 920\n",
      "len(connectivity): 6 ==== 921\n",
      "len(connectivity): 6 ==== 922\n",
      "len(connectivity): 6 ==== 923\n",
      "len(connectivity): 5 ==== 924\n",
      "len(connectivity): 9 ==== 925\n",
      "len(connectivity): 6 ==== 926\n",
      "len(connectivity): 14 ==== 927\n",
      "len(connectivity): 28 ==== 928\n",
      "len(connectivity): 16 ==== 929\n",
      "len(connectivity): 5 ==== 930\n",
      "len(connectivity): 13 ==== 931\n",
      "len(connectivity): 2 ==== 932\n",
      "len(connectivity): 4 ==== 933\n",
      "len(connectivity): 17 ==== 934\n",
      "len(connectivity): 7 ==== 935\n",
      "len(connectivity): 6 ==== 936\n",
      "len(connectivity): 12 ==== 937\n",
      "len(connectivity): 10 ==== 938\n",
      "len(connectivity): 34 ==== 939\n",
      "len(connectivity): 2 ==== 940\n",
      "len(connectivity): 7 ==== 941\n",
      "len(connectivity): 20 ==== 942\n",
      "len(connectivity): 17 ==== 943\n",
      "len(connectivity): 10 ==== 944\n",
      "len(connectivity): 12 ==== 945\n",
      "len(connectivity): 5 ==== 946\n",
      "len(connectivity): 10 ==== 947\n",
      "len(connectivity): 12 ==== 948\n",
      "len(connectivity): 8 ==== 949\n",
      "len(connectivity): 35 ==== 950\n",
      "len(connectivity): 20 ==== 951\n",
      "len(connectivity): 17 ==== 952\n",
      "len(connectivity): 4 ==== 953\n",
      "len(connectivity): 23 ==== 954\n",
      "len(connectivity): 11 ==== 955\n",
      "len(connectivity): 5 ==== 956\n",
      "len(connectivity): 32 ==== 957\n",
      "len(connectivity): 9 ==== 958\n",
      "len(connectivity): 17 ==== 959\n",
      "len(connectivity): 15 ==== 960\n",
      "len(connectivity): 7 ==== 961\n",
      "len(connectivity): 9 ==== 962\n",
      "len(connectivity): 13 ==== 963\n",
      "len(connectivity): 7 ==== 964\n",
      "len(connectivity): 17 ==== 965\n",
      "len(connectivity): 12 ==== 966\n",
      "len(connectivity): 15 ==== 967\n",
      "len(connectivity): 7 ==== 968\n",
      "len(connectivity): 5 ==== 969\n",
      "len(connectivity): 10 ==== 970\n",
      "len(connectivity): 3 ==== 971\n",
      "len(connectivity): 20 ==== 972\n",
      "len(connectivity): 9 ==== 973\n",
      "len(connectivity): 12 ==== 974\n",
      "len(connectivity): 7 ==== 975\n",
      "len(connectivity): 5 ==== 976\n",
      "len(connectivity): 3 ==== 977\n",
      "len(connectivity): 4 ==== 978\n",
      "len(connectivity): 9 ==== 979\n",
      "len(connectivity): 16 ==== 980\n",
      "len(connectivity): 16 ==== 981\n",
      "len(connectivity): 9 ==== 982\n",
      "len(connectivity): 10 ==== 983\n",
      "len(connectivity): 10 ==== 984\n",
      "len(connectivity): 17 ==== 985\n",
      "len(connectivity): 14 ==== 986\n",
      "len(connectivity): 20 ==== 987\n",
      "len(connectivity): 7 ==== 988\n",
      "len(connectivity): 9 ==== 989\n",
      "len(connectivity): 8 ==== 990\n",
      "len(connectivity): 6 ==== 991\n",
      "len(connectivity): 46 ==== 992\n",
      "len(connectivity): 20 ==== 993\n",
      "len(connectivity): 2 ==== 994\n",
      "len(connectivity): 16 ==== 995\n",
      "len(connectivity): 6 ==== 996\n",
      "len(connectivity): 5 ==== 997\n",
      "len(connectivity): 41 ==== 998\n",
      "len(connectivity): 24 ==== 999\n",
      "len(connectivity): 9 ==== 1000\n",
      "len(connectivity): 4 ==== 1001\n",
      "len(connectivity): 9 ==== 1002\n",
      "len(connectivity): 12 ==== 1003\n",
      "len(connectivity): 7 ==== 1004\n",
      "len(connectivity): 4 ==== 1005\n",
      "len(connectivity): 9 ==== 1006\n",
      "len(connectivity): 40 ==== 1007\n",
      "len(connectivity): 34 ==== 1008\n",
      "len(connectivity): 10 ==== 1009\n",
      "len(connectivity): 6 ==== 1010\n",
      "len(connectivity): 5 ==== 1011\n",
      "len(connectivity): 16 ==== 1012\n",
      "len(connectivity): 6 ==== 1013\n",
      "len(connectivity): 6 ==== 1014\n",
      "len(connectivity): 15 ==== 1015\n",
      "len(connectivity): 12 ==== 1016\n",
      "len(connectivity): 20 ==== 1017\n",
      "len(connectivity): 10 ==== 1018\n",
      "len(connectivity): 7 ==== 1019\n",
      "len(connectivity): 20 ==== 1020\n",
      "len(connectivity): 22 ==== 1021\n",
      "len(connectivity): 4 ==== 1022\n",
      "len(connectivity): 17 ==== 1023\n",
      "len(connectivity): 8 ==== 1024\n",
      "len(connectivity): 16 ==== 1025\n",
      "len(connectivity): 22 ==== 1026\n",
      "len(connectivity): 6 ==== 1027\n",
      "len(connectivity): 24 ==== 1028\n",
      "len(connectivity): 5 ==== 1029\n",
      "len(connectivity): 16 ==== 1030\n",
      "len(connectivity): 7 ==== 1031\n",
      "len(connectivity): 7 ==== 1032\n",
      "len(connectivity): 7 ==== 1033\n",
      "len(connectivity): 9 ==== 1034\n",
      "len(connectivity): 6 ==== 1035\n",
      "len(connectivity): 20 ==== 1036\n",
      "len(connectivity): 3 ==== 1037\n",
      "len(connectivity): 8 ==== 1038\n",
      "len(connectivity): 9 ==== 1039\n",
      "len(connectivity): 2 ==== 1040\n",
      "len(connectivity): 5 ==== 1041\n",
      "len(connectivity): 22 ==== 1042\n",
      "len(connectivity): 12 ==== 1043\n",
      "len(connectivity): 20 ==== 1044\n",
      "len(connectivity): 7 ==== 1045\n",
      "len(connectivity): 26 ==== 1046\n",
      "len(connectivity): 23 ==== 1047\n",
      "len(connectivity): 6 ==== 1048\n",
      "len(connectivity): 32 ==== 1049\n",
      "len(connectivity): 12 ==== 1050\n",
      "len(connectivity): 16 ==== 1051\n",
      "len(connectivity): 33 ==== 1052\n",
      "len(connectivity): 7 ==== 1053\n",
      "len(connectivity): 7 ==== 1054\n",
      "len(connectivity): 12 ==== 1055\n",
      "len(connectivity): 6 ==== 1056\n",
      "len(connectivity): 9 ==== 1057\n",
      "len(connectivity): 17 ==== 1058\n",
      "len(connectivity): 17 ==== 1059\n",
      "len(connectivity): 6 ==== 1060\n",
      "len(connectivity): 20 ==== 1061\n",
      "len(connectivity): 12 ==== 1062\n",
      "len(connectivity): 13 ==== 1063\n",
      "len(connectivity): 13 ==== 1064\n",
      "len(connectivity): 10 ==== 1065\n",
      "len(connectivity): 23 ==== 1066\n",
      "len(connectivity): 16 ==== 1067\n",
      "len(connectivity): 7 ==== 1068\n",
      "len(connectivity): 32 ==== 1069\n",
      "len(connectivity): 31 ==== 1070\n",
      "len(connectivity): 12 ==== 1071\n",
      "len(connectivity): 8 ==== 1072\n",
      "len(connectivity): 17 ==== 1073\n",
      "len(connectivity): 16 ==== 1074\n",
      "len(connectivity): 20 ==== 1075\n",
      "len(connectivity): 6 ==== 1076\n",
      "len(connectivity): 12 ==== 1077\n",
      "len(connectivity): 7 ==== 1078\n",
      "len(connectivity): 1 ==== 1079\n",
      "len(connectivity): 8 ==== 1080\n",
      "len(connectivity): 17 ==== 1081\n",
      "len(connectivity): 17 ==== 1082\n",
      "len(connectivity): 17 ==== 1083\n",
      "len(connectivity): 20 ==== 1084\n",
      "len(connectivity): 10 ==== 1085\n",
      "len(connectivity): 6 ==== 1086\n",
      "len(connectivity): 17 ==== 1087\n",
      "len(connectivity): 7 ==== 1088\n",
      "len(connectivity): 10 ==== 1089\n",
      "len(connectivity): 40 ==== 1090\n",
      "len(connectivity): 13 ==== 1091\n",
      "len(connectivity): 16 ==== 1092\n",
      "len(connectivity): 38 ==== 1093\n",
      "len(connectivity): 12 ==== 1094\n",
      "len(connectivity): 4 ==== 1095\n",
      "len(connectivity): 6 ==== 1096\n",
      "len(connectivity): 17 ==== 1097\n",
      "len(connectivity): 17 ==== 1098\n",
      "len(connectivity): 17 ==== 1099\n",
      "len(connectivity): 6 ==== 1100\n",
      "len(connectivity): 5 ==== 1101\n",
      "len(connectivity): 10 ==== 1102\n",
      "len(connectivity): 6 ==== 1103\n",
      "len(connectivity): 5 ==== 1104\n",
      "len(connectivity): 40 ==== 1105\n",
      "len(connectivity): 32 ==== 1106\n",
      "len(connectivity): 6 ==== 1107\n",
      "len(connectivity): 23 ==== 1108\n",
      "len(connectivity): 10 ==== 1109\n",
      "len(connectivity): 2 ==== 1110\n",
      "len(connectivity): 9 ==== 1111\n",
      "len(connectivity): 8 ==== 1112\n",
      "len(connectivity): 10 ==== 1113\n",
      "len(connectivity): 12 ==== 1114\n",
      "len(connectivity): 6 ==== 1115\n",
      "len(connectivity): 64 ==== 1116\n",
      "len(connectivity): 32 ==== 1117\n",
      "len(connectivity): 4 ==== 1118\n",
      "len(connectivity): 2 ==== 1119\n",
      "len(connectivity): 5 ==== 1120\n",
      "len(connectivity): 10 ==== 1121\n",
      "len(connectivity): 12 ==== 1122\n",
      "len(connectivity): 40 ==== 1123\n",
      "len(connectivity): 10 ==== 1124\n",
      "len(connectivity): 10 ==== 1125\n",
      "len(connectivity): 13 ==== 1126\n",
      "len(connectivity): 29 ==== 1127\n",
      "len(connectivity): 12 ==== 1128\n",
      "len(connectivity): 2 ==== 1129\n",
      "len(connectivity): 7 ==== 1130\n",
      "len(connectivity): 20 ==== 1131\n",
      "len(connectivity): 17 ==== 1132\n",
      "len(connectivity): 17 ==== 1133\n",
      "len(connectivity): 3 ==== 1134\n",
      "len(connectivity): 6 ==== 1135\n",
      "len(connectivity): 5 ==== 1136\n",
      "len(connectivity): 9 ==== 1137\n",
      "len(connectivity): 5 ==== 1138\n",
      "len(connectivity): 28 ==== 1139\n",
      "len(connectivity): 17 ==== 1140\n",
      "len(connectivity): 16 ==== 1141\n",
      "len(connectivity): 17 ==== 1142\n",
      "len(connectivity): 9 ==== 1143\n",
      "len(connectivity): 8 ==== 1144\n",
      "len(connectivity): 4 ==== 1145\n",
      "len(connectivity): 18 ==== 1146\n",
      "len(connectivity): 6 ==== 1147\n",
      "len(connectivity): 8 ==== 1148\n",
      "len(connectivity): 7 ==== 1149\n",
      "len(connectivity): 24 ==== 1150\n",
      "len(connectivity): 10 ==== 1151\n",
      "len(connectivity): 16 ==== 1152\n",
      "len(connectivity): 20 ==== 1153\n",
      "len(connectivity): 16 ==== 1154\n",
      "len(connectivity): 9 ==== 1155\n",
      "len(connectivity): 2 ==== 1156\n",
      "len(connectivity): 40 ==== 1157\n",
      "len(connectivity): 24 ==== 1158\n",
      "len(connectivity): 5 ==== 1159\n",
      "len(connectivity): 17 ==== 1160\n",
      "len(connectivity): 2 ==== 1161\n",
      "len(connectivity): 28 ==== 1162\n",
      "len(connectivity): 12 ==== 1163\n",
      "len(connectivity): 9 ==== 1164\n",
      "len(connectivity): 6 ==== 1165\n",
      "len(connectivity): 7 ==== 1166\n",
      "len(connectivity): 13 ==== 1167\n",
      "len(connectivity): 9 ==== 1168\n",
      "len(connectivity): 10 ==== 1169\n",
      "len(connectivity): 8 ==== 1170\n",
      "len(connectivity): 3 ==== 1171\n",
      "len(connectivity): 7 ==== 1172\n",
      "len(connectivity): 7 ==== 1173\n",
      "len(connectivity): 7 ==== 1174\n",
      "len(connectivity): 16 ==== 1175\n",
      "len(connectivity): 8 ==== 1176\n",
      "len(connectivity): 5 ==== 1177\n",
      "len(connectivity): 9 ==== 1178\n",
      "len(connectivity): 9 ==== 1179\n",
      "len(connectivity): 13 ==== 1180\n",
      "len(connectivity): 17 ==== 1181\n",
      "len(connectivity): 9 ==== 1182\n",
      "len(connectivity): 6 ==== 1183\n",
      "len(connectivity): 20 ==== 1184\n",
      "len(connectivity): 15 ==== 1185\n",
      "len(connectivity): 6 ==== 1186\n",
      "len(connectivity): 33 ==== 1187\n",
      "len(connectivity): 40 ==== 1188\n",
      "len(connectivity): 1 ==== 1189\n",
      "len(connectivity): 64 ==== 1190\n",
      "len(connectivity): 9 ==== 1191\n",
      "len(connectivity): 4 ==== 1192\n",
      "len(connectivity): 15 ==== 1193\n",
      "len(connectivity): 7 ==== 1194\n",
      "len(connectivity): 9 ==== 1195\n",
      "len(connectivity): 16 ==== 1196\n",
      "len(connectivity): 5 ==== 1197\n",
      "len(connectivity): 5 ==== 1198\n",
      "len(connectivity): 20 ==== 1199\n",
      "len(connectivity): 10 ==== 1200\n",
      "len(connectivity): 7 ==== 1201\n",
      "len(connectivity): 13 ==== 1202\n",
      "len(connectivity): 14 ==== 1203\n",
      "len(connectivity): 6 ==== 1204\n",
      "len(connectivity): 16 ==== 1205\n",
      "len(connectivity): 16 ==== 1206\n",
      "len(connectivity): 2 ==== 1207\n",
      "len(connectivity): 3 ==== 1208\n",
      "len(connectivity): 2 ==== 1209\n",
      "len(connectivity): 9 ==== 1210\n",
      "len(connectivity): 3 ==== 1211\n",
      "len(connectivity): 20 ==== 1212\n",
      "len(connectivity): 34 ==== 1213\n",
      "len(connectivity): 17 ==== 1214\n",
      "len(connectivity): 9 ==== 1215\n",
      "len(connectivity): 6 ==== 1216\n",
      "len(connectivity): 8 ==== 1217\n",
      "len(connectivity): 14 ==== 1218\n",
      "len(connectivity): 5 ==== 1219\n",
      "len(connectivity): 12 ==== 1220\n",
      "len(connectivity): 11 ==== 1221\n",
      "len(connectivity): 17 ==== 1222\n",
      "len(connectivity): 11 ==== 1223\n",
      "len(connectivity): 17 ==== 1224\n",
      "len(connectivity): 20 ==== 1225\n",
      "len(connectivity): 20 ==== 1226\n",
      "len(connectivity): 16 ==== 1227\n",
      "len(connectivity): 6 ==== 1228\n",
      "len(connectivity): 17 ==== 1229\n",
      "len(connectivity): 0 ==== 1230\n",
      "len(connectivity): 27 ==== 1231\n",
      "len(connectivity): 7 ==== 1232\n",
      "len(connectivity): 7 ==== 1233\n",
      "len(connectivity): 12 ==== 1234\n",
      "len(connectivity): 10 ==== 1235\n",
      "len(connectivity): 6 ==== 1236\n",
      "len(connectivity): 20 ==== 1237\n",
      "len(connectivity): 35 ==== 1238\n",
      "len(connectivity): 11 ==== 1239\n",
      "len(connectivity): 38 ==== 1240\n",
      "len(connectivity): 13 ==== 1241\n",
      "len(connectivity): 6 ==== 1242\n",
      "len(connectivity): 7 ==== 1243\n",
      "len(connectivity): 9 ==== 1244\n",
      "len(connectivity): 10 ==== 1245\n",
      "len(connectivity): 5 ==== 1246\n",
      "len(connectivity): 12 ==== 1247\n",
      "len(connectivity): 5 ==== 1248\n",
      "len(connectivity): 12 ==== 1249\n",
      "len(connectivity): 25 ==== 1250\n",
      "len(connectivity): 6 ==== 1251\n",
      "len(connectivity): 7 ==== 1252\n",
      "len(connectivity): 9 ==== 1253\n",
      "len(connectivity): 11 ==== 1254\n",
      "len(connectivity): 31 ==== 1255\n",
      "len(connectivity): 6 ==== 1256\n",
      "len(connectivity): 10 ==== 1257\n",
      "len(connectivity): 6 ==== 1258\n",
      "len(connectivity): 33 ==== 1259\n",
      "len(connectivity): 10 ==== 1260\n",
      "len(connectivity): 5 ==== 1261\n",
      "len(connectivity): 7 ==== 1262\n",
      "len(connectivity): 20 ==== 1263\n",
      "len(connectivity): 27 ==== 1264\n",
      "len(connectivity): 5 ==== 1265\n",
      "len(connectivity): 7 ==== 1266\n",
      "len(connectivity): 7 ==== 1267\n",
      "len(connectivity): 6 ==== 1268\n",
      "len(connectivity): 2 ==== 1269\n",
      "len(connectivity): 9 ==== 1270\n",
      "len(connectivity): 4 ==== 1271\n",
      "len(connectivity): 6 ==== 1272\n",
      "len(connectivity): 13 ==== 1273\n",
      "len(connectivity): 17 ==== 1274\n",
      "len(connectivity): 12 ==== 1275\n",
      "len(connectivity): 40 ==== 1276\n",
      "len(connectivity): 6 ==== 1277\n",
      "len(connectivity): 16 ==== 1278\n",
      "len(connectivity): 7 ==== 1279\n",
      "len(connectivity): 6 ==== 1280\n",
      "len(connectivity): 14 ==== 1281\n",
      "len(connectivity): 32 ==== 1282\n",
      "len(connectivity): 33 ==== 1283\n",
      "len(connectivity): 2 ==== 1284\n",
      "len(connectivity): 10 ==== 1285\n",
      "len(connectivity): 6 ==== 1286\n",
      "len(connectivity): 6 ==== 1287\n",
      "len(connectivity): 3 ==== 1288\n",
      "len(connectivity): 8 ==== 1289\n",
      "len(connectivity): 7 ==== 1290\n",
      "len(connectivity): 32 ==== 1291\n",
      "len(connectivity): 6 ==== 1292\n",
      "len(connectivity): 6 ==== 1293\n",
      "len(connectivity): 12 ==== 1294\n",
      "len(connectivity): 7 ==== 1295\n",
      "len(connectivity): 8 ==== 1296\n",
      "len(connectivity): 43 ==== 1297\n",
      "len(connectivity): 4 ==== 1298\n",
      "len(connectivity): 26 ==== 1299\n",
      "len(connectivity): 10 ==== 1300\n",
      "len(connectivity): 0 ==== 1301\n",
      "len(connectivity): 9 ==== 1302\n",
      "len(connectivity): 40 ==== 1303\n",
      "len(connectivity): 33 ==== 1304\n",
      "len(connectivity): 16 ==== 1305\n",
      "len(connectivity): 7 ==== 1306\n",
      "len(connectivity): 8 ==== 1307\n",
      "len(connectivity): 7 ==== 1308\n",
      "len(connectivity): 6 ==== 1309\n",
      "len(connectivity): 40 ==== 1310\n",
      "len(connectivity): 6 ==== 1311\n",
      "len(connectivity): 6 ==== 1312\n",
      "len(connectivity): 6 ==== 1313\n",
      "len(connectivity): 32 ==== 1314\n",
      "len(connectivity): 4 ==== 1315\n",
      "len(connectivity): 10 ==== 1316\n",
      "len(connectivity): 9 ==== 1317\n",
      "len(connectivity): 7 ==== 1318\n",
      "len(connectivity): 13 ==== 1319\n",
      "len(connectivity): 15 ==== 1320\n",
      "len(connectivity): 6 ==== 1321\n",
      "len(connectivity): 6 ==== 1322\n",
      "len(connectivity): 20 ==== 1323\n",
      "len(connectivity): 12 ==== 1324\n",
      "len(connectivity): 14 ==== 1325\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\n"
     ]
    }
   ],
   "source": [
    "for i in tqdm(range(len(graph))):\n",
    "    connectivity = graph.iloc[i]['connectivity']\n",
    "    print(\"len(connectivity):\", len(connectivity[0]), \"====\", i)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 18,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "34"
      ]
     },
     "execution_count": 18,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "len(graph.iloc[1213]['connectivity'][0])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 20,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "100%|██████████| 1326/1326 [00:00<00:00, 21647.22it/s]"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "submodule_num == 0 7\n",
      "submodule_num == 0 20\n",
      "submodule_num == 0 23\n",
      "submodule_num == 0 28\n",
      "submodule_num == 0 35\n",
      "submodule_num == 0 47\n",
      "submodule_num == 0 109\n",
      "submodule_num == 0 110\n",
      "submodule_num == 0 127\n",
      "submodule_num == 0 134\n",
      "submodule_num == 0 142\n",
      "submodule_num == 0 185\n",
      "submodule_num == 0 199\n",
      "submodule_num == 0 224\n",
      "submodule_num == 0 240\n",
      "submodule_num == 0 249\n",
      "submodule_num == 0 251\n",
      "submodule_num == 0 258\n",
      "submodule_num == 0 262\n",
      "submodule_num == 0 290\n",
      "submodule_num == 0 317\n",
      "submodule_num == 0 344\n",
      "submodule_num == 0 357\n",
      "input_num == 0 372\n",
      "output_num == 0 372\n",
      "submodule_num == 0 378\n",
      "submodule_num == 0 410\n",
      "submodule_num == 0 449\n",
      "submodule_num == 0 469\n",
      "submodule_num == 0 520\n",
      "submodule_num == 0 522\n",
      "submodule_num == 0 529\n",
      "submodule_num == 0 534\n",
      "submodule_num == 0 557\n",
      "submodule_num == 0 566\n",
      "submodule_num == 0 577\n",
      "submodule_num == 0 581\n",
      "submodule_num == 0 602\n",
      "submodule_num == 0 647\n",
      "submodule_num == 0 678\n",
      "submodule_num == 0 719\n",
      "submodule_num == 0 745\n",
      "submodule_num == 0 759\n",
      "submodule_num == 0 781\n",
      "submodule_num == 0 796\n",
      "submodule_num == 0 809\n",
      "submodule_num == 0 817\n",
      "submodule_num == 0 892\n",
      "submodule_num == 0 932\n",
      "submodule_num == 0 940\n",
      "submodule_num == 0 956\n",
      "submodule_num == 0 971\n",
      "submodule_num == 0 977\n",
      "submodule_num == 0 994\n",
      "submodule_num == 0 1037\n",
      "submodule_num == 0 1040\n",
      "submodule_num == 0 1060\n",
      "submodule_num == 0 1079\n",
      "submodule_num == 0 1110\n",
      "submodule_num == 0 1119\n",
      "submodule_num == 0 1129\n",
      "submodule_num == 0 1134\n",
      "submodule_num == 0 1156\n",
      "submodule_num == 0 1159\n",
      "submodule_num == 0 1161\n",
      "submodule_num == 0 1189\n",
      "submodule_num == 0 1207\n",
      "submodule_num == 0 1208\n",
      "submodule_num == 0 1209\n",
      "submodule_num == 0 1228\n",
      "submodule_num == 0 1230\n",
      "submodule_num == 0 1251\n",
      "submodule_num == 0 1269\n",
      "submodule_num == 0 1284\n",
      "submodule_num == 0 1288\n",
      "submodule_num == 0 1301\n",
      "submodule_num == 0 1315\n",
      "input_max: 18\n",
      "input_min: 0\n",
      "output_max: 9\n",
      "output_min: 0\n",
      "submodule_max: 16\n",
      "submodule_min: 0\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\n"
     ]
    }
   ],
   "source": [
    "input_max = 0\n",
    "input_min = 100\n",
    "output_max = 0\n",
    "output_min = 100\n",
    "submodule_max = 0\n",
    "submodule_min = 100\n",
    "for i in tqdm(range(len(graph))):\n",
    "    nodes = graph.iloc[i]['nodes']\n",
    "    input_num = 0\n",
    "    output_num = 0\n",
    "    submodule_num = 0\n",
    "    for node in nodes:\n",
    "        if node['type'] == 'input port':\n",
    "            input_num += 1\n",
    "        elif node['type'] == 'output port':\n",
    "            output_num += 1\n",
    "        elif node['type'] == 'submodule':\n",
    "            submodule_num += 1\n",
    "    if input_num == 0:\n",
    "        print(\"input_num == 0\", i)\n",
    "    if output_num == 0:\n",
    "        print(\"output_num == 0\", i)\n",
    "    if submodule_num == 0:\n",
    "        print(\"submodule_num == 0\", i)\n",
    "    if input_num > input_max:\n",
    "        input_max = input_num\n",
    "    if input_num < input_min:\n",
    "        input_min = input_num\n",
    "    if output_num > output_max:\n",
    "        output_max = output_num\n",
    "    if output_num < output_min:\n",
    "        output_min = output_num\n",
    "    if submodule_num > submodule_max:\n",
    "        submodule_max = submodule_num\n",
    "    if submodule_num < submodule_min:\n",
    "        submodule_min = submodule_num\n",
    "\n",
    "print(\"input_max:\", input_max)\n",
    "print(\"input_min:\", input_min)\n",
    "print(\"output_max:\", output_max)\n",
    "print(\"output_min:\", output_min)\n",
    "print(\"submodule_max:\", submodule_max)\n",
    "print(\"submodule_min:\", submodule_min)"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "graphgpt",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.9.21"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
