

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Fri Apr 30 12:35:13 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.221 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       70|       70|  0.700 us|  0.700 us|   71|   71|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    4|       -|      -|    -|
|Expression       |        -|    -|       0|    521|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    4|    3166|   1850|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    337|    -|
|Register         |        -|    -|     437|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    8|    3603|   2708|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    3|       3|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+
    |            Instance           |           Module           | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+
    |mul_64ns_66ns_88_5_1_U1        |mul_64ns_66ns_88_5_1        |        0|   4|  441|  256|    0|
    |mul_8ns_32s_32_2_1_U5          |mul_8ns_32s_32_2_1          |        0|   0|  165|   50|    0|
    |sdiv_18s_64ns_16_22_seq_1_U4   |sdiv_18s_64ns_16_22_seq_1   |        0|   0|  779|  469|    0|
    |sdiv_64ns_64ns_2_68_seq_1_U3   |sdiv_64ns_64ns_2_68_seq_1   |        0|   0|  779|  469|    0|
    |udiv_32s_32ns_32_36_seq_1_U7   |udiv_32s_32ns_32_36_seq_1   |        0|   0|  394|  238|    0|
    |urem_16ns_17ns_17_20_seq_1_U2  |urem_16ns_17ns_17_20_seq_1  |        0|   0|  214|  130|    0|
    |urem_32ns_17ns_16_36_seq_1_U6  |urem_32ns_17ns_16_36_seq_1  |        0|   0|  394|  238|    0|
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+
    |Total                          |                            |        0|   4| 3166| 1850|    0|
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +----------------------------+------------------------+-----------+
    |          Instance          |         Module         | Expression|
    +----------------------------+------------------------+-----------+
    |mul_mul_16s_16s_16_4_1_U8   |mul_mul_16s_16s_16_4_1  |    i0 * i1|
    |mul_mul_16s_16s_16_4_1_U9   |mul_mul_16s_16s_16_4_1  |    i0 * i1|
    |mul_mul_16s_16s_16_4_1_U10  |mul_mul_16s_16s_16_4_1  |    i0 * i1|
    |mul_mul_16s_16s_16_4_1_U11  |mul_mul_16s_16s_16_4_1  |    i0 * i1|
    +----------------------------+------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln23_fu_273_p2    |         +|   0|  0|  33|          31|          31|
    |add_ln25_fu_116_p2    |         +|   0|  0|  24|          17|          10|
    |add_ln28_fu_142_p2    |         +|   0|  0|  71|          64|           9|
    |add_ln34_fu_226_p2    |         +|   0|  0|  24|          17|           9|
    |add_ln36_1_fu_308_p2  |         +|   0|  0|  33|          33|          33|
    |add_ln36_2_fu_298_p2  |         +|   0|  0|  24|          17|           7|
    |add_ln36_fu_289_p2    |         +|   0|  0|  40|          33|          33|
    |grp_fu_249_p1         |         +|   0|  0|  39|          32|          10|
    |grp_fu_168_p1         |         -|   0|  0|  24|           9|          17|
    |result_fu_313_p2      |         -|   0|  0|  33|           1|          33|
    |sub_ln25_fu_126_p2    |         -|   0|  0|  71|          64|          64|
    |v_fu_279_p2           |         -|   0|  0|  33|          31|          31|
    |and_ln31_fu_208_p2    |       and|   0|  0|  32|          32|          32|
    |and_ln32_fu_212_p2    |       and|   0|  0|   8|           8|           8|
    |icmp_ln23_fu_106_p2   |      icmp|   0|  0|  13|          16|           1|
    |grp_fu_181_p0         |    select|   0|  0|   2|           1|           2|
    |xor_ln27_fu_136_p2    |       xor|   0|  0|  17|          17|          17|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 521|         423|         347|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+-----+-----------+-----+-----------+
    |    Name   | LUT | Input Size| Bits| Total Bits|
    +-----------+-----+-----------+-----+-----------+
    |ap_NS_fsm  |  337|         72|    1|         72|
    +-----------+-----+-----------+-----+-----------+
    |Total      |  337|         72|    1|         72|
    +-----------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |add_ln28_reg_380    |  64|   0|   64|          0|
    |add_ln36_reg_490    |  33|   0|   33|          0|
    |and_ln31_reg_425    |  32|   0|   32|          0|
    |and_ln32_reg_430    |   8|   0|    8|          0|
    |ap_CS_fsm           |  71|   0|   71|          0|
    |icmp_ln23_reg_365   |   1|   0|    1|          0|
    |mul_ln30_1_reg_460  |  16|   0|   16|          0|
    |mul_ln30_reg_410    |  16|   0|   16|          0|
    |mul_ln31_reg_440    |  32|   0|   32|          0|
    |sdiv_ln23_reg_485   |   2|   0|    2|          0|
    |sub_ln25_reg_370    |  64|   0|   64|          0|
    |trunc_ln2_reg_415   |  16|   0|   16|          0|
    |urem_ln33_reg_445   |  17|   0|   17|          0|
    |v_15_reg_355        |  32|   0|   32|          0|
    |v_6_1_reg_480       |  16|   0|   16|          0|
    |xor_ln27_reg_375    |  17|   0|   17|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 437|   0|  437|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_return  |  out|   64|  ap_ctrl_hs|           fn1|  return value|
|p          |   in|   32|     ap_none|             p|        scalar|
|p_11       |   in|   16|     ap_none|          p_11|        scalar|
|p_17       |   in|   64|     ap_none|          p_17|        scalar|
|p_19       |   in|   32|     ap_none|          p_19|        scalar|
|p_21       |   in|    8|     ap_none|          p_21|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 71
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.97>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%p_17_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_17"   --->   Operation 72 'read' 'p_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%p_11_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_11"   --->   Operation 73 'read' 'p_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%p_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p"   --->   Operation 74 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i16 %p_11_read" [dfg_199.c:10]   --->   Operation 75 'zext' 'zext_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%v_15 = trunc i64 %p_17_read" [dfg_199.c:19]   --->   Operation 76 'trunc' 'v_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%v_9 = trunc i32 %p_read" [dfg_199.c:21]   --->   Operation 77 'trunc' 'v_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (2.42ns)   --->   "%icmp_ln23 = icmp_eq  i16 %p_11_read, i16 0" [dfg_199.c:23]   --->   Operation 78 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i16 %v_9" [dfg_199.c:25]   --->   Operation 79 'zext' 'zext_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (2.07ns)   --->   "%add_ln25 = add i17 %zext_ln25, i17 846" [dfg_199.c:25]   --->   Operation 80 'add' 'add_ln25' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln25_1 = zext i17 %add_ln25" [dfg_199.c:25]   --->   Operation 81 'zext' 'zext_ln25_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (3.52ns)   --->   "%sub_ln25 = sub i64 %zext_ln25_1, i64 %p_17_read" [dfg_199.c:25]   --->   Operation 82 'sub' 'sub_ln25' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln27 = sext i16 %v_9" [dfg_199.c:27]   --->   Operation 83 'sext' 'sext_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.99ns)   --->   "%xor_ln27 = xor i17 %sext_ln27, i17 %zext_ln10" [dfg_199.c:27]   --->   Operation 84 'xor' 'xor_ln27' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (3.52ns)   --->   "%add_ln28 = add i64 %p_17_read, i64 268" [dfg_199.c:28]   --->   Operation 85 'add' 'add_ln28' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln29_1 = trunc i64 %p_17_read" [dfg_199.c:29]   --->   Operation 86 'trunc' 'trunc_ln29_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln30 = mul i16 %trunc_ln29_1, i16 %v_9" [dfg_199.c:30]   --->   Operation 87 'mul' 'mul_ln30' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i64 %p_17_read" [dfg_199.c:30]   --->   Operation 88 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [5/5] (6.97ns)   --->   "%mul_ln30_3 = mul i88 %zext_ln30, i88 27616178262395586046" [dfg_199.c:30]   --->   Operation 89 'mul' 'mul_ln30_3' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (2.07ns)   --->   "%sub_ln34 = sub i17 365, i17 %zext_ln10" [dfg_199.c:34]   --->   Operation 90 'sub' 'sub_ln34' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [20/20] (3.68ns)   --->   "%urem_ln33 = urem i17 %zext_ln10, i17 %sub_ln34" [dfg_199.c:33]   --->   Operation 91 'urem' 'urem_ln33' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.97>
ST_2 : Operation 92 [1/1] (0.99ns)   --->   "%select_ln23 = select i1 %icmp_ln23, i64 18446744073709551615, i64 0" [dfg_199.c:23]   --->   Operation 92 'select' 'select_ln23' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 93 [68/68] (5.07ns)   --->   "%sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25" [dfg_199.c:23]   --->   Operation 93 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i17 %xor_ln27" [dfg_199.c:26]   --->   Operation 94 'sext' 'sext_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [22/22] (5.07ns)   --->   "%sdiv_ln27 = sdiv i64 %sext_ln26, i64 %add_ln28" [dfg_199.c:27]   --->   Operation 95 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln30 = mul i16 %trunc_ln29_1, i16 %v_9" [dfg_199.c:30]   --->   Operation 96 'mul' 'mul_ln30' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 97 [4/5] (6.97ns)   --->   "%mul_ln30_3 = mul i88 %zext_ln30, i88 27616178262395586046" [dfg_199.c:30]   --->   Operation 97 'mul' 'mul_ln30_3' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [19/20] (3.68ns)   --->   "%urem_ln33 = urem i17 %zext_ln10, i17 %sub_ln34" [dfg_199.c:33]   --->   Operation 98 'urem' 'urem_ln33' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.97>
ST_3 : Operation 99 [67/68] (5.07ns)   --->   "%sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25" [dfg_199.c:23]   --->   Operation 99 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [21/22] (5.07ns)   --->   "%sdiv_ln27 = sdiv i64 %sext_ln26, i64 %add_ln28" [dfg_199.c:27]   --->   Operation 100 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln30 = mul i16 %trunc_ln29_1, i16 %v_9" [dfg_199.c:30]   --->   Operation 101 'mul' 'mul_ln30' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 102 [3/5] (6.97ns)   --->   "%mul_ln30_3 = mul i88 %zext_ln30, i88 27616178262395586046" [dfg_199.c:30]   --->   Operation 102 'mul' 'mul_ln30_3' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [18/20] (3.68ns)   --->   "%urem_ln33 = urem i17 %zext_ln10, i17 %sub_ln34" [dfg_199.c:33]   --->   Operation 103 'urem' 'urem_ln33' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.97>
ST_4 : Operation 104 [66/68] (5.07ns)   --->   "%sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25" [dfg_199.c:23]   --->   Operation 104 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [20/22] (5.07ns)   --->   "%sdiv_ln27 = sdiv i64 %sext_ln26, i64 %add_ln28" [dfg_199.c:27]   --->   Operation 105 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln30 = mul i16 %trunc_ln29_1, i16 %v_9" [dfg_199.c:30]   --->   Operation 106 'mul' 'mul_ln30' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 107 [2/5] (6.97ns)   --->   "%mul_ln30_3 = mul i88 %zext_ln30, i88 27616178262395586046" [dfg_199.c:30]   --->   Operation 107 'mul' 'mul_ln30_3' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [17/20] (3.68ns)   --->   "%urem_ln33 = urem i17 %zext_ln10, i17 %sub_ln34" [dfg_199.c:33]   --->   Operation 108 'urem' 'urem_ln33' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.97>
ST_5 : Operation 109 [65/68] (5.07ns)   --->   "%sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25" [dfg_199.c:23]   --->   Operation 109 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [19/22] (5.07ns)   --->   "%sdiv_ln27 = sdiv i64 %sext_ln26, i64 %add_ln28" [dfg_199.c:27]   --->   Operation 110 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/5] (6.97ns)   --->   "%mul_ln30_3 = mul i88 %zext_ln30, i88 27616178262395586046" [dfg_199.c:30]   --->   Operation 111 'mul' 'mul_ln30_3' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i16 @_ssdm_op_PartSelect.i16.i88.i32.i32, i88 %mul_ln30_3, i32 72, i32 87" [dfg_199.c:31]   --->   Operation 112 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [16/20] (3.68ns)   --->   "%urem_ln33 = urem i17 %zext_ln10, i17 %sub_ln34" [dfg_199.c:33]   --->   Operation 113 'urem' 'urem_ln33' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.07>
ST_6 : Operation 114 [64/68] (5.07ns)   --->   "%sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25" [dfg_199.c:23]   --->   Operation 114 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [18/22] (5.07ns)   --->   "%sdiv_ln27 = sdiv i64 %sext_ln26, i64 %add_ln28" [dfg_199.c:27]   --->   Operation 115 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [15/20] (3.68ns)   --->   "%urem_ln33 = urem i17 %zext_ln10, i17 %sub_ln34" [dfg_199.c:33]   --->   Operation 116 'urem' 'urem_ln33' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.07>
ST_7 : Operation 117 [63/68] (5.07ns)   --->   "%sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25" [dfg_199.c:23]   --->   Operation 117 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [17/22] (5.07ns)   --->   "%sdiv_ln27 = sdiv i64 %sext_ln26, i64 %add_ln28" [dfg_199.c:27]   --->   Operation 118 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [14/20] (3.68ns)   --->   "%urem_ln33 = urem i17 %zext_ln10, i17 %sub_ln34" [dfg_199.c:33]   --->   Operation 119 'urem' 'urem_ln33' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.07>
ST_8 : Operation 120 [62/68] (5.07ns)   --->   "%sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25" [dfg_199.c:23]   --->   Operation 120 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 121 [16/22] (5.07ns)   --->   "%sdiv_ln27 = sdiv i64 %sext_ln26, i64 %add_ln28" [dfg_199.c:27]   --->   Operation 121 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 122 [13/20] (3.68ns)   --->   "%urem_ln33 = urem i17 %zext_ln10, i17 %sub_ln34" [dfg_199.c:33]   --->   Operation 122 'urem' 'urem_ln33' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.07>
ST_9 : Operation 123 [61/68] (5.07ns)   --->   "%sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25" [dfg_199.c:23]   --->   Operation 123 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 124 [15/22] (5.07ns)   --->   "%sdiv_ln27 = sdiv i64 %sext_ln26, i64 %add_ln28" [dfg_199.c:27]   --->   Operation 124 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 125 [12/20] (3.68ns)   --->   "%urem_ln33 = urem i17 %zext_ln10, i17 %sub_ln34" [dfg_199.c:33]   --->   Operation 125 'urem' 'urem_ln33' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.07>
ST_10 : Operation 126 [60/68] (5.07ns)   --->   "%sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25" [dfg_199.c:23]   --->   Operation 126 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 127 [14/22] (5.07ns)   --->   "%sdiv_ln27 = sdiv i64 %sext_ln26, i64 %add_ln28" [dfg_199.c:27]   --->   Operation 127 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 128 [11/20] (3.68ns)   --->   "%urem_ln33 = urem i17 %zext_ln10, i17 %sub_ln34" [dfg_199.c:33]   --->   Operation 128 'urem' 'urem_ln33' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.07>
ST_11 : Operation 129 [59/68] (5.07ns)   --->   "%sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25" [dfg_199.c:23]   --->   Operation 129 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 130 [13/22] (5.07ns)   --->   "%sdiv_ln27 = sdiv i64 %sext_ln26, i64 %add_ln28" [dfg_199.c:27]   --->   Operation 130 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 131 [10/20] (3.68ns)   --->   "%urem_ln33 = urem i17 %zext_ln10, i17 %sub_ln34" [dfg_199.c:33]   --->   Operation 131 'urem' 'urem_ln33' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.07>
ST_12 : Operation 132 [58/68] (5.07ns)   --->   "%sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25" [dfg_199.c:23]   --->   Operation 132 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 133 [12/22] (5.07ns)   --->   "%sdiv_ln27 = sdiv i64 %sext_ln26, i64 %add_ln28" [dfg_199.c:27]   --->   Operation 133 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 134 [9/20] (3.68ns)   --->   "%urem_ln33 = urem i17 %zext_ln10, i17 %sub_ln34" [dfg_199.c:33]   --->   Operation 134 'urem' 'urem_ln33' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.07>
ST_13 : Operation 135 [57/68] (5.07ns)   --->   "%sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25" [dfg_199.c:23]   --->   Operation 135 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 136 [11/22] (5.07ns)   --->   "%sdiv_ln27 = sdiv i64 %sext_ln26, i64 %add_ln28" [dfg_199.c:27]   --->   Operation 136 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 137 [8/20] (3.68ns)   --->   "%urem_ln33 = urem i17 %zext_ln10, i17 %sub_ln34" [dfg_199.c:33]   --->   Operation 137 'urem' 'urem_ln33' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.07>
ST_14 : Operation 138 [56/68] (5.07ns)   --->   "%sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25" [dfg_199.c:23]   --->   Operation 138 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 139 [10/22] (5.07ns)   --->   "%sdiv_ln27 = sdiv i64 %sext_ln26, i64 %add_ln28" [dfg_199.c:27]   --->   Operation 139 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 140 [7/20] (3.68ns)   --->   "%urem_ln33 = urem i17 %zext_ln10, i17 %sub_ln34" [dfg_199.c:33]   --->   Operation 140 'urem' 'urem_ln33' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.07>
ST_15 : Operation 141 [55/68] (5.07ns)   --->   "%sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25" [dfg_199.c:23]   --->   Operation 141 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 142 [9/22] (5.07ns)   --->   "%sdiv_ln27 = sdiv i64 %sext_ln26, i64 %add_ln28" [dfg_199.c:27]   --->   Operation 142 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 143 [6/20] (3.68ns)   --->   "%urem_ln33 = urem i17 %zext_ln10, i17 %sub_ln34" [dfg_199.c:33]   --->   Operation 143 'urem' 'urem_ln33' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.07>
ST_16 : Operation 144 [54/68] (5.07ns)   --->   "%sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25" [dfg_199.c:23]   --->   Operation 144 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 145 [8/22] (5.07ns)   --->   "%sdiv_ln27 = sdiv i64 %sext_ln26, i64 %add_ln28" [dfg_199.c:27]   --->   Operation 145 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 146 [5/20] (3.68ns)   --->   "%urem_ln33 = urem i17 %zext_ln10, i17 %sub_ln34" [dfg_199.c:33]   --->   Operation 146 'urem' 'urem_ln33' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.07>
ST_17 : Operation 147 [53/68] (5.07ns)   --->   "%sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25" [dfg_199.c:23]   --->   Operation 147 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 148 [7/22] (5.07ns)   --->   "%sdiv_ln27 = sdiv i64 %sext_ln26, i64 %add_ln28" [dfg_199.c:27]   --->   Operation 148 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 149 [4/20] (3.68ns)   --->   "%urem_ln33 = urem i17 %zext_ln10, i17 %sub_ln34" [dfg_199.c:33]   --->   Operation 149 'urem' 'urem_ln33' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.07>
ST_18 : Operation 150 [1/1] (0.00ns)   --->   "%p_21_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_21"   --->   Operation 150 'read' 'p_21_read' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 151 [1/1] (0.00ns)   --->   "%p_19_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_19"   --->   Operation 151 'read' 'p_19_read' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 152 [1/1] (0.00ns)   --->   "%empty = trunc i32 %p_19_read"   --->   Operation 152 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 153 [52/68] (5.07ns)   --->   "%sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25" [dfg_199.c:23]   --->   Operation 153 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 154 [6/22] (5.07ns)   --->   "%sdiv_ln27 = sdiv i64 %sext_ln26, i64 %add_ln28" [dfg_199.c:27]   --->   Operation 154 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 155 [1/1] (0.99ns)   --->   "%and_ln31 = and i32 %v_15, i32 %p_read" [dfg_199.c:31]   --->   Operation 155 'and' 'and_ln31' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 156 [1/1] (0.99ns)   --->   "%and_ln32 = and i8 %empty, i8 %p_21_read" [dfg_199.c:32]   --->   Operation 156 'and' 'and_ln32' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 157 [3/20] (3.68ns)   --->   "%urem_ln33 = urem i17 %zext_ln10, i17 %sub_ln34" [dfg_199.c:33]   --->   Operation 157 'urem' 'urem_ln33' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.91>
ST_19 : Operation 158 [51/68] (5.07ns)   --->   "%sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25" [dfg_199.c:23]   --->   Operation 158 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 159 [5/22] (5.07ns)   --->   "%sdiv_ln27 = sdiv i64 %sext_ln26, i64 %add_ln28" [dfg_199.c:27]   --->   Operation 159 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i8 %and_ln32" [dfg_199.c:31]   --->   Operation 160 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 161 [2/2] (6.91ns)   --->   "%mul_ln31 = mul i32 %zext_ln31, i32 %and_ln31" [dfg_199.c:31]   --->   Operation 161 'mul' 'mul_ln31' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 162 [2/20] (3.68ns)   --->   "%urem_ln33 = urem i17 %zext_ln10, i17 %sub_ln34" [dfg_199.c:33]   --->   Operation 162 'urem' 'urem_ln33' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.91>
ST_20 : Operation 163 [50/68] (5.07ns)   --->   "%sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25" [dfg_199.c:23]   --->   Operation 163 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 164 [4/22] (5.07ns)   --->   "%sdiv_ln27 = sdiv i64 %sext_ln26, i64 %add_ln28" [dfg_199.c:27]   --->   Operation 164 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 165 [1/2] (6.91ns)   --->   "%mul_ln31 = mul i32 %zext_ln31, i32 %and_ln31" [dfg_199.c:31]   --->   Operation 165 'mul' 'mul_ln31' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 166 [1/20] (3.68ns)   --->   "%urem_ln33 = urem i17 %zext_ln10, i17 %sub_ln34" [dfg_199.c:33]   --->   Operation 166 'urem' 'urem_ln33' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.24>
ST_21 : Operation 167 [49/68] (5.07ns)   --->   "%sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25" [dfg_199.c:23]   --->   Operation 167 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 168 [3/22] (5.07ns)   --->   "%sdiv_ln27 = sdiv i64 %sext_ln26, i64 %add_ln28" [dfg_199.c:27]   --->   Operation 168 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 169 [1/1] (2.10ns)   --->   "%add_ln34 = add i17 %urem_ln33, i17 402" [dfg_199.c:34]   --->   Operation 169 'add' 'add_ln34' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i17 %add_ln34" [dfg_199.c:32]   --->   Operation 170 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 171 [36/36] (4.13ns)   --->   "%urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32" [dfg_199.c:32]   --->   Operation 171 'urem' 'urem_ln32' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.07>
ST_22 : Operation 172 [48/68] (5.07ns)   --->   "%sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25" [dfg_199.c:23]   --->   Operation 172 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 173 [2/22] (5.07ns)   --->   "%sdiv_ln27 = sdiv i64 %sext_ln26, i64 %add_ln28" [dfg_199.c:27]   --->   Operation 173 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 174 [35/36] (4.13ns)   --->   "%urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32" [dfg_199.c:32]   --->   Operation 174 'urem' 'urem_ln32' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.22>
ST_23 : Operation 175 [47/68] (5.07ns)   --->   "%sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25" [dfg_199.c:23]   --->   Operation 175 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 176 [1/22] (5.07ns)   --->   "%sdiv_ln27 = sdiv i64 %sext_ln26, i64 %add_ln28" [dfg_199.c:27]   --->   Operation 176 'sdiv' 'sdiv_ln27' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 177 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i16 %sdiv_ln27" [dfg_199.c:29]   --->   Operation 177 'trunc' 'trunc_ln29' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 178 [34/36] (4.13ns)   --->   "%urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32" [dfg_199.c:32]   --->   Operation 178 'urem' 'urem_ln32' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 179 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln30_1 = mul i16 %trunc_ln29, i16 %trunc_ln2" [dfg_199.c:30]   --->   Operation 179 'mul' 'mul_ln30_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 23> <Delay = 5.07>
ST_24 : Operation 180 [46/68] (5.07ns)   --->   "%sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25" [dfg_199.c:23]   --->   Operation 180 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 181 [33/36] (4.13ns)   --->   "%urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32" [dfg_199.c:32]   --->   Operation 181 'urem' 'urem_ln32' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 182 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln30_1 = mul i16 %trunc_ln29, i16 %trunc_ln2" [dfg_199.c:30]   --->   Operation 182 'mul' 'mul_ln30_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 25 <SV = 24> <Delay = 5.07>
ST_25 : Operation 183 [45/68] (5.07ns)   --->   "%sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25" [dfg_199.c:23]   --->   Operation 183 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 184 [32/36] (4.13ns)   --->   "%urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32" [dfg_199.c:32]   --->   Operation 184 'urem' 'urem_ln32' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 185 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln30_1 = mul i16 %trunc_ln29, i16 %trunc_ln2" [dfg_199.c:30]   --->   Operation 185 'mul' 'mul_ln30_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 26 <SV = 25> <Delay = 5.07>
ST_26 : Operation 186 [44/68] (5.07ns)   --->   "%sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25" [dfg_199.c:23]   --->   Operation 186 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 187 [31/36] (4.13ns)   --->   "%urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32" [dfg_199.c:32]   --->   Operation 187 'urem' 'urem_ln32' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 188 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln30_1 = mul i16 %trunc_ln29, i16 %trunc_ln2" [dfg_199.c:30]   --->   Operation 188 'mul' 'mul_ln30_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 26> <Delay = 5.07>
ST_27 : Operation 189 [43/68] (5.07ns)   --->   "%sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25" [dfg_199.c:23]   --->   Operation 189 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 190 [30/36] (4.13ns)   --->   "%urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32" [dfg_199.c:32]   --->   Operation 190 'urem' 'urem_ln32' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.07>
ST_28 : Operation 191 [42/68] (5.07ns)   --->   "%sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25" [dfg_199.c:23]   --->   Operation 191 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 192 [29/36] (4.13ns)   --->   "%urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32" [dfg_199.c:32]   --->   Operation 192 'urem' 'urem_ln32' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.07>
ST_29 : Operation 193 [41/68] (5.07ns)   --->   "%sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25" [dfg_199.c:23]   --->   Operation 193 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 194 [28/36] (4.13ns)   --->   "%urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32" [dfg_199.c:32]   --->   Operation 194 'urem' 'urem_ln32' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.07>
ST_30 : Operation 195 [40/68] (5.07ns)   --->   "%sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25" [dfg_199.c:23]   --->   Operation 195 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 196 [27/36] (4.13ns)   --->   "%urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32" [dfg_199.c:32]   --->   Operation 196 'urem' 'urem_ln32' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.07>
ST_31 : Operation 197 [39/68] (5.07ns)   --->   "%sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25" [dfg_199.c:23]   --->   Operation 197 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 198 [26/36] (4.13ns)   --->   "%urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32" [dfg_199.c:32]   --->   Operation 198 'urem' 'urem_ln32' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.07>
ST_32 : Operation 199 [38/68] (5.07ns)   --->   "%sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25" [dfg_199.c:23]   --->   Operation 199 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 200 [25/36] (4.13ns)   --->   "%urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32" [dfg_199.c:32]   --->   Operation 200 'urem' 'urem_ln32' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.07>
ST_33 : Operation 201 [37/68] (5.07ns)   --->   "%sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25" [dfg_199.c:23]   --->   Operation 201 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 202 [24/36] (4.13ns)   --->   "%urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32" [dfg_199.c:32]   --->   Operation 202 'urem' 'urem_ln32' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.07>
ST_34 : Operation 203 [36/68] (5.07ns)   --->   "%sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25" [dfg_199.c:23]   --->   Operation 203 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 204 [23/36] (4.13ns)   --->   "%urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32" [dfg_199.c:32]   --->   Operation 204 'urem' 'urem_ln32' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.68>
ST_35 : Operation 205 [35/68] (5.07ns)   --->   "%sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25" [dfg_199.c:23]   --->   Operation 205 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 206 [22/36] (4.13ns)   --->   "%urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32" [dfg_199.c:32]   --->   Operation 206 'urem' 'urem_ln32' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 207 [1/1] (2.55ns)   --->   "%add_ln35 = add i32 %p_read, i32 522" [dfg_199.c:35]   --->   Operation 207 'add' 'add_ln35' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 208 [36/36] (4.13ns)   --->   "%udiv_ln35 = udiv i32 4294967295, i32 %add_ln35" [dfg_199.c:35]   --->   Operation 208 'udiv' 'udiv_ln35' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.07>
ST_36 : Operation 209 [34/68] (5.07ns)   --->   "%sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25" [dfg_199.c:23]   --->   Operation 209 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 210 [21/36] (4.13ns)   --->   "%urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32" [dfg_199.c:32]   --->   Operation 210 'urem' 'urem_ln32' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 211 [35/36] (4.13ns)   --->   "%udiv_ln35 = udiv i32 4294967295, i32 %add_ln35" [dfg_199.c:35]   --->   Operation 211 'udiv' 'udiv_ln35' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.07>
ST_37 : Operation 212 [33/68] (5.07ns)   --->   "%sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25" [dfg_199.c:23]   --->   Operation 212 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 213 [20/36] (4.13ns)   --->   "%urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32" [dfg_199.c:32]   --->   Operation 213 'urem' 'urem_ln32' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 214 [34/36] (4.13ns)   --->   "%udiv_ln35 = udiv i32 4294967295, i32 %add_ln35" [dfg_199.c:35]   --->   Operation 214 'udiv' 'udiv_ln35' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.07>
ST_38 : Operation 215 [32/68] (5.07ns)   --->   "%sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25" [dfg_199.c:23]   --->   Operation 215 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 216 [19/36] (4.13ns)   --->   "%urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32" [dfg_199.c:32]   --->   Operation 216 'urem' 'urem_ln32' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 217 [33/36] (4.13ns)   --->   "%udiv_ln35 = udiv i32 4294967295, i32 %add_ln35" [dfg_199.c:35]   --->   Operation 217 'udiv' 'udiv_ln35' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.07>
ST_39 : Operation 218 [31/68] (5.07ns)   --->   "%sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25" [dfg_199.c:23]   --->   Operation 218 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 219 [18/36] (4.13ns)   --->   "%urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32" [dfg_199.c:32]   --->   Operation 219 'urem' 'urem_ln32' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 220 [32/36] (4.13ns)   --->   "%udiv_ln35 = udiv i32 4294967295, i32 %add_ln35" [dfg_199.c:35]   --->   Operation 220 'udiv' 'udiv_ln35' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.07>
ST_40 : Operation 221 [30/68] (5.07ns)   --->   "%sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25" [dfg_199.c:23]   --->   Operation 221 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 222 [17/36] (4.13ns)   --->   "%urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32" [dfg_199.c:32]   --->   Operation 222 'urem' 'urem_ln32' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 223 [31/36] (4.13ns)   --->   "%udiv_ln35 = udiv i32 4294967295, i32 %add_ln35" [dfg_199.c:35]   --->   Operation 223 'udiv' 'udiv_ln35' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.07>
ST_41 : Operation 224 [29/68] (5.07ns)   --->   "%sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25" [dfg_199.c:23]   --->   Operation 224 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 225 [16/36] (4.13ns)   --->   "%urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32" [dfg_199.c:32]   --->   Operation 225 'urem' 'urem_ln32' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 226 [30/36] (4.13ns)   --->   "%udiv_ln35 = udiv i32 4294967295, i32 %add_ln35" [dfg_199.c:35]   --->   Operation 226 'udiv' 'udiv_ln35' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.07>
ST_42 : Operation 227 [28/68] (5.07ns)   --->   "%sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25" [dfg_199.c:23]   --->   Operation 227 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 228 [15/36] (4.13ns)   --->   "%urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32" [dfg_199.c:32]   --->   Operation 228 'urem' 'urem_ln32' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 229 [29/36] (4.13ns)   --->   "%udiv_ln35 = udiv i32 4294967295, i32 %add_ln35" [dfg_199.c:35]   --->   Operation 229 'udiv' 'udiv_ln35' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.07>
ST_43 : Operation 230 [27/68] (5.07ns)   --->   "%sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25" [dfg_199.c:23]   --->   Operation 230 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 231 [14/36] (4.13ns)   --->   "%urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32" [dfg_199.c:32]   --->   Operation 231 'urem' 'urem_ln32' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 232 [28/36] (4.13ns)   --->   "%udiv_ln35 = udiv i32 4294967295, i32 %add_ln35" [dfg_199.c:35]   --->   Operation 232 'udiv' 'udiv_ln35' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.07>
ST_44 : Operation 233 [26/68] (5.07ns)   --->   "%sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25" [dfg_199.c:23]   --->   Operation 233 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 234 [13/36] (4.13ns)   --->   "%urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32" [dfg_199.c:32]   --->   Operation 234 'urem' 'urem_ln32' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 235 [27/36] (4.13ns)   --->   "%udiv_ln35 = udiv i32 4294967295, i32 %add_ln35" [dfg_199.c:35]   --->   Operation 235 'udiv' 'udiv_ln35' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.07>
ST_45 : Operation 236 [25/68] (5.07ns)   --->   "%sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25" [dfg_199.c:23]   --->   Operation 236 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 237 [12/36] (4.13ns)   --->   "%urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32" [dfg_199.c:32]   --->   Operation 237 'urem' 'urem_ln32' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 238 [26/36] (4.13ns)   --->   "%udiv_ln35 = udiv i32 4294967295, i32 %add_ln35" [dfg_199.c:35]   --->   Operation 238 'udiv' 'udiv_ln35' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.07>
ST_46 : Operation 239 [24/68] (5.07ns)   --->   "%sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25" [dfg_199.c:23]   --->   Operation 239 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 240 [11/36] (4.13ns)   --->   "%urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32" [dfg_199.c:32]   --->   Operation 240 'urem' 'urem_ln32' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 241 [25/36] (4.13ns)   --->   "%udiv_ln35 = udiv i32 4294967295, i32 %add_ln35" [dfg_199.c:35]   --->   Operation 241 'udiv' 'udiv_ln35' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 5.07>
ST_47 : Operation 242 [23/68] (5.07ns)   --->   "%sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25" [dfg_199.c:23]   --->   Operation 242 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 243 [10/36] (4.13ns)   --->   "%urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32" [dfg_199.c:32]   --->   Operation 243 'urem' 'urem_ln32' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 244 [24/36] (4.13ns)   --->   "%udiv_ln35 = udiv i32 4294967295, i32 %add_ln35" [dfg_199.c:35]   --->   Operation 244 'udiv' 'udiv_ln35' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.07>
ST_48 : Operation 245 [22/68] (5.07ns)   --->   "%sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25" [dfg_199.c:23]   --->   Operation 245 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 246 [9/36] (4.13ns)   --->   "%urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32" [dfg_199.c:32]   --->   Operation 246 'urem' 'urem_ln32' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 247 [23/36] (4.13ns)   --->   "%udiv_ln35 = udiv i32 4294967295, i32 %add_ln35" [dfg_199.c:35]   --->   Operation 247 'udiv' 'udiv_ln35' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 5.07>
ST_49 : Operation 248 [21/68] (5.07ns)   --->   "%sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25" [dfg_199.c:23]   --->   Operation 248 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 249 [8/36] (4.13ns)   --->   "%urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32" [dfg_199.c:32]   --->   Operation 249 'urem' 'urem_ln32' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 250 [22/36] (4.13ns)   --->   "%udiv_ln35 = udiv i32 4294967295, i32 %add_ln35" [dfg_199.c:35]   --->   Operation 250 'udiv' 'udiv_ln35' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.07>
ST_50 : Operation 251 [20/68] (5.07ns)   --->   "%sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25" [dfg_199.c:23]   --->   Operation 251 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 252 [7/36] (4.13ns)   --->   "%urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32" [dfg_199.c:32]   --->   Operation 252 'urem' 'urem_ln32' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 253 [21/36] (4.13ns)   --->   "%udiv_ln35 = udiv i32 4294967295, i32 %add_ln35" [dfg_199.c:35]   --->   Operation 253 'udiv' 'udiv_ln35' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 5.07>
ST_51 : Operation 254 [19/68] (5.07ns)   --->   "%sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25" [dfg_199.c:23]   --->   Operation 254 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 255 [6/36] (4.13ns)   --->   "%urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32" [dfg_199.c:32]   --->   Operation 255 'urem' 'urem_ln32' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 256 [20/36] (4.13ns)   --->   "%udiv_ln35 = udiv i32 4294967295, i32 %add_ln35" [dfg_199.c:35]   --->   Operation 256 'udiv' 'udiv_ln35' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.07>
ST_52 : Operation 257 [18/68] (5.07ns)   --->   "%sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25" [dfg_199.c:23]   --->   Operation 257 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 258 [5/36] (4.13ns)   --->   "%urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32" [dfg_199.c:32]   --->   Operation 258 'urem' 'urem_ln32' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 259 [19/36] (4.13ns)   --->   "%udiv_ln35 = udiv i32 4294967295, i32 %add_ln35" [dfg_199.c:35]   --->   Operation 259 'udiv' 'udiv_ln35' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 5.07>
ST_53 : Operation 260 [17/68] (5.07ns)   --->   "%sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25" [dfg_199.c:23]   --->   Operation 260 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 261 [4/36] (4.13ns)   --->   "%urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32" [dfg_199.c:32]   --->   Operation 261 'urem' 'urem_ln32' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 262 [18/36] (4.13ns)   --->   "%udiv_ln35 = udiv i32 4294967295, i32 %add_ln35" [dfg_199.c:35]   --->   Operation 262 'udiv' 'udiv_ln35' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.07>
ST_54 : Operation 263 [16/68] (5.07ns)   --->   "%sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25" [dfg_199.c:23]   --->   Operation 263 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 264 [3/36] (4.13ns)   --->   "%urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32" [dfg_199.c:32]   --->   Operation 264 'urem' 'urem_ln32' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 265 [17/36] (4.13ns)   --->   "%udiv_ln35 = udiv i32 4294967295, i32 %add_ln35" [dfg_199.c:35]   --->   Operation 265 'udiv' 'udiv_ln35' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.07>
ST_55 : Operation 266 [15/68] (5.07ns)   --->   "%sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25" [dfg_199.c:23]   --->   Operation 266 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 267 [2/36] (4.13ns)   --->   "%urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32" [dfg_199.c:32]   --->   Operation 267 'urem' 'urem_ln32' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 268 [16/36] (4.13ns)   --->   "%udiv_ln35 = udiv i32 4294967295, i32 %add_ln35" [dfg_199.c:35]   --->   Operation 268 'udiv' 'udiv_ln35' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 6.28>
ST_56 : Operation 269 [14/68] (5.07ns)   --->   "%sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25" [dfg_199.c:23]   --->   Operation 269 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 270 [1/36] (4.13ns)   --->   "%urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32" [dfg_199.c:32]   --->   Operation 270 'urem' 'urem_ln32' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 271 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i16 %urem_ln32" [dfg_199.c:30]   --->   Operation 271 'trunc' 'trunc_ln30' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 272 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln30_2 = mul i16 %trunc_ln30, i16 %mul_ln30" [dfg_199.c:30]   --->   Operation 272 'mul' 'mul_ln30_2' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 273 [15/36] (4.13ns)   --->   "%udiv_ln35 = udiv i32 4294967295, i32 %add_ln35" [dfg_199.c:35]   --->   Operation 273 'udiv' 'udiv_ln35' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 5.07>
ST_57 : Operation 274 [13/68] (5.07ns)   --->   "%sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25" [dfg_199.c:23]   --->   Operation 274 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 275 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln30_2 = mul i16 %trunc_ln30, i16 %mul_ln30" [dfg_199.c:30]   --->   Operation 275 'mul' 'mul_ln30_2' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 276 [14/36] (4.13ns)   --->   "%udiv_ln35 = udiv i32 4294967295, i32 %add_ln35" [dfg_199.c:35]   --->   Operation 276 'udiv' 'udiv_ln35' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 5.07>
ST_58 : Operation 277 [12/68] (5.07ns)   --->   "%sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25" [dfg_199.c:23]   --->   Operation 277 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 278 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln30_2 = mul i16 %trunc_ln30, i16 %mul_ln30" [dfg_199.c:30]   --->   Operation 278 'mul' 'mul_ln30_2' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 279 [13/36] (4.13ns)   --->   "%udiv_ln35 = udiv i32 4294967295, i32 %add_ln35" [dfg_199.c:35]   --->   Operation 279 'udiv' 'udiv_ln35' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 5.07>
ST_59 : Operation 280 [11/68] (5.07ns)   --->   "%sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25" [dfg_199.c:23]   --->   Operation 280 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 281 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln30_2 = mul i16 %trunc_ln30, i16 %mul_ln30" [dfg_199.c:30]   --->   Operation 281 'mul' 'mul_ln30_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 282 [4/4] (2.15ns) (root node of the DSP)   --->   "%v_6_1 = mul i16 %mul_ln30_2, i16 %mul_ln30_1" [dfg_199.c:26]   --->   Operation 282 'mul' 'v_6_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 283 [12/36] (4.13ns)   --->   "%udiv_ln35 = udiv i32 4294967295, i32 %add_ln35" [dfg_199.c:35]   --->   Operation 283 'udiv' 'udiv_ln35' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 5.07>
ST_60 : Operation 284 [10/68] (5.07ns)   --->   "%sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25" [dfg_199.c:23]   --->   Operation 284 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 285 [3/4] (2.15ns) (root node of the DSP)   --->   "%v_6_1 = mul i16 %mul_ln30_2, i16 %mul_ln30_1" [dfg_199.c:26]   --->   Operation 285 'mul' 'v_6_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 286 [11/36] (4.13ns)   --->   "%udiv_ln35 = udiv i32 4294967295, i32 %add_ln35" [dfg_199.c:35]   --->   Operation 286 'udiv' 'udiv_ln35' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 5.07>
ST_61 : Operation 287 [9/68] (5.07ns)   --->   "%sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25" [dfg_199.c:23]   --->   Operation 287 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 288 [2/4] (2.15ns) (root node of the DSP)   --->   "%v_6_1 = mul i16 %mul_ln30_2, i16 %mul_ln30_1" [dfg_199.c:26]   --->   Operation 288 'mul' 'v_6_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 289 [10/36] (4.13ns)   --->   "%udiv_ln35 = udiv i32 4294967295, i32 %add_ln35" [dfg_199.c:35]   --->   Operation 289 'udiv' 'udiv_ln35' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 5.07>
ST_62 : Operation 290 [8/68] (5.07ns)   --->   "%sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25" [dfg_199.c:23]   --->   Operation 290 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 291 [1/4] (0.00ns) (root node of the DSP)   --->   "%v_6_1 = mul i16 %mul_ln30_2, i16 %mul_ln30_1" [dfg_199.c:26]   --->   Operation 291 'mul' 'v_6_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 292 [9/36] (4.13ns)   --->   "%udiv_ln35 = udiv i32 4294967295, i32 %add_ln35" [dfg_199.c:35]   --->   Operation 292 'udiv' 'udiv_ln35' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 5.07>
ST_63 : Operation 293 [7/68] (5.07ns)   --->   "%sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25" [dfg_199.c:23]   --->   Operation 293 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 294 [8/36] (4.13ns)   --->   "%udiv_ln35 = udiv i32 4294967295, i32 %add_ln35" [dfg_199.c:35]   --->   Operation 294 'udiv' 'udiv_ln35' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 5.07>
ST_64 : Operation 295 [6/68] (5.07ns)   --->   "%sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25" [dfg_199.c:23]   --->   Operation 295 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 296 [7/36] (4.13ns)   --->   "%udiv_ln35 = udiv i32 4294967295, i32 %add_ln35" [dfg_199.c:35]   --->   Operation 296 'udiv' 'udiv_ln35' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 5.07>
ST_65 : Operation 297 [5/68] (5.07ns)   --->   "%sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25" [dfg_199.c:23]   --->   Operation 297 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 298 [6/36] (4.13ns)   --->   "%udiv_ln35 = udiv i32 4294967295, i32 %add_ln35" [dfg_199.c:35]   --->   Operation 298 'udiv' 'udiv_ln35' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 5.07>
ST_66 : Operation 299 [4/68] (5.07ns)   --->   "%sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25" [dfg_199.c:23]   --->   Operation 299 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 300 [5/36] (4.13ns)   --->   "%udiv_ln35 = udiv i32 4294967295, i32 %add_ln35" [dfg_199.c:35]   --->   Operation 300 'udiv' 'udiv_ln35' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 5.07>
ST_67 : Operation 301 [3/68] (5.07ns)   --->   "%sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25" [dfg_199.c:23]   --->   Operation 301 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 302 [4/36] (4.13ns)   --->   "%udiv_ln35 = udiv i32 4294967295, i32 %add_ln35" [dfg_199.c:35]   --->   Operation 302 'udiv' 'udiv_ln35' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 5.07>
ST_68 : Operation 303 [2/68] (5.07ns)   --->   "%sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25" [dfg_199.c:23]   --->   Operation 303 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 304 [3/36] (4.13ns)   --->   "%udiv_ln35 = udiv i32 4294967295, i32 %add_ln35" [dfg_199.c:35]   --->   Operation 304 'udiv' 'udiv_ln35' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 5.07>
ST_69 : Operation 305 [1/68] (5.07ns)   --->   "%sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25" [dfg_199.c:23]   --->   Operation 305 'sdiv' 'sdiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 306 [2/36] (4.13ns)   --->   "%udiv_ln35 = udiv i32 4294967295, i32 %add_ln35" [dfg_199.c:35]   --->   Operation 306 'udiv' 'udiv_ln35' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 6.89>
ST_70 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i8 %p_21_read" [dfg_199.c:23]   --->   Operation 307 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 308 [1/1] (0.00ns)   --->   "%trunc_ln16 = trunc i2 %sdiv_ln23" [dfg_199.c:16]   --->   Operation 308 'trunc' 'trunc_ln16' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 309 [1/1] (0.00ns)   --->   "%sext_ln16 = sext i2 %trunc_ln16" [dfg_199.c:16]   --->   Operation 309 'sext' 'sext_ln16' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 310 [1/36] (4.13ns)   --->   "%udiv_ln35 = udiv i32 4294967295, i32 %add_ln35" [dfg_199.c:35]   --->   Operation 310 'udiv' 'udiv_ln35' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i32 %udiv_ln35" [dfg_199.c:23]   --->   Operation 311 'zext' 'zext_ln23_1' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 312 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln23 = add i31 %zext_ln23, i31 1138252539" [dfg_199.c:23]   --->   Operation 312 'add' 'add_ln23' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.20> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_70 : Operation 313 [1/1] (4.34ns) (root node of TernaryAdder)   --->   "%v = sub i31 %add_ln23, i31 %sext_ln16" [dfg_199.c:23]   --->   Operation 313 'sub' 'v' <Predicate = true> <Delay = 4.34> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.20> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_70 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i31 %v" [dfg_199.c:36]   --->   Operation 314 'sext' 'sext_ln36' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 315 [1/1] (2.55ns)   --->   "%add_ln36 = add i33 %zext_ln23_1, i33 %sext_ln36" [dfg_199.c:36]   --->   Operation 315 'add' 'add_ln36' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 6.47>
ST_71 : Operation 316 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 0"   --->   Operation 316 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 317 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 317 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 318 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %p"   --->   Operation 318 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 319 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 319 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 320 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %p_11"   --->   Operation 320 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 321 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %p_11, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 321 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 322 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_17"   --->   Operation 322 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 323 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_17, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 323 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 324 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %p_19"   --->   Operation 324 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 325 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_19, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 325 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 326 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %p_21"   --->   Operation 326 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 327 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_21, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 327 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i16 %v_6_1" [dfg_199.c:36]   --->   Operation 328 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 329 [1/1] (2.07ns)   --->   "%add_ln36_2 = add i17 %zext_ln36, i17 101" [dfg_199.c:36]   --->   Operation 329 'add' 'add_ln36_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i17 %add_ln36_2" [dfg_199.c:36]   --->   Operation 330 'zext' 'zext_ln36_1' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 331 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_1 = add i33 %zext_ln36_1, i33 %add_ln36" [dfg_199.c:36]   --->   Operation 331 'add' 'add_ln36_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.20> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_71 : Operation 332 [1/1] (4.40ns) (root node of TernaryAdder)   --->   "%result = sub i33 0, i33 %add_ln36_1" [dfg_199.c:36]   --->   Operation 332 'sub' 'result' <Predicate = true> <Delay = 4.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.20> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_71 : Operation 333 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i33 %result" [dfg_199.c:17]   --->   Operation 333 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 334 [1/1] (0.00ns)   --->   "%ret_ln37 = ret i64 %sext_ln17" [dfg_199.c:37]   --->   Operation 334 'ret' 'ret_ln37' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_19]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_21]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_17_read         (read         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
p_11_read         (read         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
p_read            (read         ) [ 001111111111111111111111111111111111000000000000000000000000000000000000]
zext_ln10         (zext         ) [ 001111111111111111111000000000000000000000000000000000000000000000000000]
v_15              (trunc        ) [ 001111111111111111100000000000000000000000000000000000000000000000000000]
v_9               (trunc        ) [ 001110000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln23         (icmp         ) [ 001000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln25         (zext         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln25          (add          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln25_1       (zext         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln25          (sub          ) [ 001111111111111111111111111111111111111111111111111111111111111111111100]
sext_ln27         (sext         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln27          (xor          ) [ 001000000000000000000000000000000000000000000000000000000000000000000000]
add_ln28          (add          ) [ 001111111111111111111111000000000000000000000000000000000000000000000000]
trunc_ln29_1      (trunc        ) [ 001110000000000000000000000000000000000000000000000000000000000000000000]
zext_ln30         (zext         ) [ 001111000000000000000000000000000000000000000000000000000000000000000000]
sub_ln34          (sub          ) [ 001111111111111111111000000000000000000000000000000000000000000000000000]
select_ln23       (select       ) [ 000111111111111111111111111111111111111111111111111111111111111111111100]
sext_ln26         (sext         ) [ 000111111111111111111111000000000000000000000000000000000000000000000000]
mul_ln30          (mul          ) [ 000001111111111111111111111111111111111111111111111111111111000000000000]
mul_ln30_3        (mul          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln2         (partselect   ) [ 000000111111111111111111111000000000000000000000000000000000000000000000]
p_21_read         (read         ) [ 000000000000000000011111111111111111111111111111111111111111111111111110]
p_19_read         (read         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
empty             (trunc        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln31          (and          ) [ 000000000000000000011000000000000000000000000000000000000000000000000000]
and_ln32          (and          ) [ 000000000000000000010000000000000000000000000000000000000000000000000000]
zext_ln31         (zext         ) [ 000000000000000000001000000000000000000000000000000000000000000000000000]
mul_ln31          (mul          ) [ 000000000000000000000111111111111111111111111111111111111000000000000000]
urem_ln33         (urem         ) [ 000000000000000000000100000000000000000000000000000000000000000000000000]
add_ln34          (add          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln32         (zext         ) [ 000000000000000000000011111111111111111111111111111111111000000000000000]
sdiv_ln27         (sdiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln29        (trunc        ) [ 000000000000000000000000111000000000000000000000000000000000000000000000]
mul_ln30_1        (mul          ) [ 000000000000000000000000000111111111111111111111111111111111111000000000]
add_ln35          (add          ) [ 000000000000000000000000000000000000111111111111111111111111111111111110]
urem_ln32         (urem         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln30        (trunc        ) [ 000000000000000000000000000000000000000000000000000000000111000000000000]
mul_ln30_2        (mul          ) [ 000000000000000000000000000000000000000000000000000000000000111000000000]
v_6_1             (mul          ) [ 000000000000000000000000000000000000000000000000000000000000000111111111]
sdiv_ln23         (sdiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000010]
zext_ln23         (zext         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln16        (trunc        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln16         (sext         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
udiv_ln35         (udiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln23_1       (zext         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln23          (add          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
v                 (sub          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln36         (sext         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln36          (add          ) [ 000000000000000000000000000000000000000000000000000000000000000000000001]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln0 (spectopmodule) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln36         (zext         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln36_2        (add          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln36_1       (zext         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln36_1        (add          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
result            (sub          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln17         (sext         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln37          (ret          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_11">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_11"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_17">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_17"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_19">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_19"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_21">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_21"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i88.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="p_17_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="64" slack="0"/>
<pin id="66" dir="0" index="1" bw="64" slack="0"/>
<pin id="67" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_17_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="p_11_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="0" index="1" bw="16" slack="0"/>
<pin id="73" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_11_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="p_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="p_21_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="8" slack="0"/>
<pin id="85" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_21_read/18 "/>
</bind>
</comp>

<comp id="88" class="1004" name="p_19_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_19_read/18 "/>
</bind>
</comp>

<comp id="94" class="1004" name="zext_ln10_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="0"/>
<pin id="96" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="v_15_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="17"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="v_15/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="v_9_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="v_9/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="icmp_ln23_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="16" slack="0"/>
<pin id="108" dir="0" index="1" bw="16" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="zext_ln25_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="0"/>
<pin id="114" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="add_ln25_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="0"/>
<pin id="118" dir="0" index="1" bw="11" slack="0"/>
<pin id="119" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="zext_ln25_1_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="17" slack="0"/>
<pin id="124" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_1/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="sub_ln25_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="17" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="0"/>
<pin id="129" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln25/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="sext_ln27_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="xor_ln27_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="17" slack="0"/>
<pin id="138" dir="0" index="1" bw="17" slack="0"/>
<pin id="139" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="add_ln28_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="64" slack="0"/>
<pin id="144" dir="0" index="1" bw="10" slack="0"/>
<pin id="145" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="trunc_ln29_1_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="0"/>
<pin id="150" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29_1/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="zext_ln30_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="1" index="1" bw="88" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="64" slack="0"/>
<pin id="158" dir="0" index="1" bw="66" slack="0"/>
<pin id="159" dir="1" index="2" bw="88" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln30_3/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="sub_ln34_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="10" slack="0"/>
<pin id="164" dir="0" index="1" bw="16" slack="0"/>
<pin id="165" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln34/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="16" slack="0"/>
<pin id="170" dir="0" index="1" bw="17" slack="0"/>
<pin id="171" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln33/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="select_ln23_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="1"/>
<pin id="176" dir="0" index="1" bw="64" slack="0"/>
<pin id="177" dir="0" index="2" bw="64" slack="0"/>
<pin id="178" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln23/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="64" slack="0"/>
<pin id="183" dir="0" index="1" bw="64" slack="1"/>
<pin id="184" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="sdiv_ln23/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="sext_ln26_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="17" slack="1"/>
<pin id="188" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="18" slack="0"/>
<pin id="191" dir="0" index="1" bw="64" slack="1"/>
<pin id="192" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="sdiv_ln27/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="trunc_ln2_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="16" slack="0"/>
<pin id="196" dir="0" index="1" bw="88" slack="0"/>
<pin id="197" dir="0" index="2" bw="8" slack="0"/>
<pin id="198" dir="0" index="3" bw="8" slack="0"/>
<pin id="199" dir="1" index="4" bw="16" slack="18"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/5 "/>
</bind>
</comp>

<comp id="204" class="1004" name="empty_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/18 "/>
</bind>
</comp>

<comp id="208" class="1004" name="and_ln31_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="17"/>
<pin id="210" dir="0" index="1" bw="32" slack="17"/>
<pin id="211" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln31/18 "/>
</bind>
</comp>

<comp id="212" class="1004" name="and_ln32_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="0" index="1" bw="8" slack="0"/>
<pin id="215" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln32/18 "/>
</bind>
</comp>

<comp id="218" class="1004" name="zext_ln31_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="1"/>
<pin id="220" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/19 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="1"/>
<pin id="224" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln31/19 "/>
</bind>
</comp>

<comp id="226" class="1004" name="add_ln34_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="17" slack="1"/>
<pin id="228" dir="0" index="1" bw="10" slack="0"/>
<pin id="229" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/21 "/>
</bind>
</comp>

<comp id="231" class="1004" name="zext_ln32_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="17" slack="0"/>
<pin id="233" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/21 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="1"/>
<pin id="237" dir="0" index="1" bw="17" slack="0"/>
<pin id="238" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln32/21 "/>
</bind>
</comp>

<comp id="240" class="1004" name="trunc_ln29_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="16" slack="0"/>
<pin id="242" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/23 "/>
</bind>
</comp>

<comp id="244" class="1004" name="add_ln35_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="34"/>
<pin id="246" dir="0" index="1" bw="11" slack="0"/>
<pin id="247" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/35 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="0" index="1" bw="32" slack="0"/>
<pin id="252" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="udiv(14) " fcode="udiv"/>
<opset="udiv_ln35/35 "/>
</bind>
</comp>

<comp id="255" class="1004" name="trunc_ln30_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="16" slack="0"/>
<pin id="257" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln30/56 "/>
</bind>
</comp>

<comp id="259" class="1004" name="zext_ln23_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="52"/>
<pin id="261" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/70 "/>
</bind>
</comp>

<comp id="262" class="1004" name="trunc_ln16_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="2" slack="1"/>
<pin id="264" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln16/70 "/>
</bind>
</comp>

<comp id="265" class="1004" name="sext_ln16_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="2" slack="0"/>
<pin id="267" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16/70 "/>
</bind>
</comp>

<comp id="269" class="1004" name="zext_ln23_1_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_1/70 "/>
</bind>
</comp>

<comp id="273" class="1004" name="add_ln23_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="0"/>
<pin id="275" dir="0" index="1" bw="31" slack="0"/>
<pin id="276" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/70 "/>
</bind>
</comp>

<comp id="279" class="1004" name="v_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="31" slack="0"/>
<pin id="281" dir="0" index="1" bw="2" slack="0"/>
<pin id="282" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="v/70 "/>
</bind>
</comp>

<comp id="285" class="1004" name="sext_ln36_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="31" slack="0"/>
<pin id="287" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36/70 "/>
</bind>
</comp>

<comp id="289" class="1004" name="add_ln36_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="0" index="1" bw="31" slack="0"/>
<pin id="292" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/70 "/>
</bind>
</comp>

<comp id="295" class="1004" name="zext_ln36_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="16" slack="9"/>
<pin id="297" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/71 "/>
</bind>
</comp>

<comp id="298" class="1004" name="add_ln36_2_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="16" slack="0"/>
<pin id="300" dir="0" index="1" bw="8" slack="0"/>
<pin id="301" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_2/71 "/>
</bind>
</comp>

<comp id="304" class="1004" name="zext_ln36_1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="17" slack="0"/>
<pin id="306" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_1/71 "/>
</bind>
</comp>

<comp id="308" class="1004" name="add_ln36_1_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="17" slack="0"/>
<pin id="310" dir="0" index="1" bw="33" slack="1"/>
<pin id="311" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_1/71 "/>
</bind>
</comp>

<comp id="313" class="1004" name="result_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="33" slack="0"/>
<pin id="316" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result/71 "/>
</bind>
</comp>

<comp id="319" class="1004" name="sext_ln17_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="33" slack="0"/>
<pin id="321" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln17/71 "/>
</bind>
</comp>

<comp id="323" class="1007" name="grp_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="16" slack="0"/>
<pin id="325" dir="0" index="1" bw="16" slack="0"/>
<pin id="326" dir="1" index="2" bw="16" slack="52"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln30/1 "/>
</bind>
</comp>

<comp id="329" class="1007" name="grp_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="16" slack="0"/>
<pin id="331" dir="0" index="1" bw="16" slack="18"/>
<pin id="332" dir="1" index="2" bw="16" slack="33"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln30_1/23 "/>
</bind>
</comp>

<comp id="334" class="1007" name="grp_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="16" slack="0"/>
<pin id="336" dir="0" index="1" bw="16" slack="52"/>
<pin id="337" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln30_2/56 "/>
</bind>
</comp>

<comp id="339" class="1007" name="grp_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="16" slack="0"/>
<pin id="341" dir="0" index="1" bw="16" slack="33"/>
<pin id="342" dir="1" index="2" bw="16" slack="9"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="v_6_1/59 "/>
</bind>
</comp>

<comp id="344" class="1005" name="p_read_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="17"/>
<pin id="346" dir="1" index="1" bw="32" slack="17"/>
</pin_list>
<bind>
<opset="p_read "/>
</bind>
</comp>

<comp id="350" class="1005" name="zext_ln10_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="17" slack="1"/>
<pin id="352" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln10 "/>
</bind>
</comp>

<comp id="355" class="1005" name="v_15_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="17"/>
<pin id="357" dir="1" index="1" bw="32" slack="17"/>
</pin_list>
<bind>
<opset="v_15 "/>
</bind>
</comp>

<comp id="360" class="1005" name="v_9_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="16" slack="1"/>
<pin id="362" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="v_9 "/>
</bind>
</comp>

<comp id="365" class="1005" name="icmp_ln23_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="1"/>
<pin id="367" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="370" class="1005" name="sub_ln25_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="64" slack="1"/>
<pin id="372" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln25 "/>
</bind>
</comp>

<comp id="375" class="1005" name="xor_ln27_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="17" slack="1"/>
<pin id="377" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln27 "/>
</bind>
</comp>

<comp id="380" class="1005" name="add_ln28_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="64" slack="1"/>
<pin id="382" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln28 "/>
</bind>
</comp>

<comp id="385" class="1005" name="trunc_ln29_1_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="16" slack="1"/>
<pin id="387" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln29_1 "/>
</bind>
</comp>

<comp id="390" class="1005" name="zext_ln30_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="88" slack="1"/>
<pin id="392" dir="1" index="1" bw="88" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln30 "/>
</bind>
</comp>

<comp id="395" class="1005" name="sub_ln34_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="17" slack="1"/>
<pin id="397" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln34 "/>
</bind>
</comp>

<comp id="400" class="1005" name="select_ln23_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="64" slack="1"/>
<pin id="402" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln23 "/>
</bind>
</comp>

<comp id="405" class="1005" name="sext_ln26_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="64" slack="1"/>
<pin id="407" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln26 "/>
</bind>
</comp>

<comp id="410" class="1005" name="mul_ln30_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="16" slack="52"/>
<pin id="412" dir="1" index="1" bw="16" slack="52"/>
</pin_list>
<bind>
<opset="mul_ln30 "/>
</bind>
</comp>

<comp id="415" class="1005" name="trunc_ln2_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="16" slack="18"/>
<pin id="417" dir="1" index="1" bw="16" slack="18"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="420" class="1005" name="p_21_read_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="8" slack="52"/>
<pin id="422" dir="1" index="1" bw="8" slack="52"/>
</pin_list>
<bind>
<opset="p_21_read "/>
</bind>
</comp>

<comp id="425" class="1005" name="and_ln31_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="1"/>
<pin id="427" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="and_ln31 "/>
</bind>
</comp>

<comp id="430" class="1005" name="and_ln32_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="8" slack="1"/>
<pin id="432" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="and_ln32 "/>
</bind>
</comp>

<comp id="435" class="1005" name="zext_ln31_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="1"/>
<pin id="437" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln31 "/>
</bind>
</comp>

<comp id="440" class="1005" name="mul_ln31_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="1"/>
<pin id="442" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln31 "/>
</bind>
</comp>

<comp id="445" class="1005" name="urem_ln33_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="17" slack="1"/>
<pin id="447" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="urem_ln33 "/>
</bind>
</comp>

<comp id="450" class="1005" name="zext_ln32_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="1"/>
<pin id="452" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln32 "/>
</bind>
</comp>

<comp id="455" class="1005" name="trunc_ln29_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="16" slack="1"/>
<pin id="457" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln29 "/>
</bind>
</comp>

<comp id="460" class="1005" name="mul_ln30_1_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="16" slack="33"/>
<pin id="462" dir="1" index="1" bw="16" slack="33"/>
</pin_list>
<bind>
<opset="mul_ln30_1 "/>
</bind>
</comp>

<comp id="465" class="1005" name="add_ln35_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="1"/>
<pin id="467" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln35 "/>
</bind>
</comp>

<comp id="470" class="1005" name="trunc_ln30_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="16" slack="1"/>
<pin id="472" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln30 "/>
</bind>
</comp>

<comp id="475" class="1005" name="mul_ln30_2_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="16" slack="1"/>
<pin id="477" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln30_2 "/>
</bind>
</comp>

<comp id="480" class="1005" name="v_6_1_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="16" slack="9"/>
<pin id="482" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opset="v_6_1 "/>
</bind>
</comp>

<comp id="485" class="1005" name="sdiv_ln23_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="2" slack="1"/>
<pin id="487" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="sdiv_ln23 "/>
</bind>
</comp>

<comp id="490" class="1005" name="add_ln36_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="33" slack="1"/>
<pin id="492" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="add_ln36 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="68"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="12" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="14" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="36" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="14" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="97"><net_src comp="70" pin="2"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="64" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="76" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="70" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="16" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="115"><net_src comp="102" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="112" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="18" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="125"><net_src comp="116" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="122" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="64" pin="2"/><net_sink comp="126" pin=1"/></net>

<net id="135"><net_src comp="102" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="132" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="94" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="64" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="20" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="151"><net_src comp="64" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="64" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="152" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="22" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="24" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="94" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="94" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="162" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="26" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="180"><net_src comp="28" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="185"><net_src comp="174" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="193"><net_src comp="186" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="200"><net_src comp="30" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="156" pin="2"/><net_sink comp="194" pin=1"/></net>

<net id="202"><net_src comp="32" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="203"><net_src comp="34" pin="0"/><net_sink comp="194" pin=3"/></net>

<net id="207"><net_src comp="88" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="216"><net_src comp="204" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="82" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="225"><net_src comp="218" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="230"><net_src comp="38" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="234"><net_src comp="226" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="239"><net_src comp="231" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="243"><net_src comp="189" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="248"><net_src comp="40" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="253"><net_src comp="42" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="244" pin="2"/><net_sink comp="249" pin=1"/></net>

<net id="258"><net_src comp="235" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="268"><net_src comp="262" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="249" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="277"><net_src comp="259" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="44" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="273" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="265" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="288"><net_src comp="279" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="293"><net_src comp="269" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="285" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="302"><net_src comp="295" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="60" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="307"><net_src comp="298" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="304" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="317"><net_src comp="62" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="308" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="322"><net_src comp="313" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="327"><net_src comp="148" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="102" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="240" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="338"><net_src comp="255" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="343"><net_src comp="334" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="347"><net_src comp="76" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="353"><net_src comp="94" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="358"><net_src comp="98" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="363"><net_src comp="102" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="368"><net_src comp="106" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="373"><net_src comp="126" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="378"><net_src comp="136" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="383"><net_src comp="142" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="388"><net_src comp="148" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="393"><net_src comp="152" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="398"><net_src comp="162" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="403"><net_src comp="174" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="408"><net_src comp="186" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="413"><net_src comp="323" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="418"><net_src comp="194" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="423"><net_src comp="82" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="428"><net_src comp="208" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="433"><net_src comp="212" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="438"><net_src comp="218" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="443"><net_src comp="221" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="448"><net_src comp="168" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="453"><net_src comp="231" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="458"><net_src comp="240" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="463"><net_src comp="329" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="468"><net_src comp="244" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="473"><net_src comp="255" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="478"><net_src comp="334" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="483"><net_src comp="339" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="488"><net_src comp="181" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="493"><net_src comp="289" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="308" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: fn1 : p | {1 }
	Port: fn1 : p_11 | {1 }
	Port: fn1 : p_17 | {1 }
	Port: fn1 : p_19 | {18 }
	Port: fn1 : p_21 | {18 }
  - Chain level:
	State 1
		zext_ln25 : 1
		add_ln25 : 2
		zext_ln25_1 : 3
		sub_ln25 : 4
		sext_ln27 : 1
		xor_ln27 : 2
		mul_ln30 : 1
		mul_ln30_3 : 1
		sub_ln34 : 1
		urem_ln33 : 2
	State 2
		sdiv_ln23 : 1
		sdiv_ln27 : 1
	State 3
	State 4
	State 5
		trunc_ln2 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		and_ln32 : 1
	State 19
		mul_ln31 : 1
	State 20
	State 21
		zext_ln32 : 1
		urem_ln32 : 2
	State 22
	State 23
		trunc_ln29 : 1
		mul_ln30_1 : 2
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
		udiv_ln35 : 1
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
		trunc_ln30 : 1
		mul_ln30_2 : 2
	State 57
	State 58
	State 59
		v_6_1 : 1
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
		sext_ln16 : 1
		zext_ln23_1 : 1
		add_ln23 : 1
		v : 2
		sext_ln36 : 3
		add_ln36 : 4
	State 71
		add_ln36_2 : 1
		zext_ln36_1 : 2
		add_ln36_1 : 3
		result : 4
		sext_ln17 : 5
		ret_ln37 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   sdiv   |      grp_fu_181      |    0    |   779   |   469   |
|          |      grp_fu_189      |    0    |   779   |   469   |
|----------|----------------------|---------|---------|---------|
|   urem   |      grp_fu_168      |    0    |   214   |   130   |
|          |      grp_fu_235      |    0    |   394   |   238   |
|----------|----------------------|---------|---------|---------|
|          |      grp_fu_156      |    4    |   441   |   256   |
|          |      grp_fu_221      |    0    |   165   |    50   |
|    mul   |      grp_fu_323      |    1    |    0    |    0    |
|          |      grp_fu_329      |    1    |    0    |    0    |
|          |      grp_fu_334      |    1    |    0    |    0    |
|          |      grp_fu_339      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   udiv   |      grp_fu_249      |    0    |   394   |   238   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln25_fu_116   |    0    |    0    |    23   |
|          |    add_ln28_fu_142   |    0    |    0    |    71   |
|          |    add_ln34_fu_226   |    0    |    0    |    24   |
|    add   |    add_ln35_fu_244   |    0    |    0    |    39   |
|          |    add_ln23_fu_273   |    0    |    0    |    33   |
|          |    add_ln36_fu_289   |    0    |    0    |    39   |
|          |   add_ln36_2_fu_298  |    0    |    0    |    23   |
|          |   add_ln36_1_fu_308  |    0    |    0    |    33   |
|----------|----------------------|---------|---------|---------|
|          |    sub_ln25_fu_126   |    0    |    0    |    71   |
|    sub   |    sub_ln34_fu_162   |    0    |    0    |    23   |
|          |       v_fu_279       |    0    |    0    |    33   |
|          |     result_fu_313    |    0    |    0    |    33   |
|----------|----------------------|---------|---------|---------|
|  select  |  select_ln23_fu_174  |    0    |    0    |    64   |
|----------|----------------------|---------|---------|---------|
|    and   |    and_ln31_fu_208   |    0    |    0    |    32   |
|          |    and_ln32_fu_212   |    0    |    0    |    8    |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln27_fu_136   |    0    |    0    |    17   |
|----------|----------------------|---------|---------|---------|
|   icmp   |   icmp_ln23_fu_106   |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|          | p_17_read_read_fu_64 |    0    |    0    |    0    |
|          | p_11_read_read_fu_70 |    0    |    0    |    0    |
|   read   |   p_read_read_fu_76  |    0    |    0    |    0    |
|          | p_21_read_read_fu_82 |    0    |    0    |    0    |
|          | p_19_read_read_fu_88 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |    zext_ln10_fu_94   |    0    |    0    |    0    |
|          |   zext_ln25_fu_112   |    0    |    0    |    0    |
|          |  zext_ln25_1_fu_122  |    0    |    0    |    0    |
|          |   zext_ln30_fu_152   |    0    |    0    |    0    |
|   zext   |   zext_ln31_fu_218   |    0    |    0    |    0    |
|          |   zext_ln32_fu_231   |    0    |    0    |    0    |
|          |   zext_ln23_fu_259   |    0    |    0    |    0    |
|          |  zext_ln23_1_fu_269  |    0    |    0    |    0    |
|          |   zext_ln36_fu_295   |    0    |    0    |    0    |
|          |  zext_ln36_1_fu_304  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |      v_15_fu_98      |    0    |    0    |    0    |
|          |      v_9_fu_102      |    0    |    0    |    0    |
|          |  trunc_ln29_1_fu_148 |    0    |    0    |    0    |
|   trunc  |     empty_fu_204     |    0    |    0    |    0    |
|          |   trunc_ln29_fu_240  |    0    |    0    |    0    |
|          |   trunc_ln30_fu_255  |    0    |    0    |    0    |
|          |   trunc_ln16_fu_262  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   sext_ln27_fu_132   |    0    |    0    |    0    |
|          |   sext_ln26_fu_186   |    0    |    0    |    0    |
|   sext   |   sext_ln16_fu_265   |    0    |    0    |    0    |
|          |   sext_ln36_fu_285   |    0    |    0    |    0    |
|          |   sext_ln17_fu_319   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|   trunc_ln2_fu_194   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    8    |   3166  |   2429  |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  add_ln28_reg_380  |   64   |
|  add_ln35_reg_465  |   32   |
|  add_ln36_reg_490  |   33   |
|  and_ln31_reg_425  |   32   |
|  and_ln32_reg_430  |    8   |
|  icmp_ln23_reg_365 |    1   |
| mul_ln30_1_reg_460 |   16   |
| mul_ln30_2_reg_475 |   16   |
|  mul_ln30_reg_410  |   16   |
|  mul_ln31_reg_440  |   32   |
|  p_21_read_reg_420 |    8   |
|   p_read_reg_344   |   32   |
|  sdiv_ln23_reg_485 |    2   |
| select_ln23_reg_400|   64   |
|  sext_ln26_reg_405 |   64   |
|  sub_ln25_reg_370  |   64   |
|  sub_ln34_reg_395  |   17   |
|trunc_ln29_1_reg_385|   16   |
| trunc_ln29_reg_455 |   16   |
|  trunc_ln2_reg_415 |   16   |
| trunc_ln30_reg_470 |   16   |
|  urem_ln33_reg_445 |   17   |
|    v_15_reg_355    |   32   |
|    v_6_1_reg_480   |   16   |
|     v_9_reg_360    |   16   |
|  xor_ln27_reg_375  |   17   |
|  zext_ln10_reg_350 |   17   |
|  zext_ln30_reg_390 |   88   |
|  zext_ln31_reg_435 |   32   |
|  zext_ln32_reg_450 |   32   |
+--------------------+--------+
|        Total       |   832  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_156 |  p0  |   2  |  64  |   128  ||    9    |
| grp_fu_168 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_168 |  p1  |   2  |  17  |   34   ||    9    |
| grp_fu_181 |  p0  |   2  |  64  |   128  ||    9    |
| grp_fu_189 |  p0  |   2  |  18  |   36   ||    9    |
| grp_fu_221 |  p0  |   2  |   8  |   16   ||    9    |
| grp_fu_235 |  p1  |   2  |  17  |   34   ||    9    |
| grp_fu_249 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_323 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_323 |  p1  |   2  |  16  |   32   ||    9    |
| grp_fu_329 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_334 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_339 |  p0  |   2  |  16  |   32   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   632  ||  20.644 ||   117   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |  3166  |  2429  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   20   |    -   |   117  |
|  Register |    -   |    -   |   832  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |   20   |  3998  |  2546  |
+-----------+--------+--------+--------+--------+
