time,event,event_type,process,device,ready_queue,wait_queue,cpus,ios
13,1 added to ready queue,enqueue,1,,['1'],[],"[None, None]","[None, None]"
13,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]","[None, None]"
15,1 finished CPU → wait queue,cpu_to_io,1,CPU0,[],['1'],"[None, None]","[None, None]"
15,1 dispatched to IO0,dispatch_io,1,IO0,[],[],"[None, None]","['1', None]"
17,2 added to ready queue,enqueue,2,,['2'],[],"[None, None]","['1', None]"
17,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],[],"['2', None]","['1', None]"
18,3 added to ready queue,enqueue,3,,['3'],[],"['2', None]","['1', None]"
18,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],[],"['2', '3']","['1', None]"
19,4 added to ready queue,enqueue,4,,['4'],[],"['2', '3']","['1', None]"
19,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['4', '2']",[],"[None, '3']","['1', None]"
19,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['2'],[],"['4', '3']","['1', None]"
20,3 finished CPU → ready queue,cpu_to_ready,3,CPU1,"['2', '3']",[],"['4', None]","['1', None]"
20,2 dispatched to CPU1,dispatch_cpu,2,CPU1,['3'],[],"['4', '2']","['1', None]"
21,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['3', '4']",[],"[None, '2']","['1', None]"
21,3 dispatched to CPU0,dispatch_cpu,3,CPU0,['4'],[],"['3', '2']","['1', None]"
22,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['4', '2']",[],"['3', None]","['1', None]"
22,1 finished I/O → ready queue,io_to_ready,1,IO0,"['4', '2', '1']",[],"['3', None]","[None, None]"
22,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['2', '1']",[],"['3', '4']","[None, None]"
23,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['2', '1', '3']",[],"[None, '4']","[None, None]"
23,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['1', '3']",[],"['2', '4']","[None, None]"
24,2 finished CPU → wait queue,cpu_to_io,2,CPU0,"['1', '3']",['2'],"[None, '4']","[None, None]"
24,4 finished CPU → ready queue,cpu_to_ready,4,CPU1,"['1', '3', '4']",['2'],"[None, None]","[None, None]"
24,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['3', '4']",['2'],"['1', None]","[None, None]"
24,3 dispatched to CPU1,dispatch_cpu,3,CPU1,['4'],['2'],"['1', '3']","[None, None]"
24,2 dispatched to IO0,dispatch_io,2,IO0,['4'],[],"['1', '3']","['2', None]"
25,3 finished CPU → ready queue,cpu_to_ready,3,CPU1,"['4', '3']",[],"['1', None]","['2', None]"
25,4 dispatched to CPU1,dispatch_cpu,4,CPU1,['3'],[],"['1', '4']","['2', None]"
26,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['3', '1']",[],"[None, '4']","['2', None]"
26,3 dispatched to CPU0,dispatch_cpu,3,CPU0,['1'],[],"['3', '4']","['2', None]"
27,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['1', '4']",[],"['3', None]","['2', None]"
27,1 dispatched to CPU1,dispatch_cpu,1,CPU1,['4'],[],"['3', '1']","['2', None]"
28,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['4', '3']",[],"[None, '1']","['2', None]"
28,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['3'],[],"['4', '1']","['2', None]"
29,4 finished CPU → wait queue,cpu_to_io,4,CPU0,['3'],['4'],"[None, '1']","['2', None]"
29,1 finished CPU → wait queue,cpu_to_io,1,CPU1,['3'],"['4', '1']","[None, None]","['2', None]"
29,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['4', '1']","['3', None]","['2', None]"
29,4 dispatched to IO1,dispatch_io,4,IO1,[],['1'],"['3', None]","['2', '4']"
31,3 finished CPU → ready queue,cpu_to_ready,3,CPU0,['3'],['1'],"[None, None]","['2', '4']"
31,2 finished I/O → ready queue,io_to_ready,2,IO0,"['3', '2']",['1'],"[None, None]","[None, '4']"
31,3 dispatched to CPU0,dispatch_cpu,3,CPU0,['2'],['1'],"['3', None]","[None, '4']"
31,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],['1'],"['3', '2']","[None, '4']"
31,1 dispatched to IO0,dispatch_io,1,IO0,[],[],"['3', '2']","['1', '4']"
33,5 added to ready queue,enqueue,5,,['5'],[],"['3', '2']","['1', '4']"
33,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['5', '3']",[],"[None, '2']","['1', '4']"
33,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['5', '3', '2']",[],"[None, None]","['1', '4']"
33,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['3', '2']",[],"['5', None]","['1', '4']"
33,3 dispatched to CPU1,dispatch_cpu,3,CPU1,['2'],[],"['5', '3']","['1', '4']"
34,1 finished I/O → ready queue,io_to_ready,1,IO0,"['2', '1']",[],"['5', '3']","[None, '4']"
35,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['2', '1', '5']",[],"[None, '3']","[None, '4']"
35,3 finished CPU → wait queue,cpu_to_io,3,CPU1,"['2', '1', '5']",['3'],"[None, None]","[None, '4']"
35,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['1', '5']",['3'],"['2', None]","[None, '4']"
35,1 dispatched to CPU1,dispatch_cpu,1,CPU1,['5'],['3'],"['2', '1']","[None, '4']"
35,3 dispatched to IO0,dispatch_io,3,IO0,['5'],[],"['2', '1']","['3', '4']"
36,4 finished I/O → ready queue,io_to_ready,4,IO1,"['5', '4']",[],"['2', '1']","['3', None]"
37,2 finished CPU → ready queue,cpu_to_ready,2,CPU0,"['5', '4', '2']",[],"[None, '1']","['3', None]"
37,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['5', '4', '2', '1']",[],"[None, None]","['3', None]"
37,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['4', '2', '1']",[],"['5', None]","['3', None]"
37,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['2', '1']",[],"['5', '4']","['3', None]"
38,5 finished CPU → ready queue,cpu_to_ready,5,CPU0,"['2', '1', '5']",[],"[None, '4']","['3', None]"
38,3 finished I/O → ready queue,io_to_ready,3,IO0,"['2', '1', '5', '3']",[],"[None, '4']","[None, None]"
38,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['1', '5', '3']",[],"['2', '4']","[None, None]"
39,4 finished CPU → ready queue,cpu_to_ready,4,CPU1,"['1', '5', '3', '4']",[],"['2', None]","[None, None]"
39,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['5', '3', '4']",[],"['2', '1']","[None, None]"
40,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['5', '3', '4', '2']",[],"[None, '1']","[None, None]"
40,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['3', '4', '2']",[],"['5', '1']","[None, None]"
41,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['3', '4', '2', '1']",[],"['5', None]","[None, None]"
41,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['4', '2', '1']",[],"['5', '3']","[None, None]"
42,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['4', '2', '1', '5']",[],"[None, '3']","[None, None]"
42,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['2', '1', '5']",[],"['4', '3']","[None, None]"
43,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['2', '1', '5', '3']",[],"['4', None]","[None, None]"
43,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['1', '5', '3']",[],"['4', '2']","[None, None]"
44,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['1', '5', '3', '4']",[],"[None, '2']","[None, None]"
44,2 finished CPU → wait queue,cpu_to_io,2,CPU1,"['1', '5', '3', '4']",['2'],"[None, None]","[None, None]"
44,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['5', '3', '4']",['2'],"['1', None]","[None, None]"
44,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['3', '4']",['2'],"['1', '5']","[None, None]"
44,2 dispatched to IO0,dispatch_io,2,IO0,"['3', '4']",[],"['1', '5']","['2', None]"
45,1 finished CPU → wait queue,cpu_to_io,1,CPU0,"['3', '4']",['1'],"[None, '5']","['2', None]"
45,3 dispatched to CPU0,dispatch_cpu,3,CPU0,['4'],['1'],"['3', '5']","['2', None]"
45,1 dispatched to IO1,dispatch_io,1,IO1,['4'],[],"['3', '5']","['2', '1']"
46,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['4', '5']",[],"['3', None]","['2', '1']"
46,4 dispatched to CPU1,dispatch_cpu,4,CPU1,['5'],[],"['3', '4']","['2', '1']"
47,6 added to ready queue,enqueue,6,,"['5', '6']",[],"['3', '4']","['2', '1']"
47,3 finished CPU → wait queue,cpu_to_io,3,CPU0,"['5', '6']",['3'],"[None, '4']","['2', '1']"
47,4 finished CPU → ready queue,cpu_to_ready,4,CPU1,"['5', '6', '4']",['3'],"[None, None]","['2', '1']"
47,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['6', '4']",['3'],"['5', None]","['2', '1']"
47,6 dispatched to CPU1,dispatch_cpu,6,CPU1,['4'],['3'],"['5', '6']","['2', '1']"
48,7 added to ready queue,enqueue,7,,"['4', '7']",['3'],"['5', '6']","['2', '1']"
49,5 finished CPU → wait queue,cpu_to_io,5,CPU0,"['4', '7']","['3', '5']","[None, '6']","['2', '1']"
49,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['4', '7', '6']","['3', '5']","[None, None]","['2', '1']"
49,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['7', '6']","['3', '5']","['4', None]","['2', '1']"
49,7 dispatched to CPU1,dispatch_cpu,7,CPU1,['6'],"['3', '5']","['4', '7']","['2', '1']"
50,1 finished I/O → ready queue,io_to_ready,1,IO1,"['6', '1']","['3', '5']","['4', '7']","['2', None]"
50,3 dispatched to IO1,dispatch_io,3,IO1,"['6', '1']",['5'],"['4', '7']","['2', '3']"
51,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['6', '1', '4']",['5'],"[None, '7']","['2', '3']"
51,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['6', '1', '4', '7']",['5'],"[None, None]","['2', '3']"
51,2 finished I/O → ready queue,io_to_ready,2,IO0,"['6', '1', '4', '7', '2']",['5'],"[None, None]","[None, '3']"
51,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['1', '4', '7', '2']",['5'],"['6', None]","[None, '3']"
51,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['4', '7', '2']",['5'],"['6', '1']","[None, '3']"
51,5 dispatched to IO0,dispatch_io,5,IO0,"['4', '7', '2']",[],"['6', '1']","['5', '3']"
52,6 finished CPU → wait queue,cpu_to_io,6,CPU0,"['4', '7', '2']",['6'],"[None, '1']","['5', '3']"
52,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['7', '2']",['6'],"['4', '1']","['5', '3']"
53,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['7', '2', '1']",['6'],"['4', None]","['5', '3']"
53,5 finished I/O → ready queue,io_to_ready,5,IO0,"['7', '2', '1', '5']",['6'],"['4', None]","[None, '3']"
53,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['2', '1', '5']",['6'],"['4', '7']","[None, '3']"
53,6 dispatched to IO0,dispatch_io,6,IO0,"['2', '1', '5']",[],"['4', '7']","['6', '3']"
54,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['2', '1', '5', '4']",[],"[None, '7']","['6', '3']"
54,3 finished I/O → ready queue,io_to_ready,3,IO1,"['2', '1', '5', '4', '3']",[],"[None, '7']","['6', None]"
54,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['1', '5', '4', '3']",[],"['2', '7']","['6', None]"
55,8 added to ready queue,enqueue,8,,"['1', '5', '4', '3', '8']",[],"['2', '7']","['6', None]"
55,7 finished CPU → wait queue,cpu_to_io,7,CPU1,"['1', '5', '4', '3', '8']",['7'],"['2', None]","['6', None]"
55,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['5', '4', '3', '8']",['7'],"['2', '1']","['6', None]"
55,7 dispatched to IO1,dispatch_io,7,IO1,"['5', '4', '3', '8']",[],"['2', '1']","['6', '7']"
56,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['5', '4', '3', '8', '2']",[],"[None, '1']","['6', '7']"
56,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['4', '3', '8', '2']",[],"['5', '1']","['6', '7']"
57,1 finished CPU → wait queue,cpu_to_io,1,CPU1,"['4', '3', '8', '2']",['1'],"['5', None]","['6', '7']"
57,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['3', '8', '2']",['1'],"['5', '4']","['6', '7']"
58,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['3', '8', '2', '5']",['1'],"[None, '4']","['6', '7']"
58,4 finished all bursts,finished,4,CPU1,"['3', '8', '2', '5']",['1'],"[None, None]","['6', '7']"
58,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['8', '2', '5']",['1'],"['3', None]","['6', '7']"
58,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['2', '5']",['1'],"['3', '8']","['6', '7']"
59,6 finished I/O → ready queue,io_to_ready,6,IO0,"['2', '5', '6']",['1'],"['3', '8']","[None, '7']"
59,1 dispatched to IO0,dispatch_io,1,IO0,"['2', '5', '6']",[],"['3', '8']","['1', '7']"
60,3 finished CPU → wait queue,cpu_to_io,3,CPU0,"['2', '5', '6']",['3'],"[None, '8']","['1', '7']"
60,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['2', '5', '6', '8']",['3'],"[None, None]","['1', '7']"
60,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['5', '6', '8']",['3'],"['2', None]","['1', '7']"
60,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['6', '8']",['3'],"['2', '5']","['1', '7']"
62,9 added to ready queue,enqueue,9,,"['6', '8', '9']",['3'],"['2', '5']","['1', '7']"
62,2 finished CPU → wait queue,cpu_to_io,2,CPU0,"['6', '8', '9']","['3', '2']","[None, '5']","['1', '7']"
62,5 finished CPU → ready queue,cpu_to_ready,5,CPU1,"['6', '8', '9', '5']","['3', '2']","[None, None]","['1', '7']"
62,7 finished I/O → ready queue,io_to_ready,7,IO1,"['6', '8', '9', '5', '7']","['3', '2']","[None, None]","['1', None]"
62,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['8', '9', '5', '7']","['3', '2']","['6', None]","['1', None]"
62,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['9', '5', '7']","['3', '2']","['6', '8']","['1', None]"
62,3 dispatched to IO1,dispatch_io,3,IO1,"['9', '5', '7']",['2'],"['6', '8']","['1', '3']"
64,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['9', '5', '7', '6']",['2'],"[None, '8']","['1', '3']"
64,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['9', '5', '7', '6', '8']",['2'],"[None, None]","['1', '3']"
64,1 finished I/O → ready queue,io_to_ready,1,IO0,"['9', '5', '7', '6', '8', '1']",['2'],"[None, None]","[None, '3']"
64,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['5', '7', '6', '8', '1']",['2'],"['9', None]","[None, '3']"
64,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['7', '6', '8', '1']",['2'],"['9', '5']","[None, '3']"
64,2 dispatched to IO0,dispatch_io,2,IO0,"['7', '6', '8', '1']",[],"['9', '5']","['2', '3']"
66,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['7', '6', '8', '1', '9']",[],"[None, '5']","['2', '3']"
66,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['7', '6', '8', '1', '9', '5']",[],"[None, None]","['2', '3']"
66,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['6', '8', '1', '9', '5']",[],"['7', None]","['2', '3']"
66,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['8', '1', '9', '5']",[],"['7', '6']","['2', '3']"
67,3 finished I/O → ready queue,io_to_ready,3,IO1,"['8', '1', '9', '5', '3']",[],"['7', '6']","['2', None]"
68,7 finished CPU → wait queue,cpu_to_io,7,CPU0,"['8', '1', '9', '5', '3']",['7'],"[None, '6']","['2', None]"
68,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['8', '1', '9', '5', '3', '6']",['7'],"[None, None]","['2', None]"
68,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['1', '9', '5', '3', '6']",['7'],"['8', None]","['2', None]"
68,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['9', '5', '3', '6']",['7'],"['8', '1']","['2', None]"
68,7 dispatched to IO1,dispatch_io,7,IO1,"['9', '5', '3', '6']",[],"['8', '1']","['2', '7']"
69,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,"['9', '5', '3', '6', '8']",[],"[None, '1']","['2', '7']"
69,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['5', '3', '6', '8']",[],"['9', '1']","['2', '7']"
70,9 finished CPU → ready queue,cpu_to_ready,9,CPU0,"['5', '3', '6', '8', '9']",[],"[None, '1']","['2', '7']"
70,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['5', '3', '6', '8', '9', '1']",[],"[None, None]","['2', '7']"
70,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['3', '6', '8', '9', '1']",[],"['5', None]","['2', '7']"
70,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['6', '8', '9', '1']",[],"['5', '3']","['2', '7']"
71,5 finished CPU → wait queue,cpu_to_io,5,CPU0,"['6', '8', '9', '1']",['5'],"[None, '3']","['2', '7']"
71,2 finished I/O → ready queue,io_to_ready,2,IO0,"['6', '8', '9', '1', '2']",['5'],"[None, '3']","[None, '7']"
71,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['8', '9', '1', '2']",['5'],"['6', '3']","[None, '7']"
71,5 dispatched to IO0,dispatch_io,5,IO0,"['8', '9', '1', '2']",[],"['6', '3']","['5', '7']"
72,6 finished CPU → wait queue,cpu_to_io,6,CPU0,"['8', '9', '1', '2']",['6'],"[None, '3']","['5', '7']"
72,3 finished CPU → wait queue,cpu_to_io,3,CPU1,"['8', '9', '1', '2']","['6', '3']","[None, None]","['5', '7']"
72,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['9', '1', '2']","['6', '3']","['8', None]","['5', '7']"
72,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['1', '2']","['6', '3']","['8', '9']","['5', '7']"
74,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['1', '2', '8']","['6', '3']","[None, '9']","['5', '7']"
74,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['1', '2', '8', '9']","['6', '3']","[None, None]","['5', '7']"
74,7 finished I/O → ready queue,io_to_ready,7,IO1,"['1', '2', '8', '9', '7']","['6', '3']","[None, None]","['5', None]"
74,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['2', '8', '9', '7']","['6', '3']","['1', None]","['5', None]"
74,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['8', '9', '7']","['6', '3']","['1', '2']","['5', None]"
74,6 dispatched to IO1,dispatch_io,6,IO1,"['8', '9', '7']",['3'],"['1', '2']","['5', '6']"
75,2 finished all bursts,finished,2,CPU1,"['8', '9', '7']",['3'],"['1', None]","['5', '6']"
75,5 finished I/O → ready queue,io_to_ready,5,IO0,"['8', '9', '7', '5']",['3'],"['1', None]","[None, '6']"
75,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['9', '7', '5']",['3'],"['1', '8']","[None, '6']"
75,3 dispatched to IO0,dispatch_io,3,IO0,"['9', '7', '5']",[],"['1', '8']","['3', '6']"
76,1 finished CPU → wait queue,cpu_to_io,1,CPU0,"['9', '7', '5']",['1'],"[None, '8']","['3', '6']"
76,8 finished CPU → wait queue,cpu_to_io,8,CPU1,"['9', '7', '5']","['1', '8']","[None, None]","['3', '6']"
76,3 finished I/O → ready queue,io_to_ready,3,IO0,"['9', '7', '5', '3']","['1', '8']","[None, None]","[None, '6']"
76,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['7', '5', '3']","['1', '8']","['9', None]","[None, '6']"
76,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['5', '3']","['1', '8']","['9', '7']","[None, '6']"
76,1 dispatched to IO0,dispatch_io,1,IO0,"['5', '3']",['8'],"['9', '7']","['1', '6']"
78,10 added to ready queue,enqueue,10,,"['5', '3', '10']",['8'],"['9', '7']","['1', '6']"
78,9 finished CPU → wait queue,cpu_to_io,9,CPU0,"['5', '3', '10']","['8', '9']","[None, '7']","['1', '6']"
78,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['5', '3', '10', '7']","['8', '9']","[None, None]","['1', '6']"
78,6 finished I/O → ready queue,io_to_ready,6,IO1,"['5', '3', '10', '7', '6']","['8', '9']","[None, None]","['1', None]"
78,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['3', '10', '7', '6']","['8', '9']","['5', None]","['1', None]"
78,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['10', '7', '6']","['8', '9']","['5', '3']","['1', None]"
78,8 dispatched to IO1,dispatch_io,8,IO1,"['10', '7', '6']",['9'],"['5', '3']","['1', '8']"
79,3 finished all bursts,finished,3,CPU1,"['10', '7', '6']",['9'],"['5', None]","['1', '8']"
79,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['7', '6']",['9'],"['5', '10']","['1', '8']"
80,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['7', '6', '5']",['9'],"[None, '10']","['1', '8']"
80,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['6', '5']",['9'],"['7', '10']","['1', '8']"
81,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['6', '5', '10']",['9'],"['7', None]","['1', '8']"
81,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['5', '10']",['9'],"['7', '6']","['1', '8']"
82,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['5', '10', '7']",['9'],"[None, '6']","['1', '8']"
82,1 finished I/O → ready queue,io_to_ready,1,IO0,"['5', '10', '7', '1']",['9'],"[None, '6']","[None, '8']"
82,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['10', '7', '1']",['9'],"['5', '6']","[None, '8']"
82,9 dispatched to IO0,dispatch_io,9,IO0,"['10', '7', '1']",[],"['5', '6']","['9', '8']"
83,5 finished CPU → ready queue,cpu_to_ready,5,CPU0,"['10', '7', '1', '5']",[],"[None, '6']","['9', '8']"
83,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['10', '7', '1', '5', '6']",[],"[None, None]","['9', '8']"
83,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['7', '1', '5', '6']",[],"['10', None]","['9', '8']"
83,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['1', '5', '6']",[],"['10', '7']","['9', '8']"
84,9 finished I/O → ready queue,io_to_ready,9,IO0,"['1', '5', '6', '9']",[],"['10', '7']","[None, '8']"
85,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['1', '5', '6', '9', '10']",[],"[None, '7']","[None, '8']"
85,7 finished CPU → ready queue,cpu_to_ready,7,CPU1,"['1', '5', '6', '9', '10', '7']",[],"[None, None]","[None, '8']"
85,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['5', '6', '9', '10', '7']",[],"['1', None]","[None, '8']"
85,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['6', '9', '10', '7']",[],"['1', '5']","[None, '8']"
86,1 finished all bursts,finished,1,CPU0,"['6', '9', '10', '7']",[],"[None, '5']","[None, '8']"
86,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['9', '10', '7']",[],"['6', '5']","[None, '8']"
87,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['9', '10', '7', '5']",[],"['6', None]","[None, '8']"
87,8 finished I/O → ready queue,io_to_ready,8,IO1,"['9', '10', '7', '5', '8']",[],"['6', None]","[None, None]"
87,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['10', '7', '5', '8']",[],"['6', '9']","[None, None]"
88,6 finished CPU → wait queue,cpu_to_io,6,CPU0,"['10', '7', '5', '8']",['6'],"[None, '9']","[None, None]"
88,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['7', '5', '8']",['6'],"['10', '9']","[None, None]"
88,6 dispatched to IO0,dispatch_io,6,IO0,"['7', '5', '8']",[],"['10', '9']","['6', None]"
89,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['7', '5', '8', '9']",[],"['10', None]","['6', None]"
89,6 finished I/O → ready queue,io_to_ready,6,IO0,"['7', '5', '8', '9', '6']",[],"['10', None]","[None, None]"
89,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['5', '8', '9', '6']",[],"['10', '7']","[None, None]"
90,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['5', '8', '9', '6', '10']",[],"[None, '7']","[None, None]"
90,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['8', '9', '6', '10']",[],"['5', '7']","[None, None]"
91,11 added to ready queue,enqueue,11,,"['8', '9', '6', '10', '11']",[],"['5', '7']","[None, None]"
91,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['8', '9', '6', '10', '11', '7']",[],"['5', None]","[None, None]"
91,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['9', '6', '10', '11', '7']",[],"['5', '8']","[None, None]"
92,5 finished CPU → wait queue,cpu_to_io,5,CPU0,"['9', '6', '10', '11', '7']",['5'],"[None, '8']","[None, None]"
92,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['6', '10', '11', '7']",['5'],"['9', '8']","[None, None]"
92,5 dispatched to IO0,dispatch_io,5,IO0,"['6', '10', '11', '7']",[],"['9', '8']","['5', None]"
93,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['6', '10', '11', '7', '8']",[],"['9', None]","['5', None]"
93,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['10', '11', '7', '8']",[],"['9', '6']","['5', None]"
94,12 added to ready queue,enqueue,12,,"['10', '11', '7', '8', '12']",[],"['9', '6']","['5', None]"
94,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['10', '11', '7', '8', '12', '9']",[],"[None, '6']","['5', None]"
94,6 finished all bursts,finished,6,CPU1,"['10', '11', '7', '8', '12', '9']",[],"[None, None]","['5', None]"
94,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['11', '7', '8', '12', '9']",[],"['10', None]","['5', None]"
94,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['7', '8', '12', '9']",[],"['10', '11']","['5', None]"
95,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,"['7', '8', '12', '9', '10']",[],"[None, '11']","['5', None]"
95,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['8', '12', '9', '10']",[],"['7', '11']","['5', None]"
96,7 finished all bursts,finished,7,CPU0,"['8', '12', '9', '10']",[],"[None, '11']","['5', None]"
96,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['8', '12', '9', '10', '11']",[],"[None, None]","['5', None]"
96,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['12', '9', '10', '11']",[],"['8', None]","['5', None]"
96,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['9', '10', '11']",[],"['8', '12']","['5', None]"
97,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,"['9', '10', '11', '8']",[],"[None, '12']","['5', None]"
97,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['10', '11', '8']",[],"['9', '12']","['5', None]"
98,13 added to ready queue,enqueue,13,,"['10', '11', '8', '13']",[],"['9', '12']","['5', None]"
98,9 finished CPU → wait queue,cpu_to_io,9,CPU0,"['10', '11', '8', '13']",['9'],"[None, '12']","['5', None]"
98,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['10', '11', '8', '13', '12']",['9'],"[None, None]","['5', None]"
98,5 finished I/O → ready queue,io_to_ready,5,IO0,"['10', '11', '8', '13', '12', '5']",['9'],"[None, None]","[None, None]"
98,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['11', '8', '13', '12', '5']",['9'],"['10', None]","[None, None]"
98,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['8', '13', '12', '5']",['9'],"['10', '11']","[None, None]"
98,9 dispatched to IO0,dispatch_io,9,IO0,"['8', '13', '12', '5']",[],"['10', '11']","['9', None]"
100,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['8', '13', '12', '5', '10']",[],"[None, '11']","['9', None]"
100,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['8', '13', '12', '5', '10', '11']",[],"[None, None]","['9', None]"
100,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['13', '12', '5', '10', '11']",[],"['8', None]","['9', None]"
100,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['12', '5', '10', '11']",[],"['8', '13']","['9', None]"
102,14 added to ready queue,enqueue,14,,"['12', '5', '10', '11', '14']",[],"['8', '13']","['9', None]"
102,15 added to ready queue,enqueue,15,,"['12', '5', '10', '11', '14', '15']",[],"['8', '13']","['9', None]"
102,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['12', '5', '10', '11', '14', '15', '8']",[],"[None, '13']","['9', None]"
102,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['12', '5', '10', '11', '14', '15', '8', '13']",[],"[None, None]","['9', None]"
102,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['5', '10', '11', '14', '15', '8', '13']",[],"['12', None]","['9', None]"
102,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['10', '11', '14', '15', '8', '13']",[],"['12', '5']","['9', None]"
104,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['10', '11', '14', '15', '8', '13', '12']",[],"[None, '5']","['9', None]"
104,5 finished all bursts,finished,5,CPU1,"['10', '11', '14', '15', '8', '13', '12']",[],"[None, None]","['9', None]"
104,9 finished I/O → ready queue,io_to_ready,9,IO0,"['10', '11', '14', '15', '8', '13', '12', '9']",[],"[None, None]","[None, None]"
104,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['11', '14', '15', '8', '13', '12', '9']",[],"['10', None]","[None, None]"
104,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['14', '15', '8', '13', '12', '9']",[],"['10', '11']","[None, None]"
105,11 finished CPU → ready queue,cpu_to_ready,11,CPU1,"['14', '15', '8', '13', '12', '9', '11']",[],"['10', None]","[None, None]"
105,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['15', '8', '13', '12', '9', '11']",[],"['10', '14']","[None, None]"
106,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['15', '8', '13', '12', '9', '11', '10']",[],"[None, '14']","[None, None]"
106,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['8', '13', '12', '9', '11', '10']",[],"['15', '14']","[None, None]"
107,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['8', '13', '12', '9', '11', '10', '14']",[],"['15', None]","[None, None]"
107,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['13', '12', '9', '11', '10', '14']",[],"['15', '8']","[None, None]"
108,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['13', '12', '9', '11', '10', '14', '15']",[],"[None, '8']","[None, None]"
108,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['12', '9', '11', '10', '14', '15']",[],"['13', '8']","[None, None]"
109,8 finished CPU → wait queue,cpu_to_io,8,CPU1,"['12', '9', '11', '10', '14', '15']",['8'],"['13', None]","[None, None]"
109,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['9', '11', '10', '14', '15']",['8'],"['13', '12']","[None, None]"
109,8 dispatched to IO0,dispatch_io,8,IO0,"['9', '11', '10', '14', '15']",[],"['13', '12']","['8', None]"
110,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['9', '11', '10', '14', '15', '13']",[],"[None, '12']","['8', None]"
110,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['11', '10', '14', '15', '13']",[],"['9', '12']","['8', None]"
111,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['11', '10', '14', '15', '13', '12']",[],"['9', None]","['8', None]"
111,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['10', '14', '15', '13', '12']",[],"['9', '11']","['8', None]"
112,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['10', '14', '15', '13', '12', '9']",[],"[None, '11']","['8', None]"
112,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['14', '15', '13', '12', '9']",[],"['10', '11']","['8', None]"
113,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['14', '15', '13', '12', '9', '11']",[],"['10', None]","['8', None]"
113,8 finished I/O → ready queue,io_to_ready,8,IO0,"['14', '15', '13', '12', '9', '11', '8']",[],"['10', None]","[None, None]"
113,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['15', '13', '12', '9', '11', '8']",[],"['10', '14']","[None, None]"
114,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['15', '13', '12', '9', '11', '8', '10']",[],"[None, '14']","[None, None]"
114,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['13', '12', '9', '11', '8', '10']",[],"['15', '14']","[None, None]"
115,14 finished CPU → wait queue,cpu_to_io,14,CPU1,"['13', '12', '9', '11', '8', '10']",['14'],"['15', None]","[None, None]"
115,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['12', '9', '11', '8', '10']",['14'],"['15', '13']","[None, None]"
115,14 dispatched to IO0,dispatch_io,14,IO0,"['12', '9', '11', '8', '10']",[],"['15', '13']","['14', None]"
116,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['12', '9', '11', '8', '10', '15']",[],"[None, '13']","['14', None]"
116,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['9', '11', '8', '10', '15']",[],"['12', '13']","['14', None]"
117,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['9', '11', '8', '10', '15', '13']",[],"['12', None]","['14', None]"
117,14 finished I/O → ready queue,io_to_ready,14,IO0,"['9', '11', '8', '10', '15', '13', '14']",[],"['12', None]","[None, None]"
117,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['11', '8', '10', '15', '13', '14']",[],"['12', '9']","[None, None]"
118,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['11', '8', '10', '15', '13', '14', '12']",[],"[None, '9']","[None, None]"
118,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['8', '10', '15', '13', '14', '12']",[],"['11', '9']","[None, None]"
119,16 added to ready queue,enqueue,16,,"['8', '10', '15', '13', '14', '12', '16']",[],"['11', '9']","[None, None]"
119,11 finished CPU → wait queue,cpu_to_io,11,CPU0,"['8', '10', '15', '13', '14', '12', '16']",['11'],"[None, '9']","[None, None]"
119,9 finished all bursts,finished,9,CPU1,"['8', '10', '15', '13', '14', '12', '16']",['11'],"[None, None]","[None, None]"
119,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['10', '15', '13', '14', '12', '16']",['11'],"['8', None]","[None, None]"
119,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['15', '13', '14', '12', '16']",['11'],"['8', '10']","[None, None]"
119,11 dispatched to IO0,dispatch_io,11,IO0,"['15', '13', '14', '12', '16']",[],"['8', '10']","['11', None]"
120,10 finished CPU → ready queue,cpu_to_ready,10,CPU1,"['15', '13', '14', '12', '16', '10']",[],"['8', None]","['11', None]"
120,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['13', '14', '12', '16', '10']",[],"['8', '15']","['11', None]"
121,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['13', '14', '12', '16', '10', '8']",[],"[None, '15']","['11', None]"
121,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['14', '12', '16', '10', '8']",[],"['13', '15']","['11', None]"
122,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['14', '12', '16', '10', '8', '15']",[],"['13', None]","['11', None]"
122,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['12', '16', '10', '8', '15']",[],"['13', '14']","['11', None]"
123,13 finished CPU → ready queue,cpu_to_ready,13,CPU0,"['12', '16', '10', '8', '15', '13']",[],"[None, '14']","['11', None]"
123,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['16', '10', '8', '15', '13']",[],"['12', '14']","['11', None]"
124,14 finished CPU → wait queue,cpu_to_io,14,CPU1,"['16', '10', '8', '15', '13']",['14'],"['12', None]","['11', None]"
124,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['10', '8', '15', '13']",['14'],"['12', '16']","['11', None]"
124,14 dispatched to IO1,dispatch_io,14,IO1,"['10', '8', '15', '13']",[],"['12', '16']","['11', '14']"
125,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['10', '8', '15', '13', '12']",[],"[None, '16']","['11', '14']"
125,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['8', '15', '13', '12']",[],"['10', '16']","['11', '14']"
126,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['8', '15', '13', '12', '16']",[],"['10', None]","['11', '14']"
126,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['15', '13', '12', '16']",[],"['10', '8']","['11', '14']"
127,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['15', '13', '12', '16', '10']",[],"[None, '8']","['11', '14']"
127,14 finished I/O → ready queue,io_to_ready,14,IO1,"['15', '13', '12', '16', '10', '14']",[],"[None, '8']","['11', None]"
127,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['13', '12', '16', '10', '14']",[],"['15', '8']","['11', None]"
128,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['13', '12', '16', '10', '14', '8']",[],"['15', None]","['11', None]"
128,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['12', '16', '10', '14', '8']",[],"['15', '13']","['11', None]"
129,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['12', '16', '10', '14', '8', '15']",[],"[None, '13']","['11', None]"
129,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['16', '10', '14', '8', '15']",[],"['12', '13']","['11', None]"
130,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['16', '10', '14', '8', '15', '13']",[],"['12', None]","['11', None]"
130,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['10', '14', '8', '15', '13']",[],"['12', '16']","['11', None]"
131,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['10', '14', '8', '15', '13', '12']",[],"[None, '16']","['11', None]"
131,11 finished I/O → ready queue,io_to_ready,11,IO0,"['10', '14', '8', '15', '13', '12', '11']",[],"[None, '16']","[None, None]"
131,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['14', '8', '15', '13', '12', '11']",[],"['10', '16']","[None, None]"
132,17 added to ready queue,enqueue,17,,"['14', '8', '15', '13', '12', '11', '17']",[],"['10', '16']","[None, None]"
132,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,"['14', '8', '15', '13', '12', '11', '17', '10']",[],"[None, '16']","[None, None]"
132,16 finished CPU → ready queue,cpu_to_ready,16,CPU1,"['14', '8', '15', '13', '12', '11', '17', '10', '16']",[],"[None, None]","[None, None]"
132,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['8', '15', '13', '12', '11', '17', '10', '16']",[],"['14', None]","[None, None]"
132,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['15', '13', '12', '11', '17', '10', '16']",[],"['14', '8']","[None, None]"
133,8 finished CPU → wait queue,cpu_to_io,8,CPU1,"['15', '13', '12', '11', '17', '10', '16']",['8'],"['14', None]","[None, None]"
133,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['13', '12', '11', '17', '10', '16']",['8'],"['14', '15']","[None, None]"
133,8 dispatched to IO0,dispatch_io,8,IO0,"['13', '12', '11', '17', '10', '16']",[],"['14', '15']","['8', None]"
134,14 finished CPU → wait queue,cpu_to_io,14,CPU0,"['13', '12', '11', '17', '10', '16']",['14'],"[None, '15']","['8', None]"
134,15 finished CPU → ready queue,cpu_to_ready,15,CPU1,"['13', '12', '11', '17', '10', '16', '15']",['14'],"[None, None]","['8', None]"
134,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['12', '11', '17', '10', '16', '15']",['14'],"['13', None]","['8', None]"
134,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['11', '17', '10', '16', '15']",['14'],"['13', '12']","['8', None]"
134,14 dispatched to IO1,dispatch_io,14,IO1,"['11', '17', '10', '16', '15']",[],"['13', '12']","['8', '14']"
136,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['11', '17', '10', '16', '15', '13']",[],"[None, '12']","['8', '14']"
136,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['11', '17', '10', '16', '15', '13', '12']",[],"[None, None]","['8', '14']"
136,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['17', '10', '16', '15', '13', '12']",[],"['11', None]","['8', '14']"
136,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['10', '16', '15', '13', '12']",[],"['11', '17']","['8', '14']"
137,14 finished I/O → ready queue,io_to_ready,14,IO1,"['10', '16', '15', '13', '12', '14']",[],"['11', '17']","['8', None]"
138,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['10', '16', '15', '13', '12', '14', '11']",[],"[None, '17']","['8', None]"
138,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['10', '16', '15', '13', '12', '14', '11', '17']",[],"[None, None]","['8', None]"
138,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['16', '15', '13', '12', '14', '11', '17']",[],"['10', None]","['8', None]"
138,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['15', '13', '12', '14', '11', '17']",[],"['10', '16']","['8', None]"
139,8 finished I/O → ready queue,io_to_ready,8,IO0,"['15', '13', '12', '14', '11', '17', '8']",[],"['10', '16']","[None, None]"
140,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['15', '13', '12', '14', '11', '17', '8', '10']",[],"[None, '16']","[None, None]"
140,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['15', '13', '12', '14', '11', '17', '8', '10', '16']",[],"[None, None]","[None, None]"
140,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['13', '12', '14', '11', '17', '8', '10', '16']",[],"['15', None]","[None, None]"
140,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['12', '14', '11', '17', '8', '10', '16']",[],"['15', '13']","[None, None]"
142,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['12', '14', '11', '17', '8', '10', '16', '15']",[],"[None, '13']","[None, None]"
142,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['12', '14', '11', '17', '8', '10', '16', '15', '13']",[],"[None, None]","[None, None]"
142,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['14', '11', '17', '8', '10', '16', '15', '13']",[],"['12', None]","[None, None]"
142,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['11', '17', '8', '10', '16', '15', '13']",[],"['12', '14']","[None, None]"
143,12 finished CPU → wait queue,cpu_to_io,12,CPU0,"['11', '17', '8', '10', '16', '15', '13']",['12'],"[None, '14']","[None, None]"
143,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['17', '8', '10', '16', '15', '13']",['12'],"['11', '14']","[None, None]"
143,12 dispatched to IO0,dispatch_io,12,IO0,"['17', '8', '10', '16', '15', '13']",[],"['11', '14']","['12', None]"
144,11 finished CPU → wait queue,cpu_to_io,11,CPU0,"['17', '8', '10', '16', '15', '13']",['11'],"[None, '14']","['12', None]"
144,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['17', '8', '10', '16', '15', '13', '14']",['11'],"[None, None]","['12', None]"
144,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['8', '10', '16', '15', '13', '14']",['11'],"['17', None]","['12', None]"
144,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['10', '16', '15', '13', '14']",['11'],"['17', '8']","['12', None]"
144,11 dispatched to IO1,dispatch_io,11,IO1,"['10', '16', '15', '13', '14']",[],"['17', '8']","['12', '11']"
145,8 finished all bursts,finished,8,CPU1,"['10', '16', '15', '13', '14']",[],"['17', None]","['12', '11']"
145,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['16', '15', '13', '14']",[],"['17', '10']","['12', '11']"
146,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['16', '15', '13', '14', '17']",[],"[None, '10']","['12', '11']"
146,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['15', '13', '14', '17']",[],"['16', '10']","['12', '11']"
147,18 added to ready queue,enqueue,18,,"['15', '13', '14', '17', '18']",[],"['16', '10']","['12', '11']"
147,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,"['15', '13', '14', '17', '18', '16']",[],"[None, '10']","['12', '11']"
147,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['15', '13', '14', '17', '18', '16', '10']",[],"[None, None]","['12', '11']"
147,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['13', '14', '17', '18', '16', '10']",[],"['15', None]","['12', '11']"
147,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['14', '17', '18', '16', '10']",[],"['15', '13']","['12', '11']"
148,13 finished CPU → ready queue,cpu_to_ready,13,CPU1,"['14', '17', '18', '16', '10', '13']",[],"['15', None]","['12', '11']"
148,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['17', '18', '16', '10', '13']",[],"['15', '14']","['12', '11']"
149,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['17', '18', '16', '10', '13', '15']",[],"[None, '14']","['12', '11']"
149,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['18', '16', '10', '13', '15']",[],"['17', '14']","['12', '11']"
150,14 finished CPU → wait queue,cpu_to_io,14,CPU1,"['18', '16', '10', '13', '15']",['14'],"['17', None]","['12', '11']"
150,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['16', '10', '13', '15']",['14'],"['17', '18']","['12', '11']"
151,17 finished CPU → wait queue,cpu_to_io,17,CPU0,"['16', '10', '13', '15']","['14', '17']","[None, '18']","['12', '11']"
151,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['10', '13', '15']","['14', '17']","['16', '18']","['12', '11']"
152,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['10', '13', '15', '18']","['14', '17']","['16', None]","['12', '11']"
152,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['13', '15', '18']","['14', '17']","['16', '10']","['12', '11']"
153,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['13', '15', '18', '16']","['14', '17']","[None, '10']","['12', '11']"
153,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['15', '18', '16']","['14', '17']","['13', '10']","['12', '11']"
154,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['15', '18', '16', '10']","['14', '17']","['13', None]","['12', '11']"
154,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['18', '16', '10']","['14', '17']","['13', '15']","['12', '11']"
155,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['18', '16', '10', '13']","['14', '17']","[None, '15']","['12', '11']"
155,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['16', '10', '13']","['14', '17']","['18', '15']","['12', '11']"
156,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['16', '10', '13', '15']","['14', '17']","['18', None]","['12', '11']"
156,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['10', '13', '15']","['14', '17']","['18', '16']","['12', '11']"
157,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['10', '13', '15', '18']","['14', '17']","[None, '16']","['12', '11']"
157,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['13', '15', '18']","['14', '17']","['10', '16']","['12', '11']"
158,16 finished CPU → wait queue,cpu_to_io,16,CPU1,"['13', '15', '18']","['14', '17', '16']","['10', None]","['12', '11']"
158,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['15', '18']","['14', '17', '16']","['10', '13']","['12', '11']"
159,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,"['15', '18', '10']","['14', '17', '16']","[None, '13']","['12', '11']"
159,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['18', '10']","['14', '17', '16']","['15', '13']","['12', '11']"
160,15 finished CPU → wait queue,cpu_to_io,15,CPU0,"['18', '10']","['14', '17', '16', '15']","[None, '13']","['12', '11']"
160,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['18', '10', '13']","['14', '17', '16', '15']","[None, None]","['12', '11']"
160,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['10', '13']","['14', '17', '16', '15']","['18', None]","['12', '11']"
160,10 dispatched to CPU1,dispatch_cpu,10,CPU1,['13'],"['14', '17', '16', '15']","['18', '10']","['12', '11']"
161,18 finished CPU → ready queue,cpu_to_ready,18,CPU0,"['13', '18']","['14', '17', '16', '15']","[None, '10']","['12', '11']"
161,13 dispatched to CPU0,dispatch_cpu,13,CPU0,['18'],"['14', '17', '16', '15']","['13', '10']","['12', '11']"
162,13 finished CPU → ready queue,cpu_to_ready,13,CPU0,"['18', '13']","['14', '17', '16', '15']","[None, '10']","['12', '11']"
162,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['18', '13', '10']","['14', '17', '16', '15']","[None, None]","['12', '11']"
162,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['13', '10']","['14', '17', '16', '15']","['18', None]","['12', '11']"
162,13 dispatched to CPU1,dispatch_cpu,13,CPU1,['10'],"['14', '17', '16', '15']","['18', '13']","['12', '11']"
163,19 added to ready queue,enqueue,19,,"['10', '19']","['14', '17', '16', '15']","['18', '13']","['12', '11']"
164,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['10', '19', '18']","['14', '17', '16', '15']","[None, '13']","['12', '11']"
164,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['10', '19', '18', '13']","['14', '17', '16', '15']","[None, None]","['12', '11']"
164,11 finished I/O → ready queue,io_to_ready,11,IO1,"['10', '19', '18', '13', '11']","['14', '17', '16', '15']","[None, None]","['12', None]"
164,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['19', '18', '13', '11']","['14', '17', '16', '15']","['10', None]","['12', None]"
164,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['18', '13', '11']","['14', '17', '16', '15']","['10', '19']","['12', None]"
164,14 dispatched to IO1,dispatch_io,14,IO1,"['18', '13', '11']","['17', '16', '15']","['10', '19']","['12', '14']"
166,10 finished CPU → wait queue,cpu_to_io,10,CPU0,"['18', '13', '11']","['17', '16', '15', '10']","[None, '19']","['12', '14']"
166,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['18', '13', '11', '19']","['17', '16', '15', '10']","[None, None]","['12', '14']"
166,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['13', '11', '19']","['17', '16', '15', '10']","['18', None]","['12', '14']"
166,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['11', '19']","['17', '16', '15', '10']","['18', '13']","['12', '14']"
167,18 finished CPU → wait queue,cpu_to_io,18,CPU0,"['11', '19']","['17', '16', '15', '10', '18']","[None, '13']","['12', '14']"
167,11 dispatched to CPU0,dispatch_cpu,11,CPU0,['19'],"['17', '16', '15', '10', '18']","['11', '13']","['12', '14']"
168,13 finished CPU → ready queue,cpu_to_ready,13,CPU1,"['19', '13']","['17', '16', '15', '10', '18']","['11', None]","['12', '14']"
168,19 dispatched to CPU1,dispatch_cpu,19,CPU1,['13'],"['17', '16', '15', '10', '18']","['11', '19']","['12', '14']"
169,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['13', '11']","['17', '16', '15', '10', '18']","[None, '19']","['12', '14']"
169,13 dispatched to CPU0,dispatch_cpu,13,CPU0,['11'],"['17', '16', '15', '10', '18']","['13', '19']","['12', '14']"
170,19 finished CPU → ready queue,cpu_to_ready,19,CPU1,"['11', '19']","['17', '16', '15', '10', '18']","['13', None]","['12', '14']"
170,11 dispatched to CPU1,dispatch_cpu,11,CPU1,['19'],"['17', '16', '15', '10', '18']","['13', '11']","['12', '14']"
171,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['19', '13']","['17', '16', '15', '10', '18']","[None, '11']","['12', '14']"
171,12 finished I/O → ready queue,io_to_ready,12,IO0,"['19', '13', '12']","['17', '16', '15', '10', '18']","[None, '11']","[None, '14']"
171,14 finished I/O → ready queue,io_to_ready,14,IO1,"['19', '13', '12', '14']","['17', '16', '15', '10', '18']","[None, '11']","[None, None]"
171,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['13', '12', '14']","['17', '16', '15', '10', '18']","['19', '11']","[None, None]"
171,17 dispatched to IO0,dispatch_io,17,IO0,"['13', '12', '14']","['16', '15', '10', '18']","['19', '11']","['17', None]"
171,16 dispatched to IO1,dispatch_io,16,IO1,"['13', '12', '14']","['15', '10', '18']","['19', '11']","['17', '16']"
172,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['13', '12', '14', '11']","['15', '10', '18']","['19', None]","['17', '16']"
172,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['12', '14', '11']","['15', '10', '18']","['19', '13']","['17', '16']"
173,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['12', '14', '11', '19']","['15', '10', '18']","[None, '13']","['17', '16']"
173,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['14', '11', '19']","['15', '10', '18']","['12', '13']","['17', '16']"
174,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['14', '11', '19', '13']","['15', '10', '18']","['12', None]","['17', '16']"
174,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['11', '19', '13']","['15', '10', '18']","['12', '14']","['17', '16']"
175,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['11', '19', '13', '12']","['15', '10', '18']","[None, '14']","['17', '16']"
175,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['19', '13', '12']","['15', '10', '18']","['11', '14']","['17', '16']"
176,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['19', '13', '12', '14']","['15', '10', '18']","['11', None]","['17', '16']"
176,16 finished I/O → ready queue,io_to_ready,16,IO1,"['19', '13', '12', '14', '16']","['15', '10', '18']","['11', None]","['17', None]"
176,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['13', '12', '14', '16']","['15', '10', '18']","['11', '19']","['17', None]"
176,15 dispatched to IO1,dispatch_io,15,IO1,"['13', '12', '14', '16']","['10', '18']","['11', '19']","['17', '15']"
177,20 added to ready queue,enqueue,20,,"['13', '12', '14', '16', '20']","['10', '18']","['11', '19']","['17', '15']"
177,11 finished CPU → ready queue,cpu_to_ready,11,CPU0,"['13', '12', '14', '16', '20', '11']","['10', '18']","[None, '19']","['17', '15']"
177,19 finished CPU → ready queue,cpu_to_ready,19,CPU1,"['13', '12', '14', '16', '20', '11', '19']","['10', '18']","[None, None]","['17', '15']"
177,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['12', '14', '16', '20', '11', '19']","['10', '18']","['13', None]","['17', '15']"
177,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['14', '16', '20', '11', '19']","['10', '18']","['13', '12']","['17', '15']"
179,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['14', '16', '20', '11', '19', '13']","['10', '18']","[None, '12']","['17', '15']"
179,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['14', '16', '20', '11', '19', '13', '12']","['10', '18']","[None, None]","['17', '15']"
179,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['16', '20', '11', '19', '13', '12']","['10', '18']","['14', None]","['17', '15']"
179,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['20', '11', '19', '13', '12']","['10', '18']","['14', '16']","['17', '15']"
180,14 finished CPU → wait queue,cpu_to_io,14,CPU0,"['20', '11', '19', '13', '12']","['10', '18', '14']","[None, '16']","['17', '15']"
180,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['11', '19', '13', '12']","['10', '18', '14']","['20', '16']","['17', '15']"
181,16 finished CPU → ready queue,cpu_to_ready,16,CPU1,"['11', '19', '13', '12', '16']","['10', '18', '14']","['20', None]","['17', '15']"
181,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['19', '13', '12', '16']","['10', '18', '14']","['20', '11']","['17', '15']"
182,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['19', '13', '12', '16', '20']","['10', '18', '14']","[None, '11']","['17', '15']"
182,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['13', '12', '16', '20']","['10', '18', '14']","['19', '11']","['17', '15']"
183,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['13', '12', '16', '20', '11']","['10', '18', '14']","['19', None]","['17', '15']"
183,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['12', '16', '20', '11']","['10', '18', '14']","['19', '13']","['17', '15']"
184,19 finished CPU → ready queue,cpu_to_ready,19,CPU0,"['12', '16', '20', '11', '19']","['10', '18', '14']","[None, '13']","['17', '15']"
184,13 finished CPU → wait queue,cpu_to_io,13,CPU1,"['12', '16', '20', '11', '19']","['10', '18', '14', '13']","[None, None]","['17', '15']"
184,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['16', '20', '11', '19']","['10', '18', '14', '13']","['12', None]","['17', '15']"
184,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['20', '11', '19']","['10', '18', '14', '13']","['12', '16']","['17', '15']"
186,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['20', '11', '19', '12']","['10', '18', '14', '13']","[None, '16']","['17', '15']"
186,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['20', '11', '19', '12', '16']","['10', '18', '14', '13']","[None, None]","['17', '15']"
186,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['11', '19', '12', '16']","['10', '18', '14', '13']","['20', None]","['17', '15']"
186,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['19', '12', '16']","['10', '18', '14', '13']","['20', '11']","['17', '15']"
188,20 finished CPU → ready queue,cpu_to_ready,20,CPU0,"['19', '12', '16', '20']","['10', '18', '14', '13']","[None, '11']","['17', '15']"
188,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['19', '12', '16', '20', '11']","['10', '18', '14', '13']","[None, None]","['17', '15']"
188,17 finished I/O → ready queue,io_to_ready,17,IO0,"['19', '12', '16', '20', '11', '17']","['10', '18', '14', '13']","[None, None]","[None, '15']"
188,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['12', '16', '20', '11', '17']","['10', '18', '14', '13']","['19', None]","[None, '15']"
188,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['16', '20', '11', '17']","['10', '18', '14', '13']","['19', '12']","[None, '15']"
188,10 dispatched to IO0,dispatch_io,10,IO0,"['16', '20', '11', '17']","['18', '14', '13']","['19', '12']","['10', '15']"
190,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['16', '20', '11', '17', '19']","['18', '14', '13']","[None, '12']","['10', '15']"
190,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['16', '20', '11', '17', '19', '12']","['18', '14', '13']","[None, None]","['10', '15']"
190,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['20', '11', '17', '19', '12']","['18', '14', '13']","['16', None]","['10', '15']"
190,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['11', '17', '19', '12']","['18', '14', '13']","['16', '20']","['10', '15']"
192,16 finished CPU → wait queue,cpu_to_io,16,CPU0,"['11', '17', '19', '12']","['18', '14', '13', '16']","[None, '20']","['10', '15']"
192,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['11', '17', '19', '12', '20']","['18', '14', '13', '16']","[None, None]","['10', '15']"
192,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['17', '19', '12', '20']","['18', '14', '13', '16']","['11', None]","['10', '15']"
192,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['19', '12', '20']","['18', '14', '13', '16']","['11', '17']","['10', '15']"
193,11 finished CPU → wait queue,cpu_to_io,11,CPU0,"['19', '12', '20']","['18', '14', '13', '16', '11']","[None, '17']","['10', '15']"
193,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['12', '20']","['18', '14', '13', '16', '11']","['19', '17']","['10', '15']"
194,19 finished CPU → ready queue,cpu_to_ready,19,CPU0,"['12', '20', '19']","['18', '14', '13', '16', '11']","[None, '17']","['10', '15']"
194,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['12', '20', '19', '17']","['18', '14', '13', '16', '11']","[None, None]","['10', '15']"
194,15 finished I/O → ready queue,io_to_ready,15,IO1,"['12', '20', '19', '17', '15']","['18', '14', '13', '16', '11']","[None, None]","['10', None]"
194,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['20', '19', '17', '15']","['18', '14', '13', '16', '11']","['12', None]","['10', None]"
194,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['19', '17', '15']","['18', '14', '13', '16', '11']","['12', '20']","['10', None]"
194,18 dispatched to IO1,dispatch_io,18,IO1,"['19', '17', '15']","['14', '13', '16', '11']","['12', '20']","['10', '18']"
195,20 finished CPU → wait queue,cpu_to_io,20,CPU1,"['19', '17', '15']","['14', '13', '16', '11', '20']","['12', None]","['10', '18']"
195,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['17', '15']","['14', '13', '16', '11', '20']","['12', '19']","['10', '18']"
196,12 finished CPU → wait queue,cpu_to_io,12,CPU0,"['17', '15']","['14', '13', '16', '11', '20', '12']","[None, '19']","['10', '18']"
196,17 dispatched to CPU0,dispatch_cpu,17,CPU0,['15'],"['14', '13', '16', '11', '20', '12']","['17', '19']","['10', '18']"
197,19 finished CPU → ready queue,cpu_to_ready,19,CPU1,"['15', '19']","['14', '13', '16', '11', '20', '12']","['17', None]","['10', '18']"
197,15 dispatched to CPU1,dispatch_cpu,15,CPU1,['19'],"['14', '13', '16', '11', '20', '12']","['17', '15']","['10', '18']"
198,21 added to ready queue,enqueue,21,,"['19', '21']","['14', '13', '16', '11', '20', '12']","['17', '15']","['10', '18']"
198,17 finished CPU → wait queue,cpu_to_io,17,CPU0,"['19', '21']","['14', '13', '16', '11', '20', '12', '17']","[None, '15']","['10', '18']"
198,19 dispatched to CPU0,dispatch_cpu,19,CPU0,['21'],"['14', '13', '16', '11', '20', '12', '17']","['19', '15']","['10', '18']"
199,19 finished all bursts,finished,19,CPU0,['21'],"['14', '13', '16', '11', '20', '12', '17']","[None, '15']","['10', '18']"
199,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['21', '15']","['14', '13', '16', '11', '20', '12', '17']","[None, None]","['10', '18']"
199,18 finished I/O → ready queue,io_to_ready,18,IO1,"['21', '15', '18']","['14', '13', '16', '11', '20', '12', '17']","[None, None]","['10', None]"
199,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['15', '18']","['14', '13', '16', '11', '20', '12', '17']","['21', None]","['10', None]"
199,15 dispatched to CPU1,dispatch_cpu,15,CPU1,['18'],"['14', '13', '16', '11', '20', '12', '17']","['21', '15']","['10', None]"
199,14 dispatched to IO1,dispatch_io,14,IO1,['18'],"['13', '16', '11', '20', '12', '17']","['21', '15']","['10', '14']"
201,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['18', '21']","['13', '16', '11', '20', '12', '17']","[None, '15']","['10', '14']"
201,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['18', '21', '15']","['13', '16', '11', '20', '12', '17']","[None, None]","['10', '14']"
201,14 finished I/O → ready queue,io_to_ready,14,IO1,"['18', '21', '15', '14']","['13', '16', '11', '20', '12', '17']","[None, None]","['10', None]"
201,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['21', '15', '14']","['13', '16', '11', '20', '12', '17']","['18', None]","['10', None]"
201,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['15', '14']","['13', '16', '11', '20', '12', '17']","['18', '21']","['10', None]"
201,13 dispatched to IO1,dispatch_io,13,IO1,"['15', '14']","['16', '11', '20', '12', '17']","['18', '21']","['10', '13']"
202,21 finished CPU → wait queue,cpu_to_io,21,CPU1,"['15', '14']","['16', '11', '20', '12', '17', '21']","['18', None]","['10', '13']"
202,10 finished I/O → ready queue,io_to_ready,10,IO0,"['15', '14', '10']","['16', '11', '20', '12', '17', '21']","['18', None]","[None, '13']"
202,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['14', '10']","['16', '11', '20', '12', '17', '21']","['18', '15']","[None, '13']"
202,16 dispatched to IO0,dispatch_io,16,IO0,"['14', '10']","['11', '20', '12', '17', '21']","['18', '15']","['16', '13']"
203,18 finished CPU → wait queue,cpu_to_io,18,CPU0,"['14', '10']","['11', '20', '12', '17', '21', '18']","[None, '15']","['16', '13']"
203,15 finished CPU → wait queue,cpu_to_io,15,CPU1,"['14', '10']","['11', '20', '12', '17', '21', '18', '15']","[None, None]","['16', '13']"
203,14 dispatched to CPU0,dispatch_cpu,14,CPU0,['10'],"['11', '20', '12', '17', '21', '18', '15']","['14', None]","['16', '13']"
203,10 dispatched to CPU1,dispatch_cpu,10,CPU1,[],"['11', '20', '12', '17', '21', '18', '15']","['14', '10']","['16', '13']"
205,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],"['11', '20', '12', '17', '21', '18', '15']","[None, '10']","['16', '13']"
205,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['14', '10']","['11', '20', '12', '17', '21', '18', '15']","[None, None]","['16', '13']"
205,14 dispatched to CPU0,dispatch_cpu,14,CPU0,['10'],"['11', '20', '12', '17', '21', '18', '15']","['14', None]","['16', '13']"
205,10 dispatched to CPU1,dispatch_cpu,10,CPU1,[],"['11', '20', '12', '17', '21', '18', '15']","['14', '10']","['16', '13']"
207,14 finished CPU → wait queue,cpu_to_io,14,CPU0,[],"['11', '20', '12', '17', '21', '18', '15', '14']","[None, '10']","['16', '13']"
207,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,['10'],"['11', '20', '12', '17', '21', '18', '15', '14']","[None, None]","['16', '13']"
207,16 finished I/O → ready queue,io_to_ready,16,IO0,"['10', '16']","['11', '20', '12', '17', '21', '18', '15', '14']","[None, None]","[None, '13']"
207,10 dispatched to CPU0,dispatch_cpu,10,CPU0,['16'],"['11', '20', '12', '17', '21', '18', '15', '14']","['10', None]","[None, '13']"
207,16 dispatched to CPU1,dispatch_cpu,16,CPU1,[],"['11', '20', '12', '17', '21', '18', '15', '14']","['10', '16']","[None, '13']"
207,11 dispatched to IO0,dispatch_io,11,IO0,[],"['20', '12', '17', '21', '18', '15', '14']","['10', '16']","['11', '13']"
208,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,['10'],"['20', '12', '17', '21', '18', '15', '14']","[None, '16']","['11', '13']"
208,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['20', '12', '17', '21', '18', '15', '14']","['10', '16']","['11', '13']"
209,16 finished all bursts,finished,16,CPU1,[],"['20', '12', '17', '21', '18', '15', '14']","['10', None]","['11', '13']"
210,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['20', '12', '17', '21', '18', '15', '14']","[None, None]","['11', '13']"
210,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['20', '12', '17', '21', '18', '15', '14']","['10', None]","['11', '13']"
212,10 finished all bursts,finished,10,CPU0,[],"['20', '12', '17', '21', '18', '15', '14']","[None, None]","['11', '13']"
214,11 finished I/O → ready queue,io_to_ready,11,IO0,['11'],"['20', '12', '17', '21', '18', '15', '14']","[None, None]","[None, '13']"
214,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['20', '12', '17', '21', '18', '15', '14']","['11', None]","[None, '13']"
214,20 dispatched to IO0,dispatch_io,20,IO0,[],"['12', '17', '21', '18', '15', '14']","['11', None]","['20', '13']"
215,22 added to ready queue,enqueue,22,,['22'],"['12', '17', '21', '18', '15', '14']","['11', None]","['20', '13']"
215,20 finished I/O → ready queue,io_to_ready,20,IO0,"['22', '20']","['12', '17', '21', '18', '15', '14']","['11', None]","[None, '13']"
215,22 dispatched to CPU1,dispatch_cpu,22,CPU1,['20'],"['12', '17', '21', '18', '15', '14']","['11', '22']","[None, '13']"
215,12 dispatched to IO0,dispatch_io,12,IO0,['20'],"['17', '21', '18', '15', '14']","['11', '22']","['12', '13']"
216,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['20', '11']","['17', '21', '18', '15', '14']","[None, '22']","['12', '13']"
216,20 dispatched to CPU0,dispatch_cpu,20,CPU0,['11'],"['17', '21', '18', '15', '14']","['20', '22']","['12', '13']"
217,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['11', '22']","['17', '21', '18', '15', '14']","['20', None]","['12', '13']"
217,11 dispatched to CPU1,dispatch_cpu,11,CPU1,['22'],"['17', '21', '18', '15', '14']","['20', '11']","['12', '13']"
218,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['22', '20']","['17', '21', '18', '15', '14']","[None, '11']","['12', '13']"
218,22 dispatched to CPU0,dispatch_cpu,22,CPU0,['20'],"['17', '21', '18', '15', '14']","['22', '11']","['12', '13']"
219,22 finished CPU → wait queue,cpu_to_io,22,CPU0,['20'],"['17', '21', '18', '15', '14', '22']","[None, '11']","['12', '13']"
219,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['20', '11']","['17', '21', '18', '15', '14', '22']","[None, None]","['12', '13']"
219,20 dispatched to CPU0,dispatch_cpu,20,CPU0,['11'],"['17', '21', '18', '15', '14', '22']","['20', None]","['12', '13']"
219,11 dispatched to CPU1,dispatch_cpu,11,CPU1,[],"['17', '21', '18', '15', '14', '22']","['20', '11']","['12', '13']"
220,20 finished CPU → ready queue,cpu_to_ready,20,CPU0,['20'],"['17', '21', '18', '15', '14', '22']","[None, '11']","['12', '13']"
220,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['17', '21', '18', '15', '14', '22']","['20', '11']","['12', '13']"
221,11 finished CPU → ready queue,cpu_to_ready,11,CPU1,['11'],"['17', '21', '18', '15', '14', '22']","['20', None]","['12', '13']"
221,13 finished I/O → ready queue,io_to_ready,13,IO1,"['11', '13']","['17', '21', '18', '15', '14', '22']","['20', None]","['12', None]"
221,11 dispatched to CPU1,dispatch_cpu,11,CPU1,['13'],"['17', '21', '18', '15', '14', '22']","['20', '11']","['12', None]"
221,17 dispatched to IO1,dispatch_io,17,IO1,['13'],"['21', '18', '15', '14', '22']","['20', '11']","['12', '17']"
222,20 finished CPU → wait queue,cpu_to_io,20,CPU0,['13'],"['21', '18', '15', '14', '22', '20']","[None, '11']","['12', '17']"
222,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['21', '18', '15', '14', '22', '20']","['13', '11']","['12', '17']"
223,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,['11'],"['21', '18', '15', '14', '22', '20']","['13', None]","['12', '17']"
223,11 dispatched to CPU1,dispatch_cpu,11,CPU1,[],"['21', '18', '15', '14', '22', '20']","['13', '11']","['12', '17']"
224,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['21', '18', '15', '14', '22', '20']","[None, '11']","['12', '17']"
224,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['21', '18', '15', '14', '22', '20']","['13', '11']","['12', '17']"
225,11 finished CPU → ready queue,cpu_to_ready,11,CPU1,['11'],"['21', '18', '15', '14', '22', '20']","['13', None]","['12', '17']"
225,12 finished I/O → ready queue,io_to_ready,12,IO0,"['11', '12']","['21', '18', '15', '14', '22', '20']","['13', None]","[None, '17']"
225,11 dispatched to CPU1,dispatch_cpu,11,CPU1,['12'],"['21', '18', '15', '14', '22', '20']","['13', '11']","[None, '17']"
225,21 dispatched to IO0,dispatch_io,21,IO0,['12'],"['18', '15', '14', '22', '20']","['13', '11']","['21', '17']"
226,13 finished CPU → ready queue,cpu_to_ready,13,CPU0,"['12', '13']","['18', '15', '14', '22', '20']","[None, '11']","['21', '17']"
226,12 dispatched to CPU0,dispatch_cpu,12,CPU0,['13'],"['18', '15', '14', '22', '20']","['12', '11']","['21', '17']"
227,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['13', '11']","['18', '15', '14', '22', '20']","['12', None]","['21', '17']"
227,13 dispatched to CPU1,dispatch_cpu,13,CPU1,['11'],"['18', '15', '14', '22', '20']","['12', '13']","['21', '17']"
228,23 added to ready queue,enqueue,23,,"['11', '23']","['18', '15', '14', '22', '20']","['12', '13']","['21', '17']"
228,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['11', '23', '12']","['18', '15', '14', '22', '20']","[None, '13']","['21', '17']"
228,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['23', '12']","['18', '15', '14', '22', '20']","['11', '13']","['21', '17']"
229,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['23', '12', '13']","['18', '15', '14', '22', '20']","['11', None]","['21', '17']"
229,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['12', '13']","['18', '15', '14', '22', '20']","['11', '23']","['21', '17']"
230,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['12', '13', '11']","['18', '15', '14', '22', '20']","[None, '23']","['21', '17']"
230,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['13', '11']","['18', '15', '14', '22', '20']","['12', '23']","['21', '17']"
231,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['13', '11', '23']","['18', '15', '14', '22', '20']","['12', None]","['21', '17']"
231,21 finished I/O → ready queue,io_to_ready,21,IO0,"['13', '11', '23', '21']","['18', '15', '14', '22', '20']","['12', None]","[None, '17']"
231,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['11', '23', '21']","['18', '15', '14', '22', '20']","['12', '13']","[None, '17']"
231,18 dispatched to IO0,dispatch_io,18,IO0,"['11', '23', '21']","['15', '14', '22', '20']","['12', '13']","['18', '17']"
232,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['11', '23', '21', '12']","['15', '14', '22', '20']","[None, '13']","['18', '17']"
232,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['23', '21', '12']","['15', '14', '22', '20']","['11', '13']","['18', '17']"
233,11 finished CPU → ready queue,cpu_to_ready,11,CPU0,"['23', '21', '12', '11']","['15', '14', '22', '20']","[None, '13']","['18', '17']"
233,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['23', '21', '12', '11', '13']","['15', '14', '22', '20']","[None, None]","['18', '17']"
233,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['21', '12', '11', '13']","['15', '14', '22', '20']","['23', None]","['18', '17']"
233,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['12', '11', '13']","['15', '14', '22', '20']","['23', '21']","['18', '17']"
234,17 finished I/O → ready queue,io_to_ready,17,IO1,"['12', '11', '13', '17']","['15', '14', '22', '20']","['23', '21']","['18', None]"
234,15 dispatched to IO1,dispatch_io,15,IO1,"['12', '11', '13', '17']","['14', '22', '20']","['23', '21']","['18', '15']"
235,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['12', '11', '13', '17', '23']","['14', '22', '20']","[None, '21']","['18', '15']"
235,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['12', '11', '13', '17', '23', '21']","['14', '22', '20']","[None, None]","['18', '15']"
235,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['11', '13', '17', '23', '21']","['14', '22', '20']","['12', None]","['18', '15']"
235,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['13', '17', '23', '21']","['14', '22', '20']","['12', '11']","['18', '15']"
236,18 finished I/O → ready queue,io_to_ready,18,IO0,"['13', '17', '23', '21', '18']","['14', '22', '20']","['12', '11']","[None, '15']"
236,14 dispatched to IO0,dispatch_io,14,IO0,"['13', '17', '23', '21', '18']","['22', '20']","['12', '11']","['14', '15']"
237,24 added to ready queue,enqueue,24,,"['13', '17', '23', '21', '18', '24']","['22', '20']","['12', '11']","['14', '15']"
237,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['13', '17', '23', '21', '18', '24', '12']","['22', '20']","[None, '11']","['14', '15']"
237,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['13', '17', '23', '21', '18', '24', '12', '11']","['22', '20']","[None, None]","['14', '15']"
237,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['17', '23', '21', '18', '24', '12', '11']","['22', '20']","['13', None]","['14', '15']"
237,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['23', '21', '18', '24', '12', '11']","['22', '20']","['13', '17']","['14', '15']"
239,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['23', '21', '18', '24', '12', '11', '13']","['22', '20']","[None, '17']","['14', '15']"
239,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['23', '21', '18', '24', '12', '11', '13', '17']","['22', '20']","[None, None]","['14', '15']"
239,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['21', '18', '24', '12', '11', '13', '17']","['22', '20']","['23', None]","['14', '15']"
239,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['18', '24', '12', '11', '13', '17']","['22', '20']","['23', '21']","['14', '15']"
240,23 finished CPU → wait queue,cpu_to_io,23,CPU0,"['18', '24', '12', '11', '13', '17']","['22', '20', '23']","[None, '21']","['14', '15']"
240,14 finished I/O → ready queue,io_to_ready,14,IO0,"['18', '24', '12', '11', '13', '17', '14']","['22', '20', '23']","[None, '21']","[None, '15']"
240,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['24', '12', '11', '13', '17', '14']","['22', '20', '23']","['18', '21']","[None, '15']"
240,22 dispatched to IO0,dispatch_io,22,IO0,"['24', '12', '11', '13', '17', '14']","['20', '23']","['18', '21']","['22', '15']"
241,18 finished CPU → wait queue,cpu_to_io,18,CPU0,"['24', '12', '11', '13', '17', '14']","['20', '23', '18']","[None, '21']","['22', '15']"
241,21 finished CPU → wait queue,cpu_to_io,21,CPU1,"['24', '12', '11', '13', '17', '14']","['20', '23', '18', '21']","[None, None]","['22', '15']"
241,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['12', '11', '13', '17', '14']","['20', '23', '18', '21']","['24', None]","['22', '15']"
241,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['11', '13', '17', '14']","['20', '23', '18', '21']","['24', '12']","['22', '15']"
243,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['11', '13', '17', '14', '24']","['20', '23', '18', '21']","[None, '12']","['22', '15']"
243,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['11', '13', '17', '14', '24', '12']","['20', '23', '18', '21']","[None, None]","['22', '15']"
243,22 finished I/O → ready queue,io_to_ready,22,IO0,"['11', '13', '17', '14', '24', '12', '22']","['20', '23', '18', '21']","[None, None]","[None, '15']"
243,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['13', '17', '14', '24', '12', '22']","['20', '23', '18', '21']","['11', None]","[None, '15']"
243,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['17', '14', '24', '12', '22']","['20', '23', '18', '21']","['11', '13']","[None, '15']"
243,20 dispatched to IO0,dispatch_io,20,IO0,"['17', '14', '24', '12', '22']","['23', '18', '21']","['11', '13']","['20', '15']"
244,15 finished I/O → ready queue,io_to_ready,15,IO1,"['17', '14', '24', '12', '22', '15']","['23', '18', '21']","['11', '13']","['20', None]"
244,23 dispatched to IO1,dispatch_io,23,IO1,"['17', '14', '24', '12', '22', '15']","['18', '21']","['11', '13']","['20', '23']"
245,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['17', '14', '24', '12', '22', '15', '11']","['18', '21']","[None, '13']","['20', '23']"
245,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['17', '14', '24', '12', '22', '15', '11', '13']","['18', '21']","[None, None]","['20', '23']"
245,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['14', '24', '12', '22', '15', '11', '13']","['18', '21']","['17', None]","['20', '23']"
245,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['24', '12', '22', '15', '11', '13']","['18', '21']","['17', '14']","['20', '23']"
247,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['24', '12', '22', '15', '11', '13', '17']","['18', '21']","[None, '14']","['20', '23']"
247,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['24', '12', '22', '15', '11', '13', '17', '14']","['18', '21']","[None, None]","['20', '23']"
247,23 finished I/O → ready queue,io_to_ready,23,IO1,"['24', '12', '22', '15', '11', '13', '17', '14', '23']","['18', '21']","[None, None]","['20', None]"
247,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['12', '22', '15', '11', '13', '17', '14', '23']","['18', '21']","['24', None]","['20', None]"
247,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['22', '15', '11', '13', '17', '14', '23']","['18', '21']","['24', '12']","['20', None]"
247,18 dispatched to IO1,dispatch_io,18,IO1,"['22', '15', '11', '13', '17', '14', '23']",['21'],"['24', '12']","['20', '18']"
249,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['22', '15', '11', '13', '17', '14', '23', '24']",['21'],"[None, '12']","['20', '18']"
249,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['22', '15', '11', '13', '17', '14', '23', '24', '12']",['21'],"[None, None]","['20', '18']"
249,20 finished I/O → ready queue,io_to_ready,20,IO0,"['22', '15', '11', '13', '17', '14', '23', '24', '12', '20']",['21'],"[None, None]","[None, '18']"
249,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['15', '11', '13', '17', '14', '23', '24', '12', '20']",['21'],"['22', None]","[None, '18']"
249,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['11', '13', '17', '14', '23', '24', '12', '20']",['21'],"['22', '15']","[None, '18']"
249,21 dispatched to IO0,dispatch_io,21,IO0,"['11', '13', '17', '14', '23', '24', '12', '20']",[],"['22', '15']","['21', '18']"
250,18 finished I/O → ready queue,io_to_ready,18,IO1,"['11', '13', '17', '14', '23', '24', '12', '20', '18']",[],"['22', '15']","['21', None]"
251,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['11', '13', '17', '14', '23', '24', '12', '20', '18', '22']",[],"[None, '15']","['21', None]"
251,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['11', '13', '17', '14', '23', '24', '12', '20', '18', '22', '15']",[],"[None, None]","['21', None]"
251,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['13', '17', '14', '23', '24', '12', '20', '18', '22', '15']",[],"['11', None]","['21', None]"
251,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['17', '14', '23', '24', '12', '20', '18', '22', '15']",[],"['11', '13']","['21', None]"
253,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['17', '14', '23', '24', '12', '20', '18', '22', '15', '11']",[],"[None, '13']","['21', None]"
253,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['17', '14', '23', '24', '12', '20', '18', '22', '15', '11', '13']",[],"[None, None]","['21', None]"
253,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['14', '23', '24', '12', '20', '18', '22', '15', '11', '13']",[],"['17', None]","['21', None]"
253,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['23', '24', '12', '20', '18', '22', '15', '11', '13']",[],"['17', '14']","['21', None]"
255,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['23', '24', '12', '20', '18', '22', '15', '11', '13', '17']",[],"[None, '14']","['21', None]"
255,14 finished all bursts,finished,14,CPU1,"['23', '24', '12', '20', '18', '22', '15', '11', '13', '17']",[],"[None, None]","['21', None]"
255,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['24', '12', '20', '18', '22', '15', '11', '13', '17']",[],"['23', None]","['21', None]"
255,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['12', '20', '18', '22', '15', '11', '13', '17']",[],"['23', '24']","['21', None]"
256,25 added to ready queue,enqueue,25,,"['12', '20', '18', '22', '15', '11', '13', '17', '25']",[],"['23', '24']","['21', None]"
256,21 finished I/O → ready queue,io_to_ready,21,IO0,"['12', '20', '18', '22', '15', '11', '13', '17', '25', '21']",[],"['23', '24']","[None, None]"
257,23 finished CPU → wait queue,cpu_to_io,23,CPU0,"['12', '20', '18', '22', '15', '11', '13', '17', '25', '21']",['23'],"[None, '24']","[None, None]"
257,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['12', '20', '18', '22', '15', '11', '13', '17', '25', '21', '24']",['23'],"[None, None]","[None, None]"
257,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['20', '18', '22', '15', '11', '13', '17', '25', '21', '24']",['23'],"['12', None]","[None, None]"
257,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['18', '22', '15', '11', '13', '17', '25', '21', '24']",['23'],"['12', '20']","[None, None]"
257,23 dispatched to IO0,dispatch_io,23,IO0,"['18', '22', '15', '11', '13', '17', '25', '21', '24']",[],"['12', '20']","['23', None]"
259,12 finished CPU → wait queue,cpu_to_io,12,CPU0,"['18', '22', '15', '11', '13', '17', '25', '21', '24']",['12'],"[None, '20']","['23', None]"
259,20 finished CPU → wait queue,cpu_to_io,20,CPU1,"['18', '22', '15', '11', '13', '17', '25', '21', '24']","['12', '20']","[None, None]","['23', None]"
259,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['22', '15', '11', '13', '17', '25', '21', '24']","['12', '20']","['18', None]","['23', None]"
259,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['15', '11', '13', '17', '25', '21', '24']","['12', '20']","['18', '22']","['23', None]"
259,12 dispatched to IO1,dispatch_io,12,IO1,"['15', '11', '13', '17', '25', '21', '24']",['20'],"['18', '22']","['23', '12']"
260,22 finished CPU → wait queue,cpu_to_io,22,CPU1,"['15', '11', '13', '17', '25', '21', '24']","['20', '22']","['18', None]","['23', '12']"
260,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['11', '13', '17', '25', '21', '24']","['20', '22']","['18', '15']","['23', '12']"
261,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['11', '13', '17', '25', '21', '24', '18']","['20', '22']","[None, '15']","['23', '12']"
261,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['13', '17', '25', '21', '24', '18']","['20', '22']","['11', '15']","['23', '12']"
262,11 finished CPU → wait queue,cpu_to_io,11,CPU0,"['13', '17', '25', '21', '24', '18']","['20', '22', '11']","[None, '15']","['23', '12']"
262,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['13', '17', '25', '21', '24', '18', '15']","['20', '22', '11']","[None, None]","['23', '12']"
262,23 finished I/O → ready queue,io_to_ready,23,IO0,"['13', '17', '25', '21', '24', '18', '15', '23']","['20', '22', '11']","[None, None]","[None, '12']"
262,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['17', '25', '21', '24', '18', '15', '23']","['20', '22', '11']","['13', None]","[None, '12']"
262,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['25', '21', '24', '18', '15', '23']","['20', '22', '11']","['13', '17']","[None, '12']"
262,20 dispatched to IO0,dispatch_io,20,IO0,"['25', '21', '24', '18', '15', '23']","['22', '11']","['13', '17']","['20', '12']"
263,13 finished CPU → ready queue,cpu_to_ready,13,CPU0,"['25', '21', '24', '18', '15', '23', '13']","['22', '11']","[None, '17']","['20', '12']"
263,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['21', '24', '18', '15', '23', '13']","['22', '11']","['25', '17']","['20', '12']"
264,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['21', '24', '18', '15', '23', '13', '17']","['22', '11']","['25', None]","['20', '12']"
264,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['24', '18', '15', '23', '13', '17']","['22', '11']","['25', '21']","['20', '12']"
265,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['24', '18', '15', '23', '13', '17', '25']","['22', '11']","[None, '21']","['20', '12']"
265,20 finished I/O → ready queue,io_to_ready,20,IO0,"['24', '18', '15', '23', '13', '17', '25', '20']","['22', '11']","[None, '21']","[None, '12']"
265,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['18', '15', '23', '13', '17', '25', '20']","['22', '11']","['24', '21']","[None, '12']"
265,22 dispatched to IO0,dispatch_io,22,IO0,"['18', '15', '23', '13', '17', '25', '20']",['11'],"['24', '21']","['22', '12']"
266,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['18', '15', '23', '13', '17', '25', '20', '21']",['11'],"['24', None]","['22', '12']"
266,12 finished I/O → ready queue,io_to_ready,12,IO1,"['18', '15', '23', '13', '17', '25', '20', '21', '12']",['11'],"['24', None]","['22', None]"
266,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['15', '23', '13', '17', '25', '20', '21', '12']",['11'],"['24', '18']","['22', None]"
266,11 dispatched to IO1,dispatch_io,11,IO1,"['15', '23', '13', '17', '25', '20', '21', '12']",[],"['24', '18']","['22', '11']"
267,24 finished CPU → wait queue,cpu_to_io,24,CPU0,"['15', '23', '13', '17', '25', '20', '21', '12']",['24'],"[None, '18']","['22', '11']"
267,18 finished CPU → wait queue,cpu_to_io,18,CPU1,"['15', '23', '13', '17', '25', '20', '21', '12']","['24', '18']","[None, None]","['22', '11']"
267,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['23', '13', '17', '25', '20', '21', '12']","['24', '18']","['15', None]","['22', '11']"
267,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['13', '17', '25', '20', '21', '12']","['24', '18']","['15', '23']","['22', '11']"
268,15 finished CPU → ready queue,cpu_to_ready,15,CPU0,"['13', '17', '25', '20', '21', '12', '15']","['24', '18']","[None, '23']","['22', '11']"
268,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['17', '25', '20', '21', '12', '15']","['24', '18']","['13', '23']","['22', '11']"
269,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['17', '25', '20', '21', '12', '15', '23']","['24', '18']","['13', None]","['22', '11']"
269,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['25', '20', '21', '12', '15', '23']","['24', '18']","['13', '17']","['22', '11']"
270,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['25', '20', '21', '12', '15', '23', '13']","['24', '18']","[None, '17']","['22', '11']"
270,17 finished CPU → ready queue,cpu_to_ready,17,CPU1,"['25', '20', '21', '12', '15', '23', '13', '17']","['24', '18']","[None, None]","['22', '11']"
270,22 finished I/O → ready queue,io_to_ready,22,IO0,"['25', '20', '21', '12', '15', '23', '13', '17', '22']","['24', '18']","[None, None]","[None, '11']"
270,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['20', '21', '12', '15', '23', '13', '17', '22']","['24', '18']","['25', None]","[None, '11']"
270,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['21', '12', '15', '23', '13', '17', '22']","['24', '18']","['25', '20']","[None, '11']"
270,24 dispatched to IO0,dispatch_io,24,IO0,"['21', '12', '15', '23', '13', '17', '22']",['18'],"['25', '20']","['24', '11']"
272,25 finished CPU → wait queue,cpu_to_io,25,CPU0,"['21', '12', '15', '23', '13', '17', '22']","['18', '25']","[None, '20']","['24', '11']"
272,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['21', '12', '15', '23', '13', '17', '22', '20']","['18', '25']","[None, None]","['24', '11']"
272,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['12', '15', '23', '13', '17', '22', '20']","['18', '25']","['21', None]","['24', '11']"
272,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['15', '23', '13', '17', '22', '20']","['18', '25']","['21', '12']","['24', '11']"
273,21 finished CPU → ready queue,cpu_to_ready,21,CPU0,"['15', '23', '13', '17', '22', '20', '21']","['18', '25']","[None, '12']","['24', '11']"
273,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['23', '13', '17', '22', '20', '21']","['18', '25']","['15', '12']","['24', '11']"
274,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['23', '13', '17', '22', '20', '21', '12']","['18', '25']","['15', None]","['24', '11']"
274,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['13', '17', '22', '20', '21', '12']","['18', '25']","['15', '23']","['24', '11']"
275,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['13', '17', '22', '20', '21', '12', '15']","['18', '25']","[None, '23']","['24', '11']"
275,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['17', '22', '20', '21', '12', '15']","['18', '25']","['13', '23']","['24', '11']"
276,23 finished CPU → wait queue,cpu_to_io,23,CPU1,"['17', '22', '20', '21', '12', '15']","['18', '25', '23']","['13', None]","['24', '11']"
276,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['22', '20', '21', '12', '15']","['18', '25', '23']","['13', '17']","['24', '11']"
277,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['22', '20', '21', '12', '15', '13']","['18', '25', '23']","[None, '17']","['24', '11']"
277,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['20', '21', '12', '15', '13']","['18', '25', '23']","['22', '17']","['24', '11']"
278,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['20', '21', '12', '15', '13', '17']","['18', '25', '23']","['22', None]","['24', '11']"
278,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['21', '12', '15', '13', '17']","['18', '25', '23']","['22', '20']","['24', '11']"
279,22 finished CPU → wait queue,cpu_to_io,22,CPU0,"['21', '12', '15', '13', '17']","['18', '25', '23', '22']","[None, '20']","['24', '11']"
279,20 finished all bursts,finished,20,CPU1,"['21', '12', '15', '13', '17']","['18', '25', '23', '22']","[None, None]","['24', '11']"
279,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['12', '15', '13', '17']","['18', '25', '23', '22']","['21', None]","['24', '11']"
279,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['15', '13', '17']","['18', '25', '23', '22']","['21', '12']","['24', '11']"
281,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['15', '13', '17', '21']","['18', '25', '23', '22']","[None, '12']","['24', '11']"
281,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['15', '13', '17', '21', '12']","['18', '25', '23', '22']","[None, None]","['24', '11']"
281,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['13', '17', '21', '12']","['18', '25', '23', '22']","['15', None]","['24', '11']"
281,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['17', '21', '12']","['18', '25', '23', '22']","['15', '13']","['24', '11']"
283,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['17', '21', '12', '15']","['18', '25', '23', '22']","[None, '13']","['24', '11']"
283,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['17', '21', '12', '15', '13']","['18', '25', '23', '22']","[None, None]","['24', '11']"
283,24 finished I/O → ready queue,io_to_ready,24,IO0,"['17', '21', '12', '15', '13', '24']","['18', '25', '23', '22']","[None, None]","[None, '11']"
283,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['21', '12', '15', '13', '24']","['18', '25', '23', '22']","['17', None]","[None, '11']"
283,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['12', '15', '13', '24']","['18', '25', '23', '22']","['17', '21']","[None, '11']"
283,18 dispatched to IO0,dispatch_io,18,IO0,"['12', '15', '13', '24']","['25', '23', '22']","['17', '21']","['18', '11']"
284,21 finished CPU → wait queue,cpu_to_io,21,CPU1,"['12', '15', '13', '24']","['25', '23', '22', '21']","['17', None]","['18', '11']"
284,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['15', '13', '24']","['25', '23', '22', '21']","['17', '12']","['18', '11']"
285,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['15', '13', '24', '17']","['25', '23', '22', '21']","[None, '12']","['18', '11']"
285,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['13', '24', '17']","['25', '23', '22', '21']","['15', '12']","['18', '11']"
286,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['13', '24', '17', '12']","['25', '23', '22', '21']","['15', None]","['18', '11']"
286,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['24', '17', '12']","['25', '23', '22', '21']","['15', '13']","['18', '11']"
287,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['24', '17', '12', '15']","['25', '23', '22', '21']","[None, '13']","['18', '11']"
287,18 finished I/O → ready queue,io_to_ready,18,IO0,"['24', '17', '12', '15', '18']","['25', '23', '22', '21']","[None, '13']","[None, '11']"
287,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['17', '12', '15', '18']","['25', '23', '22', '21']","['24', '13']","[None, '11']"
287,25 dispatched to IO0,dispatch_io,25,IO0,"['17', '12', '15', '18']","['23', '22', '21']","['24', '13']","['25', '11']"
288,13 finished CPU → wait queue,cpu_to_io,13,CPU1,"['17', '12', '15', '18']","['23', '22', '21', '13']","['24', None]","['25', '11']"
288,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['12', '15', '18']","['23', '22', '21', '13']","['24', '17']","['25', '11']"
289,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['12', '15', '18', '24']","['23', '22', '21', '13']","[None, '17']","['25', '11']"
289,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['15', '18', '24']","['23', '22', '21', '13']","['12', '17']","['25', '11']"
290,17 finished CPU → wait queue,cpu_to_io,17,CPU1,"['15', '18', '24']","['23', '22', '21', '13', '17']","['12', None]","['25', '11']"
290,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['18', '24']","['23', '22', '21', '13', '17']","['12', '15']","['25', '11']"
291,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['18', '24', '12']","['23', '22', '21', '13', '17']","[None, '15']","['25', '11']"
291,25 finished I/O → ready queue,io_to_ready,25,IO0,"['18', '24', '12', '25']","['23', '22', '21', '13', '17']","[None, '15']","[None, '11']"
291,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['24', '12', '25']","['23', '22', '21', '13', '17']","['18', '15']","[None, '11']"
291,23 dispatched to IO0,dispatch_io,23,IO0,"['24', '12', '25']","['22', '21', '13', '17']","['18', '15']","['23', '11']"
292,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['24', '12', '25', '15']","['22', '21', '13', '17']","['18', None]","['23', '11']"
292,11 finished I/O → ready queue,io_to_ready,11,IO1,"['24', '12', '25', '15', '11']","['22', '21', '13', '17']","['18', None]","['23', None]"
292,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['12', '25', '15', '11']","['22', '21', '13', '17']","['18', '24']","['23', None]"
292,22 dispatched to IO1,dispatch_io,22,IO1,"['12', '25', '15', '11']","['21', '13', '17']","['18', '24']","['23', '22']"
293,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['12', '25', '15', '11', '18']","['21', '13', '17']","[None, '24']","['23', '22']"
293,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['25', '15', '11', '18']","['21', '13', '17']","['12', '24']","['23', '22']"
294,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,"['25', '15', '11', '18', '12']","['21', '13', '17']","[None, '24']","['23', '22']"
294,24 finished CPU → ready queue,cpu_to_ready,24,CPU1,"['25', '15', '11', '18', '12', '24']","['21', '13', '17']","[None, None]","['23', '22']"
294,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['15', '11', '18', '12', '24']","['21', '13', '17']","['25', None]","['23', '22']"
294,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['11', '18', '12', '24']","['21', '13', '17']","['25', '15']","['23', '22']"
295,15 finished CPU → wait queue,cpu_to_io,15,CPU1,"['11', '18', '12', '24']","['21', '13', '17', '15']","['25', None]","['23', '22']"
295,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['18', '12', '24']","['21', '13', '17', '15']","['25', '11']","['23', '22']"
296,25 finished CPU → wait queue,cpu_to_io,25,CPU0,"['18', '12', '24']","['21', '13', '17', '15', '25']","[None, '11']","['23', '22']"
296,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['12', '24']","['21', '13', '17', '15', '25']","['18', '11']","['23', '22']"
297,11 finished CPU → wait queue,cpu_to_io,11,CPU1,"['12', '24']","['21', '13', '17', '15', '25', '11']","['18', None]","['23', '22']"
297,23 finished I/O → ready queue,io_to_ready,23,IO0,"['12', '24', '23']","['21', '13', '17', '15', '25', '11']","['18', None]","[None, '22']"
297,22 finished I/O → ready queue,io_to_ready,22,IO1,"['12', '24', '23', '22']","['21', '13', '17', '15', '25', '11']","['18', None]","[None, None]"
297,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['24', '23', '22']","['21', '13', '17', '15', '25', '11']","['18', '12']","[None, None]"
297,21 dispatched to IO0,dispatch_io,21,IO0,"['24', '23', '22']","['13', '17', '15', '25', '11']","['18', '12']","['21', None]"
297,13 dispatched to IO1,dispatch_io,13,IO1,"['24', '23', '22']","['17', '15', '25', '11']","['18', '12']","['21', '13']"
298,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['24', '23', '22', '18']","['17', '15', '25', '11']","[None, '12']","['21', '13']"
298,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['23', '22', '18']","['17', '15', '25', '11']","['24', '12']","['21', '13']"
299,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['23', '22', '18', '12']","['17', '15', '25', '11']","['24', None]","['21', '13']"
299,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['22', '18', '12']","['17', '15', '25', '11']","['24', '23']","['21', '13']"
300,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['22', '18', '12', '24']","['17', '15', '25', '11']","[None, '23']","['21', '13']"
300,23 finished all bursts,finished,23,CPU1,"['22', '18', '12', '24']","['17', '15', '25', '11']","[None, None]","['21', '13']"
300,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['18', '12', '24']","['17', '15', '25', '11']","['22', None]","['21', '13']"
300,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['12', '24']","['17', '15', '25', '11']","['22', '18']","['21', '13']"
301,18 finished CPU → wait queue,cpu_to_io,18,CPU1,"['12', '24']","['17', '15', '25', '11', '18']","['22', None]","['21', '13']"
301,12 dispatched to CPU1,dispatch_cpu,12,CPU1,['24'],"['17', '15', '25', '11', '18']","['22', '12']","['21', '13']"
302,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['24', '22']","['17', '15', '25', '11', '18']","[None, '12']","['21', '13']"
302,21 finished I/O → ready queue,io_to_ready,21,IO0,"['24', '22', '21']","['17', '15', '25', '11', '18']","[None, '12']","[None, '13']"
302,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['22', '21']","['17', '15', '25', '11', '18']","['24', '12']","[None, '13']"
302,17 dispatched to IO0,dispatch_io,17,IO0,"['22', '21']","['15', '25', '11', '18']","['24', '12']","['17', '13']"
303,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['22', '21', '12']","['15', '25', '11', '18']","['24', None]","['17', '13']"
303,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['21', '12']","['15', '25', '11', '18']","['24', '22']","['17', '13']"
304,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['21', '12', '24']","['15', '25', '11', '18']","[None, '22']","['17', '13']"
304,22 finished CPU → wait queue,cpu_to_io,22,CPU1,"['21', '12', '24']","['15', '25', '11', '18', '22']","[None, None]","['17', '13']"
304,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['12', '24']","['15', '25', '11', '18', '22']","['21', None]","['17', '13']"
304,12 dispatched to CPU1,dispatch_cpu,12,CPU1,['24'],"['15', '25', '11', '18', '22']","['21', '12']","['17', '13']"
306,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['24', '21']","['15', '25', '11', '18', '22']","[None, '12']","['17', '13']"
306,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['24', '21', '12']","['15', '25', '11', '18', '22']","[None, None]","['17', '13']"
306,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['21', '12']","['15', '25', '11', '18', '22']","['24', None]","['17', '13']"
306,21 dispatched to CPU1,dispatch_cpu,21,CPU1,['12'],"['15', '25', '11', '18', '22']","['24', '21']","['17', '13']"
308,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['12', '24']","['15', '25', '11', '18', '22']","[None, '21']","['17', '13']"
308,21 finished CPU → ready queue,cpu_to_ready,21,CPU1,"['12', '24', '21']","['15', '25', '11', '18', '22']","[None, None]","['17', '13']"
308,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['24', '21']","['15', '25', '11', '18', '22']","['12', None]","['17', '13']"
308,24 dispatched to CPU1,dispatch_cpu,24,CPU1,['21'],"['15', '25', '11', '18', '22']","['12', '24']","['17', '13']"
310,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['21', '12']","['15', '25', '11', '18', '22']","[None, '24']","['17', '13']"
310,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['21', '12', '24']","['15', '25', '11', '18', '22']","[None, None]","['17', '13']"
310,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['12', '24']","['15', '25', '11', '18', '22']","['21', None]","['17', '13']"
310,12 dispatched to CPU1,dispatch_cpu,12,CPU1,['24'],"['15', '25', '11', '18', '22']","['21', '12']","['17', '13']"
312,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['24', '21']","['15', '25', '11', '18', '22']","[None, '12']","['17', '13']"
312,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['24', '21', '12']","['15', '25', '11', '18', '22']","[None, None]","['17', '13']"
312,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['21', '12']","['15', '25', '11', '18', '22']","['24', None]","['17', '13']"
312,21 dispatched to CPU1,dispatch_cpu,21,CPU1,['12'],"['15', '25', '11', '18', '22']","['24', '21']","['17', '13']"
313,21 finished all bursts,finished,21,CPU1,['12'],"['15', '25', '11', '18', '22']","['24', None]","['17', '13']"
313,12 dispatched to CPU1,dispatch_cpu,12,CPU1,[],"['15', '25', '11', '18', '22']","['24', '12']","['17', '13']"
314,24 finished CPU → wait queue,cpu_to_io,24,CPU0,[],"['15', '25', '11', '18', '22', '24']","[None, '12']","['17', '13']"
314,13 finished I/O → ready queue,io_to_ready,13,IO1,['13'],"['15', '25', '11', '18', '22', '24']","[None, '12']","['17', None]"
314,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['15', '25', '11', '18', '22', '24']","['13', '12']","['17', None]"
314,15 dispatched to IO1,dispatch_io,15,IO1,[],"['25', '11', '18', '22', '24']","['13', '12']","['17', '15']"
315,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,['12'],"['25', '11', '18', '22', '24']","['13', None]","['17', '15']"
315,12 dispatched to CPU1,dispatch_cpu,12,CPU1,[],"['25', '11', '18', '22', '24']","['13', '12']","['17', '15']"
316,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['25', '11', '18', '22', '24']","[None, '12']","['17', '15']"
316,12 finished CPU → wait queue,cpu_to_io,12,CPU1,['13'],"['25', '11', '18', '22', '24', '12']","[None, None]","['17', '15']"
316,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['25', '11', '18', '22', '24', '12']","['13', None]","['17', '15']"
318,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['25', '11', '18', '22', '24', '12']","[None, None]","['17', '15']"
318,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['25', '11', '18', '22', '24', '12']","['13', None]","['17', '15']"
320,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['25', '11', '18', '22', '24', '12']","[None, None]","['17', '15']"
320,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['25', '11', '18', '22', '24', '12']","['13', None]","['17', '15']"
321,13 finished all bursts,finished,13,CPU0,[],"['25', '11', '18', '22', '24', '12']","[None, None]","['17', '15']"
322,17 finished I/O → ready queue,io_to_ready,17,IO0,['17'],"['25', '11', '18', '22', '24', '12']","[None, None]","[None, '15']"
322,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['25', '11', '18', '22', '24', '12']","['17', None]","[None, '15']"
322,25 dispatched to IO0,dispatch_io,25,IO0,[],"['11', '18', '22', '24', '12']","['17', None]","['25', '15']"
324,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['11', '18', '22', '24', '12']","[None, None]","['25', '15']"
324,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['11', '18', '22', '24', '12']","['17', None]","['25', '15']"
326,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['11', '18', '22', '24', '12']","[None, None]","['25', '15']"
326,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['11', '18', '22', '24', '12']","['17', None]","['25', '15']"
328,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['11', '18', '22', '24', '12']","[None, None]","['25', '15']"
328,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['11', '18', '22', '24', '12']","['17', None]","['25', '15']"
329,17 finished all bursts,finished,17,CPU0,[],"['11', '18', '22', '24', '12']","[None, None]","['25', '15']"
329,25 finished I/O → ready queue,io_to_ready,25,IO0,['25'],"['11', '18', '22', '24', '12']","[None, None]","[None, '15']"
329,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['11', '18', '22', '24', '12']","['25', None]","[None, '15']"
329,11 dispatched to IO0,dispatch_io,11,IO0,[],"['18', '22', '24', '12']","['25', None]","['11', '15']"
331,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['18', '22', '24', '12']","[None, None]","['11', '15']"
331,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['18', '22', '24', '12']","['25', None]","['11', '15']"
333,25 finished CPU → ready queue,cpu_to_ready,25,CPU0,['25'],"['18', '22', '24', '12']","[None, None]","['11', '15']"
333,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['18', '22', '24', '12']","['25', None]","['11', '15']"
334,15 finished I/O → ready queue,io_to_ready,15,IO1,['15'],"['18', '22', '24', '12']","['25', None]","['11', None]"
334,15 dispatched to CPU1,dispatch_cpu,15,CPU1,[],"['18', '22', '24', '12']","['25', '15']","['11', None]"
334,18 dispatched to IO1,dispatch_io,18,IO1,[],"['22', '24', '12']","['25', '15']","['11', '18']"
335,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['22', '24', '12']","[None, '15']","['11', '18']"
335,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['22', '24', '12']","['25', '15']","['11', '18']"
336,25 finished CPU → ready queue,cpu_to_ready,25,CPU0,['25'],"['22', '24', '12']","[None, '15']","['11', '18']"
336,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['25', '15']","['22', '24', '12']","[None, None]","['11', '18']"
336,25 dispatched to CPU0,dispatch_cpu,25,CPU0,['15'],"['22', '24', '12']","['25', None]","['11', '18']"
336,15 dispatched to CPU1,dispatch_cpu,15,CPU1,[],"['22', '24', '12']","['25', '15']","['11', '18']"
337,18 finished I/O → ready queue,io_to_ready,18,IO1,['18'],"['22', '24', '12']","['25', '15']","['11', None]"
337,22 dispatched to IO1,dispatch_io,22,IO1,['18'],"['24', '12']","['25', '15']","['11', '22']"
338,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['18', '25']","['24', '12']","[None, '15']","['11', '22']"
338,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['18', '25', '15']","['24', '12']","[None, None]","['11', '22']"
338,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['25', '15']","['24', '12']","['18', None]","['11', '22']"
338,25 dispatched to CPU1,dispatch_cpu,25,CPU1,['15'],"['24', '12']","['18', '25']","['11', '22']"
339,25 finished CPU → wait queue,cpu_to_io,25,CPU1,['15'],"['24', '12', '25']","['18', None]","['11', '22']"
339,15 dispatched to CPU1,dispatch_cpu,15,CPU1,[],"['24', '12', '25']","['18', '15']","['11', '22']"
340,18 finished all bursts,finished,18,CPU0,[],"['24', '12', '25']","[None, '15']","['11', '22']"
341,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,['15'],"['24', '12', '25']","[None, None]","['11', '22']"
341,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['24', '12', '25']","['15', None]","['11', '22']"
343,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,['15'],"['24', '12', '25']","[None, None]","['11', '22']"
343,22 finished I/O → ready queue,io_to_ready,22,IO1,"['15', '22']","['24', '12', '25']","[None, None]","['11', None]"
343,15 dispatched to CPU0,dispatch_cpu,15,CPU0,['22'],"['24', '12', '25']","['15', None]","['11', None]"
343,22 dispatched to CPU1,dispatch_cpu,22,CPU1,[],"['24', '12', '25']","['15', '22']","['11', None]"
343,24 dispatched to IO1,dispatch_io,24,IO1,[],"['12', '25']","['15', '22']","['11', '24']"
345,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,['15'],"['12', '25']","[None, '22']","['11', '24']"
345,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['15', '22']","['12', '25']","[None, None]","['11', '24']"
345,15 dispatched to CPU0,dispatch_cpu,15,CPU0,['22'],"['12', '25']","['15', None]","['11', '24']"
345,22 dispatched to CPU1,dispatch_cpu,22,CPU1,[],"['12', '25']","['15', '22']","['11', '24']"
346,22 finished CPU → ready queue,cpu_to_ready,22,CPU1,['22'],"['12', '25']","['15', None]","['11', '24']"
346,22 dispatched to CPU1,dispatch_cpu,22,CPU1,[],"['12', '25']","['15', '22']","['11', '24']"
347,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,['15'],"['12', '25']","[None, '22']","['11', '24']"
347,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['12', '25']","['15', '22']","['11', '24']"
348,15 finished CPU → wait queue,cpu_to_io,15,CPU0,[],"['12', '25', '15']","[None, '22']","['11', '24']"
348,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,['22'],"['12', '25', '15']","[None, None]","['11', '24']"
348,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['12', '25', '15']","['22', None]","['11', '24']"
349,22 finished CPU → wait queue,cpu_to_io,22,CPU0,[],"['12', '25', '15', '22']","[None, None]","['11', '24']"
350,11 finished all bursts,finished,11,IO0,[],"['12', '25', '15', '22']","[None, None]","[None, '24']"
350,12 dispatched to IO0,dispatch_io,12,IO0,[],"['25', '15', '22']","[None, None]","['12', '24']"
358,24 finished I/O → ready queue,io_to_ready,24,IO1,['24'],"['25', '15', '22']","[None, None]","['12', None]"
358,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['25', '15', '22']","['24', None]","['12', None]"
358,25 dispatched to IO1,dispatch_io,25,IO1,[],"['15', '22']","['24', None]","['12', '25']"
359,25 finished I/O → ready queue,io_to_ready,25,IO1,['25'],"['15', '22']","['24', None]","['12', None]"
359,25 dispatched to CPU1,dispatch_cpu,25,CPU1,[],"['15', '22']","['24', '25']","['12', None]"
359,15 dispatched to IO1,dispatch_io,15,IO1,[],['22'],"['24', '25']","['12', '15']"
360,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],['22'],"[None, '25']","['12', '15']"
360,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],['22'],"['24', '25']","['12', '15']"
361,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,['25'],['22'],"['24', None]","['12', '15']"
361,25 dispatched to CPU1,dispatch_cpu,25,CPU1,[],['22'],"['24', '25']","['12', '15']"
362,24 finished CPU → wait queue,cpu_to_io,24,CPU0,[],"['22', '24']","[None, '25']","['12', '15']"
363,25 finished CPU → wait queue,cpu_to_io,25,CPU1,[],"['22', '24', '25']","[None, None]","['12', '15']"
369,12 finished I/O → ready queue,io_to_ready,12,IO0,['12'],"['22', '24', '25']","[None, None]","[None, '15']"
369,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['22', '24', '25']","['12', None]","[None, '15']"
369,22 dispatched to IO0,dispatch_io,22,IO0,[],"['24', '25']","['12', None]","['22', '15']"
371,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['24', '25']","[None, None]","['22', '15']"
371,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['24', '25']","['12', None]","['22', '15']"
373,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['24', '25']","[None, None]","['22', '15']"
373,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['24', '25']","['12', None]","['22', '15']"
375,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['24', '25']","[None, None]","['22', '15']"
375,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['24', '25']","['12', None]","['22', '15']"
376,22 finished I/O → ready queue,io_to_ready,22,IO0,['22'],"['24', '25']","['12', None]","[None, '15']"
376,15 finished I/O → ready queue,io_to_ready,15,IO1,"['22', '15']","['24', '25']","['12', None]","[None, None]"
376,22 dispatched to CPU1,dispatch_cpu,22,CPU1,['15'],"['24', '25']","['12', '22']","[None, None]"
376,24 dispatched to IO0,dispatch_io,24,IO0,['15'],['25'],"['12', '22']","['24', None]"
376,25 dispatched to IO1,dispatch_io,25,IO1,['15'],[],"['12', '22']","['24', '25']"
377,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['15', '12']",[],"[None, '22']","['24', '25']"
377,15 dispatched to CPU0,dispatch_cpu,15,CPU0,['12'],[],"['15', '22']","['24', '25']"
378,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['12', '22']",[],"['15', None]","['24', '25']"
378,12 dispatched to CPU1,dispatch_cpu,12,CPU1,['22'],[],"['15', '12']","['24', '25']"
379,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['22', '15']",[],"[None, '12']","['24', '25']"
379,22 dispatched to CPU0,dispatch_cpu,22,CPU0,['15'],[],"['22', '12']","['24', '25']"
380,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['15', '12']",[],"['22', None]","['24', '25']"
380,25 finished I/O → ready queue,io_to_ready,25,IO1,"['15', '12', '25']",[],"['22', None]","['24', None]"
380,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['12', '25']",[],"['22', '15']","['24', None]"
381,22 finished CPU → wait queue,cpu_to_io,22,CPU0,"['12', '25']",['22'],"[None, '15']","['24', None]"
381,12 dispatched to CPU0,dispatch_cpu,12,CPU0,['25'],['22'],"['12', '15']","['24', None]"
381,22 dispatched to IO1,dispatch_io,22,IO1,['25'],[],"['12', '15']","['24', '22']"
382,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['25', '15']",[],"['12', None]","['24', '22']"
382,25 dispatched to CPU1,dispatch_cpu,25,CPU1,['15'],[],"['12', '25']","['24', '22']"
383,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['15', '12']",[],"[None, '25']","['24', '22']"
383,25 finished all bursts,finished,25,CPU1,"['15', '12']",[],"[None, None]","['24', '22']"
383,15 dispatched to CPU0,dispatch_cpu,15,CPU0,['12'],[],"['15', None]","['24', '22']"
383,12 dispatched to CPU1,dispatch_cpu,12,CPU1,[],[],"['15', '12']","['24', '22']"
384,12 finished CPU → ready queue,cpu_to_ready,12,CPU1,['12'],[],"['15', None]","['24', '22']"
384,22 finished I/O → ready queue,io_to_ready,22,IO1,"['12', '22']",[],"['15', None]","['24', None]"
384,12 dispatched to CPU1,dispatch_cpu,12,CPU1,['22'],[],"['15', '12']","['24', None]"
385,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['22', '15']",[],"[None, '12']","['24', None]"
385,22 dispatched to CPU0,dispatch_cpu,22,CPU0,['15'],[],"['22', '12']","['24', None]"
386,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['15', '12']",[],"['22', None]","['24', None]"
386,15 dispatched to CPU1,dispatch_cpu,15,CPU1,['12'],[],"['22', '15']","['24', None]"
387,22 finished CPU → ready queue,cpu_to_ready,22,CPU0,"['12', '22']",[],"[None, '15']","['24', None]"
387,12 dispatched to CPU0,dispatch_cpu,12,CPU0,['22'],[],"['12', '15']","['24', None]"
388,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['22', '15']",[],"['12', None]","['24', None]"
388,22 dispatched to CPU1,dispatch_cpu,22,CPU1,['15'],[],"['12', '22']","['24', None]"
389,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,"['15', '12']",[],"[None, '22']","['24', None]"
389,15 dispatched to CPU0,dispatch_cpu,15,CPU0,['12'],[],"['15', '22']","['24', None]"
390,22 finished all bursts,finished,22,CPU1,['12'],[],"['15', None]","['24', None]"
390,12 dispatched to CPU1,dispatch_cpu,12,CPU1,[],[],"['15', '12']","['24', None]"
391,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,['15'],[],"[None, '12']","['24', None]"
391,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],[],"['15', '12']","['24', None]"
392,15 finished CPU → wait queue,cpu_to_io,15,CPU0,[],['15'],"[None, '12']","['24', None]"
392,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,['12'],['15'],"[None, None]","['24', None]"
392,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],['15'],"['12', None]","['24', None]"
392,15 dispatched to IO1,dispatch_io,15,IO1,[],[],"['12', None]","['24', '15']"
394,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],[],"[None, None]","['24', '15']"
394,24 finished I/O → ready queue,io_to_ready,24,IO0,"['12', '24']",[],"[None, None]","[None, '15']"
394,12 dispatched to CPU0,dispatch_cpu,12,CPU0,['24'],[],"['12', None]","[None, '15']"
394,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],[],"['12', '24']","[None, '15']"
396,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],[],"[None, '24']","[None, '15']"
396,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['12', '24']",[],"[None, None]","[None, '15']"
396,12 dispatched to CPU0,dispatch_cpu,12,CPU0,['24'],[],"['12', None]","[None, '15']"
396,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],[],"['12', '24']","[None, '15']"
398,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,['12'],[],"[None, '24']","[None, '15']"
398,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['12', '24']",[],"[None, None]","[None, '15']"
398,12 dispatched to CPU0,dispatch_cpu,12,CPU0,['24'],[],"['12', None]","[None, '15']"
398,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],[],"['12', '24']","[None, '15']"
400,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],[],"[None, '24']","[None, '15']"
400,24 finished CPU → ready queue,cpu_to_ready,24,CPU1,"['12', '24']",[],"[None, None]","[None, '15']"
400,12 dispatched to CPU0,dispatch_cpu,12,CPU0,['24'],[],"['12', None]","[None, '15']"
400,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],[],"['12', '24']","[None, '15']"
402,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],[],"[None, '24']","[None, '15']"
402,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['12', '24']",[],"[None, None]","[None, '15']"
402,12 dispatched to CPU0,dispatch_cpu,12,CPU0,['24'],[],"['12', None]","[None, '15']"
402,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],[],"['12', '24']","[None, '15']"
404,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,['12'],[],"[None, '24']","[None, '15']"
404,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['12', '24']",[],"[None, None]","[None, '15']"
404,12 dispatched to CPU0,dispatch_cpu,12,CPU0,['24'],[],"['12', None]","[None, '15']"
404,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],[],"['12', '24']","[None, '15']"
406,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],[],"[None, '24']","[None, '15']"
406,24 finished CPU → wait queue,cpu_to_io,24,CPU1,['12'],['24'],"[None, None]","[None, '15']"
406,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],['24'],"['12', None]","[None, '15']"
406,24 dispatched to IO0,dispatch_io,24,IO0,[],[],"['12', None]","['24', '15']"
407,12 finished all bursts,finished,12,CPU0,[],[],"[None, None]","['24', '15']"
409,15 finished I/O → ready queue,io_to_ready,15,IO1,['15'],[],"[None, None]","['24', None]"
409,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],[],"['15', None]","['24', None]"
411,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,['15'],[],"[None, None]","['24', None]"
411,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],[],"['15', None]","['24', None]"
413,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,['15'],[],"[None, None]","['24', None]"
413,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],[],"['15', None]","['24', None]"
414,15 finished CPU → wait queue,cpu_to_io,15,CPU0,[],['15'],"[None, None]","['24', None]"
414,15 dispatched to IO1,dispatch_io,15,IO1,[],[],"[None, None]","['24', '15']"
416,24 finished I/O → ready queue,io_to_ready,24,IO0,['24'],[],"[None, None]","[None, '15']"
416,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],[],"['24', None]","[None, '15']"
418,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],[],"[None, None]","[None, '15']"
418,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],[],"['24', None]","[None, '15']"
419,24 finished CPU → ready queue,cpu_to_ready,24,CPU0,['24'],[],"[None, None]","[None, '15']"
419,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],[],"['24', None]","[None, '15']"
420,24 finished all bursts,finished,24,CPU0,[],[],"[None, None]","[None, '15']"
429,15 finished I/O → ready queue,io_to_ready,15,IO1,['15'],[],"[None, None]","[None, None]"
429,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],[],"['15', None]","[None, None]"
430,15 finished CPU → wait queue,cpu_to_io,15,CPU0,[],['15'],"[None, None]","[None, None]"
430,15 dispatched to IO0,dispatch_io,15,IO0,[],[],"[None, None]","['15', None]"
452,15 finished I/O → ready queue,io_to_ready,15,IO0,['15'],[],"[None, None]","[None, None]"
452,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],[],"['15', None]","[None, None]"
454,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,['15'],[],"[None, None]","[None, None]"
454,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],[],"['15', None]","[None, None]"
455,15 finished CPU → wait queue,cpu_to_io,15,CPU0,[],['15'],"[None, None]","[None, None]"
455,15 dispatched to IO0,dispatch_io,15,IO0,[],[],"[None, None]","['15', None]"
482,15 finished all bursts,finished,15,IO0,[],[],"[None, None]","[None, None]"
