// Generated by CIRCT firtool-1.61.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module SRAMTemplate_35(	// utility/src/main/scala/utility/SRAMTemplate.scala:93:7
  input         clock,
  input         reset,
  input         io_r_req_valid,	// utility/src/main/scala/utility/SRAMTemplate.scala:98:14
  input  [6:0]  io_r_req_bits_setIdx,	// utility/src/main/scala/utility/SRAMTemplate.scala:98:14
  output [8:0]  io_r_resp_data_0_tag,	// utility/src/main/scala/utility/SRAMTemplate.scala:98:14
  output [1:0]  io_r_resp_data_0_ctr,	// utility/src/main/scala/utility/SRAMTemplate.scala:98:14
  output [38:0] io_r_resp_data_0_target,	// utility/src/main/scala/utility/SRAMTemplate.scala:98:14
  input         io_w_req_valid,	// utility/src/main/scala/utility/SRAMTemplate.scala:98:14
  input  [6:0]  io_w_req_bits_setIdx,	// utility/src/main/scala/utility/SRAMTemplate.scala:98:14
  input  [8:0]  io_w_req_bits_data_0_tag,	// utility/src/main/scala/utility/SRAMTemplate.scala:98:14
  input  [1:0]  io_w_req_bits_data_0_ctr,	// utility/src/main/scala/utility/SRAMTemplate.scala:98:14
  input  [38:0] io_w_req_bits_data_0_target	// utility/src/main/scala/utility/SRAMTemplate.scala:98:14
);

  wire [6:0]  writeAddr;	// utility/src/main/scala/utility/SRAMTemplate.scala:125:19
  wire        readEnable;	// utility/src/main/scala/utility/SRAMTemplate.scala:123:38
  wire        writeEnable;	// utility/src/main/scala/utility/SRAMTemplate.scala:122:52
  wire [49:0] _array_0_RW0_rdata;	// utility/src/main/scala/utility/SRAMTemplate.scala:105:26
  reg         _resetState;	// utility/src/main/scala/utility/SRAMTemplate.scala:109:30
  reg  [6:0]  _resetSet;	// src/main/scala/chisel3/util/Counter.scala:61:40
  assign writeEnable = io_w_req_valid | _resetState;	// utility/src/main/scala/utility/SRAMTemplate.scala:109:30, :122:52
  assign readEnable = io_r_req_valid & ~writeEnable;	// utility/src/main/scala/utility/SRAMTemplate.scala:122:52, :123:{38,41}
  assign writeAddr = _resetState ? _resetSet : io_w_req_bits_setIdx;	// src/main/scala/chisel3/util/Counter.scala:61:40, utility/src/main/scala/utility/SRAMTemplate.scala:109:30, :125:19
  reg         rdata_REG;	// utility/src/main/scala/utility/SRAMTemplate.scala:153:59
  reg  [49:0] rdata_hold_data_0;	// utility/src/main/scala/utility/Hold.scala:24:82
  wire [49:0] _rdata_WIRE = rdata_REG ? _array_0_RW0_rdata : rdata_hold_data_0;	// utility/src/main/scala/utility/Hold.scala:24:82, :25:8, utility/src/main/scala/utility/SRAMTemplate.scala:105:26, :153:59
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      _resetState <= 1'h1;	// utility/src/main/scala/utility/SRAMTemplate.scala:93:7, :109:30
      _resetSet <= 7'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
    end
    else begin
      _resetState <= ~(_resetState & (&_resetSet)) & _resetState;	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24, :117:24, :118:{16,23}, utility/src/main/scala/utility/SRAMTemplate.scala:109:30, :111:{24,38}
      if (_resetState)	// utility/src/main/scala/utility/SRAMTemplate.scala:109:30
        _resetSet <= 7'(_resetSet + 7'h1);	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
    end
  end // always @(posedge, posedge)
  always @(posedge clock) begin
    rdata_REG <= readEnable;	// utility/src/main/scala/utility/SRAMTemplate.scala:123:38, :153:59
    if (rdata_REG)	// utility/src/main/scala/utility/SRAMTemplate.scala:153:59
      rdata_hold_data_0 <= _array_0_RW0_rdata;	// utility/src/main/scala/utility/Hold.scala:24:82, utility/src/main/scala/utility/SRAMTemplate.scala:105:26
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// utility/src/main/scala/utility/SRAMTemplate.scala:93:7
    `ifdef FIRRTL_BEFORE_INITIAL	// utility/src/main/scala/utility/SRAMTemplate.scala:93:7
      `FIRRTL_BEFORE_INITIAL	// utility/src/main/scala/utility/SRAMTemplate.scala:93:7
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:4];	// utility/src/main/scala/utility/SRAMTemplate.scala:93:7
    initial begin	// utility/src/main/scala/utility/SRAMTemplate.scala:93:7
      `ifdef INIT_RANDOM_PROLOG_	// utility/src/main/scala/utility/SRAMTemplate.scala:93:7
        `INIT_RANDOM_PROLOG_	// utility/src/main/scala/utility/SRAMTemplate.scala:93:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// utility/src/main/scala/utility/SRAMTemplate.scala:93:7
        for (logic [2:0] i = 3'h0; i < 3'h5; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// utility/src/main/scala/utility/SRAMTemplate.scala:93:7
        end	// utility/src/main/scala/utility/SRAMTemplate.scala:93:7
        _resetState = _RANDOM[3'h0][0];	// utility/src/main/scala/utility/SRAMTemplate.scala:93:7, :109:30
        _resetSet = _RANDOM[3'h0][7:1];	// src/main/scala/chisel3/util/Counter.scala:61:40, utility/src/main/scala/utility/SRAMTemplate.scala:93:7, :109:30
        rdata_REG = _RANDOM[3'h2][24];	// utility/src/main/scala/utility/SRAMTemplate.scala:93:7, :153:59
        rdata_hold_data_0 = {_RANDOM[3'h2][31:25], _RANDOM[3'h3], _RANDOM[3'h4][10:0]};	// utility/src/main/scala/utility/Hold.scala:24:82, utility/src/main/scala/utility/SRAMTemplate.scala:93:7, :153:59
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// utility/src/main/scala/utility/SRAMTemplate.scala:93:7
        _resetState = 1'h1;	// utility/src/main/scala/utility/SRAMTemplate.scala:93:7, :109:30
        _resetSet = 7'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// utility/src/main/scala/utility/SRAMTemplate.scala:93:7
      `FIRRTL_AFTER_INITIAL	// utility/src/main/scala/utility/SRAMTemplate.scala:93:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  array_0_0 array_0 (	// utility/src/main/scala/utility/SRAMTemplate.scala:105:26
    .RW0_addr  (writeEnable ? writeAddr : io_r_req_bits_setIdx),	// utility/src/main/scala/utility/SRAMTemplate.scala:105:26, :122:52, :125:19
    .RW0_en    (readEnable | writeEnable),	// utility/src/main/scala/utility/SRAMTemplate.scala:105:26, :122:52, :123:38
    .RW0_clk   (clock),
    .RW0_wmode (writeEnable),	// utility/src/main/scala/utility/SRAMTemplate.scala:122:52
    .RW0_wdata
      ({_resetState ? 9'h0 : io_w_req_bits_data_0_tag,
        _resetState ? 2'h0 : io_w_req_bits_data_0_ctr,
        _resetState ? 39'h0 : io_w_req_bits_data_0_target}),	// utility/src/main/scala/utility/SRAMTemplate.scala:109:30, :126:{26,51,102}
    .RW0_rdata (_array_0_RW0_rdata)
  );
  assign io_r_resp_data_0_tag = _rdata_WIRE[49:41];	// utility/src/main/scala/utility/Hold.scala:25:8, utility/src/main/scala/utility/SRAMTemplate.scala:93:7, :154:45
  assign io_r_resp_data_0_ctr = _rdata_WIRE[40:39];	// utility/src/main/scala/utility/Hold.scala:25:8, utility/src/main/scala/utility/SRAMTemplate.scala:93:7, :154:45
  assign io_r_resp_data_0_target = _rdata_WIRE[38:0];	// utility/src/main/scala/utility/Hold.scala:25:8, utility/src/main/scala/utility/SRAMTemplate.scala:93:7, :154:45
endmodule

