This directory contains references to examples that, among the rest,
demonstrate driving sequences and sequence items from 
one language into a sequencer in another language.
The actual examples are located in ${UVM_ML_HOME}/ml/examples/use_cases.

  - e_over_sv demonstrates driving of SystemVerilog sequences and sequence 
    items from e. The target is the ubus_sv eVC provided in the 
    "ex_single_lang_uvcs_lib" directory.

  - sv_over_e demonstrates driving of e sequences and sequence items from 
    SystemVerilog. The target is the xbus_e eVC provided in the 
    "ex_single_lang_uvcs_lib" directory.
