

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_VITIS_LOOP_382_2'
================================================================
* Date:           Sun Oct 12 10:39:58 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.019 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    32770|    32770|  0.328 ms|  0.328 ms|  32770|  32770|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_382_2  |    32768|    32768|         3|          1|          1|  32767|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.52>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%max_val_31 = alloca i32 1"   --->   Operation 6 'alloca' 'max_val_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%max_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %max_val"   --->   Operation 8 'read' 'max_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 1, i16 %i"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %max_val_read, i32 %max_val_31"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body10.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_7 = load i16 %i" [activation_accelerator.cpp:382]   --->   Operation 12 'load' 'i_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.10ns)   --->   "%icmp_ln382 = icmp_eq  i16 %i_7, i16 32768" [activation_accelerator.cpp:382]   --->   Operation 14 'icmp' 'icmp_ln382' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32767, i64 32767, i64 32767"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln382 = br i1 %icmp_ln382, void %for.body10.i.split, void %for.inc30.i.preheader.exitStub" [activation_accelerator.cpp:382]   --->   Operation 16 'br' 'br_ln382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_23_cast = zext i16 %i_7" [activation_accelerator.cpp:382]   --->   Operation 17 'zext' 'i_23_cast' <Predicate = (!icmp_ln382)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_mask_addr = getelementptr i32 %x_mask, i64 0, i64 %i_23_cast" [activation_accelerator.cpp:382]   --->   Operation 18 'getelementptr' 'x_mask_addr' <Predicate = (!icmp_ln382)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (1.23ns)   --->   "%max_val_32 = load i15 %x_mask_addr" [activation_accelerator.cpp:382]   --->   Operation 19 'load' 'max_val_32' <Predicate = (!icmp_ln382)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32768> <RAM>
ST_1 : Operation 20 [1/1] (0.85ns)   --->   "%add_ln382 = add i16 %i_7, i16 1" [activation_accelerator.cpp:382]   --->   Operation 20 'add' 'add_ln382' <Predicate = (!icmp_ln382)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln382 = store i16 %add_ln382, i16 %i" [activation_accelerator.cpp:382]   --->   Operation 21 'store' 'store_ln382' <Predicate = (!icmp_ln382)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 4.01>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%max_val_31_load_1 = load i32 %max_val_31" [activation_accelerator.cpp:382]   --->   Operation 22 'load' 'max_val_31_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/2] (1.23ns)   --->   "%max_val_32 = load i15 %x_mask_addr" [activation_accelerator.cpp:382]   --->   Operation 23 'load' 'max_val_32' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32768> <RAM>
ST_2 : Operation 24 [2/2] (2.78ns)   --->   "%tmp_3 = fcmp_ogt  i32 %max_val_32, i32 %max_val_31_load_1" [activation_accelerator.cpp:382]   --->   Operation 24 'fcmp' 'tmp_3' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%max_val_31_load = load i32 %max_val_31"   --->   Operation 44 'load' 'max_val_31_load' <Predicate = (icmp_ln382)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %max_val_32_out, i32 %max_val_31_load"   --->   Operation 45 'write' 'write_ln0' <Predicate = (icmp_ln382)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 46 'ret' 'ret_ln0' <Predicate = (icmp_ln382)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.94>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln381 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [activation_accelerator.cpp:381]   --->   Operation 25 'specloopname' 'specloopname_ln381' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%bitcast_ln382 = bitcast i32 %max_val_32" [activation_accelerator.cpp:382]   --->   Operation 26 'bitcast' 'bitcast_ln382' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln382, i32 23, i32 30" [activation_accelerator.cpp:382]   --->   Operation 27 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln382 = trunc i32 %bitcast_ln382" [activation_accelerator.cpp:382]   --->   Operation 28 'trunc' 'trunc_ln382' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%bitcast_ln382_1 = bitcast i32 %max_val_31_load_1" [activation_accelerator.cpp:382]   --->   Operation 29 'bitcast' 'bitcast_ln382_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln382_1, i32 23, i32 30" [activation_accelerator.cpp:382]   --->   Operation 30 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln382_1 = trunc i32 %bitcast_ln382_1" [activation_accelerator.cpp:382]   --->   Operation 31 'trunc' 'trunc_ln382_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.84ns)   --->   "%icmp_ln382_1 = icmp_ne  i8 %tmp_s, i8 255" [activation_accelerator.cpp:382]   --->   Operation 32 'icmp' 'icmp_ln382_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (1.05ns)   --->   "%icmp_ln382_2 = icmp_eq  i23 %trunc_ln382, i23 0" [activation_accelerator.cpp:382]   --->   Operation 33 'icmp' 'icmp_ln382_2' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node and_ln382_1)   --->   "%or_ln382 = or i1 %icmp_ln382_2, i1 %icmp_ln382_1" [activation_accelerator.cpp:382]   --->   Operation 34 'or' 'or_ln382' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.84ns)   --->   "%icmp_ln382_3 = icmp_ne  i8 %tmp_2, i8 255" [activation_accelerator.cpp:382]   --->   Operation 35 'icmp' 'icmp_ln382_3' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (1.05ns)   --->   "%icmp_ln382_4 = icmp_eq  i23 %trunc_ln382_1, i23 0" [activation_accelerator.cpp:382]   --->   Operation 36 'icmp' 'icmp_ln382_4' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node and_ln382_1)   --->   "%or_ln382_1 = or i1 %icmp_ln382_4, i1 %icmp_ln382_3" [activation_accelerator.cpp:382]   --->   Operation 37 'or' 'or_ln382_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/2] (2.78ns)   --->   "%tmp_3 = fcmp_ogt  i32 %max_val_32, i32 %max_val_31_load_1" [activation_accelerator.cpp:382]   --->   Operation 38 'fcmp' 'tmp_3' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node and_ln382_1)   --->   "%and_ln382 = and i1 %tmp_3, i1 %or_ln382" [activation_accelerator.cpp:382]   --->   Operation 39 'and' 'and_ln382' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln382_1 = and i1 %and_ln382, i1 %or_ln382_1" [activation_accelerator.cpp:382]   --->   Operation 40 'and' 'and_ln382_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.44ns) (out node of the LUT)   --->   "%max_val_33 = select i1 %and_ln382_1, i32 %max_val_32, i32 %max_val_31_load_1" [activation_accelerator.cpp:382]   --->   Operation 41 'select' 'max_val_33' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln382 = store i32 %max_val_33, i32 %max_val_31" [activation_accelerator.cpp:382]   --->   Operation 42 'store' 'store_ln382' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln382 = br void %for.body10.i" [activation_accelerator.cpp:382]   --->   Operation 43 'br' 'br_ln382' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.53ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'load' operation ('i', activation_accelerator.cpp:382) on local variable 'i' [11]  (0 ns)
	'add' operation ('add_ln382', activation_accelerator.cpp:382) [38]  (0.853 ns)
	'store' operation ('store_ln382', activation_accelerator.cpp:382) of variable 'add_ln382', activation_accelerator.cpp:382 on local variable 'i' [39]  (0.427 ns)
	blocking operation 0.249 ns on control path)

 <State 2>: 4.02ns
The critical path consists of the following:
	'load' operation ('max_val', activation_accelerator.cpp:382) on array 'x_mask' [21]  (1.24 ns)
	'fcmp' operation ('tmp_3', activation_accelerator.cpp:382) [34]  (2.78 ns)

 <State 3>: 3.94ns
The critical path consists of the following:
	'fcmp' operation ('tmp_3', activation_accelerator.cpp:382) [34]  (2.78 ns)
	'and' operation ('and_ln382', activation_accelerator.cpp:382) [35]  (0 ns)
	'and' operation ('and_ln382_1', activation_accelerator.cpp:382) [36]  (0.287 ns)
	'select' operation ('max_val', activation_accelerator.cpp:382) [37]  (0.449 ns)
	'store' operation ('store_ln382', activation_accelerator.cpp:382) of variable 'max_val', activation_accelerator.cpp:382 on local variable 'max_val' [40]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
