
ATmega2560.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000000e  00800200  00001282  00001316  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001282  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000020  0080020e  0080020e  00001324  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00001324  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 000002d8  00000000  00000000  00001354  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001f58  00000000  00000000  0000162c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00001044  00000000  00000000  00003584  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   0000171c  00000000  00000000  000045c8  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  0000058c  00000000  00000000  00005ce4  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000805  00000000  00000000  00006270  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000cef  00000000  00000000  00006a75  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000001f8  00000000  00000000  00007764  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	ad c1       	rjmp	.+858    	; 0x368 <__vector_3>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	4a c3       	rjmp	.+1684   	; 0x716 <__vector_32>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	24 c5       	rjmp	.+2632   	; 0xae6 <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8b c4       	rjmp	.+2326   	; 0x9c0 <__vector_42>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	8e 05       	cpc	r24, r14
      e6:	e0 05       	cpc	r30, r0
      e8:	e0 05       	cpc	r30, r0
      ea:	e0 05       	cpc	r30, r0
      ec:	e0 05       	cpc	r30, r0
      ee:	e0 05       	cpc	r30, r0
      f0:	e0 05       	cpc	r30, r0
      f2:	e0 05       	cpc	r30, r0
      f4:	8e 05       	cpc	r24, r14
      f6:	e0 05       	cpc	r30, r0
      f8:	e0 05       	cpc	r30, r0
      fa:	e0 05       	cpc	r30, r0
      fc:	e0 05       	cpc	r30, r0
      fe:	e0 05       	cpc	r30, r0
     100:	e0 05       	cpc	r30, r0
     102:	e0 05       	cpc	r30, r0
     104:	90 05       	cpc	r25, r0
     106:	e0 05       	cpc	r30, r0
     108:	e0 05       	cpc	r30, r0
     10a:	e0 05       	cpc	r30, r0
     10c:	e0 05       	cpc	r30, r0
     10e:	e0 05       	cpc	r30, r0
     110:	e0 05       	cpc	r30, r0
     112:	e0 05       	cpc	r30, r0
     114:	e0 05       	cpc	r30, r0
     116:	e0 05       	cpc	r30, r0
     118:	e0 05       	cpc	r30, r0
     11a:	e0 05       	cpc	r30, r0
     11c:	e0 05       	cpc	r30, r0
     11e:	e0 05       	cpc	r30, r0
     120:	e0 05       	cpc	r30, r0
     122:	e0 05       	cpc	r30, r0
     124:	90 05       	cpc	r25, r0
     126:	e0 05       	cpc	r30, r0
     128:	e0 05       	cpc	r30, r0
     12a:	e0 05       	cpc	r30, r0
     12c:	e0 05       	cpc	r30, r0
     12e:	e0 05       	cpc	r30, r0
     130:	e0 05       	cpc	r30, r0
     132:	e0 05       	cpc	r30, r0
     134:	e0 05       	cpc	r30, r0
     136:	e0 05       	cpc	r30, r0
     138:	e0 05       	cpc	r30, r0
     13a:	e0 05       	cpc	r30, r0
     13c:	e0 05       	cpc	r30, r0
     13e:	e0 05       	cpc	r30, r0
     140:	e0 05       	cpc	r30, r0
     142:	e0 05       	cpc	r30, r0
     144:	dc 05       	cpc	r29, r12
     146:	e0 05       	cpc	r30, r0
     148:	e0 05       	cpc	r30, r0
     14a:	e0 05       	cpc	r30, r0
     14c:	e0 05       	cpc	r30, r0
     14e:	e0 05       	cpc	r30, r0
     150:	e0 05       	cpc	r30, r0
     152:	e0 05       	cpc	r30, r0
     154:	b9 05       	cpc	r27, r9
     156:	e0 05       	cpc	r30, r0
     158:	e0 05       	cpc	r30, r0
     15a:	e0 05       	cpc	r30, r0
     15c:	e0 05       	cpc	r30, r0
     15e:	e0 05       	cpc	r30, r0
     160:	e0 05       	cpc	r30, r0
     162:	e0 05       	cpc	r30, r0
     164:	e0 05       	cpc	r30, r0
     166:	e0 05       	cpc	r30, r0
     168:	e0 05       	cpc	r30, r0
     16a:	e0 05       	cpc	r30, r0
     16c:	e0 05       	cpc	r30, r0
     16e:	e0 05       	cpc	r30, r0
     170:	e0 05       	cpc	r30, r0
     172:	e0 05       	cpc	r30, r0
     174:	ad 05       	cpc	r26, r13
     176:	e0 05       	cpc	r30, r0
     178:	e0 05       	cpc	r30, r0
     17a:	e0 05       	cpc	r30, r0
     17c:	e0 05       	cpc	r30, r0
     17e:	e0 05       	cpc	r30, r0
     180:	e0 05       	cpc	r30, r0
     182:	e0 05       	cpc	r30, r0
     184:	cb 05       	cpc	r28, r11

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e2 e8       	ldi	r30, 0x82	; 130
     19e:	f2 e1       	ldi	r31, 0x12	; 18
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	ae 30       	cpi	r26, 0x0E	; 14
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	ae e0       	ldi	r26, 0x0E	; 14
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	ae 32       	cpi	r26, 0x2E	; 46
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	b9 d1       	rcall	.+882    	; 0x534 <main>
     1c2:	0c 94 3f 09 	jmp	0x127e	; 0x127e <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <CAN_init>:
enum interrupt_flags interrupt_flag = no_flag; 


int CAN_init()
{
	MCP_init();
     1c8:	2b d1       	rcall	.+598    	; 0x420 <MCP_init>
	// Turn mask/filters off
	MCP_bit_modify(MCP_RXB0CTRL, MCP_FILTER_OFF, MCP_FILTER_OFF);
     1ca:	40 e6       	ldi	r20, 0x60	; 96
     1cc:	60 e6       	ldi	r22, 0x60	; 96
     1ce:	80 e6       	ldi	r24, 0x60	; 96
     1d0:	51 d1       	rcall	.+674    	; 0x474 <MCP_bit_modify>
	MCP_bit_modify(MCP_RXB1CTRL, MCP_FILTER_OFF, MCP_FILTER_OFF);
     1d2:	40 e6       	ldi	r20, 0x60	; 96
     1d4:	60 e6       	ldi	r22, 0x60	; 96
     1d6:	80 e7       	ldi	r24, 0x70	; 112
     1d8:	4d d1       	rcall	.+666    	; 0x474 <MCP_bit_modify>
	
	// Rollover enable
	MCP_bit_modify(MCP_RXB0CTRL, MCP_ROLLOVER, MCP_ROLLOVER);
     1da:	44 e0       	ldi	r20, 0x04	; 4
     1dc:	64 e0       	ldi	r22, 0x04	; 4
     1de:	80 e6       	ldi	r24, 0x60	; 96
     1e0:	49 d1       	rcall	.+658    	; 0x474 <MCP_bit_modify>
	MCP_bit_modify(MCP_RXB1CTRL, MCP_ROLLOVER, MCP_ROLLOVER);
     1e2:	44 e0       	ldi	r20, 0x04	; 4
     1e4:	64 e0       	ldi	r22, 0x04	; 4
     1e6:	80 e7       	ldi	r24, 0x70	; 112
     1e8:	45 d1       	rcall	.+650    	; 0x474 <MCP_bit_modify>
	
	// Set to normal mode
	MCP_bit_modify(MCP_CANCTRL, MODE_MASK, MODE_NORMAL);
     1ea:	40 e0       	ldi	r20, 0x00	; 0
     1ec:	60 ee       	ldi	r22, 0xE0	; 224
     1ee:	8f e0       	ldi	r24, 0x0F	; 15
     1f0:	41 d1       	rcall	.+642    	; 0x474 <MCP_bit_modify>
	
	uint8_t value = MCP_read(MCP_CANSTAT);
     1f2:	8e e0       	ldi	r24, 0x0E	; 14
     1f4:	03 d1       	rcall	.+518    	; 0x3fc <MCP_read>
	if ((value & MODE_MASK) != MODE_NORMAL){
     1f6:	80 7e       	andi	r24, 0xE0	; 224
     1f8:	59 f4       	brne	.+22     	; 0x210 <CAN_init+0x48>
		return 1;
	}
	
	// Interrupt pin (enable CANINTE.RXnIE)
	MCP_write(MCP_CANINTE, MCP_RX_INT);
     1fa:	63 e0       	ldi	r22, 0x03	; 3
     1fc:	8b e2       	ldi	r24, 0x2B	; 43
     1fe:	1b d1       	rcall	.+566    	; 0x436 <MCP_write>
	GICR |= (1 << INT0);
	#endif

	#if defined(__AVR_ATmega2560__)
	// Low INT2 generates interrupt request
	EICRA |= (0 << ISC21) | (0 << ISC20);
     200:	e9 e6       	ldi	r30, 0x69	; 105
     202:	f0 e0       	ldi	r31, 0x00	; 0
     204:	80 81       	ld	r24, Z
     206:	80 83       	st	Z, r24
	// Enable external interrupts of INT2
	EIMSK |= (1 << INT2);
     208:	ea 9a       	sbi	0x1d, 2	; 29
	#endif
	return 0;
     20a:	80 e0       	ldi	r24, 0x00	; 0
     20c:	90 e0       	ldi	r25, 0x00	; 0
     20e:	08 95       	ret
	// Set to normal mode
	MCP_bit_modify(MCP_CANCTRL, MODE_MASK, MODE_NORMAL);
	
	uint8_t value = MCP_read(MCP_CANSTAT);
	if ((value & MODE_MASK) != MODE_NORMAL){
		return 1;
     210:	81 e0       	ldi	r24, 0x01	; 1
     212:	90 e0       	ldi	r25, 0x00	; 0
	EICRA |= (0 << ISC21) | (0 << ISC20);
	// Enable external interrupts of INT2
	EIMSK |= (1 << INT2);
	#endif
	return 0;
}
     214:	08 95       	ret

00000216 <CAN_msg_send>:

void CAN_msg_send(can_msg *message)
{
     216:	ef 92       	push	r14
     218:	ff 92       	push	r15
     21a:	0f 93       	push	r16
     21c:	1f 93       	push	r17
     21e:	cf 93       	push	r28
     220:	df 93       	push	r29
     222:	7c 01       	movw	r14, r24
	// Write ID to TXB0SIDH
	MCP_write(MCP_TXB0SIDH, (message->id) >> 3);
     224:	fc 01       	movw	r30, r24
     226:	60 81       	ld	r22, Z
     228:	71 81       	ldd	r23, Z+1	; 0x01
     22a:	76 95       	lsr	r23
     22c:	67 95       	ror	r22
     22e:	76 95       	lsr	r23
     230:	67 95       	ror	r22
     232:	76 95       	lsr	r23
     234:	67 95       	ror	r22
     236:	81 e3       	ldi	r24, 0x31	; 49
     238:	fe d0       	rcall	.+508    	; 0x436 <MCP_write>
	// Write 0 to TXB0SIDL and extended identifier registers
	MCP_write(MCP_TXB0SIDL, (message->id) << 5);
     23a:	f7 01       	movw	r30, r14
     23c:	60 81       	ld	r22, Z
     23e:	62 95       	swap	r22
     240:	66 0f       	add	r22, r22
     242:	60 7e       	andi	r22, 0xE0	; 224
     244:	82 e3       	ldi	r24, 0x32	; 50
     246:	f7 d0       	rcall	.+494    	; 0x436 <MCP_write>
	MCP_write(MCP_TXB0EID8, 0);
     248:	60 e0       	ldi	r22, 0x00	; 0
     24a:	83 e3       	ldi	r24, 0x33	; 51
     24c:	f4 d0       	rcall	.+488    	; 0x436 <MCP_write>
	MCP_write(MCP_TXB0EID0, 0);
     24e:	60 e0       	ldi	r22, 0x00	; 0
     250:	84 e3       	ldi	r24, 0x34	; 52
     252:	f1 d0       	rcall	.+482    	; 0x436 <MCP_write>
	
	//Write data length
	MCP_write(MCP_TXB0DLC, message->length);
     254:	f7 01       	movw	r30, r14
     256:	62 81       	ldd	r22, Z+2	; 0x02
     258:	85 e3       	ldi	r24, 0x35	; 53
     25a:	ed d0       	rcall	.+474    	; 0x436 <MCP_write>
	
	for (int i = 0; i < message->length; i++){
     25c:	f7 01       	movw	r30, r14
     25e:	82 81       	ldd	r24, Z+2	; 0x02
     260:	88 23       	and	r24, r24
     262:	91 f0       	breq	.+36     	; 0x288 <CAN_msg_send+0x72>
     264:	87 01       	movw	r16, r14
     266:	0d 5f       	subi	r16, 0xFD	; 253
     268:	1f 4f       	sbci	r17, 0xFF	; 255
     26a:	c0 e0       	ldi	r28, 0x00	; 0
     26c:	d0 e0       	ldi	r29, 0x00	; 0
		MCP_write(MCP_TXB0SIDH + 5 + i, message->data[i] );
     26e:	f8 01       	movw	r30, r16
     270:	61 91       	ld	r22, Z+
     272:	8f 01       	movw	r16, r30
     274:	8c 2f       	mov	r24, r28
     276:	8a 5c       	subi	r24, 0xCA	; 202
     278:	de d0       	rcall	.+444    	; 0x436 <MCP_write>
	MCP_write(MCP_TXB0EID0, 0);
	
	//Write data length
	MCP_write(MCP_TXB0DLC, message->length);
	
	for (int i = 0; i < message->length; i++){
     27a:	21 96       	adiw	r28, 0x01	; 1
     27c:	f7 01       	movw	r30, r14
     27e:	22 81       	ldd	r18, Z+2	; 0x02
     280:	30 e0       	ldi	r19, 0x00	; 0
     282:	c2 17       	cp	r28, r18
     284:	d3 07       	cpc	r29, r19
     286:	9c f3       	brlt	.-26     	; 0x26e <CAN_msg_send+0x58>
		MCP_write(MCP_TXB0SIDH + 5 + i, message->data[i] );
	}
	MCP_request_to_send(MCP_RTS_TX0);
     288:	81 e8       	ldi	r24, 0x81	; 129
     28a:	e8 d0       	rcall	.+464    	; 0x45c <MCP_request_to_send>
}
     28c:	df 91       	pop	r29
     28e:	cf 91       	pop	r28
     290:	1f 91       	pop	r17
     292:	0f 91       	pop	r16
     294:	ff 90       	pop	r15
     296:	ef 90       	pop	r14
     298:	08 95       	ret

0000029a <CAN_msg_receive>:

void CAN_msg_receive(can_msg *msg, uint8_t reg)
{
     29a:	cf 92       	push	r12
     29c:	df 92       	push	r13
     29e:	ef 92       	push	r14
     2a0:	ff 92       	push	r15
     2a2:	0f 93       	push	r16
     2a4:	1f 93       	push	r17
     2a6:	cf 93       	push	r28
     2a8:	df 93       	push	r29
     2aa:	7c 01       	movw	r14, r24
     2ac:	c6 2f       	mov	r28, r22
	// RXBnSIDH and RXBnSIDL (id)
	msg->id = (MCP_read(reg + 1) << 3) | (MCP_read(reg + 2) >> 5);
     2ae:	81 e0       	ldi	r24, 0x01	; 1
     2b0:	86 0f       	add	r24, r22
     2b2:	a4 d0       	rcall	.+328    	; 0x3fc <MCP_read>
     2b4:	d8 2f       	mov	r29, r24
     2b6:	82 e0       	ldi	r24, 0x02	; 2
     2b8:	8c 0f       	add	r24, r28
     2ba:	a0 d0       	rcall	.+320    	; 0x3fc <MCP_read>
     2bc:	48 2f       	mov	r20, r24
     2be:	42 95       	swap	r20
     2c0:	46 95       	lsr	r20
     2c2:	47 70       	andi	r20, 0x07	; 7
     2c4:	2d 2f       	mov	r18, r29
     2c6:	30 e0       	ldi	r19, 0x00	; 0
     2c8:	c9 01       	movw	r24, r18
     2ca:	88 0f       	add	r24, r24
     2cc:	99 1f       	adc	r25, r25
     2ce:	88 0f       	add	r24, r24
     2d0:	99 1f       	adc	r25, r25
     2d2:	88 0f       	add	r24, r24
     2d4:	99 1f       	adc	r25, r25
     2d6:	84 2b       	or	r24, r20
     2d8:	f7 01       	movw	r30, r14
     2da:	91 83       	std	Z+1, r25	; 0x01
     2dc:	80 83       	st	Z, r24
	// bit 0 to 3 are data length code bits. register + 5 is RXBnDLC (data length)
	msg->length = (MCP_read(reg + 5) & 0x0F ); 
     2de:	85 e0       	ldi	r24, 0x05	; 5
     2e0:	8c 0f       	add	r24, r28
     2e2:	8c d0       	rcall	.+280    	; 0x3fc <MCP_read>
     2e4:	8f 70       	andi	r24, 0x0F	; 15
     2e6:	f7 01       	movw	r30, r14
     2e8:	82 83       	std	Z+2, r24	; 0x02
		
	int i = 0;
	while( (i < msg->length) && (i < 8) ){
     2ea:	88 23       	and	r24, r24
     2ec:	f1 f0       	breq	.+60     	; 0x32a <CAN_msg_receive+0x90>
     2ee:	0f 2e       	mov	r0, r31
     2f0:	f6 e0       	ldi	r31, 0x06	; 6
     2f2:	df 2e       	mov	r13, r31
     2f4:	f0 2d       	mov	r31, r0
     2f6:	dc 0e       	add	r13, r28
     2f8:	87 01       	movw	r16, r14
     2fa:	0d 5f       	subi	r16, 0xFD	; 253
     2fc:	1f 4f       	sbci	r17, 0xFF	; 255
     2fe:	0f 2e       	mov	r0, r31
     300:	fe e0       	ldi	r31, 0x0E	; 14
     302:	cf 2e       	mov	r12, r31
     304:	f0 2d       	mov	r31, r0
     306:	cc 0e       	add	r12, r28
	// RXBnSIDH and RXBnSIDL (id)
	msg->id = (MCP_read(reg + 1) << 3) | (MCP_read(reg + 2) >> 5);
	// bit 0 to 3 are data length code bits. register + 5 is RXBnDLC (data length)
	msg->length = (MCP_read(reg + 5) & 0x0F ); 
		
	int i = 0;
     308:	c0 e0       	ldi	r28, 0x00	; 0
     30a:	d0 e0       	ldi	r29, 0x00	; 0
	while( (i < msg->length) && (i < 8) ){
		//RXBnDM (receive buffer)
		msg->data[i] = MCP_read(reg + 6 + i);	
     30c:	8d 2d       	mov	r24, r13
     30e:	76 d0       	rcall	.+236    	; 0x3fc <MCP_read>
     310:	f8 01       	movw	r30, r16
     312:	81 93       	st	Z+, r24
     314:	8f 01       	movw	r16, r30
		i++;
     316:	21 96       	adiw	r28, 0x01	; 1
	msg->id = (MCP_read(reg + 1) << 3) | (MCP_read(reg + 2) >> 5);
	// bit 0 to 3 are data length code bits. register + 5 is RXBnDLC (data length)
	msg->length = (MCP_read(reg + 5) & 0x0F ); 
		
	int i = 0;
	while( (i < msg->length) && (i < 8) ){
     318:	f7 01       	movw	r30, r14
     31a:	22 81       	ldd	r18, Z+2	; 0x02
     31c:	30 e0       	ldi	r19, 0x00	; 0
     31e:	c2 17       	cp	r28, r18
     320:	d3 07       	cpc	r29, r19
     322:	1c f4       	brge	.+6      	; 0x32a <CAN_msg_receive+0x90>
     324:	d3 94       	inc	r13
     326:	dc 10       	cpse	r13, r12
     328:	f1 cf       	rjmp	.-30     	; 0x30c <CAN_msg_receive+0x72>
		//RXBnDM (receive buffer)
		msg->data[i] = MCP_read(reg + 6 + i);	
		i++;
	}	
}
     32a:	df 91       	pop	r29
     32c:	cf 91       	pop	r28
     32e:	1f 91       	pop	r17
     330:	0f 91       	pop	r16
     332:	ff 90       	pop	r15
     334:	ef 90       	pop	r14
     336:	df 90       	pop	r13
     338:	cf 90       	pop	r12
     33a:	08 95       	ret

0000033c <CAN_handle_interrupt>:

void CAN_handle_interrupt(can_msg *msg)
{
	switch(interrupt_flag){
     33c:	20 91 0e 02 	lds	r18, 0x020E
     340:	21 30       	cpi	r18, 0x01	; 1
     342:	41 f0       	breq	.+16     	; 0x354 <CAN_handle_interrupt+0x18>
     344:	18 f0       	brcs	.+6      	; 0x34c <CAN_handle_interrupt+0x10>
     346:	22 30       	cpi	r18, 0x02	; 2
     348:	51 f0       	breq	.+20     	; 0x35e <CAN_handle_interrupt+0x22>
     34a:	08 95       	ret
		case no_flag:
			msg->data[0] = CAN_NO_MESSAGE;
     34c:	2a e0       	ldi	r18, 0x0A	; 10
     34e:	fc 01       	movw	r30, r24
     350:	23 83       	std	Z+3, r18	; 0x03
			break;
     352:	08 95       	ret
		case RX0:
			CAN_msg_receive(msg, MCP_RXB0CTRL);
     354:	60 e6       	ldi	r22, 0x60	; 96
     356:	a1 df       	rcall	.-190    	; 0x29a <CAN_msg_receive>
			interrupt_flag = no_flag;
     358:	10 92 0e 02 	sts	0x020E, r1
			break;
     35c:	08 95       	ret
		case RX1:
			CAN_msg_receive(msg, MCP_RXB1CTRL);
     35e:	60 e7       	ldi	r22, 0x70	; 112
     360:	9c df       	rcall	.-200    	; 0x29a <CAN_msg_receive>
			interrupt_flag = no_flag;
     362:	10 92 0e 02 	sts	0x020E, r1
     366:	08 95       	ret

00000368 <__vector_3>:
	}
}
#endif

#if defined(__AVR_ATmega2560__)
ISR(INT2_vect){
     368:	1f 92       	push	r1
     36a:	0f 92       	push	r0
     36c:	0f b6       	in	r0, 0x3f	; 63
     36e:	0f 92       	push	r0
     370:	11 24       	eor	r1, r1
     372:	0b b6       	in	r0, 0x3b	; 59
     374:	0f 92       	push	r0
     376:	2f 93       	push	r18
     378:	3f 93       	push	r19
     37a:	4f 93       	push	r20
     37c:	5f 93       	push	r21
     37e:	6f 93       	push	r22
     380:	7f 93       	push	r23
     382:	8f 93       	push	r24
     384:	9f 93       	push	r25
     386:	af 93       	push	r26
     388:	bf 93       	push	r27
     38a:	ef 93       	push	r30
     38c:	ff 93       	push	r31
	uint8_t interrupt = MCP_read(MCP_CANINTF);
     38e:	8c e2       	ldi	r24, 0x2C	; 44
     390:	35 d0       	rcall	.+106    	; 0x3fc <MCP_read>

	if (interrupt & MCP_RX0IF){
     392:	80 ff       	sbrs	r24, 0
     394:	08 c0       	rjmp	.+16     	; 0x3a6 <__vector_3+0x3e>
		interrupt_flag = RX0;
     396:	81 e0       	ldi	r24, 0x01	; 1
     398:	80 93 0e 02 	sts	0x020E, r24
		// clear CANINTF.RX0IF
		MCP_bit_modify(MCP_CANINTF, 0x01, 0x00);
     39c:	40 e0       	ldi	r20, 0x00	; 0
     39e:	61 e0       	ldi	r22, 0x01	; 1
     3a0:	8c e2       	ldi	r24, 0x2C	; 44
     3a2:	68 d0       	rcall	.+208    	; 0x474 <MCP_bit_modify>
     3a4:	09 c0       	rjmp	.+18     	; 0x3b8 <__vector_3+0x50>
	}
	else if (interrupt & MCP_RX1IF){
     3a6:	81 ff       	sbrs	r24, 1
     3a8:	07 c0       	rjmp	.+14     	; 0x3b8 <__vector_3+0x50>
		interrupt_flag = RX1;
     3aa:	82 e0       	ldi	r24, 0x02	; 2
     3ac:	80 93 0e 02 	sts	0x020E, r24
		// clear CANINTF.RX1IF
		MCP_bit_modify(MCP_CANINTF, 0x02, 0x00);
     3b0:	40 e0       	ldi	r20, 0x00	; 0
     3b2:	62 e0       	ldi	r22, 0x02	; 2
     3b4:	8c e2       	ldi	r24, 0x2C	; 44
     3b6:	5e d0       	rcall	.+188    	; 0x474 <MCP_bit_modify>
	}
}
     3b8:	ff 91       	pop	r31
     3ba:	ef 91       	pop	r30
     3bc:	bf 91       	pop	r27
     3be:	af 91       	pop	r26
     3c0:	9f 91       	pop	r25
     3c2:	8f 91       	pop	r24
     3c4:	7f 91       	pop	r23
     3c6:	6f 91       	pop	r22
     3c8:	5f 91       	pop	r21
     3ca:	4f 91       	pop	r20
     3cc:	3f 91       	pop	r19
     3ce:	2f 91       	pop	r18
     3d0:	0f 90       	pop	r0
     3d2:	0b be       	out	0x3b, r0	; 59
     3d4:	0f 90       	pop	r0
     3d6:	0f be       	out	0x3f, r0	; 63
     3d8:	0f 90       	pop	r0
     3da:	1f 90       	pop	r1
     3dc:	18 95       	reti

000003de <MCP_reset>:
	SPI_transmit_receive(MCP_READ_STATUS);
	uint8_t status = SPI_transmit_receive(0);
	SPI_set_ss(1);
	
	return status;
}
     3de:	80 e0       	ldi	r24, 0x00	; 0
     3e0:	90 e0       	ldi	r25, 0x00	; 0
     3e2:	75 d0       	rcall	.+234    	; 0x4ce <SPI_set_ss>
     3e4:	80 ec       	ldi	r24, 0xC0	; 192
     3e6:	67 d0       	rcall	.+206    	; 0x4b6 <SPI_transmit_receive>
     3e8:	8f e1       	ldi	r24, 0x1F	; 31
     3ea:	93 e0       	ldi	r25, 0x03	; 3
     3ec:	01 97       	sbiw	r24, 0x01	; 1
     3ee:	f1 f7       	brne	.-4      	; 0x3ec <MCP_reset+0xe>
     3f0:	00 c0       	rjmp	.+0      	; 0x3f2 <MCP_reset+0x14>
     3f2:	00 00       	nop
     3f4:	81 e0       	ldi	r24, 0x01	; 1
     3f6:	90 e0       	ldi	r25, 0x00	; 0
     3f8:	6a c0       	rjmp	.+212    	; 0x4ce <SPI_set_ss>
     3fa:	08 95       	ret

000003fc <MCP_read>:
     3fc:	cf 93       	push	r28
     3fe:	c8 2f       	mov	r28, r24
     400:	80 e0       	ldi	r24, 0x00	; 0
     402:	90 e0       	ldi	r25, 0x00	; 0
     404:	64 d0       	rcall	.+200    	; 0x4ce <SPI_set_ss>
     406:	83 e0       	ldi	r24, 0x03	; 3
     408:	56 d0       	rcall	.+172    	; 0x4b6 <SPI_transmit_receive>
     40a:	8c 2f       	mov	r24, r28
     40c:	54 d0       	rcall	.+168    	; 0x4b6 <SPI_transmit_receive>
     40e:	80 e0       	ldi	r24, 0x00	; 0
     410:	52 d0       	rcall	.+164    	; 0x4b6 <SPI_transmit_receive>
     412:	c8 2f       	mov	r28, r24
     414:	81 e0       	ldi	r24, 0x01	; 1
     416:	90 e0       	ldi	r25, 0x00	; 0
     418:	5a d0       	rcall	.+180    	; 0x4ce <SPI_set_ss>
     41a:	8c 2f       	mov	r24, r28
     41c:	cf 91       	pop	r28
     41e:	08 95       	ret

00000420 <MCP_init>:
     420:	41 d0       	rcall	.+130    	; 0x4a4 <SPI_init>
     422:	dd df       	rcall	.-70     	; 0x3de <MCP_reset>
     424:	8e e0       	ldi	r24, 0x0E	; 14
     426:	ea df       	rcall	.-44     	; 0x3fc <MCP_read>
     428:	98 2f       	mov	r25, r24
     42a:	90 7e       	andi	r25, 0xE0	; 224
     42c:	81 e0       	ldi	r24, 0x01	; 1
     42e:	90 38       	cpi	r25, 0x80	; 128
     430:	09 f4       	brne	.+2      	; 0x434 <MCP_init+0x14>
     432:	80 e0       	ldi	r24, 0x00	; 0
     434:	08 95       	ret

00000436 <MCP_write>:
     436:	cf 93       	push	r28
     438:	df 93       	push	r29
     43a:	d8 2f       	mov	r29, r24
     43c:	c6 2f       	mov	r28, r22
     43e:	80 e0       	ldi	r24, 0x00	; 0
     440:	90 e0       	ldi	r25, 0x00	; 0
     442:	45 d0       	rcall	.+138    	; 0x4ce <SPI_set_ss>
     444:	82 e0       	ldi	r24, 0x02	; 2
     446:	37 d0       	rcall	.+110    	; 0x4b6 <SPI_transmit_receive>
     448:	8d 2f       	mov	r24, r29
     44a:	35 d0       	rcall	.+106    	; 0x4b6 <SPI_transmit_receive>
     44c:	8c 2f       	mov	r24, r28
     44e:	33 d0       	rcall	.+102    	; 0x4b6 <SPI_transmit_receive>
     450:	81 e0       	ldi	r24, 0x01	; 1
     452:	90 e0       	ldi	r25, 0x00	; 0
     454:	3c d0       	rcall	.+120    	; 0x4ce <SPI_set_ss>
     456:	df 91       	pop	r29
     458:	cf 91       	pop	r28
     45a:	08 95       	ret

0000045c <MCP_request_to_send>:
     45c:	cf 93       	push	r28
     45e:	c8 2f       	mov	r28, r24
     460:	80 e0       	ldi	r24, 0x00	; 0
     462:	90 e0       	ldi	r25, 0x00	; 0
     464:	34 d0       	rcall	.+104    	; 0x4ce <SPI_set_ss>
     466:	8c 2f       	mov	r24, r28
     468:	26 d0       	rcall	.+76     	; 0x4b6 <SPI_transmit_receive>
     46a:	81 e0       	ldi	r24, 0x01	; 1
     46c:	90 e0       	ldi	r25, 0x00	; 0
     46e:	2f d0       	rcall	.+94     	; 0x4ce <SPI_set_ss>
     470:	cf 91       	pop	r28
     472:	08 95       	ret

00000474 <MCP_bit_modify>:

void MCP_bit_modify( uint8_t address, uint8_t mask, uint8_t data )
{
     474:	1f 93       	push	r17
     476:	cf 93       	push	r28
     478:	df 93       	push	r29
     47a:	18 2f       	mov	r17, r24
     47c:	d6 2f       	mov	r29, r22
     47e:	c4 2f       	mov	r28, r20
	SPI_set_ss(0);
     480:	80 e0       	ldi	r24, 0x00	; 0
     482:	90 e0       	ldi	r25, 0x00	; 0
     484:	24 d0       	rcall	.+72     	; 0x4ce <SPI_set_ss>
	SPI_transmit_receive(MCP_BITMOD);
     486:	85 e0       	ldi	r24, 0x05	; 5
     488:	16 d0       	rcall	.+44     	; 0x4b6 <SPI_transmit_receive>
	
	SPI_transmit_receive(address);
     48a:	81 2f       	mov	r24, r17
     48c:	14 d0       	rcall	.+40     	; 0x4b6 <SPI_transmit_receive>
	SPI_transmit_receive(mask);
     48e:	8d 2f       	mov	r24, r29
     490:	12 d0       	rcall	.+36     	; 0x4b6 <SPI_transmit_receive>
	SPI_transmit_receive(data);
     492:	8c 2f       	mov	r24, r28
     494:	10 d0       	rcall	.+32     	; 0x4b6 <SPI_transmit_receive>
	
	SPI_set_ss(1);
     496:	81 e0       	ldi	r24, 0x01	; 1
     498:	90 e0       	ldi	r25, 0x00	; 0
     49a:	19 d0       	rcall	.+50     	; 0x4ce <SPI_set_ss>
     49c:	df 91       	pop	r29
     49e:	cf 91       	pop	r28
     4a0:	1f 91       	pop	r17
     4a2:	08 95       	ret

000004a4 <SPI_init>:
	// Set MOSI, SCK and SS output
	#if defined(__AVR_ATmega162__)
	DDRB |= (1 << DDB5)|(1 << DDB7)|(1 << DDB4);
	#endif
	#if defined(__AVR_ATmega2560__)
	DDRB |= (1 << DDB2)|(1 << DDB1)|(1 << DDB0) | (1 << DDB7);
     4a4:	84 b1       	in	r24, 0x04	; 4
     4a6:	87 68       	ori	r24, 0x87	; 135
     4a8:	84 b9       	out	0x04, r24	; 4
	#endif
	
	// Enable SPI, Master, set clock rate
	SPCR = (1 << MSTR)|(1 << SPR0);
     4aa:	81 e1       	ldi	r24, 0x11	; 17
     4ac:	8c bd       	out	0x2c, r24	; 44
	
	SPCR |= (1 << SPE);
     4ae:	8c b5       	in	r24, 0x2c	; 44
     4b0:	80 64       	ori	r24, 0x40	; 64
     4b2:	8c bd       	out	0x2c, r24	; 44
     4b4:	08 95       	ret

000004b6 <SPI_transmit_receive>:
}

uint8_t SPI_transmit_receive(uint8_t data)
{
	// Start transmission (write to data register)
	SPDR = data;
     4b6:	8e bd       	out	0x2e, r24	; 46
	// Wait for transmission complete
	while(!(SPSR & (1 << SPIF)));
     4b8:	0d b4       	in	r0, 0x2d	; 45
     4ba:	07 fe       	sbrs	r0, 7
     4bc:	fd cf       	rjmp	.-6      	; 0x4b8 <SPI_transmit_receive+0x2>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     4be:	8f e1       	ldi	r24, 0x1F	; 31
     4c0:	93 e0       	ldi	r25, 0x03	; 3
     4c2:	01 97       	sbiw	r24, 0x01	; 1
     4c4:	f1 f7       	brne	.-4      	; 0x4c2 <SPI_transmit_receive+0xc>
     4c6:	00 c0       	rjmp	.+0      	; 0x4c8 <SPI_transmit_receive+0x12>
     4c8:	00 00       	nop
	_delay_us(200);
	
	return SPDR;
     4ca:	8e b5       	in	r24, 0x2e	; 46
	
}
     4cc:	08 95       	ret

000004ce <SPI_set_ss>:
		clear_bit(PORTB, PB4);
	}
	#endif
	
	#if defined(__AVR_ATmega2560__)
	if (val == 1){
     4ce:	81 30       	cpi	r24, 0x01	; 1
     4d0:	91 05       	cpc	r25, r1
     4d2:	11 f4       	brne	.+4      	; 0x4d8 <SPI_set_ss+0xa>
		set_bit(PORTB, PB7);
     4d4:	2f 9a       	sbi	0x05, 7	; 5
     4d6:	08 95       	ret
	}
	else if (val == 0){
     4d8:	89 2b       	or	r24, r25
     4da:	09 f4       	brne	.+2      	; 0x4de <SPI_set_ss+0x10>
		clear_bit(PORTB, PB7);
     4dc:	2f 98       	cbi	0x05, 7	; 5
     4de:	08 95       	ret

000004e0 <UART_Transmit>:
}

void UART_Transmit (unsigned char data)
{
	// Wait for empty transmit buffer
	while (!( UCSR0A & (1<<UDRE0))); 
     4e0:	e0 ec       	ldi	r30, 0xC0	; 192
     4e2:	f0 e0       	ldi	r31, 0x00	; 0
     4e4:	90 81       	ld	r25, Z
     4e6:	95 ff       	sbrs	r25, 5
     4e8:	fd cf       	rjmp	.-6      	; 0x4e4 <UART_Transmit+0x4>
	
	// Put data into buffer, sends the data
	UDR0 = data;  
     4ea:	80 93 c6 00 	sts	0x00C6, r24
     4ee:	08 95       	ret

000004f0 <UART_Recieve>:
}

unsigned char UART_Recieve (void)
{
	// Wait for data to be received
	while(!(UCSR0A & (1<<RXC0)));  
     4f0:	e0 ec       	ldi	r30, 0xC0	; 192
     4f2:	f0 e0       	ldi	r31, 0x00	; 0
     4f4:	80 81       	ld	r24, Z
     4f6:	88 23       	and	r24, r24
     4f8:	ec f7       	brge	.-6      	; 0x4f4 <UART_Recieve+0x4>

	// Get and return received data from buffer
	return UDR0;  
     4fa:	80 91 c6 00 	lds	r24, 0x00C6
     4fe:	08 95       	ret

00000500 <UART_Init>:


void UART_Init( unsigned int ubrr )
{
	// Set baud rate
	UBRR0H |= (unsigned char)(ubrr>>8);
     500:	e5 ec       	ldi	r30, 0xC5	; 197
     502:	f0 e0       	ldi	r31, 0x00	; 0
     504:	20 81       	ld	r18, Z
     506:	92 2b       	or	r25, r18
     508:	90 83       	st	Z, r25
	UBRR0L |= (unsigned char)ubrr;
     50a:	e4 ec       	ldi	r30, 0xC4	; 196
     50c:	f0 e0       	ldi	r31, 0x00	; 0
     50e:	90 81       	ld	r25, Z
     510:	89 2b       	or	r24, r25
     512:	80 83       	st	Z, r24
	
	// Enable receiver and transmitter
	UCSR0B |= (1<<RXEN0)|(1<<TXEN0);
     514:	e1 ec       	ldi	r30, 0xC1	; 193
     516:	f0 e0       	ldi	r31, 0x00	; 0
     518:	80 81       	ld	r24, Z
     51a:	88 61       	ori	r24, 0x18	; 24
     51c:	80 83       	st	Z, r24
	// Set frame format: 8data, 2stop bit
	#if defined(__AVR_ATmega162__)
	UCSR0C |= (1<<URSEL0)|(1<<USBS0)|(1<<UCSZ00)|(1<<UCSZ01);
	#endif
	#if defined(__AVR_ATmega2560__)
	UCSR0C |= (1<<USBS0)|(1<<UCSZ00)|(1<<UCSZ01);
     51e:	e2 ec       	ldi	r30, 0xC2	; 194
     520:	f0 e0       	ldi	r31, 0x00	; 0
     522:	80 81       	ld	r24, Z
     524:	8e 60       	ori	r24, 0x0E	; 14
     526:	80 83       	st	Z, r24
	#endif
	
	fdevopen(&UART_Transmit, &UART_Recieve);
     528:	68 e7       	ldi	r22, 0x78	; 120
     52a:	72 e0       	ldi	r23, 0x02	; 2
     52c:	80 e7       	ldi	r24, 0x70	; 112
     52e:	92 e0       	ldi	r25, 0x02	; 2
     530:	14 c5       	rjmp	.+2600   	; 0xf5a <fdevopen>
     532:	08 95       	ret

00000534 <main>:
#include <stdlib.h>
#include <avr/io.h>
#include <util/delay.h>
#include <avr/interrupt.h>

int main( void ){
     534:	cf 93       	push	r28
     536:	df 93       	push	r29
     538:	cd b7       	in	r28, 0x3d	; 61
     53a:	de b7       	in	r29, 0x3e	; 62
     53c:	66 97       	sbiw	r28, 0x16	; 22
     53e:	0f b6       	in	r0, 0x3f	; 63
     540:	f8 94       	cli
     542:	de bf       	out	0x3e, r29	; 62
     544:	0f be       	out	0x3f, r0	; 63
     546:	cd bf       	out	0x3d, r28	; 61
	int u;
	int ir_val;
	int prev_ir_val = 0;
	int pos_reference = 127;
	
	cli();
     548:	f8 94       	cli
	UART_Init( MYUBRR );
     54a:	87 e6       	ldi	r24, 0x67	; 103
     54c:	90 e0       	ldi	r25, 0x00	; 0
     54e:	d8 df       	rcall	.-80     	; 0x500 <UART_Init>
	CAN_init();
     550:	3b de       	rcall	.-906    	; 0x1c8 <CAN_init>
	PWM_init();
     552:	0f d1       	rcall	.+542    	; 0x772 <PWM_init>
	ADC_init_2560();
     554:	f8 d0       	rcall	.+496    	; 0x746 <ADC_init_2560>
	MOTOR_init();
     556:	4d d1       	rcall	.+666    	; 0x7f2 <MOTOR_init>
	SOLENOID_init();
     558:	2f d2       	rcall	.+1118   	; 0x9b8 <SOLENOID_init>
	CONTROLLER_init_timer();
     55a:	5f d0       	rcall	.+190    	; 0x61a <CONTROLLER_init_timer>
	sei();
     55c:	78 94       	sei
	
	MOTOR_find_limits();
     55e:	ba d1       	rcall	.+884    	; 0x8d4 <MOTOR_find_limits>
	CONTROLLER_set_reference(pos_reference);
     560:	8f e7       	ldi	r24, 0x7F	; 127
     562:	6c d0       	rcall	.+216    	; 0x63c <CONTROLLER_set_reference>
	int msg_type;
	int y;
	int u;
	int ir_val;
	int prev_ir_val = 0;
	int pos_reference = 127;
     564:	0f 2e       	mov	r0, r31
     566:	ff e7       	ldi	r31, 0x7F	; 127
     568:	cf 2e       	mov	r12, r31
     56a:	d1 2c       	mov	r13, r1
     56c:	f0 2d       	mov	r31, r0
	can_msg send;
	int msg_type;
	int y;
	int u;
	int ir_val;
	int prev_ir_val = 0;
     56e:	e1 2c       	mov	r14, r1
     570:	f1 2c       	mov	r15, r1
		}
		
		ir_val = IR_read();
		if (ir_val - prev_ir_val != 0){
			if (ir_val == 0){
				send.id = ATmega2560_ID;
     572:	aa 24       	eor	r10, r10
     574:	a3 94       	inc	r10
     576:	b1 2c       	mov	r11, r1
				send.data[0] = CAN_LIVES;
     578:	0f 2e       	mov	r0, r31
     57a:	f5 e0       	ldi	r31, 0x05	; 5
     57c:	5f 2e       	mov	r5, r31
     57e:	f0 2d       	mov	r31, r0
     580:	61 2c       	mov	r6, r1
     582:	71 2c       	mov	r7, r1
     584:	88 24       	eor	r8, r8
     586:	8a 94       	dec	r8
     588:	91 2c       	mov	r9, r1
	
	MOTOR_find_limits();
	CONTROLLER_set_reference(pos_reference);
	
	while(1){
		CAN_handle_interrupt(&receive);
     58a:	ce 01       	movw	r24, r28
     58c:	01 96       	adiw	r24, 0x01	; 1
     58e:	d6 de       	rcall	.-596    	; 0x33c <CAN_handle_interrupt>
		
		msg_type = receive.data[0];
		switch(msg_type){
     590:	8c 81       	ldd	r24, Y+4	; 0x04
     592:	83 30       	cpi	r24, 0x03	; 3
     594:	61 f0       	breq	.+24     	; 0x5ae <main+0x7a>
     596:	18 f4       	brcc	.+6      	; 0x59e <main+0x6a>
     598:	88 23       	and	r24, r24
     59a:	31 f0       	breq	.+12     	; 0x5a8 <main+0x74>
     59c:	13 c0       	rjmp	.+38     	; 0x5c4 <main+0x90>
     59e:	84 30       	cpi	r24, 0x04	; 4
     5a0:	51 f0       	breq	.+20     	; 0x5b6 <main+0x82>
     5a2:	86 30       	cpi	r24, 0x06	; 6
     5a4:	59 f0       	breq	.+22     	; 0x5bc <main+0x88>
     5a6:	0e c0       	rjmp	.+28     	; 0x5c4 <main+0x90>
			case CAN_JOY_POS_X:
				SERVO_set_position(receive.data[1]);
     5a8:	8d 81       	ldd	r24, Y+5	; 0x05
     5aa:	45 d2       	rcall	.+1162   	; 0xa36 <SERVO_set_position>
				break;
     5ac:	0b c0       	rjmp	.+22     	; 0x5c4 <main+0x90>
			case CAN_SLIDER_POS_R:
				pos_reference = CONTROLLER_set_reference(receive.data[1]);
     5ae:	8d 81       	ldd	r24, Y+5	; 0x05
     5b0:	45 d0       	rcall	.+138    	; 0x63c <CONTROLLER_set_reference>
     5b2:	6c 01       	movw	r12, r24
				break;
     5b4:	07 c0       	rjmp	.+14     	; 0x5c4 <main+0x90>
			case CAN_TOUCH_BUTTON:
				SOLENOID_pulse(1);
     5b6:	81 e0       	ldi	r24, 0x01	; 1
     5b8:	e8 d1       	rcall	.+976    	; 0x98a <SOLENOID_pulse>
				break;
     5ba:	04 c0       	rjmp	.+8      	; 0x5c4 <main+0x90>
			case CAN_SPEED:
				MOTOR_find_limits();
     5bc:	8b d1       	rcall	.+790    	; 0x8d4 <MOTOR_find_limits>
				MOTOR_set_max_velocity(receive.data[1]);
     5be:	8d 81       	ldd	r24, Y+5	; 0x05
     5c0:	90 e0       	ldi	r25, 0x00	; 0
     5c2:	39 d1       	rcall	.+626    	; 0x836 <MOTOR_set_max_velocity>
				break;
			default:
				break;
		}
		
		ir_val = IR_read();
     5c4:	f9 d0       	rcall	.+498    	; 0x7b8 <IR_read>
     5c6:	08 2f       	mov	r16, r24
     5c8:	10 e0       	ldi	r17, 0x00	; 0
		if (ir_val - prev_ir_val != 0){
     5ca:	0e 15       	cp	r16, r14
     5cc:	1f 05       	cpc	r17, r15
     5ce:	71 f0       	breq	.+28     	; 0x5ec <main+0xb8>
			if (ir_val == 0){
     5d0:	01 15       	cp	r16, r1
     5d2:	11 05       	cpc	r17, r1
     5d4:	51 f4       	brne	.+20     	; 0x5ea <main+0xb6>
				send.id = ATmega2560_ID;
     5d6:	bd 86       	std	Y+13, r11	; 0x0d
     5d8:	ac 86       	std	Y+12, r10	; 0x0c
				send.data[0] = CAN_LIVES;
     5da:	5f 86       	std	Y+15, r5	; 0x0f
				send.length = 1;
     5dc:	81 e0       	ldi	r24, 0x01	; 1
     5de:	8e 87       	std	Y+14, r24	; 0x0e
				CAN_msg_send(&send);
     5e0:	ce 01       	movw	r24, r28
     5e2:	0c 96       	adiw	r24, 0x0c	; 12
     5e4:	18 de       	rcall	.-976    	; 0x216 <CAN_msg_send>
			}
			prev_ir_val = ir_val;
     5e6:	78 01       	movw	r14, r16
     5e8:	01 c0       	rjmp	.+2      	; 0x5ec <main+0xb8>
     5ea:	78 01       	movw	r14, r16
		}
		
		y = MOTOR_read_scaled_encoder();
     5ec:	a7 d1       	rcall	.+846    	; 0x93c <MOTOR_read_scaled_encoder>
     5ee:	99 23       	and	r25, r25
     5f0:	14 f4       	brge	.+4      	; 0x5f6 <main+0xc2>
     5f2:	86 2d       	mov	r24, r6
     5f4:	97 2d       	mov	r25, r7
     5f6:	8f 3f       	cpi	r24, 0xFF	; 255
     5f8:	91 05       	cpc	r25, r1
     5fa:	19 f0       	breq	.+6      	; 0x602 <main+0xce>
     5fc:	14 f0       	brlt	.+4      	; 0x602 <main+0xce>
     5fe:	88 2d       	mov	r24, r8
     600:	99 2d       	mov	r25, r9
		if (y < 0){ y = 0; }
		if (y > 255){ y = 255; }
		u = CONTROLLER_run(y, pos_reference);
     602:	b6 01       	movw	r22, r12
     604:	27 d0       	rcall	.+78     	; 0x654 <CONTROLLER_run>
     606:	18 2f       	mov	r17, r24
		MOTOR_set_dir(u < 0);
     608:	99 1f       	adc	r25, r25
     60a:	99 27       	eor	r25, r25
     60c:	99 1f       	adc	r25, r25
     60e:	89 2f       	mov	r24, r25
     610:	90 e0       	ldi	r25, 0x00	; 0
     612:	00 d1       	rcall	.+512    	; 0x814 <MOTOR_set_dir>
		MOTOR_set_velocity((uint8_t)u);		
     614:	81 2f       	mov	r24, r17
     616:	21 d1       	rcall	.+578    	; 0x85a <MOTOR_set_velocity>
	}
     618:	b8 cf       	rjmp	.-144    	; 0x58a <main+0x56>

0000061a <CONTROLLER_init_timer>:
void CONTROLLER_init_timer( void )
{
	// OC3A disconnected. Normal port operation, Normal mode
	
	// Set prescaler to 1/64
	TCCR3B |= (1 << CS31) | (1 << CS30);
     61a:	e1 e9       	ldi	r30, 0x91	; 145
     61c:	f0 e0       	ldi	r31, 0x00	; 0
     61e:	80 81       	ld	r24, Z
     620:	83 60       	ori	r24, 0x03	; 3
     622:	80 83       	st	Z, r24
	
	// Set the desired output compare match that will generate a timer interrupt
	// Choose dt = 0.1 -> OCR3A = 12500
	OCR3A = 0x30D4;
     624:	84 ed       	ldi	r24, 0xD4	; 212
     626:	90 e3       	ldi	r25, 0x30	; 48
     628:	90 93 99 00 	sts	0x0099, r25
     62c:	80 93 98 00 	sts	0x0098, r24
	
	// Enable output compare interrupt 3A
	TIMSK3 |= (1 << OCIE3A);
     630:	e1 e7       	ldi	r30, 0x71	; 113
     632:	f0 e0       	ldi	r31, 0x00	; 0
     634:	80 81       	ld	r24, Z
     636:	82 60       	ori	r24, 0x02	; 2
     638:	80 83       	st	Z, r24
     63a:	08 95       	ret

0000063c <CONTROLLER_set_reference>:

int CONTROLLER_set_reference(uint8_t reference)
{
	int reff;
	// 255 is rightmost position, 0 is leftmost position
	reff = abs(reference - 0xFF); 
     63c:	28 2f       	mov	r18, r24
     63e:	30 e0       	ldi	r19, 0x00	; 0
     640:	2f 5f       	subi	r18, 0xFF	; 255
     642:	31 09       	sbc	r19, r1
     644:	c9 01       	movw	r24, r18
     646:	99 23       	and	r25, r25
     648:	24 f4       	brge	.+8      	; 0x652 <CONTROLLER_set_reference+0x16>
     64a:	88 27       	eor	r24, r24
     64c:	99 27       	eor	r25, r25
     64e:	82 1b       	sub	r24, r18
     650:	93 0b       	sbc	r25, r19
	return reff;
}
     652:	08 95       	ret

00000654 <CONTROLLER_run>:
	static int prev_err;
	int error;
	int derivative;
	int dt = 1;		//0.1*10
	
	switch(run_controller_flag){
     654:	20 91 15 02 	lds	r18, 0x0215
     658:	30 91 16 02 	lds	r19, 0x0216
     65c:	21 30       	cpi	r18, 0x01	; 1
     65e:	31 05       	cpc	r19, r1
     660:	09 f0       	breq	.+2      	; 0x664 <CONTROLLER_run+0x10>
     662:	50 c0       	rjmp	.+160    	; 0x704 <CONTROLLER_run+0xb0>
		case 0:
			break;
		case 1:
			error = reference - y;
     664:	68 1b       	sub	r22, r24
     666:	79 0b       	sbc	r23, r25
			if (abs(error) > 10){
     668:	cb 01       	movw	r24, r22
     66a:	22 f4       	brpl	.+8      	; 0x674 <CONTROLLER_run+0x20>
     66c:	88 27       	eor	r24, r24
     66e:	99 27       	eor	r25, r25
     670:	86 1b       	sub	r24, r22
     672:	97 0b       	sbc	r25, r23
     674:	0b 97       	sbiw	r24, 0x0b	; 11
     676:	54 f0       	brlt	.+20     	; 0x68c <CONTROLLER_run+0x38>
				integral = integral + error*dt;
     678:	80 91 13 02 	lds	r24, 0x0213
     67c:	90 91 14 02 	lds	r25, 0x0214
     680:	86 0f       	add	r24, r22
     682:	97 1f       	adc	r25, r23
     684:	90 93 14 02 	sts	0x0214, r25
     688:	80 93 13 02 	sts	0x0213, r24
			}
			derivative = (error - prev_err)/dt;
			u = Kp*error + Ki*integral + Kd*derivative;
     68c:	80 91 0a 02 	lds	r24, 0x020A
     690:	90 91 0b 02 	lds	r25, 0x020B
     694:	68 9f       	mul	r22, r24
     696:	90 01       	movw	r18, r0
     698:	69 9f       	mul	r22, r25
     69a:	30 0d       	add	r19, r0
     69c:	78 9f       	mul	r23, r24
     69e:	30 0d       	add	r19, r0
     6a0:	11 24       	eor	r1, r1
     6a2:	e0 91 08 02 	lds	r30, 0x0208
     6a6:	f0 91 09 02 	lds	r31, 0x0209
     6aa:	40 91 13 02 	lds	r20, 0x0213
     6ae:	50 91 14 02 	lds	r21, 0x0214
     6b2:	e4 9f       	mul	r30, r20
     6b4:	c0 01       	movw	r24, r0
     6b6:	e5 9f       	mul	r30, r21
     6b8:	90 0d       	add	r25, r0
     6ba:	f4 9f       	mul	r31, r20
     6bc:	90 0d       	add	r25, r0
     6be:	11 24       	eor	r1, r1
     6c0:	82 0f       	add	r24, r18
     6c2:	93 1f       	adc	r25, r19
		case 1:
			error = reference - y;
			if (abs(error) > 10){
				integral = integral + error*dt;
			}
			derivative = (error - prev_err)/dt;
     6c4:	20 91 11 02 	lds	r18, 0x0211
     6c8:	30 91 12 02 	lds	r19, 0x0212
     6cc:	fb 01       	movw	r30, r22
     6ce:	e2 1b       	sub	r30, r18
     6d0:	f3 0b       	sbc	r31, r19
			u = Kp*error + Ki*integral + Kd*derivative;
     6d2:	40 91 06 02 	lds	r20, 0x0206
     6d6:	50 91 07 02 	lds	r21, 0x0207
     6da:	e4 9f       	mul	r30, r20
     6dc:	90 01       	movw	r18, r0
     6de:	e5 9f       	mul	r30, r21
     6e0:	30 0d       	add	r19, r0
     6e2:	f4 9f       	mul	r31, r20
     6e4:	30 0d       	add	r19, r0
     6e6:	11 24       	eor	r1, r1
     6e8:	82 0f       	add	r24, r18
     6ea:	93 1f       	adc	r25, r19
     6ec:	90 93 10 02 	sts	0x0210, r25
     6f0:	80 93 0f 02 	sts	0x020F, r24
			prev_err = error;
     6f4:	70 93 12 02 	sts	0x0212, r23
     6f8:	60 93 11 02 	sts	0x0211, r22
			run_controller_flag = 0;
     6fc:	10 92 16 02 	sts	0x0216, r1
     700:	10 92 15 02 	sts	0x0215, r1
			break;
	}
	
	return (int)u/100;
     704:	80 91 0f 02 	lds	r24, 0x020F
     708:	90 91 10 02 	lds	r25, 0x0210
     70c:	64 e6       	ldi	r22, 0x64	; 100
     70e:	70 e0       	ldi	r23, 0x00	; 0
     710:	f7 d3       	rcall	.+2030   	; 0xf00 <__divmodhi4>
     712:	cb 01       	movw	r24, r22
}
     714:	08 95       	ret

00000716 <__vector_32>:

ISR(TIMER3_COMPA_vect)
{
     716:	1f 92       	push	r1
     718:	0f 92       	push	r0
     71a:	0f b6       	in	r0, 0x3f	; 63
     71c:	0f 92       	push	r0
     71e:	11 24       	eor	r1, r1
     720:	8f 93       	push	r24
     722:	9f 93       	push	r25
	TCNT3 = 0;
     724:	10 92 95 00 	sts	0x0095, r1
     728:	10 92 94 00 	sts	0x0094, r1
	run_controller_flag = 1;
     72c:	81 e0       	ldi	r24, 0x01	; 1
     72e:	90 e0       	ldi	r25, 0x00	; 0
     730:	90 93 16 02 	sts	0x0216, r25
     734:	80 93 15 02 	sts	0x0215, r24
     738:	9f 91       	pop	r25
     73a:	8f 91       	pop	r24
     73c:	0f 90       	pop	r0
     73e:	0f be       	out	0x3f, r0	; 63
     740:	0f 90       	pop	r0
     742:	1f 90       	pop	r1
     744:	18 95       	reti

00000746 <ADC_init_2560>:
#include "adc_2560.h"

void ADC_init_2560( void )
{
	// Enable ADC and set prescaler to 128
	ADCSRA |= (1 << ADEN) | (1 << ADPS2) | (1 << ADPS1) | (1 << ADPS0);
     746:	ea e7       	ldi	r30, 0x7A	; 122
     748:	f0 e0       	ldi	r31, 0x00	; 0
     74a:	80 81       	ld	r24, Z
     74c:	87 68       	ori	r24, 0x87	; 135
     74e:	80 83       	st	Z, r24
     750:	08 95       	ret

00000752 <ADC_read_2560>:
}

uint8_t ADC_read_2560( void )
{
	// Reference selection: AVCC w/ external capacitor at AREF. Left adjust result
	ADMUX |= (1 << REFS0) | (1 << ADLAR);
     752:	ec e7       	ldi	r30, 0x7C	; 124
     754:	f0 e0       	ldi	r31, 0x00	; 0
     756:	80 81       	ld	r24, Z
     758:	80 66       	ori	r24, 0x60	; 96
     75a:	80 83       	st	Z, r24
	
	// Start conversion
	ADCSRA |= (1 << ADSC);
     75c:	ea e7       	ldi	r30, 0x7A	; 122
     75e:	f0 e0       	ldi	r31, 0x00	; 0
     760:	80 81       	ld	r24, Z
     762:	80 64       	ori	r24, 0x40	; 64
     764:	80 83       	st	Z, r24
	
	// Wait until conversion is complete
	while(ADCSRA & (1 << ADSC));
     766:	80 81       	ld	r24, Z
     768:	86 fd       	sbrc	r24, 6
     76a:	fd cf       	rjmp	.-6      	; 0x766 <ADC_read_2560+0x14>
	
	// Read converted data
	return ADCH;
     76c:	80 91 79 00 	lds	r24, 0x0079
     770:	08 95       	ret

00000772 <PWM_init>:


void PWM_init( void )
{
	// Clear OC1A on compare match, set OC1A at BOTTOM (non-inverting)
	TCCR1A |= (1 << COM1A1) | (0 << COM1A0);
     772:	a0 e8       	ldi	r26, 0x80	; 128
     774:	b0 e0       	ldi	r27, 0x00	; 0
     776:	8c 91       	ld	r24, X
     778:	80 68       	ori	r24, 0x80	; 128
     77a:	8c 93       	st	X, r24
	
	// Set to mode 14 (Fast PWM)
	TCCR1B |= (1 << WGM13) | (1 << WGM12);
     77c:	e1 e8       	ldi	r30, 0x81	; 129
     77e:	f0 e0       	ldi	r31, 0x00	; 0
     780:	80 81       	ld	r24, Z
     782:	88 61       	ori	r24, 0x18	; 24
     784:	80 83       	st	Z, r24
	TCCR1A |= (1 << WGM11) | (0 << WGM10);
     786:	8c 91       	ld	r24, X
     788:	82 60       	ori	r24, 0x02	; 2
     78a:	8c 93       	st	X, r24
	
	// Set prescaler to 1/64
	TCCR1B |= (0 << CS12) | (1 << CS11) | (1 << CS10);
     78c:	80 81       	ld	r24, Z
     78e:	83 60       	ori	r24, 0x03	; 3
     790:	80 83       	st	Z, r24
	
	// Set TOP = 5000, frequency = 50 Hz 
	ICR1 = F_CPU/(64*50);
     792:	88 e8       	ldi	r24, 0x88	; 136
     794:	93 e1       	ldi	r25, 0x13	; 19
     796:	90 93 87 00 	sts	0x0087, r25
     79a:	80 93 86 00 	sts	0x0086, r24
	
	// Set OC1A to output
	DDRB |= (1 << DDB5);
     79e:	25 9a       	sbi	0x04, 5	; 4
	PWM_set_pulse_width(0x0177);
}

void PWM_set_pulse_width(uint16_t pulse_width)
{
	OCR1A = pulse_width;
     7a0:	87 e7       	ldi	r24, 0x77	; 119
     7a2:	91 e0       	ldi	r25, 0x01	; 1
     7a4:	90 93 89 00 	sts	0x0089, r25
     7a8:	80 93 88 00 	sts	0x0088, r24
     7ac:	08 95       	ret

000007ae <PWM_set_pulse_width>:
     7ae:	90 93 89 00 	sts	0x0089, r25
     7b2:	80 93 88 00 	sts	0x0088, r24
     7b6:	08 95       	ret

000007b8 <IR_read>:
uint8_t IR_read( void )
{
	static uint8_t values[4];
	int avg = 0;
	
	values[0] = ADC_read_2560();
     7b8:	cc df       	rcall	.-104    	; 0x752 <ADC_read_2560>
     7ba:	80 93 17 02 	sts	0x0217, r24
	for (int i = 3; i >= 0; i--){
		avg = avg + values[i];
     7be:	ea e1       	ldi	r30, 0x1A	; 26
     7c0:	f2 e0       	ldi	r31, 0x02	; 2
     7c2:	90 81       	ld	r25, Z
		if (i != 0){
			values[i] = values[i - 1];
     7c4:	a9 e1       	ldi	r26, 0x19	; 25
     7c6:	b2 e0       	ldi	r27, 0x02	; 2
     7c8:	2c 91       	ld	r18, X
     7ca:	20 83       	st	Z, r18
	static uint8_t values[4];
	int avg = 0;
	
	values[0] = ADC_read_2560();
	for (int i = 3; i >= 0; i--){
		avg = avg + values[i];
     7cc:	30 e0       	ldi	r19, 0x00	; 0
     7ce:	29 0f       	add	r18, r25
     7d0:	31 1d       	adc	r19, r1
		if (i != 0){
			values[i] = values[i - 1];
     7d2:	e8 e1       	ldi	r30, 0x18	; 24
     7d4:	f2 e0       	ldi	r31, 0x02	; 2
     7d6:	90 81       	ld	r25, Z
     7d8:	9c 93       	st	X, r25
	static uint8_t values[4];
	int avg = 0;
	
	values[0] = ADC_read_2560();
	for (int i = 3; i >= 0; i--){
		avg = avg + values[i];
     7da:	29 0f       	add	r18, r25
     7dc:	31 1d       	adc	r19, r1
		if (i != 0){
			values[i] = values[i - 1];
     7de:	80 83       	st	Z, r24
	static uint8_t values[4];
	int avg = 0;
	
	values[0] = ADC_read_2560();
	for (int i = 3; i >= 0; i--){
		avg = avg + values[i];
     7e0:	a9 01       	movw	r20, r18
     7e2:	48 0f       	add	r20, r24
     7e4:	51 1d       	adc	r21, r1
     7e6:	ca 01       	movw	r24, r20
		if (i != 0){
			values[i] = values[i - 1];
		}
	}
	avg = avg / 4;
     7e8:	95 95       	asr	r25
     7ea:	87 95       	ror	r24
     7ec:	95 95       	asr	r25
     7ee:	87 95       	ror	r24
	return avg;
}
     7f0:	08 95       	ret

000007f2 <MOTOR_init>:
volatile uint8_t max_velocity = 0x60;
const uint8_t init_velocity = 0x60;

void MOTOR_init( void )
{
	TWI_Master_Initialise();
     7f2:	33 d1       	rcall	.+614    	; 0xa5a <TWI_Master_Initialise>
	// Set MJ1 pins as output
	// PH4 = EN, PH1 = DIR
	DDRH |= (1 << PH4) | (1 << PH1);
     7f4:	e1 e0       	ldi	r30, 0x01	; 1
     7f6:	f1 e0       	ldi	r31, 0x01	; 1
     7f8:	80 81       	ld	r24, Z
     7fa:	82 61       	ori	r24, 0x12	; 18
     7fc:	80 83       	st	Z, r24
	
	// Enable motor and select direction in MJ1
	PORTH |= (1 << PH4) | (1 << PH1);
     7fe:	a2 e0       	ldi	r26, 0x02	; 2
     800:	b1 e0       	ldi	r27, 0x01	; 1
     802:	8c 91       	ld	r24, X
     804:	82 61       	ori	r24, 0x12	; 18
     806:	8c 93       	st	X, r24
	
	// Setup encoder: set MJ2 pins as input
	DDRK = 0x00;
     808:	10 92 07 01 	sts	0x0107, r1
	
	// Set some MJ1 pins to output, PH3 = SEL, PH5 = !OE, PH6 = RST
	DDRH |= (1 << PH3) | (1 << PH5)| (1 << PH6);
     80c:	80 81       	ld	r24, Z
     80e:	88 66       	ori	r24, 0x68	; 104
     810:	80 83       	st	Z, r24
     812:	08 95       	ret

00000814 <MOTOR_set_dir>:
}


void MOTOR_set_dir(int dir)
{
	if (dir == 1){
     814:	81 30       	cpi	r24, 0x01	; 1
     816:	91 05       	cpc	r25, r1
     818:	31 f4       	brne	.+12     	; 0x826 <MOTOR_set_dir+0x12>
		// Right
		PORTH |= (1 << PH1);
     81a:	e2 e0       	ldi	r30, 0x02	; 2
     81c:	f1 e0       	ldi	r31, 0x01	; 1
     81e:	80 81       	ld	r24, Z
     820:	82 60       	ori	r24, 0x02	; 2
     822:	80 83       	st	Z, r24
     824:	08 95       	ret
	}
	else if (dir == 0){
     826:	89 2b       	or	r24, r25
     828:	29 f4       	brne	.+10     	; 0x834 <MOTOR_set_dir+0x20>
		// Left
		PORTH &= ~(1 << PH1);
     82a:	e2 e0       	ldi	r30, 0x02	; 2
     82c:	f1 e0       	ldi	r31, 0x01	; 1
     82e:	80 81       	ld	r24, Z
     830:	8d 7f       	andi	r24, 0xFD	; 253
     832:	80 83       	st	Z, r24
     834:	08 95       	ret

00000836 <MOTOR_set_max_velocity>:
	}
}

void MOTOR_set_max_velocity(int speed)
{
	switch (speed){
     836:	81 30       	cpi	r24, 0x01	; 1
     838:	91 05       	cpc	r25, r1
     83a:	19 f0       	breq	.+6      	; 0x842 <MOTOR_set_max_velocity+0xc>
     83c:	02 97       	sbiw	r24, 0x02	; 2
     83e:	29 f0       	breq	.+10     	; 0x84a <MOTOR_set_max_velocity+0x14>
     840:	08 c0       	rjmp	.+16     	; 0x852 <MOTOR_set_max_velocity+0x1c>
		case 1:
			max_velocity = 0x60;
     842:	80 e6       	ldi	r24, 0x60	; 96
     844:	80 93 0c 02 	sts	0x020C, r24
			break;
     848:	08 95       	ret
		case 2:
			max_velocity = 0x80;
     84a:	80 e8       	ldi	r24, 0x80	; 128
     84c:	80 93 0c 02 	sts	0x020C, r24
			break;
     850:	08 95       	ret
		default:
			max_velocity = 0x60;
     852:	80 e6       	ldi	r24, 0x60	; 96
     854:	80 93 0c 02 	sts	0x020C, r24
     858:	08 95       	ret

0000085a <MOTOR_set_velocity>:
			break;
	}
}

void MOTOR_set_velocity(uint8_t vel)
{
     85a:	cf 93       	push	r28
     85c:	df 93       	push	r29
     85e:	1f 92       	push	r1
     860:	cd b7       	in	r28, 0x3d	; 61
     862:	de b7       	in	r29, 0x3e	; 62
	uint8_t velocity[1];
	if (vel < max_velocity){ velocity[0] = vel; }
     864:	90 91 0c 02 	lds	r25, 0x020C
     868:	89 17       	cp	r24, r25
     86a:	10 f4       	brcc	.+4      	; 0x870 <MOTOR_set_velocity+0x16>
     86c:	89 83       	std	Y+1, r24	; 0x01
     86e:	03 c0       	rjmp	.+6      	; 0x876 <MOTOR_set_velocity+0x1c>
	else{ velocity[0] = max_velocity; }
     870:	80 91 0c 02 	lds	r24, 0x020C
     874:	89 83       	std	Y+1, r24	; 0x01
	TWI_send_address_and_data(velocity, 1);
     876:	61 e0       	ldi	r22, 0x01	; 1
     878:	70 e0       	ldi	r23, 0x00	; 0
     87a:	ce 01       	movw	r24, r28
     87c:	01 96       	adiw	r24, 0x01	; 1
     87e:	bc d0       	rcall	.+376    	; 0x9f8 <TWI_send_address_and_data>
	
	if(!TWI_Transceiver_Busy() && !TWI_statusReg.lastTransOK){
     880:	f6 d0       	rcall	.+492    	; 0xa6e <TWI_Transceiver_Busy>
     882:	81 11       	cpse	r24, r1
     884:	06 c0       	rjmp	.+12     	; 0x892 <MOTOR_set_velocity+0x38>
     886:	80 91 1c 02 	lds	r24, 0x021C
     88a:	80 fd       	sbrc	r24, 0
     88c:	02 c0       	rjmp	.+4      	; 0x892 <MOTOR_set_velocity+0x38>
		TWI_act_on_failure_in_last_transmission( TWI_Get_State_Info() );
     88e:	f3 d0       	rcall	.+486    	; 0xa76 <TWI_Get_State_Info>
     890:	a2 d0       	rcall	.+324    	; 0x9d6 <TWI_act_on_failure_in_last_transmission>
	}
}
     892:	0f 90       	pop	r0
     894:	df 91       	pop	r29
     896:	cf 91       	pop	r28
     898:	08 95       	ret

0000089a <MOTOR_read_encoder>:

int16_t MOTOR_read_encoder( void )
{	
	// Set !OE low
	PORTH &= ~(1<<PH5);
     89a:	e2 e0       	ldi	r30, 0x02	; 2
     89c:	f1 e0       	ldi	r31, 0x01	; 1
     89e:	80 81       	ld	r24, Z
     8a0:	8f 7d       	andi	r24, 0xDF	; 223
     8a2:	80 83       	st	Z, r24
	
	// Set SEL low to get high byte(0)
	PORTH &= ~(1<<PH3);
     8a4:	80 81       	ld	r24, Z
     8a6:	87 7f       	andi	r24, 0xF7	; 247
     8a8:	80 83       	st	Z, r24
     8aa:	8a e6       	ldi	r24, 0x6A	; 106
     8ac:	8a 95       	dec	r24
     8ae:	f1 f7       	brne	.-4      	; 0x8ac <MOTOR_read_encoder+0x12>
     8b0:	00 c0       	rjmp	.+0      	; 0x8b2 <MOTOR_read_encoder+0x18>
	
	_delay_us(20);
	// Read MSB
	uint8_t encoder_value_MSB;
	encoder_value_MSB = PINK;
     8b2:	20 91 06 01 	lds	r18, 0x0106
	
	// Set SEL high to get low byte(1)
	PORTH |= (1<<PH3);
     8b6:	80 81       	ld	r24, Z
     8b8:	88 60       	ori	r24, 0x08	; 8
     8ba:	80 83       	st	Z, r24
     8bc:	8a e6       	ldi	r24, 0x6A	; 106
     8be:	8a 95       	dec	r24
     8c0:	f1 f7       	brne	.-4      	; 0x8be <MOTOR_read_encoder+0x24>
     8c2:	00 c0       	rjmp	.+0      	; 0x8c4 <MOTOR_read_encoder+0x2a>
	_delay_us(20);
	
	// Read LSB
	uint8_t encoder_value_LSB;
	encoder_value_LSB = PINK;
     8c4:	80 91 06 01 	lds	r24, 0x0106

	// Set !OE high
	PORTH |= (1<<PH5);
     8c8:	90 81       	ld	r25, Z
     8ca:	90 62       	ori	r25, 0x20	; 32
     8cc:	90 83       	st	Z, r25
	
	// Process received data
	int16_t total_encoder_value = encoder_value_MSB << 8 | encoder_value_LSB;
     8ce:	90 e0       	ldi	r25, 0x00	; 0
	
	return total_encoder_value;
}
     8d0:	92 2b       	or	r25, r18
     8d2:	08 95       	ret

000008d4 <MOTOR_find_limits>:
}

void MOTOR_find_limits( void ) 
{
	// *** Calibrate ***
	MOTOR_set_dir(1);
     8d4:	81 e0       	ldi	r24, 0x01	; 1
     8d6:	90 e0       	ldi	r25, 0x00	; 0
     8d8:	9d df       	rcall	.-198    	; 0x814 <MOTOR_set_dir>
	max_velocity = init_velocity;
     8da:	80 e6       	ldi	r24, 0x60	; 96
     8dc:	80 93 0c 02 	sts	0x020C, r24
	MOTOR_set_velocity(init_velocity);
     8e0:	bc df       	rcall	.-136    	; 0x85a <MOTOR_set_velocity>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     8e2:	2f ef       	ldi	r18, 0xFF	; 255
     8e4:	87 ea       	ldi	r24, 0xA7	; 167
     8e6:	91 e6       	ldi	r25, 0x61	; 97
     8e8:	21 50       	subi	r18, 0x01	; 1
     8ea:	80 40       	sbci	r24, 0x00	; 0
     8ec:	90 40       	sbci	r25, 0x00	; 0
     8ee:	e1 f7       	brne	.-8      	; 0x8e8 <MOTOR_find_limits+0x14>
     8f0:	00 c0       	rjmp	.+0      	; 0x8f2 <MOTOR_find_limits+0x1e>
     8f2:	00 00       	nop
	_delay_ms(2000);
	MOTOR_set_velocity(0);
     8f4:	80 e0       	ldi	r24, 0x00	; 0
     8f6:	b1 df       	rcall	.-158    	; 0x85a <MOTOR_set_velocity>
	
	// Reset encoder
	PORTH &= ~(1 << PH6);
     8f8:	e2 e0       	ldi	r30, 0x02	; 2
     8fa:	f1 e0       	ldi	r31, 0x01	; 1
     8fc:	80 81       	ld	r24, Z
     8fe:	8f 7b       	andi	r24, 0xBF	; 191
     900:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     902:	2a e6       	ldi	r18, 0x6A	; 106
     904:	2a 95       	dec	r18
     906:	f1 f7       	brne	.-4      	; 0x904 <MOTOR_find_limits+0x30>
     908:	00 c0       	rjmp	.+0      	; 0x90a <MOTOR_find_limits+0x36>
	_delay_us(20);
	PORTH |= (1 << PH6);
     90a:	80 81       	ld	r24, Z
     90c:	80 64       	ori	r24, 0x40	; 64
     90e:	80 83       	st	Z, r24
	
	// Find max encoder value
	MOTOR_set_dir(0);
     910:	80 e0       	ldi	r24, 0x00	; 0
     912:	90 e0       	ldi	r25, 0x00	; 0
     914:	7f df       	rcall	.-258    	; 0x814 <MOTOR_set_dir>
	MOTOR_set_velocity(init_velocity);
     916:	80 e6       	ldi	r24, 0x60	; 96
     918:	a0 df       	rcall	.-192    	; 0x85a <MOTOR_set_velocity>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     91a:	8f ef       	ldi	r24, 0xFF	; 255
     91c:	97 ea       	ldi	r25, 0xA7	; 167
     91e:	21 e6       	ldi	r18, 0x61	; 97
     920:	81 50       	subi	r24, 0x01	; 1
     922:	90 40       	sbci	r25, 0x00	; 0
     924:	20 40       	sbci	r18, 0x00	; 0
     926:	e1 f7       	brne	.-8      	; 0x920 <MOTOR_find_limits+0x4c>
     928:	00 c0       	rjmp	.+0      	; 0x92a <MOTOR_find_limits+0x56>
     92a:	00 00       	nop
	_delay_ms(2000);
	MOTOR_set_velocity(0);
     92c:	80 e0       	ldi	r24, 0x00	; 0
     92e:	95 df       	rcall	.-214    	; 0x85a <MOTOR_set_velocity>
	MOTOR_max_encoder_value = MOTOR_read_encoder();
     930:	b4 df       	rcall	.-152    	; 0x89a <MOTOR_read_encoder>
     932:	90 93 23 02 	sts	0x0223, r25
     936:	80 93 22 02 	sts	0x0222, r24
     93a:	08 95       	ret

0000093c <MOTOR_read_scaled_encoder>:
	
	return total_encoder_value;
}

int MOTOR_read_scaled_encoder( void )
{
     93c:	cf 92       	push	r12
     93e:	df 92       	push	r13
     940:	ef 92       	push	r14
     942:	ff 92       	push	r15
	// Scaled between 0 and 255
	float encoder_value = (float)MOTOR_read_encoder()/MOTOR_max_encoder_value * 0xFF; 
     944:	aa df       	rcall	.-172    	; 0x89a <MOTOR_read_encoder>
     946:	bc 01       	movw	r22, r24
     948:	88 27       	eor	r24, r24
     94a:	77 fd       	sbrc	r23, 7
     94c:	80 95       	com	r24
     94e:	98 2f       	mov	r25, r24
     950:	e8 d1       	rcall	.+976    	; 0xd22 <__floatsisf>
     952:	6b 01       	movw	r12, r22
     954:	7c 01       	movw	r14, r24
     956:	60 91 22 02 	lds	r22, 0x0222
     95a:	70 91 23 02 	lds	r23, 0x0223
     95e:	88 27       	eor	r24, r24
     960:	77 fd       	sbrc	r23, 7
     962:	80 95       	com	r24
     964:	98 2f       	mov	r25, r24
     966:	dd d1       	rcall	.+954    	; 0xd22 <__floatsisf>
     968:	9b 01       	movw	r18, r22
     96a:	ac 01       	movw	r20, r24
     96c:	c7 01       	movw	r24, r14
     96e:	b6 01       	movw	r22, r12
     970:	3d d1       	rcall	.+634    	; 0xbec <__divsf3>
     972:	20 e0       	ldi	r18, 0x00	; 0
     974:	30 e0       	ldi	r19, 0x00	; 0
     976:	4f e7       	ldi	r20, 0x7F	; 127
     978:	53 e4       	ldi	r21, 0x43	; 67
     97a:	5f d2       	rcall	.+1214   	; 0xe3a <__mulsf3>
	return (int)encoder_value;
     97c:	9f d1       	rcall	.+830    	; 0xcbc <__fixsfsi>
     97e:	cb 01       	movw	r24, r22
     980:	ff 90       	pop	r15
     982:	ef 90       	pop	r14
     984:	df 90       	pop	r13
     986:	cf 90       	pop	r12
     988:	08 95       	ret

0000098a <SOLENOID_pulse>:

void SOLENOID_pulse(uint8_t shoot)
{
	// This function should only be called if shoot has changed from 0 to 1
	// (message received from 162 only when this happens)
	if (shoot){
     98a:	81 11       	cpse	r24, r1
		//set pin to 0
		PORTF &= ~(1 << PF1);
     98c:	89 98       	cbi	0x11, 1	; 17
     98e:	08 95       	ret

00000990 <SOLENOID_timer_init>:
}

void SOLENOID_timer_init( void )
{
	//CTC mode
	TCCR4B |= (1 << WGM42);
     990:	e1 ea       	ldi	r30, 0xA1	; 161
     992:	f0 e0       	ldi	r31, 0x00	; 0
     994:	80 81       	ld	r24, Z
     996:	88 60       	ori	r24, 0x08	; 8
     998:	80 83       	st	Z, r24
	
	// Prescaler = 256
	TCCR4B |= (1 << CS42);
     99a:	80 81       	ld	r24, Z
     99c:	84 60       	ori	r24, 0x04	; 4
     99e:	80 83       	st	Z, r24
	
	// Set output compare value = 20834, corresponds to f = 3Hz
	OCR4A = 0x5162;		
     9a0:	82 e6       	ldi	r24, 0x62	; 98
     9a2:	91 e5       	ldi	r25, 0x51	; 81
     9a4:	90 93 a9 00 	sts	0x00A9, r25
     9a8:	80 93 a8 00 	sts	0x00A8, r24
	// Start timer
	TIMSK4 |= (1 << OCIE4A);
     9ac:	e2 e7       	ldi	r30, 0x72	; 114
     9ae:	f0 e0       	ldi	r31, 0x00	; 0
     9b0:	80 81       	ld	r24, Z
     9b2:	82 60       	ori	r24, 0x02	; 2
     9b4:	80 83       	st	Z, r24
     9b6:	08 95       	ret

000009b8 <SOLENOID_init>:
int solenoid_timer_flag = 0;

void SOLENOID_init( void )
{
	// Set A1: PF1 as output
	DDRF |= (1 << DDF1);
     9b8:	81 9a       	sbi	0x10, 1	; 16
	PORTF |= (1 << PF1);
     9ba:	89 9a       	sbi	0x11, 1	; 17
	
	SOLENOID_timer_init();
     9bc:	e9 cf       	rjmp	.-46     	; 0x990 <SOLENOID_timer_init>
     9be:	08 95       	ret

000009c0 <__vector_42>:
	// Start timer
	TIMSK4 |= (1 << OCIE4A);
}

ISR(TIMER4_COMPA_vect)
{
     9c0:	1f 92       	push	r1
     9c2:	0f 92       	push	r0
     9c4:	0f b6       	in	r0, 0x3f	; 63
     9c6:	0f 92       	push	r0
     9c8:	11 24       	eor	r1, r1
	PORTF |= (1 << PF1);
     9ca:	89 9a       	sbi	0x11, 1	; 17
}
     9cc:	0f 90       	pop	r0
     9ce:	0f be       	out	0x3f, r0	; 63
     9d0:	0f 90       	pop	r0
     9d2:	1f 90       	pop	r1
     9d4:	18 95       	reti

000009d6 <TWI_act_on_failure_in_last_transmission>:

#include "TWI_Master.h"
#include "twi_handler.h"

unsigned char TWI_act_on_failure_in_last_transmission( unsigned char TWIerrormsg )
{
     9d6:	cf 93       	push	r28
     9d8:	c8 2f       	mov	r28, r24
	if (( TWIerrormsg == TWI_MTX_ADR_NACK ) | ( TWIerrormsg == TWI_MRX_ADR_NACK )){
     9da:	81 e0       	ldi	r24, 0x01	; 1
     9dc:	c8 34       	cpi	r28, 0x48	; 72
     9de:	09 f0       	breq	.+2      	; 0x9e2 <TWI_act_on_failure_in_last_transmission+0xc>
     9e0:	80 e0       	ldi	r24, 0x00	; 0
     9e2:	81 11       	cpse	r24, r1
     9e4:	05 c0       	rjmp	.+10     	; 0x9f0 <TWI_act_on_failure_in_last_transmission+0x1a>
     9e6:	81 e0       	ldi	r24, 0x01	; 1
     9e8:	c0 32       	cpi	r28, 0x20	; 32
     9ea:	09 f0       	breq	.+2      	; 0x9ee <TWI_act_on_failure_in_last_transmission+0x18>
     9ec:	80 e0       	ldi	r24, 0x00	; 0
     9ee:	81 11       	cpse	r24, r1
		TWI_Start_Transceiver();
     9f0:	6c d0       	rcall	.+216    	; 0xaca <TWI_Start_Transceiver>
	}
	return TWIerrormsg;
}
     9f2:	8c 2f       	mov	r24, r28
     9f4:	cf 91       	pop	r28
     9f6:	08 95       	ret

000009f8 <TWI_send_address_and_data>:

void TWI_send_address_and_data(uint8_t *message, int message_length)
{
     9f8:	cf 93       	push	r28
     9fa:	df 93       	push	r29
     9fc:	00 d0       	rcall	.+0      	; 0x9fe <TWI_send_address_and_data+0x6>
     9fe:	1f 92       	push	r1
     a00:	cd b7       	in	r28, 0x3d	; 61
     a02:	de b7       	in	r29, 0x3e	; 62
	uint8_t message_buffer[4];
	
	message_buffer[0] = TWI_target_slave_address;
     a04:	20 e5       	ldi	r18, 0x50	; 80
     a06:	29 83       	std	Y+1, r18	; 0x01
	message_buffer[1] = 0x00;
     a08:	1a 82       	std	Y+2, r1	; 0x02
	for (int i = 0; i < message_length; i++){
     a0a:	16 16       	cp	r1, r22
     a0c:	17 06       	cpc	r1, r23
     a0e:	44 f4       	brge	.+16     	; 0xa20 <TWI_send_address_and_data+0x28>
		message_buffer[i+2] = message[i];
     a10:	fc 01       	movw	r30, r24
     a12:	20 81       	ld	r18, Z
     a14:	2b 83       	std	Y+3, r18	; 0x03
{
	uint8_t message_buffer[4];
	
	message_buffer[0] = TWI_target_slave_address;
	message_buffer[1] = 0x00;
	for (int i = 0; i < message_length; i++){
     a16:	62 30       	cpi	r22, 0x02	; 2
     a18:	71 05       	cpc	r23, r1
     a1a:	14 f0       	brlt	.+4      	; 0xa20 <TWI_send_address_and_data+0x28>
		message_buffer[i+2] = message[i];
     a1c:	81 81       	ldd	r24, Z+1	; 0x01
     a1e:	8c 83       	std	Y+4, r24	; 0x04
	}
	TWI_Start_Transceiver_With_Data(message_buffer, message_length + 2);
     a20:	6e 5f       	subi	r22, 0xFE	; 254
     a22:	ce 01       	movw	r24, r28
     a24:	01 96       	adiw	r24, 0x01	; 1
     a26:	2f d0       	rcall	.+94     	; 0xa86 <TWI_Start_Transceiver_With_Data>
     a28:	0f 90       	pop	r0
     a2a:	0f 90       	pop	r0
     a2c:	0f 90       	pop	r0
     a2e:	0f 90       	pop	r0
     a30:	df 91       	pop	r29
     a32:	cf 91       	pop	r28
     a34:	08 95       	ret

00000a36 <SERVO_set_position>:

#include <stdlib.h>

void SERVO_set_position(uint8_t pos)
{
	uint16_t pulse_width = MIN + (uint16_t)pos;
     a36:	90 e0       	ldi	r25, 0x00	; 0
     a38:	86 50       	subi	r24, 0x06	; 6
     a3a:	9f 4f       	sbci	r25, 0xFF	; 255
	if ( pulse_width > MAX){ pulse_width = MAX; }
     a3c:	85 3f       	cpi	r24, 0xF5	; 245
     a3e:	21 e0       	ldi	r18, 0x01	; 1
     a40:	92 07       	cpc	r25, r18
     a42:	20 f4       	brcc	.+8      	; 0xa4c <SERVO_set_position+0x16>
	else if ( pulse_width < MIN ){ pulse_width = MIN; }
     a44:	8a 3f       	cpi	r24, 0xFA	; 250
     a46:	91 05       	cpc	r25, r1
     a48:	20 f0       	brcs	.+8      	; 0xa52 <SERVO_set_position+0x1c>
     a4a:	05 c0       	rjmp	.+10     	; 0xa56 <SERVO_set_position+0x20>
#include <stdlib.h>

void SERVO_set_position(uint8_t pos)
{
	uint16_t pulse_width = MIN + (uint16_t)pos;
	if ( pulse_width > MAX){ pulse_width = MAX; }
     a4c:	84 ef       	ldi	r24, 0xF4	; 244
     a4e:	91 e0       	ldi	r25, 0x01	; 1
     a50:	02 c0       	rjmp	.+4      	; 0xa56 <SERVO_set_position+0x20>
	else if ( pulse_width < MIN ){ pulse_width = MIN; }
     a52:	8a ef       	ldi	r24, 0xFA	; 250
     a54:	90 e0       	ldi	r25, 0x00	; 0
		
	PWM_set_pulse_width(pulse_width);
     a56:	ab ce       	rjmp	.-682    	; 0x7ae <PWM_set_pulse_width>
     a58:	08 95       	ret

00000a5a <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     a5a:	8c e0       	ldi	r24, 0x0C	; 12
     a5c:	80 93 b8 00 	sts	0x00B8, r24
     a60:	8f ef       	ldi	r24, 0xFF	; 255
     a62:	80 93 bb 00 	sts	0x00BB, r24
     a66:	84 e0       	ldi	r24, 0x04	; 4
     a68:	80 93 bc 00 	sts	0x00BC, r24
     a6c:	08 95       	ret

00000a6e <TWI_Transceiver_Busy>:
     a6e:	80 91 bc 00 	lds	r24, 0x00BC
     a72:	81 70       	andi	r24, 0x01	; 1
     a74:	08 95       	ret

00000a76 <TWI_Get_State_Info>:
     a76:	ec eb       	ldi	r30, 0xBC	; 188
     a78:	f0 e0       	ldi	r31, 0x00	; 0
     a7a:	80 81       	ld	r24, Z
     a7c:	80 fd       	sbrc	r24, 0
     a7e:	fd cf       	rjmp	.-6      	; 0xa7a <TWI_Get_State_Info+0x4>
     a80:	80 91 0d 02 	lds	r24, 0x020D
     a84:	08 95       	ret

00000a86 <TWI_Start_Transceiver_With_Data>:
     a86:	ec eb       	ldi	r30, 0xBC	; 188
     a88:	f0 e0       	ldi	r31, 0x00	; 0
     a8a:	20 81       	ld	r18, Z
     a8c:	20 fd       	sbrc	r18, 0
     a8e:	fd cf       	rjmp	.-6      	; 0xa8a <TWI_Start_Transceiver_With_Data+0x4>
     a90:	60 93 1d 02 	sts	0x021D, r22
     a94:	fc 01       	movw	r30, r24
     a96:	20 81       	ld	r18, Z
     a98:	20 93 1e 02 	sts	0x021E, r18
     a9c:	20 fd       	sbrc	r18, 0
     a9e:	0c c0       	rjmp	.+24     	; 0xab8 <TWI_Start_Transceiver_With_Data+0x32>
     aa0:	62 30       	cpi	r22, 0x02	; 2
     aa2:	50 f0       	brcs	.+20     	; 0xab8 <TWI_Start_Transceiver_With_Data+0x32>
     aa4:	dc 01       	movw	r26, r24
     aa6:	11 96       	adiw	r26, 0x01	; 1
     aa8:	ef e1       	ldi	r30, 0x1F	; 31
     aaa:	f2 e0       	ldi	r31, 0x02	; 2
     aac:	81 e0       	ldi	r24, 0x01	; 1
     aae:	9d 91       	ld	r25, X+
     ab0:	91 93       	st	Z+, r25
     ab2:	8f 5f       	subi	r24, 0xFF	; 255
     ab4:	86 13       	cpse	r24, r22
     ab6:	fb cf       	rjmp	.-10     	; 0xaae <TWI_Start_Transceiver_With_Data+0x28>
     ab8:	10 92 1c 02 	sts	0x021C, r1
     abc:	88 ef       	ldi	r24, 0xF8	; 248
     abe:	80 93 0d 02 	sts	0x020D, r24
     ac2:	85 ea       	ldi	r24, 0xA5	; 165
     ac4:	80 93 bc 00 	sts	0x00BC, r24
     ac8:	08 95       	ret

00000aca <TWI_Start_Transceiver>:
     aca:	ec eb       	ldi	r30, 0xBC	; 188
     acc:	f0 e0       	ldi	r31, 0x00	; 0
     ace:	80 81       	ld	r24, Z
     ad0:	80 fd       	sbrc	r24, 0
     ad2:	fd cf       	rjmp	.-6      	; 0xace <TWI_Start_Transceiver+0x4>
     ad4:	10 92 1c 02 	sts	0x021C, r1
     ad8:	88 ef       	ldi	r24, 0xF8	; 248
     ada:	80 93 0d 02 	sts	0x020D, r24
     ade:	85 ea       	ldi	r24, 0xA5	; 165
     ae0:	80 93 bc 00 	sts	0x00BC, r24
     ae4:	08 95       	ret

00000ae6 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     ae6:	1f 92       	push	r1
     ae8:	0f 92       	push	r0
     aea:	0f b6       	in	r0, 0x3f	; 63
     aec:	0f 92       	push	r0
     aee:	11 24       	eor	r1, r1
     af0:	0b b6       	in	r0, 0x3b	; 59
     af2:	0f 92       	push	r0
     af4:	2f 93       	push	r18
     af6:	3f 93       	push	r19
     af8:	8f 93       	push	r24
     afa:	9f 93       	push	r25
     afc:	af 93       	push	r26
     afe:	bf 93       	push	r27
     b00:	ef 93       	push	r30
     b02:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     b04:	80 91 b9 00 	lds	r24, 0x00B9
     b08:	90 e0       	ldi	r25, 0x00	; 0
     b0a:	fc 01       	movw	r30, r24
     b0c:	38 97       	sbiw	r30, 0x08	; 8
     b0e:	e1 35       	cpi	r30, 0x51	; 81
     b10:	f1 05       	cpc	r31, r1
     b12:	08 f0       	brcs	.+2      	; 0xb16 <__vector_39+0x30>
     b14:	55 c0       	rjmp	.+170    	; 0xbc0 <__vector_39+0xda>
     b16:	ee 58       	subi	r30, 0x8E	; 142
     b18:	ff 4f       	sbci	r31, 0xFF	; 255
     b1a:	05 c2       	rjmp	.+1034   	; 0xf26 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     b1c:	10 92 1b 02 	sts	0x021B, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     b20:	e0 91 1b 02 	lds	r30, 0x021B
     b24:	80 91 1d 02 	lds	r24, 0x021D
     b28:	e8 17       	cp	r30, r24
     b2a:	70 f4       	brcc	.+28     	; 0xb48 <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     b2c:	81 e0       	ldi	r24, 0x01	; 1
     b2e:	8e 0f       	add	r24, r30
     b30:	80 93 1b 02 	sts	0x021B, r24
     b34:	f0 e0       	ldi	r31, 0x00	; 0
     b36:	e2 5e       	subi	r30, 0xE2	; 226
     b38:	fd 4f       	sbci	r31, 0xFD	; 253
     b3a:	80 81       	ld	r24, Z
     b3c:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     b40:	85 e8       	ldi	r24, 0x85	; 133
     b42:	80 93 bc 00 	sts	0x00BC, r24
     b46:	43 c0       	rjmp	.+134    	; 0xbce <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     b48:	80 91 1c 02 	lds	r24, 0x021C
     b4c:	81 60       	ori	r24, 0x01	; 1
     b4e:	80 93 1c 02 	sts	0x021C, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     b52:	84 e9       	ldi	r24, 0x94	; 148
     b54:	80 93 bc 00 	sts	0x00BC, r24
     b58:	3a c0       	rjmp	.+116    	; 0xbce <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     b5a:	e0 91 1b 02 	lds	r30, 0x021B
     b5e:	81 e0       	ldi	r24, 0x01	; 1
     b60:	8e 0f       	add	r24, r30
     b62:	80 93 1b 02 	sts	0x021B, r24
     b66:	80 91 bb 00 	lds	r24, 0x00BB
     b6a:	f0 e0       	ldi	r31, 0x00	; 0
     b6c:	e2 5e       	subi	r30, 0xE2	; 226
     b6e:	fd 4f       	sbci	r31, 0xFD	; 253
     b70:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     b72:	20 91 1b 02 	lds	r18, 0x021B
     b76:	30 e0       	ldi	r19, 0x00	; 0
     b78:	80 91 1d 02 	lds	r24, 0x021D
     b7c:	90 e0       	ldi	r25, 0x00	; 0
     b7e:	01 97       	sbiw	r24, 0x01	; 1
     b80:	28 17       	cp	r18, r24
     b82:	39 07       	cpc	r19, r25
     b84:	24 f4       	brge	.+8      	; 0xb8e <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     b86:	85 ec       	ldi	r24, 0xC5	; 197
     b88:	80 93 bc 00 	sts	0x00BC, r24
     b8c:	20 c0       	rjmp	.+64     	; 0xbce <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     b8e:	85 e8       	ldi	r24, 0x85	; 133
     b90:	80 93 bc 00 	sts	0x00BC, r24
     b94:	1c c0       	rjmp	.+56     	; 0xbce <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     b96:	80 91 bb 00 	lds	r24, 0x00BB
     b9a:	e0 91 1b 02 	lds	r30, 0x021B
     b9e:	f0 e0       	ldi	r31, 0x00	; 0
     ba0:	e2 5e       	subi	r30, 0xE2	; 226
     ba2:	fd 4f       	sbci	r31, 0xFD	; 253
     ba4:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     ba6:	80 91 1c 02 	lds	r24, 0x021C
     baa:	81 60       	ori	r24, 0x01	; 1
     bac:	80 93 1c 02 	sts	0x021C, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     bb0:	84 e9       	ldi	r24, 0x94	; 148
     bb2:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     bb6:	0b c0       	rjmp	.+22     	; 0xbce <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     bb8:	85 ea       	ldi	r24, 0xA5	; 165
     bba:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     bbe:	07 c0       	rjmp	.+14     	; 0xbce <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     bc0:	80 91 b9 00 	lds	r24, 0x00B9
     bc4:	80 93 0d 02 	sts	0x020D, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     bc8:	84 e0       	ldi	r24, 0x04	; 4
     bca:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     bce:	ff 91       	pop	r31
     bd0:	ef 91       	pop	r30
     bd2:	bf 91       	pop	r27
     bd4:	af 91       	pop	r26
     bd6:	9f 91       	pop	r25
     bd8:	8f 91       	pop	r24
     bda:	3f 91       	pop	r19
     bdc:	2f 91       	pop	r18
     bde:	0f 90       	pop	r0
     be0:	0b be       	out	0x3b, r0	; 59
     be2:	0f 90       	pop	r0
     be4:	0f be       	out	0x3f, r0	; 63
     be6:	0f 90       	pop	r0
     be8:	1f 90       	pop	r1
     bea:	18 95       	reti

00000bec <__divsf3>:
     bec:	0c d0       	rcall	.+24     	; 0xc06 <__divsf3x>
     bee:	eb c0       	rjmp	.+470    	; 0xdc6 <__fp_round>
     bf0:	e3 d0       	rcall	.+454    	; 0xdb8 <__fp_pscB>
     bf2:	40 f0       	brcs	.+16     	; 0xc04 <__divsf3+0x18>
     bf4:	da d0       	rcall	.+436    	; 0xdaa <__fp_pscA>
     bf6:	30 f0       	brcs	.+12     	; 0xc04 <__divsf3+0x18>
     bf8:	21 f4       	brne	.+8      	; 0xc02 <__divsf3+0x16>
     bfa:	5f 3f       	cpi	r21, 0xFF	; 255
     bfc:	19 f0       	breq	.+6      	; 0xc04 <__divsf3+0x18>
     bfe:	cc c0       	rjmp	.+408    	; 0xd98 <__fp_inf>
     c00:	51 11       	cpse	r21, r1
     c02:	15 c1       	rjmp	.+554    	; 0xe2e <__fp_szero>
     c04:	cf c0       	rjmp	.+414    	; 0xda4 <__fp_nan>

00000c06 <__divsf3x>:
     c06:	f0 d0       	rcall	.+480    	; 0xde8 <__fp_split3>
     c08:	98 f3       	brcs	.-26     	; 0xbf0 <__divsf3+0x4>

00000c0a <__divsf3_pse>:
     c0a:	99 23       	and	r25, r25
     c0c:	c9 f3       	breq	.-14     	; 0xc00 <__divsf3+0x14>
     c0e:	55 23       	and	r21, r21
     c10:	b1 f3       	breq	.-20     	; 0xbfe <__divsf3+0x12>
     c12:	95 1b       	sub	r25, r21
     c14:	55 0b       	sbc	r21, r21
     c16:	bb 27       	eor	r27, r27
     c18:	aa 27       	eor	r26, r26
     c1a:	62 17       	cp	r22, r18
     c1c:	73 07       	cpc	r23, r19
     c1e:	84 07       	cpc	r24, r20
     c20:	38 f0       	brcs	.+14     	; 0xc30 <__divsf3_pse+0x26>
     c22:	9f 5f       	subi	r25, 0xFF	; 255
     c24:	5f 4f       	sbci	r21, 0xFF	; 255
     c26:	22 0f       	add	r18, r18
     c28:	33 1f       	adc	r19, r19
     c2a:	44 1f       	adc	r20, r20
     c2c:	aa 1f       	adc	r26, r26
     c2e:	a9 f3       	breq	.-22     	; 0xc1a <__divsf3_pse+0x10>
     c30:	33 d0       	rcall	.+102    	; 0xc98 <__divsf3_pse+0x8e>
     c32:	0e 2e       	mov	r0, r30
     c34:	3a f0       	brmi	.+14     	; 0xc44 <__divsf3_pse+0x3a>
     c36:	e0 e8       	ldi	r30, 0x80	; 128
     c38:	30 d0       	rcall	.+96     	; 0xc9a <__divsf3_pse+0x90>
     c3a:	91 50       	subi	r25, 0x01	; 1
     c3c:	50 40       	sbci	r21, 0x00	; 0
     c3e:	e6 95       	lsr	r30
     c40:	00 1c       	adc	r0, r0
     c42:	ca f7       	brpl	.-14     	; 0xc36 <__divsf3_pse+0x2c>
     c44:	29 d0       	rcall	.+82     	; 0xc98 <__divsf3_pse+0x8e>
     c46:	fe 2f       	mov	r31, r30
     c48:	27 d0       	rcall	.+78     	; 0xc98 <__divsf3_pse+0x8e>
     c4a:	66 0f       	add	r22, r22
     c4c:	77 1f       	adc	r23, r23
     c4e:	88 1f       	adc	r24, r24
     c50:	bb 1f       	adc	r27, r27
     c52:	26 17       	cp	r18, r22
     c54:	37 07       	cpc	r19, r23
     c56:	48 07       	cpc	r20, r24
     c58:	ab 07       	cpc	r26, r27
     c5a:	b0 e8       	ldi	r27, 0x80	; 128
     c5c:	09 f0       	breq	.+2      	; 0xc60 <__divsf3_pse+0x56>
     c5e:	bb 0b       	sbc	r27, r27
     c60:	80 2d       	mov	r24, r0
     c62:	bf 01       	movw	r22, r30
     c64:	ff 27       	eor	r31, r31
     c66:	93 58       	subi	r25, 0x83	; 131
     c68:	5f 4f       	sbci	r21, 0xFF	; 255
     c6a:	2a f0       	brmi	.+10     	; 0xc76 <__divsf3_pse+0x6c>
     c6c:	9e 3f       	cpi	r25, 0xFE	; 254
     c6e:	51 05       	cpc	r21, r1
     c70:	68 f0       	brcs	.+26     	; 0xc8c <__divsf3_pse+0x82>
     c72:	92 c0       	rjmp	.+292    	; 0xd98 <__fp_inf>
     c74:	dc c0       	rjmp	.+440    	; 0xe2e <__fp_szero>
     c76:	5f 3f       	cpi	r21, 0xFF	; 255
     c78:	ec f3       	brlt	.-6      	; 0xc74 <__divsf3_pse+0x6a>
     c7a:	98 3e       	cpi	r25, 0xE8	; 232
     c7c:	dc f3       	brlt	.-10     	; 0xc74 <__divsf3_pse+0x6a>
     c7e:	86 95       	lsr	r24
     c80:	77 95       	ror	r23
     c82:	67 95       	ror	r22
     c84:	b7 95       	ror	r27
     c86:	f7 95       	ror	r31
     c88:	9f 5f       	subi	r25, 0xFF	; 255
     c8a:	c9 f7       	brne	.-14     	; 0xc7e <__divsf3_pse+0x74>
     c8c:	88 0f       	add	r24, r24
     c8e:	91 1d       	adc	r25, r1
     c90:	96 95       	lsr	r25
     c92:	87 95       	ror	r24
     c94:	97 f9       	bld	r25, 7
     c96:	08 95       	ret
     c98:	e1 e0       	ldi	r30, 0x01	; 1
     c9a:	66 0f       	add	r22, r22
     c9c:	77 1f       	adc	r23, r23
     c9e:	88 1f       	adc	r24, r24
     ca0:	bb 1f       	adc	r27, r27
     ca2:	62 17       	cp	r22, r18
     ca4:	73 07       	cpc	r23, r19
     ca6:	84 07       	cpc	r24, r20
     ca8:	ba 07       	cpc	r27, r26
     caa:	20 f0       	brcs	.+8      	; 0xcb4 <__divsf3_pse+0xaa>
     cac:	62 1b       	sub	r22, r18
     cae:	73 0b       	sbc	r23, r19
     cb0:	84 0b       	sbc	r24, r20
     cb2:	ba 0b       	sbc	r27, r26
     cb4:	ee 1f       	adc	r30, r30
     cb6:	88 f7       	brcc	.-30     	; 0xc9a <__divsf3_pse+0x90>
     cb8:	e0 95       	com	r30
     cba:	08 95       	ret

00000cbc <__fixsfsi>:
     cbc:	04 d0       	rcall	.+8      	; 0xcc6 <__fixunssfsi>
     cbe:	68 94       	set
     cc0:	b1 11       	cpse	r27, r1
     cc2:	b5 c0       	rjmp	.+362    	; 0xe2e <__fp_szero>
     cc4:	08 95       	ret

00000cc6 <__fixunssfsi>:
     cc6:	98 d0       	rcall	.+304    	; 0xdf8 <__fp_splitA>
     cc8:	88 f0       	brcs	.+34     	; 0xcec <__fixunssfsi+0x26>
     cca:	9f 57       	subi	r25, 0x7F	; 127
     ccc:	90 f0       	brcs	.+36     	; 0xcf2 <__fixunssfsi+0x2c>
     cce:	b9 2f       	mov	r27, r25
     cd0:	99 27       	eor	r25, r25
     cd2:	b7 51       	subi	r27, 0x17	; 23
     cd4:	a0 f0       	brcs	.+40     	; 0xcfe <__fixunssfsi+0x38>
     cd6:	d1 f0       	breq	.+52     	; 0xd0c <__fixunssfsi+0x46>
     cd8:	66 0f       	add	r22, r22
     cda:	77 1f       	adc	r23, r23
     cdc:	88 1f       	adc	r24, r24
     cde:	99 1f       	adc	r25, r25
     ce0:	1a f0       	brmi	.+6      	; 0xce8 <__fixunssfsi+0x22>
     ce2:	ba 95       	dec	r27
     ce4:	c9 f7       	brne	.-14     	; 0xcd8 <__fixunssfsi+0x12>
     ce6:	12 c0       	rjmp	.+36     	; 0xd0c <__fixunssfsi+0x46>
     ce8:	b1 30       	cpi	r27, 0x01	; 1
     cea:	81 f0       	breq	.+32     	; 0xd0c <__fixunssfsi+0x46>
     cec:	9f d0       	rcall	.+318    	; 0xe2c <__fp_zero>
     cee:	b1 e0       	ldi	r27, 0x01	; 1
     cf0:	08 95       	ret
     cf2:	9c c0       	rjmp	.+312    	; 0xe2c <__fp_zero>
     cf4:	67 2f       	mov	r22, r23
     cf6:	78 2f       	mov	r23, r24
     cf8:	88 27       	eor	r24, r24
     cfa:	b8 5f       	subi	r27, 0xF8	; 248
     cfc:	39 f0       	breq	.+14     	; 0xd0c <__fixunssfsi+0x46>
     cfe:	b9 3f       	cpi	r27, 0xF9	; 249
     d00:	cc f3       	brlt	.-14     	; 0xcf4 <__fixunssfsi+0x2e>
     d02:	86 95       	lsr	r24
     d04:	77 95       	ror	r23
     d06:	67 95       	ror	r22
     d08:	b3 95       	inc	r27
     d0a:	d9 f7       	brne	.-10     	; 0xd02 <__fixunssfsi+0x3c>
     d0c:	3e f4       	brtc	.+14     	; 0xd1c <__fixunssfsi+0x56>
     d0e:	90 95       	com	r25
     d10:	80 95       	com	r24
     d12:	70 95       	com	r23
     d14:	61 95       	neg	r22
     d16:	7f 4f       	sbci	r23, 0xFF	; 255
     d18:	8f 4f       	sbci	r24, 0xFF	; 255
     d1a:	9f 4f       	sbci	r25, 0xFF	; 255
     d1c:	08 95       	ret

00000d1e <__floatunsisf>:
     d1e:	e8 94       	clt
     d20:	09 c0       	rjmp	.+18     	; 0xd34 <__floatsisf+0x12>

00000d22 <__floatsisf>:
     d22:	97 fb       	bst	r25, 7
     d24:	3e f4       	brtc	.+14     	; 0xd34 <__floatsisf+0x12>
     d26:	90 95       	com	r25
     d28:	80 95       	com	r24
     d2a:	70 95       	com	r23
     d2c:	61 95       	neg	r22
     d2e:	7f 4f       	sbci	r23, 0xFF	; 255
     d30:	8f 4f       	sbci	r24, 0xFF	; 255
     d32:	9f 4f       	sbci	r25, 0xFF	; 255
     d34:	99 23       	and	r25, r25
     d36:	a9 f0       	breq	.+42     	; 0xd62 <__floatsisf+0x40>
     d38:	f9 2f       	mov	r31, r25
     d3a:	96 e9       	ldi	r25, 0x96	; 150
     d3c:	bb 27       	eor	r27, r27
     d3e:	93 95       	inc	r25
     d40:	f6 95       	lsr	r31
     d42:	87 95       	ror	r24
     d44:	77 95       	ror	r23
     d46:	67 95       	ror	r22
     d48:	b7 95       	ror	r27
     d4a:	f1 11       	cpse	r31, r1
     d4c:	f8 cf       	rjmp	.-16     	; 0xd3e <__floatsisf+0x1c>
     d4e:	fa f4       	brpl	.+62     	; 0xd8e <__floatsisf+0x6c>
     d50:	bb 0f       	add	r27, r27
     d52:	11 f4       	brne	.+4      	; 0xd58 <__floatsisf+0x36>
     d54:	60 ff       	sbrs	r22, 0
     d56:	1b c0       	rjmp	.+54     	; 0xd8e <__floatsisf+0x6c>
     d58:	6f 5f       	subi	r22, 0xFF	; 255
     d5a:	7f 4f       	sbci	r23, 0xFF	; 255
     d5c:	8f 4f       	sbci	r24, 0xFF	; 255
     d5e:	9f 4f       	sbci	r25, 0xFF	; 255
     d60:	16 c0       	rjmp	.+44     	; 0xd8e <__floatsisf+0x6c>
     d62:	88 23       	and	r24, r24
     d64:	11 f0       	breq	.+4      	; 0xd6a <__floatsisf+0x48>
     d66:	96 e9       	ldi	r25, 0x96	; 150
     d68:	11 c0       	rjmp	.+34     	; 0xd8c <__floatsisf+0x6a>
     d6a:	77 23       	and	r23, r23
     d6c:	21 f0       	breq	.+8      	; 0xd76 <__floatsisf+0x54>
     d6e:	9e e8       	ldi	r25, 0x8E	; 142
     d70:	87 2f       	mov	r24, r23
     d72:	76 2f       	mov	r23, r22
     d74:	05 c0       	rjmp	.+10     	; 0xd80 <__floatsisf+0x5e>
     d76:	66 23       	and	r22, r22
     d78:	71 f0       	breq	.+28     	; 0xd96 <__floatsisf+0x74>
     d7a:	96 e8       	ldi	r25, 0x86	; 134
     d7c:	86 2f       	mov	r24, r22
     d7e:	70 e0       	ldi	r23, 0x00	; 0
     d80:	60 e0       	ldi	r22, 0x00	; 0
     d82:	2a f0       	brmi	.+10     	; 0xd8e <__floatsisf+0x6c>
     d84:	9a 95       	dec	r25
     d86:	66 0f       	add	r22, r22
     d88:	77 1f       	adc	r23, r23
     d8a:	88 1f       	adc	r24, r24
     d8c:	da f7       	brpl	.-10     	; 0xd84 <__floatsisf+0x62>
     d8e:	88 0f       	add	r24, r24
     d90:	96 95       	lsr	r25
     d92:	87 95       	ror	r24
     d94:	97 f9       	bld	r25, 7
     d96:	08 95       	ret

00000d98 <__fp_inf>:
     d98:	97 f9       	bld	r25, 7
     d9a:	9f 67       	ori	r25, 0x7F	; 127
     d9c:	80 e8       	ldi	r24, 0x80	; 128
     d9e:	70 e0       	ldi	r23, 0x00	; 0
     da0:	60 e0       	ldi	r22, 0x00	; 0
     da2:	08 95       	ret

00000da4 <__fp_nan>:
     da4:	9f ef       	ldi	r25, 0xFF	; 255
     da6:	80 ec       	ldi	r24, 0xC0	; 192
     da8:	08 95       	ret

00000daa <__fp_pscA>:
     daa:	00 24       	eor	r0, r0
     dac:	0a 94       	dec	r0
     dae:	16 16       	cp	r1, r22
     db0:	17 06       	cpc	r1, r23
     db2:	18 06       	cpc	r1, r24
     db4:	09 06       	cpc	r0, r25
     db6:	08 95       	ret

00000db8 <__fp_pscB>:
     db8:	00 24       	eor	r0, r0
     dba:	0a 94       	dec	r0
     dbc:	12 16       	cp	r1, r18
     dbe:	13 06       	cpc	r1, r19
     dc0:	14 06       	cpc	r1, r20
     dc2:	05 06       	cpc	r0, r21
     dc4:	08 95       	ret

00000dc6 <__fp_round>:
     dc6:	09 2e       	mov	r0, r25
     dc8:	03 94       	inc	r0
     dca:	00 0c       	add	r0, r0
     dcc:	11 f4       	brne	.+4      	; 0xdd2 <__fp_round+0xc>
     dce:	88 23       	and	r24, r24
     dd0:	52 f0       	brmi	.+20     	; 0xde6 <__fp_round+0x20>
     dd2:	bb 0f       	add	r27, r27
     dd4:	40 f4       	brcc	.+16     	; 0xde6 <__fp_round+0x20>
     dd6:	bf 2b       	or	r27, r31
     dd8:	11 f4       	brne	.+4      	; 0xdde <__fp_round+0x18>
     dda:	60 ff       	sbrs	r22, 0
     ddc:	04 c0       	rjmp	.+8      	; 0xde6 <__fp_round+0x20>
     dde:	6f 5f       	subi	r22, 0xFF	; 255
     de0:	7f 4f       	sbci	r23, 0xFF	; 255
     de2:	8f 4f       	sbci	r24, 0xFF	; 255
     de4:	9f 4f       	sbci	r25, 0xFF	; 255
     de6:	08 95       	ret

00000de8 <__fp_split3>:
     de8:	57 fd       	sbrc	r21, 7
     dea:	90 58       	subi	r25, 0x80	; 128
     dec:	44 0f       	add	r20, r20
     dee:	55 1f       	adc	r21, r21
     df0:	59 f0       	breq	.+22     	; 0xe08 <__fp_splitA+0x10>
     df2:	5f 3f       	cpi	r21, 0xFF	; 255
     df4:	71 f0       	breq	.+28     	; 0xe12 <__fp_splitA+0x1a>
     df6:	47 95       	ror	r20

00000df8 <__fp_splitA>:
     df8:	88 0f       	add	r24, r24
     dfa:	97 fb       	bst	r25, 7
     dfc:	99 1f       	adc	r25, r25
     dfe:	61 f0       	breq	.+24     	; 0xe18 <__fp_splitA+0x20>
     e00:	9f 3f       	cpi	r25, 0xFF	; 255
     e02:	79 f0       	breq	.+30     	; 0xe22 <__fp_splitA+0x2a>
     e04:	87 95       	ror	r24
     e06:	08 95       	ret
     e08:	12 16       	cp	r1, r18
     e0a:	13 06       	cpc	r1, r19
     e0c:	14 06       	cpc	r1, r20
     e0e:	55 1f       	adc	r21, r21
     e10:	f2 cf       	rjmp	.-28     	; 0xdf6 <__fp_split3+0xe>
     e12:	46 95       	lsr	r20
     e14:	f1 df       	rcall	.-30     	; 0xdf8 <__fp_splitA>
     e16:	08 c0       	rjmp	.+16     	; 0xe28 <__fp_splitA+0x30>
     e18:	16 16       	cp	r1, r22
     e1a:	17 06       	cpc	r1, r23
     e1c:	18 06       	cpc	r1, r24
     e1e:	99 1f       	adc	r25, r25
     e20:	f1 cf       	rjmp	.-30     	; 0xe04 <__fp_splitA+0xc>
     e22:	86 95       	lsr	r24
     e24:	71 05       	cpc	r23, r1
     e26:	61 05       	cpc	r22, r1
     e28:	08 94       	sec
     e2a:	08 95       	ret

00000e2c <__fp_zero>:
     e2c:	e8 94       	clt

00000e2e <__fp_szero>:
     e2e:	bb 27       	eor	r27, r27
     e30:	66 27       	eor	r22, r22
     e32:	77 27       	eor	r23, r23
     e34:	cb 01       	movw	r24, r22
     e36:	97 f9       	bld	r25, 7
     e38:	08 95       	ret

00000e3a <__mulsf3>:
     e3a:	0b d0       	rcall	.+22     	; 0xe52 <__mulsf3x>
     e3c:	c4 cf       	rjmp	.-120    	; 0xdc6 <__fp_round>
     e3e:	b5 df       	rcall	.-150    	; 0xdaa <__fp_pscA>
     e40:	28 f0       	brcs	.+10     	; 0xe4c <__mulsf3+0x12>
     e42:	ba df       	rcall	.-140    	; 0xdb8 <__fp_pscB>
     e44:	18 f0       	brcs	.+6      	; 0xe4c <__mulsf3+0x12>
     e46:	95 23       	and	r25, r21
     e48:	09 f0       	breq	.+2      	; 0xe4c <__mulsf3+0x12>
     e4a:	a6 cf       	rjmp	.-180    	; 0xd98 <__fp_inf>
     e4c:	ab cf       	rjmp	.-170    	; 0xda4 <__fp_nan>
     e4e:	11 24       	eor	r1, r1
     e50:	ee cf       	rjmp	.-36     	; 0xe2e <__fp_szero>

00000e52 <__mulsf3x>:
     e52:	ca df       	rcall	.-108    	; 0xde8 <__fp_split3>
     e54:	a0 f3       	brcs	.-24     	; 0xe3e <__mulsf3+0x4>

00000e56 <__mulsf3_pse>:
     e56:	95 9f       	mul	r25, r21
     e58:	d1 f3       	breq	.-12     	; 0xe4e <__mulsf3+0x14>
     e5a:	95 0f       	add	r25, r21
     e5c:	50 e0       	ldi	r21, 0x00	; 0
     e5e:	55 1f       	adc	r21, r21
     e60:	62 9f       	mul	r22, r18
     e62:	f0 01       	movw	r30, r0
     e64:	72 9f       	mul	r23, r18
     e66:	bb 27       	eor	r27, r27
     e68:	f0 0d       	add	r31, r0
     e6a:	b1 1d       	adc	r27, r1
     e6c:	63 9f       	mul	r22, r19
     e6e:	aa 27       	eor	r26, r26
     e70:	f0 0d       	add	r31, r0
     e72:	b1 1d       	adc	r27, r1
     e74:	aa 1f       	adc	r26, r26
     e76:	64 9f       	mul	r22, r20
     e78:	66 27       	eor	r22, r22
     e7a:	b0 0d       	add	r27, r0
     e7c:	a1 1d       	adc	r26, r1
     e7e:	66 1f       	adc	r22, r22
     e80:	82 9f       	mul	r24, r18
     e82:	22 27       	eor	r18, r18
     e84:	b0 0d       	add	r27, r0
     e86:	a1 1d       	adc	r26, r1
     e88:	62 1f       	adc	r22, r18
     e8a:	73 9f       	mul	r23, r19
     e8c:	b0 0d       	add	r27, r0
     e8e:	a1 1d       	adc	r26, r1
     e90:	62 1f       	adc	r22, r18
     e92:	83 9f       	mul	r24, r19
     e94:	a0 0d       	add	r26, r0
     e96:	61 1d       	adc	r22, r1
     e98:	22 1f       	adc	r18, r18
     e9a:	74 9f       	mul	r23, r20
     e9c:	33 27       	eor	r19, r19
     e9e:	a0 0d       	add	r26, r0
     ea0:	61 1d       	adc	r22, r1
     ea2:	23 1f       	adc	r18, r19
     ea4:	84 9f       	mul	r24, r20
     ea6:	60 0d       	add	r22, r0
     ea8:	21 1d       	adc	r18, r1
     eaa:	82 2f       	mov	r24, r18
     eac:	76 2f       	mov	r23, r22
     eae:	6a 2f       	mov	r22, r26
     eb0:	11 24       	eor	r1, r1
     eb2:	9f 57       	subi	r25, 0x7F	; 127
     eb4:	50 40       	sbci	r21, 0x00	; 0
     eb6:	8a f0       	brmi	.+34     	; 0xeda <__mulsf3_pse+0x84>
     eb8:	e1 f0       	breq	.+56     	; 0xef2 <__mulsf3_pse+0x9c>
     eba:	88 23       	and	r24, r24
     ebc:	4a f0       	brmi	.+18     	; 0xed0 <__mulsf3_pse+0x7a>
     ebe:	ee 0f       	add	r30, r30
     ec0:	ff 1f       	adc	r31, r31
     ec2:	bb 1f       	adc	r27, r27
     ec4:	66 1f       	adc	r22, r22
     ec6:	77 1f       	adc	r23, r23
     ec8:	88 1f       	adc	r24, r24
     eca:	91 50       	subi	r25, 0x01	; 1
     ecc:	50 40       	sbci	r21, 0x00	; 0
     ece:	a9 f7       	brne	.-22     	; 0xeba <__mulsf3_pse+0x64>
     ed0:	9e 3f       	cpi	r25, 0xFE	; 254
     ed2:	51 05       	cpc	r21, r1
     ed4:	70 f0       	brcs	.+28     	; 0xef2 <__mulsf3_pse+0x9c>
     ed6:	60 cf       	rjmp	.-320    	; 0xd98 <__fp_inf>
     ed8:	aa cf       	rjmp	.-172    	; 0xe2e <__fp_szero>
     eda:	5f 3f       	cpi	r21, 0xFF	; 255
     edc:	ec f3       	brlt	.-6      	; 0xed8 <__mulsf3_pse+0x82>
     ede:	98 3e       	cpi	r25, 0xE8	; 232
     ee0:	dc f3       	brlt	.-10     	; 0xed8 <__mulsf3_pse+0x82>
     ee2:	86 95       	lsr	r24
     ee4:	77 95       	ror	r23
     ee6:	67 95       	ror	r22
     ee8:	b7 95       	ror	r27
     eea:	f7 95       	ror	r31
     eec:	e7 95       	ror	r30
     eee:	9f 5f       	subi	r25, 0xFF	; 255
     ef0:	c1 f7       	brne	.-16     	; 0xee2 <__mulsf3_pse+0x8c>
     ef2:	fe 2b       	or	r31, r30
     ef4:	88 0f       	add	r24, r24
     ef6:	91 1d       	adc	r25, r1
     ef8:	96 95       	lsr	r25
     efa:	87 95       	ror	r24
     efc:	97 f9       	bld	r25, 7
     efe:	08 95       	ret

00000f00 <__divmodhi4>:
     f00:	97 fb       	bst	r25, 7
     f02:	07 2e       	mov	r0, r23
     f04:	16 f4       	brtc	.+4      	; 0xf0a <__divmodhi4+0xa>
     f06:	00 94       	com	r0
     f08:	06 d0       	rcall	.+12     	; 0xf16 <__divmodhi4_neg1>
     f0a:	77 fd       	sbrc	r23, 7
     f0c:	08 d0       	rcall	.+16     	; 0xf1e <__divmodhi4_neg2>
     f0e:	11 d0       	rcall	.+34     	; 0xf32 <__udivmodhi4>
     f10:	07 fc       	sbrc	r0, 7
     f12:	05 d0       	rcall	.+10     	; 0xf1e <__divmodhi4_neg2>
     f14:	3e f4       	brtc	.+14     	; 0xf24 <__divmodhi4_exit>

00000f16 <__divmodhi4_neg1>:
     f16:	90 95       	com	r25
     f18:	81 95       	neg	r24
     f1a:	9f 4f       	sbci	r25, 0xFF	; 255
     f1c:	08 95       	ret

00000f1e <__divmodhi4_neg2>:
     f1e:	70 95       	com	r23
     f20:	61 95       	neg	r22
     f22:	7f 4f       	sbci	r23, 0xFF	; 255

00000f24 <__divmodhi4_exit>:
     f24:	08 95       	ret

00000f26 <__tablejump2__>:
     f26:	ee 0f       	add	r30, r30
     f28:	ff 1f       	adc	r31, r31

00000f2a <__tablejump__>:
     f2a:	05 90       	lpm	r0, Z+
     f2c:	f4 91       	lpm	r31, Z
     f2e:	e0 2d       	mov	r30, r0
     f30:	19 94       	eijmp

00000f32 <__udivmodhi4>:
     f32:	aa 1b       	sub	r26, r26
     f34:	bb 1b       	sub	r27, r27
     f36:	51 e1       	ldi	r21, 0x11	; 17
     f38:	07 c0       	rjmp	.+14     	; 0xf48 <__udivmodhi4_ep>

00000f3a <__udivmodhi4_loop>:
     f3a:	aa 1f       	adc	r26, r26
     f3c:	bb 1f       	adc	r27, r27
     f3e:	a6 17       	cp	r26, r22
     f40:	b7 07       	cpc	r27, r23
     f42:	10 f0       	brcs	.+4      	; 0xf48 <__udivmodhi4_ep>
     f44:	a6 1b       	sub	r26, r22
     f46:	b7 0b       	sbc	r27, r23

00000f48 <__udivmodhi4_ep>:
     f48:	88 1f       	adc	r24, r24
     f4a:	99 1f       	adc	r25, r25
     f4c:	5a 95       	dec	r21
     f4e:	a9 f7       	brne	.-22     	; 0xf3a <__udivmodhi4_loop>
     f50:	80 95       	com	r24
     f52:	90 95       	com	r25
     f54:	bc 01       	movw	r22, r24
     f56:	cd 01       	movw	r24, r26
     f58:	08 95       	ret

00000f5a <fdevopen>:
     f5a:	0f 93       	push	r16
     f5c:	1f 93       	push	r17
     f5e:	cf 93       	push	r28
     f60:	df 93       	push	r29
     f62:	ec 01       	movw	r28, r24
     f64:	8b 01       	movw	r16, r22
     f66:	00 97       	sbiw	r24, 0x00	; 0
     f68:	31 f4       	brne	.+12     	; 0xf76 <fdevopen+0x1c>
     f6a:	61 15       	cp	r22, r1
     f6c:	71 05       	cpc	r23, r1
     f6e:	19 f4       	brne	.+6      	; 0xf76 <fdevopen+0x1c>
     f70:	80 e0       	ldi	r24, 0x00	; 0
     f72:	90 e0       	ldi	r25, 0x00	; 0
     f74:	37 c0       	rjmp	.+110    	; 0xfe4 <fdevopen+0x8a>
     f76:	6e e0       	ldi	r22, 0x0E	; 14
     f78:	70 e0       	ldi	r23, 0x00	; 0
     f7a:	81 e0       	ldi	r24, 0x01	; 1
     f7c:	90 e0       	ldi	r25, 0x00	; 0
     f7e:	37 d0       	rcall	.+110    	; 0xfee <calloc>
     f80:	fc 01       	movw	r30, r24
     f82:	00 97       	sbiw	r24, 0x00	; 0
     f84:	a9 f3       	breq	.-22     	; 0xf70 <fdevopen+0x16>
     f86:	80 e8       	ldi	r24, 0x80	; 128
     f88:	83 83       	std	Z+3, r24	; 0x03
     f8a:	01 15       	cp	r16, r1
     f8c:	11 05       	cpc	r17, r1
     f8e:	71 f0       	breq	.+28     	; 0xfac <fdevopen+0x52>
     f90:	13 87       	std	Z+11, r17	; 0x0b
     f92:	02 87       	std	Z+10, r16	; 0x0a
     f94:	81 e8       	ldi	r24, 0x81	; 129
     f96:	83 83       	std	Z+3, r24	; 0x03
     f98:	80 91 24 02 	lds	r24, 0x0224
     f9c:	90 91 25 02 	lds	r25, 0x0225
     fa0:	89 2b       	or	r24, r25
     fa2:	21 f4       	brne	.+8      	; 0xfac <fdevopen+0x52>
     fa4:	f0 93 25 02 	sts	0x0225, r31
     fa8:	e0 93 24 02 	sts	0x0224, r30
     fac:	20 97       	sbiw	r28, 0x00	; 0
     fae:	c9 f0       	breq	.+50     	; 0xfe2 <fdevopen+0x88>
     fb0:	d1 87       	std	Z+9, r29	; 0x09
     fb2:	c0 87       	std	Z+8, r28	; 0x08
     fb4:	83 81       	ldd	r24, Z+3	; 0x03
     fb6:	82 60       	ori	r24, 0x02	; 2
     fb8:	83 83       	std	Z+3, r24	; 0x03
     fba:	80 91 26 02 	lds	r24, 0x0226
     fbe:	90 91 27 02 	lds	r25, 0x0227
     fc2:	89 2b       	or	r24, r25
     fc4:	71 f4       	brne	.+28     	; 0xfe2 <fdevopen+0x88>
     fc6:	f0 93 27 02 	sts	0x0227, r31
     fca:	e0 93 26 02 	sts	0x0226, r30
     fce:	80 91 28 02 	lds	r24, 0x0228
     fd2:	90 91 29 02 	lds	r25, 0x0229
     fd6:	89 2b       	or	r24, r25
     fd8:	21 f4       	brne	.+8      	; 0xfe2 <fdevopen+0x88>
     fda:	f0 93 29 02 	sts	0x0229, r31
     fde:	e0 93 28 02 	sts	0x0228, r30
     fe2:	cf 01       	movw	r24, r30
     fe4:	df 91       	pop	r29
     fe6:	cf 91       	pop	r28
     fe8:	1f 91       	pop	r17
     fea:	0f 91       	pop	r16
     fec:	08 95       	ret

00000fee <calloc>:
     fee:	0f 93       	push	r16
     ff0:	1f 93       	push	r17
     ff2:	cf 93       	push	r28
     ff4:	df 93       	push	r29
     ff6:	86 9f       	mul	r24, r22
     ff8:	80 01       	movw	r16, r0
     ffa:	87 9f       	mul	r24, r23
     ffc:	10 0d       	add	r17, r0
     ffe:	96 9f       	mul	r25, r22
    1000:	10 0d       	add	r17, r0
    1002:	11 24       	eor	r1, r1
    1004:	c8 01       	movw	r24, r16
    1006:	0d d0       	rcall	.+26     	; 0x1022 <malloc>
    1008:	ec 01       	movw	r28, r24
    100a:	00 97       	sbiw	r24, 0x00	; 0
    100c:	21 f0       	breq	.+8      	; 0x1016 <calloc+0x28>
    100e:	a8 01       	movw	r20, r16
    1010:	60 e0       	ldi	r22, 0x00	; 0
    1012:	70 e0       	ldi	r23, 0x00	; 0
    1014:	2d d1       	rcall	.+602    	; 0x1270 <memset>
    1016:	ce 01       	movw	r24, r28
    1018:	df 91       	pop	r29
    101a:	cf 91       	pop	r28
    101c:	1f 91       	pop	r17
    101e:	0f 91       	pop	r16
    1020:	08 95       	ret

00001022 <malloc>:
    1022:	cf 93       	push	r28
    1024:	df 93       	push	r29
    1026:	82 30       	cpi	r24, 0x02	; 2
    1028:	91 05       	cpc	r25, r1
    102a:	10 f4       	brcc	.+4      	; 0x1030 <malloc+0xe>
    102c:	82 e0       	ldi	r24, 0x02	; 2
    102e:	90 e0       	ldi	r25, 0x00	; 0
    1030:	e0 91 2c 02 	lds	r30, 0x022C
    1034:	f0 91 2d 02 	lds	r31, 0x022D
    1038:	20 e0       	ldi	r18, 0x00	; 0
    103a:	30 e0       	ldi	r19, 0x00	; 0
    103c:	a0 e0       	ldi	r26, 0x00	; 0
    103e:	b0 e0       	ldi	r27, 0x00	; 0
    1040:	30 97       	sbiw	r30, 0x00	; 0
    1042:	39 f1       	breq	.+78     	; 0x1092 <malloc+0x70>
    1044:	40 81       	ld	r20, Z
    1046:	51 81       	ldd	r21, Z+1	; 0x01
    1048:	48 17       	cp	r20, r24
    104a:	59 07       	cpc	r21, r25
    104c:	b8 f0       	brcs	.+46     	; 0x107c <malloc+0x5a>
    104e:	48 17       	cp	r20, r24
    1050:	59 07       	cpc	r21, r25
    1052:	71 f4       	brne	.+28     	; 0x1070 <malloc+0x4e>
    1054:	82 81       	ldd	r24, Z+2	; 0x02
    1056:	93 81       	ldd	r25, Z+3	; 0x03
    1058:	10 97       	sbiw	r26, 0x00	; 0
    105a:	29 f0       	breq	.+10     	; 0x1066 <malloc+0x44>
    105c:	13 96       	adiw	r26, 0x03	; 3
    105e:	9c 93       	st	X, r25
    1060:	8e 93       	st	-X, r24
    1062:	12 97       	sbiw	r26, 0x02	; 2
    1064:	2c c0       	rjmp	.+88     	; 0x10be <malloc+0x9c>
    1066:	90 93 2d 02 	sts	0x022D, r25
    106a:	80 93 2c 02 	sts	0x022C, r24
    106e:	27 c0       	rjmp	.+78     	; 0x10be <malloc+0x9c>
    1070:	21 15       	cp	r18, r1
    1072:	31 05       	cpc	r19, r1
    1074:	31 f0       	breq	.+12     	; 0x1082 <malloc+0x60>
    1076:	42 17       	cp	r20, r18
    1078:	53 07       	cpc	r21, r19
    107a:	18 f0       	brcs	.+6      	; 0x1082 <malloc+0x60>
    107c:	a9 01       	movw	r20, r18
    107e:	db 01       	movw	r26, r22
    1080:	01 c0       	rjmp	.+2      	; 0x1084 <malloc+0x62>
    1082:	ef 01       	movw	r28, r30
    1084:	9a 01       	movw	r18, r20
    1086:	bd 01       	movw	r22, r26
    1088:	df 01       	movw	r26, r30
    108a:	02 80       	ldd	r0, Z+2	; 0x02
    108c:	f3 81       	ldd	r31, Z+3	; 0x03
    108e:	e0 2d       	mov	r30, r0
    1090:	d7 cf       	rjmp	.-82     	; 0x1040 <malloc+0x1e>
    1092:	21 15       	cp	r18, r1
    1094:	31 05       	cpc	r19, r1
    1096:	f9 f0       	breq	.+62     	; 0x10d6 <malloc+0xb4>
    1098:	28 1b       	sub	r18, r24
    109a:	39 0b       	sbc	r19, r25
    109c:	24 30       	cpi	r18, 0x04	; 4
    109e:	31 05       	cpc	r19, r1
    10a0:	80 f4       	brcc	.+32     	; 0x10c2 <malloc+0xa0>
    10a2:	8a 81       	ldd	r24, Y+2	; 0x02
    10a4:	9b 81       	ldd	r25, Y+3	; 0x03
    10a6:	61 15       	cp	r22, r1
    10a8:	71 05       	cpc	r23, r1
    10aa:	21 f0       	breq	.+8      	; 0x10b4 <malloc+0x92>
    10ac:	fb 01       	movw	r30, r22
    10ae:	93 83       	std	Z+3, r25	; 0x03
    10b0:	82 83       	std	Z+2, r24	; 0x02
    10b2:	04 c0       	rjmp	.+8      	; 0x10bc <malloc+0x9a>
    10b4:	90 93 2d 02 	sts	0x022D, r25
    10b8:	80 93 2c 02 	sts	0x022C, r24
    10bc:	fe 01       	movw	r30, r28
    10be:	32 96       	adiw	r30, 0x02	; 2
    10c0:	44 c0       	rjmp	.+136    	; 0x114a <malloc+0x128>
    10c2:	fe 01       	movw	r30, r28
    10c4:	e2 0f       	add	r30, r18
    10c6:	f3 1f       	adc	r31, r19
    10c8:	81 93       	st	Z+, r24
    10ca:	91 93       	st	Z+, r25
    10cc:	22 50       	subi	r18, 0x02	; 2
    10ce:	31 09       	sbc	r19, r1
    10d0:	39 83       	std	Y+1, r19	; 0x01
    10d2:	28 83       	st	Y, r18
    10d4:	3a c0       	rjmp	.+116    	; 0x114a <malloc+0x128>
    10d6:	20 91 2a 02 	lds	r18, 0x022A
    10da:	30 91 2b 02 	lds	r19, 0x022B
    10de:	23 2b       	or	r18, r19
    10e0:	41 f4       	brne	.+16     	; 0x10f2 <malloc+0xd0>
    10e2:	20 91 02 02 	lds	r18, 0x0202
    10e6:	30 91 03 02 	lds	r19, 0x0203
    10ea:	30 93 2b 02 	sts	0x022B, r19
    10ee:	20 93 2a 02 	sts	0x022A, r18
    10f2:	20 91 00 02 	lds	r18, 0x0200
    10f6:	30 91 01 02 	lds	r19, 0x0201
    10fa:	21 15       	cp	r18, r1
    10fc:	31 05       	cpc	r19, r1
    10fe:	41 f4       	brne	.+16     	; 0x1110 <malloc+0xee>
    1100:	2d b7       	in	r18, 0x3d	; 61
    1102:	3e b7       	in	r19, 0x3e	; 62
    1104:	40 91 04 02 	lds	r20, 0x0204
    1108:	50 91 05 02 	lds	r21, 0x0205
    110c:	24 1b       	sub	r18, r20
    110e:	35 0b       	sbc	r19, r21
    1110:	e0 91 2a 02 	lds	r30, 0x022A
    1114:	f0 91 2b 02 	lds	r31, 0x022B
    1118:	e2 17       	cp	r30, r18
    111a:	f3 07       	cpc	r31, r19
    111c:	a0 f4       	brcc	.+40     	; 0x1146 <malloc+0x124>
    111e:	2e 1b       	sub	r18, r30
    1120:	3f 0b       	sbc	r19, r31
    1122:	28 17       	cp	r18, r24
    1124:	39 07       	cpc	r19, r25
    1126:	78 f0       	brcs	.+30     	; 0x1146 <malloc+0x124>
    1128:	ac 01       	movw	r20, r24
    112a:	4e 5f       	subi	r20, 0xFE	; 254
    112c:	5f 4f       	sbci	r21, 0xFF	; 255
    112e:	24 17       	cp	r18, r20
    1130:	35 07       	cpc	r19, r21
    1132:	48 f0       	brcs	.+18     	; 0x1146 <malloc+0x124>
    1134:	4e 0f       	add	r20, r30
    1136:	5f 1f       	adc	r21, r31
    1138:	50 93 2b 02 	sts	0x022B, r21
    113c:	40 93 2a 02 	sts	0x022A, r20
    1140:	81 93       	st	Z+, r24
    1142:	91 93       	st	Z+, r25
    1144:	02 c0       	rjmp	.+4      	; 0x114a <malloc+0x128>
    1146:	e0 e0       	ldi	r30, 0x00	; 0
    1148:	f0 e0       	ldi	r31, 0x00	; 0
    114a:	cf 01       	movw	r24, r30
    114c:	df 91       	pop	r29
    114e:	cf 91       	pop	r28
    1150:	08 95       	ret

00001152 <free>:
    1152:	cf 93       	push	r28
    1154:	df 93       	push	r29
    1156:	00 97       	sbiw	r24, 0x00	; 0
    1158:	09 f4       	brne	.+2      	; 0x115c <free+0xa>
    115a:	87 c0       	rjmp	.+270    	; 0x126a <free+0x118>
    115c:	fc 01       	movw	r30, r24
    115e:	32 97       	sbiw	r30, 0x02	; 2
    1160:	13 82       	std	Z+3, r1	; 0x03
    1162:	12 82       	std	Z+2, r1	; 0x02
    1164:	c0 91 2c 02 	lds	r28, 0x022C
    1168:	d0 91 2d 02 	lds	r29, 0x022D
    116c:	20 97       	sbiw	r28, 0x00	; 0
    116e:	81 f4       	brne	.+32     	; 0x1190 <free+0x3e>
    1170:	20 81       	ld	r18, Z
    1172:	31 81       	ldd	r19, Z+1	; 0x01
    1174:	28 0f       	add	r18, r24
    1176:	39 1f       	adc	r19, r25
    1178:	80 91 2a 02 	lds	r24, 0x022A
    117c:	90 91 2b 02 	lds	r25, 0x022B
    1180:	82 17       	cp	r24, r18
    1182:	93 07       	cpc	r25, r19
    1184:	79 f5       	brne	.+94     	; 0x11e4 <free+0x92>
    1186:	f0 93 2b 02 	sts	0x022B, r31
    118a:	e0 93 2a 02 	sts	0x022A, r30
    118e:	6d c0       	rjmp	.+218    	; 0x126a <free+0x118>
    1190:	de 01       	movw	r26, r28
    1192:	20 e0       	ldi	r18, 0x00	; 0
    1194:	30 e0       	ldi	r19, 0x00	; 0
    1196:	ae 17       	cp	r26, r30
    1198:	bf 07       	cpc	r27, r31
    119a:	50 f4       	brcc	.+20     	; 0x11b0 <free+0x5e>
    119c:	12 96       	adiw	r26, 0x02	; 2
    119e:	4d 91       	ld	r20, X+
    11a0:	5c 91       	ld	r21, X
    11a2:	13 97       	sbiw	r26, 0x03	; 3
    11a4:	9d 01       	movw	r18, r26
    11a6:	41 15       	cp	r20, r1
    11a8:	51 05       	cpc	r21, r1
    11aa:	09 f1       	breq	.+66     	; 0x11ee <free+0x9c>
    11ac:	da 01       	movw	r26, r20
    11ae:	f3 cf       	rjmp	.-26     	; 0x1196 <free+0x44>
    11b0:	b3 83       	std	Z+3, r27	; 0x03
    11b2:	a2 83       	std	Z+2, r26	; 0x02
    11b4:	40 81       	ld	r20, Z
    11b6:	51 81       	ldd	r21, Z+1	; 0x01
    11b8:	84 0f       	add	r24, r20
    11ba:	95 1f       	adc	r25, r21
    11bc:	8a 17       	cp	r24, r26
    11be:	9b 07       	cpc	r25, r27
    11c0:	71 f4       	brne	.+28     	; 0x11de <free+0x8c>
    11c2:	8d 91       	ld	r24, X+
    11c4:	9c 91       	ld	r25, X
    11c6:	11 97       	sbiw	r26, 0x01	; 1
    11c8:	84 0f       	add	r24, r20
    11ca:	95 1f       	adc	r25, r21
    11cc:	02 96       	adiw	r24, 0x02	; 2
    11ce:	91 83       	std	Z+1, r25	; 0x01
    11d0:	80 83       	st	Z, r24
    11d2:	12 96       	adiw	r26, 0x02	; 2
    11d4:	8d 91       	ld	r24, X+
    11d6:	9c 91       	ld	r25, X
    11d8:	13 97       	sbiw	r26, 0x03	; 3
    11da:	93 83       	std	Z+3, r25	; 0x03
    11dc:	82 83       	std	Z+2, r24	; 0x02
    11de:	21 15       	cp	r18, r1
    11e0:	31 05       	cpc	r19, r1
    11e2:	29 f4       	brne	.+10     	; 0x11ee <free+0x9c>
    11e4:	f0 93 2d 02 	sts	0x022D, r31
    11e8:	e0 93 2c 02 	sts	0x022C, r30
    11ec:	3e c0       	rjmp	.+124    	; 0x126a <free+0x118>
    11ee:	d9 01       	movw	r26, r18
    11f0:	13 96       	adiw	r26, 0x03	; 3
    11f2:	fc 93       	st	X, r31
    11f4:	ee 93       	st	-X, r30
    11f6:	12 97       	sbiw	r26, 0x02	; 2
    11f8:	4d 91       	ld	r20, X+
    11fa:	5d 91       	ld	r21, X+
    11fc:	a4 0f       	add	r26, r20
    11fe:	b5 1f       	adc	r27, r21
    1200:	ea 17       	cp	r30, r26
    1202:	fb 07       	cpc	r31, r27
    1204:	79 f4       	brne	.+30     	; 0x1224 <free+0xd2>
    1206:	80 81       	ld	r24, Z
    1208:	91 81       	ldd	r25, Z+1	; 0x01
    120a:	84 0f       	add	r24, r20
    120c:	95 1f       	adc	r25, r21
    120e:	02 96       	adiw	r24, 0x02	; 2
    1210:	d9 01       	movw	r26, r18
    1212:	11 96       	adiw	r26, 0x01	; 1
    1214:	9c 93       	st	X, r25
    1216:	8e 93       	st	-X, r24
    1218:	82 81       	ldd	r24, Z+2	; 0x02
    121a:	93 81       	ldd	r25, Z+3	; 0x03
    121c:	13 96       	adiw	r26, 0x03	; 3
    121e:	9c 93       	st	X, r25
    1220:	8e 93       	st	-X, r24
    1222:	12 97       	sbiw	r26, 0x02	; 2
    1224:	e0 e0       	ldi	r30, 0x00	; 0
    1226:	f0 e0       	ldi	r31, 0x00	; 0
    1228:	8a 81       	ldd	r24, Y+2	; 0x02
    122a:	9b 81       	ldd	r25, Y+3	; 0x03
    122c:	00 97       	sbiw	r24, 0x00	; 0
    122e:	19 f0       	breq	.+6      	; 0x1236 <free+0xe4>
    1230:	fe 01       	movw	r30, r28
    1232:	ec 01       	movw	r28, r24
    1234:	f9 cf       	rjmp	.-14     	; 0x1228 <free+0xd6>
    1236:	ce 01       	movw	r24, r28
    1238:	02 96       	adiw	r24, 0x02	; 2
    123a:	28 81       	ld	r18, Y
    123c:	39 81       	ldd	r19, Y+1	; 0x01
    123e:	82 0f       	add	r24, r18
    1240:	93 1f       	adc	r25, r19
    1242:	20 91 2a 02 	lds	r18, 0x022A
    1246:	30 91 2b 02 	lds	r19, 0x022B
    124a:	28 17       	cp	r18, r24
    124c:	39 07       	cpc	r19, r25
    124e:	69 f4       	brne	.+26     	; 0x126a <free+0x118>
    1250:	30 97       	sbiw	r30, 0x00	; 0
    1252:	29 f4       	brne	.+10     	; 0x125e <free+0x10c>
    1254:	10 92 2d 02 	sts	0x022D, r1
    1258:	10 92 2c 02 	sts	0x022C, r1
    125c:	02 c0       	rjmp	.+4      	; 0x1262 <free+0x110>
    125e:	13 82       	std	Z+3, r1	; 0x03
    1260:	12 82       	std	Z+2, r1	; 0x02
    1262:	d0 93 2b 02 	sts	0x022B, r29
    1266:	c0 93 2a 02 	sts	0x022A, r28
    126a:	df 91       	pop	r29
    126c:	cf 91       	pop	r28
    126e:	08 95       	ret

00001270 <memset>:
    1270:	dc 01       	movw	r26, r24
    1272:	01 c0       	rjmp	.+2      	; 0x1276 <memset+0x6>
    1274:	6d 93       	st	X+, r22
    1276:	41 50       	subi	r20, 0x01	; 1
    1278:	50 40       	sbci	r21, 0x00	; 0
    127a:	e0 f7       	brcc	.-8      	; 0x1274 <memset+0x4>
    127c:	08 95       	ret

0000127e <_exit>:
    127e:	f8 94       	cli

00001280 <__stop_program>:
    1280:	ff cf       	rjmp	.-2      	; 0x1280 <__stop_program>
