// Seed: 3713245361
module module_0;
endmodule
module module_1;
  id_1 :
  assert property (@(posedge 1'b0) 1'h0 ==? id_1)
  else $display(id_1, id_1 & 1);
  id_3(
      .id_0(1), .id_1(1'b0), .id_2(id_4 * "" - id_4), .id_3(1'd0 < id_1 / 1)
  );
  always begin
    id_4 = 1;
  end
  module_0();
endmodule
module module_2 (
    input wire id_0,
    input tri id_1,
    input tri0 id_2,
    input supply1 id_3,
    output wire id_4,
    output wand id_5,
    input supply0 id_6,
    input supply1 id_7,
    input tri id_8,
    output wire id_9,
    input wire id_10,
    input wor id_11
);
  assign id_5 = id_11;
  tri1  id_13 = 1;
  uwire id_14 = !id_7 || id_13 || 1;
  module_0();
endmodule
