

Microchip MPLAB XC8 Assembler V3.00 build 20241204225717 
                                                                                               Sun Nov  2 01:54:48 2025

Microchip MPLAB XC8 C Compiler v3.00 (Free license) build 20241204225717 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,space=0,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,space=0,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,space=0,delta=1
     9                           	psect	smallconst,global,reloc=2,class=SMALLCONST,space=0,delta=1,noexec
    10                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    11                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    13   000000                     
    14                           ; Generated 17/01/2025 GMT
    15                           ; 
    16                           ; Copyright Â© 2025, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution. Publication is not required when
    30                           ;        this file is used in an embedded application.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4550 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48   000FE0                     bsr             equ	4064
    49   000FE9                     fsr0            equ	4073
    50   000FEA                     fsr0h           equ	4074
    51   000FE9                     fsr0l           equ	4073
    52   000FE1                     fsr1            equ	4065
    53   000FE2                     fsr1h           equ	4066
    54   000FE1                     fsr1l           equ	4065
    55   000FD9                     fsr2            equ	4057
    56   000FDA                     fsr2h           equ	4058
    57   000FD9                     fsr2l           equ	4057
    58   000FEF                     indf0           equ	4079
    59   000FE7                     indf1           equ	4071
    60   000FDF                     indf2           equ	4063
    61   000FF2                     intcon          equ	4082
    62   000000                     nvmcon          equ	0
    63   000FF9                     pcl             equ	4089
    64   000FFA                     pclath          equ	4090
    65   000FFB                     pclatu          equ	4091
    66   000FEB                     plusw0          equ	4075
    67   000FE3                     plusw1          equ	4067
    68   000FDB                     plusw2          equ	4059
    69   000FED                     postdec0        equ	4077
    70   000FE5                     postdec1        equ	4069
    71   000FDD                     postdec2        equ	4061
    72   000FEE                     postinc0        equ	4078
    73   000FE6                     postinc1        equ	4070
    74   000FDE                     postinc2        equ	4062
    75   000FEC                     preinc0         equ	4076
    76   000FE4                     preinc1         equ	4068
    77   000FDC                     preinc2         equ	4060
    78   000FF3                     prod            equ	4083
    79   000FF4                     prodh           equ	4084
    80   000FF3                     prodl           equ	4083
    81   000FD8                     status          equ	4056
    82   000FF5                     tablat          equ	4085
    83   000FF6                     tblptr          equ	4086
    84   000FF7                     tblptrh         equ	4087
    85   000FF6                     tblptrl         equ	4086
    86   000FF8                     tblptru         equ	4088
    87   000FFD                     tosl            equ	4093
    88   000FE8                     wreg            equ	4072
    89   000F62                     SPPDATA         equ	3938	;# 
    90   000F63                     SPPCFG          equ	3939	;# 
    91   000F64                     SPPEPS          equ	3940	;# 
    92   000F65                     SPPCON          equ	3941	;# 
    93   000F66                     UFRM            equ	3942	;# 
    94   000F66                     UFRML           equ	3942	;# 
    95   000F67                     UFRMH           equ	3943	;# 
    96   000F68                     UIR             equ	3944	;# 
    97   000F69                     UIE             equ	3945	;# 
    98   000F6A                     UEIR            equ	3946	;# 
    99   000F6B                     UEIE            equ	3947	;# 
   100   000F6C                     USTAT           equ	3948	;# 
   101   000F6D                     UCON            equ	3949	;# 
   102   000F6E                     UADDR           equ	3950	;# 
   103   000F6F                     UCFG            equ	3951	;# 
   104   000F70                     UEP0            equ	3952	;# 
   105   000F71                     UEP1            equ	3953	;# 
   106   000F72                     UEP2            equ	3954	;# 
   107   000F73                     UEP3            equ	3955	;# 
   108   000F74                     UEP4            equ	3956	;# 
   109   000F75                     UEP5            equ	3957	;# 
   110   000F76                     UEP6            equ	3958	;# 
   111   000F77                     UEP7            equ	3959	;# 
   112   000F78                     UEP8            equ	3960	;# 
   113   000F79                     UEP9            equ	3961	;# 
   114   000F7A                     UEP10           equ	3962	;# 
   115   000F7B                     UEP11           equ	3963	;# 
   116   000F7C                     UEP12           equ	3964	;# 
   117   000F7D                     UEP13           equ	3965	;# 
   118   000F7E                     UEP14           equ	3966	;# 
   119   000F7F                     UEP15           equ	3967	;# 
   120   000F80                     PORTA           equ	3968	;# 
   121   000F81                     PORTB           equ	3969	;# 
   122   000F82                     PORTC           equ	3970	;# 
   123   000F83                     PORTD           equ	3971	;# 
   124   000F84                     PORTE           equ	3972	;# 
   125   000F89                     LATA            equ	3977	;# 
   126   000F8A                     LATB            equ	3978	;# 
   127   000F8B                     LATC            equ	3979	;# 
   128   000F8C                     LATD            equ	3980	;# 
   129   000F8D                     LATE            equ	3981	;# 
   130   000F92                     TRISA           equ	3986	;# 
   131   000F92                     DDRA            equ	3986	;# 
   132   000F93                     TRISB           equ	3987	;# 
   133   000F93                     DDRB            equ	3987	;# 
   134   000F94                     TRISC           equ	3988	;# 
   135   000F94                     DDRC            equ	3988	;# 
   136   000F95                     TRISD           equ	3989	;# 
   137   000F95                     DDRD            equ	3989	;# 
   138   000F96                     TRISE           equ	3990	;# 
   139   000F96                     DDRE            equ	3990	;# 
   140   000F9B                     OSCTUNE         equ	3995	;# 
   141   000F9D                     PIE1            equ	3997	;# 
   142   000F9E                     PIR1            equ	3998	;# 
   143   000F9F                     IPR1            equ	3999	;# 
   144   000FA0                     PIE2            equ	4000	;# 
   145   000FA1                     PIR2            equ	4001	;# 
   146   000FA2                     IPR2            equ	4002	;# 
   147   000FA6                     EECON1          equ	4006	;# 
   148   000FA7                     EECON2          equ	4007	;# 
   149   000FA8                     EEDATA          equ	4008	;# 
   150   000FA9                     EEADR           equ	4009	;# 
   151   000FAB                     RCSTA           equ	4011	;# 
   152   000FAB                     RCSTA1          equ	4011	;# 
   153   000FAC                     TXSTA           equ	4012	;# 
   154   000FAC                     TXSTA1          equ	4012	;# 
   155   000FAD                     TXREG           equ	4013	;# 
   156   000FAD                     TXREG1          equ	4013	;# 
   157   000FAE                     RCREG           equ	4014	;# 
   158   000FAE                     RCREG1          equ	4014	;# 
   159   000FAF                     SPBRG           equ	4015	;# 
   160   000FAF                     SPBRG1          equ	4015	;# 
   161   000FB0                     SPBRGH          equ	4016	;# 
   162   000FB1                     T3CON           equ	4017	;# 
   163   000FB2                     TMR3            equ	4018	;# 
   164   000FB2                     TMR3L           equ	4018	;# 
   165   000FB3                     TMR3H           equ	4019	;# 
   166   000FB4                     CMCON           equ	4020	;# 
   167   000FB5                     CVRCON          equ	4021	;# 
   168   000FB6                     ECCP1AS         equ	4022	;# 
   169   000FB6                     CCP1AS          equ	4022	;# 
   170   000FB7                     ECCP1DEL        equ	4023	;# 
   171   000FB7                     CCP1DEL         equ	4023	;# 
   172   000FB8                     BAUDCON         equ	4024	;# 
   173   000FB8                     BAUDCTL         equ	4024	;# 
   174   000FBA                     CCP2CON         equ	4026	;# 
   175   000FBB                     CCPR2           equ	4027	;# 
   176   000FBB                     CCPR2L          equ	4027	;# 
   177   000FBC                     CCPR2H          equ	4028	;# 
   178   000FBD                     CCP1CON         equ	4029	;# 
   179   000FBD                     ECCP1CON        equ	4029	;# 
   180   000FBE                     CCPR1           equ	4030	;# 
   181   000FBE                     CCPR1L          equ	4030	;# 
   182   000FBF                     CCPR1H          equ	4031	;# 
   183   000FC0                     ADCON2          equ	4032	;# 
   184   000FC1                     ADCON1          equ	4033	;# 
   185   000FC2                     ADCON0          equ	4034	;# 
   186   000FC3                     ADRES           equ	4035	;# 
   187   000FC3                     ADRESL          equ	4035	;# 
   188   000FC4                     ADRESH          equ	4036	;# 
   189   000FC5                     SSPCON2         equ	4037	;# 
   190   000FC6                     SSPCON1         equ	4038	;# 
   191   000FC7                     SSPSTAT         equ	4039	;# 
   192   000FC8                     SSPADD          equ	4040	;# 
   193   000FC9                     SSPBUF          equ	4041	;# 
   194   000FCA                     T2CON           equ	4042	;# 
   195   000FCB                     PR2             equ	4043	;# 
   196   000FCB                     MEMCON          equ	4043	;# 
   197   000FCC                     TMR2            equ	4044	;# 
   198   000FCD                     T1CON           equ	4045	;# 
   199   000FCE                     TMR1            equ	4046	;# 
   200   000FCE                     TMR1L           equ	4046	;# 
   201   000FCF                     TMR1H           equ	4047	;# 
   202   000FD0                     RCON            equ	4048	;# 
   203   000FD1                     WDTCON          equ	4049	;# 
   204   000FD2                     HLVDCON         equ	4050	;# 
   205   000FD2                     LVDCON          equ	4050	;# 
   206   000FD3                     OSCCON          equ	4051	;# 
   207   000FD5                     T0CON           equ	4053	;# 
   208   000FD6                     TMR0            equ	4054	;# 
   209   000FD6                     TMR0L           equ	4054	;# 
   210   000FD7                     TMR0H           equ	4055	;# 
   211   000FD8                     STATUS          equ	4056	;# 
   212   000FD9                     FSR2            equ	4057	;# 
   213   000FD9                     FSR2L           equ	4057	;# 
   214   000FDA                     FSR2H           equ	4058	;# 
   215   000FDB                     PLUSW2          equ	4059	;# 
   216   000FDC                     PREINC2         equ	4060	;# 
   217   000FDD                     POSTDEC2        equ	4061	;# 
   218   000FDE                     POSTINC2        equ	4062	;# 
   219   000FDF                     INDF2           equ	4063	;# 
   220   000FE0                     BSR             equ	4064	;# 
   221   000FE1                     FSR1            equ	4065	;# 
   222   000FE1                     FSR1L           equ	4065	;# 
   223   000FE2                     FSR1H           equ	4066	;# 
   224   000FE3                     PLUSW1          equ	4067	;# 
   225   000FE4                     PREINC1         equ	4068	;# 
   226   000FE5                     POSTDEC1        equ	4069	;# 
   227   000FE6                     POSTINC1        equ	4070	;# 
   228   000FE7                     INDF1           equ	4071	;# 
   229   000FE8                     WREG            equ	4072	;# 
   230   000FE9                     FSR0            equ	4073	;# 
   231   000FE9                     FSR0L           equ	4073	;# 
   232   000FEA                     FSR0H           equ	4074	;# 
   233   000FEB                     PLUSW0          equ	4075	;# 
   234   000FEC                     PREINC0         equ	4076	;# 
   235   000FED                     POSTDEC0        equ	4077	;# 
   236   000FEE                     POSTINC0        equ	4078	;# 
   237   000FEF                     INDF0           equ	4079	;# 
   238   000FF0                     INTCON3         equ	4080	;# 
   239   000FF1                     INTCON2         equ	4081	;# 
   240   000FF2                     INTCON          equ	4082	;# 
   241   000FF3                     PROD            equ	4083	;# 
   242   000FF3                     PRODL           equ	4083	;# 
   243   000FF4                     PRODH           equ	4084	;# 
   244   000FF5                     TABLAT          equ	4085	;# 
   245   000FF6                     TBLPTR          equ	4086	;# 
   246   000FF6                     TBLPTRL         equ	4086	;# 
   247   000FF7                     TBLPTRH         equ	4087	;# 
   248   000FF8                     TBLPTRU         equ	4088	;# 
   249   000FF9                     PCLAT           equ	4089	;# 
   250   000FF9                     PC              equ	4089	;# 
   251   000FF9                     PCL             equ	4089	;# 
   252   000FFA                     PCLATH          equ	4090	;# 
   253   000FFB                     PCLATU          equ	4091	;# 
   254   000FFC                     STKPTR          equ	4092	;# 
   255   000FFD                     TOS             equ	4093	;# 
   256   000FFD                     TOSL            equ	4093	;# 
   257   000FFE                     TOSH            equ	4094	;# 
   258   000FFF                     TOSU            equ	4095	;# 
   259   000F8A                     _LATB           set	3978
   260   000F8C                     _LATD           set	3980
   261   000F95                     _TRISD          set	3989
   262   000F89                     _LATA           set	3977
   263   000F93                     _TRISB          set	3987
   264   000FD3                     _OSCCON         set	4051
   265                           
   266                           ; #config settings
   267                           
   268                           	psect	cinit
   269   00087E                     __pcinit:
   270                           	callstack 0
   271   00087E                     start_initialization:
   272                           	callstack 0
   273   00087E                     __initialization:
   274                           	callstack 0
   275   00087E                     end_of_initialization:
   276                           	callstack 0
   277   00087E                     __end_of__initialization:
   278                           	callstack 0
   279   00087E  0100               	movlb	0
   280   000880  EF26  F004         	goto	_main	;jump to C main() function
   281                           
   282                           	psect	cstackCOMRAM
   283   000001                     __pcstackCOMRAM:
   284                           	callstack 0
   285   000001                     MSdelay@val:
   286                           	callstack 0
   287                           
   288                           ; 2 bytes @ 0x0
   289   000001                     	ds	2
   290   000003                     MSdelay@i:
   291                           	callstack 0
   292   000003                     
   293                           ; 1 bytes @ 0x2
   294   000003                     	ds	2
   295   000005                     MSdelay@j:
   296                           	callstack 0
   297                           
   298                           ; 2 bytes @ 0x4
   299   000005                     	ds	2
   300   000007                     
   301                           ; 1 bytes @ 0x6
   302 ;;
   303 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   304 ;;
   305 ;; *************** function _main *****************
   306 ;; Defined at:
   307 ;;		line 18 in file "main.c"
   308 ;; Parameters:    Size  Location     Type
   309 ;;		None
   310 ;; Auto vars:     Size  Location     Type
   311 ;;		None
   312 ;; Return value:  Size  Location     Type
   313 ;;                  1    wreg      void 
   314 ;; Registers used:
   315 ;;		wreg, status,2, status,0, cstack
   316 ;; Tracked objects:
   317 ;;		On entry : 0/0
   318 ;;		On exit  : 0/0
   319 ;;		Unchanged: 0/0
   320 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   321 ;;      Params:         0       0       0       0       0       0       0       0       0
   322 ;;      Locals:         0       0       0       0       0       0       0       0       0
   323 ;;      Temps:          0       0       0       0       0       0       0       0       0
   324 ;;      Totals:         0       0       0       0       0       0       0       0       0
   325 ;;Total ram usage:        0 bytes
   326 ;; Hardware stack levels required when called: 1
   327 ;; This function calls:
   328 ;;		_MSdelay
   329 ;; This function is called by:
   330 ;;		Startup code after reset
   331 ;; This function uses a non-reentrant model
   332 ;;
   333                           
   334                           	psect	text0
   335   00084C                     __ptext0:
   336                           	callstack 0
   337   00084C                     _main:
   338                           	callstack 30
   339   00084C                     
   340                           ;main.c: 20:     OSCCON=0x72;
   341   00084C  0E72               	movlw	114
   342   00084E  6ED3               	movwf	211,c	;volatile
   343   000850                     
   344                           ;main.c: 21:     TRISB=0x00;
   345   000850  6A93               	clrf	147,c	;volatile
   346   000852                     
   347                           ;main.c: 22:     LATA=0x00;
   348   000852  6A89               	clrf	137,c	;volatile
   349   000854                     
   350                           ;main.c: 23:     TRISD=0x00;
   351   000854  6A95               	clrf	149,c	;volatile
   352   000856                     l764:
   353                           
   354                           ;main.c: 26:         LATD= 0x00;
   355   000856  6A8C               	clrf	140,c	;volatile
   356   000858                     
   357                           ;main.c: 27:         LATB = 0xFF;
   358   000858  688A               	setf	138,c	;volatile
   359   00085A                     
   360                           ;main.c: 28:         MSdelay (500);
   361   00085A  0E01               	movlw	1
   362   00085C  6E02               	movwf	(MSdelay@val+1)^0,c
   363   00085E  0EF4               	movlw	244
   364   000860  6E01               	movwf	MSdelay@val^0,c
   365   000862  EC01  F004         	call	_MSdelay	;wreg free
   366   000866                     
   367                           ;main.c: 29:         LATB = 0x00;
   368   000866  6A8A               	clrf	138,c	;volatile
   369   000868                     
   370                           ;main.c: 30:         LATD = 0XFF;
   371   000868  688C               	setf	140,c	;volatile
   372   00086A                     
   373                           ;main.c: 31:         MSdelay (500);
   374   00086A  0E01               	movlw	1
   375   00086C  6E02               	movwf	(MSdelay@val+1)^0,c
   376   00086E  0EF4               	movlw	244
   377   000870  6E01               	movwf	MSdelay@val^0,c
   378   000872  EC01  F004         	call	_MSdelay	;wreg free
   379   000876  EF2B  F004         	goto	l764
   380   00087A  EFFE  F03F         	goto	start
   381   00087E                     __end_of_main:
   382                           	callstack 0
   383                           
   384 ;; *************** function _MSdelay *****************
   385 ;; Defined at:
   386 ;;		line 11 in file "main.c"
   387 ;; Parameters:    Size  Location     Type
   388 ;;  val             2    0[COMRAM] unsigned int 
   389 ;; Auto vars:     Size  Location     Type
   390 ;;  j               2    4[COMRAM] unsigned int 
   391 ;;  i               2    2[COMRAM] unsigned int 
   392 ;; Return value:  Size  Location     Type
   393 ;;                  1    wreg      void 
   394 ;; Registers used:
   395 ;;		wreg, status,2, status,0
   396 ;; Tracked objects:
   397 ;;		On entry : 0/0
   398 ;;		On exit  : 0/0
   399 ;;		Unchanged: 0/0
   400 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   401 ;;      Params:         2       0       0       0       0       0       0       0       0
   402 ;;      Locals:         4       0       0       0       0       0       0       0       0
   403 ;;      Temps:          0       0       0       0       0       0       0       0       0
   404 ;;      Totals:         6       0       0       0       0       0       0       0       0
   405 ;;Total ram usage:        6 bytes
   406 ;; Hardware stack levels used: 1
   407 ;; This function calls:
   408 ;;		Nothing
   409 ;; This function is called by:
   410 ;;		_main
   411 ;; This function uses a non-reentrant model
   412 ;;
   413                           
   414                           	psect	text1
   415   000802                     __ptext1:
   416                           	callstack 0
   417   000802                     _MSdelay:
   418                           	callstack 30
   419   000802                     
   420                           ;main.c: 11: void MSdelay(unsigned int val);main.c: 12: {;main.c: 13:  unsigned int i,j;
      +                          ;main.c: 14:  for(i=0;i<val;i++)
   421   000802  0E00               	movlw	0
   422   000804  6E04               	movwf	(MSdelay@i+1)^0,c
   423   000806  0E00               	movlw	0
   424   000808  6E03               	movwf	MSdelay@i^0,c
   425   00080A  EF1A  F004         	goto	l754
   426   00080E                     l742:
   427                           
   428                           ;main.c: 15:      for(j=0;j<165;j++);
   429   00080E  0E00               	movlw	0
   430   000810  6E06               	movwf	(MSdelay@j+1)^0,c
   431   000812  0E00               	movlw	0
   432   000814  6E05               	movwf	MSdelay@j^0,c
   433   000816                     l748:
   434   000816  4A05               	infsnz	MSdelay@j^0,f,c
   435   000818  2A06               	incf	(MSdelay@j+1)^0,f,c
   436   00081A  5006               	movf	(MSdelay@j+1)^0,w,c
   437   00081C  E109               	bnz	u30
   438   00081E  0EA5               	movlw	165
   439   000820  5C05               	subwf	MSdelay@j^0,w,c
   440   000822  A0D8               	btfss	status,0,c
   441   000824  EF16  F004         	goto	u31
   442   000828  EF18  F004         	goto	u30
   443   00082C                     u31:
   444   00082C  EF0B  F004         	goto	l748
   445   000830                     u30:
   446   000830  4A03               	infsnz	MSdelay@i^0,f,c
   447   000832  2A04               	incf	(MSdelay@i+1)^0,f,c
   448   000834                     l754:
   449   000834  5001               	movf	MSdelay@val^0,w,c
   450   000836  5C03               	subwf	MSdelay@i^0,w,c
   451   000838  5002               	movf	(MSdelay@val+1)^0,w,c
   452   00083A  5804               	subwfb	(MSdelay@i+1)^0,w,c
   453   00083C  A0D8               	btfss	status,0,c
   454   00083E  EF23  F004         	goto	u41
   455   000842  EF25  F004         	goto	u40
   456   000846                     u41:
   457   000846  EF07  F004         	goto	l742
   458   00084A                     u40:
   459   00084A  0012               	return		;funcret
   460   00084C                     __end_of_MSdelay:
   461                           	callstack 0
   462                           
   463                           	psect	smallconst
   464   000800                     __psmallconst:
   465                           	callstack 0
   466   000800  00                 	db	0
   467   000801  00                 	db	0	; dummy byte at the end
   468   000800                     __smallconst    set	__psmallconst
   469   000800                     __mediumconst   set	__psmallconst
   470   000000                     __activetblptr  equ	0
   471                           
   472                           	psect	rparam
   473   000001                     ___rparam_used  equ	1
   474   000000                     ___param_bank   equ	0
   475   000000                     __Lparam        equ	__Lrparam
   476   000000                     __Hparam        equ	__Hrparam
   477                           
   478                           	psect	config
   479                           
   480                           ;Config register CONFIG1L @ 0x300000
   481                           ;	PLL Prescaler Selection bits
   482                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   483                           ;	System Clock Postscaler Selection bits
   484                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   485                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   486                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   487   300000                     	org	3145728
   488   300000  00                 	db	0
   489                           
   490                           ;Config register CONFIG1H @ 0x300001
   491                           ;	Oscillator Selection bits
   492                           ;	FOSC = INTOSCIO_EC, Internal oscillator, port function on RA6, EC used by USB (INTIO)
   493                           ;	Fail-Safe Clock Monitor Enable bit
   494                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   495                           ;	Internal/External Oscillator Switchover bit
   496                           ;	IESO = OFF, Oscillator Switchover mode disabled
   497   300001                     	org	3145729
   498   300001  08                 	db	8
   499                           
   500                           ;Config register CONFIG2L @ 0x300002
   501                           ;	Power-up Timer Enable bit
   502                           ;	PWRT = OFF, PWRT disabled
   503                           ;	Brown-out Reset Enable bits
   504                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   505                           ;	Brown-out Reset Voltage bits
   506                           ;	BORV = 3, Minimum setting 2.05V
   507                           ;	USB Voltage Regulator Enable bit
   508                           ;	VREGEN = OFF, USB voltage regulator disabled
   509   300002                     	org	3145730
   510   300002  19                 	db	25
   511                           
   512                           ;Config register CONFIG2H @ 0x300003
   513                           ;	Watchdog Timer Enable bit
   514                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   515                           ;	Watchdog Timer Postscale Select bits
   516                           ;	WDTPS = 32768, 1:32768
   517   300003                     	org	3145731
   518   300003  1E                 	db	30
   519                           
   520                           ; Padding undefined space
   521   300004                     	org	3145732
   522   300004  FF                 	db	255
   523                           
   524                           ;Config register CONFIG3H @ 0x300005
   525                           ;	CCP2 MUX bit
   526                           ;	CCP2MX = OFF, CCP2 input/output is multiplexed with RB3
   527                           ;	PORTB A/D Enable bit
   528                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   529                           ;	Low-Power Timer 1 Oscillator Enable bit
   530                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   531                           ;	MCLR Pin Enable bit
   532                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   533   300005                     	org	3145733
   534   300005  80                 	db	128
   535                           
   536                           ;Config register CONFIG4L @ 0x300006
   537                           ;	Stack Full/Underflow Reset Enable bit
   538                           ;	STVREN = OFF, Stack full/underflow will not cause Reset
   539                           ;	Single-Supply ICSP Enable bit
   540                           ;	LVP = OFF, Single-Supply ICSP disabled
   541                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   542                           ;	ICPRT = OFF, ICPORT disabled
   543                           ;	Extended Instruction Set Enable bit
   544                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   545                           ;	Background Debugger Enable bit
   546                           ;	DEBUG = 0x1, unprogrammed default
   547   300006                     	org	3145734
   548   300006  80                 	db	128
   549                           
   550                           ; Padding undefined space
   551   300007                     	org	3145735
   552   300007  FF                 	db	255
   553                           
   554                           ;Config register CONFIG5L @ 0x300008
   555                           ;	Code Protection bit
   556                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   557                           ;	Code Protection bit
   558                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   559                           ;	Code Protection bit
   560                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   561                           ;	Code Protection bit
   562                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   563   300008                     	org	3145736
   564   300008  0F                 	db	15
   565                           
   566                           ;Config register CONFIG5H @ 0x300009
   567                           ;	Boot Block Code Protection bit
   568                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   569                           ;	Data EEPROM Code Protection bit
   570                           ;	CPD = OFF, Data EEPROM is not code-protected
   571   300009                     	org	3145737
   572   300009  C0                 	db	192
   573                           
   574                           ;Config register CONFIG6L @ 0x30000A
   575                           ;	Write Protection bit
   576                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   577                           ;	Write Protection bit
   578                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   579                           ;	Write Protection bit
   580                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   581                           ;	Write Protection bit
   582                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   583   30000A                     	org	3145738
   584   30000A  0F                 	db	15
   585                           
   586                           ;Config register CONFIG6H @ 0x30000B
   587                           ;	Configuration Register Write Protection bit
   588                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   589                           ;	Boot Block Write Protection bit
   590                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   591                           ;	Data EEPROM Write Protection bit
   592                           ;	WRTD = OFF, Data EEPROM is not write-protected
   593   30000B                     	org	3145739
   594   30000B  E0                 	db	224
   595                           
   596                           ;Config register CONFIG7L @ 0x30000C
   597                           ;	Table Read Protection bit
   598                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   599                           ;	Table Read Protection bit
   600                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   601                           ;	Table Read Protection bit
   602                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   603                           ;	Table Read Protection bit
   604                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   605   30000C                     	org	3145740
   606   30000C  0F                 	db	15
   607                           
   608                           ;Config register CONFIG7H @ 0x30000D
   609                           ;	Boot Block Table Read Protection bit
   610                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   611   30000D                     	org	3145741
   612   30000D  40                 	db	64
   613                           tosu	equ	0xFFF
   614                           tosh	equ	0xFFE
   615                           tosl	equ	0xFFD
   616                           stkptr	equ	0xFFC
   617                           pclatu	equ	0xFFB
   618                           pclath	equ	0xFFA
   619                           pcl	equ	0xFF9
   620                           tblptru	equ	0xFF8
   621                           tblptrh	equ	0xFF7
   622                           tblptrl	equ	0xFF6
   623                           tablat	equ	0xFF5
   624                           prodh	equ	0xFF4
   625                           prodl	equ	0xFF3
   626                           indf0	equ	0xFEF
   627                           postinc0	equ	0xFEE
   628                           postdec0	equ	0xFED
   629                           preinc0	equ	0xFEC
   630                           plusw0	equ	0xFEB
   631                           fsr0h	equ	0xFEA
   632                           fsr0l	equ	0xFE9
   633                           wreg	equ	0xFE8
   634                           indf1	equ	0xFE7
   635                           postinc1	equ	0xFE6
   636                           postdec1	equ	0xFE5
   637                           preinc1	equ	0xFE4
   638                           plusw1	equ	0xFE3
   639                           fsr1h	equ	0xFE2
   640                           fsr1l	equ	0xFE1
   641                           bsr	equ	0xFE0
   642                           indf2	equ	0xFDF
   643                           postinc2	equ	0xFDE
   644                           postdec2	equ	0xFDD
   645                           preinc2	equ	0xFDC
   646                           plusw2	equ	0xFDB
   647                           fsr2h	equ	0xFDA
   648                           fsr2l	equ	0xFD9
   649                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      6       6
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    _main->_MSdelay

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0      94
                            _MSdelay
 ---------------------------------------------------------------------------------
 (1) _MSdelay                                              6     4      2      94
                                              0 COMRAM     6     4      2
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _MSdelay

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMRAM           95      0       0      0.0%
BITBANK0           160      0       0      0.0%
BITBANK1           256      0       0      0.0%
BITBANK2           256      0       0      0.0%
BITBANK3           256      0       0      0.0%
BITBANK4           256      0       0      0.0%
BITBANK5           256      0       0      0.0%
BITBANK6           256      0       0      0.0%
BITBANK7           256      0       0      0.0%
BITBIGSFRh         118      0       0      0.0%
BITBIGSFRl          41      0       0      0.0%
COMRAM              95      6       6      6.3%
BANK0              160      0       0      0.0%
BANK1              256      0       0      0.0%
BANK2              256      0       0      0.0%
BANK3              256      0       0      0.0%
BANK4              256      0       0      0.0%
BANK5              256      0       0      0.0%
BANK6              256      0       0      0.0%
BANK7              256      0       0      0.0%
BIGRAM            2047      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       6      0.0%


Microchip Technology PIC18 Macro Assembler V3.00 build 20241204225717 
Symbol Table                                                                                   Sun Nov  2 01:54:48 2025

                     l20 084A                       u30 0830                       u31 082C  
                     u40 084A                       u41 0846                      l740 0802  
                    l750 081A                      l742 080E                      l752 0830  
                    l760 0852                      l754 0834                      l770 0866  
                    l762 0854                      l748 0816                      l772 0868  
                    l764 0856                      l756 084C                      l774 086A  
                    l766 0858                      l758 0850                      l768 085A  
                   _LATA 0F89                     _LATB 0F8A                     _LATD 0F8C  
                   _main 084C                     start 7FFC          __end_of_MSdelay 084C  
           ___param_bank 0000                    ?_main 0001                    _TRISB 0F93  
                  _TRISD 0F95                    status 0FD8          __initialization 087E  
           __end_of_main 087E                   ??_main 0007            __activetblptr 0000  
              ??_MSdelay 0003                   _OSCCON 0FD3                   isa$std 0001  
           __mediumconst 0800               __accesstop 0060  __end_of__initialization 087E  
          ___rparam_used 0001           __pcstackCOMRAM 0001                  _MSdelay 0802  
                __Hparam 0000                  __Lparam 0000             __psmallconst 0800  
                __pcinit 087E                  __ramtop 0800                  __ptext0 084C  
                __ptext1 0802     end_of_initialization 087E      start_initialization 087E  
               ?_MSdelay 0001              __smallconst 0800                 MSdelay@i 0003  
               MSdelay@j 0005                 __Hrparam 0000                 __Lrparam 0000  
             MSdelay@val 0001                 isa$xinst 0000  
