<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: crc_control_tb</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_crc_control_tb'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_crc_control_tb')">crc_control_tb</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod8.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod8.html#Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod8.html#Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod8.html#Assert" >100.00</a></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/tb/iso14443_3a/crc_control_tb.sv')">/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/tb/iso14443_3a/crc_control_tb.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod8.html#inst_tag_8"  onclick="showContent('inst_tag_8')">crc_control_tb</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod8.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod8.html#Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod8.html#Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod8.html#Assert" >100.00</a></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_crc_control_tb'>
<hr>
<a name="inst_tag_8"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_8" >crc_control_tb</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod8.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod8.html#Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod8.html#Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod8.html#Assert" >100.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.73</td>
<td class="s9 cl rt"> 95.92</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 94.40</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 93.33</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<span class=inst>none</span>
<br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod14.html#inst_tag_14" id="tag_urg_inst_14">clock_source_inst</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod15.html#inst_tag_15" id="tag_urg_inst_15">dut</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2.html#inst_tag_2" id="tag_urg_inst_2">rx_iface</a></td>
<td class="s6 cl rt"> 69.52</td>
<td class="s6 cl rt"> 65.22</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3.html#inst_tag_3" id="tag_urg_inst_3">tx_iface</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_crc_control_tb'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod8.html" >crc_control_tb</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>140</td><td>140</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>92</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>105</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>134</td><td>125</td><td>125</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
91                          task add_rx_data (ByteTransType byte_trans, inout int timeout, input corrupt_random_bit=1'b0);
92         1/1                  automatic RxTransType   bit_trans       = new (byte_trans.convert_to_bit_queue);
93         1/1                  automatic int           corrupt_bit_idx = $urandom_range(bit_trans.size()-1);
94                      
95         1/1                  if (corrupt_random_bit) begin
96         1/1                      bit_trans.data[corrupt_bit_idx] = !bit_trans.data[corrupt_bit_idx];
97                              end
                        MISSING_ELSE
98                      
99         1/1                  timeout += rx_driver.calculate_send_time(bit_trans);
100        1/1                  rx_send_queue.push_back(bit_trans);
101                         endtask
102                     
103                         // we need a task to send tx data, since we need to fire the fdt
104                         task send_tx_data (ByteTransType byte_trans, logic fire_fdt=1'b1);
105        1/1                  automatic TxTransType trans = new(byte_trans.convert_to_bit_queue);
106        1/1                  tx_send_queue.push_back(trans);
107                     
108        1/1                  if (fire_fdt) begin
109                                 // fire FDT once data is ready to send
110        1/1                      wait(tx_iface.data_valid) begin end
111        1/1                      @(posedge clk) begin end
112        1/1                      fdt_trigger &lt;= 1'b1;
113        1/1                      @(posedge clk) begin end
114        1/1                      fdt_trigger &lt;= 1'b0;
115                             end
                        MISSING_ELSE
116                     
117                             // wait for the data to have been sent
118        1/1                  tx_source_driver.wait_for_idle();   // guaranteed to go idle due to internal timeout
119                         endtask
120                     
121                         // --------------------------------------------------------------
122                         // Test stimulus
123                         // --------------------------------------------------------------
124                         logic           check_rx_crc_ok;
125                         logic           expect_rx_crc_ok;
126                         logic           check_tx_crc;
127                         logic [15:0]    expected_crc;
128                         logic           check_crc_stable;
129                     
130                         initial begin: testStimulus
131                             automatic ByteTransType byte_trans;
132                             automatic int           timeout;
133                     
134        1/1                  rx_driver           = new(rx_iface);
135        1/1                  tx_source_driver    = new(tx_iface);
136        1/1                  tx_sink_driver      = new(tx_iface);
137                     
138        1/1                  rx_send_queue       = '{};
139        1/1                  tx_send_queue       = '{};
140                     
141        1/1                  rx_driver.start(rx_send_queue);
142        1/1                  tx_source_driver.start(tx_send_queue);
143        1/1                  tx_sink_driver.start();
144                     
145        1/1                  check_tx_crc        = 1'b0;
146        1/1                  check_rx_crc_ok     = 1'b0;
147        1/1                  check_crc_stable    = 1'b0;
148                     
149        1/1                  tx_append_crc       = 1'b0;
150        1/1                  fdt_trigger         = 1'b0;
151                     
152                             // reset for 5 ticks
153        1/1                  rst_n &lt;= 1'b0;
154        2/2                  repeat (5) @(posedge clk) begin end
                        REPEAT_FALSE
155        1/1                  rst_n &lt;= 1'b1;
156        2/2                  repeat (5) @(posedge clk) begin end
                        REPEAT_FALSE
157                     
158                             // 1) rx_crc_ok after receiving:
159                             //  a) 8'h00, 8'h00, 8'hA0, 8'h1E   - given as an example in ISO/IEC 14443-3:2016 Annex B
160                             //  b) 8'h12, 8'h34, 8'h26, 8'hCF   - given as an example in ISO/IEC 14443-3:2016 Annex B
161                             //  c) 8'h63, 8'h63                 - inial CRC value for no data
162                     
163        1/1                  $display(&quot;Testing Rx with annex B examples&quot;);
164        1/1                  expect_rx_crc_ok    = 1'b1;
165        1/1                  check_rx_crc_ok     = 1'b1;
166        1/1                  check_tx_crc        = 1'b0;
167        1/1                  check_crc_stable    = 1'b0;
168                     
169        1/1                  timeout             = 0;
170                     
171        1/1                  byte_trans          = new('{8'h00, 8'h00, 8'hA0, 8'h1E});
172        1/1                  add_rx_data(byte_trans, timeout);
173                     
174        1/1                  byte_trans          = new('{8'h12, 8'h34, 8'h26, 8'hCF});
175        1/1                  add_rx_data(byte_trans, timeout);
176                     
177        1/1                  byte_trans          = new('{8'h63, 8'h63});
178        1/1                  add_rx_data(byte_trans, timeout);
179                     
180        1/1                  rx_driver.wait_for_idle(timeout + 100);
181        2/2                  repeat (5) @(posedge clk) begin end
                        REPEAT_FALSE
182                     
183                             // 2) rx_crc_ok after sending random messages with CRC
184                     
185        1/1                  $display(&quot;Testing random Rx with valid CRC&quot;);
186        1/1                  expect_rx_crc_ok    = 1'b1;
187        1/1                  check_rx_crc_ok     = 1'b1;
188        1/1                  check_tx_crc        = 1'b0;
189        1/1                  check_crc_stable    = 1'b0;
190                     
191        1/1                  timeout             = 0;
192                     
193        1/1                  repeat (1000) begin
194        1/1                      byte_trans = ByteTransType::new_random_transaction($urandom_range(0, 10));
195        1/1                      byte_trans.append_crc;
196        1/1                      add_rx_data(byte_trans, timeout);
197                             end
                        REPEAT_FALSE
198        1/1                  rx_driver.wait_for_idle(timeout + 100);
199        2/2                  repeat (5) @(posedge clk) begin end
                        REPEAT_FALSE
200                     
201                             // 3) !rx_crc_ok after corrupting random bit in message
202                     
203        1/1                  $display(&quot;Testing random Rx with invalid CRC&quot;);
204        1/1                  expect_rx_crc_ok    = 1'b0;
205        1/1                  check_rx_crc_ok     = 1'b1;
206        1/1                  check_tx_crc        = 1'b0;
207        1/1                  check_crc_stable    = 1'b0;
208                     
209        1/1                  timeout             = 0;
210                     
211        1/1                  repeat (1000) begin
212        1/1                      byte_trans = new();
213        1/1                      byte_trans = ByteTransType::new_random_transaction($urandom_range(0, 10));
214        1/1                      byte_trans.append_crc;
215                     
216        1/1                      add_rx_data(byte_trans, timeout, 1'b1);
217                             end
                        REPEAT_FALSE
218                     
219        1/1                  rx_driver.wait_for_idle(timeout + 100);
220        2/2                  repeat (5) @(posedge clk) begin end
                        REPEAT_FALSE
221                     
222                             // 4) crc correct after sending:
223                             //  a) 8'h00, 8'h00                 - given as an example in ISO/IEC 14443-3:2016 Annex B
224                             //  b) 8'h12, 8'h34                 - given as an example in ISO/IEC 14443-3:2016 Annex B
225                     
226        1/1                  $display(&quot;Testing Tx with annex B examples&quot;);
227        1/1                  check_rx_crc_ok     = 1'b0;
228        1/1                  check_tx_crc        = 1'b1;
229        1/1                  tx_append_crc       = 1'b1;
230        1/1                  check_crc_stable    = 1'b0;
231                     
232        1/1                  byte_trans          = new('{8'h00, 8'h00});
233        1/1                  expected_crc        = 16'h1EA0;
234        1/1                  send_tx_data(byte_trans);
235                     
236        1/1                  byte_trans          = new('{8'h12, 8'h34});
237        1/1                  expected_crc        = 16'hCF26;
238        1/1                  send_tx_data(byte_trans);
239                     
240                             // 5) crc correct after sending random messages
241                     
242        1/1                  $display(&quot;Testing random Tx&quot;);
243        1/1                  check_rx_crc_ok     = 1'b0;
244        1/1                  check_tx_crc        = 1'b1;
245        1/1                  tx_append_crc       = 1'b1;
246        1/1                  check_crc_stable    = 1'b0;
247                     
248        1/1                  repeat (1000) begin
249        1/1                      byte_trans = ByteTransType::new_random_transaction($urandom_range(1, 10));
250                     
251        1/1                      expected_crc        = byte_trans.calculate_crc;
252        1/1                      send_tx_data(byte_trans);
253        2/2                      repeat (5) @(posedge clk) begin end
254                             end
                        REPEAT_FALSE
255                     
256                             // 6) crc remains stable after sending, if:
257                             //  a) fdt_trigger doesn't fire
258                             //  b) tx_append_crc is not asserted at the time of fdt_trigger
259                             //  c) tx_iface.data_valid is not asserted at the time of fdt_trigger
260                     
261        1/1                  $display(&quot;Testing CRC remains stable during Tx if various conditions don't occur&quot;);
262                     
263                             // note: if we are in Tx mode then even if we don't trigger the start of a new CRC
264                             //       for any of the above reasons, we'll continue modifying the CRC when each
265                             //       tx data bit goes through. (except in case b). So enter rx mode here first
266                     
267                             // enter rx mode
268        1/1                  check_rx_crc_ok     = 1'b0;
269        1/1                  check_tx_crc        = 1'b0;
270        1/1                  byte_trans = ByteTransType::new_random_transaction(1);
271        1/1                  timeout             = 0;
272        1/1                  add_rx_data(byte_trans, timeout);
273        1/1                  rx_driver.wait_for_idle(timeout + 100);
274                     
275        1/1                  check_rx_crc_ok     = 1'b0;
276        1/1                  check_tx_crc        = 1'b0;
277        1/1                  tx_append_crc       = 1'b0;
278        1/1                  check_crc_stable    = 1'b1;
279                     
280                             // check case a) fdt_trigger doesn't fire
281                             // Note: the data sends because the sink doesn't wait for fdt trigger
282                             //       but the dut shouldn't calculate the CRC
283        1/1                  byte_trans = ByteTransType::new_random_transaction($urandom_range(0, 10));
284        1/1                  tx_append_crc       = 1'b1;         // tx_append_crc is 1
285        1/1                  send_tx_data(byte_trans,            // data_valid is 1
286                                          1'b0);                 // no fdt
287                     
288                     
289                             //  check case b) tx_append_crc is not asserted at the time of fdt_trigger
290        1/1                  tx_append_crc       = 1'b0;         // tx_append_crc is 0
291        1/1                  send_tx_data(byte_trans);           // data_valid is 1, fdt_trigger fires
292                     
293                             //  check case c) tx_iface.data_valid is not asserted at the time of fdt_trigger
294        1/1                  tx_append_crc       = 1'b1;         // tx_append_crc is 1
295        1/1                  @(posedge clk) begin end
296        1/1                  fdt_trigger         &lt;= 1'b1;        // fdt trigger fires, but data_valid is low
297        1/1                  @(posedge clk) begin end
298        1/1                  fdt_trigger         &lt;= 1'b0;
299        1/1                  send_tx_data(byte_trans,            // data gets sent but
300                                          1'b0);                 // fdt_trigger has already fired
301                     
302                             // stop checking the crc is stable now
303        1/1                  check_crc_stable    = 1'b0;
304                     
305                             // 7) Rx followed by Tx to emulate Rx + reply
306                     
307        1/1                  $display(&quot;Testing random Rx followed by Tx&quot;);
308        1/1                  check_rx_crc_ok     = 1'b1;
309        1/1                  expect_rx_crc_ok    = 1'b1;
310        1/1                  check_tx_crc        = 1'b1;
311        1/1                  tx_append_crc       = 1'b1;
312        1/1                  check_crc_stable    = 1'b0;
313                     
314        1/1                  repeat (1000) begin
315                                 begin // rx block
316        1/1                          byte_trans = ByteTransType::new_random_transaction($urandom_range(0, 10));
317        1/1                          byte_trans.append_crc;
318        1/1                          timeout     = 0;
319        1/1                          add_rx_data(byte_trans, timeout);
320        1/1                          rx_driver.wait_for_idle(timeout + 100);
321                                 end
322                                 begin // tx block
323        1/1                          byte_trans      = ByteTransType::new_random_transaction($urandom_range(1, 10));
324        1/1                          expected_crc    = byte_trans.calculate_crc;
325                     
326        1/1                          send_tx_data(byte_trans);
327                                 end
328                             end
                        REPEAT_FALSE
329                     
330                             // assert reset for toggle coverage
331        1/1                  rst_n &lt;= 1'b0;
332        2/2                  repeat (5) @(posedge clk) begin end
                        REPEAT_FALSE
333        1/1                  $stop;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod8.html" >crc_control_tb</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       353
 EXPRESSION (crc_control_tb.rx_iface.soc || fdt_trigger)
             -------------1-------------    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod8.html" >crc_control_tb</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">13</td>
<td class="rt">13</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">86</td>
<td class="rt">86</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">43</td>
<td class="rt">43</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">43</td>
<td class="rt">43</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">13</td>
<td class="rt">13</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">86</td>
<td class="rt">86</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">43</td>
<td class="rt">43</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">43</td>
<td class="rt">43</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rx_crc_ok</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>tx_append_crc</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>fdt_trigger</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>crc[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>check_rx_crc_ok</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>expect_rx_crc_ok</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>check_tx_crc</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>expected_crc[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>check_crc_stable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_frame_start</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="Assert"></a>
Assert Coverage for Module : <a href="mod8.html" >crc_control_tb</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Attempted</th><th nowrap width=80>Percent</th><th nowrap width=80>Succeeded/Matched</th><th nowrap width=80>Percent</th></tr><tr>
<td class="wht cl"><a href="#955725292" >Assertions</a></td>
<td class="wht cl rt">6</td>
<td class="s10 cl rt">6</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">6</td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl"><a href="#2041282281" >Cover properties</a></td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><a href="#1495743986" >Cover sequences</a></td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><b>Total</b></td>
<td class="wht cl rt">6</td>
<td class="s10 cl rt">6</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">6</td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<br clear=all>
<a name="955725292"></a>
<b>Assertion Details</b><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">Name</td><td>Attempts</td><td>Real Successes</td><td>Failures</td><td>Incomplete</td></tr><tr>
<td class="wht cl"><a name="867064927"></a>
rxCrcOkAsExpected</td>
<td class="s9 cl rt">2615912</td>
<td class="s9 cl rt">3003</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="158699250"></a>
rxCrcOkIffCrc0</td>
<td class="s9 cl rt">2615912</td>
<td class="s9 cl rt">2615912</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="330342286"></a>
rxCrcOkStable</td>
<td class="s9 cl rt">2615912</td>
<td class="s9 cl rt">3004</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1679756025"></a>
txCrcOk</td>
<td class="s9 cl rt">2615912</td>
<td class="s9 cl rt">2002</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1652923064"></a>
txCrcStable</td>
<td class="s9 cl rt">2615912</td>
<td class="s9 cl rt">2004</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="816862470"></a>
txCrcStable2</td>
<td class="s9 cl rt">2615912</td>
<td class="s9 cl rt">1</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_8">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Assert">Assert</a>    </li>
  </ul>
  <ul name="tag_crc_control_tb">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Assert">Assert</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
