{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 22 20:49:25 2019 " "Info: Processing started: Sat Jun 22 20:49:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU_6bit -c CPU_6bit --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU_6bit -c CPU_6bit --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "GR0_3:GeneralRegister0_3\|R2\[0\]~latch " "Warning: Node \"GR0_3:GeneralRegister0_3\|R2\[0\]~latch\" is a latch" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GR0_3:GeneralRegister0_3\|R3\[0\]~latch " "Warning: Node \"GR0_3:GeneralRegister0_3\|R3\[0\]~latch\" is a latch" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GR0_3:GeneralRegister0_3\|R1\[0\]~latch " "Warning: Node \"GR0_3:GeneralRegister0_3\|R1\[0\]~latch\" is a latch" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GR0_3:GeneralRegister0_3\|R0\[0\]~latch " "Warning: Node \"GR0_3:GeneralRegister0_3\|R0\[0\]~latch\" is a latch" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GR0_3:GeneralRegister0_3\|R3\[1\]~latch " "Warning: Node \"GR0_3:GeneralRegister0_3\|R3\[1\]~latch\" is a latch" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GR0_3:GeneralRegister0_3\|R1\[1\]~latch " "Warning: Node \"GR0_3:GeneralRegister0_3\|R1\[1\]~latch\" is a latch" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GR0_3:GeneralRegister0_3\|R1\[5\]~latch " "Warning: Node \"GR0_3:GeneralRegister0_3\|R1\[5\]~latch\" is a latch" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GR0_3:GeneralRegister0_3\|R3\[5\]~latch " "Warning: Node \"GR0_3:GeneralRegister0_3\|R3\[5\]~latch\" is a latch" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GR0_3:GeneralRegister0_3\|R2\[1\]~latch " "Warning: Node \"GR0_3:GeneralRegister0_3\|R2\[1\]~latch\" is a latch" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GR0_3:GeneralRegister0_3\|R0\[1\]~latch " "Warning: Node \"GR0_3:GeneralRegister0_3\|R0\[1\]~latch\" is a latch" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GR0_3:GeneralRegister0_3\|R2\[5\]~latch " "Warning: Node \"GR0_3:GeneralRegister0_3\|R2\[5\]~latch\" is a latch" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GR0_3:GeneralRegister0_3\|R0\[5\]~latch " "Warning: Node \"GR0_3:GeneralRegister0_3\|R0\[5\]~latch\" is a latch" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GR0_3:GeneralRegister0_3\|R2\[4\]~latch " "Warning: Node \"GR0_3:GeneralRegister0_3\|R2\[4\]~latch\" is a latch" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GR0_3:GeneralRegister0_3\|R3\[4\]~latch " "Warning: Node \"GR0_3:GeneralRegister0_3\|R3\[4\]~latch\" is a latch" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GR0_3:GeneralRegister0_3\|R1\[4\]~latch " "Warning: Node \"GR0_3:GeneralRegister0_3\|R1\[4\]~latch\" is a latch" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GR0_3:GeneralRegister0_3\|R0\[4\]~latch " "Warning: Node \"GR0_3:GeneralRegister0_3\|R0\[4\]~latch\" is a latch" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GR0_3:GeneralRegister0_3\|R3\[2\]~latch " "Warning: Node \"GR0_3:GeneralRegister0_3\|R3\[2\]~latch\" is a latch" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GR0_3:GeneralRegister0_3\|R2\[2\]~latch " "Warning: Node \"GR0_3:GeneralRegister0_3\|R2\[2\]~latch\" is a latch" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GR0_3:GeneralRegister0_3\|R1\[3\]~latch " "Warning: Node \"GR0_3:GeneralRegister0_3\|R1\[3\]~latch\" is a latch" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GR0_3:GeneralRegister0_3\|R3\[3\]~latch " "Warning: Node \"GR0_3:GeneralRegister0_3\|R3\[3\]~latch\" is a latch" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GR0_3:GeneralRegister0_3\|R0\[2\]~latch " "Warning: Node \"GR0_3:GeneralRegister0_3\|R0\[2\]~latch\" is a latch" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GR0_3:GeneralRegister0_3\|R1\[2\]~latch " "Warning: Node \"GR0_3:GeneralRegister0_3\|R1\[2\]~latch\" is a latch" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GR0_3:GeneralRegister0_3\|R2\[3\]~latch " "Warning: Node \"GR0_3:GeneralRegister0_3\|R2\[3\]~latch\" is a latch" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GR0_3:GeneralRegister0_3\|R0\[3\]~latch " "Warning: Node \"GR0_3:GeneralRegister0_3\|R0\[3\]~latch\" is a latch" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "GR0_3:GeneralRegister0_3\|R1\[3\]~head_lut " "Warning: Node \"GR0_3:GeneralRegister0_3\|R1\[3\]~head_lut\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "GR0_3:GeneralRegister0_3\|Mux68~0 " "Warning: Node \"GR0_3:GeneralRegister0_3\|Mux68~0\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 19 -1 0 } } { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "GR0_3:GeneralRegister0_3\|R3\[3\]~head_lut " "Warning: Node \"GR0_3:GeneralRegister0_3\|R3\[3\]~head_lut\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "GR0_3:GeneralRegister0_3\|Mux80~0 " "Warning: Node \"GR0_3:GeneralRegister0_3\|Mux80~0\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 21 -1 0 } } { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "GR0_3:GeneralRegister0_3\|R2\[3\]~head_lut " "Warning: Node \"GR0_3:GeneralRegister0_3\|R2\[3\]~head_lut\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "GR0_3:GeneralRegister0_3\|Mux74~0 " "Warning: Node \"GR0_3:GeneralRegister0_3\|Mux74~0\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 20 -1 0 } } { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "GR0_3:GeneralRegister0_3\|R0\[3\]~head_lut " "Warning: Node \"GR0_3:GeneralRegister0_3\|R0\[3\]~head_lut\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "GR0_3:GeneralRegister0_3\|Mux62~0 " "Warning: Node \"GR0_3:GeneralRegister0_3\|Mux62~0\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 18 -1 0 } } { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "GR0_3:GeneralRegister0_3\|R3\[2\]~head_lut " "Warning: Node \"GR0_3:GeneralRegister0_3\|R3\[2\]~head_lut\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "GR0_3:GeneralRegister0_3\|Mux81~0 " "Warning: Node \"GR0_3:GeneralRegister0_3\|Mux81~0\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 21 -1 0 } } { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "GR0_3:GeneralRegister0_3\|R2\[2\]~head_lut " "Warning: Node \"GR0_3:GeneralRegister0_3\|R2\[2\]~head_lut\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "GR0_3:GeneralRegister0_3\|Mux75~0 " "Warning: Node \"GR0_3:GeneralRegister0_3\|Mux75~0\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 20 -1 0 } } { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "GR0_3:GeneralRegister0_3\|R0\[2\]~head_lut " "Warning: Node \"GR0_3:GeneralRegister0_3\|R0\[2\]~head_lut\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "GR0_3:GeneralRegister0_3\|Mux63~0 " "Warning: Node \"GR0_3:GeneralRegister0_3\|Mux63~0\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 18 -1 0 } } { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "GR0_3:GeneralRegister0_3\|R1\[2\]~head_lut " "Warning: Node \"GR0_3:GeneralRegister0_3\|R1\[2\]~head_lut\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "GR0_3:GeneralRegister0_3\|Mux69~0 " "Warning: Node \"GR0_3:GeneralRegister0_3\|Mux69~0\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 19 -1 0 } } { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "GR0_3:GeneralRegister0_3\|R2\[4\]~head_lut " "Warning: Node \"GR0_3:GeneralRegister0_3\|R2\[4\]~head_lut\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "GR0_3:GeneralRegister0_3\|Mux73~0 " "Warning: Node \"GR0_3:GeneralRegister0_3\|Mux73~0\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 20 -1 0 } } { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "GR0_3:GeneralRegister0_3\|R1\[4\]~head_lut " "Warning: Node \"GR0_3:GeneralRegister0_3\|R1\[4\]~head_lut\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "GR0_3:GeneralRegister0_3\|Mux67~0 " "Warning: Node \"GR0_3:GeneralRegister0_3\|Mux67~0\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 19 -1 0 } } { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "GR0_3:GeneralRegister0_3\|R0\[4\]~head_lut " "Warning: Node \"GR0_3:GeneralRegister0_3\|R0\[4\]~head_lut\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "GR0_3:GeneralRegister0_3\|Mux61~0 " "Warning: Node \"GR0_3:GeneralRegister0_3\|Mux61~0\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 18 -1 0 } } { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "GR0_3:GeneralRegister0_3\|R3\[4\]~head_lut " "Warning: Node \"GR0_3:GeneralRegister0_3\|R3\[4\]~head_lut\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "GR0_3:GeneralRegister0_3\|Mux79~0 " "Warning: Node \"GR0_3:GeneralRegister0_3\|Mux79~0\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 21 -1 0 } } { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "GR0_3:GeneralRegister0_3\|R1\[5\]~head_lut " "Warning: Node \"GR0_3:GeneralRegister0_3\|R1\[5\]~head_lut\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "GR0_3:GeneralRegister0_3\|Mux66~0 " "Warning: Node \"GR0_3:GeneralRegister0_3\|Mux66~0\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 19 -1 0 } } { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "GR0_3:GeneralRegister0_3\|R3\[5\]~head_lut " "Warning: Node \"GR0_3:GeneralRegister0_3\|R3\[5\]~head_lut\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "GR0_3:GeneralRegister0_3\|Mux78~0 " "Warning: Node \"GR0_3:GeneralRegister0_3\|Mux78~0\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 21 -1 0 } } { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "GR0_3:GeneralRegister0_3\|R2\[5\]~head_lut " "Warning: Node \"GR0_3:GeneralRegister0_3\|R2\[5\]~head_lut\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "GR0_3:GeneralRegister0_3\|Mux72~0 " "Warning: Node \"GR0_3:GeneralRegister0_3\|Mux72~0\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 20 -1 0 } } { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "GR0_3:GeneralRegister0_3\|R0\[5\]~head_lut " "Warning: Node \"GR0_3:GeneralRegister0_3\|R0\[5\]~head_lut\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "GR0_3:GeneralRegister0_3\|Mux60~0 " "Warning: Node \"GR0_3:GeneralRegister0_3\|Mux60~0\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 18 -1 0 } } { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "GR0_3:GeneralRegister0_3\|R3\[1\]~head_lut " "Warning: Node \"GR0_3:GeneralRegister0_3\|R3\[1\]~head_lut\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "GR0_3:GeneralRegister0_3\|Mux82~0 " "Warning: Node \"GR0_3:GeneralRegister0_3\|Mux82~0\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 21 -1 0 } } { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "GR0_3:GeneralRegister0_3\|R1\[1\]~head_lut " "Warning: Node \"GR0_3:GeneralRegister0_3\|R1\[1\]~head_lut\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "GR0_3:GeneralRegister0_3\|Mux70~0 " "Warning: Node \"GR0_3:GeneralRegister0_3\|Mux70~0\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 19 -1 0 } } { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "GR0_3:GeneralRegister0_3\|R0\[1\]~head_lut " "Warning: Node \"GR0_3:GeneralRegister0_3\|R0\[1\]~head_lut\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "GR0_3:GeneralRegister0_3\|Mux64~0 " "Warning: Node \"GR0_3:GeneralRegister0_3\|Mux64~0\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 18 -1 0 } } { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "GR0_3:GeneralRegister0_3\|R2\[1\]~head_lut " "Warning: Node \"GR0_3:GeneralRegister0_3\|R2\[1\]~head_lut\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "GR0_3:GeneralRegister0_3\|Mux76~0 " "Warning: Node \"GR0_3:GeneralRegister0_3\|Mux76~0\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 20 -1 0 } } { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "GR0_3:GeneralRegister0_3\|R2\[0\]~head_lut " "Warning: Node \"GR0_3:GeneralRegister0_3\|R2\[0\]~head_lut\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "GR0_3:GeneralRegister0_3\|Mux77~0 " "Warning: Node \"GR0_3:GeneralRegister0_3\|Mux77~0\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 20 -1 0 } } { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "GR0_3:GeneralRegister0_3\|R3\[0\]~head_lut " "Warning: Node \"GR0_3:GeneralRegister0_3\|R3\[0\]~head_lut\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "GR0_3:GeneralRegister0_3\|Mux83~0 " "Warning: Node \"GR0_3:GeneralRegister0_3\|Mux83~0\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 21 -1 0 } } { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "GR0_3:GeneralRegister0_3\|R1\[0\]~head_lut " "Warning: Node \"GR0_3:GeneralRegister0_3\|R1\[0\]~head_lut\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "GR0_3:GeneralRegister0_3\|Mux71~0 " "Warning: Node \"GR0_3:GeneralRegister0_3\|Mux71~0\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 19 -1 0 } } { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "GR0_3:GeneralRegister0_3\|R0\[0\]~head_lut " "Warning: Node \"GR0_3:GeneralRegister0_3\|R0\[0\]~head_lut\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "GR0_3:GeneralRegister0_3\|Mux65~0 " "Warning: Node \"GR0_3:GeneralRegister0_3\|Mux65~0\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 18 -1 0 } } { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "KEY\[1\] " "Info: Assuming node \"KEY\[1\]\" is an undefined clock" {  } { { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "KEY\[3\] " "Info: Assuming node \"KEY\[3\]\" is an undefined clock" {  } { { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "KEY\[1\] memory memory PM:ProgramMemory\|altsyncram:RAMTMP_rtl_0\|altsyncram_5se1:auto_generated\|ram_block1a0~porta_datain_reg0 PM:ProgramMemory\|altsyncram:RAMTMP_rtl_0\|altsyncram_5se1:auto_generated\|ram_block1a0~porta_memory_reg0 210.08 MHz Internal " "Info: Clock \"KEY\[1\]\" Internal fmax is restricted to 210.08 MHz between source memory \"PM:ProgramMemory\|altsyncram:RAMTMP_rtl_0\|altsyncram_5se1:auto_generated\|ram_block1a0~porta_datain_reg0\" and destination memory \"PM:ProgramMemory\|altsyncram:RAMTMP_rtl_0\|altsyncram_5se1:auto_generated\|ram_block1a0~porta_memory_reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.38 ns 2.38 ns 4.76 ns " "Info: fmax restricted to Clock High delay (2.38 ns) plus Clock Low delay (2.38 ns) : restricted to 4.76 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.645 ns + Longest memory memory " "Info: + Longest memory to memory delay is 2.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PM:ProgramMemory\|altsyncram:RAMTMP_rtl_0\|altsyncram_5se1:auto_generated\|ram_block1a0~porta_datain_reg0 1 MEM M4K_X52_Y10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y10; Fanout = 1; MEM Node = 'PM:ProgramMemory\|altsyncram:RAMTMP_rtl_0\|altsyncram_5se1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PM:ProgramMemory|altsyncram:RAMTMP_rtl_0|altsyncram_5se1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_5se1.tdf" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/db/altsyncram_5se1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.645 ns) 2.645 ns PM:ProgramMemory\|altsyncram:RAMTMP_rtl_0\|altsyncram_5se1:auto_generated\|ram_block1a0~porta_memory_reg0 2 MEM M4K_X52_Y10 0 " "Info: 2: + IC(0.000 ns) + CELL(2.645 ns) = 2.645 ns; Loc. = M4K_X52_Y10; Fanout = 0; MEM Node = 'PM:ProgramMemory\|altsyncram:RAMTMP_rtl_0\|altsyncram_5se1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { PM:ProgramMemory|altsyncram:RAMTMP_rtl_0|altsyncram_5se1:auto_generated|ram_block1a0~porta_datain_reg0 PM:ProgramMemory|altsyncram:RAMTMP_rtl_0|altsyncram_5se1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_5se1.tdf" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/db/altsyncram_5se1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.645 ns ( 100.00 % ) " "Info: Total cell delay = 2.645 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { PM:ProgramMemory|altsyncram:RAMTMP_rtl_0|altsyncram_5se1:auto_generated|ram_block1a0~porta_datain_reg0 PM:ProgramMemory|altsyncram:RAMTMP_rtl_0|altsyncram_5se1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { PM:ProgramMemory|altsyncram:RAMTMP_rtl_0|altsyncram_5se1:auto_generated|ram_block1a0~porta_datain_reg0 {} PM:ProgramMemory|altsyncram:RAMTMP_rtl_0|altsyncram_5se1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.645ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.025 ns - Smallest " "Info: - Smallest clock skew is -0.025 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[1\] destination 2.603 ns + Shortest memory " "Info: + Shortest clock path from clock \"KEY\[1\]\" to destination memory is 2.603 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[1\] 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'KEY\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.041 ns) + CELL(0.155 ns) 1.038 ns KEY\[1\]~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'KEY\[1\]~clk_delay_ctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.196 ns" { KEY[1] KEY[1]~clk_delay_ctrl } "NODE_NAME" } } { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.038 ns KEY\[1\]~clkctrl 3 COMB CLKCTRL_G4 32 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 32; COMB Node = 'KEY\[1\]~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { KEY[1]~clk_delay_ctrl KEY[1]~clkctrl } "NODE_NAME" } } { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.635 ns) 2.603 ns PM:ProgramMemory\|altsyncram:RAMTMP_rtl_0\|altsyncram_5se1:auto_generated\|ram_block1a0~porta_memory_reg0 4 MEM M4K_X52_Y10 0 " "Info: 4: + IC(0.930 ns) + CELL(0.635 ns) = 2.603 ns; Loc. = M4K_X52_Y10; Fanout = 0; MEM Node = 'PM:ProgramMemory\|altsyncram:RAMTMP_rtl_0\|altsyncram_5se1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { KEY[1]~clkctrl PM:ProgramMemory|altsyncram:RAMTMP_rtl_0|altsyncram_5se1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_5se1.tdf" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/db/altsyncram_5se1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.632 ns ( 62.70 % ) " "Info: Total cell delay = 1.632 ns ( 62.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.971 ns ( 37.30 % ) " "Info: Total interconnect delay = 0.971 ns ( 37.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.603 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl PM:ProgramMemory|altsyncram:RAMTMP_rtl_0|altsyncram_5se1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.603 ns" { KEY[1] {} KEY[1]~combout {} KEY[1]~clk_delay_ctrl {} KEY[1]~clkctrl {} PM:ProgramMemory|altsyncram:RAMTMP_rtl_0|altsyncram_5se1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.041ns 0.000ns 0.930ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.635ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[1\] source 2.628 ns - Longest memory " "Info: - Longest clock path from clock \"KEY\[1\]\" to source memory is 2.628 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[1\] 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'KEY\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.041 ns) + CELL(0.155 ns) 1.038 ns KEY\[1\]~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'KEY\[1\]~clk_delay_ctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.196 ns" { KEY[1] KEY[1]~clk_delay_ctrl } "NODE_NAME" } } { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.038 ns KEY\[1\]~clkctrl 3 COMB CLKCTRL_G4 32 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 32; COMB Node = 'KEY\[1\]~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { KEY[1]~clk_delay_ctrl KEY[1]~clkctrl } "NODE_NAME" } } { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.660 ns) 2.628 ns PM:ProgramMemory\|altsyncram:RAMTMP_rtl_0\|altsyncram_5se1:auto_generated\|ram_block1a0~porta_datain_reg0 4 MEM M4K_X52_Y10 1 " "Info: 4: + IC(0.930 ns) + CELL(0.660 ns) = 2.628 ns; Loc. = M4K_X52_Y10; Fanout = 1; MEM Node = 'PM:ProgramMemory\|altsyncram:RAMTMP_rtl_0\|altsyncram_5se1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { KEY[1]~clkctrl PM:ProgramMemory|altsyncram:RAMTMP_rtl_0|altsyncram_5se1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_5se1.tdf" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/db/altsyncram_5se1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.657 ns ( 63.05 % ) " "Info: Total cell delay = 1.657 ns ( 63.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.971 ns ( 36.95 % ) " "Info: Total interconnect delay = 0.971 ns ( 36.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl PM:ProgramMemory|altsyncram:RAMTMP_rtl_0|altsyncram_5se1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { KEY[1] {} KEY[1]~combout {} KEY[1]~clk_delay_ctrl {} KEY[1]~clkctrl {} PM:ProgramMemory|altsyncram:RAMTMP_rtl_0|altsyncram_5se1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.041ns 0.000ns 0.930ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.660ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.603 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl PM:ProgramMemory|altsyncram:RAMTMP_rtl_0|altsyncram_5se1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.603 ns" { KEY[1] {} KEY[1]~combout {} KEY[1]~clk_delay_ctrl {} KEY[1]~clkctrl {} PM:ProgramMemory|altsyncram:RAMTMP_rtl_0|altsyncram_5se1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.041ns 0.000ns 0.930ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.635ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl PM:ProgramMemory|altsyncram:RAMTMP_rtl_0|altsyncram_5se1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { KEY[1] {} KEY[1]~combout {} KEY[1]~clk_delay_ctrl {} KEY[1]~clkctrl {} PM:ProgramMemory|altsyncram:RAMTMP_rtl_0|altsyncram_5se1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.041ns 0.000ns 0.930ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_5se1.tdf" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/db/altsyncram_5se1.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_5se1.tdf" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/db/altsyncram_5se1.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { PM:ProgramMemory|altsyncram:RAMTMP_rtl_0|altsyncram_5se1:auto_generated|ram_block1a0~porta_datain_reg0 PM:ProgramMemory|altsyncram:RAMTMP_rtl_0|altsyncram_5se1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { PM:ProgramMemory|altsyncram:RAMTMP_rtl_0|altsyncram_5se1:auto_generated|ram_block1a0~porta_datain_reg0 {} PM:ProgramMemory|altsyncram:RAMTMP_rtl_0|altsyncram_5se1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.645ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.603 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl PM:ProgramMemory|altsyncram:RAMTMP_rtl_0|altsyncram_5se1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.603 ns" { KEY[1] {} KEY[1]~combout {} KEY[1]~clk_delay_ctrl {} KEY[1]~clkctrl {} PM:ProgramMemory|altsyncram:RAMTMP_rtl_0|altsyncram_5se1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.041ns 0.000ns 0.930ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.635ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl PM:ProgramMemory|altsyncram:RAMTMP_rtl_0|altsyncram_5se1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { KEY[1] {} KEY[1]~combout {} KEY[1]~clk_delay_ctrl {} KEY[1]~clkctrl {} PM:ProgramMemory|altsyncram:RAMTMP_rtl_0|altsyncram_5se1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.041ns 0.000ns 0.930ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.660ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PM:ProgramMemory|altsyncram:RAMTMP_rtl_0|altsyncram_5se1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { PM:ProgramMemory|altsyncram:RAMTMP_rtl_0|altsyncram_5se1:auto_generated|ram_block1a0~porta_memory_reg0 {} } {  } {  } "" } } { "db/altsyncram_5se1.tdf" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/db/altsyncram_5se1.tdf" 38 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "KEY\[3\] register IR:InstructionRegister\|d\[7\] register GR0_3:GeneralRegister0_3\|R3\[5\]~latch 131.44 MHz 7.608 ns Internal " "Info: Clock \"KEY\[3\]\" has Internal fmax of 131.44 MHz between source register \"IR:InstructionRegister\|d\[7\]\" and destination register \"GR0_3:GeneralRegister0_3\|R3\[5\]~latch\" (period= 7.608 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.606 ns + Longest register register " "Info: + Longest register to register delay is 2.606 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IR:InstructionRegister\|d\[7\] 1 REG LCFF_X49_Y16_N21 85 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y16_N21; Fanout = 85; REG Node = 'IR:InstructionRegister\|d\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR:InstructionRegister|d[7] } "NODE_NAME" } } { "IR.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/IR.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.062 ns) 2.062 ns GR0_3:GeneralRegister0_3\|Mux78~0 2 COMB LOOP LCCOMB_X48_Y16_N20 2 " "Info: 2: + IC(0.000 ns) + CELL(2.062 ns) = 2.062 ns; Loc. = LCCOMB_X48_Y16_N20; Fanout = 2; COMB LOOP Node = 'GR0_3:GeneralRegister0_3\|Mux78~0'" { { "Info" "ITDB_PART_OF_SCC" "GR0_3:GeneralRegister0_3\|R3\[5\]~head_lut LCCOMB_X48_Y16_N28 " "Info: Loc. = LCCOMB_X48_Y16_N28; Node \"GR0_3:GeneralRegister0_3\|R3\[5\]~head_lut\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GR0_3:GeneralRegister0_3|R3[5]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "GR0_3:GeneralRegister0_3\|Mux78~0 LCCOMB_X48_Y16_N20 " "Info: Loc. = LCCOMB_X48_Y16_N20; Node \"GR0_3:GeneralRegister0_3\|Mux78~0\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GR0_3:GeneralRegister0_3|Mux78~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GR0_3:GeneralRegister0_3|R3[5]~head_lut } "NODE_NAME" } } { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GR0_3:GeneralRegister0_3|Mux78~0 } "NODE_NAME" } } { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.062 ns" { IR:InstructionRegister|d[7] GR0_3:GeneralRegister0_3|Mux78~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.271 ns) 2.606 ns GR0_3:GeneralRegister0_3\|R3\[5\]~latch 3 REG LCCOMB_X48_Y16_N6 4 " "Info: 3: + IC(0.273 ns) + CELL(0.271 ns) = 2.606 ns; Loc. = LCCOMB_X48_Y16_N6; Fanout = 4; REG Node = 'GR0_3:GeneralRegister0_3\|R3\[5\]~latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.544 ns" { GR0_3:GeneralRegister0_3|Mux78~0 GR0_3:GeneralRegister0_3|R3[5]~latch } "NODE_NAME" } } { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.333 ns ( 89.52 % ) " "Info: Total cell delay = 2.333 ns ( 89.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.273 ns ( 10.48 % ) " "Info: Total interconnect delay = 0.273 ns ( 10.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.606 ns" { IR:InstructionRegister|d[7] GR0_3:GeneralRegister0_3|Mux78~0 GR0_3:GeneralRegister0_3|R3[5]~latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.606 ns" { IR:InstructionRegister|d[7] {} GR0_3:GeneralRegister0_3|Mux78~0 {} GR0_3:GeneralRegister0_3|R3[5]~latch {} } { 0.000ns 0.000ns 0.273ns } { 0.000ns 2.062ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.077 ns - Smallest " "Info: - Smallest clock skew is -0.077 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[3\] destination 2.636 ns + Shortest register " "Info: + Shortest clock path from clock \"KEY\[3\]\" to destination register is 2.636 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[3\] 1 CLK PIN_W26 94 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 94; CLK Node = 'KEY\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.091 ns) + CELL(0.155 ns) 1.108 ns KEY\[3\]~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G7 1 " "Info: 2: + IC(0.091 ns) + CELL(0.155 ns) = 1.108 ns; Loc. = CLKDELAYCTRL_G7; Fanout = 1; COMB Node = 'KEY\[3\]~clk_delay_ctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { KEY[3] KEY[3]~clk_delay_ctrl } "NODE_NAME" } } { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.108 ns KEY\[3\]~clkctrl 3 COMB CLKCTRL_G7 122 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.108 ns; Loc. = CLKCTRL_G7; Fanout = 122; COMB Node = 'KEY\[3\]~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { KEY[3]~clk_delay_ctrl KEY[3]~clkctrl } "NODE_NAME" } } { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.378 ns) + CELL(0.150 ns) 2.636 ns GR0_3:GeneralRegister0_3\|R3\[5\]~latch 4 REG LCCOMB_X48_Y16_N6 4 " "Info: 4: + IC(1.378 ns) + CELL(0.150 ns) = 2.636 ns; Loc. = LCCOMB_X48_Y16_N6; Fanout = 4; REG Node = 'GR0_3:GeneralRegister0_3\|R3\[5\]~latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { KEY[3]~clkctrl GR0_3:GeneralRegister0_3|R3[5]~latch } "NODE_NAME" } } { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.167 ns ( 44.27 % ) " "Info: Total cell delay = 1.167 ns ( 44.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.469 ns ( 55.73 % ) " "Info: Total interconnect delay = 1.469 ns ( 55.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.636 ns" { KEY[3] KEY[3]~clk_delay_ctrl KEY[3]~clkctrl GR0_3:GeneralRegister0_3|R3[5]~latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.636 ns" { KEY[3] {} KEY[3]~combout {} KEY[3]~clk_delay_ctrl {} KEY[3]~clkctrl {} GR0_3:GeneralRegister0_3|R3[5]~latch {} } { 0.000ns 0.000ns 0.091ns 0.000ns 1.378ns } { 0.000ns 0.862ns 0.155ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[3\] source 2.713 ns - Longest register " "Info: - Longest clock path from clock \"KEY\[3\]\" to source register is 2.713 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[3\] 1 CLK PIN_W26 94 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 94; CLK Node = 'KEY\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.091 ns) + CELL(0.155 ns) 1.108 ns KEY\[3\]~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G7 1 " "Info: 2: + IC(0.091 ns) + CELL(0.155 ns) = 1.108 ns; Loc. = CLKDELAYCTRL_G7; Fanout = 1; COMB Node = 'KEY\[3\]~clk_delay_ctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { KEY[3] KEY[3]~clk_delay_ctrl } "NODE_NAME" } } { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.108 ns KEY\[3\]~clkctrl 3 COMB CLKCTRL_G7 122 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.108 ns; Loc. = CLKCTRL_G7; Fanout = 122; COMB Node = 'KEY\[3\]~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { KEY[3]~clk_delay_ctrl KEY[3]~clkctrl } "NODE_NAME" } } { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.068 ns) + CELL(0.537 ns) 2.713 ns IR:InstructionRegister\|d\[7\] 4 REG LCFF_X49_Y16_N21 85 " "Info: 4: + IC(1.068 ns) + CELL(0.537 ns) = 2.713 ns; Loc. = LCFF_X49_Y16_N21; Fanout = 85; REG Node = 'IR:InstructionRegister\|d\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { KEY[3]~clkctrl IR:InstructionRegister|d[7] } "NODE_NAME" } } { "IR.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/IR.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.554 ns ( 57.28 % ) " "Info: Total cell delay = 1.554 ns ( 57.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.159 ns ( 42.72 % ) " "Info: Total interconnect delay = 1.159 ns ( 42.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.713 ns" { KEY[3] KEY[3]~clk_delay_ctrl KEY[3]~clkctrl IR:InstructionRegister|d[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.713 ns" { KEY[3] {} KEY[3]~combout {} KEY[3]~clk_delay_ctrl {} KEY[3]~clkctrl {} IR:InstructionRegister|d[7] {} } { 0.000ns 0.000ns 0.091ns 0.000ns 1.068ns } { 0.000ns 0.862ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.636 ns" { KEY[3] KEY[3]~clk_delay_ctrl KEY[3]~clkctrl GR0_3:GeneralRegister0_3|R3[5]~latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.636 ns" { KEY[3] {} KEY[3]~combout {} KEY[3]~clk_delay_ctrl {} KEY[3]~clkctrl {} GR0_3:GeneralRegister0_3|R3[5]~latch {} } { 0.000ns 0.000ns 0.091ns 0.000ns 1.378ns } { 0.000ns 0.862ns 0.155ns 0.000ns 0.150ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.713 ns" { KEY[3] KEY[3]~clk_delay_ctrl KEY[3]~clkctrl IR:InstructionRegister|d[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.713 ns" { KEY[3] {} KEY[3]~combout {} KEY[3]~clk_delay_ctrl {} KEY[3]~clkctrl {} IR:InstructionRegister|d[7] {} } { 0.000ns 0.000ns 0.091ns 0.000ns 1.068ns } { 0.000ns 0.862ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "IR.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/IR.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.871 ns + " "Info: + Micro setup delay of destination is 0.871 ns" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "IR.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/IR.vhd" 20 -1 0 } } { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 21 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.606 ns" { IR:InstructionRegister|d[7] GR0_3:GeneralRegister0_3|Mux78~0 GR0_3:GeneralRegister0_3|R3[5]~latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.606 ns" { IR:InstructionRegister|d[7] {} GR0_3:GeneralRegister0_3|Mux78~0 {} GR0_3:GeneralRegister0_3|R3[5]~latch {} } { 0.000ns 0.000ns 0.273ns } { 0.000ns 2.062ns 0.271ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.636 ns" { KEY[3] KEY[3]~clk_delay_ctrl KEY[3]~clkctrl GR0_3:GeneralRegister0_3|R3[5]~latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.636 ns" { KEY[3] {} KEY[3]~combout {} KEY[3]~clk_delay_ctrl {} KEY[3]~clkctrl {} GR0_3:GeneralRegister0_3|R3[5]~latch {} } { 0.000ns 0.000ns 0.091ns 0.000ns 1.378ns } { 0.000ns 0.862ns 0.155ns 0.000ns 0.150ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.713 ns" { KEY[3] KEY[3]~clk_delay_ctrl KEY[3]~clkctrl IR:InstructionRegister|d[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.713 ns" { KEY[3] {} KEY[3]~combout {} KEY[3]~clk_delay_ctrl {} KEY[3]~clkctrl {} IR:InstructionRegister|d[7] {} } { 0.000ns 0.000ns 0.091ns 0.000ns 1.068ns } { 0.000ns 0.862ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "GR0_3:GeneralRegister0_3\|QA\[4\] KEY\[3\] KEY\[3\] 7.390 ns register " "Info: tsu for register \"GR0_3:GeneralRegister0_3\|QA\[4\]\" (data pin = \"KEY\[3\]\", clock pin = \"KEY\[3\]\") is 7.390 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.105 ns + Longest pin register " "Info: + Longest pin to register delay is 10.105 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[3\] 1 CLK PIN_W26 94 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 94; CLK Node = 'KEY\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.442 ns) 7.304 ns GR0_3:GeneralRegister0_3\|R1\[4\]~head_lut 2 COMB LOOP LCCOMB_X49_Y16_N10 3 " "Info: 2: + IC(0.000 ns) + CELL(6.442 ns) = 7.304 ns; Loc. = LCCOMB_X49_Y16_N10; Fanout = 3; COMB LOOP Node = 'GR0_3:GeneralRegister0_3\|R1\[4\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "GR0_3:GeneralRegister0_3\|R1\[4\]~head_lut LCCOMB_X49_Y16_N10 " "Info: Loc. = LCCOMB_X49_Y16_N10; Node \"GR0_3:GeneralRegister0_3\|R1\[4\]~head_lut\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GR0_3:GeneralRegister0_3|R1[4]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "GR0_3:GeneralRegister0_3\|Mux67~0 LCCOMB_X48_Y16_N30 " "Info: Loc. = LCCOMB_X48_Y16_N30; Node \"GR0_3:GeneralRegister0_3\|Mux67~0\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GR0_3:GeneralRegister0_3|Mux67~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GR0_3:GeneralRegister0_3|R1[4]~head_lut } "NODE_NAME" } } { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 19 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GR0_3:GeneralRegister0_3|Mux67~0 } "NODE_NAME" } } { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 78 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.442 ns" { KEY[3] GR0_3:GeneralRegister0_3|R1[4]~head_lut } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.961 ns) + CELL(0.437 ns) 8.702 ns GR0_3:GeneralRegister0_3\|Mux49~0 3 COMB LCCOMB_X49_Y16_N20 1 " "Info: 3: + IC(0.961 ns) + CELL(0.437 ns) = 8.702 ns; Loc. = LCCOMB_X49_Y16_N20; Fanout = 1; COMB Node = 'GR0_3:GeneralRegister0_3\|Mux49~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.398 ns" { GR0_3:GeneralRegister0_3|R1[4]~head_lut GR0_3:GeneralRegister0_3|Mux49~0 } "NODE_NAME" } } { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.048 ns) + CELL(0.271 ns) 10.021 ns GR0_3:GeneralRegister0_3\|Mux49~1 4 COMB LCCOMB_X49_Y17_N24 1 " "Info: 4: + IC(1.048 ns) + CELL(0.271 ns) = 10.021 ns; Loc. = LCCOMB_X49_Y17_N24; Fanout = 1; COMB Node = 'GR0_3:GeneralRegister0_3\|Mux49~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.319 ns" { GR0_3:GeneralRegister0_3|Mux49~0 GR0_3:GeneralRegister0_3|Mux49~1 } "NODE_NAME" } } { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 10.105 ns GR0_3:GeneralRegister0_3\|QA\[4\] 5 REG LCFF_X49_Y17_N25 2 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 10.105 ns; Loc. = LCFF_X49_Y17_N25; Fanout = 2; REG Node = 'GR0_3:GeneralRegister0_3\|QA\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { GR0_3:GeneralRegister0_3|Mux49~1 GR0_3:GeneralRegister0_3|QA[4] } "NODE_NAME" } } { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.096 ns ( 80.12 % ) " "Info: Total cell delay = 8.096 ns ( 80.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.009 ns ( 19.88 % ) " "Info: Total interconnect delay = 2.009 ns ( 19.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.105 ns" { KEY[3] GR0_3:GeneralRegister0_3|R1[4]~head_lut GR0_3:GeneralRegister0_3|Mux49~0 GR0_3:GeneralRegister0_3|Mux49~1 GR0_3:GeneralRegister0_3|QA[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.105 ns" { KEY[3] {} KEY[3]~combout {} GR0_3:GeneralRegister0_3|R1[4]~head_lut {} GR0_3:GeneralRegister0_3|Mux49~0 {} GR0_3:GeneralRegister0_3|Mux49~1 {} GR0_3:GeneralRegister0_3|QA[4] {} } { 0.000ns 0.000ns 0.000ns 0.961ns 1.048ns 0.000ns } { 0.000ns 0.862ns 6.442ns 0.437ns 0.271ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[3\] destination 2.679 ns - Shortest register " "Info: - Shortest clock path from clock \"KEY\[3\]\" to destination register is 2.679 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[3\] 1 CLK PIN_W26 94 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 94; CLK Node = 'KEY\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.091 ns) + CELL(0.155 ns) 1.108 ns KEY\[3\]~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G7 1 " "Info: 2: + IC(0.091 ns) + CELL(0.155 ns) = 1.108 ns; Loc. = CLKDELAYCTRL_G7; Fanout = 1; COMB Node = 'KEY\[3\]~clk_delay_ctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { KEY[3] KEY[3]~clk_delay_ctrl } "NODE_NAME" } } { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.108 ns KEY\[3\]~clkctrl 3 COMB CLKCTRL_G7 122 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.108 ns; Loc. = CLKCTRL_G7; Fanout = 122; COMB Node = 'KEY\[3\]~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { KEY[3]~clk_delay_ctrl KEY[3]~clkctrl } "NODE_NAME" } } { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.537 ns) 2.679 ns GR0_3:GeneralRegister0_3\|QA\[4\] 4 REG LCFF_X49_Y17_N25 2 " "Info: 4: + IC(1.034 ns) + CELL(0.537 ns) = 2.679 ns; Loc. = LCFF_X49_Y17_N25; Fanout = 2; REG Node = 'GR0_3:GeneralRegister0_3\|QA\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { KEY[3]~clkctrl GR0_3:GeneralRegister0_3|QA[4] } "NODE_NAME" } } { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.554 ns ( 58.01 % ) " "Info: Total cell delay = 1.554 ns ( 58.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.125 ns ( 41.99 % ) " "Info: Total interconnect delay = 1.125 ns ( 41.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { KEY[3] KEY[3]~clk_delay_ctrl KEY[3]~clkctrl GR0_3:GeneralRegister0_3|QA[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { KEY[3] {} KEY[3]~combout {} KEY[3]~clk_delay_ctrl {} KEY[3]~clkctrl {} GR0_3:GeneralRegister0_3|QA[4] {} } { 0.000ns 0.000ns 0.091ns 0.000ns 1.034ns } { 0.000ns 0.862ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.105 ns" { KEY[3] GR0_3:GeneralRegister0_3|R1[4]~head_lut GR0_3:GeneralRegister0_3|Mux49~0 GR0_3:GeneralRegister0_3|Mux49~1 GR0_3:GeneralRegister0_3|QA[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.105 ns" { KEY[3] {} KEY[3]~combout {} GR0_3:GeneralRegister0_3|R1[4]~head_lut {} GR0_3:GeneralRegister0_3|Mux49~0 {} GR0_3:GeneralRegister0_3|Mux49~1 {} GR0_3:GeneralRegister0_3|QA[4] {} } { 0.000ns 0.000ns 0.000ns 0.961ns 1.048ns 0.000ns } { 0.000ns 0.862ns 6.442ns 0.437ns 0.271ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { KEY[3] KEY[3]~clk_delay_ctrl KEY[3]~clkctrl GR0_3:GeneralRegister0_3|QA[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { KEY[3] {} KEY[3]~combout {} KEY[3]~clk_delay_ctrl {} KEY[3]~clkctrl {} GR0_3:GeneralRegister0_3|QA[4] {} } { 0.000ns 0.000ns 0.091ns 0.000ns 1.034ns } { 0.000ns 0.862ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "KEY\[3\] HEX6\[1\] GR0_3:GeneralRegister0_3\|QA\[0\] 11.677 ns register " "Info: tco from clock \"KEY\[3\]\" to destination pin \"HEX6\[1\]\" through register \"GR0_3:GeneralRegister0_3\|QA\[0\]\" is 11.677 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[3\] source 2.696 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[3\]\" to source register is 2.696 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[3\] 1 CLK PIN_W26 94 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 94; CLK Node = 'KEY\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.091 ns) + CELL(0.155 ns) 1.108 ns KEY\[3\]~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G7 1 " "Info: 2: + IC(0.091 ns) + CELL(0.155 ns) = 1.108 ns; Loc. = CLKDELAYCTRL_G7; Fanout = 1; COMB Node = 'KEY\[3\]~clk_delay_ctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { KEY[3] KEY[3]~clk_delay_ctrl } "NODE_NAME" } } { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.108 ns KEY\[3\]~clkctrl 3 COMB CLKCTRL_G7 122 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.108 ns; Loc. = CLKCTRL_G7; Fanout = 122; COMB Node = 'KEY\[3\]~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { KEY[3]~clk_delay_ctrl KEY[3]~clkctrl } "NODE_NAME" } } { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.051 ns) + CELL(0.537 ns) 2.696 ns GR0_3:GeneralRegister0_3\|QA\[0\] 4 REG LCFF_X47_Y19_N3 14 " "Info: 4: + IC(1.051 ns) + CELL(0.537 ns) = 2.696 ns; Loc. = LCFF_X47_Y19_N3; Fanout = 14; REG Node = 'GR0_3:GeneralRegister0_3\|QA\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { KEY[3]~clkctrl GR0_3:GeneralRegister0_3|QA[0] } "NODE_NAME" } } { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.554 ns ( 57.64 % ) " "Info: Total cell delay = 1.554 ns ( 57.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.142 ns ( 42.36 % ) " "Info: Total interconnect delay = 1.142 ns ( 42.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.696 ns" { KEY[3] KEY[3]~clk_delay_ctrl KEY[3]~clkctrl GR0_3:GeneralRegister0_3|QA[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.696 ns" { KEY[3] {} KEY[3]~combout {} KEY[3]~clk_delay_ctrl {} KEY[3]~clkctrl {} GR0_3:GeneralRegister0_3|QA[0] {} } { 0.000ns 0.000ns 0.091ns 0.000ns 1.051ns } { 0.000ns 0.862ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.731 ns + Longest register pin " "Info: + Longest register to pin delay is 8.731 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GR0_3:GeneralRegister0_3\|QA\[0\] 1 REG LCFF_X47_Y19_N3 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y19_N3; Fanout = 14; REG Node = 'GR0_3:GeneralRegister0_3\|QA\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GR0_3:GeneralRegister0_3|QA[0] } "NODE_NAME" } } { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.393 ns) 1.300 ns bcd7seg:char7seg_A\|Mux5~0 2 COMB LCCOMB_X46_Y18_N8 1 " "Info: 2: + IC(0.907 ns) + CELL(0.393 ns) = 1.300 ns; Loc. = LCCOMB_X46_Y18_N8; Fanout = 1; COMB Node = 'bcd7seg:char7seg_A\|Mux5~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { GR0_3:GeneralRegister0_3|QA[0] bcd7seg:char7seg_A|Mux5~0 } "NODE_NAME" } } { "bcd7seg.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.799 ns) + CELL(2.632 ns) 8.731 ns HEX6\[1\] 3 PIN PIN_P4 0 " "Info: 3: + IC(4.799 ns) + CELL(2.632 ns) = 8.731 ns; Loc. = PIN_P4; Fanout = 0; PIN Node = 'HEX6\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.431 ns" { bcd7seg:char7seg_A|Mux5~0 HEX6[1] } "NODE_NAME" } } { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.025 ns ( 34.65 % ) " "Info: Total cell delay = 3.025 ns ( 34.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.706 ns ( 65.35 % ) " "Info: Total interconnect delay = 5.706 ns ( 65.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.731 ns" { GR0_3:GeneralRegister0_3|QA[0] bcd7seg:char7seg_A|Mux5~0 HEX6[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.731 ns" { GR0_3:GeneralRegister0_3|QA[0] {} bcd7seg:char7seg_A|Mux5~0 {} HEX6[1] {} } { 0.000ns 0.907ns 4.799ns } { 0.000ns 0.393ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.696 ns" { KEY[3] KEY[3]~clk_delay_ctrl KEY[3]~clkctrl GR0_3:GeneralRegister0_3|QA[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.696 ns" { KEY[3] {} KEY[3]~combout {} KEY[3]~clk_delay_ctrl {} KEY[3]~clkctrl {} GR0_3:GeneralRegister0_3|QA[0] {} } { 0.000ns 0.000ns 0.091ns 0.000ns 1.051ns } { 0.000ns 0.862ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.731 ns" { GR0_3:GeneralRegister0_3|QA[0] bcd7seg:char7seg_A|Mux5~0 HEX6[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.731 ns" { GR0_3:GeneralRegister0_3|QA[0] {} bcd7seg:char7seg_A|Mux5~0 {} HEX6[1] {} } { 0.000ns 0.907ns 4.799ns } { 0.000ns 0.393ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[15\] LEDR\[15\] 9.855 ns Longest " "Info: Longest tpd from source pin \"SW\[15\]\" to destination pin \"LEDR\[15\]\" is 9.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns SW\[15\] 1 PIN PIN_U4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U4; Fanout = 2; PIN Node = 'SW\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[15] } "NODE_NAME" } } { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.225 ns) + CELL(2.798 ns) 9.855 ns LEDR\[15\] 2 PIN PIN_AE13 0 " "Info: 2: + IC(6.225 ns) + CELL(2.798 ns) = 9.855 ns; Loc. = PIN_AE13; Fanout = 0; PIN Node = 'LEDR\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.023 ns" { SW[15] LEDR[15] } "NODE_NAME" } } { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.630 ns ( 36.83 % ) " "Info: Total cell delay = 3.630 ns ( 36.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.225 ns ( 63.17 % ) " "Info: Total interconnect delay = 6.225 ns ( 63.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.855 ns" { SW[15] LEDR[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.855 ns" { SW[15] {} SW[15]~combout {} LEDR[15] {} } { 0.000ns 0.000ns 6.225ns } { 0.000ns 0.832ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "PM:ProgramMemory\|altsyncram:RAMTMP_rtl_0\|altsyncram_5se1:auto_generated\|ram_block1a0~porta_datain_reg0 SW\[6\] KEY\[1\] 0.037 ns memory " "Info: th for memory \"PM:ProgramMemory\|altsyncram:RAMTMP_rtl_0\|altsyncram_5se1:auto_generated\|ram_block1a0~porta_datain_reg0\" (data pin = \"SW\[6\]\", clock pin = \"KEY\[1\]\") is 0.037 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[1\] destination 2.628 ns + Longest memory " "Info: + Longest clock path from clock \"KEY\[1\]\" to destination memory is 2.628 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[1\] 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'KEY\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.041 ns) + CELL(0.155 ns) 1.038 ns KEY\[1\]~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'KEY\[1\]~clk_delay_ctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.196 ns" { KEY[1] KEY[1]~clk_delay_ctrl } "NODE_NAME" } } { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.038 ns KEY\[1\]~clkctrl 3 COMB CLKCTRL_G4 32 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 32; COMB Node = 'KEY\[1\]~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { KEY[1]~clk_delay_ctrl KEY[1]~clkctrl } "NODE_NAME" } } { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.660 ns) 2.628 ns PM:ProgramMemory\|altsyncram:RAMTMP_rtl_0\|altsyncram_5se1:auto_generated\|ram_block1a0~porta_datain_reg0 4 MEM M4K_X52_Y10 1 " "Info: 4: + IC(0.930 ns) + CELL(0.660 ns) = 2.628 ns; Loc. = M4K_X52_Y10; Fanout = 1; MEM Node = 'PM:ProgramMemory\|altsyncram:RAMTMP_rtl_0\|altsyncram_5se1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { KEY[1]~clkctrl PM:ProgramMemory|altsyncram:RAMTMP_rtl_0|altsyncram_5se1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_5se1.tdf" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/db/altsyncram_5se1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.657 ns ( 63.05 % ) " "Info: Total cell delay = 1.657 ns ( 63.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.971 ns ( 36.95 % ) " "Info: Total interconnect delay = 0.971 ns ( 36.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl PM:ProgramMemory|altsyncram:RAMTMP_rtl_0|altsyncram_5se1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { KEY[1] {} KEY[1]~combout {} KEY[1]~clk_delay_ctrl {} KEY[1]~clkctrl {} PM:ProgramMemory|altsyncram:RAMTMP_rtl_0|altsyncram_5se1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.041ns 0.000ns 0.930ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.660ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.234 ns + " "Info: + Micro hold delay of destination is 0.234 ns" {  } { { "db/altsyncram_5se1.tdf" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/db/altsyncram_5se1.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.825 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 2.825 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns SW\[6\] 1 PIN PIN_AC13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AC13; Fanout = 2; PIN Node = 'SW\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[6] } "NODE_NAME" } } { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.730 ns) + CELL(0.106 ns) 2.825 ns PM:ProgramMemory\|altsyncram:RAMTMP_rtl_0\|altsyncram_5se1:auto_generated\|ram_block1a0~porta_datain_reg0 2 MEM M4K_X52_Y10 1 " "Info: 2: + IC(1.730 ns) + CELL(0.106 ns) = 2.825 ns; Loc. = M4K_X52_Y10; Fanout = 1; MEM Node = 'PM:ProgramMemory\|altsyncram:RAMTMP_rtl_0\|altsyncram_5se1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.836 ns" { SW[6] PM:ProgramMemory|altsyncram:RAMTMP_rtl_0|altsyncram_5se1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_5se1.tdf" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/db/altsyncram_5se1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.095 ns ( 38.76 % ) " "Info: Total cell delay = 1.095 ns ( 38.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.730 ns ( 61.24 % ) " "Info: Total interconnect delay = 1.730 ns ( 61.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.825 ns" { SW[6] PM:ProgramMemory|altsyncram:RAMTMP_rtl_0|altsyncram_5se1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.825 ns" { SW[6] {} SW[6]~combout {} PM:ProgramMemory|altsyncram:RAMTMP_rtl_0|altsyncram_5se1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.730ns } { 0.000ns 0.989ns 0.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl PM:ProgramMemory|altsyncram:RAMTMP_rtl_0|altsyncram_5se1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { KEY[1] {} KEY[1]~combout {} KEY[1]~clk_delay_ctrl {} KEY[1]~clkctrl {} PM:ProgramMemory|altsyncram:RAMTMP_rtl_0|altsyncram_5se1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.041ns 0.000ns 0.930ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.660ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.825 ns" { SW[6] PM:ProgramMemory|altsyncram:RAMTMP_rtl_0|altsyncram_5se1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.825 ns" { SW[6] {} SW[6]~combout {} PM:ProgramMemory|altsyncram:RAMTMP_rtl_0|altsyncram_5se1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.730ns } { 0.000ns 0.989ns 0.106ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 98 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 98 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "203 " "Info: Peak virtual memory: 203 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 22 20:49:25 2019 " "Info: Processing ended: Sat Jun 22 20:49:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
