{"vcs1":{"timestamp_begin":1681478603.779698943, "rt":0.79, "ut":0.20, "st":0.13}}
{"vcselab":{"timestamp_begin":1681478604.605950855, "rt":0.92, "ut":0.21, "st":0.11}}
{"link":{"timestamp_begin":1681478605.551759532, "rt":0.91, "ut":0.07, "st":0.31}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681478603.482609388}
{"VCS_COMP_START_TIME": 1681478603.482609388}
{"VCS_COMP_END_TIME": 1681478607.193228303}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338280}}
{"stitch_vcselab": {"peak_mem": 238984}}
