{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1382597199364 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1382597199364 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 23 23:46:39 2013 " "Processing started: Wed Oct 23 23:46:39 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1382597199364 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1382597199364 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VCR -c VCR " "Command: quartus_map --read_settings_files=on --write_settings_files=off VCR -c VCR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1382597199365 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1382597199694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tapecounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tapecounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Tape_Counter-behavioural " "Found design unit 1: Tape_Counter-behavioural" {  } { { "tapeCounter.vhd" "" { Text "C:/Users/Albert Hynek/Documents/Altera/VCR/tapeCounter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382597200098 ""} { "Info" "ISGN_ENTITY_NAME" "1 Tape_Counter " "Found entity 1: Tape_Counter" {  } { { "tapeCounter.vhd" "" { Text "C:/Users/Albert Hynek/Documents/Altera/VCR/tapeCounter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382597200098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382597200098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tapecounter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tapecounter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 tapeCounter " "Found entity 1: tapeCounter" {  } { { "tapeCounter.bdf" "" { Schematic "C:/Users/Albert Hynek/Documents/Altera/VCR/tapeCounter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382597200100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382597200100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loadcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file loadcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer-Behavioural " "Found design unit 1: Timer-Behavioural" {  } { { "loadCounter.vhd" "" { Text "C:/Users/Albert Hynek/Documents/Altera/VCR/loadCounter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382597200101 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "loadCounter.vhd" "" { Text "C:/Users/Albert Hynek/Documents/Altera/VCR/loadCounter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382597200101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382597200101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loadcounter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file loadcounter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 loadCounter " "Found entity 1: loadCounter" {  } { { "loadCounter.bdf" "" { Schematic "C:/Users/Albert Hynek/Documents/Altera/VCR/loadCounter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382597200103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382597200103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statemachine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file statemachine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 State_Machine-behavioural " "Found design unit 1: State_Machine-behavioural" {  } { { "stateMachine.vhd" "" { Text "C:/Users/Albert Hynek/Documents/Altera/VCR/stateMachine.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382597200105 ""} { "Info" "ISGN_ENTITY_NAME" "1 State_Machine " "Found entity 1: State_Machine" {  } { { "stateMachine.vhd" "" { Text "C:/Users/Albert Hynek/Documents/Altera/VCR/stateMachine.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382597200105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382597200105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vcr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vcr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VCR " "Found entity 1: VCR" {  } { { "VCR.bdf" "" { Schematic "C:/Users/Albert Hynek/Documents/Altera/VCR/VCR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382597200106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382597200106 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VCR " "Elaborating entity \"VCR\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1382597200131 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_display.bdf 1 1 " "Using design file lcd_display.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Display " "Found entity 1: LCD_Display" {  } { { "lcd_display.bdf" "" { Schematic "C:/Users/Albert Hynek/Documents/Altera/VCR/lcd_display.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382597200139 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1382597200139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Display LCD_Display:inst7 " "Elaborating entity \"LCD_Display\" for hierarchy \"LCD_Display:inst7\"" {  } { { "VCR.bdf" "inst7" { Schematic "C:/Users/Albert Hynek/Documents/Altera/VCR/VCR.bdf" { { 216 984 1256 376 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382597200139 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_driver.vhd 2 1 " "Using design file lcd_driver.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_DRIVER-behaviour " "Found design unit 1: LCD_DRIVER-behaviour" {  } { { "lcd_driver.vhd" "" { Text "C:/Users/Albert Hynek/Documents/Altera/VCR/lcd_driver.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382597200146 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_DRIVER " "Found entity 1: LCD_DRIVER" {  } { { "lcd_driver.vhd" "" { Text "C:/Users/Albert Hynek/Documents/Altera/VCR/lcd_driver.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382597200146 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1382597200146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_DRIVER LCD_Display:inst7\|LCD_DRIVER:inst " "Elaborating entity \"LCD_DRIVER\" for hierarchy \"LCD_Display:inst7\|LCD_DRIVER:inst\"" {  } { { "lcd_display.bdf" "inst" { Schematic "C:/Users/Albert Hynek/Documents/Altera/VCR/lcd_display.bdf" { { 0 1568 1776 128 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382597200148 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcdcontroller.vhd 2 1 " "Using design file lcdcontroller.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCDController-MealyModel " "Found design unit 1: LCDController-MealyModel" {  } { { "lcdcontroller.vhd" "" { Text "C:/Users/Albert Hynek/Documents/Altera/VCR/lcdcontroller.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382597200155 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCDController " "Found entity 1: LCDController" {  } { { "lcdcontroller.vhd" "" { Text "C:/Users/Albert Hynek/Documents/Altera/VCR/lcdcontroller.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382597200155 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1382597200155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCDController LCD_Display:inst7\|LCDController:inst1 " "Elaborating entity \"LCDController\" for hierarchy \"LCD_Display:inst7\|LCDController:inst1\"" {  } { { "lcd_display.bdf" "inst1" { Schematic "C:/Users/Albert Hynek/Documents/Altera/VCR/lcd_display.bdf" { { 88 912 1176 232 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382597200157 ""}
{ "Warning" "WSGN_SEARCH_FILE" "messagerom.vhd 2 1 " "Using design file messagerom.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MessageRom-bhvr " "Found design unit 1: MessageRom-bhvr" {  } { { "messagerom.vhd" "" { Text "C:/Users/Albert Hynek/Documents/Altera/VCR/messagerom.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382597200164 ""} { "Info" "ISGN_ENTITY_NAME" "1 MessageRom " "Found entity 1: MessageRom" {  } { { "messagerom.vhd" "" { Text "C:/Users/Albert Hynek/Documents/Altera/VCR/messagerom.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382597200164 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1382597200164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MessageRom LCD_Display:inst7\|MessageRom:inst2 " "Elaborating entity \"MessageRom\" for hierarchy \"LCD_Display:inst7\|MessageRom:inst2\"" {  } { { "lcd_display.bdf" "inst2" { Schematic "C:/Users/Albert Hynek/Documents/Altera/VCR/lcd_display.bdf" { { 120 1272 1480 200 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382597200166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "State_Machine State_Machine:inst " "Elaborating entity \"State_Machine\" for hierarchy \"State_Machine:inst\"" {  } { { "VCR.bdf" "inst" { Schematic "C:/Users/Albert Hynek/Documents/Altera/VCR/VCR.bdf" { { 184 528 760 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382597200169 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Next_State stateMachine.vhd(50) " "VHDL Process Statement warning at stateMachine.vhd(50): signal \"Next_State\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stateMachine.vhd" "" { Text "C:/Users/Albert Hynek/Documents/Altera/VCR/stateMachine.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1382597200171 "|VCR|State_Machine:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer Timer:inst1 " "Elaborating entity \"Timer\" for hierarchy \"Timer:inst1\"" {  } { { "VCR.bdf" "inst1" { Schematic "C:/Users/Albert Hynek/Documents/Altera/VCR/VCR.bdf" { { 464 560 720 544 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382597200183 ""}
{ "Warning" "WSGN_SEARCH_FILE" "hexdisplaydriver.vhd 2 1 " "Using design file hexdisplaydriver.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HexDisplayDriver-Behavioural " "Found design unit 1: HexDisplayDriver-Behavioural" {  } { { "hexdisplaydriver.vhd" "" { Text "C:/Users/Albert Hynek/Documents/Altera/VCR/hexdisplaydriver.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382597200191 ""} { "Info" "ISGN_ENTITY_NAME" "1 HexDisplayDriver " "Found entity 1: HexDisplayDriver" {  } { { "hexdisplaydriver.vhd" "" { Text "C:/Users/Albert Hynek/Documents/Altera/VCR/hexdisplaydriver.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382597200191 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1382597200191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDisplayDriver HexDisplayDriver:inst4 " "Elaborating entity \"HexDisplayDriver\" for hierarchy \"HexDisplayDriver:inst4\"" {  } { { "VCR.bdf" "inst4" { Schematic "C:/Users/Albert Hynek/Documents/Altera/VCR/VCR.bdf" { { 672 1320 1592 752 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382597200192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tape_Counter Tape_Counter:inst2 " "Elaborating entity \"Tape_Counter\" for hierarchy \"Tape_Counter:inst2\"" {  } { { "VCR.bdf" "inst2" { Schematic "C:/Users/Albert Hynek/Documents/Altera/VCR/VCR.bdf" { { 672 864 1080 816 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382597200194 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON_DE2 VCC " "Pin \"LCD_ON_DE2\" is stuck at VCC" {  } { { "VCR.bdf" "" { Schematic "C:/Users/Albert Hynek/Documents/Altera/VCR/VCR.bdf" { { 240 1288 1464 256 "LCD_ON_DE2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1382597201196 "|VCR|LCD_ON_DE2"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON_DE2 VCC " "Pin \"LCD_BLON_DE2\" is stuck at VCC" {  } { { "VCR.bdf" "" { Schematic "C:/Users/Albert Hynek/Documents/Altera/VCR/VCR.bdf" { { 256 1288 1468 272 "LCD_BLON_DE2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1382597201196 "|VCR|LCD_BLON_DE2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1382597201196 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LCD_Display:inst7\|LCD_DRIVER:inst\|timeLCDClk\[3\] High " "Register LCD_Display:inst7\|LCD_DRIVER:inst\|timeLCDClk\[3\] will power up to High" {  } { { "lcd_driver.vhd" "" { Text "C:/Users/Albert Hynek/Documents/Altera/VCR/lcd_driver.vhd" 59 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1382597201204 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LCD_Display:inst7\|LCD_DRIVER:inst\|timeLCDClk\[6\] High " "Register LCD_Display:inst7\|LCD_DRIVER:inst\|timeLCDClk\[6\] will power up to High" {  } { { "lcd_driver.vhd" "" { Text "C:/Users/Albert Hynek/Documents/Altera/VCR/lcd_driver.vhd" 59 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1382597201204 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LCD_Display:inst7\|LCD_DRIVER:inst\|timeLCDClk\[11\] High " "Register LCD_Display:inst7\|LCD_DRIVER:inst\|timeLCDClk\[11\] will power up to High" {  } { { "lcd_driver.vhd" "" { Text "C:/Users/Albert Hynek/Documents/Altera/VCR/lcd_driver.vhd" 59 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1382597201204 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LCD_Display:inst7\|LCD_DRIVER:inst\|timeLCDClk\[13\] High " "Register LCD_Display:inst7\|LCD_DRIVER:inst\|timeLCDClk\[13\] will power up to High" {  } { { "lcd_driver.vhd" "" { Text "C:/Users/Albert Hynek/Documents/Altera/VCR/lcd_driver.vhd" 59 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1382597201204 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LCD_Display:inst7\|LCD_DRIVER:inst\|timeLCDClk\[14\] High " "Register LCD_Display:inst7\|LCD_DRIVER:inst\|timeLCDClk\[14\] will power up to High" {  } { { "lcd_driver.vhd" "" { Text "C:/Users/Albert Hynek/Documents/Altera/VCR/lcd_driver.vhd" 59 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1382597201204 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LCD_Display:inst7\|LCD_DRIVER:inst\|timeLCDClk\[15\] High " "Register LCD_Display:inst7\|LCD_DRIVER:inst\|timeLCDClk\[15\] will power up to High" {  } { { "lcd_driver.vhd" "" { Text "C:/Users/Albert Hynek/Documents/Altera/VCR/lcd_driver.vhd" 59 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1382597201204 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LCD_Display:inst7\|LCD_DRIVER:inst\|timeLCDClk\[16\] High " "Register LCD_Display:inst7\|LCD_DRIVER:inst\|timeLCDClk\[16\] will power up to High" {  } { { "lcd_driver.vhd" "" { Text "C:/Users/Albert Hynek/Documents/Altera/VCR/lcd_driver.vhd" 59 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1382597201204 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1382597201204 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1382597203938 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382597203938 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "549 " "Implemented 549 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1382597204053 ""} { "Info" "ICUT_CUT_TM_OPINS" "55 " "Implemented 55 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1382597204053 ""} { "Info" "ICUT_CUT_TM_LCELLS" "482 " "Implemented 482 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1382597204053 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1382597204053 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "498 " "Peak virtual memory: 498 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1382597204072 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 23 23:46:44 2013 " "Processing ended: Wed Oct 23 23:46:44 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1382597204072 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1382597204072 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1382597204072 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1382597204072 ""}
