C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  D:\libero_tests\UART_ABFN_MSS\synthesis  -sap  D:\libero_tests\UART_ABFN_MSS\synthesis\MSS_U.sap  -otap  D:\libero_tests\UART_ABFN_MSS\synthesis\MSS_U.tap  -omap  D:\libero_tests\UART_ABFN_MSS\synthesis\MSS_U.map   -part M2S005  -package VF400  -grade STD    -continue_on_error -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -async_clkint_removal 1 -remove_async_clkint 0 -RWCheckOnRam 0 -local_tmr_rename -summaryfile D:\libero_tests\UART_ABFN_MSS\synthesis\synlog\report\MSS_U_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  MSS_U  -implementation  synthesis  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  D:\libero_tests\UART_ABFN_MSS\synthesis\scratchproject.prs  -multisrs  -ovm  D:\libero_tests\UART_ABFN_MSS\synthesis\MSS_U.vm   -freq 100.000   -tcl  D:\libero_tests\UART_ABFN_MSS\designer\MSS_U\synthesis.fdc  D:\libero_tests\UART_ABFN_MSS\synthesis\synwork\MSS_U_prem.srd  -devicelib  C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\generic\smartfusion2.v  -ologparam  D:\libero_tests\UART_ABFN_MSS\synthesis\syntmp\MSS_U.plg  -osyn  D:\libero_tests\UART_ABFN_MSS\synthesis\MSS_U.srm  -prjdir  D:\libero_tests\UART_ABFN_MSS\synthesis\  -prjname  MSS_U_syn  -log  D:\libero_tests\UART_ABFN_MSS\synthesis\synlog\MSS_U_fpga_mapper.srr  -sn  2023.09  -jobname  "fpga_mapper" 
relcom:C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -sap ..\MSS_U.sap -otap ..\MSS_U.tap -omap ..\MSS_U.map -part M2S005 -package VF400 -grade STD -continue_on_error -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -async_clkint_removal 1 -remove_async_clkint 0 -RWCheckOnRam 0 -local_tmr_rename -summaryfile ..\synlog\report\MSS_U_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module MSS_U -implementation synthesis -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -multisrs -ovm ..\MSS_U.vm -freq 100.000 -tcl ..\..\designer\MSS_U\synthesis.fdc ..\synwork\MSS_U_prem.srd -devicelib C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\generic\smartfusion2.v -ologparam MSS_U.plg -osyn ..\MSS_U.srm -prjdir ..\ -prjname MSS_U_syn -log ..\synlog\MSS_U_fpga_mapper.srr -sn 2023.09 -jobname "fpga_mapper"
rc:1 success:1 runtime:2
file:..\mss_u.sap|io:o|time:1724072742|size:2295|exec:0|csum:
file:..\mss_u.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\mss_u.map|io:o|time:1724072744|size:28|exec:0|csum:
file:..\scratchproject.prs|io:o|time:1724056789|size:3476|exec:0|csum:
file:..\mss_u.vm|io:o|time:1724072744|size:32612|exec:0|csum:
file:..\..\designer\mss_u\synthesis.fdc|io:i|time:1724072735|size:1986|exec:0|csum:379D3A824B46BB91CC8155EA25CA9AD3
file:..\synwork\mss_u_prem.srd|io:i|time:1724072742|size:76277|exec:0|csum:AA674589EAC1B9F66FC95800D8BB9B33
file:c:\microchip\libero_soc_v2024.1\synplifypro\lib\generic\smartfusion2.v|io:i|time:1704384662|size:16415|exec:0|csum:9BAA6208AF4C76CF2C10809775E94DAF
file:mss_u.plg|io:o|time:1724072744|size:808|exec:0|csum:
file:..\mss_u.srm|io:o|time:1724072744|size:4195|exec:0|csum:
file:..\synlog\mss_u_fpga_mapper.srr|io:o|time:1724072744|size:28062|exec:0|csum:
file:c:\microchip\libero_soc_v2024.1\synplifypro\bin64\m_generic.exe|io:i|time:1704388032|size:52654080|exec:1|csum:7120A4CF8F847BC69C75A1CBBA41E49F
