Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Dec 11 03:25:09 2023
| Host         : NaphanCcnp-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pong_top_timing_summary_routed.rpt -pb pong_top_timing_summary_routed.pb -rpx pong_top_timing_summary_routed.rpx -warn_on_violation
| Design       : pong_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     92          
TIMING-18  Warning           Missing input or output delay   22          
TIMING-20  Warning           Non-clocked latch               21          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (203)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (185)
5. checking no_input_delay (2)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (203)
--------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[17].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].fDiv/clkDiv_reg/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: uart/baudrate_gen/baud_reg/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: vga_unit/h_count_reg_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: vga_unit/h_count_reg_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: vga_unit/h_count_reg_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: vga_unit/h_count_reg_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_unit/h_count_reg_reg[9]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_unit/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_unit/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (185)
--------------------------------------------------
 There are 185 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.123        0.000                      0                  298        0.113        0.000                      0                  298        4.500        0.000                       0                   170  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.123        0.000                      0                  298        0.113        0.000                      0                  298        4.500        0.000                       0                   170  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.123ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.123ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graph_unit/x_delta_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.704ns  (logic 1.582ns (20.540%)  route 6.122ns (79.460%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=3, routed)           6.122    12.580    graph_unit/clk_IBUF
    SLICE_X42Y33         LUT6 (Prop_lut6_I0_O)        0.124    12.704 f  graph_unit/x_delta_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    12.704    graph_unit/x_delta_reg[6]_i_1_n_0
    SLICE_X42Y33         FDCE                                         f  graph_unit/x_delta_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.440    14.781    graph_unit/clk_IBUF_BUFG
    SLICE_X42Y33         FDCE                                         r  graph_unit/x_delta_reg_reg[6]/C
                         clock pessimism              0.000    14.781    
                         clock uncertainty           -0.035    14.746    
    SLICE_X42Y33         FDCE (Setup_fdce_C_D)        0.081    14.827    graph_unit/x_delta_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                         -12.704    
  -------------------------------------------------------------------
                         slack                                  2.123    

Slack (MET) :             2.234ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ball_reg_2_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.281ns  (logic 2.050ns (28.155%)  route 5.231ns (71.845%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.557     5.078    graph_unit/clk_IBUF_BUFG
    SLICE_X42Y32         FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDCE (Prop_fdce_C_Q)         0.478     5.556 r  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=26, routed)          1.016     6.573    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X39Y30         LUT2 (Prop_lut2_I0_O)        0.295     6.868 r  graph_unit/x_delta_next3_carry_i_13/O
                         net (fo=2, routed)           0.530     7.397    graph_unit/x_delta_next3_carry_i_13_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I2_O)        0.124     7.521 r  graph_unit/x_delta_next3_carry_i_9/O
                         net (fo=12, routed)          0.620     8.142    graph_unit/x_delta_next3_carry_i_9_n_0
    SLICE_X38Y33         LUT6 (Prop_lut6_I1_O)        0.124     8.266 r  graph_unit/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.568     8.834    graph_unit/i__carry__0_i_1__0_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     9.213 f  graph_unit/x_delta_next2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.580     9.793    graph_unit/x_delta_next2
    SLICE_X43Y33         LUT6 (Prop_lut6_I4_O)        0.373    10.166 f  graph_unit/counter[11]_i_3/O
                         net (fo=7, routed)           0.484    10.649    graph_unit/counter[11]_i_3_n_0
    SLICE_X45Y32         LUT5 (Prop_lut5_I2_O)        0.124    10.773 f  graph_unit/FSM_onehot_state_reg[3]_i_5/O
                         net (fo=3, routed)           0.779    11.553    graph_unit/FSM_onehot_state_reg[3]_i_5_n_0
    SLICE_X45Y32         LUT3 (Prop_lut3_I1_O)        0.153    11.706 r  graph_unit/ball_reg_2[7]_i_1/O
                         net (fo=8, routed)           0.654    12.359    ball_next_2
    SLICE_X45Y28         FDCE                                         r  ball_reg_2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.436    14.777    clk_IBUF_BUFG
    SLICE_X45Y28         FDCE                                         r  ball_reg_2_reg[2]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X45Y28         FDCE (Setup_fdce_C_CE)      -0.408    14.594    ball_reg_2_reg[2]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                         -12.359    
  -------------------------------------------------------------------
                         slack                                  2.234    

Slack (MET) :             2.234ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ball_reg_2_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.281ns  (logic 2.050ns (28.155%)  route 5.231ns (71.845%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.557     5.078    graph_unit/clk_IBUF_BUFG
    SLICE_X42Y32         FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDCE (Prop_fdce_C_Q)         0.478     5.556 r  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=26, routed)          1.016     6.573    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X39Y30         LUT2 (Prop_lut2_I0_O)        0.295     6.868 r  graph_unit/x_delta_next3_carry_i_13/O
                         net (fo=2, routed)           0.530     7.397    graph_unit/x_delta_next3_carry_i_13_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I2_O)        0.124     7.521 r  graph_unit/x_delta_next3_carry_i_9/O
                         net (fo=12, routed)          0.620     8.142    graph_unit/x_delta_next3_carry_i_9_n_0
    SLICE_X38Y33         LUT6 (Prop_lut6_I1_O)        0.124     8.266 r  graph_unit/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.568     8.834    graph_unit/i__carry__0_i_1__0_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     9.213 f  graph_unit/x_delta_next2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.580     9.793    graph_unit/x_delta_next2
    SLICE_X43Y33         LUT6 (Prop_lut6_I4_O)        0.373    10.166 f  graph_unit/counter[11]_i_3/O
                         net (fo=7, routed)           0.484    10.649    graph_unit/counter[11]_i_3_n_0
    SLICE_X45Y32         LUT5 (Prop_lut5_I2_O)        0.124    10.773 f  graph_unit/FSM_onehot_state_reg[3]_i_5/O
                         net (fo=3, routed)           0.779    11.553    graph_unit/FSM_onehot_state_reg[3]_i_5_n_0
    SLICE_X45Y32         LUT3 (Prop_lut3_I1_O)        0.153    11.706 r  graph_unit/ball_reg_2[7]_i_1/O
                         net (fo=8, routed)           0.654    12.359    ball_next_2
    SLICE_X45Y28         FDCE                                         r  ball_reg_2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.436    14.777    clk_IBUF_BUFG
    SLICE_X45Y28         FDCE                                         r  ball_reg_2_reg[3]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X45Y28         FDCE (Setup_fdce_C_CE)      -0.408    14.594    ball_reg_2_reg[3]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                         -12.359    
  -------------------------------------------------------------------
                         slack                                  2.234    

Slack (MET) :             2.274ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graph_unit/y_delta_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.551ns  (logic 1.582ns (20.956%)  route 5.969ns (79.044%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=3, routed)           5.969    12.427    graph_unit/clk_IBUF
    SLICE_X42Y33         LUT5 (Prop_lut5_I2_O)        0.124    12.551 f  graph_unit/y_delta_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    12.551    graph_unit/y_delta_reg[2]_i_1_n_0
    SLICE_X42Y33         FDCE                                         f  graph_unit/y_delta_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.440    14.781    graph_unit/clk_IBUF_BUFG
    SLICE_X42Y33         FDCE                                         r  graph_unit/y_delta_reg_reg[2]/C
                         clock pessimism              0.000    14.781    
                         clock uncertainty           -0.035    14.746    
    SLICE_X42Y33         FDCE (Setup_fdce_C_D)        0.079    14.825    graph_unit/y_delta_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                         -12.551    
  -------------------------------------------------------------------
                         slack                                  2.274    

Slack (MET) :             2.379ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ball_reg_2_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.138ns  (logic 2.050ns (28.719%)  route 5.088ns (71.281%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.557     5.078    graph_unit/clk_IBUF_BUFG
    SLICE_X42Y32         FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDCE (Prop_fdce_C_Q)         0.478     5.556 r  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=26, routed)          1.016     6.573    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X39Y30         LUT2 (Prop_lut2_I0_O)        0.295     6.868 r  graph_unit/x_delta_next3_carry_i_13/O
                         net (fo=2, routed)           0.530     7.397    graph_unit/x_delta_next3_carry_i_13_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I2_O)        0.124     7.521 r  graph_unit/x_delta_next3_carry_i_9/O
                         net (fo=12, routed)          0.620     8.142    graph_unit/x_delta_next3_carry_i_9_n_0
    SLICE_X38Y33         LUT6 (Prop_lut6_I1_O)        0.124     8.266 r  graph_unit/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.568     8.834    graph_unit/i__carry__0_i_1__0_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     9.213 f  graph_unit/x_delta_next2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.580     9.793    graph_unit/x_delta_next2
    SLICE_X43Y33         LUT6 (Prop_lut6_I4_O)        0.373    10.166 f  graph_unit/counter[11]_i_3/O
                         net (fo=7, routed)           0.484    10.649    graph_unit/counter[11]_i_3_n_0
    SLICE_X45Y32         LUT5 (Prop_lut5_I2_O)        0.124    10.773 f  graph_unit/FSM_onehot_state_reg[3]_i_5/O
                         net (fo=3, routed)           0.779    11.553    graph_unit/FSM_onehot_state_reg[3]_i_5_n_0
    SLICE_X45Y32         LUT3 (Prop_lut3_I1_O)        0.153    11.706 r  graph_unit/ball_reg_2[7]_i_1/O
                         net (fo=8, routed)           0.511    12.216    ball_next_2
    SLICE_X45Y30         FDCE                                         r  ball_reg_2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.437    14.778    clk_IBUF_BUFG
    SLICE_X45Y30         FDCE                                         r  ball_reg_2_reg[0]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X45Y30         FDCE (Setup_fdce_C_CE)      -0.408    14.595    ball_reg_2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -12.216    
  -------------------------------------------------------------------
                         slack                                  2.379    

Slack (MET) :             2.379ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ball_reg_2_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.138ns  (logic 2.050ns (28.719%)  route 5.088ns (71.281%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.557     5.078    graph_unit/clk_IBUF_BUFG
    SLICE_X42Y32         FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDCE (Prop_fdce_C_Q)         0.478     5.556 r  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=26, routed)          1.016     6.573    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X39Y30         LUT2 (Prop_lut2_I0_O)        0.295     6.868 r  graph_unit/x_delta_next3_carry_i_13/O
                         net (fo=2, routed)           0.530     7.397    graph_unit/x_delta_next3_carry_i_13_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I2_O)        0.124     7.521 r  graph_unit/x_delta_next3_carry_i_9/O
                         net (fo=12, routed)          0.620     8.142    graph_unit/x_delta_next3_carry_i_9_n_0
    SLICE_X38Y33         LUT6 (Prop_lut6_I1_O)        0.124     8.266 r  graph_unit/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.568     8.834    graph_unit/i__carry__0_i_1__0_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     9.213 f  graph_unit/x_delta_next2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.580     9.793    graph_unit/x_delta_next2
    SLICE_X43Y33         LUT6 (Prop_lut6_I4_O)        0.373    10.166 f  graph_unit/counter[11]_i_3/O
                         net (fo=7, routed)           0.484    10.649    graph_unit/counter[11]_i_3_n_0
    SLICE_X45Y32         LUT5 (Prop_lut5_I2_O)        0.124    10.773 f  graph_unit/FSM_onehot_state_reg[3]_i_5/O
                         net (fo=3, routed)           0.779    11.553    graph_unit/FSM_onehot_state_reg[3]_i_5_n_0
    SLICE_X45Y32         LUT3 (Prop_lut3_I1_O)        0.153    11.706 r  graph_unit/ball_reg_2[7]_i_1/O
                         net (fo=8, routed)           0.511    12.216    ball_next_2
    SLICE_X45Y30         FDCE                                         r  ball_reg_2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.437    14.778    clk_IBUF_BUFG
    SLICE_X45Y30         FDCE                                         r  ball_reg_2_reg[1]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X45Y30         FDCE (Setup_fdce_C_CE)      -0.408    14.595    ball_reg_2_reg[1]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -12.216    
  -------------------------------------------------------------------
                         slack                                  2.379    

Slack (MET) :             2.406ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ball_reg_2_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.115ns  (logic 2.050ns (28.814%)  route 5.065ns (71.186%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.557     5.078    graph_unit/clk_IBUF_BUFG
    SLICE_X42Y32         FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDCE (Prop_fdce_C_Q)         0.478     5.556 r  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=26, routed)          1.016     6.573    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X39Y30         LUT2 (Prop_lut2_I0_O)        0.295     6.868 r  graph_unit/x_delta_next3_carry_i_13/O
                         net (fo=2, routed)           0.530     7.397    graph_unit/x_delta_next3_carry_i_13_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I2_O)        0.124     7.521 r  graph_unit/x_delta_next3_carry_i_9/O
                         net (fo=12, routed)          0.620     8.142    graph_unit/x_delta_next3_carry_i_9_n_0
    SLICE_X38Y33         LUT6 (Prop_lut6_I1_O)        0.124     8.266 r  graph_unit/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.568     8.834    graph_unit/i__carry__0_i_1__0_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     9.213 f  graph_unit/x_delta_next2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.580     9.793    graph_unit/x_delta_next2
    SLICE_X43Y33         LUT6 (Prop_lut6_I4_O)        0.373    10.166 f  graph_unit/counter[11]_i_3/O
                         net (fo=7, routed)           0.484    10.649    graph_unit/counter[11]_i_3_n_0
    SLICE_X45Y32         LUT5 (Prop_lut5_I2_O)        0.124    10.773 f  graph_unit/FSM_onehot_state_reg[3]_i_5/O
                         net (fo=3, routed)           0.779    11.553    graph_unit/FSM_onehot_state_reg[3]_i_5_n_0
    SLICE_X45Y32         LUT3 (Prop_lut3_I1_O)        0.153    11.706 r  graph_unit/ball_reg_2[7]_i_1/O
                         net (fo=8, routed)           0.487    12.193    ball_next_2
    SLICE_X45Y33         FDCE                                         r  ball_reg_2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.441    14.782    clk_IBUF_BUFG
    SLICE_X45Y33         FDCE                                         r  ball_reg_2_reg[6]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X45Y33         FDCE (Setup_fdce_C_CE)      -0.408    14.599    ball_reg_2_reg[6]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                         -12.193    
  -------------------------------------------------------------------
                         slack                                  2.406    

Slack (MET) :             2.406ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ball_reg_2_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.115ns  (logic 2.050ns (28.814%)  route 5.065ns (71.186%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.557     5.078    graph_unit/clk_IBUF_BUFG
    SLICE_X42Y32         FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDCE (Prop_fdce_C_Q)         0.478     5.556 r  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=26, routed)          1.016     6.573    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X39Y30         LUT2 (Prop_lut2_I0_O)        0.295     6.868 r  graph_unit/x_delta_next3_carry_i_13/O
                         net (fo=2, routed)           0.530     7.397    graph_unit/x_delta_next3_carry_i_13_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I2_O)        0.124     7.521 r  graph_unit/x_delta_next3_carry_i_9/O
                         net (fo=12, routed)          0.620     8.142    graph_unit/x_delta_next3_carry_i_9_n_0
    SLICE_X38Y33         LUT6 (Prop_lut6_I1_O)        0.124     8.266 r  graph_unit/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.568     8.834    graph_unit/i__carry__0_i_1__0_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     9.213 f  graph_unit/x_delta_next2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.580     9.793    graph_unit/x_delta_next2
    SLICE_X43Y33         LUT6 (Prop_lut6_I4_O)        0.373    10.166 f  graph_unit/counter[11]_i_3/O
                         net (fo=7, routed)           0.484    10.649    graph_unit/counter[11]_i_3_n_0
    SLICE_X45Y32         LUT5 (Prop_lut5_I2_O)        0.124    10.773 f  graph_unit/FSM_onehot_state_reg[3]_i_5/O
                         net (fo=3, routed)           0.779    11.553    graph_unit/FSM_onehot_state_reg[3]_i_5_n_0
    SLICE_X45Y32         LUT3 (Prop_lut3_I1_O)        0.153    11.706 r  graph_unit/ball_reg_2[7]_i_1/O
                         net (fo=8, routed)           0.487    12.193    ball_next_2
    SLICE_X45Y33         FDCE                                         r  ball_reg_2_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.441    14.782    clk_IBUF_BUFG
    SLICE_X45Y33         FDCE                                         r  ball_reg_2_reg[7]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X45Y33         FDCE (Setup_fdce_C_CE)      -0.408    14.599    ball_reg_2_reg[7]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                         -12.193    
  -------------------------------------------------------------------
                         slack                                  2.406    

Slack (MET) :             2.529ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ball_reg_2_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.988ns  (logic 2.050ns (29.335%)  route 4.938ns (70.665%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.557     5.078    graph_unit/clk_IBUF_BUFG
    SLICE_X42Y32         FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDCE (Prop_fdce_C_Q)         0.478     5.556 r  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=26, routed)          1.016     6.573    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X39Y30         LUT2 (Prop_lut2_I0_O)        0.295     6.868 r  graph_unit/x_delta_next3_carry_i_13/O
                         net (fo=2, routed)           0.530     7.397    graph_unit/x_delta_next3_carry_i_13_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I2_O)        0.124     7.521 r  graph_unit/x_delta_next3_carry_i_9/O
                         net (fo=12, routed)          0.620     8.142    graph_unit/x_delta_next3_carry_i_9_n_0
    SLICE_X38Y33         LUT6 (Prop_lut6_I1_O)        0.124     8.266 r  graph_unit/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.568     8.834    graph_unit/i__carry__0_i_1__0_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     9.213 f  graph_unit/x_delta_next2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.580     9.793    graph_unit/x_delta_next2
    SLICE_X43Y33         LUT6 (Prop_lut6_I4_O)        0.373    10.166 f  graph_unit/counter[11]_i_3/O
                         net (fo=7, routed)           0.484    10.649    graph_unit/counter[11]_i_3_n_0
    SLICE_X45Y32         LUT5 (Prop_lut5_I2_O)        0.124    10.773 f  graph_unit/FSM_onehot_state_reg[3]_i_5/O
                         net (fo=3, routed)           0.779    11.553    graph_unit/FSM_onehot_state_reg[3]_i_5_n_0
    SLICE_X45Y32         LUT3 (Prop_lut3_I1_O)        0.153    11.706 r  graph_unit/ball_reg_2[7]_i_1/O
                         net (fo=8, routed)           0.361    12.067    ball_next_2
    SLICE_X45Y31         FDCE                                         r  ball_reg_2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.438    14.779    clk_IBUF_BUFG
    SLICE_X45Y31         FDCE                                         r  ball_reg_2_reg[4]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X45Y31         FDCE (Setup_fdce_C_CE)      -0.408    14.596    ball_reg_2_reg[4]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -12.067    
  -------------------------------------------------------------------
                         slack                                  2.529    

Slack (MET) :             2.529ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ball_reg_2_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.988ns  (logic 2.050ns (29.335%)  route 4.938ns (70.665%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.557     5.078    graph_unit/clk_IBUF_BUFG
    SLICE_X42Y32         FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDCE (Prop_fdce_C_Q)         0.478     5.556 r  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=26, routed)          1.016     6.573    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X39Y30         LUT2 (Prop_lut2_I0_O)        0.295     6.868 r  graph_unit/x_delta_next3_carry_i_13/O
                         net (fo=2, routed)           0.530     7.397    graph_unit/x_delta_next3_carry_i_13_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I2_O)        0.124     7.521 r  graph_unit/x_delta_next3_carry_i_9/O
                         net (fo=12, routed)          0.620     8.142    graph_unit/x_delta_next3_carry_i_9_n_0
    SLICE_X38Y33         LUT6 (Prop_lut6_I1_O)        0.124     8.266 r  graph_unit/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.568     8.834    graph_unit/i__carry__0_i_1__0_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     9.213 f  graph_unit/x_delta_next2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.580     9.793    graph_unit/x_delta_next2
    SLICE_X43Y33         LUT6 (Prop_lut6_I4_O)        0.373    10.166 f  graph_unit/counter[11]_i_3/O
                         net (fo=7, routed)           0.484    10.649    graph_unit/counter[11]_i_3_n_0
    SLICE_X45Y32         LUT5 (Prop_lut5_I2_O)        0.124    10.773 f  graph_unit/FSM_onehot_state_reg[3]_i_5/O
                         net (fo=3, routed)           0.779    11.553    graph_unit/FSM_onehot_state_reg[3]_i_5_n_0
    SLICE_X45Y32         LUT3 (Prop_lut3_I1_O)        0.153    11.706 r  graph_unit/ball_reg_2[7]_i_1/O
                         net (fo=8, routed)           0.361    12.067    ball_next_2
    SLICE_X45Y31         FDCE                                         r  ball_reg_2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.438    14.779    clk_IBUF_BUFG
    SLICE_X45Y31         FDCE                                         r  ball_reg_2_reg[5]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X45Y31         FDCE (Setup_fdce_C_CE)      -0.408    14.596    ball_reg_2_reg[5]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -12.067    
  -------------------------------------------------------------------
                         slack                                  2.529    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graph_unit/y_delta_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.223ns  (logic 0.271ns (12.209%)  route 1.952ns (87.791%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.952     2.178    graph_unit/clk_IBUF
    SLICE_X42Y33         LUT5 (Prop_lut5_I2_O)        0.045     2.223 r  graph_unit/y_delta_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.223    graph_unit/y_delta_reg[2]_i_1_n_0
    SLICE_X42Y33         FDCE                                         r  graph_unit/y_delta_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.826     1.953    graph_unit/clk_IBUF_BUFG
    SLICE_X42Y33         FDCE                                         r  graph_unit/y_delta_reg_reg[2]/C
                         clock pessimism              0.000     1.953    
                         clock uncertainty            0.035     1.989    
    SLICE_X42Y33         FDCE (Hold_fdce_C_D)         0.121     2.110    graph_unit/y_delta_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graph_unit/x_delta_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.285ns  (logic 0.271ns (11.878%)  route 2.014ns (88.122%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.014     2.240    graph_unit/clk_IBUF
    SLICE_X42Y33         LUT6 (Prop_lut6_I0_O)        0.045     2.285 r  graph_unit/x_delta_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.285    graph_unit/x_delta_reg[6]_i_1_n_0
    SLICE_X42Y33         FDCE                                         r  graph_unit/x_delta_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.826     1.953    graph_unit/clk_IBUF_BUFG
    SLICE_X42Y33         FDCE                                         r  graph_unit/x_delta_reg_reg[6]/C
                         clock pessimism              0.000     1.953    
                         clock uncertainty            0.035     1.989    
    SLICE_X42Y33         FDCE (Hold_fdce_C_D)         0.121     2.110    graph_unit/x_delta_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 counter_unit/r_dig0_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/r_dig0_2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.212ns (64.546%)  route 0.116ns (35.454%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.557     1.440    counter_unit/clk_IBUF_BUFG
    SLICE_X46Y31         FDCE                                         r  counter_unit/r_dig0_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y31         FDCE (Prop_fdce_C_Q)         0.164     1.604 r  counter_unit/r_dig0_2_reg[0]/Q
                         net (fo=6, routed)           0.116     1.721    counter_unit/r_dig0_2_reg[3]_0[0]
    SLICE_X47Y31         LUT4 (Prop_lut4_I2_O)        0.048     1.769 r  counter_unit/r_dig0_2[2]_i_1/O
                         net (fo=1, routed)           0.000     1.769    counter_unit/r_dig0_2[2]_i_1_n_0
    SLICE_X47Y31         FDCE                                         r  counter_unit/r_dig0_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.825     1.952    counter_unit/clk_IBUF_BUFG
    SLICE_X47Y31         FDCE                                         r  counter_unit/r_dig0_2_reg[2]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X47Y31         FDCE (Hold_fdce_C_D)         0.107     1.560    counter_unit/r_dig0_2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 counter_unit/r_dig0_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/r_dig0_2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.213ns (64.458%)  route 0.117ns (35.542%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.557     1.440    counter_unit/clk_IBUF_BUFG
    SLICE_X46Y31         FDCE                                         r  counter_unit/r_dig0_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y31         FDCE (Prop_fdce_C_Q)         0.164     1.604 r  counter_unit/r_dig0_2_reg[0]/Q
                         net (fo=6, routed)           0.117     1.722    counter_unit/r_dig0_2_reg[3]_0[0]
    SLICE_X47Y31         LUT5 (Prop_lut5_I2_O)        0.049     1.771 r  counter_unit/r_dig0_2[3]_i_2/O
                         net (fo=1, routed)           0.000     1.771    counter_unit/r_dig0_2[3]_i_2_n_0
    SLICE_X47Y31         FDCE                                         r  counter_unit/r_dig0_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.825     1.952    counter_unit/clk_IBUF_BUFG
    SLICE_X47Y31         FDCE                                         r  counter_unit/r_dig0_2_reg[3]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X47Y31         FDCE (Hold_fdce_C_D)         0.104     1.557    counter_unit/r_dig0_2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 counter_unit/r_dig0_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/r_dig0_2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.557     1.440    counter_unit/clk_IBUF_BUFG
    SLICE_X46Y31         FDCE                                         r  counter_unit/r_dig0_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y31         FDCE (Prop_fdce_C_Q)         0.164     1.604 r  counter_unit/r_dig0_2_reg[0]/Q
                         net (fo=6, routed)           0.116     1.721    counter_unit/r_dig0_2_reg[3]_0[0]
    SLICE_X47Y31         LUT5 (Prop_lut5_I3_O)        0.045     1.766 r  counter_unit/r_dig0_2[1]_i_1/O
                         net (fo=1, routed)           0.000     1.766    counter_unit/r_dig0_2[1]_i_1_n_0
    SLICE_X47Y31         FDCE                                         r  counter_unit/r_dig0_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.825     1.952    counter_unit/clk_IBUF_BUFG
    SLICE_X47Y31         FDCE                                         r  counter_unit/r_dig0_2_reg[1]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X47Y31         FDCE (Hold_fdce_C_D)         0.091     1.544    counter_unit/r_dig0_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 ball_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ball_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.246ns (67.782%)  route 0.117ns (32.218%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.554     1.437    clk_IBUF_BUFG
    SLICE_X46Y28         FDCE                                         r  ball_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y28         FDCE (Prop_fdce_C_Q)         0.148     1.585 r  ball_reg_reg[3]/Q
                         net (fo=5, routed)           0.117     1.702    ball_reg[3]
    SLICE_X46Y28         LUT6 (Prop_lut6_I4_O)        0.098     1.800 r  ball_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.800    ball_reg[4]_i_1_n_0
    SLICE_X46Y28         FDCE                                         r  ball_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.822     1.949    clk_IBUF_BUFG
    SLICE_X46Y28         FDCE                                         r  ball_reg_reg[4]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X46Y28         FDCE (Hold_fdce_C_D)         0.121     1.558    ball_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 ball_reg_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ball_reg_2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.476%)  route 0.168ns (47.524%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.556     1.439    clk_IBUF_BUFG
    SLICE_X45Y30         FDCE                                         r  ball_reg_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y30         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  ball_reg_2_reg[0]/Q
                         net (fo=8, routed)           0.168     1.749    ball_reg_2[0]
    SLICE_X45Y31         LUT6 (Prop_lut6_I3_O)        0.045     1.794 r  ball_reg_2[4]_i_1/O
                         net (fo=1, routed)           0.000     1.794    ball_reg_2[4]_i_1_n_0
    SLICE_X45Y31         FDCE                                         r  ball_reg_2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.825     1.952    clk_IBUF_BUFG
    SLICE_X45Y31         FDCE                                         r  ball_reg_2_reg[4]/C
                         clock pessimism             -0.498     1.454    
    SLICE_X45Y31         FDCE (Hold_fdce_C_D)         0.091     1.545    ball_reg_2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 ball_reg_2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.227ns (63.414%)  route 0.131ns (36.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.559     1.442    clk_IBUF_BUFG
    SLICE_X45Y33         FDCE                                         r  ball_reg_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDCE (Prop_fdce_C_Q)         0.128     1.570 r  ball_reg_2_reg[7]/Q
                         net (fo=3, routed)           0.131     1.701    graph_unit/FSM_onehot_state_reg_reg[2][7]
    SLICE_X45Y32         LUT6 (Prop_lut6_I1_O)        0.099     1.800 r  graph_unit/FSM_onehot_state_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     1.800    graph_unit_n_39
    SLICE_X45Y32         FDCE                                         r  FSM_onehot_state_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.826     1.953    clk_IBUF_BUFG
    SLICE_X45Y32         FDCE                                         r  FSM_onehot_state_reg_reg[3]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X45Y32         FDCE (Hold_fdce_C_D)         0.092     1.547    FSM_onehot_state_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 ball_reg_2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.227ns (63.238%)  route 0.132ns (36.762%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.559     1.442    clk_IBUF_BUFG
    SLICE_X45Y33         FDCE                                         r  ball_reg_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDCE (Prop_fdce_C_Q)         0.128     1.570 f  ball_reg_2_reg[7]/Q
                         net (fo=3, routed)           0.132     1.702    graph_unit/FSM_onehot_state_reg_reg[2][7]
    SLICE_X45Y32         LUT6 (Prop_lut6_I1_O)        0.099     1.801 r  graph_unit/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.801    graph_unit_n_40
    SLICE_X45Y32         FDCE                                         r  FSM_onehot_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.826     1.953    clk_IBUF_BUFG
    SLICE_X45Y32         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X45Y32         FDCE (Hold_fdce_C_D)         0.091     1.546    FSM_onehot_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.828%)  route 0.204ns (59.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.558     1.441    clk_IBUF_BUFG
    SLICE_X45Y32         FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y32         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=43, routed)          0.204     1.786    FSM_onehot_state_reg_reg_n_0_[2]
    SLICE_X42Y30         FDPE                                         r  FSM_onehot_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.823     1.950    clk_IBUF_BUFG
    SLICE_X42Y30         FDPE                                         r  FSM_onehot_state_reg_reg[0]/C
                         clock pessimism             -0.478     1.472    
    SLICE_X42Y30         FDPE (Hold_fdpe_C_D)         0.059     1.531    FSM_onehot_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y10   text_unit/ascii_unit/addr_reg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X42Y30   FSM_onehot_state_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X42Y34   FSM_onehot_state_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X45Y32   FSM_onehot_state_reg_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X45Y32   FSM_onehot_state_reg_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X45Y30   ball_reg_2_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X45Y30   ball_reg_2_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X45Y28   ball_reg_2_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X45Y28   ball_reg_2_reg[3]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X42Y30   FSM_onehot_state_reg_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X42Y30   FSM_onehot_state_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X42Y34   FSM_onehot_state_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X42Y34   FSM_onehot_state_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X45Y32   FSM_onehot_state_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X45Y32   FSM_onehot_state_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X45Y32   FSM_onehot_state_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X45Y32   FSM_onehot_state_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X45Y30   ball_reg_2_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X45Y30   ball_reg_2_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X42Y30   FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X42Y30   FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X42Y34   FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X42Y34   FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X45Y32   FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X45Y32   FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X45Y32   FSM_onehot_state_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X45Y32   FSM_onehot_state_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X45Y30   ball_reg_2_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X45Y30   ball_reg_2_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           146 Endpoints
Min Delay           146 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.833ns  (logic 4.533ns (46.103%)  route 5.300ns (53.897%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X50Y30         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          1.445     1.963    graph_unit/seg_OBUF[6]_inst_i_1_0[0]
    SLICE_X46Y32         LUT4 (Prop_lut4_I1_O)        0.124     2.087 r  graph_unit/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.890     2.977    graph_unit/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X46Y27         LUT4 (Prop_lut4_I1_O)        0.153     3.130 r  graph_unit/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.965     6.095    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.738     9.833 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.833    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.827ns  (logic 4.538ns (46.176%)  route 5.290ns (53.824%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X50Y30         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           1.306     1.824    graph_unit/seg_OBUF[6]_inst_i_1_0[1]
    SLICE_X46Y32         LUT5 (Prop_lut5_I2_O)        0.124     1.948 f  graph_unit/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.217     3.166    graph_unit/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X46Y27         LUT4 (Prop_lut4_I0_O)        0.152     3.318 r  graph_unit/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.766     6.084    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.744     9.827 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.827    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.613ns  (logic 4.507ns (46.882%)  route 5.106ns (53.118%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X50Y30         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          1.445     1.963    graph_unit/seg_OBUF[6]_inst_i_1_0[0]
    SLICE_X46Y32         LUT4 (Prop_lut4_I1_O)        0.124     2.087 r  graph_unit/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.053     3.140    graph_unit/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X46Y27         LUT4 (Prop_lut4_I2_O)        0.150     3.290 r  graph_unit/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.608     5.898    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.715     9.613 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.613    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.396ns  (logic 4.301ns (45.778%)  route 5.095ns (54.222%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X50Y30         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          1.445     1.963    graph_unit/seg_OBUF[6]_inst_i_1_0[0]
    SLICE_X46Y32         LUT4 (Prop_lut4_I1_O)        0.124     2.087 r  graph_unit/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.053     3.140    graph_unit/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X46Y27         LUT4 (Prop_lut4_I3_O)        0.124     3.264 r  graph_unit/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.597     5.861    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     9.396 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.396    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.375ns  (logic 4.270ns (45.553%)  route 5.104ns (54.447%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X50Y30         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          1.445     1.963    graph_unit/seg_OBUF[6]_inst_i_1_0[0]
    SLICE_X46Y32         LUT4 (Prop_lut4_I1_O)        0.124     2.087 r  graph_unit/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.890     2.977    graph_unit/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X46Y27         LUT4 (Prop_lut4_I1_O)        0.124     3.101 r  graph_unit/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.769     5.870    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     9.375 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.375    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.291ns  (logic 4.302ns (46.300%)  route 4.989ns (53.700%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X50Y30         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           1.306     1.824    graph_unit/seg_OBUF[6]_inst_i_1_0[1]
    SLICE_X46Y32         LUT5 (Prop_lut5_I2_O)        0.124     1.948 r  graph_unit/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.217     3.166    graph_unit/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X46Y27         LUT4 (Prop_lut4_I1_O)        0.124     3.290 r  graph_unit/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.465     5.755    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     9.291 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.291    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.218ns  (logic 4.295ns (46.593%)  route 4.923ns (53.407%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X50Y30         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           1.306     1.824    graph_unit/seg_OBUF[6]_inst_i_1_0[1]
    SLICE_X46Y32         LUT5 (Prop_lut5_I2_O)        0.124     1.948 r  graph_unit/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.033     2.981    graph_unit/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X46Y27         LUT4 (Prop_lut4_I2_O)        0.124     3.105 r  graph_unit/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.584     5.689    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     9.218 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.218    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/transmitter/bit_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            RsTx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.701ns  (logic 3.974ns (45.670%)  route 4.727ns (54.330%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE                         0.000     0.000 r  uart/transmitter/bit_out_reg/C
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart/transmitter/bit_out_reg/Q
                         net (fo=1, routed)           4.727     5.183    RsTx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     8.701 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000     8.701    RsTx
    A18                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.469ns  (logic 4.393ns (58.815%)  route 3.076ns (41.185%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X50Y30         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           0.821     1.339    q7seg/Q[1]
    SLICE_X52Y30         LUT2 (Prop_lut2_I0_O)        0.152     1.491 r  q7seg/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.256     3.746    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.723     7.469 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.469    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.321ns  (logic 4.381ns (59.839%)  route 2.940ns (40.161%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X50Y30         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          0.834     1.352    q7seg/Q[0]
    SLICE_X52Y30         LUT2 (Prop_lut2_I1_O)        0.153     1.505 r  q7seg/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.106     3.611    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.710     7.321 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.321    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/data_in_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/temp_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.148ns (58.574%)  route 0.105ns (41.426%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE                         0.000     0.000 r  uart/data_in_reg[7]/C
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  uart/data_in_reg[7]/Q
                         net (fo=1, routed)           0.105     0.253    uart/transmitter/Q[7]
    SLICE_X41Y37         FDRE                                         r  uart/transmitter/temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/data_in_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/temp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE                         0.000     0.000 r  uart/data_in_reg[1]/C
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart/data_in_reg[1]/Q
                         net (fo=1, routed)           0.100     0.264    uart/transmitter/Q[1]
    SLICE_X41Y37         FDRE                                         r  uart/transmitter/temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/data_in_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/temp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE                         0.000     0.000 r  uart/data_in_reg[2]/C
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart/data_in_reg[2]/Q
                         net (fo=1, routed)           0.100     0.264    uart/transmitter/Q[2]
    SLICE_X41Y37         FDRE                                         r  uart/transmitter/temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/data_in_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/temp_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.164ns (60.928%)  route 0.105ns (39.072%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE                         0.000     0.000 r  uart/data_in_reg[3]/C
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart/data_in_reg[3]/Q
                         net (fo=1, routed)           0.105     0.269    uart/transmitter/Q[3]
    SLICE_X43Y37         FDRE                                         r  uart/transmitter/temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/data_in_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.141ns (50.832%)  route 0.136ns (49.168%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[4]/C
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/receiver/data_out_reg[4]/Q
                         net (fo=5, routed)           0.136     0.277    uart/data_out[4]
    SLICE_X42Y37         FDRE                                         r  uart/data_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/transmitter/temp_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/bit_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.186ns (66.095%)  route 0.095ns (33.905%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE                         0.000     0.000 r  uart/transmitter/temp_reg[7]/C
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/transmitter/temp_reg[7]/Q
                         net (fo=1, routed)           0.095     0.236    uart/transmitter/data7
    SLICE_X43Y36         LUT6 (Prop_lut6_I1_O)        0.045     0.281 r  uart/transmitter/bit_out_i_3/O
                         net (fo=1, routed)           0.000     0.281    uart/transmitter/bit_out_i_3_n_0
    SLICE_X43Y36         FDRE                                         r  uart/transmitter/bit_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/receiver/received_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.186ns (62.164%)  route 0.113ns (37.836%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDRE                         0.000     0.000 r  uart/receiver/last_bit_reg/C
    SLICE_X41Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  uart/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.113     0.254    uart/receiver/last_bit
    SLICE_X41Y39         LUT5 (Prop_lut5_I2_O)        0.045     0.299 r  uart/receiver/received_i_1/O
                         net (fo=1, routed)           0.000     0.299    uart/receiver/received_i_1_n_0
    SLICE_X41Y39         FDRE                                         r  uart/receiver/received_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/data_in_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.141ns (43.133%)  route 0.186ns (56.867%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[3]/C
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/receiver/data_out_reg[3]/Q
                         net (fo=5, routed)           0.186     0.327    uart/data_out[3]
    SLICE_X42Y37         FDRE                                         r  uart/data_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/data_in_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.141ns (43.113%)  route 0.186ns (56.887%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[0]/C
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/receiver/data_out_reg[0]/Q
                         net (fo=5, routed)           0.186     0.327    uart/data_out[0]
    SLICE_X42Y37         FDRE                                         r  uart/data_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/data_in_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/temp_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.148ns (45.118%)  route 0.180ns (54.882%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE                         0.000     0.000 r  uart/data_in_reg[5]/C
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  uart/data_in_reg[5]/Q
                         net (fo=1, routed)           0.180     0.328    uart/transmitter/Q[5]
    SLICE_X43Y37         FDRE                                         r  uart/transmitter/temp_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            72 Endpoints
Min Delay            72 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graph_unit/x_ball_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.832ns  (logic 4.471ns (45.478%)  route 5.361ns (54.522%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.561     5.082    graph_unit/clk_IBUF_BUFG
    SLICE_X41Y35         FDCE                                         r  graph_unit/x_ball_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDCE (Prop_fdce_C_Q)         0.456     5.538 f  graph_unit/x_ball_reg_reg[9]/Q
                         net (fo=10, routed)          1.166     6.704    graph_unit/x_ball_reg_reg[9]_0[9]
    SLICE_X46Y32         LUT5 (Prop_lut5_I1_O)        0.124     6.828 r  graph_unit/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.230     8.058    graph_unit/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X46Y27         LUT4 (Prop_lut4_I0_O)        0.153     8.211 r  graph_unit/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.965    11.176    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.738    14.914 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.914    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graph_unit/x_ball_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.721ns  (logic 4.476ns (46.044%)  route 5.245ns (53.956%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.559     5.080    graph_unit/clk_IBUF_BUFG
    SLICE_X41Y34         FDCE                                         r  graph_unit/x_ball_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.456     5.536 f  graph_unit/x_ball_reg_reg[7]/Q
                         net (fo=12, routed)          1.436     6.973    graph_unit/x_ball_reg_reg[9]_0[7]
    SLICE_X46Y32         LUT4 (Prop_lut4_I3_O)        0.124     7.097 r  graph_unit/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.043     8.139    graph_unit/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X46Y27         LUT4 (Prop_lut4_I3_O)        0.152     8.291 r  graph_unit/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.766    11.057    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.744    14.801 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.801    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graph_unit/x_ball_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.542ns  (logic 4.445ns (46.580%)  route 5.097ns (53.420%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.559     5.080    graph_unit/clk_IBUF_BUFG
    SLICE_X41Y34         FDCE                                         r  graph_unit/x_ball_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.456     5.536 f  graph_unit/x_ball_reg_reg[7]/Q
                         net (fo=12, routed)          1.436     6.973    graph_unit/x_ball_reg_reg[9]_0[7]
    SLICE_X46Y32         LUT4 (Prop_lut4_I3_O)        0.124     7.097 r  graph_unit/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.053     8.149    graph_unit/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X46Y27         LUT4 (Prop_lut4_I2_O)        0.150     8.299 r  graph_unit/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.608    10.908    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.715    14.622 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.622    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graph_unit/x_ball_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.373ns  (logic 4.208ns (44.897%)  route 5.165ns (55.103%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.561     5.082    graph_unit/clk_IBUF_BUFG
    SLICE_X41Y35         FDCE                                         r  graph_unit/x_ball_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDCE (Prop_fdce_C_Q)         0.456     5.538 f  graph_unit/x_ball_reg_reg[9]/Q
                         net (fo=10, routed)          1.166     6.704    graph_unit/x_ball_reg_reg[9]_0[9]
    SLICE_X46Y32         LUT5 (Prop_lut5_I1_O)        0.124     6.828 r  graph_unit/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.230     8.058    graph_unit/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X46Y27         LUT4 (Prop_lut4_I2_O)        0.124     8.182 r  graph_unit/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.769    10.951    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    14.456 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.456    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graph_unit/x_ball_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.325ns  (logic 4.239ns (45.460%)  route 5.086ns (54.540%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.559     5.080    graph_unit/clk_IBUF_BUFG
    SLICE_X41Y34         FDCE                                         r  graph_unit/x_ball_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.456     5.536 f  graph_unit/x_ball_reg_reg[7]/Q
                         net (fo=12, routed)          1.436     6.973    graph_unit/x_ball_reg_reg[9]_0[7]
    SLICE_X46Y32         LUT4 (Prop_lut4_I3_O)        0.124     7.097 r  graph_unit/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.053     8.149    graph_unit/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X46Y27         LUT4 (Prop_lut4_I3_O)        0.124     8.273 r  graph_unit/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.597    10.870    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.405 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.405    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graph_unit/x_ball_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.184ns  (logic 4.240ns (46.163%)  route 4.944ns (53.837%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.559     5.080    graph_unit/clk_IBUF_BUFG
    SLICE_X41Y34         FDCE                                         r  graph_unit/x_ball_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.456     5.536 f  graph_unit/x_ball_reg_reg[7]/Q
                         net (fo=12, routed)          1.436     6.973    graph_unit/x_ball_reg_reg[9]_0[7]
    SLICE_X46Y32         LUT4 (Prop_lut4_I3_O)        0.124     7.097 r  graph_unit/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.043     8.139    graph_unit/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X46Y27         LUT4 (Prop_lut4_I3_O)        0.124     8.263 r  graph_unit/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.465    10.729    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    14.264 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.264    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graph_unit/x_ball_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.111ns  (logic 4.233ns (46.462%)  route 4.878ns (53.538%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.559     5.080    graph_unit/clk_IBUF_BUFG
    SLICE_X41Y34         FDCE                                         r  graph_unit/x_ball_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.456     5.536 r  graph_unit/x_ball_reg_reg[6]/Q
                         net (fo=12, routed)          1.314     6.850    graph_unit/x_ball_reg_reg[9]_0[6]
    SLICE_X46Y31         LUT4 (Prop_lut4_I3_O)        0.124     6.974 f  graph_unit/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.980     7.954    graph_unit/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X46Y27         LUT4 (Prop_lut4_I1_O)        0.124     8.078 r  graph_unit/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.584    10.662    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.191 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.191    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.198ns  (logic 3.986ns (55.386%)  route 3.211ns (44.614%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.552     5.073    clk_IBUF_BUFG
    SLICE_X36Y29         FDCE                                         r  rgb_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  rgb_reg_reg[4]/Q
                         net (fo=1, routed)           3.211     8.740    rgb_OBUF[4]
    D17                  OBUF (Prop_obuf_I_O)         3.530    12.271 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.271    rgb[4]
    D17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.176ns  (logic 4.043ns (56.338%)  route 3.133ns (43.662%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.549     5.070    clk_IBUF_BUFG
    SLICE_X46Y26         FDCE                                         r  rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y26         FDCE (Prop_fdce_C_Q)         0.518     5.588 r  rgb_reg_reg[0]/Q
                         net (fo=1, routed)           3.133     8.721    rgb_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    12.246 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.246    rgb[0]
    J18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.944ns  (logic 4.121ns (59.346%)  route 2.823ns (40.654%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.552     5.073    clk_IBUF_BUFG
    SLICE_X36Y29         FDCE                                         r  rgb_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDCE (Prop_fdce_C_Q)         0.419     5.492 r  rgb_reg_reg[5]/Q
                         net (fo=1, routed)           2.823     8.315    rgb_OBUF[5]
    G17                  OBUF (Prop_obuf_I_O)         3.702    12.017 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.017    rgb[5]
    G17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.186ns (57.663%)  route 0.137ns (42.337%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.550     1.433    vga_unit/clk_IBUF_BUFG
    SLICE_X41Y25         FDCE                                         r  vga_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDCE (Prop_fdce_C_Q)         0.141     1.574 r  vga_unit/v_count_reg_reg[1]/Q
                         net (fo=29, routed)          0.137     1.711    vga_unit/Q[1]
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.045     1.756 r  vga_unit/v_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.756    vga_unit/v_count_next[1]_i_1_n_0
    SLICE_X40Y25         FDCE                                         r  vga_unit/v_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.186ns (55.656%)  route 0.148ns (44.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.550     1.433    vga_unit/clk_IBUF_BUFG
    SLICE_X37Y24         FDCE                                         r  vga_unit/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDCE (Prop_fdce_C_Q)         0.141     1.574 r  vga_unit/v_count_reg_reg[4]/Q
                         net (fo=34, routed)          0.148     1.722    vga_unit/Q[4]
    SLICE_X38Y24         LUT6 (Prop_lut6_I5_O)        0.045     1.767 r  vga_unit/v_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     1.767    vga_unit/v_count_next[6]_i_1_n_0
    SLICE_X38Y24         FDCE                                         r  vga_unit/v_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.186ns (55.324%)  route 0.150ns (44.676%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.550     1.433    vga_unit/clk_IBUF_BUFG
    SLICE_X37Y24         FDCE                                         r  vga_unit/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDCE (Prop_fdce_C_Q)         0.141     1.574 r  vga_unit/v_count_reg_reg[4]/Q
                         net (fo=34, routed)          0.150     1.724    vga_unit/Q[4]
    SLICE_X38Y24         LUT6 (Prop_lut6_I1_O)        0.045     1.769 r  vga_unit/v_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.769    vga_unit/v_count_next[5]_i_1_n_0
    SLICE_X38Y24         FDCE                                         r  vga_unit/v_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.186ns (55.055%)  route 0.152ns (44.945%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.550     1.433    vga_unit/clk_IBUF_BUFG
    SLICE_X39Y25         FDCE                                         r  vga_unit/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDCE (Prop_fdce_C_Q)         0.141     1.574 r  vga_unit/v_count_reg_reg[3]/Q
                         net (fo=26, routed)          0.152     1.726    vga_unit/Q[3]
    SLICE_X38Y25         LUT6 (Prop_lut6_I3_O)        0.045     1.771 r  vga_unit/v_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.771    vga_unit/v_count_next[3]_i_1_n_0
    SLICE_X38Y25         FDCE                                         r  vga_unit/v_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.229%)  route 0.170ns (47.771%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.554     1.437    vga_unit/clk_IBUF_BUFG
    SLICE_X43Y29         FDCE                                         r  vga_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  vga_unit/h_count_reg_reg[1]/Q
                         net (fo=18, routed)          0.170     1.748    vga_unit/h_count_reg_reg[9]_0[1]
    SLICE_X43Y30         LUT2 (Prop_lut2_I0_O)        0.045     1.793 r  vga_unit/h_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.793    vga_unit/h_count_next[1]
    SLICE_X43Y30         FDCE                                         r  vga_unit/h_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.189ns (52.628%)  route 0.170ns (47.372%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.554     1.437    vga_unit/clk_IBUF_BUFG
    SLICE_X43Y29         FDCE                                         r  vga_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  vga_unit/h_count_reg_reg[1]/Q
                         net (fo=18, routed)          0.170     1.748    vga_unit/h_count_reg_reg[9]_0[1]
    SLICE_X43Y30         LUT3 (Prop_lut3_I2_O)        0.048     1.796 r  vga_unit/h_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.796    vga_unit/h_count_next[2]_i_1_n_0
    SLICE_X43Y30         FDCE                                         r  vga_unit/h_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.186ns (47.331%)  route 0.207ns (52.669%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.550     1.433    vga_unit/clk_IBUF_BUFG
    SLICE_X41Y25         FDCE                                         r  vga_unit/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDCE (Prop_fdce_C_Q)         0.141     1.574 r  vga_unit/v_count_reg_reg[8]/Q
                         net (fo=29, routed)          0.207     1.781    vga_unit/Q[8]
    SLICE_X40Y25         LUT4 (Prop_lut4_I0_O)        0.045     1.826 r  vga_unit/v_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.826    vga_unit/v_count_next[8]_i_1_n_0
    SLICE_X40Y25         FDCE                                         r  vga_unit/v_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            text_unit/char_addr_s_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.189ns (46.179%)  route 0.220ns (53.821%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.550     1.433    vga_unit/clk_IBUF_BUFG
    SLICE_X43Y24         FDCE                                         r  vga_unit/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDCE (Prop_fdce_C_Q)         0.141     1.574 f  vga_unit/h_count_reg_reg[7]/Q
                         net (fo=53, routed)          0.220     1.794    vga_unit/h_count_reg_reg[9]_0[7]
    SLICE_X46Y24         LUT5 (Prop_lut5_I3_O)        0.048     1.842 r  vga_unit/char_addr_s_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.842    text_unit/D[6]
    SLICE_X46Y24         LDCE                                         r  text_unit/char_addr_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.186ns (45.174%)  route 0.226ns (54.826%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.556     1.439    vga_unit/clk_IBUF_BUFG
    SLICE_X43Y31         FDCE                                         r  vga_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  vga_unit/h_count_reg_reg[3]/Q
                         net (fo=21, routed)          0.226     1.806    vga_unit/h_count_reg_reg[9]_0[3]
    SLICE_X44Y31         LUT4 (Prop_lut4_I0_O)        0.045     1.851 r  vga_unit/h_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.851    vga_unit/h_count_next[3]_i_1_n_0
    SLICE_X44Y31         FDCE                                         r  vga_unit/h_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.415ns  (logic 0.189ns (45.570%)  route 0.226ns (54.430%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.556     1.439    vga_unit/clk_IBUF_BUFG
    SLICE_X43Y31         FDCE                                         r  vga_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  vga_unit/h_count_reg_reg[3]/Q
                         net (fo=21, routed)          0.226     1.806    vga_unit/h_count_reg_reg[9]_0[3]
    SLICE_X44Y31         LUT5 (Prop_lut5_I1_O)        0.048     1.854 r  vga_unit/h_count_next[4]_i_1/O
                         net (fo=1, routed)           0.000     1.854    vga_unit/h_count_next[4]_i_1_n_0
    SLICE_X44Y31         FDCE                                         r  vga_unit/h_count_next_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           203 Endpoints
Min Delay           203 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[11]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.509ns  (logic 1.451ns (19.325%)  route 6.058ns (80.675%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=154, routed)         6.058     7.509    reset_IBUF
    SLICE_X32Y40         FDCE                                         f  rgb_reg_reg[11]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.443     4.784    clk_IBUF_BUFG
    SLICE_X32Y40         FDCE                                         r  rgb_reg_reg[11]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[11]_lopt_replica_2/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.509ns  (logic 1.451ns (19.325%)  route 6.058ns (80.675%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=154, routed)         6.058     7.509    reset_IBUF
    SLICE_X32Y40         FDCE                                         f  rgb_reg_reg[11]_lopt_replica_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.443     4.784    clk_IBUF_BUFG
    SLICE_X32Y40         FDCE                                         r  rgb_reg_reg[11]_lopt_replica_2/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[11]_lopt_replica_3/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.218ns  (logic 1.451ns (20.103%)  route 5.767ns (79.897%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=154, routed)         5.767     7.218    reset_IBUF
    SLICE_X32Y39         FDCE                                         f  rgb_reg_reg[11]_lopt_replica_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.443     4.784    clk_IBUF_BUFG
    SLICE_X32Y39         FDCE                                         r  rgb_reg_reg[11]_lopt_replica_3/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.929ns  (logic 1.451ns (20.942%)  route 5.478ns (79.058%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=154, routed)         5.478     6.929    reset_IBUF
    SLICE_X32Y37         FDCE                                         f  rgb_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.441     4.782    clk_IBUF_BUFG
    SLICE_X32Y37         FDCE                                         r  rgb_reg_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            last_rec_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.869ns  (logic 1.575ns (22.930%)  route 5.294ns (77.070%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=154, routed)         4.794     6.245    uart/receiver/AR[0]
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.124     6.369 r  uart/receiver/last_rec_i_1/O
                         net (fo=1, routed)           0.500     6.869    uart_n_3
    SLICE_X42Y35         FDRE                                         r  last_rec_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.442     4.783    clk_IBUF_BUFG
    SLICE_X42Y35         FDRE                                         r  last_rec_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            graph_unit/y_pad_reg_2_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.611ns  (logic 1.451ns (21.951%)  route 5.160ns (78.049%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=154, routed)         5.160     6.611    graph_unit/AR[0]
    SLICE_X38Y33         FDCE                                         f  graph_unit/y_pad_reg_2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.438     4.779    graph_unit/clk_IBUF_BUFG
    SLICE_X38Y33         FDCE                                         r  graph_unit/y_pad_reg_2_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            graph_unit/y_pad_reg_2_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.462ns  (logic 1.451ns (22.457%)  route 5.011ns (77.543%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=154, routed)         5.011     6.462    graph_unit/AR[0]
    SLICE_X37Y35         FDCE                                         f  graph_unit/y_pad_reg_2_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.440     4.781    graph_unit/clk_IBUF_BUFG
    SLICE_X37Y35         FDCE                                         r  graph_unit/y_pad_reg_2_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            graph_unit/y_pad_reg_2_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.304ns  (logic 1.451ns (23.018%)  route 4.853ns (76.982%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=154, routed)         4.853     6.304    graph_unit/AR[0]
    SLICE_X37Y33         FDCE                                         f  graph_unit/y_pad_reg_2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.438     4.779    graph_unit/clk_IBUF_BUFG
    SLICE_X37Y33         FDCE                                         r  graph_unit/y_pad_reg_2_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            graph_unit/y_pad_reg_2_reg[2]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.304ns  (logic 1.451ns (23.018%)  route 4.853ns (76.982%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=154, routed)         4.853     6.304    graph_unit/AR[0]
    SLICE_X37Y33         FDPE                                         f  graph_unit/y_pad_reg_2_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.438     4.779    graph_unit/clk_IBUF_BUFG
    SLICE_X37Y33         FDPE                                         r  graph_unit/y_pad_reg_2_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            graph_unit/y_pad_reg_2_reg[3]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.304ns  (logic 1.451ns (23.018%)  route 4.853ns (76.982%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=154, routed)         4.853     6.304    graph_unit/AR[0]
    SLICE_X37Y33         FDPE                                         f  graph_unit/y_pad_reg_2_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.438     4.779    graph_unit/clk_IBUF_BUFG
    SLICE_X37Y33         FDPE                                         r  graph_unit/y_pad_reg_2_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[1]/C
    SLICE_X43Y30         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/h_count_next_reg[1]/Q
                         net (fo=1, routed)           0.110     0.251    vga_unit/h_count_next_reg_n_0_[1]
    SLICE_X43Y29         FDCE                                         r  vga_unit/h_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.822     1.949    vga_unit/clk_IBUF_BUFG
    SLICE_X43Y29         FDCE                                         r  vga_unit/h_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[6]/C
    SLICE_X40Y27         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/h_count_next_reg[6]/Q
                         net (fo=1, routed)           0.119     0.260    vga_unit/h_count_next_reg_n_0_[6]
    SLICE_X40Y26         FDCE                                         r  vga_unit/h_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.818     1.945    vga_unit/clk_IBUF_BUFG
    SLICE_X40Y26         FDCE                                         r  vga_unit/h_count_reg_reg[6]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[4]/C
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga_unit/v_count_next_reg[4]/Q
                         net (fo=1, routed)           0.100     0.264    vga_unit/v_count_next_reg_n_0_[4]
    SLICE_X37Y24         FDCE                                         r  vga_unit/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.816     1.943    vga_unit/clk_IBUF_BUFG
    SLICE_X37Y24         FDCE                                         r  vga_unit/v_count_reg_reg[4]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[8]/C
    SLICE_X42Y27         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga_unit/h_count_next_reg[8]/Q
                         net (fo=1, routed)           0.110     0.274    vga_unit/h_count_next_reg_n_0_[8]
    SLICE_X42Y26         FDCE                                         r  vga_unit/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.818     1.945    vga_unit/clk_IBUF_BUFG
    SLICE_X42Y26         FDCE                                         r  vga_unit/h_count_reg_reg[8]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[5]/C
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga_unit/v_count_next_reg[5]/Q
                         net (fo=1, routed)           0.116     0.280    vga_unit/v_count_next_reg_n_0_[5]
    SLICE_X39Y24         FDCE                                         r  vga_unit/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.816     1.943    vga_unit/clk_IBUF_BUFG
    SLICE_X39Y24         FDCE                                         r  vga_unit/v_count_reg_reg[5]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[9]/C
    SLICE_X39Y26         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/v_count_next_reg[9]/Q
                         net (fo=1, routed)           0.144     0.285    vga_unit/v_count_next_reg_n_0_[9]
    SLICE_X39Y27         FDCE                                         r  vga_unit/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.819     1.946    vga_unit/clk_IBUF_BUFG
    SLICE_X39Y27         FDCE                                         r  vga_unit/v_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.400%)  route 0.174ns (57.600%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[2]/C
    SLICE_X43Y30         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga_unit/h_count_next_reg[2]/Q
                         net (fo=1, routed)           0.174     0.302    vga_unit/h_count_next_reg_n_0_[2]
    SLICE_X43Y31         FDCE                                         r  vga_unit/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.824     1.951    vga_unit/clk_IBUF_BUFG
    SLICE_X43Y31         FDCE                                         r  vga_unit/h_count_reg_reg[2]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.542%)  route 0.162ns (53.458%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[1]/C
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/v_count_next_reg[1]/Q
                         net (fo=1, routed)           0.162     0.303    vga_unit/v_count_next_reg_n_0_[1]
    SLICE_X41Y25         FDCE                                         r  vga_unit/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.817     1.944    vga_unit/clk_IBUF_BUFG
    SLICE_X41Y25         FDCE                                         r  vga_unit/v_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.525%)  route 0.180ns (58.475%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[4]/C
    SLICE_X44Y31         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga_unit/h_count_next_reg[4]/Q
                         net (fo=1, routed)           0.180     0.308    vga_unit/h_count_next_reg_n_0_[4]
    SLICE_X43Y31         FDCE                                         r  vga_unit/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.824     1.951    vga_unit/clk_IBUF_BUFG
    SLICE_X43Y31         FDCE                                         r  vga_unit/h_count_reg_reg[4]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.673%)  route 0.168ns (54.327%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[3]/C
    SLICE_X44Y31         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/h_count_next_reg[3]/Q
                         net (fo=1, routed)           0.168     0.309    vga_unit/h_count_next_reg_n_0_[3]
    SLICE_X43Y31         FDCE                                         r  vga_unit/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.824     1.951    vga_unit/clk_IBUF_BUFG
    SLICE_X43Y31         FDCE                                         r  vga_unit/h_count_reg_reg[3]/C





