/**
  ******************************************************************************
  * @file    stm8s_it.h
  * @author  MCD Application Team
  * @version V2.3.0
  * @date    16-June-2017
  * @brief   This file contains the headers of the interrupt handlers
   ******************************************************************************
  * @attention
  *
  * <h2><center>&copy; COPYRIGHT 2014 STMicroelectronics</center></h2>
  *
  * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
  * You may not use this file except in compliance with the License.
  * You may obtain a copy of the License at:
  *
  *        http://www.st.com/software_license_agreement_liberty_v2
  *
  * Unless required by applicable law or agreed to in writing, software 
  * distributed under the License is distributed on an "AS IS" BASIS, 
  * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  * See the License for the specific language governing permissions and
  * limitations under the License.
  *
  ******************************************************************************
  */ 

/* Define to prevent recursive inclusion -------------------------------------*/
#ifndef __STM8S_IT_H
#define __STM8S_IT_H

/* Includes ------------------------------------------------------------------*/
#include "stm8s.h"

/* Exported types ------------------------------------------------------------*/
/* Exported constants --------------------------------------------------------*/
/* Exported macro ------------------------------------------------------------*/
/* Exported functions ------------------------------------------------------- */
#ifdef _COSMIC_
//  void _stext(void); /* RESET startup routine */
//  INTERRUPT_HANDLER(NonHandledInterrupt,25);
#endif /* _COSMIC_ */

#ifndef _RAISONANCE_
//  INTERRUPT_HANDLER_TRAP(TRAP_IRQHandler); /* TRAP */
//  INTERRUPT_HANDLER(TLI_IRQHandler,0); /* TLI */
//  INTERRUPT_HANDLER(AWU_IRQHandler,1); /* AWU */
//  INTERRUPT_HANDLER(CLK_IRQHandler,2); /* CLOCK */
//  INTERRUPT_HANDLER(EXTI_PORTA_IRQHandler,3); /* EXTI PORTA */
//  INTERRUPT_HANDLER(EXTI_PORTB_IRQHandler,4); /* EXTI PORTB */
//  INTERRUPT_HANDLER(EXTI_PORTC_IRQHandler,5); /* EXTI PORTC */
//  INTERRUPT_HANDLER(EXTI_PORTD_IRQHandler,6); /* EXTI PORTD */
//  INTERRUPT_HANDLER(EXTI_PORTE_IRQHandler,7); /* EXTI PORTE */

#if defined(STM8S903) || defined(STM8AF622x)
//  INTERRUPT_HANDLER(EXTI_PORTF_IRQHandler,8); /* EXTI PORTF */
#endif /* (STM8S903) || (STM8AF622x) */

#if defined (STM8S208) || defined (STM8AF52Ax)
//  INTERRUPT_HANDLER(CAN_RX_IRQHandler,8); /* CAN RX */
//  INTERRUPT_HANDLER(CAN_TX_IRQHandler,9); /* CAN TX/ER/SC */
#endif /* (STM8S208) || (STM8AF52Ax) */

//  INTERRUPT_HANDLER(SPI_IRQHandler,10); /* SPI */
//  INTERRUPT_HANDLER(TIM1_CAP_COM_IRQHandler,12); /* TIM1 CAP/COM */
//  INTERRUPT_HANDLER(TIM1_UPD_OVF_TRG_BRK_IRQHandler,11); /* TIM1 UPD/OVF/TRG/BRK */

#if defined(STM8S903) || defined(STM8AF622x)
//  INTERRUPT_HANDLER(TIM5_UPD_OVF_BRK_TRG_IRQHandler,13); /* TIM5 UPD/OVF/BRK/TRG */
//  INTERRUPT_HANDLER(TIM5_CAP_COM_IRQHandler,14); /* TIM5 CAP/COM */
#else /* (STM8S208) || (STM8S207) || (STM8S105) || (STM8S103) || (STM8AF52Ax) || (STM8AF62Ax) || (STM8A626x) */
//  INTERRUPT_HANDLER(TIM2_UPD_OVF_BRK_IRQHandler,13); /* TIM2 UPD/OVF/BRK */
//  INTERRUPT_HANDLER(TIM2_CAP_COM_IRQHandler,14); /* TIM2 CAP/COM */
#endif /* (STM8S903) || (STM8AF622x) */

#if defined (STM8S208) || defined(STM8S207) || defined(STM8S007) || defined(STM8S105) || \
    defined(STM8S005) ||  defined (STM8AF52Ax) || defined (STM8AF62Ax) || defined (STM8AF626x)
//  INTERRUPT_HANDLER(TIM3_UPD_OVF_BRK_IRQHandler,15); /* TIM3 UPD/OVF/BRK */
//  INTERRUPT_HANDLER(TIM3_CAP_COM_IRQHandler,16); /* TIM3 CAP/COM */
#endif /* (STM8S208) || (STM8S207) || (STM8S105) || (STM8AF52Ax) || (STM8AF62Ax) || (STM8A626x) */

#if defined (STM8S208) || defined(STM8S207) || defined(STM8S007) || defined(STM8S103) || \
    defined (STM8S001) || defined(STM8S003) ||  defined (STM8AF52Ax) || defined (STM8AF62Ax) || defined (STM8S903)
//  INTERRUPT_HANDLER(UART1_TX_IRQHandler,17); /* UART1 TX */
 INTERRUPT_HANDLER(UART1_RX_IRQHandler,18); /* UART1 RX */
#endif /* (STM8S208) || (STM8S207) || (STM8S903) || (STM8S103) || (STM8S001) || (STM8AF52Ax) || (STM8AF62Ax) */

#if defined (STM8AF622x)
//  INTERRUPT_HANDLER(UART4_TX_IRQHandler,17); /* UART4 TX */
//  INTERRUPT_HANDLER(UART4_RX_IRQHandler,18); /* UART4 RX */
#endif /* (STM8AF622x) */
 
//  INTERRUPT_HANDLER(I2C_IRQHandler,19); /* I2C */

#if defined(STM8S105) || defined(STM8S005) ||  defined (STM8AF626x)
//  INTERRUPT_HANDLER(UART2_RX_IRQHandler,21); /* UART2 RX */
//  INTERRUPT_HANDLER(UART2_TX_IRQHandler,20); /* UART2 TX */
#endif /* (STM8S105) || (STM8AF626x) */

#if defined(STM8S207) || defined(STM8S007) || defined(STM8S208) || defined (STM8AF52Ax) || defined (STM8AF62Ax)
//  INTERRUPT_HANDLER(UART3_RX_IRQHandler,21); /* UART3 RX */
//  INTERRUPT_HANDLER(UART3_TX_IRQHandler,20); /* UART3 TX */
#endif /* (STM8S207) || (STM8S208) || (STM8AF62Ax) || (STM8AF52Ax) */

#if defined(STM8S207) || defined(STM8S007) || defined(STM8S208) || defined (STM8AF52Ax) || defined (STM8AF62Ax)
//  INTERRUPT_HANDLER(ADC2_IRQHandler,22); /* ADC2 */
#else /* (STM8S105) || (STM8S103) || (STM8S903) || (STM8AF622x) */
 INTERRUPT_HANDLER(ADC1_IRQHandler,22); /* ADC1 */
#endif /* (STM8S207) || (STM8S208) || (STM8AF62Ax) || (STM8AF52Ax) */

#if defined(STM8S903) || defined(STM8AF622x)
//  INTERRUPT_HANDLER(TIM6_UPD_OVF_TRG_IRQHandler,23); /* TIM6 UPD/OVF/TRG */
#else /* (STM8S208) || (STM8S207) || (STM8S105) || (STM8S103) || (STM8AF62Ax) || (STM8AF52Ax) || (STM8AF626x) */
 INTERRUPT_HANDLER(TIM4_UPD_OVF_IRQHandler,23); /* TIM4 UPD/OVF */
#endif /* (STM8S903) || (STM8AF622x) */
//  INTERRUPT_HANDLER(EEPROM_EEC_IRQHandler,24); /* EEPROM ECC CORRECTION */
#endif /* _RAISONANCE_ */

#endif /* __STM8S_IT_H */


/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
