
*** Running vivado
    with args -log Adc3444_TCP_TriggerCh_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Adc3444_TCP_TriggerCh_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Adc3444_TCP_TriggerCh_0_0.tcl -notrace
Command: synth_design -top Adc3444_TCP_TriggerCh_0_0 -part xc7z030fbg676-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z030'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 516 
WARNING: [Synth 8-2507] parameter declaration becomes local in TriggerDMA with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerDMA.v:102]
WARNING: [Synth 8-2507] parameter declaration becomes local in TriggerDMA with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerDMA.v:103]
WARNING: [Synth 8-2507] parameter declaration becomes local in TriggerInterface with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerInterface.v:163]
WARNING: [Synth 8-2507] parameter declaration becomes local in TriggerInterface with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerInterface.v:164]
WARNING: [Synth 8-2507] parameter declaration becomes local in TriggerInterface with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerInterface.v:165]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_rd with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_rd.v:134]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_rd with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_rd.v:135]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_rd with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_rd.v:136]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_rd with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_rd.v:137]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_rd with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_rd.v:139]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_rd with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_rd.v:140]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_rd with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_rd.v:141]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_rd with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_rd.v:143]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_rd with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_rd.v:144]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_rd with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_rd.v:145]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_rd with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_rd.v:146]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_wr with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_wr.v:139]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_wr with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_wr.v:140]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_wr with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_wr.v:141]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_wr with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_wr.v:142]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_wr with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_wr.v:144]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_wr with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_wr.v:145]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_wr with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_wr.v:146]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_wr with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_wr.v:148]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_wr with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_wr.v:149]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_wr with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_wr.v:150]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_wr with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_wr.v:151]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_wr with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_wr.v:153]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axis_adapter.v:91]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axis_adapter.v:92]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axis_adapter.v:95]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axis_adapter.v:96]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axis_adapter.v:98]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axis_adapter.v:100]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axis_adapter.v:101]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axis_adapter.v:103]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axis_adapter.v:104]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axis_adapter.v:106]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axis_adapter.v:107]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axis_async_fifo.v:119]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo_adapter with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axis_async_fifo_adapter.v:122]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo_adapter with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axis_async_fifo_adapter.v:123]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo_adapter with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axis_async_fifo_adapter.v:126]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo_adapter with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axis_async_fifo_adapter.v:127]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo_adapter with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axis_async_fifo_adapter.v:129]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo_adapter with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axis_async_fifo_adapter.v:131]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo_adapter with formal parameter declaration list [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axis_async_fifo_adapter.v:132]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 491.094 ; gain = 139.008
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Adc3444_TCP_TriggerCh_0_0' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/synth/Adc3444_TCP_TriggerCh_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'TriggerCh' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerCh.v:2]
	Parameter AXI_HPorACP bound to: 1 - type: integer 
	Parameter AXIL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_STRB_WIDTH bound to: 4 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
	Parameter AXI_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter AXI_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter TrigDataWidth bound to: 16 - type: integer 
	Parameter TrigByteWidth bound to: 2 - type: integer 
	Parameter TrigStatusNum bound to: 2 - type: integer 
	Parameter TrigDDRSpace bound to: 24 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TriggerInterface' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerInterface.v:65]
	Parameter TrigDataWidth bound to: 16 - type: integer 
	Parameter TrigStatusNum bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter PIPELINE_OUTPUT bound to: 0 - type: integer 
	Parameter VALID_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter WORD_WIDTH bound to: 4 - type: integer 
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'PulseConvert' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/PulseConvert.v:2]
	Parameter NumberOfSpan bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PulseConvert' (1#1) [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/PulseConvert.v:2]
WARNING: [Synth 8-6014] Unused sequential element s_axil_rvalid_pipe_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerInterface.v:321]
WARNING: [Synth 8-6014] Unused sequential element s_axil_rdata_pipe_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerInterface.v:368]
WARNING: [Synth 8-6014] Unused sequential element raxiTrigMuxUpdateCnt_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerInterface.v:471]
WARNING: [Synth 8-6014] Unused sequential element raxiTrigDMADDRSpace_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerInterface.v:495]
WARNING: [Synth 8-6014] Unused sequential element roTrigDMADDRSpace_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerInterface.v:609]
INFO: [Synth 8-4471] merging register 's_axil_wready_reg_reg' into 's_axil_awready_reg_reg' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerInterface.v:186]
WARNING: [Synth 8-6014] Unused sequential element s_axil_wready_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerInterface.v:186]
INFO: [Synth 8-256] done synthesizing module 'TriggerInterface' (2#1) [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerInterface.v:65]
INFO: [Synth 8-638] synthesizing module 'TriggerGen' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerGen.v:7]
	Parameter TrigDataWidth bound to: 16 - type: integer 
	Parameter TrigStatusNum bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element rTrigGenAMPHIGHThreshold_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerGen.v:67]
WARNING: [Synth 8-6014] Unused sequential element rTrigGenAMPLOWHThreshold_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerGen.v:68]
WARNING: [Synth 8-6014] Unused sequential element rTrigGenAMPLOWLThreshold_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerGen.v:69]
WARNING: [Synth 8-6014] Unused sequential element rTrigGenPulseThreshold_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerGen.v:70]
WARNING: [Synth 8-6014] Unused sequential element rTrigGenDemodThreshold_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerGen.v:71]
WARNING: [Synth 8-6014] Unused sequential element rTrigGenFcode_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerGen.v:72]
WARNING: [Synth 8-6014] Unused sequential element rTrigGenMFADDR_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerGen.v:73]
WARNING: [Synth 8-6014] Unused sequential element rTrigGenSFTimeout_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerGen.v:74]
WARNING: [Synth 8-6014] Unused sequential element rTrigGenLOGTime_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerGen.v:86]
INFO: [Synth 8-256] done synthesizing module 'TriggerGen' (3#1) [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerGen.v:7]
INFO: [Synth 8-638] synthesizing module 'TriggerMux' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerMux.v:2]
	Parameter TrigDataWidth bound to: 16 - type: integer 
	Parameter TrigStatusNum bound to: 2 - type: integer 
	Parameter DelayCnt bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element rTrigIn_D3_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerMux.v:87]
WARNING: [Synth 8-6014] Unused sequential element rTrigIn_D4_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerMux.v:88]
INFO: [Synth 8-256] done synthesizing module 'TriggerMux' (4#1) [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerMux.v:2]
INFO: [Synth 8-638] synthesizing module 'TriggerDMA' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerDMA.v:3]
	Parameter TrigDataWidth bound to: 16 - type: integer 
	Parameter TrigByteWidth bound to: 2 - type: integer 
	Parameter TrigStatusNum bound to: 2 - type: integer 
	Parameter TrigDDRSpace bound to: 24 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
	Parameter AXI_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter AXI_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter TrigByteWidthClog2 bound to: 1 - type: integer 
	Parameter AXItoTrigClog2 bound to: 2 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_KEEP_ENABLE bound to: 1'b1 
	Parameter AXIS_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_LAST_ENABLE bound to: 1 - type: integer 
	Parameter AXIS_ID_ENABLE bound to: 0 - type: integer 
	Parameter AXIS_ID_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_DEST_ENABLE bound to: 0 - type: integer 
	Parameter AXIS_DEST_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_USER_ENABLE bound to: 0 - type: integer 
	Parameter AXIS_USER_WIDTH bound to: 1 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter TAG_WIDTH bound to: 8 - type: integer 
	Parameter ENABLE_SG bound to: 0 - type: integer 
	Parameter ENABLE_UNALIGNED bound to: 0 - type: integer 
	Parameter CAP_FSM_BIT bound to: 4 - type: integer 
	Parameter CAP_RESET bound to: 4'b0001 
	Parameter CAP_READY bound to: 4'b0010 
	Parameter CAP_WAIT bound to: 4'b0100 
	Parameter CAP_TD bound to: 4'b1000 
	Parameter FIFOWIDTH bound to: 7 - type: integer 
	Parameter TrigKeepWidth bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_dma' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma.v:32]
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter AXI_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_KEEP_ENABLE bound to: 1'b1 
	Parameter AXIS_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_LAST_ENABLE bound to: 1 - type: integer 
	Parameter AXIS_ID_ENABLE bound to: 0 - type: integer 
	Parameter AXIS_ID_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_DEST_ENABLE bound to: 0 - type: integer 
	Parameter AXIS_DEST_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_USER_ENABLE bound to: 0 - type: integer 
	Parameter AXIS_USER_WIDTH bound to: 1 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter TAG_WIDTH bound to: 8 - type: integer 
	Parameter ENABLE_SG bound to: 0 - type: integer 
	Parameter ENABLE_UNALIGNED bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_dma_rd' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_rd.v:32]
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter AXI_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_KEEP_ENABLE bound to: 1'b1 
	Parameter AXIS_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_LAST_ENABLE bound to: 1 - type: integer 
	Parameter AXIS_ID_ENABLE bound to: 0 - type: integer 
	Parameter AXIS_ID_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_DEST_ENABLE bound to: 0 - type: integer 
	Parameter AXIS_DEST_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_USER_ENABLE bound to: 0 - type: integer 
	Parameter AXIS_USER_WIDTH bound to: 1 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter TAG_WIDTH bound to: 8 - type: integer 
	Parameter ENABLE_SG bound to: 0 - type: integer 
	Parameter ENABLE_UNALIGNED bound to: 0 - type: integer 
	Parameter AXI_WORD_WIDTH bound to: 8 - type: integer 
	Parameter AXI_WORD_SIZE bound to: 8 - type: integer 
	Parameter AXI_BURST_SIZE bound to: 3 - type: integer 
	Parameter AXI_MAX_BURST_SIZE bound to: 128 - type: integer 
	Parameter AXIS_KEEP_WIDTH_INT bound to: 8 - type: integer 
	Parameter AXIS_WORD_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_WORD_SIZE bound to: 8 - type: integer 
	Parameter OFFSET_WIDTH bound to: 3 - type: integer 
	Parameter OFFSET_MASK bound to: 7 - type: integer 
	Parameter ADDR_MASK bound to: -8 - type: integer 
	Parameter CYCLE_COUNT_WIDTH bound to: 14 - type: integer 
	Parameter AXI_STATE_IDLE bound to: 1'b0 
	Parameter AXI_STATE_START bound to: 1'b1 
	Parameter AXIS_STATE_IDLE bound to: 1'b0 
	Parameter AXIS_STATE_READ bound to: 1'b1 
WARNING: [Synth 8-6014] Unused sequential element tr_word_count_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_rd.v:539]
WARNING: [Synth 8-6014] Unused sequential element axis_cmd_offset_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_rd.v:541]
WARNING: [Synth 8-6014] Unused sequential element axis_cmd_bubble_cycle_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_rd.v:545]
WARNING: [Synth 8-6014] Unused sequential element axis_cmd_axis_id_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_rd.v:547]
WARNING: [Synth 8-6014] Unused sequential element axis_cmd_axis_dest_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_rd.v:548]
WARNING: [Synth 8-6014] Unused sequential element axis_cmd_axis_user_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_rd.v:549]
WARNING: [Synth 8-6014] Unused sequential element bubble_cycle_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_rd.v:558]
WARNING: [Synth 8-6014] Unused sequential element first_cycle_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_rd.v:559]
WARNING: [Synth 8-6014] Unused sequential element axis_id_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_rd.v:563]
WARNING: [Synth 8-6014] Unused sequential element axis_dest_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_rd.v:564]
WARNING: [Synth 8-6014] Unused sequential element axis_user_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_rd.v:565]
WARNING: [Synth 8-6014] Unused sequential element m_axis_read_data_tid_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_rd.v:649]
WARNING: [Synth 8-6014] Unused sequential element m_axis_read_data_tdest_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_rd.v:650]
WARNING: [Synth 8-6014] Unused sequential element m_axis_read_data_tuser_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_rd.v:651]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_read_data_tid_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_rd.v:656]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_read_data_tdest_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_rd.v:657]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_read_data_tuser_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_rd.v:658]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_rd' (5#1) [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_rd.v:32]
INFO: [Synth 8-638] synthesizing module 'axi_dma_wr' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_wr.v:32]
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter AXI_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_KEEP_ENABLE bound to: 1'b1 
	Parameter AXIS_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_LAST_ENABLE bound to: 1 - type: integer 
	Parameter AXIS_ID_ENABLE bound to: 0 - type: integer 
	Parameter AXIS_ID_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_DEST_ENABLE bound to: 0 - type: integer 
	Parameter AXIS_DEST_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_USER_ENABLE bound to: 0 - type: integer 
	Parameter AXIS_USER_WIDTH bound to: 1 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter TAG_WIDTH bound to: 8 - type: integer 
	Parameter ENABLE_SG bound to: 0 - type: integer 
	Parameter ENABLE_UNALIGNED bound to: 0 - type: integer 
	Parameter AXI_WORD_WIDTH bound to: 8 - type: integer 
	Parameter AXI_WORD_SIZE bound to: 8 - type: integer 
	Parameter AXI_BURST_SIZE bound to: 3 - type: integer 
	Parameter AXI_MAX_BURST_SIZE bound to: 128 - type: integer 
	Parameter AXIS_KEEP_WIDTH_INT bound to: 8 - type: integer 
	Parameter AXIS_WORD_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_WORD_SIZE bound to: 8 - type: integer 
	Parameter OFFSET_WIDTH bound to: 3 - type: integer 
	Parameter OFFSET_MASK bound to: 7 - type: integer 
	Parameter ADDR_MASK bound to: -8 - type: integer 
	Parameter CYCLE_COUNT_WIDTH bound to: 14 - type: integer 
	Parameter STATUS_FIFO_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_START bound to: 3'b001 
	Parameter STATE_WRITE bound to: 3'b010 
	Parameter STATE_FINISH_BURST bound to: 3'b011 
	Parameter STATE_DROP_DATA bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_wr.v:395]
WARNING: [Synth 8-6014] Unused sequential element save_axis_tlast_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_wr.v:742]
WARNING: [Synth 8-6014] Unused sequential element shift_axis_extra_cycle_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_wr.v:743]
WARNING: [Synth 8-6014] Unused sequential element zero_offset_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_wr.v:782]
WARNING: [Synth 8-6014] Unused sequential element tr_word_count_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_wr.v:786]
WARNING: [Synth 8-6014] Unused sequential element input_last_cycle_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_wr.v:791]
WARNING: [Synth 8-6014] Unused sequential element save_axis_tkeep_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_wr.v:801]
WARNING: [Synth 8-6014] Unused sequential element save_axis_tdata_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_wr.v:803]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_wr' (6#1) [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_wr.v:32]
INFO: [Synth 8-256] done synthesizing module 'axi_dma' (7#1) [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma.v:32]
WARNING: [Synth 8-350] instance 'axi_dma' of module 'axi_dma' requires 77 connections, but only 75 given [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerDMA.v:531]
INFO: [Synth 8-638] synthesizing module 'axis_async_fifo_adapter' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axis_async_fifo_adapter.v:32]
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter S_DATA_WIDTH bound to: 16 - type: integer 
	Parameter S_KEEP_ENABLE bound to: 1 - type: integer 
	Parameter S_KEEP_WIDTH bound to: 2 - type: integer 
	Parameter M_DATA_WIDTH bound to: 64 - type: integer 
	Parameter M_KEEP_ENABLE bound to: 1 - type: integer 
	Parameter M_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter ID_ENABLE bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 32 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 32 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_MASK bound to: 1 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter S_KEEP_WIDTH_INT bound to: 2 - type: integer 
	Parameter M_KEEP_WIDTH_INT bound to: 8 - type: integer 
	Parameter S_DATA_WORD_SIZE bound to: 8 - type: integer 
	Parameter M_DATA_WORD_SIZE bound to: 8 - type: integer 
	Parameter EXPAND_BUS bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axis_adapter' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axis_adapter.v:32]
	Parameter S_DATA_WIDTH bound to: 16 - type: integer 
	Parameter S_KEEP_ENABLE bound to: 1 - type: integer 
	Parameter S_KEEP_WIDTH bound to: 2 - type: integer 
	Parameter M_DATA_WIDTH bound to: 64 - type: integer 
	Parameter M_KEEP_ENABLE bound to: 1 - type: integer 
	Parameter M_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter ID_ENABLE bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 32 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 32 - type: integer 
	Parameter S_KEEP_WIDTH_INT bound to: 2 - type: integer 
	Parameter M_KEEP_WIDTH_INT bound to: 8 - type: integer 
	Parameter S_DATA_WORD_SIZE bound to: 8 - type: integer 
	Parameter M_DATA_WORD_SIZE bound to: 8 - type: integer 
	Parameter EXPAND_BUS bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter SEGMENT_COUNT bound to: 4 - type: integer 
	Parameter SEGMENT_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter SEGMENT_DATA_WIDTH bound to: 16 - type: integer 
	Parameter SEGMENT_KEEP_WIDTH bound to: 2 - type: integer 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_TRANSFER_IN bound to: 3'b001 
	Parameter STATE_TRANSFER_OUT bound to: 3'b010 
INFO: [Synth 8-155] case statement is not full and has no default [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axis_adapter.v:191]
WARNING: [Synth 8-6014] Unused sequential element temp_tdest_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axis_adapter.v:451]
WARNING: [Synth 8-6014] Unused sequential element m_axis_tdest_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axis_adapter.v:533]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_tdest_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axis_adapter.v:540]
INFO: [Synth 8-256] done synthesizing module 'axis_adapter' (8#1) [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axis_adapter.v:32]
INFO: [Synth 8-638] synthesizing module 'axis_async_fifo' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axis_async_fifo.v:32]
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter KEEP_ENABLE bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 32 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 32 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_MASK bound to: 1 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter KEEP_OFFSET bound to: 64 - type: integer 
	Parameter LAST_OFFSET bound to: 72 - type: integer 
	Parameter ID_OFFSET bound to: 73 - type: integer 
	Parameter DEST_OFFSET bound to: 105 - type: integer 
	Parameter USER_OFFSET bound to: 105 - type: integer 
	Parameter WIDTH bound to: 137 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_gray_sync2_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axis_async_fifo.v:423]
WARNING: [Synth 8-3936] Found unconnected internal register 'wr_addr_reg_reg' and it is trimmed from '10' to '9' bits. [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axis_async_fifo.v:395]
WARNING: [Synth 8-3936] Found unconnected internal register 'rd_addr_reg_reg' and it is trimmed from '10' to '9' bits. [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axis_async_fifo.v:512]
INFO: [Synth 8-256] done synthesizing module 'axis_async_fifo' (9#1) [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axis_async_fifo.v:32]
INFO: [Synth 8-256] done synthesizing module 'axis_async_fifo_adapter' (10#1) [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axis_async_fifo_adapter.v:32]
WARNING: [Synth 8-350] instance 'fifo_inst_0' of module 'axis_async_fifo_adapter' requires 27 connections, but only 18 given [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerDMA.v:637]
INFO: [Synth 8-638] synthesizing module 'axis_async_fifo_adapter__parameterized0' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axis_async_fifo_adapter.v:32]
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter S_DATA_WIDTH bound to: 16 - type: integer 
	Parameter S_KEEP_ENABLE bound to: 1 - type: integer 
	Parameter S_KEEP_WIDTH bound to: 2 - type: integer 
	Parameter M_DATA_WIDTH bound to: 64 - type: integer 
	Parameter M_KEEP_ENABLE bound to: 1 - type: integer 
	Parameter M_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter ID_ENABLE bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 32 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter USER_WIDTH bound to: 32 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_MASK bound to: 1 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter S_KEEP_WIDTH_INT bound to: 2 - type: integer 
	Parameter M_KEEP_WIDTH_INT bound to: 8 - type: integer 
	Parameter S_DATA_WORD_SIZE bound to: 8 - type: integer 
	Parameter M_DATA_WORD_SIZE bound to: 8 - type: integer 
	Parameter EXPAND_BUS bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axis_adapter__parameterized0' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axis_adapter.v:32]
	Parameter S_DATA_WIDTH bound to: 16 - type: integer 
	Parameter S_KEEP_ENABLE bound to: 1 - type: integer 
	Parameter S_KEEP_WIDTH bound to: 2 - type: integer 
	Parameter M_DATA_WIDTH bound to: 64 - type: integer 
	Parameter M_KEEP_ENABLE bound to: 1 - type: integer 
	Parameter M_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter ID_ENABLE bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 32 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter USER_WIDTH bound to: 32 - type: integer 
	Parameter S_KEEP_WIDTH_INT bound to: 2 - type: integer 
	Parameter M_KEEP_WIDTH_INT bound to: 8 - type: integer 
	Parameter S_DATA_WORD_SIZE bound to: 8 - type: integer 
	Parameter M_DATA_WORD_SIZE bound to: 8 - type: integer 
	Parameter EXPAND_BUS bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter SEGMENT_COUNT bound to: 4 - type: integer 
	Parameter SEGMENT_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter SEGMENT_DATA_WIDTH bound to: 16 - type: integer 
	Parameter SEGMENT_KEEP_WIDTH bound to: 2 - type: integer 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_TRANSFER_IN bound to: 3'b001 
	Parameter STATE_TRANSFER_OUT bound to: 3'b010 
INFO: [Synth 8-155] case statement is not full and has no default [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axis_adapter.v:191]
WARNING: [Synth 8-6014] Unused sequential element temp_tdest_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axis_adapter.v:451]
WARNING: [Synth 8-6014] Unused sequential element temp_tuser_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axis_adapter.v:452]
WARNING: [Synth 8-6014] Unused sequential element m_axis_tdest_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axis_adapter.v:533]
WARNING: [Synth 8-6014] Unused sequential element m_axis_tuser_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axis_adapter.v:534]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_tdest_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axis_adapter.v:540]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_tuser_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axis_adapter.v:541]
INFO: [Synth 8-256] done synthesizing module 'axis_adapter__parameterized0' (10#1) [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axis_adapter.v:32]
INFO: [Synth 8-638] synthesizing module 'axis_async_fifo__parameterized0' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axis_async_fifo.v:32]
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter KEEP_ENABLE bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 32 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter USER_WIDTH bound to: 32 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_MASK bound to: 1 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter KEEP_OFFSET bound to: 64 - type: integer 
	Parameter LAST_OFFSET bound to: 72 - type: integer 
	Parameter ID_OFFSET bound to: 73 - type: integer 
	Parameter DEST_OFFSET bound to: 105 - type: integer 
	Parameter USER_OFFSET bound to: 105 - type: integer 
	Parameter WIDTH bound to: 105 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_gray_sync2_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axis_async_fifo.v:423]
WARNING: [Synth 8-3936] Found unconnected internal register 'wr_addr_reg_reg' and it is trimmed from '10' to '9' bits. [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axis_async_fifo.v:395]
WARNING: [Synth 8-3936] Found unconnected internal register 'rd_addr_reg_reg' and it is trimmed from '10' to '9' bits. [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axis_async_fifo.v:512]
INFO: [Synth 8-256] done synthesizing module 'axis_async_fifo__parameterized0' (10#1) [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axis_async_fifo.v:32]
INFO: [Synth 8-256] done synthesizing module 'axis_async_fifo_adapter__parameterized0' (10#1) [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axis_async_fifo_adapter.v:32]
WARNING: [Synth 8-350] instance 'fifo_inst_1' of module 'axis_async_fifo_adapter' requires 27 connections, but only 18 given [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerDMA.v:682]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerDMA.v:749]
INFO: [Synth 8-638] synthesizing module 'ila_0' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:84]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (18#1) [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (19#1) [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50855]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (29#1) [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50855]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50705]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (31#1) [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50705]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50794]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (33#1) [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50794]
INFO: [Synth 8-638] synthesizing module 'FDRE' [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (38#1) [D:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 'inst' of module 'ila_v6_2_5_ila' requires 1033 connections, but only 1027 given [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity ila_0 does not have driver. [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:114]
INFO: [Synth 8-256] done synthesizing module 'ila_0' (56#1) [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:84]
WARNING: [Synth 8-689] width (2) of port connection 'probe0' does not match port width (13) of module 'ila_0' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerDMA.v:751]
WARNING: [Synth 8-689] width (2) of port connection 'probe1' does not match port width (16) of module 'ila_0' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerDMA.v:752]
WARNING: [Synth 8-689] width (2) of port connection 'probe5' does not match port width (16) of module 'ila_0' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerDMA.v:756]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerDMA.v:765]
INFO: [Synth 8-638] synthesizing module 'ila_1' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:84]
WARNING: [Synth 8-350] instance 'inst' of module 'ila_v6_2_5_ila' requires 1033 connections, but only 1027 given [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3285]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity ila_1 does not have driver. [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:174]
INFO: [Synth 8-256] done synthesizing module 'ila_1' (57#1) [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:84]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerDMA.v:749]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_1_inst'. This will prevent further optimization [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerDMA.v:765]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_dma'. This will prevent further optimization [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerDMA.v:531]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_inst_0'. This will prevent further optimization [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerDMA.v:637]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'fifo_inst_1'. This will prevent further optimization [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerDMA.v:682]
WARNING: [Synth 8-6014] Unused sequential element m_status_good_frame_0_D1_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerDMA.v:447]
WARNING: [Synth 8-6014] Unused sequential element m_status_good_frame_0_D2_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerDMA.v:442]
WARNING: [Synth 8-6014] Unused sequential element m_status_good_frame_1_D1_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerDMA.v:449]
WARNING: [Synth 8-6014] Unused sequential element m_status_good_frame_1_D2_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerDMA.v:443]
WARNING: [Synth 8-3848] Net m_axis_read_data_tready in module/entity TriggerDMA does not have driver. [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerDMA.v:199]
INFO: [Synth 8-256] done synthesizing module 'TriggerDMA' (58#1) [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerDMA.v:3]
WARNING: [Synth 8-350] instance 'inst_TriggerDMA' of module 'TriggerDMA' requires 60 connections, but only 52 given [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerCh.v:301]
INFO: [Synth 8-256] done synthesizing module 'TriggerCh' (59#1) [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerCh.v:2]
INFO: [Synth 8-256] done synthesizing module 'Adc3444_TCP_TriggerCh_0_0' (60#1) [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/synth/Adc3444_TCP_TriggerCh_0_0.v:57]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized32 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized32 has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized32 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized32 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized32 has unconnected port DINB[17]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized32 has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized32 has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized32 has unconnected port DINB[14]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized32 has unconnected port DINB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized32 has unconnected port DINB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized32 has unconnected port DINB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized32 has unconnected port DINB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized32 has unconnected port DINB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized32 has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized32 has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized32 has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized32 has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized32 has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized32 has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized32 has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized32 has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized32 has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized32 has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized32 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized32 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized32 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized31 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized31 has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized31 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized31 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized31 has unconnected port DINB[17]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized31 has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized31 has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized31 has unconnected port DINB[14]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized31 has unconnected port DINB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized31 has unconnected port DINB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized31 has unconnected port DINB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized31 has unconnected port DINB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized31 has unconnected port DINB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized31 has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized31 has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized31 has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized31 has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized31 has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized31 has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized31 has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized31 has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized31 has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized31 has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized31 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized31 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized31 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized30 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized30 has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized30 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized30 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized30 has unconnected port DINB[17]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized30 has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized30 has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized30 has unconnected port DINB[14]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized30 has unconnected port DINB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized30 has unconnected port DINB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized30 has unconnected port DINB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized30 has unconnected port DINB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized30 has unconnected port DINB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized30 has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized30 has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized30 has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized30 has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized30 has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized30 has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized30 has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized30 has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized30 has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized30 has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized30 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized30 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized30 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized29 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized29 has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized29 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized29 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized29 has unconnected port DINB[17]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized29 has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized29 has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized29 has unconnected port DINB[14]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized29 has unconnected port DINB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized29 has unconnected port DINB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized29 has unconnected port DINB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized29 has unconnected port DINB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized29 has unconnected port DINB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized29 has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized29 has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized29 has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized29 has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized29 has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized29 has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized29 has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized29 has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized29 has unconnected port DINB[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:05:09 ; elapsed = 00:05:11 . Memory (MB): peak = 1309.523 ; gain = 957.438
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/synth/ila_0.v:3225]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3285]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3285]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3285]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3285]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3285]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3285]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3285]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3285]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3285]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3285]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3285]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3285]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3285]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3285]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3285]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3285]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3285]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3285]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3285]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3285]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3285]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3285]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3285]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3285]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3285]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3285]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3285]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3285]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3285]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3285]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3285]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3285]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3285]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3285]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3285]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3285]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3285]
INFO: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3285]
INFO: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/synth/ila_1.v:3285]
WARNING: [Synth 8-3295] tying undriven pin axi_dma:m_axis_read_data_tready to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerDMA.v:531]
WARNING: [Synth 8-3295] tying undriven pin fifo_inst_0:s_axis_tdest[7] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerDMA.v:637]
WARNING: [Synth 8-3295] tying undriven pin fifo_inst_0:s_axis_tdest[6] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerDMA.v:637]
WARNING: [Synth 8-3295] tying undriven pin fifo_inst_0:s_axis_tdest[5] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerDMA.v:637]
WARNING: [Synth 8-3295] tying undriven pin fifo_inst_0:s_axis_tdest[4] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerDMA.v:637]
WARNING: [Synth 8-3295] tying undriven pin fifo_inst_0:s_axis_tdest[3] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerDMA.v:637]
WARNING: [Synth 8-3295] tying undriven pin fifo_inst_0:s_axis_tdest[2] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerDMA.v:637]
WARNING: [Synth 8-3295] tying undriven pin fifo_inst_0:s_axis_tdest[1] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerDMA.v:637]
WARNING: [Synth 8-3295] tying undriven pin fifo_inst_0:s_axis_tdest[0] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerDMA.v:637]
WARNING: [Synth 8-3295] tying undriven pin fifo_inst_0:s_axis_tuser[31] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerDMA.v:637]
WARNING: [Synth 8-3295] tying undriven pin fifo_inst_0:s_axis_tuser[30] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerDMA.v:637]
WARNING: [Synth 8-3295] tying undriven pin fifo_inst_0:s_axis_tuser[29] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerDMA.v:637]
WARNING: [Synth 8-3295] tying undriven pin fifo_inst_0:s_axis_tuser[28] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerDMA.v:637]
WARNING: [Synth 8-3295] tying undriven pin fifo_inst_0:s_axis_tuser[27] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerDMA.v:637]
WARNING: [Synth 8-3295] tying undriven pin fifo_inst_0:s_axis_tuser[26] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerDMA.v:637]
WARNING: [Synth 8-3295] tying undriven pin fifo_inst_0:s_axis_tuser[25] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerDMA.v:637]
WARNING: [Synth 8-3295] tying undriven pin fifo_inst_0:s_axis_tuser[24] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerDMA.v:637]
WARNING: [Synth 8-3295] tying undriven pin fifo_inst_0:s_axis_tuser[23] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerDMA.v:637]
WARNING: [Synth 8-3295] tying undriven pin fifo_inst_0:s_axis_tuser[22] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerDMA.v:637]
WARNING: [Synth 8-3295] tying undriven pin fifo_inst_0:s_axis_tuser[21] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerDMA.v:637]
WARNING: [Synth 8-3295] tying undriven pin fifo_inst_0:s_axis_tuser[20] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerDMA.v:637]
WARNING: [Synth 8-3295] tying undriven pin fifo_inst_0:s_axis_tuser[19] to constant 0 [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerDMA.v:637]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:05:11 ; elapsed = 00:05:12 . Memory (MB): peak = 1309.523 ; gain = 957.438
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 773 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Device 21-403] Loading part xc7z030fbg676-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'inst/inst_TriggerDMA/ila_0/inst'
Finished Parsing XDC File [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'inst/inst_TriggerDMA/ila_0/inst'
Parsing XDC File [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'inst/inst_TriggerDMA/ila_1_inst/inst'
Finished Parsing XDC File [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_0/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'inst/inst_TriggerDMA/ila_1_inst/inst'
Parsing XDC File [D:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.runs/Adc3444_TCP_TriggerCh_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.runs/Adc3444_TCP_TriggerCh_0_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.runs/Adc3444_TCP_TriggerCh_0_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Adc3444_TCP_TriggerCh_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Adc3444_TCP_TriggerCh_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 556 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 500 instances
  CFGLUT5 => SRLC32E: 56 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.545 . Memory (MB): peak = 1309.523 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:05:48 ; elapsed = 00:05:50 . Memory (MB): peak = 1309.523 ; gain = 957.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z030fbg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:05:48 ; elapsed = 00:05:50 . Memory (MB): peak = 1309.523 ; gain = 957.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst/inst_TriggerDMA/ila_0/inst. (constraint file  D:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.runs/Adc3444_TCP_TriggerCh_0_0_synth_1/dont_touch.xdc, line 14).
Applied set_property DONT_TOUCH = true for inst/inst_TriggerDMA/ila_1_inst/inst. (constraint file  D:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.runs/Adc3444_TCP_TriggerCh_0_0_synth_1/dont_touch.xdc, line 19).
Applied set_property DONT_TOUCH = true for inst/inst_TriggerDMA/ila_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/inst_TriggerDMA/ila_1_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:05:48 ; elapsed = 00:05:50 . Memory (MB): peak = 1309.523 ; gain = 957.438
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "rD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rPulse" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'axis_cmd_input_cycle_count_reg_reg[13:0]' into 'axis_cmd_output_cycle_count_reg_reg[13:0]' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_rd.v:543]
WARNING: [Synth 8-6014] Unused sequential element axis_cmd_input_cycle_count_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_rd.v:543]
WARNING: [Synth 8-6014] Unused sequential element addr_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_rd.v:537]
WARNING: [Synth 8-6014] Unused sequential element input_cycle_count_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_rd.v:554]
WARNING: [Synth 8-6014] Unused sequential element output_cycle_count_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_rd.v:555]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_wr.v:553]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_wr.v:546]
WARNING: [Synth 8-6014] Unused sequential element status_fifo_wr_ptr_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_wr.v:745]
WARNING: [Synth 8-6014] Unused sequential element status_fifo_rd_ptr_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_wr.v:746]
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "offset_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "last_transfer_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element status_fifo_rd_ptr_reg_reg_rep was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_wr.v:746]
WARNING: [Synth 8-6014] Unused sequential element status_fifo_rd_ptr_reg_reg_rep was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_wr.v:746]
WARNING: [Synth 8-6014] Unused sequential element status_fifo_rd_ptr_reg_reg_rep was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_wr.v:746]
WARNING: [Synth 8-6014] Unused sequential element status_fifo_rd_ptr_reg_reg_rep was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_wr.v:746]
WARNING: [Synth 8-6014] Unused sequential element status_fifo_rd_ptr_reg_reg_rep was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_wr.v:746]
WARNING: [Synth 8-6014] Unused sequential element status_fifo_rd_ptr_reg_reg_rep was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_wr.v:746]
WARNING: [Synth 8-6014] Unused sequential element status_fifo_rd_ptr_reg_reg_rep was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_wr.v:746]
WARNING: [Synth 8-6014] Unused sequential element status_fifo_rd_ptr_reg_reg_rep was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_wr.v:746]
WARNING: [Synth 8-6014] Unused sequential element status_fifo_rd_ptr_reg_reg_rep was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_wr.v:746]
WARNING: [Synth 8-6014] Unused sequential element status_fifo_rd_ptr_reg_reg_rep was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_wr.v:746]
WARNING: [Synth 8-6014] Unused sequential element status_fifo_rd_ptr_reg_reg_rep was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_wr.v:746]
INFO: [Synth 8-5544] ROM "m_axis_tvalid_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_axis_tvalid_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized9'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized3'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized4'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized5'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized6'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized7'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized8'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adv_drdy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized10'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized11'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized12'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized13'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized14'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized15'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized16'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized17'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized18'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized19'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized20'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized21'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized22'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized23'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized24'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized25'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized26'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized27'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized28'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized29'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized30'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized31'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized32'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized33'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized34'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized35'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized36'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized37'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized38'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized39'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adv_drdy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rFIFOValid" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element genblk1[0].rTrigVectorPendingCnt_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerDMA.v:349]
WARNING: [Synth 8-6014] Unused sequential element genblk1[1].rTrigVectorPendingCnt_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerDMA.v:349]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:05:56 ; elapsed = 00:05:59 . Memory (MB): peak = 1309.523 ; gain = 957.438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |TriggerDMA__GB0 |           1|     37748|
|2     |TriggerDMA__GB1 |           1|     16113|
|3     |TriggerCh__GC0  |           1|      7504|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 13    
	   2 Input     24 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 5     
	   3 Input     16 Bit       Adders := 3     
	   4 Input     16 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 3     
	   2 Input     13 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 7     
	   2 Input      7 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 53    
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input     13 Bit         XORs := 80    
	   2 Input     10 Bit         XORs := 6     
	   2 Input      1 Bit         XORs := 22    
+---Registers : 
	             1024 Bit    Registers := 4     
	              544 Bit    Registers := 1     
	              531 Bit    Registers := 9     
	              160 Bit    Registers := 1     
	              147 Bit    Registers := 9     
	              137 Bit    Registers := 2     
	              128 Bit    Registers := 5     
	              105 Bit    Registers := 2     
	               64 Bit    Registers := 17    
	               39 Bit    Registers := 1     
	               33 Bit    Registers := 4     
	               32 Bit    Registers := 58    
	               24 Bit    Registers := 1     
	               17 Bit    Registers := 8     
	               16 Bit    Registers := 365   
	               14 Bit    Registers := 3     
	               13 Bit    Registers := 2     
	               11 Bit    Registers := 9     
	               10 Bit    Registers := 29    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 32    
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 7     
	                4 Bit    Registers := 114   
	                3 Bit    Registers := 10    
	                2 Bit    Registers := 40    
	                1 Bit    Registers := 598   
+---RAMs : 
	              68K Bit         RAMs := 1     
	              52K Bit         RAMs := 1     
	              512 Bit         RAMs := 1     
	              256 Bit         RAMs := 3     
	               32 Bit         RAMs := 2     
+---Muxes : 
	   2 Input    531 Bit        Muxes := 1     
	   2 Input    147 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 4     
	   5 Input    128 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 14    
	   6 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 4     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 20    
	   5 Input     32 Bit        Muxes := 2     
	   7 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	  14 Input     32 Bit        Muxes := 1     
	   5 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 99    
	   6 Input     16 Bit        Muxes := 4     
	   4 Input     16 Bit        Muxes := 4     
	   3 Input     16 Bit        Muxes := 2     
	   8 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 52    
	   3 Input     15 Bit        Muxes := 2     
	   6 Input     14 Bit        Muxes := 2     
	   8 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 30    
	   8 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 36    
	   6 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 4     
	   3 Input      7 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 8     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   9 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 52    
	   2 Input      4 Bit        Muxes := 56    
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 58    
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 2     
	  12 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 27    
	   6 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	  15 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	  17 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 397   
	   6 Input      1 Bit        Muxes := 28    
	   4 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 56    
	   9 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 13    
	   5 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 2     
	  19 Input      1 Bit        Muxes := 2     
	  20 Input      1 Bit        Muxes := 2     
	  21 Input      1 Bit        Muxes := 1     
	  22 Input      1 Bit        Muxes := 1     
	  23 Input      1 Bit        Muxes := 1     
	  24 Input      1 Bit        Muxes := 1     
	  25 Input      1 Bit        Muxes := 2     
	  26 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_dma_rd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     16 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 33    
Module axi_dma_wr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 3     
	   3 Input     16 Bit       Adders := 2     
	   4 Input     16 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               14 Bit    Registers := 2     
	                8 Bit    Registers := 9     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 16    
+---RAMs : 
	              512 Bit         RAMs := 1     
	              256 Bit         RAMs := 3     
	               32 Bit         RAMs := 2     
+---Muxes : 
	   6 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 15    
	   6 Input     16 Bit        Muxes := 3     
	   6 Input     14 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 20    
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 27    
	   2 Input      1 Bit        Muxes := 26    
Module axis_adapter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 4     
Module axis_async_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---XORs : 
	   2 Input     10 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	              105 Bit    Registers := 2     
	               10 Bit    Registers := 10    
	                1 Bit    Registers := 31    
+---RAMs : 
	              52K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 17    
Module xsdbs_v1_0_2_xsdbs__1 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat__109 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__108 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__107 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__106 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__105 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__104 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_ctl__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized27__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized28__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_stat__103 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__102 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__101 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__100 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__99 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__98 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__97 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__96 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__95 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__94 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__93 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__92 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__91 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_ctl__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized42__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized43__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized44__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized45__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized46__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized47__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized48__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized49__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized50__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized51__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized52__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized53__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_stat__90 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__89 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__88 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__87 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__86 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__85 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__84 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized9__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_ctl__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stream__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat__83 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stream__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat__82 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__81 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__80 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__79 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__78 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__77 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__76 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__75 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__74 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__73 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__72 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__71 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__70 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__69 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__68 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__67 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__66 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__65 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__64 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__63 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__62 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__61 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__60 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__59 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__58 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__57 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__56 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__55 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__54 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__53 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__52 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__51 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__50 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__49 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__48 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__47 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__46 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__45 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__44 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__43 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__42 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__41 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__40 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__39 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__38 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__37 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__36 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__35 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__34 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__33 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__32 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__31 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__29 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__28 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__27 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__25 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__24 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_p2s__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized4__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized5__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized6__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized7__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized8__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module ila_v6_2_5_ila_register__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 12    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   4 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized6__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized6__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized8__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized8__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized8__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized8__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 1     
Module ltlib_v1_0_0_match__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ila_v6_2_5_ila_trigger__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ltlib_v1_0_0_async_edge_xfer__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_rising_edge_detection__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ltlib_v1_0_0_rising_edge_detection__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ila_v6_2_5_ila_reset_ctrl__1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_cfglut7__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ltlib_v1_0_0_cfglut7__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ltlib_v1_0_0_cfglut6__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_cfglut6__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module ila_v6_2_5_ila_cap_sample_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module ila_v6_2_5_ila_cap_window_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module ila_v6_2_5_ila_cap_addrgen__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 11    
Module ltlib_v1_0_0_cfglut6__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ila_v6_2_5_ila_cap_ctrl_legacy__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_generic_memrd__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	              544 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   8 Input     11 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 5     
Module ila_v6_2_5_ila_core__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              531 Bit    Registers := 9     
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    531 Bit        Muxes := 1     
Module ila_v6_2_5_ila__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module xsdbs_v1_0_2_xsdbs 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__157 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__156 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__155 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__154 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__153 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_ctl 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_stat__152 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__151 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__150 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__149 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__148 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__147 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__146 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__145 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__144 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__143 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__142 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__141 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__140 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_ctl__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized42 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized43 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized44 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized45 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized46 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized47 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized48 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized49 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized50 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized51 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized52 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized53 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_stat__139 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__138 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__137 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__136 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__135 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__134 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__133 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_ctl__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stream 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat__132 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stream__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat__131 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__130 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__129 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__128 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__127 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__126 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__125 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__124 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__123 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__122 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__121 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__120 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__119 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__118 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__117 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__116 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__115 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__114 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__113 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__112 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__111 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_stat__110 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_p2s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module ila_v6_2_5_ila_register 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 12    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   4 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_all_typeA_slice__parameterized0__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module ltlib_v1_0_0_match 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ila_v6_2_5_ila_trigger 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ltlib_v1_0_0_async_edge_xfer__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_async_edge_xfer 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_rising_edge_detection__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ltlib_v1_0_0_rising_edge_detection 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ila_v6_2_5_ila_reset_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_cfglut7__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ltlib_v1_0_0_cfglut7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ltlib_v1_0_0_cfglut6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_cfglut6__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_5_ila_cap_sample_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay__2 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_5_ila_cap_window_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module ila_v6_2_5_ila_cap_addrgen 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module ltlib_v1_0_0_cfglut6__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ila_v6_2_5_ila_cap_ctrl_legacy 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_generic_memrd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              160 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   8 Input     10 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 5     
Module ila_v6_2_5_ila_core 
Detailed RTL Component Info : 
+---Registers : 
	              147 Bit    Registers := 9     
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    147 Bit        Muxes := 1     
Module ila_v6_2_5_ila 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module axis_adapter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 6     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 5     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 4     
Module axis_async_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---XORs : 
	   2 Input     10 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	              137 Bit    Registers := 2     
	               10 Bit    Registers := 10    
	                1 Bit    Registers := 31    
+---RAMs : 
	              68K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 17    
Module TriggerDMA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   5 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module PulseConvert__1 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module PulseConvert__2 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module PulseConvert__3 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module PulseConvert 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module TriggerInterface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 3     
	               32 Bit    Registers := 20    
	               16 Bit    Registers := 15    
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 4     
	   5 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 14    
	   7 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	  14 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 10    
	   4 Input     16 Bit        Muxes := 2     
	   6 Input     16 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 8     
	  15 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	  17 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 50    
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
	  14 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 2     
	  19 Input      1 Bit        Muxes := 2     
	  20 Input      1 Bit        Muxes := 2     
	  21 Input      1 Bit        Muxes := 1     
	  22 Input      1 Bit        Muxes := 1     
	  23 Input      1 Bit        Muxes := 1     
	  24 Input      1 Bit        Muxes := 1     
	  25 Input      1 Bit        Muxes := 2     
	  26 Input      1 Bit        Muxes := 2     
Module TriggerGen 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module TriggerMux 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 400 (col length:80)
BRAMs: 530 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "reg_srl_fff/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_srl_fff/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_srl_fff/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[0].mu_srl_reg/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[0].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[0].mu_srl_reg/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[1].mu_srl_reg/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[1].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[1].mu_srl_reg/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element status_fifo_wr_ptr_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_wr.v:745]
WARNING: [Synth 8-6014] Unused sequential element status_fifo_rd_ptr_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_wr.v:746]
WARNING: [Synth 8-6014] Unused sequential element axi_dma_rd_inst/addr_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_rd.v:537]
WARNING: [Synth 8-6014] Unused sequential element axi_dma_rd_inst/input_cycle_count_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_rd.v:554]
WARNING: [Synth 8-6014] Unused sequential element axi_dma_rd_inst/output_cycle_count_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axi_dma_rd.v:555]
INFO: [Synth 8-4471] merging register 'adapter_inst/segment_count_reg_reg[1:0]' into 'adapter_inst/segment_count_reg_reg[1:0]' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axis_adapter.v:445]
INFO: [Synth 8-4471] merging register 'adapter_inst/segment_count_reg_reg[1:0]' into 'adapter_inst/segment_count_reg_reg[1:0]' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axis_adapter.v:445]
WARNING: [Synth 8-6014] Unused sequential element adapter_inst/segment_count_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axis_adapter.v:445]
WARNING: [Synth 8-6014] Unused sequential element adapter_inst/segment_count_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axis_adapter.v:445]
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'adapter_inst/segment_count_reg_reg[1:0]' into 'adapter_inst/segment_count_reg_reg[1:0]' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axis_adapter.v:445]
INFO: [Synth 8-4471] merging register 'adapter_inst/segment_count_reg_reg[1:0]' into 'adapter_inst/segment_count_reg_reg[1:0]' [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axis_adapter.v:445]
WARNING: [Synth 8-6014] Unused sequential element adapter_inst/segment_count_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axis_adapter.v:445]
WARNING: [Synth 8-6014] Unused sequential element adapter_inst/segment_count_reg_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/axis_adapter.v:445]
WARNING: [Synth 8-6014] Unused sequential element genblk1[1].rTrigVectorPendingCnt_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerDMA.v:349]
WARNING: [Synth 8-6014] Unused sequential element genblk1[0].rTrigVectorPendingCnt_reg was removed.  [d:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ipshared/849b/new/TriggerDMA.v:349]
INFO: [Synth 8-5546] ROM "rD0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_woTrigGenUpdate/rD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rD0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_woTrigMuxUpdate/rD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rD0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_woTrigDMAUpdate/rD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rD0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_woTrigResetn/rD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3917] design Adc3444_TCP_TriggerCh_0_0 has port m_axi_awprot[2] driven by constant 0
INFO: [Synth 8-3917] design Adc3444_TCP_TriggerCh_0_0 has port m_axi_awprot[1] driven by constant 0
INFO: [Synth 8-3917] design Adc3444_TCP_TriggerCh_0_0 has port m_axi_awprot[0] driven by constant 0
INFO: [Synth 8-3917] design Adc3444_TCP_TriggerCh_0_0 has port m_axi_awqos[3] driven by constant 0
INFO: [Synth 8-3917] design Adc3444_TCP_TriggerCh_0_0 has port m_axi_awqos[2] driven by constant 0
INFO: [Synth 8-3917] design Adc3444_TCP_TriggerCh_0_0 has port m_axi_awqos[1] driven by constant 0
INFO: [Synth 8-3917] design Adc3444_TCP_TriggerCh_0_0 has port m_axi_awqos[0] driven by constant 0
INFO: [Synth 8-3917] design Adc3444_TCP_TriggerCh_0_0 has port m_axi_awuser[4] driven by constant 0
INFO: [Synth 8-3917] design Adc3444_TCP_TriggerCh_0_0 has port m_axi_awuser[3] driven by constant 0
INFO: [Synth 8-3917] design Adc3444_TCP_TriggerCh_0_0 has port m_axi_awuser[2] driven by constant 0
INFO: [Synth 8-3917] design Adc3444_TCP_TriggerCh_0_0 has port m_axi_awuser[1] driven by constant 0
INFO: [Synth 8-3917] design Adc3444_TCP_TriggerCh_0_0 has port m_axi_awuser[0] driven by constant 0
INFO: [Synth 8-3917] design Adc3444_TCP_TriggerCh_0_0 has port m_axi_arprot[2] driven by constant 0
INFO: [Synth 8-3917] design Adc3444_TCP_TriggerCh_0_0 has port m_axi_arprot[1] driven by constant 0
INFO: [Synth 8-3917] design Adc3444_TCP_TriggerCh_0_0 has port m_axi_arprot[0] driven by constant 0
INFO: [Synth 8-3917] design Adc3444_TCP_TriggerCh_0_0 has port m_axi_arqos[3] driven by constant 0
INFO: [Synth 8-3917] design Adc3444_TCP_TriggerCh_0_0 has port m_axi_arqos[2] driven by constant 0
INFO: [Synth 8-3917] design Adc3444_TCP_TriggerCh_0_0 has port m_axi_arqos[1] driven by constant 0
INFO: [Synth 8-3917] design Adc3444_TCP_TriggerCh_0_0 has port m_axi_arqos[0] driven by constant 0
INFO: [Synth 8-3917] design Adc3444_TCP_TriggerCh_0_0 has port m_axi_aruser[4] driven by constant 0
INFO: [Synth 8-3917] design Adc3444_TCP_TriggerCh_0_0 has port m_axi_aruser[3] driven by constant 0
INFO: [Synth 8-3917] design Adc3444_TCP_TriggerCh_0_0 has port m_axi_aruser[2] driven by constant 0
INFO: [Synth 8-3917] design Adc3444_TCP_TriggerCh_0_0 has port m_axi_aruser[1] driven by constant 0
INFO: [Synth 8-3917] design Adc3444_TCP_TriggerCh_0_0 has port m_axi_aruser[0] driven by constant 0
INFO: [Synth 8-3332] Sequential element (ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[0]) is unused and will be removed from module ila_v6_2_5_ila__parameterized0.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[0]) is unused and will be removed from module ila_v6_2_5_ila__parameterized0.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.temp_en_reg) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[16]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[15]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[14]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[13]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[12]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[11]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[10]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[9]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[8]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[7]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[6]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[5]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[4]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[3]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[2]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[1]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[0]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_WE_O_reg) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_EN_RB_O_reg) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[0]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[0]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/axi_dma/axi_dma_wr_inst/offset_reg_reg[0]' (FDE) to 'inst/inst_TriggerDMA/i_0/axi_dma/axi_dma_wr_inst/offset_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/axi_dma/axi_dma_wr_inst/offset_reg_reg[1]' (FDE) to 'inst/inst_TriggerDMA/i_0/axi_dma/axi_dma_wr_inst/offset_reg_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/axi_dma/\axi_dma_wr_inst/offset_reg_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/axi_dma/axi_dma_wr_inst/strb_offset_mask_reg_reg[0]' (FDE) to 'inst/inst_TriggerDMA/i_0/axi_dma/axi_dma_wr_inst/strb_offset_mask_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/axi_dma/axi_dma_wr_inst/strb_offset_mask_reg_reg[1]' (FDE) to 'inst/inst_TriggerDMA/i_0/axi_dma/axi_dma_wr_inst/strb_offset_mask_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/axi_dma/axi_dma_wr_inst/strb_offset_mask_reg_reg[2]' (FDE) to 'inst/inst_TriggerDMA/i_0/axi_dma/axi_dma_wr_inst/strb_offset_mask_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/axi_dma/axi_dma_wr_inst/strb_offset_mask_reg_reg[3]' (FDE) to 'inst/inst_TriggerDMA/i_0/axi_dma/axi_dma_wr_inst/strb_offset_mask_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/axi_dma/axi_dma_wr_inst/strb_offset_mask_reg_reg[4]' (FDE) to 'inst/inst_TriggerDMA/i_0/axi_dma/axi_dma_wr_inst/strb_offset_mask_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/axi_dma/axi_dma_wr_inst/strb_offset_mask_reg_reg[5]' (FDE) to 'inst/inst_TriggerDMA/i_0/axi_dma/axi_dma_wr_inst/strb_offset_mask_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/axi_dma/axi_dma_wr_inst/strb_offset_mask_reg_reg[6]' (FDE) to 'inst/inst_TriggerDMA/i_0/axi_dma/axi_dma_wr_inst/strb_offset_mask_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/axi_dma/axi_dma_rd_inst/offset_reg_reg[2]' (FDRE) to 'inst/inst_TriggerDMA/i_0/axi_dma/axi_dma_rd_inst/offset_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/axi_dma/axi_dma_rd_inst/offset_reg_reg[1]' (FDRE) to 'inst/inst_TriggerDMA/i_0/axi_dma/axi_dma_rd_inst/offset_reg_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/axi_dma/\axi_dma_rd_inst/offset_reg_reg[0] )
WARNING: [Synth 8-3332] Sequential element (axi_dma_rd_inst/offset_reg_reg[0]) is unused and will be removed from module axi_dma.
WARNING: [Synth 8-3332] Sequential element (axi_dma_rd_inst/save_axi_rdata_reg_reg[63]) is unused and will be removed from module axi_dma.
WARNING: [Synth 8-3332] Sequential element (axi_dma_rd_inst/save_axi_rdata_reg_reg[62]) is unused and will be removed from module axi_dma.
WARNING: [Synth 8-3332] Sequential element (axi_dma_rd_inst/save_axi_rdata_reg_reg[61]) is unused and will be removed from module axi_dma.
WARNING: [Synth 8-3332] Sequential element (axi_dma_rd_inst/save_axi_rdata_reg_reg[60]) is unused and will be removed from module axi_dma.
WARNING: [Synth 8-3332] Sequential element (axi_dma_rd_inst/save_axi_rdata_reg_reg[59]) is unused and will be removed from module axi_dma.
WARNING: [Synth 8-3332] Sequential element (axi_dma_rd_inst/save_axi_rdata_reg_reg[58]) is unused and will be removed from module axi_dma.
WARNING: [Synth 8-3332] Sequential element (axi_dma_rd_inst/save_axi_rdata_reg_reg[57]) is unused and will be removed from module axi_dma.
WARNING: [Synth 8-3332] Sequential element (axi_dma_rd_inst/save_axi_rdata_reg_reg[56]) is unused and will be removed from module axi_dma.
WARNING: [Synth 8-3332] Sequential element (axi_dma_rd_inst/save_axi_rdata_reg_reg[55]) is unused and will be removed from module axi_dma.
WARNING: [Synth 8-3332] Sequential element (axi_dma_rd_inst/save_axi_rdata_reg_reg[54]) is unused and will be removed from module axi_dma.
WARNING: [Synth 8-3332] Sequential element (axi_dma_rd_inst/save_axi_rdata_reg_reg[53]) is unused and will be removed from module axi_dma.
WARNING: [Synth 8-3332] Sequential element (axi_dma_rd_inst/save_axi_rdata_reg_reg[52]) is unused and will be removed from module axi_dma.
WARNING: [Synth 8-3332] Sequential element (axi_dma_rd_inst/save_axi_rdata_reg_reg[51]) is unused and will be removed from module axi_dma.
WARNING: [Synth 8-3332] Sequential element (axi_dma_rd_inst/save_axi_rdata_reg_reg[50]) is unused and will be removed from module axi_dma.
WARNING: [Synth 8-3332] Sequential element (axi_dma_rd_inst/save_axi_rdata_reg_reg[49]) is unused and will be removed from module axi_dma.
WARNING: [Synth 8-3332] Sequential element (axi_dma_rd_inst/save_axi_rdata_reg_reg[48]) is unused and will be removed from module axi_dma.
WARNING: [Synth 8-3332] Sequential element (axi_dma_rd_inst/save_axi_rdata_reg_reg[47]) is unused and will be removed from module axi_dma.
WARNING: [Synth 8-3332] Sequential element (axi_dma_rd_inst/save_axi_rdata_reg_reg[46]) is unused and will be removed from module axi_dma.
WARNING: [Synth 8-3332] Sequential element (axi_dma_rd_inst/save_axi_rdata_reg_reg[45]) is unused and will be removed from module axi_dma.
WARNING: [Synth 8-3332] Sequential element (axi_dma_rd_inst/save_axi_rdata_reg_reg[44]) is unused and will be removed from module axi_dma.
WARNING: [Synth 8-3332] Sequential element (axi_dma_rd_inst/save_axi_rdata_reg_reg[43]) is unused and will be removed from module axi_dma.
WARNING: [Synth 8-3332] Sequential element (axi_dma_rd_inst/save_axi_rdata_reg_reg[42]) is unused and will be removed from module axi_dma.
WARNING: [Synth 8-3332] Sequential element (axi_dma_rd_inst/save_axi_rdata_reg_reg[41]) is unused and will be removed from module axi_dma.
WARNING: [Synth 8-3332] Sequential element (axi_dma_rd_inst/save_axi_rdata_reg_reg[40]) is unused and will be removed from module axi_dma.
WARNING: [Synth 8-3332] Sequential element (axi_dma_rd_inst/save_axi_rdata_reg_reg[39]) is unused and will be removed from module axi_dma.
WARNING: [Synth 8-3332] Sequential element (axi_dma_rd_inst/save_axi_rdata_reg_reg[38]) is unused and will be removed from module axi_dma.
WARNING: [Synth 8-3332] Sequential element (axi_dma_rd_inst/save_axi_rdata_reg_reg[37]) is unused and will be removed from module axi_dma.
WARNING: [Synth 8-3332] Sequential element (axi_dma_rd_inst/save_axi_rdata_reg_reg[36]) is unused and will be removed from module axi_dma.
WARNING: [Synth 8-3332] Sequential element (axi_dma_rd_inst/save_axi_rdata_reg_reg[35]) is unused and will be removed from module axi_dma.
WARNING: [Synth 8-3332] Sequential element (axi_dma_rd_inst/save_axi_rdata_reg_reg[34]) is unused and will be removed from module axi_dma.
WARNING: [Synth 8-3332] Sequential element (axi_dma_rd_inst/save_axi_rdata_reg_reg[33]) is unused and will be removed from module axi_dma.
WARNING: [Synth 8-3332] Sequential element (axi_dma_rd_inst/save_axi_rdata_reg_reg[32]) is unused and will be removed from module axi_dma.
WARNING: [Synth 8-3332] Sequential element (axi_dma_rd_inst/save_axi_rdata_reg_reg[31]) is unused and will be removed from module axi_dma.
WARNING: [Synth 8-3332] Sequential element (axi_dma_rd_inst/save_axi_rdata_reg_reg[30]) is unused and will be removed from module axi_dma.
WARNING: [Synth 8-3332] Sequential element (axi_dma_rd_inst/save_axi_rdata_reg_reg[29]) is unused and will be removed from module axi_dma.
WARNING: [Synth 8-3332] Sequential element (axi_dma_rd_inst/save_axi_rdata_reg_reg[28]) is unused and will be removed from module axi_dma.
WARNING: [Synth 8-3332] Sequential element (axi_dma_rd_inst/save_axi_rdata_reg_reg[27]) is unused and will be removed from module axi_dma.
WARNING: [Synth 8-3332] Sequential element (axi_dma_rd_inst/save_axi_rdata_reg_reg[26]) is unused and will be removed from module axi_dma.
WARNING: [Synth 8-3332] Sequential element (axi_dma_rd_inst/save_axi_rdata_reg_reg[25]) is unused and will be removed from module axi_dma.
WARNING: [Synth 8-3332] Sequential element (axi_dma_rd_inst/save_axi_rdata_reg_reg[24]) is unused and will be removed from module axi_dma.
WARNING: [Synth 8-3332] Sequential element (axi_dma_rd_inst/save_axi_rdata_reg_reg[23]) is unused and will be removed from module axi_dma.
WARNING: [Synth 8-3332] Sequential element (axi_dma_rd_inst/save_axi_rdata_reg_reg[22]) is unused and will be removed from module axi_dma.
WARNING: [Synth 8-3332] Sequential element (axi_dma_rd_inst/save_axi_rdata_reg_reg[21]) is unused and will be removed from module axi_dma.
WARNING: [Synth 8-3332] Sequential element (axi_dma_rd_inst/save_axi_rdata_reg_reg[20]) is unused and will be removed from module axi_dma.
WARNING: [Synth 8-3332] Sequential element (axi_dma_rd_inst/save_axi_rdata_reg_reg[19]) is unused and will be removed from module axi_dma.
WARNING: [Synth 8-3332] Sequential element (axi_dma_rd_inst/save_axi_rdata_reg_reg[18]) is unused and will be removed from module axi_dma.
WARNING: [Synth 8-3332] Sequential element (axi_dma_rd_inst/save_axi_rdata_reg_reg[17]) is unused and will be removed from module axi_dma.
WARNING: [Synth 8-3332] Sequential element (axi_dma_rd_inst/save_axi_rdata_reg_reg[16]) is unused and will be removed from module axi_dma.
WARNING: [Synth 8-3332] Sequential element (axi_dma_rd_inst/save_axi_rdata_reg_reg[15]) is unused and will be removed from module axi_dma.
WARNING: [Synth 8-3332] Sequential element (axi_dma_rd_inst/save_axi_rdata_reg_reg[14]) is unused and will be removed from module axi_dma.
WARNING: [Synth 8-3332] Sequential element (axi_dma_rd_inst/save_axi_rdata_reg_reg[13]) is unused and will be removed from module axi_dma.
WARNING: [Synth 8-3332] Sequential element (axi_dma_rd_inst/save_axi_rdata_reg_reg[12]) is unused and will be removed from module axi_dma.
WARNING: [Synth 8-3332] Sequential element (axi_dma_rd_inst/save_axi_rdata_reg_reg[11]) is unused and will be removed from module axi_dma.
WARNING: [Synth 8-3332] Sequential element (axi_dma_rd_inst/save_axi_rdata_reg_reg[10]) is unused and will be removed from module axi_dma.
WARNING: [Synth 8-3332] Sequential element (axi_dma_rd_inst/save_axi_rdata_reg_reg[9]) is unused and will be removed from module axi_dma.
WARNING: [Synth 8-3332] Sequential element (axi_dma_rd_inst/save_axi_rdata_reg_reg[8]) is unused and will be removed from module axi_dma.
WARNING: [Synth 8-3332] Sequential element (axi_dma_rd_inst/save_axi_rdata_reg_reg[7]) is unused and will be removed from module axi_dma.
WARNING: [Synth 8-3332] Sequential element (axi_dma_rd_inst/save_axi_rdata_reg_reg[6]) is unused and will be removed from module axi_dma.
WARNING: [Synth 8-3332] Sequential element (axi_dma_rd_inst/save_axi_rdata_reg_reg[5]) is unused and will be removed from module axi_dma.
WARNING: [Synth 8-3332] Sequential element (axi_dma_rd_inst/save_axi_rdata_reg_reg[4]) is unused and will be removed from module axi_dma.
WARNING: [Synth 8-3332] Sequential element (axi_dma_rd_inst/save_axi_rdata_reg_reg[3]) is unused and will be removed from module axi_dma.
WARNING: [Synth 8-3332] Sequential element (axi_dma_rd_inst/save_axi_rdata_reg_reg[2]) is unused and will be removed from module axi_dma.
WARNING: [Synth 8-3332] Sequential element (axi_dma_rd_inst/save_axi_rdata_reg_reg[1]) is unused and will be removed from module axi_dma.
WARNING: [Synth 8-3332] Sequential element (axi_dma_rd_inst/save_axi_rdata_reg_reg[0]) is unused and will be removed from module axi_dma.
WARNING: [Synth 8-3332] Sequential element (axi_dma_wr_inst/offset_reg_reg[2]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/fifo_inst_1/fifo_inst/wr_ptr_gray_reg_reg[9]' (FDRE) to 'inst/inst_TriggerDMA/i_0/fifo_inst_1/fifo_inst/wr_ptr_reg_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/fifo_inst_1/\adapter_inst/state_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/fifo_inst_1/\fifo_inst/bad_frame_reg_reg )
WARNING: [Synth 8-3332] Sequential element (adapter_inst/state_reg_reg[2]) is unused and will be removed from module axis_async_fifo_adapter__parameterized0.
WARNING: [Synth 8-3332] Sequential element (fifo_inst/bad_frame_reg_reg) is unused and will be removed from module axis_async_fifo_adapter__parameterized0.
WARNING: [Synth 8-3332] Sequential element (fifo_inst/bad_frame_sync1_reg_reg) is unused and will be removed from module axis_async_fifo_adapter__parameterized0.
WARNING: [Synth 8-3332] Sequential element (fifo_inst/bad_frame_sync2_reg_reg) is unused and will be removed from module axis_async_fifo_adapter__parameterized0.
WARNING: [Synth 8-3332] Sequential element (fifo_inst/bad_frame_sync3_reg_reg) is unused and will be removed from module axis_async_fifo_adapter__parameterized0.
WARNING: [Synth 8-3332] Sequential element (fifo_inst/bad_frame_sync4_reg_reg) is unused and will be removed from module axis_async_fifo_adapter__parameterized0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\shift_reg1_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\shift_reg0_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_trig/shift_cap_strg_qual_reg )
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[0]' (FDRE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[27].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[38].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[26].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[25].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[38].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[24].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[23].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[38].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[22].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[21].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[38].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[20].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[19].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[38].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[18].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[17].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[38].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[15].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[38].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[14].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[38].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[11].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[38].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[10].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[38].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[7].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[38].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[38].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[38].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[3].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[35].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[38].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[34].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[8].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[33].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[38].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[16].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[31].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[38].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[30].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[32].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[29].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[38].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[28].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[38].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[37].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[38].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[36].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_a/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[38].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[38].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[38].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[1]' (FDRE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[27].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[38].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[26].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[38].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[25].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[24].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[23].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[38].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[22].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[38].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[21].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[20].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[19].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[38].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[18].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[38].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[17].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[15].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[38].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[14].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[38].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[11].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[38].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[10].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[38].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[7].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[38].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[38].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[38].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[3].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[38].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[35].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[38].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[34].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'inst/inst_TriggerDMA/i_0/ila_1_inst/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[38].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff8_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_ff7_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_6_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_6_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_6_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_6_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_6_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_6_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_6_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_6_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_6_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_6_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_6_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_6_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_6_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_6_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_6_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_6_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_trig/CAP_QUAL_STRG_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_0/ila_1_inst/inst/\ila_core_inst/u_ila_regs /\slaveRegDo_mux_1_reg[15] )
INFO: [Synth 8-3332] Sequential element (reg_stream_ffd/I_EN_CTL_EQ1.temp_en_reg) is unused and will be removed from module ila_v6_2_5_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (FSM_BRAM_ADDR_O_reg[16]) is unused and will be removed from module ila_v6_2_5_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (FSM_BRAM_ADDR_O_reg[15]) is unused and will be removed from module ila_v6_2_5_ila_register__parameterized0.
INFO: [Synth 8-3332] Sequential element (FSM_BRAM_ADDR_O_reg[14]) is unused and will be removed from module ila_v6_2_5_ila_register__parameterized0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_1/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_1/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_1/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_1/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_1/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_1/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_1/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_1/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_1/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_1/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_1/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_1/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_1/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_1/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_1/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_1/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_1/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/inst_TriggerDMA /i_1/ila_0/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1016] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:06:40 ; elapsed = 00:06:45 . Memory (MB): peak = 1309.523 ; gain = 957.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                      | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|axis_async_fifo__parameterized0: | mem_reg    | 512 x 105(NO_CHANGE)   | W |   | 512 x 105(WRITE_FIRST) |   | R | Port A and B     | 1      | 1      | 
|axis_async_fifo:                 | mem_reg    | 512 x 137(NO_CHANGE)   | W |   | 512 x 137(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
+---------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------------------------+--------------------------------------+-----------+----------------------+----------------+
|Module Name                        | RTL Object                           | Inference | Size (Depth x Width) | Primitives     | 
+-----------------------------------+--------------------------------------+-----------+----------------------+----------------+
|\inst/inst_TriggerDMA /i_0/axi_dma | axi_dma_wr_inst/status_fifo_len_reg  | Implied   | 32 x 16              | RAM32M x 3     | 
|\inst/inst_TriggerDMA /i_0/axi_dma | axi_dma_wr_inst/status_fifo_tag_reg  | Implied   | 32 x 8               | RAM32M x 2     | 
|\inst/inst_TriggerDMA /i_0/axi_dma | axi_dma_wr_inst/status_fifo_id_reg   | Implied   | 32 x 8               | RAM32M x 2     | 
|\inst/inst_TriggerDMA /i_0/axi_dma | axi_dma_wr_inst/status_fifo_dest_reg | Implied   | 32 x 8               | RAM32M x 2     | 
|\inst/inst_TriggerDMA /i_0/axi_dma | axi_dma_wr_inst/status_fifo_user_reg | Implied   | 32 x 1               | RAM32X1D x 1   | 
|\inst/inst_TriggerDMA /i_0/axi_dma | axi_dma_wr_inst/status_fifo_last_reg | Implied   | 32 x 1               | RAM32X1D x 1   | 
+-----------------------------------+--------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |TriggerDMA__GB0 |           1|     24473|
|2     |TriggerDMA__GB1 |           1|      9227|
|3     |TriggerCh__GC0  |           1|      3179|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:07:00 ; elapsed = 00:07:05 . Memory (MB): peak = 1309.523 ; gain = 957.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:07:01 ; elapsed = 00:07:06 . Memory (MB): peak = 1309.523 ; gain = 957.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+---------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                      | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|axis_async_fifo__parameterized0: | mem_reg    | 512 x 105(NO_CHANGE)   | W |   | 512 x 105(WRITE_FIRST) |   | R | Port A and B     | 1      | 1      | 
|axis_async_fifo:                 | mem_reg    | 512 x 137(NO_CHANGE)   | W |   | 512 x 137(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
+---------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+-----------------------------------+--------------------------------------+-----------+----------------------+----------------+
|Module Name                        | RTL Object                           | Inference | Size (Depth x Width) | Primitives     | 
+-----------------------------------+--------------------------------------+-----------+----------------------+----------------+
|\inst/inst_TriggerDMA /i_0/axi_dma | axi_dma_wr_inst/status_fifo_len_reg  | Implied   | 32 x 16              | RAM32M x 3     | 
|\inst/inst_TriggerDMA /i_0/axi_dma | axi_dma_wr_inst/status_fifo_tag_reg  | Implied   | 32 x 8               | RAM32M x 2     | 
|\inst/inst_TriggerDMA /i_0/axi_dma | axi_dma_wr_inst/status_fifo_id_reg   | Implied   | 32 x 8               | RAM32M x 2     | 
|\inst/inst_TriggerDMA /i_0/axi_dma | axi_dma_wr_inst/status_fifo_dest_reg | Implied   | 32 x 8               | RAM32M x 2     | 
|\inst/inst_TriggerDMA /i_0/axi_dma | axi_dma_wr_inst/status_fifo_user_reg | Implied   | 32 x 1               | RAM32X1D x 1   | 
|\inst/inst_TriggerDMA /i_0/axi_dma | axi_dma_wr_inst/status_fifo_last_reg | Implied   | 32 x 1               | RAM32X1D x 1   | 
+-----------------------------------+--------------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |TriggerDMA__GB0 |           1|     24473|
|2     |TriggerDMA__GB1 |           1|      9227|
|3     |TriggerCh__GC0  |           1|      3179|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:07:08 ; elapsed = 00:07:13 . Memory (MB): peak = 1309.523 ; gain = 957.438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:07:10 ; elapsed = 00:07:15 . Memory (MB): peak = 1309.523 ; gain = 957.438
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:07:10 ; elapsed = 00:07:15 . Memory (MB): peak = 1309.523 ; gain = 957.438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:07:12 ; elapsed = 00:07:16 . Memory (MB): peak = 1309.523 ; gain = 957.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:07:12 ; elapsed = 00:07:16 . Memory (MB): peak = 1309.523 ; gain = 957.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:07:12 ; elapsed = 00:07:17 . Memory (MB): peak = 1309.523 ; gain = 957.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:07:12 ; elapsed = 00:07:17 . Memory (MB): peak = 1309.523 ; gain = 957.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                                                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|ila_v6_2_5_ila | ila_core_inst/u_ila_regs/adv_rb_drdy4_reg                                        | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|ila_v6_2_5_ila | ila_core_inst/shifted_data_in_reg[8][530]                                        | 9      | 678   | NO           | NO                 | YES               | 678    | 0       | 
|ila_v6_2_5_ila | ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3] | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|ila_v6_2_5_ila | ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]    | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+---------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   360|
|2     |CFGLUT5    |   556|
|3     |LUT1       |   268|
|4     |LUT2       |   349|
|5     |LUT3       |   975|
|6     |LUT4       |  1068|
|7     |LUT5       |   906|
|8     |LUT6       |  2438|
|9     |MUXF7      |   233|
|10    |MUXF8      |    47|
|11    |RAM32M     |     9|
|12    |RAM32X1D   |     2|
|13    |RAMB18E1_1 |     2|
|14    |RAMB18E1_2 |     1|
|15    |RAMB18E1_3 |     1|
|16    |RAMB36E1_1 |    29|
|17    |RAMB36E1_2 |     4|
|18    |RAMB36E1_3 |     3|
|19    |SRL16E     |   686|
|20    |SRLC16E    |     4|
|21    |SRLC32E    |    34|
|22    |FDPE       |    12|
|23    |FDRE       |  9790|
|24    |FDSE       |    32|
+------+-----------+------+

Report Instance Areas: 
+------+------------------------------------------------------------------------------+----------------------------------------------------+------+
|      |Instance                                                                      |Module                                              |Cells |
+------+------------------------------------------------------------------------------+----------------------------------------------------+------+
|1     |top                                                                           |                                                    | 17809|
|2     |  inst                                                                        |TriggerCh                                           | 17809|
|3     |    inst_TriggerDMA                                                           |TriggerDMA                                          | 16365|
|4     |      axi_dma                                                                 |axi_dma                                             |  1849|
|5     |        axi_dma_rd_inst                                                       |axi_dma_rd                                          |   714|
|6     |        axi_dma_wr_inst                                                       |axi_dma_wr                                          |  1135|
|7     |      fifo_inst_1                                                             |axis_async_fifo_adapter__parameterized0             |   789|
|8     |        adapter_inst                                                          |axis_adapter__parameterized0                        |   522|
|9     |        fifo_inst                                                             |axis_async_fifo__parameterized0                     |   267|
|10    |      ila_1_inst                                                              |ila_1                                               |  8465|
|11    |        inst                                                                  |ila_v6_2_5_ila__parameterized0                      |  8465|
|12    |          ila_core_inst                                                       |ila_v6_2_5_ila_core__parameterized0                 |  8458|
|13    |            ila_trace_memory_inst                                             |ila_v6_2_5_ila_trace_memory__parameterized0         |    31|
|14    |              \SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory                  |blk_mem_gen_v8_3_6__parameterized0                  |    29|
|15    |                inst_blk_mem_gen                                              |blk_mem_gen_v8_3_6_synth__parameterized0            |    29|
|16    |                  \gnbram.gnativebmg.native_blk_mem_gen                       |blk_mem_gen_top__parameterized0                     |    29|
|17    |                    \valid.cstr                                               |blk_mem_gen_generic_cstr__parameterized0            |    29|
|18    |                      \ramloop[0].ram.r                                       |blk_mem_gen_prim_width__parameterized4              |     1|
|19    |                        \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized4            |     1|
|20    |                      \ramloop[10].ram.r                                      |blk_mem_gen_prim_width__parameterized14             |     1|
|21    |                        \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized14           |     1|
|22    |                      \ramloop[11].ram.r                                      |blk_mem_gen_prim_width__parameterized15             |     1|
|23    |                        \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized15           |     1|
|24    |                      \ramloop[12].ram.r                                      |blk_mem_gen_prim_width__parameterized16             |     1|
|25    |                        \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized16           |     1|
|26    |                      \ramloop[13].ram.r                                      |blk_mem_gen_prim_width__parameterized17             |     1|
|27    |                        \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized17           |     1|
|28    |                      \ramloop[14].ram.r                                      |blk_mem_gen_prim_width__parameterized18             |     1|
|29    |                        \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized18           |     1|
|30    |                      \ramloop[15].ram.r                                      |blk_mem_gen_prim_width__parameterized19             |     1|
|31    |                        \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized19           |     1|
|32    |                      \ramloop[16].ram.r                                      |blk_mem_gen_prim_width__parameterized20             |     1|
|33    |                        \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized20           |     1|
|34    |                      \ramloop[17].ram.r                                      |blk_mem_gen_prim_width__parameterized21             |     1|
|35    |                        \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized21           |     1|
|36    |                      \ramloop[18].ram.r                                      |blk_mem_gen_prim_width__parameterized22             |     1|
|37    |                        \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized22           |     1|
|38    |                      \ramloop[19].ram.r                                      |blk_mem_gen_prim_width__parameterized23             |     1|
|39    |                        \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized23           |     1|
|40    |                      \ramloop[1].ram.r                                       |blk_mem_gen_prim_width__parameterized5              |     1|
|41    |                        \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized5            |     1|
|42    |                      \ramloop[20].ram.r                                      |blk_mem_gen_prim_width__parameterized24             |     1|
|43    |                        \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized24           |     1|
|44    |                      \ramloop[21].ram.r                                      |blk_mem_gen_prim_width__parameterized25             |     1|
|45    |                        \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized25           |     1|
|46    |                      \ramloop[22].ram.r                                      |blk_mem_gen_prim_width__parameterized26             |     1|
|47    |                        \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized26           |     1|
|48    |                      \ramloop[23].ram.r                                      |blk_mem_gen_prim_width__parameterized27             |     1|
|49    |                        \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized27           |     1|
|50    |                      \ramloop[24].ram.r                                      |blk_mem_gen_prim_width__parameterized28             |     1|
|51    |                        \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized28           |     1|
|52    |                      \ramloop[25].ram.r                                      |blk_mem_gen_prim_width__parameterized29             |     1|
|53    |                        \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized29           |     1|
|54    |                      \ramloop[26].ram.r                                      |blk_mem_gen_prim_width__parameterized30             |     1|
|55    |                        \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized30           |     1|
|56    |                      \ramloop[27].ram.r                                      |blk_mem_gen_prim_width__parameterized31             |     1|
|57    |                        \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized31           |     1|
|58    |                      \ramloop[28].ram.r                                      |blk_mem_gen_prim_width__parameterized32             |     1|
|59    |                        \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized32           |     1|
|60    |                      \ramloop[2].ram.r                                       |blk_mem_gen_prim_width__parameterized6              |     1|
|61    |                        \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized6            |     1|
|62    |                      \ramloop[3].ram.r                                       |blk_mem_gen_prim_width__parameterized7              |     1|
|63    |                        \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized7            |     1|
|64    |                      \ramloop[4].ram.r                                       |blk_mem_gen_prim_width__parameterized8              |     1|
|65    |                        \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized8            |     1|
|66    |                      \ramloop[5].ram.r                                       |blk_mem_gen_prim_width__parameterized9              |     1|
|67    |                        \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized9            |     1|
|68    |                      \ramloop[6].ram.r                                       |blk_mem_gen_prim_width__parameterized10             |     1|
|69    |                        \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized10           |     1|
|70    |                      \ramloop[7].ram.r                                       |blk_mem_gen_prim_width__parameterized11             |     1|
|71    |                        \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized11           |     1|
|72    |                      \ramloop[8].ram.r                                       |blk_mem_gen_prim_width__parameterized12             |     1|
|73    |                        \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized12           |     1|
|74    |                      \ramloop[9].ram.r                                       |blk_mem_gen_prim_width__parameterized13             |     1|
|75    |                        \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized13           |     1|
|76    |              \SUBCORE_RAM.trace_block_memory                                 |blk_mem_gen_v8_3_6__parameterized1                  |     2|
|77    |                inst_blk_mem_gen                                              |blk_mem_gen_v8_3_6_synth__parameterized1            |     2|
|78    |                  \gnbram.gnativebmg.native_blk_mem_gen                       |blk_mem_gen_top__parameterized1                     |     2|
|79    |                    \valid.cstr                                               |blk_mem_gen_generic_cstr__parameterized1            |     2|
|80    |                      \ramloop[0].ram.r                                       |blk_mem_gen_prim_width__parameterized33             |     1|
|81    |                        \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized33           |     1|
|82    |                      \ramloop[1].ram.r                                       |blk_mem_gen_prim_width__parameterized34             |     1|
|83    |                        \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized34           |     1|
|84    |            u_ila_cap_ctrl                                                    |ila_v6_2_5_ila_cap_ctrl_legacy__parameterized0      |   287|
|85    |              U_CDONE                                                         |ltlib_v1_0_0_cfglut6__parameterized0_333            |     5|
|86    |              U_NS0                                                           |ltlib_v1_0_0_cfglut7_334                            |     6|
|87    |              U_NS1                                                           |ltlib_v1_0_0_cfglut7_335                            |     6|
|88    |              u_cap_addrgen                                                   |ila_v6_2_5_ila_cap_addrgen__parameterized0          |   265|
|89    |                U_CMPRESET                                                    |ltlib_v1_0_0_cfglut6_336                            |     3|
|90    |                u_cap_sample_counter                                          |ila_v6_2_5_ila_cap_sample_counter__parameterized0   |    65|
|91    |                  U_SCE                                                       |ltlib_v1_0_0_cfglut4_348                            |     1|
|92    |                  U_SCMPCE                                                    |ltlib_v1_0_0_cfglut5_349                            |     1|
|93    |                  U_SCRST                                                     |ltlib_v1_0_0_cfglut6_350                            |     5|
|94    |                  u_scnt_cmp                                                  |ltlib_v1_0_0_match_nodelay__parameterized0_351      |    23|
|95    |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay__parameterized0_352 |    23|
|96    |                      DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized2_353          |    12|
|97    |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1_354    |     5|
|98    |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized2_355    |     5|
|99    |                u_cap_window_counter                                          |ila_v6_2_5_ila_cap_window_counter__parameterized0   |    63|
|100   |                  U_WCE                                                       |ltlib_v1_0_0_cfglut4_337                            |     1|
|101   |                  U_WHCMPCE                                                   |ltlib_v1_0_0_cfglut5_338                            |     1|
|102   |                  U_WLCMPCE                                                   |ltlib_v1_0_0_cfglut5_339                            |     1|
|103   |                  u_wcnt_hcmp                                                 |ltlib_v1_0_0_match_nodelay__parameterized0          |    12|
|104   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay__parameterized0_344 |    12|
|105   |                      DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized2_345          |    12|
|106   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1_346    |     5|
|107   |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized2_347    |     5|
|108   |                  u_wcnt_lcmp                                                 |ltlib_v1_0_0_match_nodelay__parameterized0_340      |    23|
|109   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay__parameterized0     |    23|
|110   |                      DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized2_341          |    12|
|111   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1_342    |     5|
|112   |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized2_343    |     5|
|113   |            u_ila_regs                                                        |ila_v6_2_5_ila_register__parameterized0             |  4398|
|114   |              U_XSDB_SLAVE                                                    |xsdbs_v1_0_2_xsdbs__1                               |   303|
|115   |              reg_890                                                         |xsdbs_v1_0_2_reg__parameterized60__1                |    16|
|116   |                \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_332                           |    16|
|117   |              \MU_SRL[0].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s_281                            |    74|
|118   |              \MU_SRL[10].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized11               |    74|
|119   |              \MU_SRL[11].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized12               |   106|
|120   |              \MU_SRL[12].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized13               |    74|
|121   |              \MU_SRL[13].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized14               |    74|
|122   |              \MU_SRL[14].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized15               |    74|
|123   |              \MU_SRL[15].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized16               |    90|
|124   |              \MU_SRL[16].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized17               |    74|
|125   |              \MU_SRL[17].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized18               |    74|
|126   |              \MU_SRL[18].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized19               |    74|
|127   |              \MU_SRL[19].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized20               |   106|
|128   |              \MU_SRL[1].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized0_282            |    74|
|129   |              \MU_SRL[20].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized21               |    74|
|130   |              \MU_SRL[21].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized22               |    74|
|131   |              \MU_SRL[22].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized23               |    74|
|132   |              \MU_SRL[23].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized24               |    90|
|133   |              \MU_SRL[24].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized25               |    74|
|134   |              \MU_SRL[25].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized26               |    74|
|135   |              \MU_SRL[26].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized27               |    74|
|136   |              \MU_SRL[27].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized28               |   138|
|137   |              \MU_SRL[28].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized29               |    74|
|138   |              \MU_SRL[29].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized30               |    74|
|139   |              \MU_SRL[2].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized1_283            |    74|
|140   |              \MU_SRL[30].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized31               |    74|
|141   |              \MU_SRL[31].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized32               |    90|
|142   |              \MU_SRL[32].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized33               |    74|
|143   |              \MU_SRL[33].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized34               |    74|
|144   |              \MU_SRL[34].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized35               |    74|
|145   |              \MU_SRL[35].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized36               |    90|
|146   |              \MU_SRL[36].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized37               |    74|
|147   |              \MU_SRL[37].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized38               |    74|
|148   |              \MU_SRL[38].mu_srl_reg                                          |xsdbs_v1_0_2_reg_p2s__parameterized39               |    90|
|149   |              \MU_SRL[3].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized2_284            |   106|
|150   |              \MU_SRL[4].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized3_285            |    74|
|151   |              \MU_SRL[5].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized4_286            |    74|
|152   |              \MU_SRL[6].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized5_287            |    74|
|153   |              \MU_SRL[7].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized6_288            |    90|
|154   |              \MU_SRL[8].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized7_289            |    74|
|155   |              \MU_SRL[9].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized10               |    74|
|156   |              \TC_SRL[0].tc_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized8_290            |    76|
|157   |              reg_15                                                          |xsdbs_v1_0_2_reg__parameterized42_291               |    39|
|158   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_331                            |    39|
|159   |              reg_16                                                          |xsdbs_v1_0_2_reg__parameterized43_292               |    25|
|160   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_330                            |    25|
|161   |              reg_17                                                          |xsdbs_v1_0_2_reg__parameterized44_293               |    22|
|162   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_329                            |    22|
|163   |              reg_18                                                          |xsdbs_v1_0_2_reg__parameterized45_294               |    35|
|164   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_328                            |    35|
|165   |              reg_19                                                          |xsdbs_v1_0_2_reg__parameterized46_295               |    19|
|166   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_327                            |    19|
|167   |              reg_1a                                                          |xsdbs_v1_0_2_reg__parameterized47_296               |    23|
|168   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1_326            |    23|
|169   |              reg_6                                                           |xsdbs_v1_0_2_reg__parameterized27_297               |    29|
|170   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_325                            |    29|
|171   |              reg_7                                                           |xsdbs_v1_0_2_reg__parameterized28_298               |    28|
|172   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized0_324            |    28|
|173   |              reg_8                                                           |xsdbs_v1_0_2_reg__parameterized29_299               |     6|
|174   |                \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_323                           |     6|
|175   |              reg_80                                                          |xsdbs_v1_0_2_reg__parameterized48_300               |    17|
|176   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1_322            |    17|
|177   |              reg_81                                                          |xsdbs_v1_0_2_reg__parameterized49_301               |    17|
|178   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_321                            |    17|
|179   |              reg_82                                                          |xsdbs_v1_0_2_reg__parameterized50_302               |    17|
|180   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1_320            |    17|
|181   |              reg_83                                                          |xsdbs_v1_0_2_reg__parameterized51_303               |    35|
|182   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_319                            |    35|
|183   |              reg_84                                                          |xsdbs_v1_0_2_reg__parameterized52_304               |    47|
|184   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_318                            |    47|
|185   |              reg_85                                                          |xsdbs_v1_0_2_reg__parameterized53_305               |    17|
|186   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_317                            |    17|
|187   |              reg_887                                                         |xsdbs_v1_0_2_reg__parameterized55_306               |     3|
|188   |                \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_316                           |     3|
|189   |              reg_88d                                                         |xsdbs_v1_0_2_reg__parameterized57_307               |     5|
|190   |                \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_315                           |     5|
|191   |              reg_9                                                           |xsdbs_v1_0_2_reg__parameterized30_308               |    16|
|192   |                \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_314                           |    16|
|193   |              reg_srl_fff                                                     |xsdbs_v1_0_2_reg_p2s__parameterized9_309            |   108|
|194   |              reg_stream_ffd                                                  |xsdbs_v1_0_2_reg_stream_310                         |    34|
|195   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_313                            |    34|
|196   |              reg_stream_ffe                                                  |xsdbs_v1_0_2_reg_stream__parameterized0_311         |    16|
|197   |                \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_312                           |    16|
|198   |            u_ila_reset_ctrl                                                  |ila_v6_2_5_ila_reset_ctrl_74                        |    46|
|199   |              arm_detection_inst                                              |ltlib_v1_0_0_rising_edge_detection_275              |     5|
|200   |              \asyncrounous_transfer.arm_in_transfer_inst                     |ltlib_v1_0_0_async_edge_xfer_276                    |     7|
|201   |              \asyncrounous_transfer.arm_out_transfer_inst                    |ltlib_v1_0_0_async_edge_xfer_277                    |     6|
|202   |              \asyncrounous_transfer.halt_in_transfer_inst                    |ltlib_v1_0_0_async_edge_xfer_278                    |     7|
|203   |              \asyncrounous_transfer.halt_out_transfer_inst                   |ltlib_v1_0_0_async_edge_xfer_279                    |     6|
|204   |              halt_detection_inst                                             |ltlib_v1_0_0_rising_edge_detection_280              |     6|
|205   |            u_trig                                                            |ila_v6_2_5_ila_trigger__parameterized0              |  1713|
|206   |              \N_DDR_TC.N_DDR_TC_INST[0].U_TC                                 |ltlib_v1_0_0_match__parameterized5                  |    69|
|207   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA__parameterized5             |    67|
|208   |                  DUT                                                         |ltlib_v1_0_0_all_typeA__parameterized3              |    28|
|209   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_270                    |     5|
|210   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_271                    |     5|
|211   |                    \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_272                    |     5|
|212   |                    \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_273                    |     5|
|213   |                    \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice__parameterized0_274    |     6|
|214   |              U_TM                                                            |ila_v6_2_5_ila_trig_match__parameterized0           |  1643|
|215   |                \N_DDR_MODE.G_NMU[0].U_M                                      |ltlib_v1_0_0_match__parameterized1_75               |    46|
|216   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized1_266         |    45|
|217   |                    DUT                                                       |ltlib_v1_0_0_all_typeA_267                          |    13|
|218   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_268                    |     5|
|219   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_269    |     6|
|220   |                \N_DDR_MODE.G_NMU[10].U_M                                     |ltlib_v1_0_0_match__parameterized4_76               |    11|
|221   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized4_263         |    10|
|222   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_264          |     8|
|223   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_265    |     6|
|224   |                \N_DDR_MODE.G_NMU[11].U_M                                     |ltlib_v1_0_0_match__parameterized4_77               |    11|
|225   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized4_260         |    10|
|226   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_261          |     8|
|227   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_262    |     6|
|228   |                \N_DDR_MODE.G_NMU[12].U_M                                     |ltlib_v1_0_0_match__parameterized2_78               |    88|
|229   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized2_254         |    87|
|230   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_255          |    23|
|231   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_256                    |     5|
|232   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_257                    |     5|
|233   |                      \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_258                    |     5|
|234   |                      \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_259    |     6|
|235   |                \N_DDR_MODE.G_NMU[13].U_M                                     |ltlib_v1_0_0_match__parameterized6                  |   172|
|236   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized6_244         |   171|
|237   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized4_245          |    43|
|238   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_246                    |     5|
|239   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_247                    |     5|
|240   |                      \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_248                    |     5|
|241   |                      \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_249                    |     5|
|242   |                      \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_250                    |     5|
|243   |                      \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_251                    |     5|
|244   |                      \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_252                    |     5|
|245   |                      \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_253    |     6|
|246   |                \N_DDR_MODE.G_NMU[14].U_M                                     |ltlib_v1_0_0_match__parameterized8                  |    25|
|247   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized8_241         |    24|
|248   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_242          |     8|
|249   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_243    |     6|
|250   |                \N_DDR_MODE.G_NMU[15].U_M                                     |ltlib_v1_0_0_match__parameterized4_79               |    11|
|251   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized4_238         |    10|
|252   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_239          |     8|
|253   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_240    |     6|
|254   |                \N_DDR_MODE.G_NMU[16].U_M                                     |ltlib_v1_0_0_match__parameterized4_80               |    11|
|255   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized4_235         |    10|
|256   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_236          |     8|
|257   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_237    |     6|
|258   |                \N_DDR_MODE.G_NMU[17].U_M                                     |ltlib_v1_0_0_match__parameterized4_81               |    11|
|259   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized4_232         |    10|
|260   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_233          |     8|
|261   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_234    |     6|
|262   |                \N_DDR_MODE.G_NMU[18].U_M                                     |ltlib_v1_0_0_match__parameterized2_82               |    88|
|263   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized2_226         |    87|
|264   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_227          |    23|
|265   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_228                    |     5|
|266   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_229                    |     5|
|267   |                      \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_230                    |     5|
|268   |                      \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_231    |     6|
|269   |                \N_DDR_MODE.G_NMU[19].U_M                                     |ltlib_v1_0_0_match__parameterized1_83               |    46|
|270   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized1_222         |    45|
|271   |                    DUT                                                       |ltlib_v1_0_0_all_typeA_223                          |    13|
|272   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_224                    |     5|
|273   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_225    |     6|
|274   |                \N_DDR_MODE.G_NMU[1].U_M                                      |ltlib_v1_0_0_match__parameterized4_84               |    11|
|275   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized4_219         |    10|
|276   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_220          |     8|
|277   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_221    |     6|
|278   |                \N_DDR_MODE.G_NMU[20].U_M                                     |ltlib_v1_0_0_match__parameterized7                  |    13|
|279   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized7_216         |    12|
|280   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_217          |     8|
|281   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_218    |     6|
|282   |                \N_DDR_MODE.G_NMU[21].U_M                                     |ltlib_v1_0_0_match__parameterized4_85               |    11|
|283   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized4_213         |    10|
|284   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_214          |     8|
|285   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_215    |     6|
|286   |                \N_DDR_MODE.G_NMU[22].U_M                                     |ltlib_v1_0_0_match__parameterized4_86               |    11|
|287   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized4_210         |    10|
|288   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_211          |     8|
|289   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_212    |     6|
|290   |                \N_DDR_MODE.G_NMU[23].U_M                                     |ltlib_v1_0_0_match__parameterized4_87               |    11|
|291   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized4_207         |    10|
|292   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_208          |     8|
|293   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_209    |     6|
|294   |                \N_DDR_MODE.G_NMU[24].U_M                                     |ltlib_v1_0_0_match__parameterized2_88               |    88|
|295   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized2_201         |    87|
|296   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_202          |    23|
|297   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_203                    |     5|
|298   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_204                    |     5|
|299   |                      \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_205                    |     5|
|300   |                      \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_206    |     6|
|301   |                \N_DDR_MODE.G_NMU[25].U_M                                     |ltlib_v1_0_0_match__parameterized6_89               |   172|
|302   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized6_191         |   171|
|303   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized4_192          |    43|
|304   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_193                    |     5|
|305   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_194                    |     5|
|306   |                      \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_195                    |     5|
|307   |                      \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_196                    |     5|
|308   |                      \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_197                    |     5|
|309   |                      \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_198                    |     5|
|310   |                      \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_199                    |     5|
|311   |                      \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_200    |     6|
|312   |                \N_DDR_MODE.G_NMU[26].U_M                                     |ltlib_v1_0_0_match__parameterized8_90               |    25|
|313   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized8_188         |    24|
|314   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_189          |     8|
|315   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_190    |     6|
|316   |                \N_DDR_MODE.G_NMU[27].U_M                                     |ltlib_v1_0_0_match__parameterized4_91               |    11|
|317   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized4_185         |    10|
|318   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_186          |     8|
|319   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_187    |     6|
|320   |                \N_DDR_MODE.G_NMU[28].U_M                                     |ltlib_v1_0_0_match__parameterized4_92               |    11|
|321   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized4_182         |    10|
|322   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_183          |     8|
|323   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_184    |     6|
|324   |                \N_DDR_MODE.G_NMU[29].U_M                                     |ltlib_v1_0_0_match__parameterized4_93               |    11|
|325   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized4_179         |    10|
|326   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_180          |     8|
|327   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_181    |     6|
|328   |                \N_DDR_MODE.G_NMU[2].U_M                                      |ltlib_v1_0_0_match__parameterized4_94               |    11|
|329   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized4_176         |    10|
|330   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_177          |     8|
|331   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_178    |     6|
|332   |                \N_DDR_MODE.G_NMU[30].U_M                                     |ltlib_v1_0_0_match__parameterized2_95               |    88|
|333   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized2_170         |    87|
|334   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_171          |    23|
|335   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_172                    |     5|
|336   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_173                    |     5|
|337   |                      \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_174                    |     5|
|338   |                      \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_175    |     6|
|339   |                \N_DDR_MODE.G_NMU[31].U_M                                     |ltlib_v1_0_0_match__parameterized4_96               |    11|
|340   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized4_167         |    10|
|341   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_168          |     8|
|342   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_169    |     6|
|343   |                \N_DDR_MODE.G_NMU[32].U_M                                     |ltlib_v1_0_0_match__parameterized2_97               |    88|
|344   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized2_161         |    87|
|345   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_162          |    23|
|346   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_163                    |     5|
|347   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_164                    |     5|
|348   |                      \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_165                    |     5|
|349   |                      \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_166    |     6|
|350   |                \N_DDR_MODE.G_NMU[33].U_M                                     |ltlib_v1_0_0_match__parameterized1_98               |    46|
|351   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized1_157         |    45|
|352   |                    DUT                                                       |ltlib_v1_0_0_all_typeA_158                          |    13|
|353   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_159                    |     5|
|354   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_160    |     6|
|355   |                \N_DDR_MODE.G_NMU[34].U_M                                     |ltlib_v1_0_0_match__parameterized8_99               |    25|
|356   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized8             |    24|
|357   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_155          |     8|
|358   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_156    |     6|
|359   |                \N_DDR_MODE.G_NMU[35].U_M                                     |ltlib_v1_0_0_match__parameterized4_100              |    11|
|360   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized4_152         |    10|
|361   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_153          |     8|
|362   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_154    |     6|
|363   |                \N_DDR_MODE.G_NMU[36].U_M                                     |ltlib_v1_0_0_match__parameterized4_101              |    11|
|364   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized4_149         |    10|
|365   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_150          |     8|
|366   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_151    |     6|
|367   |                \N_DDR_MODE.G_NMU[37].U_M                                     |ltlib_v1_0_0_match__parameterized4_102              |    11|
|368   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized4_146         |    10|
|369   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_147          |     8|
|370   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_148    |     6|
|371   |                \N_DDR_MODE.G_NMU[38].U_M                                     |ltlib_v1_0_0_match__parameterized3_103              |    17|
|372   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized3_143         |    16|
|373   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_144          |     8|
|374   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_145    |     6|
|375   |                \N_DDR_MODE.G_NMU[3].U_M                                      |ltlib_v1_0_0_match__parameterized6_104              |   172|
|376   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized6             |   171|
|377   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized4              |    43|
|378   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_135                    |     5|
|379   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_136                    |     5|
|380   |                      \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_137                    |     5|
|381   |                      \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_138                    |     5|
|382   |                      \I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_139                    |     5|
|383   |                      \I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_140                    |     5|
|384   |                      \I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_141                    |     5|
|385   |                      \I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_142    |     6|
|386   |                \N_DDR_MODE.G_NMU[4].U_M                                      |ltlib_v1_0_0_match__parameterized4_105              |    11|
|387   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized4_132         |    10|
|388   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_133          |     8|
|389   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_134    |     6|
|390   |                \N_DDR_MODE.G_NMU[5].U_M                                      |ltlib_v1_0_0_match__parameterized2_106              |    88|
|391   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized2_126         |    87|
|392   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_127          |    23|
|393   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_128                    |     5|
|394   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_129                    |     5|
|395   |                      \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_130                    |     5|
|396   |                      \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_131    |     6|
|397   |                \N_DDR_MODE.G_NMU[6].U_M                                      |ltlib_v1_0_0_match__parameterized2_107              |    88|
|398   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized2_120         |    87|
|399   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_121          |    23|
|400   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_122                    |     5|
|401   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_123                    |     5|
|402   |                      \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_124                    |     5|
|403   |                      \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_125    |     6|
|404   |                \N_DDR_MODE.G_NMU[7].U_M                                      |ltlib_v1_0_0_match__parameterized1_108              |    46|
|405   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized1_116         |    45|
|406   |                    DUT                                                       |ltlib_v1_0_0_all_typeA_117                          |    13|
|407   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_118                    |     5|
|408   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_119    |     6|
|409   |                \N_DDR_MODE.G_NMU[8].U_M                                      |ltlib_v1_0_0_match__parameterized7_109              |    13|
|410   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized7             |    12|
|411   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_114          |     8|
|412   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_115    |     6|
|413   |                \N_DDR_MODE.G_NMU[9].U_M                                      |ltlib_v1_0_0_match__parameterized4_110              |    11|
|414   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized4_111         |    10|
|415   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_112          |     8|
|416   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_113    |     6|
|417   |            xsdb_memory_read_inst                                             |ltlib_v1_0_0_generic_memrd__parameterized0          |   854|
|418   |      ila_0                                                                   |ila_0                                               |  3373|
|419   |        inst                                                                  |ila_v6_2_5_ila                                      |  3373|
|420   |          ila_core_inst                                                       |ila_v6_2_5_ila_core                                 |  3366|
|421   |            ila_trace_memory_inst                                             |ila_v6_2_5_ila_trace_memory                         |     5|
|422   |              \SUBCORE_RAM_BLK_MEM_1.trace_block_memory                       |blk_mem_gen_v8_3_6                                  |     5|
|423   |                inst_blk_mem_gen                                              |blk_mem_gen_v8_3_6_synth                            |     5|
|424   |                  \gnbram.gnativebmg.native_blk_mem_gen                       |blk_mem_gen_top                                     |     5|
|425   |                    \valid.cstr                                               |blk_mem_gen_generic_cstr                            |     5|
|426   |                      \ramloop[0].ram.r                                       |blk_mem_gen_prim_width                              |     1|
|427   |                        \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper                            |     1|
|428   |                      \ramloop[1].ram.r                                       |blk_mem_gen_prim_width__parameterized0              |     1|
|429   |                        \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized0            |     1|
|430   |                      \ramloop[2].ram.r                                       |blk_mem_gen_prim_width__parameterized1              |     1|
|431   |                        \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized1            |     1|
|432   |                      \ramloop[3].ram.r                                       |blk_mem_gen_prim_width__parameterized2              |     1|
|433   |                        \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized2            |     1|
|434   |                      \ramloop[4].ram.r                                       |blk_mem_gen_prim_width__parameterized3              |     1|
|435   |                        \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized3            |     1|
|436   |            u_ila_cap_ctrl                                                    |ila_v6_2_5_ila_cap_ctrl_legacy                      |   278|
|437   |              U_CDONE                                                         |ltlib_v1_0_0_cfglut6__parameterized0                |     5|
|438   |              U_NS0                                                           |ltlib_v1_0_0_cfglut7                                |     6|
|439   |              U_NS1                                                           |ltlib_v1_0_0_cfglut7_59                             |     6|
|440   |              u_cap_addrgen                                                   |ila_v6_2_5_ila_cap_addrgen                          |   256|
|441   |                U_CMPRESET                                                    |ltlib_v1_0_0_cfglut6                                |     3|
|442   |                u_cap_sample_counter                                          |ila_v6_2_5_ila_cap_sample_counter                   |    62|
|443   |                  U_SCE                                                       |ltlib_v1_0_0_cfglut4_66                             |     1|
|444   |                  U_SCMPCE                                                    |ltlib_v1_0_0_cfglut5_67                             |     1|
|445   |                  U_SCRST                                                     |ltlib_v1_0_0_cfglut6_68                             |     5|
|446   |                  u_scnt_cmp                                                  |ltlib_v1_0_0_match_nodelay_69                       |    23|
|447   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay_70                  |    23|
|448   |                      DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized2_71           |    13|
|449   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1_72     |     5|
|450   |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized2_73     |     6|
|451   |                u_cap_window_counter                                          |ila_v6_2_5_ila_cap_window_counter                   |    60|
|452   |                  U_WCE                                                       |ltlib_v1_0_0_cfglut4                                |     1|
|453   |                  U_WHCMPCE                                                   |ltlib_v1_0_0_cfglut5                                |     1|
|454   |                  U_WLCMPCE                                                   |ltlib_v1_0_0_cfglut5_60                             |     1|
|455   |                  u_wcnt_hcmp                                                 |ltlib_v1_0_0_match_nodelay                          |    12|
|456   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay_62                  |    12|
|457   |                      DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized2_63           |    12|
|458   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1_64     |     5|
|459   |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized2_65     |     5|
|460   |                  u_wcnt_lcmp                                                 |ltlib_v1_0_0_match_nodelay_61                       |    22|
|461   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay                     |    22|
|462   |                      DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized2              |    12|
|463   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1        |     5|
|464   |                        \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized2        |     5|
|465   |            u_ila_regs                                                        |ila_v6_2_5_ila_register                             |  1958|
|466   |              U_XSDB_SLAVE                                                    |xsdbs_v1_0_2_xsdbs                                  |   303|
|467   |              reg_890                                                         |xsdbs_v1_0_2_reg__parameterized60                   |    16|
|468   |                \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_58                            |    16|
|469   |              \MU_SRL[0].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s                                |    77|
|470   |              \MU_SRL[1].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized0                |    79|
|471   |              \MU_SRL[2].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized1                |    76|
|472   |              \MU_SRL[3].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized2                |    90|
|473   |              \MU_SRL[4].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized3                |    75|
|474   |              \MU_SRL[5].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized4                |    75|
|475   |              \MU_SRL[6].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized5                |    75|
|476   |              \MU_SRL[7].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized6                |    91|
|477   |              \MU_SRL[8].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized7                |    93|
|478   |              \TC_SRL[0].tc_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized8                |    74|
|479   |              reg_15                                                          |xsdbs_v1_0_2_reg__parameterized42                   |    22|
|480   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_57                             |    22|
|481   |              reg_16                                                          |xsdbs_v1_0_2_reg__parameterized43                   |    17|
|482   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_56                             |    17|
|483   |              reg_17                                                          |xsdbs_v1_0_2_reg__parameterized44                   |    38|
|484   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_55                             |    38|
|485   |              reg_18                                                          |xsdbs_v1_0_2_reg__parameterized45                   |    22|
|486   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_54                             |    22|
|487   |              reg_19                                                          |xsdbs_v1_0_2_reg__parameterized46                   |    18|
|488   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_53                             |    18|
|489   |              reg_1a                                                          |xsdbs_v1_0_2_reg__parameterized47                   |    34|
|490   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1_52             |    34|
|491   |              reg_6                                                           |xsdbs_v1_0_2_reg__parameterized27                   |    27|
|492   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_51                             |    27|
|493   |              reg_7                                                           |xsdbs_v1_0_2_reg__parameterized28                   |    31|
|494   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized0                |    31|
|495   |              reg_8                                                           |xsdbs_v1_0_2_reg__parameterized29                   |    10|
|496   |                \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_50                            |    10|
|497   |              reg_80                                                          |xsdbs_v1_0_2_reg__parameterized48                   |    19|
|498   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1_49             |    19|
|499   |              reg_81                                                          |xsdbs_v1_0_2_reg__parameterized49                   |    17|
|500   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_48                             |    17|
|501   |              reg_82                                                          |xsdbs_v1_0_2_reg__parameterized50                   |    17|
|502   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1                |    17|
|503   |              reg_83                                                          |xsdbs_v1_0_2_reg__parameterized51                   |    51|
|504   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_47                             |    51|
|505   |              reg_84                                                          |xsdbs_v1_0_2_reg__parameterized52                   |    35|
|506   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_46                             |    35|
|507   |              reg_85                                                          |xsdbs_v1_0_2_reg__parameterized53                   |    17|
|508   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_45                             |    17|
|509   |              reg_887                                                         |xsdbs_v1_0_2_reg__parameterized55                   |     3|
|510   |                \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_44                            |     3|
|511   |              reg_88d                                                         |xsdbs_v1_0_2_reg__parameterized57                   |     6|
|512   |                \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_43                            |     6|
|513   |              reg_9                                                           |xsdbs_v1_0_2_reg__parameterized30                   |    18|
|514   |                \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_42                            |    18|
|515   |              reg_srl_fff                                                     |xsdbs_v1_0_2_reg_p2s__parameterized9                |   102|
|516   |              reg_stream_ffd                                                  |xsdbs_v1_0_2_reg_stream                             |    31|
|517   |                \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl                                |    31|
|518   |              reg_stream_ffe                                                  |xsdbs_v1_0_2_reg_stream__parameterized0             |    17|
|519   |                \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat                               |    17|
|520   |            u_ila_reset_ctrl                                                  |ila_v6_2_5_ila_reset_ctrl                           |    46|
|521   |              arm_detection_inst                                              |ltlib_v1_0_0_rising_edge_detection                  |     5|
|522   |              \asyncrounous_transfer.arm_in_transfer_inst                     |ltlib_v1_0_0_async_edge_xfer                        |     7|
|523   |              \asyncrounous_transfer.arm_out_transfer_inst                    |ltlib_v1_0_0_async_edge_xfer_38                     |     6|
|524   |              \asyncrounous_transfer.halt_in_transfer_inst                    |ltlib_v1_0_0_async_edge_xfer_39                     |     7|
|525   |              \asyncrounous_transfer.halt_out_transfer_inst                   |ltlib_v1_0_0_async_edge_xfer_40                     |     6|
|526   |              halt_detection_inst                                             |ltlib_v1_0_0_rising_edge_detection_41               |     6|
|527   |            u_trig                                                            |ila_v6_2_5_ila_trigger                              |   460|
|528   |              \N_DDR_TC.N_DDR_TC_INST[0].U_TC                                 |ltlib_v1_0_0_match                                  |    24|
|529   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA                             |    22|
|530   |                  DUT                                                         |ltlib_v1_0_0_all_typeA_35                           |    13|
|531   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_36                     |     5|
|532   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice__parameterized0_37     |     6|
|533   |              U_TM                                                            |ila_v6_2_5_ila_trig_match                           |   435|
|534   |                \N_DDR_MODE.G_NMU[0].U_M                                      |ltlib_v1_0_0_match__parameterized0                  |    40|
|535   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0             |    39|
|536   |                    DUT                                                       |ltlib_v1_0_0_all_typeA_32                           |    13|
|537   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_33                     |     5|
|538   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_34     |     6|
|539   |                \N_DDR_MODE.G_NMU[1].U_M                                      |ltlib_v1_0_0_match__parameterized1                  |    46|
|540   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized1_28          |    45|
|541   |                    DUT                                                       |ltlib_v1_0_0_all_typeA_29                           |    13|
|542   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_30                     |     5|
|543   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_31     |     6|
|544   |                \N_DDR_MODE.G_NMU[2].U_M                                      |ltlib_v1_0_0_match__parameterized2                  |    88|
|545   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized2_22          |    87|
|546   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_23           |    23|
|547   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_24                     |     5|
|548   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_25                     |     5|
|549   |                      \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_26                     |     5|
|550   |                      \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_27     |     6|
|551   |                \N_DDR_MODE.G_NMU[3].U_M                                      |ltlib_v1_0_0_match__parameterized3                  |    17|
|552   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized3             |    16|
|553   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_20           |     8|
|554   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_21     |     6|
|555   |                \N_DDR_MODE.G_NMU[4].U_M                                      |ltlib_v1_0_0_match__parameterized4                  |    11|
|556   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized4_17          |    10|
|557   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1_18           |     8|
|558   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_19     |     6|
|559   |                \N_DDR_MODE.G_NMU[5].U_M                                      |ltlib_v1_0_0_match__parameterized1_2                |    46|
|560   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized1             |    45|
|561   |                    DUT                                                       |ltlib_v1_0_0_all_typeA                              |    13|
|562   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_15                     |     5|
|563   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_16     |     6|
|564   |                \N_DDR_MODE.G_NMU[6].U_M                                      |ltlib_v1_0_0_match__parameterized4_3                |    11|
|565   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized4             |    10|
|566   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized1              |     8|
|567   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_14     |     6|
|568   |                \N_DDR_MODE.G_NMU[7].U_M                                      |ltlib_v1_0_0_match__parameterized2_4                |    88|
|569   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized2_8           |    87|
|570   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0_9            |    23|
|571   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_10                     |     5|
|572   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_11                     |     5|
|573   |                      \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_12                     |     5|
|574   |                      \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0_13     |     6|
|575   |                \N_DDR_MODE.G_NMU[8].U_M                                      |ltlib_v1_0_0_match__parameterized2_5                |    88|
|576   |                  \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized2             |    87|
|577   |                    DUT                                                       |ltlib_v1_0_0_all_typeA__parameterized0              |    23|
|578   |                      \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice                        |     5|
|579   |                      \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_6                      |     5|
|580   |                      \I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_7                      |     5|
|581   |                      \I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice__parameterized0        |     6|
|582   |            xsdb_memory_read_inst                                             |ltlib_v1_0_0_generic_memrd                          |   266|
|583   |      fifo_inst_0                                                             |axis_async_fifo_adapter                             |   917|
|584   |        adapter_inst                                                          |axis_adapter                                        |   649|
|585   |        fifo_inst                                                             |axis_async_fifo                                     |   268|
|586   |    inst_TriggerGen                                                           |TriggerGen                                          |    18|
|587   |    inst_TriggerInterface                                                     |TriggerInterface                                    |  1399|
|588   |      inst_woTrigDMAUpdate                                                    |PulseConvert                                        |    28|
|589   |      inst_woTrigMuxUpdate                                                    |PulseConvert_0                                      |    30|
|590   |      inst_woTrigResetn                                                       |PulseConvert_1                                      |    30|
|591   |    inst_TriggerMux                                                           |TriggerMux                                          |    27|
+------+------------------------------------------------------------------------------+----------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:07:12 ; elapsed = 00:07:17 . Memory (MB): peak = 1309.523 ; gain = 957.438
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 108 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:31 ; elapsed = 00:06:46 . Memory (MB): peak = 1309.523 ; gain = 957.438
Synthesis Optimization Complete : Time (s): cpu = 00:07:13 ; elapsed = 00:07:17 . Memory (MB): peak = 1309.523 ; gain = 957.438
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1247 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 567 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 500 instances
  CFGLUT5 => SRLC32E: 56 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 9 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
581 Infos, 345 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:07:21 ; elapsed = 00:07:27 . Memory (MB): peak = 1309.523 ; gain = 959.180
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'D:/FPGA_learn/NCUT/TCP/Adc3444_TCP/Adc3444_TCP_main/Adc3444_TCP_main.runs/Adc3444_TCP_TriggerCh_0_0_synth_1/Adc3444_TCP_TriggerCh_0_0.dcp' has been generated.
