0.7
2020.2
Apr 18 2022
15:53:03
/home/aditya/vivado_projects/fifo_dipesh_git/fifo_dipesh_git.sim/sim_1/synth/timing/xsim/test_time_synth.v,1660475408,verilog,,,,fifo;glbl,,uvm,,,,,,
/home/aditya/vivado_projects/fifo_dipesh_git/fifo_dipesh_git.srcs/sim_1/new/fifo_tb.sv,1660471185,systemVerilog,,,,test,,uvm,,,,,,
