From 14ffd12bd41f1042156c1c701870808ea14d4865 Mon Sep 17 00:00:00 2001
From: Michael Brown <producer@holotronic.dk>
Date: Fri, 15 Jun 2018 02:48:57 +0200
Subject: [PATCH 29/33] update DE10 devicetrees

Signed-off-by: Michael Brown <producer@holotronic.dk>
---
 .../boot/dts/socfpga_cyclone5_de10_nano.dts   | 113 +++++++++++++++---
 .../dts/socfpga_cyclone5_de10_nano_uio_fb.dts |   4 +-
 2 files changed, 97 insertions(+), 20 deletions(-)

diff --git a/arch/arm/boot/dts/socfpga_cyclone5_de10_nano.dts b/arch/arm/boot/dts/socfpga_cyclone5_de10_nano.dts
index 7645340f9787..a767457e4354 100644
--- a/arch/arm/boot/dts/socfpga_cyclone5_de10_nano.dts
+++ b/arch/arm/boot/dts/socfpga_cyclone5_de10_nano.dts
@@ -1,18 +1,18 @@
 /*
- * Copyright Intel Corporation (C) 2017. All rights reserved.
- *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms and conditions of the GNU General Public License,
- * version 2, as published by the Free Software Foundation.
- *
- * This program is distributed in the hope it will be useful, but WITHOUT
- * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
- * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
- * more details.
- *
- * You should have received a copy of the GNU General Public License along with
- * this program.  If not, see <http://www.gnu.org/licenses/>.
- */
+* Copyright Intel Corporation (C) 2017. All rights reserved.
+*
+* This program is free software; you can redistribute it and/or modify
+* it under the terms and conditions of the GNU General Public License,
+* version 2, as published by the Free Software Foundation.
+*
+* This program is distributed in the hope it will be useful, but WITHOUT
+* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+* FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+* more details.
+*
+* You should have received a copy of the GNU General Public License along with
+* this program.  If not, see <http://www.gnu.org/licenses/>.
+*/
 
 #include "socfpga_cyclone5.dtsi"
 
@@ -25,7 +25,7 @@
 		stdout-path = "serial0:115200n8";
 	};
 
-	memory@0 {
+	memory {
 		name = "memory";
 		device_type = "memory";
 		reg = <0x0 0x40000000>; /* 1GB */
@@ -50,6 +50,83 @@
 			linux,default-trigger = "heartbeat";
 		};
 	};
+
+	keys {
+		compatible = "gpio-keys";
+		hps0 {
+			label = "hps_key0";
+			gpios = <&portb 25 0>;
+			linux,code = <63>;
+			debounce-interval = <50>;
+		};
+	};
+
+	bridge@0xc0000000 {
+		compatible = "altr,bridge-15.1", "simple-bus";
+		reg = <0xc0000000 0x20000000 0xff200000 0x200000>;
+		#address-cells = <0x2>;
+		#size-cells = <0x1>;
+		ranges = <0x00000001 0x00001000 0xff201000 0x00000008>,
+			<0x00000001 0x00002000 0xff202000 0x00000008>,
+			<0x00000001 0x00003000 0xff203000 0x00000010>,
+			<0x00000001 0x00004000 0xff204000 0x00000010>,
+			<0x00000001 0x00005000 0xff205000 0x00000010>,
+			<0x00000001 0x00030000 0xff230000 0x00000100>;
+
+		sysid@0x100001000 {
+			compatible = "altr,sysid-15.1", "altr,sysid-1.0";
+			reg = <0x00000001 0x00001000 0x00000008>;
+			id = <0xacd51302>;
+			timestamp = <0x5929e204>;
+		};
+
+		serial@0x100002000 {
+			compatible = "altr,juart-15.1", "altr,juart-1.0";
+			reg = <0x00000001 0x00002000 0x00000008>;
+			interrupt-parent = <&intc>;
+			interrupts = <0 40 0>;
+			clocks = <0x2>;
+		};
+
+		gpio@0x100003000 {
+			compatible = "altr,pio-15.1", "altr,pio-1.0";
+			reg = <0x00000001 0x00003000 0x00000010>;
+			altr,gpio-bank-width = <0x8>;
+			resetvalue = <0xff>;
+			#gpio-cells = <0x2>;
+			gpio-controller;
+		};
+
+		gpio@0x100004000 {
+			compatible = "altr,pio-15.1", "altr,pio-1.0";
+			reg = <0x00000001 0x00004000 0x00000010>;
+			altr,gpio-bank-width = <0x4>;
+			interrupt-parent = <&intc>;
+			interrupts = <0 41 1>;
+			altr,interrupt-type = <0x3>;
+			altr,interrupt_type = <0x3>;
+			edge_type = <0x2>;
+			level_trigger = <0x0>;
+			resetvalue = <0x0>;
+			#gpio-cells = <0x2>;
+			gpio-controller;
+		};
+
+		gpio@0x100005000 {
+			compatible = "altr,pio-15.1", "altr,pio-1.0";
+			reg = <0x00000001 0x00005000 0x00000010>;
+			interrupt-parent = <&intc>;
+			interrupts = <0 42 2>;
+			altr,gpio-bank-width = <0x2>;
+			altr,interrupt-type = <0x2>;
+			altr,interrupt_type = <0x2>;
+			edge_type = <0x1>;
+			level_trigger = <0x0>;
+			resetvalue = <0x0>;
+			#gpio-cells = <0x2>;
+			gpio-controller;
+		};
+	};
 };
 
 &gmac1 {
@@ -86,13 +163,13 @@
 
 &i2c0 {
 	status = "okay";
-	clock-frequency = <100000>;
+	speed-mode = <0>;
 
 	adxl345: adxl345@0 {
-		compatible = "adi,adxl345";
+		compatible = "adi,adxl34x";
 		reg = <0x53>;
 
-		interrupt-parent = <&portc>;
+		interrupt-parent = <&intc>;
 		interrupts = <3 2>;
 	};
 };
diff --git a/arch/arm/boot/dts/socfpga_cyclone5_de10_nano_uio_fb.dts b/arch/arm/boot/dts/socfpga_cyclone5_de10_nano_uio_fb.dts
index cc62324122c7..ac06b3c2f5cb 100644
--- a/arch/arm/boot/dts/socfpga_cyclone5_de10_nano_uio_fb.dts
+++ b/arch/arm/boot/dts/socfpga_cyclone5_de10_nano_uio_fb.dts
@@ -86,7 +86,7 @@
 			compatible = "altr,juart-15.1", "altr,juart-1.0";
 			reg = <0x00000001 0x00002000 0x00000008>;
 			interrupt-parent = <&intc>;
-			interrupts = <0 40 4>;
+			interrupts = <0 40 0>;
 			clocks = <0x2>;
 		};
 
@@ -118,7 +118,7 @@
 			compatible = "altr,pio-15.1", "altr,pio-1.0";
 			reg = <0x00000001 0x00005000 0x00000010>;
 			interrupt-parent = <&intc>;
-			interrupts = <0 42 1>;
+			interrupts = <0 42 2>;
 			altr,gpio-bank-width = <0x2>;
 			altr,interrupt-type = <0x2>;
 			altr,interrupt_type = <0x2>;
-- 
2.17.1

