### Modules
#### Top
- [ ] Top
	- [ ] Connect all modules
	- [ ] Write logic for pipeline -regs

#### Stages
- [ ] Fetch
	- [ ] Signals
	- [ ] Working logic
- [ ] Decode
	- [ ] Signals
	- [ ] Working logic
- [ ] Ex
	- [ ] Signals
	- [ ] Working logic
- [ ] Mem
	- [ ] Signals
	- [ ] Working logic
- [ ] Writeback
	- [ ] Signals
	- [ ] Working logic

#### Components
- [ ] ALU
- [ ] Data memory
- [ ] Program memory
- [ ] Register file
- [ ] Common struct definitions
- [ ] Controller