/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] celloutsig_0_0z;
  wire [5:0] celloutsig_0_1z;
  wire [12:0] celloutsig_0_2z;
  wire [7:0] celloutsig_0_3z;
  wire celloutsig_0_5z;
  reg [15:0] celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_18z;
  reg [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  reg [22:0] celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_8z = ~(celloutsig_1_4z[9] & celloutsig_1_1z);
  assign celloutsig_0_5z = ~(in_data[33] ^ celloutsig_0_3z[6]);
  assign celloutsig_1_2z = ~(celloutsig_1_1z ^ in_data[134]);
  assign celloutsig_0_0z = in_data[92:89] + in_data[64:61];
  assign celloutsig_1_5z = in_data[105:99] + in_data[160:154];
  assign celloutsig_0_2z = { celloutsig_0_0z[3:1], celloutsig_0_0z, celloutsig_0_1z } + in_data[55:43];
  assign celloutsig_1_10z = celloutsig_1_6z[4:1] == celloutsig_1_0z[6:3];
  assign celloutsig_1_1z = celloutsig_1_0z || celloutsig_1_0z;
  assign celloutsig_0_8z = celloutsig_0_3z[7:3] < celloutsig_0_1z[4:0];
  assign celloutsig_1_6z = celloutsig_1_5z % { 1'h1, in_data[111:106] };
  assign celloutsig_1_18z = celloutsig_1_0z[3:0] % { 1'h1, celloutsig_1_4z[13:12], celloutsig_1_8z };
  assign celloutsig_0_3z = ~ in_data[72:65];
  assign celloutsig_1_0z = in_data[188:180] | in_data[151:143];
  assign celloutsig_0_1z = in_data[46:41] << in_data[95:90];
  assign celloutsig_0_9z = celloutsig_0_6z[7:4] - celloutsig_0_2z[12:9];
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_6z = 16'h0000;
    else if (!clkin_data[0]) celloutsig_0_6z = { in_data[55:45], celloutsig_0_5z, celloutsig_0_0z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_4z = 23'h000000;
    else if (clkin_data[32]) celloutsig_1_4z = { in_data[155:134], celloutsig_1_2z };
  always_latch
    if (clkin_data[64]) celloutsig_1_19z = 5'h00;
    else if (clkin_data[32]) celloutsig_1_19z = { celloutsig_1_0z[4:1], celloutsig_1_10z };
  assign { out_data[131:128], out_data[100:96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_8z, celloutsig_0_9z };
endmodule
