#Build: Fabric Compiler 2020.3, Build 62942, Sep 29 13:34 2020
#Install: D:\PDS_2020.3\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19042
#Hostname: LAPTOP-3V5IT220
Generated by Fabric Compiler (version 2020.3 build 62942) at Sat Oct 30 18:08:39 2021
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L1' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L1' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L1' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L1' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L1' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L1' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L1' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L1' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L3' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L3' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L3' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L3' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L3' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L3' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L3' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L3' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
Check timing ...
W: Timing-4086: Port 'dht22' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'dht22' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'DIO' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'RCLK' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SCLK' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'halted_ind' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hum_flag_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'jtag_TDO' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_out_io' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'over' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_out_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_out_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_out_3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_mosi' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_ss' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'succ' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tx' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx_pin' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'jtag_TDI' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'jtag_TMS' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'light_sense' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_miso' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'stop' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rx_pin' is not constrained, it is treated as combinational input.
Begin dump timing report
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3 <build 62942>)
| Date         : Sat Oct 30 18:08:56 2021
| Design       : tinyriscv_soc_top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 jtag_TCK                 1000.000     {0 500}        Declared               233           0  {jtag_TCK}
 clk_Inferred             1000.000     {0 500}        Declared              3506           0  {clk} 
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                          1000.000     {0 500}        Declared                98           0  {top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q}
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                          1000.000     {0 500}        Declared                 8           0  {top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 jtag_TCK                      asynchronous               jtag_TCK                                
 Inferred_clock_group          asynchronous               clk_Inferred                            
 Inferred_clock_group_0        asynchronous               top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
 Inferred_clock_group_1        asynchronous               top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 jtag_TCK                     1.000 MHz     152.999 MHz       1000.000          6.536        496.732
 clk_Inferred                 1.000 MHz      31.149 MHz       1000.000         32.104        967.896
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                              1.000 MHz     128.156 MHz       1000.000          7.803        992.197
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                              1.000 MHz     476.190 MHz       1000.000          2.100        997.900
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK               jtag_TCK                   496.732       0.000              0            751
 clk_Inferred           clk_Inferred               967.896       0.000              0          18707
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                        top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                   992.197       0.000              0            295
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                        top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                                                   997.900       0.000              0             12
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK               jtag_TCK                     0.282       0.000              0            751
 clk_Inferred           clk_Inferred                 0.178       0.000              0          18707
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                        top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                     0.032       0.000              0            295
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                        top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                                                     0.196       0.000              0             12
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK                                          499.246       0.000              0            233
 clk_Inferred                                      498.011       0.000              0           3506
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                   499.290       0.000              0             98
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred     499.375       0.000              0              8
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK               jtag_TCK                   497.441       0.000              0            751
 clk_Inferred           clk_Inferred               973.052       0.000              0          18707
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                        top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                   993.767       0.000              0            295
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                        top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                                                   998.382       0.000              0             12
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK               jtag_TCK                     0.281       0.000              0            751
 clk_Inferred           clk_Inferred                 0.188       0.000              0          18707
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                        top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                     0.115       0.000              0            295
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                        top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                                                     0.253       0.000              0             12
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK                                          499.540       0.000              0            233
 clk_Inferred                                      499.055       0.000              0           3506
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                   499.626       0.000              0             98
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred     499.663       0.000              0              8
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[15]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.918
  Launch Clock Delay      :  5.746
  Clock Pessimism Removal :  0.827

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.200     501.284 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.284         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.112     501.396 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.568     503.964         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.964 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.782     505.746         ntclkbufg_0      
 CLMA_50_297/CLK                                                           f       u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK

 CLMA_50_297/Q0                    tco                   0.241     505.987 r       u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/Q
                                   net (fanout=5)        0.740     506.727         u_jtag_top/u_jtag_driver/ir_reg [4]
 CLMA_54_280/Y0                    td                    0.282     507.009 r       u_jtag_top/u_jtag_driver/N139_4_1/gateop_perm/Z
                                   net (fanout=19)       0.760     507.769         u_jtag_top/u_jtag_driver/_N13316
 CLMA_58_292/Y0                    td                    0.214     507.983 r       u_jtag_top/u_jtag_driver/N230_20[24]_3/gateop_perm/Z
                                   net (fanout=24)       0.803     508.786         u_jtag_top/u_jtag_driver/_N24878
 CLMA_66_304/AD                                                            r       u_jtag_top/u_jtag_driver/shift_reg[15]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 508.786         Logic Levels: 2  
                                                                                   Logic: 0.737ns(24.243%), Route: 2.303ns(75.757%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935    1001.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094    1001.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.269    1003.382         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.382 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.536    1004.918         ntclkbufg_0      
 CLMA_66_304/CLK                                                           r       u_jtag_top/u_jtag_driver/shift_reg[15]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.827    1005.745                          
 clock uncertainty                                      -0.050    1005.695                          

 Setup time                                             -0.177    1005.518                          

 Data required time                                               1005.518                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.518                          
 Data arrival time                                                -508.786                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.732                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[37]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.918
  Launch Clock Delay      :  5.746
  Clock Pessimism Removal :  0.827

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.200     501.284 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.284         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.112     501.396 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.568     503.964         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.964 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.782     505.746         ntclkbufg_0      
 CLMA_50_297/CLK                                                           f       u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK

 CLMA_50_297/Q0                    tco                   0.241     505.987 r       u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/Q
                                   net (fanout=5)        0.740     506.727         u_jtag_top/u_jtag_driver/ir_reg [4]
 CLMA_54_280/Y0                    td                    0.282     507.009 r       u_jtag_top/u_jtag_driver/N139_4_1/gateop_perm/Z
                                   net (fanout=19)       0.760     507.769         u_jtag_top/u_jtag_driver/_N13316
 CLMA_58_292/Y0                    td                    0.214     507.983 r       u_jtag_top/u_jtag_driver/N230_20[24]_3/gateop_perm/Z
                                   net (fanout=24)       0.803     508.786         u_jtag_top/u_jtag_driver/_N24878
 CLMA_66_304/BD                                                            r       u_jtag_top/u_jtag_driver/shift_reg[37]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 508.786         Logic Levels: 2  
                                                                                   Logic: 0.737ns(24.243%), Route: 2.303ns(75.757%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935    1001.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094    1001.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.269    1003.382         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.382 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.536    1004.918         ntclkbufg_0      
 CLMA_66_304/CLK                                                           r       u_jtag_top/u_jtag_driver/shift_reg[37]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.827    1005.745                          
 clock uncertainty                                      -0.050    1005.695                          

 Setup time                                             -0.171    1005.524                          

 Data required time                                               1005.524                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.524                          
 Data arrival time                                                -508.786                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.738                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[8]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.948
  Launch Clock Delay      :  5.746
  Clock Pessimism Removal :  0.827

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.200     501.284 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.284         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.112     501.396 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.568     503.964         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.964 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.782     505.746         ntclkbufg_0      
 CLMA_50_297/CLK                                                           f       u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK

 CLMA_50_297/Q0                    tco                   0.241     505.987 r       u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/Q
                                   net (fanout=5)        0.740     506.727         u_jtag_top/u_jtag_driver/ir_reg [4]
 CLMA_54_280/Y0                    td                    0.282     507.009 r       u_jtag_top/u_jtag_driver/N139_4_1/gateop_perm/Z
                                   net (fanout=19)       0.760     507.769         u_jtag_top/u_jtag_driver/_N13316
 CLMA_58_292/Y0                    td                    0.214     507.983 r       u_jtag_top/u_jtag_driver/N230_20[24]_3/gateop_perm/Z
                                   net (fanout=24)       0.787     508.770         u_jtag_top/u_jtag_driver/_N24878
 CLMA_66_280/AD                                                            r       u_jtag_top/u_jtag_driver/shift_reg[8]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 508.770         Logic Levels: 2  
                                                                                   Logic: 0.737ns(24.372%), Route: 2.287ns(75.628%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935    1001.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094    1001.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.269    1003.382         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.382 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.566    1004.948         ntclkbufg_0      
 CLMA_66_280/CLK                                                           r       u_jtag_top/u_jtag_driver/shift_reg[8]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.827    1005.775                          
 clock uncertainty                                      -0.050    1005.725                          

 Setup time                                             -0.177    1005.548                          

 Data required time                                               1005.548                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.548                          
 Data arrival time                                                -508.770                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.778                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[38]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[38]/opit_0_inv/D
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.297  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.916
  Launch Clock Delay      :  4.936
  Clock Pessimism Removal :  -0.683

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935       1.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094       1.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.269       3.382         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.382 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.554       4.936         ntclkbufg_0      
 CLMA_90_292/CLK                                                           r       u_jtag_top/u_jtag_driver/rx/recv_data[38]/opit_0_inv_L5Q_perm/CLK

 CLMA_90_292/Q3                    tco                   0.223       5.159 f       u_jtag_top/u_jtag_driver/rx/recv_data[38]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.389       5.548         u_jtag_top/u_jtag_driver/rx_data [38]
 CLMA_82_285/CD                                                            f       u_jtag_top/u_jtag_driver/dm_resp_data[38]/opit_0_inv/D

 Data arrival time                                                   5.548         Logic Levels: 0  
                                                                                   Logic: 0.223ns(36.438%), Route: 0.389ns(63.562%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.100       1.184 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.184         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.111       1.295 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.770       4.065         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       4.065 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.851       5.916         ntclkbufg_0      
 CLMA_82_285/CLK                                                           r       u_jtag_top/u_jtag_driver/dm_resp_data[38]/opit_0_inv/CLK
 clock pessimism                                        -0.683       5.233                          
 clock uncertainty                                       0.000       5.233                          

 Hold time                                               0.033       5.266                          

 Data required time                                                  5.266                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.266                          
 Data arrival time                                                  -5.548                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.282                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[33]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[33]/opit_0_inv/D
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.916
  Launch Clock Delay      :  4.952
  Clock Pessimism Removal :  -0.931

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935       1.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094       1.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.269       3.382         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.382 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.570       4.952         ntclkbufg_0      
 CLMA_82_284/CLK                                                           r       u_jtag_top/u_jtag_driver/rx/recv_data[33]/opit_0_inv_L5Q_perm/CLK

 CLMA_82_284/Q2                    tco                   0.223       5.175 f       u_jtag_top/u_jtag_driver/rx/recv_data[33]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.145       5.320         u_jtag_top/u_jtag_driver/rx_data [33]
 CLMA_82_285/AD                                                            f       u_jtag_top/u_jtag_driver/dm_resp_data[33]/opit_0_inv/D

 Data arrival time                                                   5.320         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.598%), Route: 0.145ns(39.402%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.100       1.184 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.184         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.111       1.295 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.770       4.065         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       4.065 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.851       5.916         ntclkbufg_0      
 CLMA_82_285/CLK                                                           r       u_jtag_top/u_jtag_driver/dm_resp_data[33]/opit_0_inv/CLK
 clock pessimism                                        -0.931       4.985                          
 clock uncertainty                                       0.000       4.985                          

 Hold time                                               0.033       5.018                          

 Data required time                                                  5.018                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.018                          
 Data arrival time                                                  -5.320                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.302                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/state_0/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/rx/recv_data[33]/opit_0_inv_L5Q_perm/L4
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.297  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.916
  Launch Clock Delay      :  4.936
  Clock Pessimism Removal :  -0.683

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935       1.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094       1.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.269       3.382         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.382 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.554       4.936         ntclkbufg_0      
 CLMA_90_293/CLK                                                           r       u_jtag_top/u_jtag_driver/rx/state_0/opit_0_inv_L5Q_perm/CLK

 CLMA_90_293/Q2                    tco                   0.223       5.159 f       u_jtag_top/u_jtag_driver/rx/state_0/opit_0_inv_L5Q_perm/Q
                                   net (fanout=41)       0.321       5.480         u_jtag_top/u_jtag_driver/rx/state_0
 CLMA_82_284/C4                                                            f       u_jtag_top/u_jtag_driver/rx/recv_data[33]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.480         Logic Levels: 0  
                                                                                   Logic: 0.223ns(40.993%), Route: 0.321ns(59.007%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.100       1.184 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.184         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.111       1.295 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.770       4.065         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       4.065 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.851       5.916         ntclkbufg_0      
 CLMA_82_284/CLK                                                           r       u_jtag_top/u_jtag_driver/rx/recv_data[33]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.683       5.233                          
 clock uncertainty                                       0.000       5.233                          

 Hold time                                              -0.082       5.151                          

 Data required time                                                  5.151                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.151                          
 Data arrival time                                                  -5.480                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.329                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/op2_ff/qout_r[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_regs/regs_1_0_17/gateop/WD
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.215  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.782
  Launch Clock Delay      :  4.369
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N22             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.805       4.369         ntclkbufg_1      
 CLMA_118_161/CLK                                                          r       u_tinyriscv/u_id_ex/op2_ff/qout_r[7]/opit_0_L5Q_perm/CLK

 CLMA_118_161/Q0                   tco                   0.261       4.630 r       u_tinyriscv/u_id_ex/op2_ff/qout_r[7]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        3.294       7.924         u_tinyriscv/ie_op2_o [7]
 CLMA_66_32/COUT                   td                    0.326       8.250 r       u_tinyriscv/u_ex/N6_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.250         u_tinyriscv/u_ex/_N3117
                                                         0.060       8.310 r       u_tinyriscv/u_ex/N6_9/gateop_A2/Cout
                                                         0.000       8.310         u_tinyriscv/u_ex/_N3119
 CLMA_66_36/COUT                   td                    0.097       8.407 r       u_tinyriscv/u_ex/N6_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.407         u_tinyriscv/u_ex/_N3121
                                                         0.060       8.467 r       u_tinyriscv/u_ex/N6_13/gateop_A2/Cout
                                                         0.000       8.467         u_tinyriscv/u_ex/_N3123
 CLMA_66_40/COUT                   td                    0.097       8.564 r       u_tinyriscv/u_ex/N6_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.564         u_tinyriscv/u_ex/_N3125
                                                         0.060       8.624 r       u_tinyriscv/u_ex/N6_17/gateop_A2/Cout
                                                         0.000       8.624         u_tinyriscv/u_ex/_N3127
 CLMA_66_44/COUT                   td                    0.097       8.721 r       u_tinyriscv/u_ex/N6_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.721         u_tinyriscv/u_ex/_N3129
                                                         0.060       8.781 r       u_tinyriscv/u_ex/N6_21/gateop_A2/Cout
                                                         0.000       8.781         u_tinyriscv/u_ex/_N3131
 CLMA_66_48/COUT                   td                    0.097       8.878 r       u_tinyriscv/u_ex/N6_23/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.878         u_tinyriscv/u_ex/_N3133
                                                         0.060       8.938 r       u_tinyriscv/u_ex/N6_25/gateop_A2/Cout
                                                         0.000       8.938         u_tinyriscv/u_ex/_N3135
 CLMA_66_52/COUT                   td                    0.097       9.035 r       u_tinyriscv/u_ex/N6_27/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.035         u_tinyriscv/u_ex/_N3137
                                                         0.060       9.095 r       u_tinyriscv/u_ex/N6_29/gateop_A2/Cout
                                                         0.000       9.095         u_tinyriscv/u_ex/_N3139
 CLMA_66_56/Y2                     td                    0.198       9.293 r       u_tinyriscv/u_ex/N6_31/gateop_A2/Y0
                                   net (fanout=5)        2.038      11.331         u_tinyriscv/u_ex/op1_add_op2_res [30]
 CLMA_70_197/Y1                    td                    0.276      11.607 r       u_tinyriscv/N1[30]/gateop_perm/Z
                                   net (fanout=52)       1.211      12.818         m0_addr_i[30]    
 CLMA_50_241/Y1                    td                    0.382      13.200 r       u_rib/N324_1/gateop_perm/Z
                                   net (fanout=4)        0.427      13.627         u_rib/_N24664    
 CLMA_50_245/Y0                    td                    0.164      13.791 r       u_rib/N324/gateop_perm/Z
                                   net (fanout=10)       0.592      14.383         u_rib/N324       
 CLMA_46_232/Y6AB                  td                    0.276      14.659 r       u_rib/N278_3[2]_muxf6_perm/Z
                                   net (fanout=1024)     3.236      17.895         _N7493           
 CLMS_114_161/Y0                   td                    0.214      18.109 r       u_ram/_ram_15_7/gateop/Z
                                   net (fanout=1)        3.094      21.203         u_ram/_N818      
 CLMA_46_12/Y1                     td                    0.424      21.627 r       u_ram/N6_33[7]_muxf7/F
                                   net (fanout=1)        3.566      25.193         u_ram/_N15055    
 CLMA_114_228/Y3                   td                    0.169      25.362 r       u_ram/N6_34[7]/gateop_perm/Z
                                   net (fanout=3)        0.423      25.785         _N16839          
 CLMA_118_229/Y6AB                 td                    0.377      26.162 r       u_rib/N70_8[7]_2_muxf6_perm/Z
                                   net (fanout=1)        0.420      26.582         u_rib/_N27896    
 CLMA_118_225/Y0                   td                    0.164      26.746 r       u_rib/m0_data_o_1[7]/gateop_perm/Z
                                   net (fanout=4)        0.983      27.729         _N20915          
 CLMA_106_189/Y2                   td                    0.213      27.942 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.630      28.572         u_tinyriscv/u_ex/N427 [7]
 CLMA_106_165/Y3                   td                    0.276      28.848 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=18)       1.087      29.935         u_tinyriscv/_N16295
 CLMA_106_137/Y1                   td                    0.207      30.142 r       u_tinyriscv/u_ex/reg_wdata_34[17]_1/gateop/F
                                   net (fanout=1)        0.635      30.777         u_tinyriscv/u_ex/_N20829
 CLMA_86_116/Y1                    td                    0.169      30.946 r       u_tinyriscv/u_ex/reg_wdata_35[17]/gateop_perm/Z
                                   net (fanout=6)        1.079      32.025         u_tinyriscv/_N16457
 CLMA_82_113/Y3                    td                    0.209      32.234 r       u_tinyriscv/u_ex/N37_79/gateop_perm/Z
                                   net (fanout=3)        2.358      34.592         u_tinyriscv/ex_reg_wdata_o [17]
 CLMA_70_196/Y0                    td                    0.164      34.756 r       u_tinyriscv/u_regs/N79[17]/gateop_perm/Z
                                   net (fanout=6)        1.743      36.499         u_tinyriscv/u_regs/N79 [17]
 CLMS_66_125/DD                                                            r       u_tinyriscv/u_regs/regs_1_0_17/gateop/WD

 Data arrival time                                                  36.499         Logic Levels: 22 
                                                                                   Logic: 5.314ns(16.539%), Route: 26.816ns(83.461%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056    1001.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N22             
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.590    1003.782         ntclkbufg_1      
 CLMS_66_125/CLK                                                           r       u_tinyriscv/u_regs/regs_1_0_17/gateop/WCLK
 clock pessimism                                         0.372    1004.154                          
 clock uncertainty                                      -0.050    1004.104                          

 Setup time                                              0.291    1004.395                          

 Data required time                                               1004.395                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.395                          
 Data arrival time                                                 -36.499                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       967.896                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/op2_ff/qout_r[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_regs/regs_1_0_23/gateop/WD
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.213  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.784
  Launch Clock Delay      :  4.369
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N22             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.805       4.369         ntclkbufg_1      
 CLMA_118_161/CLK                                                          r       u_tinyriscv/u_id_ex/op2_ff/qout_r[7]/opit_0_L5Q_perm/CLK

 CLMA_118_161/Q0                   tco                   0.261       4.630 r       u_tinyriscv/u_id_ex/op2_ff/qout_r[7]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        3.294       7.924         u_tinyriscv/ie_op2_o [7]
 CLMA_66_32/COUT                   td                    0.326       8.250 r       u_tinyriscv/u_ex/N6_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.250         u_tinyriscv/u_ex/_N3117
                                                         0.060       8.310 r       u_tinyriscv/u_ex/N6_9/gateop_A2/Cout
                                                         0.000       8.310         u_tinyriscv/u_ex/_N3119
 CLMA_66_36/COUT                   td                    0.097       8.407 r       u_tinyriscv/u_ex/N6_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.407         u_tinyriscv/u_ex/_N3121
                                                         0.060       8.467 r       u_tinyriscv/u_ex/N6_13/gateop_A2/Cout
                                                         0.000       8.467         u_tinyriscv/u_ex/_N3123
 CLMA_66_40/COUT                   td                    0.097       8.564 r       u_tinyriscv/u_ex/N6_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.564         u_tinyriscv/u_ex/_N3125
                                                         0.060       8.624 r       u_tinyriscv/u_ex/N6_17/gateop_A2/Cout
                                                         0.000       8.624         u_tinyriscv/u_ex/_N3127
 CLMA_66_44/COUT                   td                    0.097       8.721 r       u_tinyriscv/u_ex/N6_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.721         u_tinyriscv/u_ex/_N3129
                                                         0.060       8.781 r       u_tinyriscv/u_ex/N6_21/gateop_A2/Cout
                                                         0.000       8.781         u_tinyriscv/u_ex/_N3131
 CLMA_66_48/COUT                   td                    0.097       8.878 r       u_tinyriscv/u_ex/N6_23/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.878         u_tinyriscv/u_ex/_N3133
                                                         0.060       8.938 r       u_tinyriscv/u_ex/N6_25/gateop_A2/Cout
                                                         0.000       8.938         u_tinyriscv/u_ex/_N3135
 CLMA_66_52/COUT                   td                    0.097       9.035 r       u_tinyriscv/u_ex/N6_27/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.035         u_tinyriscv/u_ex/_N3137
                                                         0.060       9.095 r       u_tinyriscv/u_ex/N6_29/gateop_A2/Cout
                                                         0.000       9.095         u_tinyriscv/u_ex/_N3139
 CLMA_66_56/Y2                     td                    0.198       9.293 r       u_tinyriscv/u_ex/N6_31/gateop_A2/Y0
                                   net (fanout=5)        2.038      11.331         u_tinyriscv/u_ex/op1_add_op2_res [30]
 CLMA_70_197/Y1                    td                    0.276      11.607 r       u_tinyriscv/N1[30]/gateop_perm/Z
                                   net (fanout=52)       1.211      12.818         m0_addr_i[30]    
 CLMA_50_241/Y1                    td                    0.382      13.200 r       u_rib/N324_1/gateop_perm/Z
                                   net (fanout=4)        0.427      13.627         u_rib/_N24664    
 CLMA_50_245/Y0                    td                    0.164      13.791 r       u_rib/N324/gateop_perm/Z
                                   net (fanout=10)       0.592      14.383         u_rib/N324       
 CLMA_46_232/Y6AB                  td                    0.276      14.659 r       u_rib/N278_3[2]_muxf6_perm/Z
                                   net (fanout=1024)     3.236      17.895         _N7493           
 CLMS_114_161/Y0                   td                    0.214      18.109 r       u_ram/_ram_15_7/gateop/Z
                                   net (fanout=1)        3.094      21.203         u_ram/_N818      
 CLMA_46_12/Y1                     td                    0.424      21.627 r       u_ram/N6_33[7]_muxf7/F
                                   net (fanout=1)        3.566      25.193         u_ram/_N15055    
 CLMA_114_228/Y3                   td                    0.169      25.362 r       u_ram/N6_34[7]/gateop_perm/Z
                                   net (fanout=3)        0.423      25.785         _N16839          
 CLMA_118_229/Y6AB                 td                    0.377      26.162 r       u_rib/N70_8[7]_2_muxf6_perm/Z
                                   net (fanout=1)        0.420      26.582         u_rib/_N27896    
 CLMA_118_225/Y0                   td                    0.164      26.746 r       u_rib/m0_data_o_1[7]/gateop_perm/Z
                                   net (fanout=4)        0.983      27.729         _N20915          
 CLMA_106_189/Y2                   td                    0.213      27.942 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.630      28.572         u_tinyriscv/u_ex/N427 [7]
 CLMA_106_165/Y3                   td                    0.276      28.848 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=18)       1.552      30.400         u_tinyriscv/_N16295
 CLMA_78_100/Y0                    td                    0.211      30.611 r       u_tinyriscv/u_ex/reg_wdata_34[23]_1/gateop/F
                                   net (fanout=1)        0.664      31.275         u_tinyriscv/u_ex/_N20823
 CLMA_70_97/Y1                     td                    0.169      31.444 r       u_tinyriscv/u_ex/reg_wdata_35[23]/gateop_perm/Z
                                   net (fanout=6)        0.999      32.443         u_tinyriscv/_N16463
 CLMA_58_120/Y0                    td                    0.164      32.607 r       u_tinyriscv/u_ex/N37_97/gateop_perm/Z
                                   net (fanout=3)        1.514      34.121         u_tinyriscv/ex_reg_wdata_o [23]
 CLMA_70_197/Y3                    td                    0.169      34.290 r       u_tinyriscv/u_regs/N79[23]/gateop_perm/Z
                                   net (fanout=6)        2.095      36.385         u_tinyriscv/u_regs/N79 [23]
 CLMS_78_113/AD                                                            r       u_tinyriscv/u_regs/regs_1_0_23/gateop/WD

 Data arrival time                                                  36.385         Logic Levels: 22 
                                                                                   Logic: 5.278ns(16.486%), Route: 26.738ns(83.514%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056    1001.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N22             
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.592    1003.784         ntclkbufg_1      
 CLMS_78_113/CLK                                                           r       u_tinyriscv/u_regs/regs_1_0_23/gateop/WCLK
 clock pessimism                                         0.372    1004.156                          
 clock uncertainty                                      -0.050    1004.106                          

 Setup time                                              0.291    1004.397                          

 Data required time                                               1004.397                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.397                          
 Data arrival time                                                 -36.385                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       968.012                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/op2_ff/qout_r[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_regs/regs_2_0_17/gateop/WD
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.230  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.767
  Launch Clock Delay      :  4.369
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N22             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.805       4.369         ntclkbufg_1      
 CLMA_118_161/CLK                                                          r       u_tinyriscv/u_id_ex/op2_ff/qout_r[7]/opit_0_L5Q_perm/CLK

 CLMA_118_161/Q0                   tco                   0.261       4.630 r       u_tinyriscv/u_id_ex/op2_ff/qout_r[7]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        3.294       7.924         u_tinyriscv/ie_op2_o [7]
 CLMA_66_32/COUT                   td                    0.326       8.250 r       u_tinyriscv/u_ex/N6_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.250         u_tinyriscv/u_ex/_N3117
                                                         0.060       8.310 r       u_tinyriscv/u_ex/N6_9/gateop_A2/Cout
                                                         0.000       8.310         u_tinyriscv/u_ex/_N3119
 CLMA_66_36/COUT                   td                    0.097       8.407 r       u_tinyriscv/u_ex/N6_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.407         u_tinyriscv/u_ex/_N3121
                                                         0.060       8.467 r       u_tinyriscv/u_ex/N6_13/gateop_A2/Cout
                                                         0.000       8.467         u_tinyriscv/u_ex/_N3123
 CLMA_66_40/COUT                   td                    0.097       8.564 r       u_tinyriscv/u_ex/N6_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.564         u_tinyriscv/u_ex/_N3125
                                                         0.060       8.624 r       u_tinyriscv/u_ex/N6_17/gateop_A2/Cout
                                                         0.000       8.624         u_tinyriscv/u_ex/_N3127
 CLMA_66_44/COUT                   td                    0.097       8.721 r       u_tinyriscv/u_ex/N6_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.721         u_tinyriscv/u_ex/_N3129
                                                         0.060       8.781 r       u_tinyriscv/u_ex/N6_21/gateop_A2/Cout
                                                         0.000       8.781         u_tinyriscv/u_ex/_N3131
 CLMA_66_48/COUT                   td                    0.097       8.878 r       u_tinyriscv/u_ex/N6_23/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.878         u_tinyriscv/u_ex/_N3133
                                                         0.060       8.938 r       u_tinyriscv/u_ex/N6_25/gateop_A2/Cout
                                                         0.000       8.938         u_tinyriscv/u_ex/_N3135
 CLMA_66_52/COUT                   td                    0.097       9.035 r       u_tinyriscv/u_ex/N6_27/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.035         u_tinyriscv/u_ex/_N3137
                                                         0.060       9.095 r       u_tinyriscv/u_ex/N6_29/gateop_A2/Cout
                                                         0.000       9.095         u_tinyriscv/u_ex/_N3139
 CLMA_66_56/Y2                     td                    0.198       9.293 r       u_tinyriscv/u_ex/N6_31/gateop_A2/Y0
                                   net (fanout=5)        2.038      11.331         u_tinyriscv/u_ex/op1_add_op2_res [30]
 CLMA_70_197/Y1                    td                    0.276      11.607 r       u_tinyriscv/N1[30]/gateop_perm/Z
                                   net (fanout=52)       1.211      12.818         m0_addr_i[30]    
 CLMA_50_241/Y1                    td                    0.382      13.200 r       u_rib/N324_1/gateop_perm/Z
                                   net (fanout=4)        0.427      13.627         u_rib/_N24664    
 CLMA_50_245/Y0                    td                    0.164      13.791 r       u_rib/N324/gateop_perm/Z
                                   net (fanout=10)       0.592      14.383         u_rib/N324       
 CLMA_46_232/Y6AB                  td                    0.276      14.659 r       u_rib/N278_3[2]_muxf6_perm/Z
                                   net (fanout=1024)     3.236      17.895         _N7493           
 CLMS_114_161/Y0                   td                    0.214      18.109 r       u_ram/_ram_15_7/gateop/Z
                                   net (fanout=1)        3.094      21.203         u_ram/_N818      
 CLMA_46_12/Y1                     td                    0.424      21.627 r       u_ram/N6_33[7]_muxf7/F
                                   net (fanout=1)        3.566      25.193         u_ram/_N15055    
 CLMA_114_228/Y3                   td                    0.169      25.362 r       u_ram/N6_34[7]/gateop_perm/Z
                                   net (fanout=3)        0.423      25.785         _N16839          
 CLMA_118_229/Y6AB                 td                    0.377      26.162 r       u_rib/N70_8[7]_2_muxf6_perm/Z
                                   net (fanout=1)        0.420      26.582         u_rib/_N27896    
 CLMA_118_225/Y0                   td                    0.164      26.746 r       u_rib/m0_data_o_1[7]/gateop_perm/Z
                                   net (fanout=4)        0.983      27.729         _N20915          
 CLMA_106_189/Y2                   td                    0.213      27.942 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.630      28.572         u_tinyriscv/u_ex/N427 [7]
 CLMA_106_165/Y3                   td                    0.276      28.848 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=18)       1.087      29.935         u_tinyriscv/_N16295
 CLMA_106_137/Y1                   td                    0.207      30.142 r       u_tinyriscv/u_ex/reg_wdata_34[17]_1/gateop/F
                                   net (fanout=1)        0.635      30.777         u_tinyriscv/u_ex/_N20829
 CLMA_86_116/Y1                    td                    0.169      30.946 r       u_tinyriscv/u_ex/reg_wdata_35[17]/gateop_perm/Z
                                   net (fanout=6)        1.079      32.025         u_tinyriscv/_N16457
 CLMA_82_113/Y3                    td                    0.209      32.234 r       u_tinyriscv/u_ex/N37_79/gateop_perm/Z
                                   net (fanout=3)        2.358      34.592         u_tinyriscv/ex_reg_wdata_o [17]
 CLMA_70_196/Y0                    td                    0.164      34.756 r       u_tinyriscv/u_regs/N79[17]/gateop_perm/Z
                                   net (fanout=6)        1.437      36.193         u_tinyriscv/u_regs/N79 [17]
 CLMS_66_137/AD                                                            r       u_tinyriscv/u_regs/regs_2_0_17/gateop/WD

 Data arrival time                                                  36.193         Logic Levels: 22 
                                                                                   Logic: 5.314ns(16.698%), Route: 26.510ns(83.302%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056    1001.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N22             
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.575    1003.767         ntclkbufg_1      
 CLMS_66_137/CLK                                                           r       u_tinyriscv/u_regs/regs_2_0_17/gateop/WCLK
 clock pessimism                                         0.372    1004.139                          
 clock uncertainty                                      -0.050    1004.089                          

 Setup time                                              0.291    1004.380                          

 Data required time                                               1004.380                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.380                          
 Data arrival time                                                 -36.193                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       968.187                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_clint/data_o[10]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_csr_reg/mie[10]/opit_0_inv_L5Q_perm/L0
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.283  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.417
  Launch Clock Delay      :  3.762
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N22             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.570       3.762         ntclkbufg_1      
 CLMA_38_116/CLK                                                           r       u_tinyriscv/u_clint/data_o[10]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_116/Q0                    tco                   0.223       3.985 f       u_tinyriscv/u_clint/data_o[10]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.113       4.098         u_tinyriscv/clint_data_o [10]
 CLMA_38_124/A0                                                            f       u_tinyriscv/u_csr_reg/mie[10]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   4.098         Logic Levels: 0  
                                                                                   Logic: 0.223ns(66.369%), Route: 0.113ns(33.631%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N22             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.853       4.417         ntclkbufg_1      
 CLMA_38_124/CLK                                                           r       u_tinyriscv/u_csr_reg/mie[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.372       4.045                          
 clock uncertainty                                       0.000       4.045                          

 Hold time                                              -0.125       3.920                          

 Data required time                                                  3.920                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.920                          
 Data arrival time                                                  -4.098                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.178                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/dm_reg_wdata[13]/opit_0_inv/CLK
Endpoint    : u_tinyriscv/u_regs/regs_1_1_13/gateop/WD
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.299  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.414
  Launch Clock Delay      :  3.743
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N22             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.551       3.743         ntclkbufg_1      
 CLMA_86_160/CLK                                                           r       u_jtag_top/u_jtag_dm/dm_reg_wdata[13]/opit_0_inv/CLK

 CLMA_86_160/Q0                    tco                   0.223       3.966 f       u_jtag_top/u_jtag_dm/dm_reg_wdata[13]/opit_0_inv/Q
                                   net (fanout=1)        0.114       4.080         jtag_reg_data_o[13]
 CLMA_86_152/Y0                    td                    0.152       4.232 f       u_tinyriscv/u_regs/N79[13]/gateop_perm/Z
                                   net (fanout=6)        0.408       4.640         u_tinyriscv/u_regs/N79 [13]
 CLMS_78_149/CD                                                            f       u_tinyriscv/u_regs/regs_1_1_13/gateop/WD

 Data arrival time                                                   4.640         Logic Levels: 1  
                                                                                   Logic: 0.375ns(41.806%), Route: 0.522ns(58.194%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N22             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.850       4.414         ntclkbufg_1      
 CLMS_78_149/CLK                                                           r       u_tinyriscv/u_regs/regs_1_1_13/gateop/WCLK
 clock pessimism                                        -0.372       4.042                          
 clock uncertainty                                       0.000       4.042                          

 Hold time                                               0.402       4.444                          

 Data required time                                                  4.444                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.444                          
 Data arrival time                                                  -4.640                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.196                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/dm_mem_wdata[10]/opit_0_inv/CLK
Endpoint    : u_rom/rom1_17_10/gateop/D
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.295  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.446
  Launch Clock Delay      :  3.779
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N22             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.587       3.779         ntclkbufg_1      
 CLMA_98_244/CLK                                                           r       u_jtag_top/u_jtag_dm/dm_mem_wdata[10]/opit_0_inv/CLK

 CLMA_98_244/Q0                    tco                   0.223       4.002 f       u_jtag_top/u_jtag_dm/dm_mem_wdata[10]/opit_0_inv/Q
                                   net (fanout=5)        0.373       4.375         m2_data_i[10]    
 CLMA_94_252/Y1                    td                    0.191       4.566 f       u_rib/N275_3[10]/gateop/F
                                   net (fanout=32)       0.146       4.712         _N18736          
 CLMS_94_253/AD                                                            f       u_rom/rom1_17_10/gateop/D

 Data arrival time                                                   4.712         Logic Levels: 1  
                                                                                   Logic: 0.414ns(44.373%), Route: 0.519ns(55.627%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N22             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.882       4.446         ntclkbufg_1      
 CLMS_94_253/CLK                                                           r       u_rom/rom1_17_10/gateop/WCLK
 clock pessimism                                        -0.372       4.074                          
 clock uncertainty                                       0.000       4.074                          

 Hold time                                               0.402       4.476                          

 Data required time                                                  4.476                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.476                          
 Data arrival time                                                  -4.712                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.236                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[7]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.517  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.613
  Launch Clock Delay      :  1.203
  Clock Pessimism Removal :  0.073

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_329/Q1                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=94)       1.203       1.203         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_130_284/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q/CLK

 CLMA_130_284/Q0                   tco                   0.261       1.464 r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q/Q
                                   net (fanout=3)        0.759       2.223         top_dht22_inst/DHT22_drive_inst/data_temp [25]
                                                         0.387       2.610 r       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Cout
                                                         0.000       2.610         top_dht22_inst/DHT22_drive_inst/_N2137
 CLMA_130_269/Y3                   td                    0.380       2.990 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.429       3.419         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMA_134_268/COUT                 td                    0.431       3.850 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.850         top_dht22_inst/DHT22_drive_inst/_N2148
 CLMA_134_272/Y1                   td                    0.381       4.231 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y1
                                   net (fanout=2)        0.425       4.656         top_dht22_inst/DHT22_drive_inst/N101 [5]
                                                         0.387       5.043 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       5.043         top_dht22_inst/DHT22_drive_inst/_N2159
 CLMA_138_272/Y3                   td                    0.380       5.423 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.576       5.999         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_142_268/Y3                   td                    0.505       6.504 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.577       7.081         _N17             
 CLMA_138_277/Y1                   td                    0.169       7.250 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=26)       0.912       8.162         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_118_284/CE                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[7]/opit_0/CE

 Data arrival time                                                   8.162         Logic Levels: 6  
                                                                                   Logic: 3.281ns(47.148%), Route: 3.678ns(52.852%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_118_329/Q1                                         0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=94)       0.613    1000.613         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_118_284/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[7]/opit_0/CLK
 clock pessimism                                         0.073    1000.686                          
 clock uncertainty                                      -0.050    1000.636                          

 Setup time                                             -0.277    1000.359                          

 Data required time                                               1000.359                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.359                          
 Data arrival time                                                  -8.162                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.197                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[18]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.431  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.735
  Launch Clock Delay      :  1.203
  Clock Pessimism Removal :  0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_329/Q1                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=94)       1.203       1.203         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_130_284/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q/CLK

 CLMA_130_284/Q0                   tco                   0.261       1.464 r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q/Q
                                   net (fanout=3)        0.759       2.223         top_dht22_inst/DHT22_drive_inst/data_temp [25]
                                                         0.387       2.610 r       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Cout
                                                         0.000       2.610         top_dht22_inst/DHT22_drive_inst/_N2137
 CLMA_130_269/Y3                   td                    0.380       2.990 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.429       3.419         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMA_134_268/COUT                 td                    0.431       3.850 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.850         top_dht22_inst/DHT22_drive_inst/_N2148
 CLMA_134_272/Y1                   td                    0.381       4.231 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y1
                                   net (fanout=2)        0.425       4.656         top_dht22_inst/DHT22_drive_inst/N101 [5]
                                                         0.387       5.043 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       5.043         top_dht22_inst/DHT22_drive_inst/_N2159
 CLMA_138_272/Y3                   td                    0.380       5.423 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.576       5.999         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_142_268/Y3                   td                    0.505       6.504 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.577       7.081         _N17             
 CLMA_138_277/Y1                   td                    0.169       7.250 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=26)       0.724       7.974         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_130_301/CE                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[18]/opit_0/CE

 Data arrival time                                                   7.974         Logic Levels: 6  
                                                                                   Logic: 3.281ns(48.457%), Route: 3.490ns(51.543%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_118_329/Q1                                         0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=94)       0.735    1000.735         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_130_301/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[18]/opit_0/CLK
 clock pessimism                                         0.037    1000.772                          
 clock uncertainty                                      -0.050    1000.722                          

 Setup time                                             -0.277    1000.445                          

 Data required time                                               1000.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.445                          
 Data arrival time                                                  -7.974                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.471                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[17]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.431  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.735
  Launch Clock Delay      :  1.203
  Clock Pessimism Removal :  0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_329/Q1                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=94)       1.203       1.203         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_130_284/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q/CLK

 CLMA_130_284/Q0                   tco                   0.261       1.464 r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q/Q
                                   net (fanout=3)        0.759       2.223         top_dht22_inst/DHT22_drive_inst/data_temp [25]
                                                         0.387       2.610 r       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Cout
                                                         0.000       2.610         top_dht22_inst/DHT22_drive_inst/_N2137
 CLMA_130_269/Y3                   td                    0.380       2.990 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.429       3.419         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMA_134_268/COUT                 td                    0.431       3.850 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.850         top_dht22_inst/DHT22_drive_inst/_N2148
 CLMA_134_272/Y1                   td                    0.381       4.231 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y1
                                   net (fanout=2)        0.425       4.656         top_dht22_inst/DHT22_drive_inst/N101 [5]
                                                         0.387       5.043 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       5.043         top_dht22_inst/DHT22_drive_inst/_N2159
 CLMA_138_272/Y3                   td                    0.380       5.423 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.576       5.999         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_142_268/Y3                   td                    0.505       6.504 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.577       7.081         _N17             
 CLMA_138_277/Y1                   td                    0.169       7.250 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=26)       0.724       7.974         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_130_301/CE                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[17]/opit_0/CE

 Data arrival time                                                   7.974         Logic Levels: 6  
                                                                                   Logic: 3.281ns(48.457%), Route: 3.490ns(51.543%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_118_329/Q1                                         0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=94)       0.735    1000.735         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_130_301/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[17]/opit_0/CLK
 clock pessimism                                         0.037    1000.772                          
 clock uncertainty                                      -0.050    1000.722                          

 Setup time                                             -0.277    1000.445                          

 Data required time                                               1000.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.445                          
 Data arrival time                                                  -7.974                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.471                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[36]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_temp[37]/opit_0_inv_L5Q_perm/L1
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.531  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.444
  Launch Clock Delay      :  0.802
  Clock Pessimism Removal :  -0.111

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_329/Q1                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=94)       0.802       0.802         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_126_272/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[36]/opit_0_inv_L5Q_perm/CLK

 CLMA_126_272/Q0                   tco                   0.223       1.025 f       top_dht22_inst/DHT22_drive_inst/data_temp[36]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.174       1.199         top_dht22_inst/DHT22_drive_inst/data_temp [36]
 CLMA_126_268/A1                                                           f       top_dht22_inst/DHT22_drive_inst/data_temp[37]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.199         Logic Levels: 0  
                                                                                   Logic: 0.223ns(56.171%), Route: 0.174ns(43.829%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_329/Q1                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=94)       1.444       1.444         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_126_268/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[37]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.111       1.333                          
 clock uncertainty                                       0.000       1.333                          

 Hold time                                              -0.166       1.167                          

 Data required time                                                  1.167                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.167                          
 Data arrival time                                                  -1.199                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.032                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[9]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[1]/opit_0/D
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.350  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.359
  Launch Clock Delay      :  0.936
  Clock Pessimism Removal :  -0.073

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_329/Q1                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=94)       0.936       0.936         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_138_288/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[9]/opit_0_inv_L5Q_perm/CLK

 CLMA_138_288/Q1                   tco                   0.223       1.159 f       top_dht22_inst/DHT22_drive_inst/data_temp[9]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.237       1.396         top_dht22_inst/DHT22_drive_inst/data_temp [9]
 CLMA_138_292/M1                                                           f       top_dht22_inst/DHT22_drive_inst/data_out[1]/opit_0/D

 Data arrival time                                                   1.396         Logic Levels: 0  
                                                                                   Logic: 0.223ns(48.478%), Route: 0.237ns(51.522%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_329/Q1                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=94)       1.359       1.359         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_138_292/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[1]/opit_0/CLK
 clock pessimism                                        -0.073       1.286                          
 clock uncertainty                                       0.000       1.286                          

 Hold time                                              -0.016       1.270                          

 Data required time                                                  1.270                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.270                          
 Data arrival time                                                  -1.396                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.126                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[19]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[11]/opit_0/D
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.481  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.356
  Launch Clock Delay      :  0.802
  Clock Pessimism Removal :  -0.073

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_329/Q1                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=94)       0.802       0.802         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_126_272/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[19]/opit_0_inv_L5Q_perm/CLK

 CLMA_126_272/Q2                   tco                   0.223       1.025 f       top_dht22_inst/DHT22_drive_inst/data_temp[19]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.385       1.410         top_dht22_inst/DHT22_drive_inst/data_temp [19]
 CLMA_126_296/M2                                                           f       top_dht22_inst/DHT22_drive_inst/data_out[11]/opit_0/D

 Data arrival time                                                   1.410         Logic Levels: 0  
                                                                                   Logic: 0.223ns(36.678%), Route: 0.385ns(63.322%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_329/Q1                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=94)       1.356       1.356         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_126_296/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[11]/opit_0/CLK
 clock pessimism                                        -0.073       1.283                          
 clock uncertainty                                       0.000       1.283                          

 Hold time                                              -0.016       1.267                          

 Data required time                                                  1.267                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.267                          
 Data arrival time                                                  -1.410                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.143                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L3
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.890
  Launch Clock Delay      :  1.024
  Clock Pessimism Removal :  0.033

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_313/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        1.024       1.024         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_106_341/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/CLK

 CLMA_106_341/Q2                   tco                   0.261       1.285 r       top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/Q
                                   net (fanout=4)        0.631       1.916         top_dht22_inst/HEX8_inst/N84 [4]
 CLMA_114_336/Y1                   td                    0.276       2.192 r       top_dht22_inst/HEX8_inst/N69_4/gateop_perm/Z
                                   net (fanout=6)        0.432       2.624         top_dht22_inst/HEX8_inst/_N24987
 CLMA_114_340/A3                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   2.624         Logic Levels: 1  
                                                                                   Logic: 0.537ns(33.563%), Route: 1.063ns(66.438%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_98_313/Q0                                          0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.890    1000.890         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_114_340/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.033    1000.923                          
 clock uncertainty                                      -0.050    1000.873                          

 Setup time                                             -0.349    1000.524                          

 Data required time                                               1000.524                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.524                          
 Data arrival time                                                  -2.624                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.900                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L2
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.121  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.890
  Launch Clock Delay      :  0.873
  Clock Pessimism Removal :  0.104

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_313/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.873       0.873         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_106_333/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/CLK

 CLMA_106_333/Q1                   tco                   0.261       1.134 r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/Q
                                   net (fanout=5)        0.656       1.790         top_dht22_inst/HEX8_inst/N84 [7]
 CLMA_114_336/Y0                   td                    0.282       2.072 r       top_dht22_inst/HEX8_inst/N71_1/gateop_perm/Z
                                   net (fanout=5)        0.291       2.363         top_dht22_inst/HEX8_inst/_N25047
 CLMA_114_340/A2                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   2.363         Logic Levels: 1  
                                                                                   Logic: 0.543ns(36.443%), Route: 0.947ns(63.557%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_98_313/Q0                                          0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.890    1000.890         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_114_340/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.104    1000.994                          
 clock uncertainty                                      -0.050    1000.944                          

 Setup time                                             -0.353    1000.591                          

 Data required time                                               1000.591                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.591                          
 Data arrival time                                                  -2.363                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.228                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L4
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.890
  Launch Clock Delay      :  1.024
  Clock Pessimism Removal :  0.033

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_313/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        1.024       1.024         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_106_341/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/CLK

 CLMA_106_341/Q0                   tco                   0.261       1.285 r       top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/Q
                                   net (fanout=5)        0.265       1.550         top_dht22_inst/HEX8_inst/N84 [2]
 CLMA_106_341/Y3                   td                    0.276       1.826 r       top_dht22_inst/HEX8_inst/N69_1/gateop_perm/Z
                                   net (fanout=5)        0.660       2.486         top_dht22_inst/HEX8_inst/_N24633
 CLMA_114_340/A4                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.486         Logic Levels: 1  
                                                                                   Logic: 0.537ns(36.731%), Route: 0.925ns(63.269%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_98_313/Q0                                          0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.890    1000.890         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_114_340/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.033    1000.923                          
 clock uncertainty                                      -0.050    1000.873                          

 Setup time                                             -0.130    1000.743                          

 Data required time                                               1000.743                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.743                          
 Data arrival time                                                  -2.486                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.257                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv/D
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.358  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.129
  Launch Clock Delay      :  0.667
  Clock Pessimism Removal :  -0.104

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_313/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.667       0.667         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_106_333/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/CLK

 CLMA_106_333/Q1                   tco                   0.223       0.890 f       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/Q
                                   net (fanout=5)        0.315       1.205         top_dht22_inst/HEX8_inst/N84 [7]
 CLMA_114_340/M2                                                           f       top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv/D

 Data arrival time                                                   1.205         Logic Levels: 0  
                                                                                   Logic: 0.223ns(41.450%), Route: 0.315ns(58.550%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_313/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        1.129       1.129         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_114_340/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv/CLK
 clock pessimism                                        -0.104       1.025                          
 clock uncertainty                                       0.000       1.025                          

 Hold time                                              -0.016       1.009                          

 Data required time                                                  1.009                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.009                          
 Data arrival time                                                  -1.205                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.196                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/D
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.300  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.129
  Launch Clock Delay      :  0.796
  Clock Pessimism Removal :  -0.033

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_313/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.796       0.796         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_106_341/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/CLK

 CLMA_106_341/Q2                   tco                   0.223       1.019 f       top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/Q
                                   net (fanout=4)        0.397       1.416         top_dht22_inst/HEX8_inst/N84 [4]
 CLMA_114_340/M1                                                           f       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/D

 Data arrival time                                                   1.416         Logic Levels: 0  
                                                                                   Logic: 0.223ns(35.968%), Route: 0.397ns(64.032%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_313/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        1.129       1.129         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_114_340/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv/CLK
 clock pessimism                                        -0.033       1.096                          
 clock uncertainty                                       0.000       1.096                          

 Hold time                                              -0.016       1.080                          

 Data required time                                                  1.080                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.080                          
 Data arrival time                                                  -1.416                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.336                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/D
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.024
  Launch Clock Delay      :  0.796
  Clock Pessimism Removal :  -0.228

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_313/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.796       0.796         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_106_341/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/CLK

 CLMA_106_341/Q1                   tco                   0.224       1.020 r       top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/Q
                                   net (fanout=5)        0.141       1.161         top_dht22_inst/HEX8_inst/N84 [3]
 CLMA_106_341/M1                                                           r       top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/D

 Data arrival time                                                   1.161         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.370%), Route: 0.141ns(38.630%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_313/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        1.024       1.024         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_106_341/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/CLK
 clock pessimism                                        -0.228       0.796                          
 clock uncertainty                                       0.000       0.796                          

 Hold time                                              -0.012       0.784                          

 Data required time                                                  0.784                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.784                          
 Data arrival time                                                  -1.161                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.377                          
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_1_0_17/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    1.100       1.245 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.245         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.111       1.356 r       rst_ibuf/opit_1/OUT
                                   net (fanout=840)      2.705       4.061         nt_rst           
 CLMA_94_220/Y1                    td                    0.377       4.438 r       uart_0/N67[23]/gateop/F
                                   net (fanout=3)        0.649       5.087         _N19439          
 CLMA_82_225/Y0                    td                    0.214       5.301 r       u_rib/N70_3[23]/gateop_perm/Z
                                   net (fanout=1)        0.262       5.563         u_rib/_N8194     
 CLMA_82_225/Y1                    td                    0.207       5.770 r       u_rib/N70_8[23]_2/gateop/F
                                   net (fanout=1)        0.261       6.031         u_rib/_N27900    
 CLMA_82_224/Y0                    td                    0.164       6.195 r       u_rib/m0_data_o_1[23]/gateop_perm/Z
                                   net (fanout=5)        1.395       7.590         _N20931          
 CLMA_106_189/Y2                   td                    0.216       7.806 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.630       8.436         u_tinyriscv/u_ex/N427 [7]
 CLMA_106_165/Y3                   td                    0.276       8.712 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=18)       1.087       9.799         u_tinyriscv/_N16295
 CLMA_106_137/Y1                   td                    0.207      10.006 r       u_tinyriscv/u_ex/reg_wdata_34[17]_1/gateop/F
                                   net (fanout=1)        0.635      10.641         u_tinyriscv/u_ex/_N20829
 CLMA_86_116/Y1                    td                    0.169      10.810 r       u_tinyriscv/u_ex/reg_wdata_35[17]/gateop_perm/Z
                                   net (fanout=6)        1.079      11.889         u_tinyriscv/_N16457
 CLMA_82_113/Y3                    td                    0.209      12.098 r       u_tinyriscv/u_ex/N37_79/gateop_perm/Z
                                   net (fanout=3)        2.358      14.456         u_tinyriscv/ex_reg_wdata_o [17]
 CLMA_70_196/Y0                    td                    0.164      14.620 r       u_tinyriscv/u_regs/N79[17]/gateop_perm/Z
                                   net (fanout=6)        1.743      16.363         u_tinyriscv/u_regs/N79 [17]
 CLMS_66_125/DD                                                            r       u_tinyriscv/u_regs/regs_1_0_17/gateop/WD

 Data arrival time                                                  16.363         Logic Levels: 12 
                                                                                   Logic: 3.414ns(20.864%), Route: 12.949ns(79.136%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_1_0_23/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    1.100       1.245 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.245         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.111       1.356 r       rst_ibuf/opit_1/OUT
                                   net (fanout=840)      2.705       4.061         nt_rst           
 CLMA_94_220/Y1                    td                    0.377       4.438 r       uart_0/N67[23]/gateop/F
                                   net (fanout=3)        0.649       5.087         _N19439          
 CLMA_82_225/Y0                    td                    0.214       5.301 r       u_rib/N70_3[23]/gateop_perm/Z
                                   net (fanout=1)        0.262       5.563         u_rib/_N8194     
 CLMA_82_225/Y1                    td                    0.207       5.770 r       u_rib/N70_8[23]_2/gateop/F
                                   net (fanout=1)        0.261       6.031         u_rib/_N27900    
 CLMA_82_224/Y0                    td                    0.164       6.195 r       u_rib/m0_data_o_1[23]/gateop_perm/Z
                                   net (fanout=5)        1.395       7.590         _N20931          
 CLMA_106_189/Y2                   td                    0.216       7.806 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.630       8.436         u_tinyriscv/u_ex/N427 [7]
 CLMA_106_165/Y3                   td                    0.276       8.712 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=18)       1.552      10.264         u_tinyriscv/_N16295
 CLMA_78_100/Y0                    td                    0.211      10.475 r       u_tinyriscv/u_ex/reg_wdata_34[23]_1/gateop/F
                                   net (fanout=1)        0.664      11.139         u_tinyriscv/u_ex/_N20823
 CLMA_70_97/Y1                     td                    0.169      11.308 r       u_tinyriscv/u_ex/reg_wdata_35[23]/gateop_perm/Z
                                   net (fanout=6)        0.999      12.307         u_tinyriscv/_N16463
 CLMA_58_120/Y0                    td                    0.164      12.471 r       u_tinyriscv/u_ex/N37_97/gateop_perm/Z
                                   net (fanout=3)        1.514      13.985         u_tinyriscv/ex_reg_wdata_o [23]
 CLMA_70_197/Y3                    td                    0.169      14.154 r       u_tinyriscv/u_regs/N79[23]/gateop_perm/Z
                                   net (fanout=6)        2.095      16.249         u_tinyriscv/u_regs/N79 [23]
 CLMS_78_113/AD                                                            r       u_tinyriscv/u_regs/regs_1_0_23/gateop/WD

 Data arrival time                                                  16.249         Logic Levels: 12 
                                                                                   Logic: 3.378ns(20.789%), Route: 12.871ns(79.211%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_1_1_17/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    1.100       1.245 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.245         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.111       1.356 r       rst_ibuf/opit_1/OUT
                                   net (fanout=840)      2.705       4.061         nt_rst           
 CLMA_94_220/Y1                    td                    0.377       4.438 r       uart_0/N67[23]/gateop/F
                                   net (fanout=3)        0.649       5.087         _N19439          
 CLMA_82_225/Y0                    td                    0.214       5.301 r       u_rib/N70_3[23]/gateop_perm/Z
                                   net (fanout=1)        0.262       5.563         u_rib/_N8194     
 CLMA_82_225/Y1                    td                    0.207       5.770 r       u_rib/N70_8[23]_2/gateop/F
                                   net (fanout=1)        0.261       6.031         u_rib/_N27900    
 CLMA_82_224/Y0                    td                    0.164       6.195 r       u_rib/m0_data_o_1[23]/gateop_perm/Z
                                   net (fanout=5)        1.395       7.590         _N20931          
 CLMA_106_189/Y2                   td                    0.216       7.806 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.630       8.436         u_tinyriscv/u_ex/N427 [7]
 CLMA_106_165/Y3                   td                    0.276       8.712 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=18)       1.087       9.799         u_tinyriscv/_N16295
 CLMA_106_137/Y1                   td                    0.207      10.006 r       u_tinyriscv/u_ex/reg_wdata_34[17]_1/gateop/F
                                   net (fanout=1)        0.635      10.641         u_tinyriscv/u_ex/_N20829
 CLMA_86_116/Y1                    td                    0.169      10.810 r       u_tinyriscv/u_ex/reg_wdata_35[17]/gateop_perm/Z
                                   net (fanout=6)        1.079      11.889         u_tinyriscv/_N16457
 CLMA_82_113/Y3                    td                    0.209      12.098 r       u_tinyriscv/u_ex/N37_79/gateop_perm/Z
                                   net (fanout=3)        2.358      14.456         u_tinyriscv/ex_reg_wdata_o [17]
 CLMA_70_196/Y0                    td                    0.164      14.620 r       u_tinyriscv/u_regs/N79[17]/gateop_perm/Z
                                   net (fanout=6)        1.446      16.066         u_tinyriscv/u_regs/N79 [17]
 CLMS_66_129/BD                                                            r       u_tinyriscv/u_regs/regs_1_1_17/gateop/WD

 Data arrival time                                                  16.066         Logic Levels: 12 
                                                                                   Logic: 3.414ns(21.250%), Route: 12.652ns(78.750%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rx_pin (port)
Endpoint    : uart_0/rx_q0/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F14                                                     0.000       0.000 r       uart_rx_pin (port)
                                   net (fanout=1)        0.043       0.043         uart_rx_pin      
 IOBD_152_242/DIN                  td                    0.935       0.978 r       uart_rx_pin_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.978         uart_rx_pin_ibuf/ntD
 IOL_151_242/RX_DATA_DD            td                    0.094       1.072 r       uart_rx_pin_ibuf/opit_1/OUT
                                   net (fanout=3)        0.380       1.452         nt_uart_rx_pin   
 CLMA_146_233/M0                                                           r       uart_0/rx_q0/opit_0_inv/D

 Data arrival time                                                   1.452         Logic Levels: 2  
                                                                                   Logic: 1.029ns(70.868%), Route: 0.423ns(29.132%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_div/minuend[19]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.935       1.080 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.080         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.094       1.174 r       rst_ibuf/opit_1/OUT
                                   net (fanout=840)      0.398       1.572         nt_rst           
 CLMA_130_101/RS                                                           r       u_tinyriscv/u_div/minuend[19]/opit_0_inv/RS

 Data arrival time                                                   1.572         Logic Levels: 2  
                                                                                   Logic: 1.029ns(65.458%), Route: 0.543ns(34.542%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_div/minuend[15]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.935       1.080 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.080         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.094       1.174 r       rst_ibuf/opit_1/OUT
                                   net (fanout=840)      0.398       1.572         nt_rst           
 CLMA_130_101/RS                                                           r       u_tinyriscv/u_div/minuend[15]/opit_0_inv/RS

 Data arrival time                                                   1.572         Logic Levels: 2  
                                                                                   Logic: 1.029ns(65.458%), Route: 0.543ns(34.542%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[15]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.117
  Launch Clock Delay      :  4.873
  Clock Pessimism Removal :  0.781

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.959     501.043 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.043         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081     501.124 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.310     503.434         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.434 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.439     504.873         ntclkbufg_0      
 CLMA_50_297/CLK                                                           f       u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK

 CLMA_50_297/Q0                    tco                   0.193     505.066 r       u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/Q
                                   net (fanout=5)        0.591     505.657         u_jtag_top/u_jtag_driver/ir_reg [4]
 CLMA_54_280/Y0                    td                    0.226     505.883 r       u_jtag_top/u_jtag_driver/N139_4_1/gateop_perm/Z
                                   net (fanout=19)       0.603     506.486         u_jtag_top/u_jtag_driver/_N13316
 CLMA_58_292/Y0                    td                    0.171     506.657 r       u_jtag_top/u_jtag_driver/N230_20[24]_3/gateop_perm/Z
                                   net (fanout=24)       0.639     507.296         u_jtag_top/u_jtag_driver/_N24878
 CLMA_66_304/AD                                                            r       u_jtag_top/u_jtag_driver/shift_reg[15]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 507.296         Logic Levels: 2  
                                                                                   Logic: 0.590ns(24.350%), Route: 1.833ns(75.650%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781    1000.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071    1000.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.898    1002.834         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1002.834 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.283    1004.117         ntclkbufg_0      
 CLMA_66_304/CLK                                                           r       u_jtag_top/u_jtag_driver/shift_reg[15]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.781    1004.898                          
 clock uncertainty                                      -0.050    1004.848                          

 Setup time                                             -0.111    1004.737                          

 Data required time                                               1004.737                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.737                          
 Data arrival time                                                -507.296                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       497.441                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[37]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.117
  Launch Clock Delay      :  4.873
  Clock Pessimism Removal :  0.781

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.959     501.043 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.043         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081     501.124 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.310     503.434         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.434 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.439     504.873         ntclkbufg_0      
 CLMA_50_297/CLK                                                           f       u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK

 CLMA_50_297/Q0                    tco                   0.193     505.066 r       u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/Q
                                   net (fanout=5)        0.591     505.657         u_jtag_top/u_jtag_driver/ir_reg [4]
 CLMA_54_280/Y0                    td                    0.226     505.883 r       u_jtag_top/u_jtag_driver/N139_4_1/gateop_perm/Z
                                   net (fanout=19)       0.603     506.486         u_jtag_top/u_jtag_driver/_N13316
 CLMA_58_292/Y0                    td                    0.171     506.657 r       u_jtag_top/u_jtag_driver/N230_20[24]_3/gateop_perm/Z
                                   net (fanout=24)       0.639     507.296         u_jtag_top/u_jtag_driver/_N24878
 CLMA_66_304/BD                                                            r       u_jtag_top/u_jtag_driver/shift_reg[37]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 507.296         Logic Levels: 2  
                                                                                   Logic: 0.590ns(24.350%), Route: 1.833ns(75.650%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781    1000.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071    1000.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.898    1002.834         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1002.834 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.283    1004.117         ntclkbufg_0      
 CLMA_66_304/CLK                                                           r       u_jtag_top/u_jtag_driver/shift_reg[37]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.781    1004.898                          
 clock uncertainty                                      -0.050    1004.848                          

 Setup time                                             -0.105    1004.743                          

 Data required time                                               1004.743                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.743                          
 Data arrival time                                                -507.296                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       497.447                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[8]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.145
  Launch Clock Delay      :  4.873
  Clock Pessimism Removal :  0.781

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.959     501.043 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.043         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081     501.124 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.310     503.434         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.434 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.439     504.873         ntclkbufg_0      
 CLMA_50_297/CLK                                                           f       u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK

 CLMA_50_297/Q0                    tco                   0.193     505.066 r       u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/Q
                                   net (fanout=5)        0.591     505.657         u_jtag_top/u_jtag_driver/ir_reg [4]
 CLMA_54_280/Y0                    td                    0.226     505.883 r       u_jtag_top/u_jtag_driver/N139_4_1/gateop_perm/Z
                                   net (fanout=19)       0.603     506.486         u_jtag_top/u_jtag_driver/_N13316
 CLMA_58_292/Y0                    td                    0.171     506.657 r       u_jtag_top/u_jtag_driver/N230_20[24]_3/gateop_perm/Z
                                   net (fanout=24)       0.636     507.293         u_jtag_top/u_jtag_driver/_N24878
 CLMA_66_280/AD                                                            r       u_jtag_top/u_jtag_driver/shift_reg[8]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 507.293         Logic Levels: 2  
                                                                                   Logic: 0.590ns(24.380%), Route: 1.830ns(75.620%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781    1000.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071    1000.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.898    1002.834         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1002.834 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.311    1004.145         ntclkbufg_0      
 CLMA_66_280/CLK                                                           r       u_jtag_top/u_jtag_driver/shift_reg[8]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.781    1004.926                          
 clock uncertainty                                      -0.050    1004.876                          

 Setup time                                             -0.111    1004.765                          

 Data required time                                               1004.765                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.765                          
 Data arrival time                                                -507.293                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       497.472                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[33]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[33]/opit_0_inv/D
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.754
  Launch Clock Delay      :  4.150
  Clock Pessimism Removal :  -0.577

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781       0.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071       0.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.898       2.834         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       2.834 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.316       4.150         ntclkbufg_0      
 CLMA_82_284/CLK                                                           r       u_jtag_top/u_jtag_driver/rx/recv_data[33]/opit_0_inv_L5Q_perm/CLK

 CLMA_82_284/Q2                    tco                   0.197       4.347 f       u_jtag_top/u_jtag_driver/rx/recv_data[33]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.139       4.486         u_jtag_top/u_jtag_driver/rx_data [33]
 CLMA_82_285/AD                                                            f       u_jtag_top/u_jtag_driver/dm_resp_data[33]/opit_0_inv/D

 Data arrival time                                                   4.486         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.898       0.982 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081       1.063 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.175       3.238         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.238 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.516       4.754         ntclkbufg_0      
 CLMA_82_285/CLK                                                           r       u_jtag_top/u_jtag_driver/dm_resp_data[33]/opit_0_inv/CLK
 clock pessimism                                        -0.577       4.177                          
 clock uncertainty                                       0.000       4.177                          

 Hold time                                               0.028       4.205                          

 Data required time                                                  4.205                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.205                          
 Data arrival time                                                  -4.486                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.281                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[21]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[21]/opit_0_inv/D
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.710
  Launch Clock Delay      :  4.105
  Clock Pessimism Removal :  -0.577

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781       0.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071       0.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.898       2.834         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       2.834 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.271       4.105         ntclkbufg_0      
 CLMA_42_296/CLK                                                           r       u_jtag_top/u_jtag_driver/rx/recv_data[21]/opit_0_inv_L5Q_perm/CLK

 CLMA_42_296/Q0                    tco                   0.198       4.303 r       u_jtag_top/u_jtag_driver/rx/recv_data[21]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.140       4.443         u_jtag_top/u_jtag_driver/rx_data [21]
 CLMA_42_297/M0                                                            r       u_jtag_top/u_jtag_driver/dm_resp_data[21]/opit_0_inv/D

 Data arrival time                                                   4.443         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.580%), Route: 0.140ns(41.420%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.898       0.982 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081       1.063 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.175       3.238         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.238 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.472       4.710         ntclkbufg_0      
 CLMA_42_297/CLK                                                           r       u_jtag_top/u_jtag_driver/dm_resp_data[21]/opit_0_inv/CLK
 clock pessimism                                        -0.577       4.133                          
 clock uncertainty                                       0.000       4.133                          

 Hold time                                              -0.003       4.130                          

 Data required time                                                  4.130                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.130                          
 Data arrival time                                                  -4.443                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.313                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[9]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[9]/opit_0_inv/D
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.754
  Launch Clock Delay      :  4.150
  Clock Pessimism Removal :  -0.577

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781       0.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071       0.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.898       2.834         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       2.834 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.316       4.150         ntclkbufg_0      
 CLMA_82_284/CLK                                                           r       u_jtag_top/u_jtag_driver/rx/recv_data[9]/opit_0_inv_L5Q_perm/CLK

 CLMA_82_284/Q1                    tco                   0.198       4.348 r       u_jtag_top/u_jtag_driver/rx/recv_data[9]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.140       4.488         u_jtag_top/u_jtag_driver/rx_data [9]
 CLMA_82_285/M1                                                            r       u_jtag_top/u_jtag_driver/dm_resp_data[9]/opit_0_inv/D

 Data arrival time                                                   4.488         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.580%), Route: 0.140ns(41.420%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.898       0.982 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081       1.063 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.175       3.238         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.238 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.516       4.754         ntclkbufg_0      
 CLMA_82_285/CLK                                                           r       u_jtag_top/u_jtag_driver/dm_resp_data[9]/opit_0_inv/CLK
 clock pessimism                                        -0.577       4.177                          
 clock uncertainty                                       0.000       4.177                          

 Hold time                                              -0.003       4.174                          

 Data required time                                                  4.174                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.174                          
 Data arrival time                                                  -4.488                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/op1_ff/qout_r[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_regs/regs_1_0_23/gateop/WD
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.139  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.139
  Launch Clock Delay      :  3.536
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N22             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.469       3.536         ntclkbufg_1      
 CLMA_58_165/CLK                                                           r       u_tinyriscv/u_id_ex/op1_ff/qout_r[1]/opit_0_L5Q_perm/CLK

 CLMA_58_165/Q3                    tco                   0.206       3.742 f       u_tinyriscv/u_id_ex/op1_ff/qout_r[1]/opit_0_L5Q_perm/Q
                                   net (fanout=14)       2.588       6.330         u_tinyriscv/ie_op1_o [1]
                                                         0.307       6.637 r       u_tinyriscv/u_ex/N6_1/gateop_A2/Cout
                                                         0.000       6.637         u_tinyriscv/u_ex/_N3111
 CLMA_66_28/COUT                   td                    0.083       6.720 r       u_tinyriscv/u_ex/N6_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.720         u_tinyriscv/u_ex/_N3113
                                                         0.055       6.775 f       u_tinyriscv/u_ex/N6_5/gateop_A2/Cout
                                                         0.000       6.775         u_tinyriscv/u_ex/_N3115
 CLMA_66_32/COUT                   td                    0.083       6.858 r       u_tinyriscv/u_ex/N6_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.858         u_tinyriscv/u_ex/_N3117
                                                         0.055       6.913 f       u_tinyriscv/u_ex/N6_9/gateop_A2/Cout
                                                         0.000       6.913         u_tinyriscv/u_ex/_N3119
 CLMA_66_36/COUT                   td                    0.083       6.996 r       u_tinyriscv/u_ex/N6_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.996         u_tinyriscv/u_ex/_N3121
                                                         0.055       7.051 f       u_tinyriscv/u_ex/N6_13/gateop_A2/Cout
                                                         0.000       7.051         u_tinyriscv/u_ex/_N3123
 CLMA_66_40/COUT                   td                    0.083       7.134 r       u_tinyriscv/u_ex/N6_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.134         u_tinyriscv/u_ex/_N3125
                                                         0.055       7.189 f       u_tinyriscv/u_ex/N6_17/gateop_A2/Cout
                                                         0.000       7.189         u_tinyriscv/u_ex/_N3127
 CLMA_66_44/COUT                   td                    0.083       7.272 r       u_tinyriscv/u_ex/N6_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.272         u_tinyriscv/u_ex/_N3129
                                                         0.055       7.327 f       u_tinyriscv/u_ex/N6_21/gateop_A2/Cout
                                                         0.000       7.327         u_tinyriscv/u_ex/_N3131
 CLMA_66_48/COUT                   td                    0.083       7.410 r       u_tinyriscv/u_ex/N6_23/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.410         u_tinyriscv/u_ex/_N3133
                                                         0.055       7.465 f       u_tinyriscv/u_ex/N6_25/gateop_A2/Cout
                                                         0.000       7.465         u_tinyriscv/u_ex/_N3135
 CLMA_66_52/COUT                   td                    0.083       7.548 r       u_tinyriscv/u_ex/N6_27/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.548         u_tinyriscv/u_ex/_N3137
                                                         0.055       7.603 f       u_tinyriscv/u_ex/N6_29/gateop_A2/Cout
                                                         0.000       7.603         u_tinyriscv/u_ex/_N3139
 CLMA_66_56/Y2                     td                    0.173       7.776 f       u_tinyriscv/u_ex/N6_31/gateop_A2/Y0
                                   net (fanout=5)        1.783       9.559         u_tinyriscv/u_ex/op1_add_op2_res [30]
 CLMA_70_197/Y1                    td                    0.221       9.780 r       u_tinyriscv/N1[30]/gateop_perm/Z
                                   net (fanout=52)       0.944      10.724         m0_addr_i[30]    
 CLMA_50_241/Y1                    td                    0.307      11.031 r       u_rib/N324_1/gateop_perm/Z
                                   net (fanout=4)        0.362      11.393         u_rib/_N24664    
 CLMA_50_245/Y0                    td                    0.131      11.524 r       u_rib/N324/gateop_perm/Z
                                   net (fanout=10)       0.487      12.011         u_rib/N324       
 CLMA_46_232/Y6AB                  td                    0.211      12.222 f       u_rib/N278_3[2]_muxf6_perm/Z
                                   net (fanout=1024)     2.522      14.744         _N7493           
 CLMS_114_161/Y0                   td                    0.192      14.936 f       u_ram/_ram_15_7/gateop/Z
                                   net (fanout=1)        2.727      17.663         u_ram/_N818      
 CLMA_46_12/Y1                     td                    0.334      17.997 f       u_ram/N6_33[7]_muxf7/F
                                   net (fanout=1)        3.354      21.351         u_ram/_N15055    
 CLMA_114_228/Y3                   td                    0.135      21.486 r       u_ram/N6_34[7]/gateop_perm/Z
                                   net (fanout=3)        0.364      21.850         _N16839          
 CLMA_118_229/Y6AB                 td                    0.302      22.152 r       u_rib/N70_8[7]_2_muxf6_perm/Z
                                   net (fanout=1)        0.355      22.507         u_rib/_N27896    
 CLMA_118_225/Y0                   td                    0.131      22.638 r       u_rib/m0_data_o_1[7]/gateop_perm/Z
                                   net (fanout=4)        0.773      23.411         _N20915          
 CLMA_106_189/Y2                   td                    0.171      23.582 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.514      24.096         u_tinyriscv/u_ex/N427 [7]
 CLMA_106_165/Y3                   td                    0.217      24.313 f       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=18)       1.394      25.707         u_tinyriscv/_N16295
 CLMA_78_100/Y0                    td                    0.169      25.876 r       u_tinyriscv/u_ex/reg_wdata_34[23]_1/gateop/F
                                   net (fanout=1)        0.532      26.408         u_tinyriscv/u_ex/_N20823
 CLMA_70_97/Y1                     td                    0.143      26.551 f       u_tinyriscv/u_ex/reg_wdata_35[23]/gateop_perm/Z
                                   net (fanout=6)        0.757      27.308         u_tinyriscv/_N16463
 CLMA_58_120/Y0                    td                    0.139      27.447 f       u_tinyriscv/u_ex/N37_97/gateop_perm/Z
                                   net (fanout=3)        1.160      28.607         u_tinyriscv/ex_reg_wdata_o [23]
 CLMA_70_197/Y3                    td                    0.143      28.750 f       u_tinyriscv/u_regs/N79[23]/gateop_perm/Z
                                   net (fanout=6)        1.832      30.582         u_tinyriscv/u_regs/N79 [23]
 CLMS_78_113/AD                                                            f       u_tinyriscv/u_regs/regs_1_0_23/gateop/WD

 Data arrival time                                                  30.582         Logic Levels: 23 
                                                                                   Logic: 4.598ns(17.001%), Route: 22.448ns(82.999%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041    1000.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N22             
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.330    1003.139         ntclkbufg_1      
 CLMS_78_113/CLK                                                           r       u_tinyriscv/u_regs/regs_1_0_23/gateop/WCLK
 clock pessimism                                         0.258    1003.397                          
 clock uncertainty                                      -0.050    1003.347                          

 Setup time                                              0.287    1003.634                          

 Data required time                                               1003.634                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.634                          
 Data arrival time                                                 -30.582                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       973.052                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/op1_ff/qout_r[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_regs/regs_1_0_17/gateop/WD
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.134
  Launch Clock Delay      :  3.536
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N22             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.469       3.536         ntclkbufg_1      
 CLMA_58_165/CLK                                                           r       u_tinyriscv/u_id_ex/op1_ff/qout_r[1]/opit_0_L5Q_perm/CLK

 CLMA_58_165/Q3                    tco                   0.206       3.742 f       u_tinyriscv/u_id_ex/op1_ff/qout_r[1]/opit_0_L5Q_perm/Q
                                   net (fanout=14)       2.588       6.330         u_tinyriscv/ie_op1_o [1]
                                                         0.307       6.637 r       u_tinyriscv/u_ex/N6_1/gateop_A2/Cout
                                                         0.000       6.637         u_tinyriscv/u_ex/_N3111
 CLMA_66_28/COUT                   td                    0.083       6.720 r       u_tinyriscv/u_ex/N6_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.720         u_tinyriscv/u_ex/_N3113
                                                         0.055       6.775 f       u_tinyriscv/u_ex/N6_5/gateop_A2/Cout
                                                         0.000       6.775         u_tinyriscv/u_ex/_N3115
 CLMA_66_32/COUT                   td                    0.083       6.858 r       u_tinyriscv/u_ex/N6_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.858         u_tinyriscv/u_ex/_N3117
                                                         0.055       6.913 f       u_tinyriscv/u_ex/N6_9/gateop_A2/Cout
                                                         0.000       6.913         u_tinyriscv/u_ex/_N3119
 CLMA_66_36/COUT                   td                    0.083       6.996 r       u_tinyriscv/u_ex/N6_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.996         u_tinyriscv/u_ex/_N3121
                                                         0.055       7.051 f       u_tinyriscv/u_ex/N6_13/gateop_A2/Cout
                                                         0.000       7.051         u_tinyriscv/u_ex/_N3123
 CLMA_66_40/COUT                   td                    0.083       7.134 r       u_tinyriscv/u_ex/N6_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.134         u_tinyriscv/u_ex/_N3125
                                                         0.055       7.189 f       u_tinyriscv/u_ex/N6_17/gateop_A2/Cout
                                                         0.000       7.189         u_tinyriscv/u_ex/_N3127
 CLMA_66_44/COUT                   td                    0.083       7.272 r       u_tinyriscv/u_ex/N6_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.272         u_tinyriscv/u_ex/_N3129
                                                         0.055       7.327 f       u_tinyriscv/u_ex/N6_21/gateop_A2/Cout
                                                         0.000       7.327         u_tinyriscv/u_ex/_N3131
 CLMA_66_48/COUT                   td                    0.083       7.410 r       u_tinyriscv/u_ex/N6_23/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.410         u_tinyriscv/u_ex/_N3133
                                                         0.055       7.465 f       u_tinyriscv/u_ex/N6_25/gateop_A2/Cout
                                                         0.000       7.465         u_tinyriscv/u_ex/_N3135
 CLMA_66_52/COUT                   td                    0.083       7.548 r       u_tinyriscv/u_ex/N6_27/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.548         u_tinyriscv/u_ex/_N3137
                                                         0.055       7.603 f       u_tinyriscv/u_ex/N6_29/gateop_A2/Cout
                                                         0.000       7.603         u_tinyriscv/u_ex/_N3139
 CLMA_66_56/Y2                     td                    0.173       7.776 f       u_tinyriscv/u_ex/N6_31/gateop_A2/Y0
                                   net (fanout=5)        1.783       9.559         u_tinyriscv/u_ex/op1_add_op2_res [30]
 CLMA_70_197/Y1                    td                    0.221       9.780 r       u_tinyriscv/N1[30]/gateop_perm/Z
                                   net (fanout=52)       0.944      10.724         m0_addr_i[30]    
 CLMA_50_241/Y1                    td                    0.307      11.031 r       u_rib/N324_1/gateop_perm/Z
                                   net (fanout=4)        0.362      11.393         u_rib/_N24664    
 CLMA_50_245/Y0                    td                    0.131      11.524 r       u_rib/N324/gateop_perm/Z
                                   net (fanout=10)       0.487      12.011         u_rib/N324       
 CLMA_46_232/Y6AB                  td                    0.211      12.222 f       u_rib/N278_3[2]_muxf6_perm/Z
                                   net (fanout=1024)     2.522      14.744         _N7493           
 CLMS_114_161/Y0                   td                    0.192      14.936 f       u_ram/_ram_15_7/gateop/Z
                                   net (fanout=1)        2.727      17.663         u_ram/_N818      
 CLMA_46_12/Y1                     td                    0.334      17.997 f       u_ram/N6_33[7]_muxf7/F
                                   net (fanout=1)        3.354      21.351         u_ram/_N15055    
 CLMA_114_228/Y3                   td                    0.135      21.486 r       u_ram/N6_34[7]/gateop_perm/Z
                                   net (fanout=3)        0.364      21.850         _N16839          
 CLMA_118_229/Y6AB                 td                    0.302      22.152 r       u_rib/N70_8[7]_2_muxf6_perm/Z
                                   net (fanout=1)        0.355      22.507         u_rib/_N27896    
 CLMA_118_225/Y0                   td                    0.131      22.638 r       u_rib/m0_data_o_1[7]/gateop_perm/Z
                                   net (fanout=4)        0.773      23.411         _N20915          
 CLMA_106_189/Y2                   td                    0.171      23.582 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.514      24.096         u_tinyriscv/u_ex/N427 [7]
 CLMA_106_165/Y3                   td                    0.221      24.317 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=18)       0.856      25.173         u_tinyriscv/_N16295
 CLMA_106_137/Y1                   td                    0.180      25.353 f       u_tinyriscv/u_ex/reg_wdata_34[17]_1/gateop/F
                                   net (fanout=1)        0.499      25.852         u_tinyriscv/u_ex/_N20829
 CLMA_86_116/Y1                    td                    0.135      25.987 r       u_tinyriscv/u_ex/reg_wdata_35[17]/gateop_perm/Z
                                   net (fanout=6)        0.888      26.875         u_tinyriscv/_N16457
 CLMA_82_113/Y3                    td                    0.185      27.060 f       u_tinyriscv/u_ex/N37_79/gateop_perm/Z
                                   net (fanout=3)        1.873      28.933         u_tinyriscv/ex_reg_wdata_o [17]
 CLMA_70_196/Y0                    td                    0.131      29.064 r       u_tinyriscv/u_regs/N79[17]/gateop_perm/Z
                                   net (fanout=6)        1.332      30.396         u_tinyriscv/u_regs/N79 [17]
 CLMS_66_125/DD                                                            r       u_tinyriscv/u_regs/regs_1_0_17/gateop/WD

 Data arrival time                                                  30.396         Logic Levels: 23 
                                                                                   Logic: 4.639ns(17.271%), Route: 22.221ns(82.729%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041    1000.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N22             
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.325    1003.134         ntclkbufg_1      
 CLMS_66_125/CLK                                                           r       u_tinyriscv/u_regs/regs_1_0_17/gateop/WCLK
 clock pessimism                                         0.416    1003.550                          
 clock uncertainty                                      -0.050    1003.500                          

 Setup time                                              0.239    1003.739                          

 Data required time                                               1003.739                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.739                          
 Data arrival time                                                 -30.396                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       973.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/op1_ff/qout_r[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_regs/regs_2_1_23/gateop/WD
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.004  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.116
  Launch Clock Delay      :  3.536
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N22             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.469       3.536         ntclkbufg_1      
 CLMA_58_165/CLK                                                           r       u_tinyriscv/u_id_ex/op1_ff/qout_r[1]/opit_0_L5Q_perm/CLK

 CLMA_58_165/Q3                    tco                   0.206       3.742 f       u_tinyriscv/u_id_ex/op1_ff/qout_r[1]/opit_0_L5Q_perm/Q
                                   net (fanout=14)       2.588       6.330         u_tinyriscv/ie_op1_o [1]
                                                         0.307       6.637 r       u_tinyriscv/u_ex/N6_1/gateop_A2/Cout
                                                         0.000       6.637         u_tinyriscv/u_ex/_N3111
 CLMA_66_28/COUT                   td                    0.083       6.720 r       u_tinyriscv/u_ex/N6_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.720         u_tinyriscv/u_ex/_N3113
                                                         0.055       6.775 f       u_tinyriscv/u_ex/N6_5/gateop_A2/Cout
                                                         0.000       6.775         u_tinyriscv/u_ex/_N3115
 CLMA_66_32/COUT                   td                    0.083       6.858 r       u_tinyriscv/u_ex/N6_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.858         u_tinyriscv/u_ex/_N3117
                                                         0.055       6.913 f       u_tinyriscv/u_ex/N6_9/gateop_A2/Cout
                                                         0.000       6.913         u_tinyriscv/u_ex/_N3119
 CLMA_66_36/COUT                   td                    0.083       6.996 r       u_tinyriscv/u_ex/N6_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.996         u_tinyriscv/u_ex/_N3121
                                                         0.055       7.051 f       u_tinyriscv/u_ex/N6_13/gateop_A2/Cout
                                                         0.000       7.051         u_tinyriscv/u_ex/_N3123
 CLMA_66_40/COUT                   td                    0.083       7.134 r       u_tinyriscv/u_ex/N6_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.134         u_tinyriscv/u_ex/_N3125
                                                         0.055       7.189 f       u_tinyriscv/u_ex/N6_17/gateop_A2/Cout
                                                         0.000       7.189         u_tinyriscv/u_ex/_N3127
 CLMA_66_44/COUT                   td                    0.083       7.272 r       u_tinyriscv/u_ex/N6_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.272         u_tinyriscv/u_ex/_N3129
                                                         0.055       7.327 f       u_tinyriscv/u_ex/N6_21/gateop_A2/Cout
                                                         0.000       7.327         u_tinyriscv/u_ex/_N3131
 CLMA_66_48/COUT                   td                    0.083       7.410 r       u_tinyriscv/u_ex/N6_23/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.410         u_tinyriscv/u_ex/_N3133
                                                         0.055       7.465 f       u_tinyriscv/u_ex/N6_25/gateop_A2/Cout
                                                         0.000       7.465         u_tinyriscv/u_ex/_N3135
 CLMA_66_52/COUT                   td                    0.083       7.548 r       u_tinyriscv/u_ex/N6_27/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.548         u_tinyriscv/u_ex/_N3137
                                                         0.055       7.603 f       u_tinyriscv/u_ex/N6_29/gateop_A2/Cout
                                                         0.000       7.603         u_tinyriscv/u_ex/_N3139
 CLMA_66_56/Y2                     td                    0.173       7.776 f       u_tinyriscv/u_ex/N6_31/gateop_A2/Y0
                                   net (fanout=5)        1.783       9.559         u_tinyriscv/u_ex/op1_add_op2_res [30]
 CLMA_70_197/Y1                    td                    0.221       9.780 r       u_tinyriscv/N1[30]/gateop_perm/Z
                                   net (fanout=52)       0.944      10.724         m0_addr_i[30]    
 CLMA_50_241/Y1                    td                    0.307      11.031 r       u_rib/N324_1/gateop_perm/Z
                                   net (fanout=4)        0.362      11.393         u_rib/_N24664    
 CLMA_50_245/Y0                    td                    0.131      11.524 r       u_rib/N324/gateop_perm/Z
                                   net (fanout=10)       0.487      12.011         u_rib/N324       
 CLMA_46_232/Y6AB                  td                    0.211      12.222 f       u_rib/N278_3[2]_muxf6_perm/Z
                                   net (fanout=1024)     2.522      14.744         _N7493           
 CLMS_114_161/Y0                   td                    0.192      14.936 f       u_ram/_ram_15_7/gateop/Z
                                   net (fanout=1)        2.727      17.663         u_ram/_N818      
 CLMA_46_12/Y1                     td                    0.334      17.997 f       u_ram/N6_33[7]_muxf7/F
                                   net (fanout=1)        3.354      21.351         u_ram/_N15055    
 CLMA_114_228/Y3                   td                    0.135      21.486 r       u_ram/N6_34[7]/gateop_perm/Z
                                   net (fanout=3)        0.364      21.850         _N16839          
 CLMA_118_229/Y6AB                 td                    0.302      22.152 r       u_rib/N70_8[7]_2_muxf6_perm/Z
                                   net (fanout=1)        0.355      22.507         u_rib/_N27896    
 CLMA_118_225/Y0                   td                    0.131      22.638 r       u_rib/m0_data_o_1[7]/gateop_perm/Z
                                   net (fanout=4)        0.773      23.411         _N20915          
 CLMA_106_189/Y2                   td                    0.171      23.582 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.514      24.096         u_tinyriscv/u_ex/N427 [7]
 CLMA_106_165/Y3                   td                    0.217      24.313 f       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=18)       1.394      25.707         u_tinyriscv/_N16295
 CLMA_78_100/Y0                    td                    0.169      25.876 r       u_tinyriscv/u_ex/reg_wdata_34[23]_1/gateop/F
                                   net (fanout=1)        0.532      26.408         u_tinyriscv/u_ex/_N20823
 CLMA_70_97/Y1                     td                    0.143      26.551 f       u_tinyriscv/u_ex/reg_wdata_35[23]/gateop_perm/Z
                                   net (fanout=6)        0.757      27.308         u_tinyriscv/_N16463
 CLMA_58_120/Y0                    td                    0.139      27.447 f       u_tinyriscv/u_ex/N37_97/gateop_perm/Z
                                   net (fanout=3)        1.160      28.607         u_tinyriscv/ex_reg_wdata_o [23]
 CLMA_70_197/Y3                    td                    0.143      28.750 f       u_tinyriscv/u_regs/N79[23]/gateop_perm/Z
                                   net (fanout=6)        1.477      30.227         u_tinyriscv/u_regs/N79 [23]
 CLMS_66_141/DD                                                            f       u_tinyriscv/u_regs/regs_2_1_23/gateop/WD

 Data arrival time                                                  30.227         Logic Levels: 23 
                                                                                   Logic: 4.598ns(17.227%), Route: 22.093ns(82.773%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041    1000.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N22             
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.307    1003.116         ntclkbufg_1      
 CLMS_66_141/CLK                                                           r       u_tinyriscv/u_regs/regs_2_1_23/gateop/WCLK
 clock pessimism                                         0.416    1003.532                          
 clock uncertainty                                      -0.050    1003.482                          

 Setup time                                              0.287    1003.769                          

 Data required time                                               1003.769                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.769                          
 Data arrival time                                                 -30.227                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       973.542                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_clint/data_o[10]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_csr_reg/mie[10]/opit_0_inv_L5Q_perm/L0
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.201  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.572
  Launch Clock Delay      :  3.113
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N22             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.304       3.113         ntclkbufg_1      
 CLMA_38_116/CLK                                                           r       u_tinyriscv/u_clint/data_o[10]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_116/Q0                    tco                   0.197       3.310 f       u_tinyriscv/u_clint/data_o[10]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.110       3.420         u_tinyriscv/clint_data_o [10]
 CLMA_38_124/A0                                                            f       u_tinyriscv/u_csr_reg/mie[10]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   3.420         Logic Levels: 0  
                                                                                   Logic: 0.197ns(64.169%), Route: 0.110ns(35.831%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N22             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.505       3.572         ntclkbufg_1      
 CLMA_38_124/CLK                                                           r       u_tinyriscv/u_csr_reg/mie[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.258       3.314                          
 clock uncertainty                                       0.000       3.314                          

 Hold time                                              -0.082       3.232                          

 Data required time                                                  3.232                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.232                          
 Data arrival time                                                  -3.420                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.188                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/dm_reg_wdata[13]/opit_0_inv/CLK
Endpoint    : u_tinyriscv/u_regs/regs_1_1_13/gateop/WD
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.217  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.575
  Launch Clock Delay      :  3.100
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N22             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.291       3.100         ntclkbufg_1      
 CLMA_86_160/CLK                                                           r       u_jtag_top/u_jtag_dm/dm_reg_wdata[13]/opit_0_inv/CLK

 CLMA_86_160/Q0                    tco                   0.197       3.297 f       u_jtag_top/u_jtag_dm/dm_reg_wdata[13]/opit_0_inv/Q
                                   net (fanout=1)        0.108       3.405         jtag_reg_data_o[13]
 CLMA_86_152/Y0                    td                    0.134       3.539 f       u_tinyriscv/u_regs/N79[13]/gateop_perm/Z
                                   net (fanout=6)        0.393       3.932         u_tinyriscv/u_regs/N79 [13]
 CLMS_78_149/CD                                                            f       u_tinyriscv/u_regs/regs_1_1_13/gateop/WD

 Data arrival time                                                   3.932         Logic Levels: 1  
                                                                                   Logic: 0.331ns(39.784%), Route: 0.501ns(60.216%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N22             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.508       3.575         ntclkbufg_1      
 CLMS_78_149/CLK                                                           r       u_tinyriscv/u_regs/regs_1_1_13/gateop/WCLK
 clock pessimism                                        -0.258       3.317                          
 clock uncertainty                                       0.000       3.317                          

 Hold time                                               0.313       3.630                          

 Data required time                                                  3.630                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.630                          
 Data arrival time                                                  -3.932                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.302                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/hc05_top_inst/uart_tx_inst/cn1/opit_0_inv/CLK
Endpoint    : top_dht22_inst/hc05_top_inst/uart_tx_inst/cn2/opit_0_inv/D
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.553
  Launch Clock Delay      :  3.095
  Clock Pessimism Removal :  -0.458

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N22             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.286       3.095         ntclkbufg_1      
 CLMA_146_312/CLK                                                          r       top_dht22_inst/hc05_top_inst/uart_tx_inst/cn1/opit_0_inv/CLK

 CLMA_146_312/Q0                   tco                   0.197       3.292 f       top_dht22_inst/hc05_top_inst/uart_tx_inst/cn1/opit_0_inv/Q
                                   net (fanout=4)        0.139       3.431         top_dht22_inst/hc05_top_inst/uart_tx_inst/cn1
 CLMA_146_312/AD                                                           f       top_dht22_inst/hc05_top_inst/uart_tx_inst/cn2/opit_0_inv/D

 Data arrival time                                                   3.431         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N22             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.486       3.553         ntclkbufg_1      
 CLMA_146_312/CLK                                                          r       top_dht22_inst/hc05_top_inst/uart_tx_inst/cn2/opit_0_inv/CLK
 clock pessimism                                        -0.458       3.095                          
 clock uncertainty                                       0.000       3.095                          

 Hold time                                               0.028       3.123                          

 Data required time                                                  3.123                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.123                          
 Data arrival time                                                  -3.431                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.308                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[7]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.373  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.516
  Launch Clock Delay      :  0.925
  Clock Pessimism Removal :  0.036

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_329/Q1                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=94)       0.925       0.925         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_130_284/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q/CLK

 CLMA_130_284/Q0                   tco                   0.209       1.134 r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q/Q
                                   net (fanout=3)        0.607       1.741         top_dht22_inst/DHT22_drive_inst/data_temp [25]
                                                         0.310       2.051 r       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Cout
                                                         0.000       2.051         top_dht22_inst/DHT22_drive_inst/_N2137
 CLMA_130_269/Y3                   td                    0.305       2.356 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.359       2.715         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMA_134_268/COUT                 td                    0.346       3.061 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.061         top_dht22_inst/DHT22_drive_inst/_N2148
 CLMA_134_272/Y1                   td                    0.305       3.366 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y1
                                   net (fanout=2)        0.361       3.727         top_dht22_inst/DHT22_drive_inst/N101 [5]
                                                         0.310       4.037 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       4.037         top_dht22_inst/DHT22_drive_inst/_N2159
 CLMA_138_272/Y3                   td                    0.305       4.342 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.471       4.813         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_142_268/Y3                   td                    0.405       5.218 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.448       5.666         _N17             
 CLMA_138_277/Y1                   td                    0.135       5.801 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=26)       0.711       6.512         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_118_284/CE                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[7]/opit_0/CE

 Data arrival time                                                   6.512         Logic Levels: 6  
                                                                                   Logic: 2.630ns(47.074%), Route: 2.957ns(52.926%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_118_329/Q1                                         0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=94)       0.516    1000.516         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_118_284/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[7]/opit_0/CLK
 clock pessimism                                         0.036    1000.552                          
 clock uncertainty                                      -0.050    1000.502                          

 Setup time                                             -0.223    1000.279                          

 Data required time                                               1000.279                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.279                          
 Data arrival time                                                  -6.512                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.767                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[13]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.249  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.621
  Launch Clock Delay      :  0.925
  Clock Pessimism Removal :  0.055

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_329/Q1                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=94)       0.925       0.925         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_130_284/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q/CLK

 CLMA_130_284/Q0                   tco                   0.209       1.134 r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q/Q
                                   net (fanout=3)        0.607       1.741         top_dht22_inst/DHT22_drive_inst/data_temp [25]
                                                         0.310       2.051 r       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Cout
                                                         0.000       2.051         top_dht22_inst/DHT22_drive_inst/_N2137
 CLMA_130_269/Y3                   td                    0.305       2.356 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.359       2.715         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMA_134_268/COUT                 td                    0.346       3.061 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.061         top_dht22_inst/DHT22_drive_inst/_N2148
 CLMA_134_272/Y1                   td                    0.305       3.366 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y1
                                   net (fanout=2)        0.361       3.727         top_dht22_inst/DHT22_drive_inst/N101 [5]
                                                         0.310       4.037 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       4.037         top_dht22_inst/DHT22_drive_inst/_N2159
 CLMA_138_272/Y3                   td                    0.305       4.342 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.471       4.813         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_142_268/Y3                   td                    0.405       5.218 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.448       5.666         _N17             
 CLMA_138_277/Y1                   td                    0.135       5.801 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=26)       0.639       6.440         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_118_293/CE                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[13]/opit_0/CE

 Data arrival time                                                   6.440         Logic Levels: 6  
                                                                                   Logic: 2.630ns(47.688%), Route: 2.885ns(52.312%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_118_329/Q1                                         0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=94)       0.621    1000.621         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_118_293/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[13]/opit_0/CLK
 clock pessimism                                         0.055    1000.676                          
 clock uncertainty                                      -0.050    1000.626                          

 Setup time                                             -0.223    1000.403                          

 Data required time                                               1000.403                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.403                          
 Data arrival time                                                  -6.440                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.963                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[12]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.249  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.621
  Launch Clock Delay      :  0.925
  Clock Pessimism Removal :  0.055

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_329/Q1                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=94)       0.925       0.925         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_130_284/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q/CLK

 CLMA_130_284/Q0                   tco                   0.209       1.134 r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q/Q
                                   net (fanout=3)        0.607       1.741         top_dht22_inst/DHT22_drive_inst/data_temp [25]
                                                         0.310       2.051 r       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Cout
                                                         0.000       2.051         top_dht22_inst/DHT22_drive_inst/_N2137
 CLMA_130_269/Y3                   td                    0.305       2.356 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.359       2.715         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMA_134_268/COUT                 td                    0.346       3.061 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.061         top_dht22_inst/DHT22_drive_inst/_N2148
 CLMA_134_272/Y1                   td                    0.305       3.366 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y1
                                   net (fanout=2)        0.361       3.727         top_dht22_inst/DHT22_drive_inst/N101 [5]
                                                         0.310       4.037 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       4.037         top_dht22_inst/DHT22_drive_inst/_N2159
 CLMA_138_272/Y3                   td                    0.305       4.342 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.471       4.813         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_142_268/Y3                   td                    0.405       5.218 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.448       5.666         _N17             
 CLMA_138_277/Y1                   td                    0.135       5.801 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=26)       0.639       6.440         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_118_293/CE                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[12]/opit_0/CE

 Data arrival time                                                   6.440         Logic Levels: 6  
                                                                                   Logic: 2.630ns(47.688%), Route: 2.885ns(52.312%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_118_329/Q1                                         0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=94)       0.621    1000.621         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_118_293/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[12]/opit_0/CLK
 clock pessimism                                         0.055    1000.676                          
 clock uncertainty                                      -0.050    1000.626                          

 Setup time                                             -0.223    1000.403                          

 Data required time                                               1000.403                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.403                          
 Data arrival time                                                  -6.440                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.963                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[36]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_temp[37]/opit_0_inv_L5Q_perm/L1
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.361  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.082
  Launch Clock Delay      :  0.666
  Clock Pessimism Removal :  -0.055

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_329/Q1                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=94)       0.666       0.666         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_126_272/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[36]/opit_0_inv_L5Q_perm/CLK

 CLMA_126_272/Q0                   tco                   0.197       0.863 f       top_dht22_inst/DHT22_drive_inst/data_temp[36]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.167       1.030         top_dht22_inst/DHT22_drive_inst/data_temp [36]
 CLMA_126_268/A1                                                           f       top_dht22_inst/DHT22_drive_inst/data_temp[37]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.030         Logic Levels: 0  
                                                                                   Logic: 0.197ns(54.121%), Route: 0.167ns(45.879%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_329/Q1                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=94)       1.082       1.082         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_126_268/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[37]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.055       1.027                          
 clock uncertainty                                       0.000       1.027                          

 Hold time                                              -0.112       0.915                          

 Data required time                                                  0.915                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.915                          
 Data arrival time                                                  -1.030                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.115                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[22]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_temp[23]/opit_0_inv_L5Q_perm/L4
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.175  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.747
  Launch Clock Delay      :  0.516
  Clock Pessimism Removal :  -0.056

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_329/Q1                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=94)       0.516       0.516         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_118_285/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[22]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_285/Q1                   tco                   0.197       0.713 f       top_dht22_inst/DHT22_drive_inst/data_temp[22]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.108       0.821         top_dht22_inst/DHT22_drive_inst/data_temp [22]
 CLMA_118_277/B4                                                           f       top_dht22_inst/DHT22_drive_inst/data_temp[23]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   0.821         Logic Levels: 0  
                                                                                   Logic: 0.197ns(64.590%), Route: 0.108ns(35.410%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_329/Q1                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=94)       0.747       0.747         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_118_277/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[23]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.056       0.691                          
 clock uncertainty                                       0.000       0.691                          

 Hold time                                              -0.057       0.634                          

 Data required time                                                  0.634                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.634                          
 Data arrival time                                                  -0.821                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.187                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[27]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[19]/opit_0/D
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.229  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.077
  Launch Clock Delay      :  0.793
  Clock Pessimism Removal :  -0.055

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_329/Q1                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=94)       0.793       0.793         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_130_284/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[27]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_284/Q1                   tco                   0.197       0.990 f       top_dht22_inst/DHT22_drive_inst/data_temp[27]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.250       1.240         top_dht22_inst/DHT22_drive_inst/data_temp [27]
 CLMA_130_292/CD                                                           f       top_dht22_inst/DHT22_drive_inst/data_out[19]/opit_0/D

 Data arrival time                                                   1.240         Logic Levels: 0  
                                                                                   Logic: 0.197ns(44.072%), Route: 0.250ns(55.928%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_118_329/Q1                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=94)       0.767       0.767         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_130_288/Y6CD                 td                    0.102       0.869 r       CLKROUTE_83/Z    
                                   net (fanout=6)        0.208       1.077         _N713            
 CLMA_130_292/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[19]/opit_0/CLK
 clock pessimism                                        -0.055       1.022                          
 clock uncertainty                                       0.000       1.022                          

 Hold time                                               0.027       1.049                          

 Data required time                                                  1.049                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.049                          
 Data arrival time                                                  -1.240                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.191                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L3
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.735
  Launch Clock Delay      :  0.793
  Clock Pessimism Removal :  0.016

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_313/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.793       0.793         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_106_341/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/CLK

 CLMA_106_341/Q2                   tco                   0.209       1.002 r       top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/Q
                                   net (fanout=4)        0.512       1.514         top_dht22_inst/HEX8_inst/N84 [4]
 CLMA_114_336/Y1                   td                    0.221       1.735 r       top_dht22_inst/HEX8_inst/N69_4/gateop_perm/Z
                                   net (fanout=6)        0.363       2.098         top_dht22_inst/HEX8_inst/_N24987
 CLMA_114_340/A3                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   2.098         Logic Levels: 1  
                                                                                   Logic: 0.430ns(32.950%), Route: 0.875ns(67.050%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_98_313/Q0                                          0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.735    1000.735         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_114_340/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.016    1000.751                          
 clock uncertainty                                      -0.050    1000.701                          

 Setup time                                             -0.221    1000.480                          

 Data required time                                               1000.480                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.480                          
 Data arrival time                                                  -2.098                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.382                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L2
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.104  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.735
  Launch Clock Delay      :  0.683
  Clock Pessimism Removal :  0.052

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_313/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.683       0.683         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_106_333/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/CLK

 CLMA_106_333/Q1                   tco                   0.209       0.892 r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/Q
                                   net (fanout=5)        0.532       1.424         top_dht22_inst/HEX8_inst/N84 [7]
 CLMA_114_336/Y0                   td                    0.226       1.650 r       top_dht22_inst/HEX8_inst/N71_1/gateop_perm/Z
                                   net (fanout=5)        0.236       1.886         top_dht22_inst/HEX8_inst/_N25047
 CLMA_114_340/A2                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   1.886         Logic Levels: 1  
                                                                                   Logic: 0.435ns(36.160%), Route: 0.768ns(63.840%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_98_313/Q0                                          0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.735    1000.735         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_114_340/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.052    1000.787                          
 clock uncertainty                                      -0.050    1000.737                          

 Setup time                                             -0.225    1000.512                          

 Data required time                                               1000.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.512                          
 Data arrival time                                                  -1.886                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.626                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L4
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.735
  Launch Clock Delay      :  0.793
  Clock Pessimism Removal :  0.016

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_313/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.793       0.793         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_106_341/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/CLK

 CLMA_106_341/Q0                   tco                   0.209       1.002 r       top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/Q
                                   net (fanout=5)        0.244       1.246         top_dht22_inst/HEX8_inst/N84 [2]
 CLMA_106_341/Y3                   td                    0.221       1.467 r       top_dht22_inst/HEX8_inst/N69_1/gateop_perm/Z
                                   net (fanout=5)        0.534       2.001         top_dht22_inst/HEX8_inst/_N24633
 CLMA_114_340/A4                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.001         Logic Levels: 1  
                                                                                   Logic: 0.430ns(35.596%), Route: 0.778ns(64.404%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_98_313/Q0                                          0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.735    1000.735         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_114_340/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.016    1000.751                          
 clock uncertainty                                      -0.050    1000.701                          

 Setup time                                             -0.071    1000.630                          

 Data required time                                               1000.630                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.630                          
 Data arrival time                                                  -2.001                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.629                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv/D
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.264  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.872
  Launch Clock Delay      :  0.556
  Clock Pessimism Removal :  -0.052

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_313/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.556       0.556         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_106_333/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/CLK

 CLMA_106_333/Q1                   tco                   0.197       0.753 f       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/Q
                                   net (fanout=5)        0.310       1.063         top_dht22_inst/HEX8_inst/N84 [7]
 CLMA_114_340/M2                                                           f       top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv/D

 Data arrival time                                                   1.063         Logic Levels: 0  
                                                                                   Logic: 0.197ns(38.856%), Route: 0.310ns(61.144%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_313/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.872       0.872         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_114_340/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv/CLK
 clock pessimism                                        -0.052       0.820                          
 clock uncertainty                                       0.000       0.820                          

 Hold time                                              -0.010       0.810                          

 Data required time                                                  0.810                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.810                          
 Data arrival time                                                  -1.063                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/D
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.793
  Launch Clock Delay      :  0.657
  Clock Pessimism Removal :  -0.135

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_313/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.657       0.657         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_106_341/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/CLK

 CLMA_106_341/Q1                   tco                   0.198       0.855 r       top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/Q
                                   net (fanout=5)        0.143       0.998         top_dht22_inst/HEX8_inst/N84 [3]
 CLMA_106_341/M1                                                           r       top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/D

 Data arrival time                                                   0.998         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.065%), Route: 0.143ns(41.935%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_313/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.793       0.793         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_106_341/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/CLK
 clock pessimism                                        -0.135       0.658                          
 clock uncertainty                                       0.000       0.658                          

 Hold time                                              -0.003       0.655                          

 Data required time                                                  0.655                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.655                          
 Data arrival time                                                  -0.998                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/D
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.683
  Launch Clock Delay      :  0.556
  Clock Pessimism Removal :  -0.126

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_313/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.556       0.556         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_106_333/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/CLK

 CLMA_106_333/Q0                   tco                   0.198       0.754 r       top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/Q
                                   net (fanout=5)        0.144       0.898         top_dht22_inst/HEX8_inst/N84 [6]
 CLMA_106_333/M2                                                           r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/D

 Data arrival time                                                   0.898         Logic Levels: 0  
                                                                                   Logic: 0.198ns(57.895%), Route: 0.144ns(42.105%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_98_313/Q0                                          0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        0.683       0.683         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_106_333/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/CLK
 clock pessimism                                        -0.126       0.557                          
 clock uncertainty                                       0.000       0.557                          

 Hold time                                              -0.003       0.554                          

 Data required time                                                  0.554                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.554                          
 Data arrival time                                                  -0.898                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_1_0_23/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.959       1.104 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.081       1.185 f       rst_ibuf/opit_1/OUT
                                   net (fanout=840)      2.121       3.306         nt_rst           
 CLMA_94_220/Y1                    td                    0.302       3.608 r       uart_0/N67[23]/gateop/F
                                   net (fanout=3)        0.505       4.113         _N19439          
 CLMA_82_225/Y0                    td                    0.171       4.284 r       u_rib/N70_3[23]/gateop_perm/Z
                                   net (fanout=1)        0.242       4.526         u_rib/_N8194     
 CLMA_82_225/Y1                    td                    0.165       4.691 r       u_rib/N70_8[23]_2/gateop/F
                                   net (fanout=1)        0.240       4.931         u_rib/_N27900    
 CLMA_82_224/Y0                    td                    0.139       5.070 f       u_rib/m0_data_o_1[23]/gateop_perm/Z
                                   net (fanout=5)        1.080       6.150         _N20931          
 CLMA_106_189/Y2                   td                    0.173       6.323 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.514       6.837         u_tinyriscv/u_ex/N427 [7]
 CLMA_106_165/Y3                   td                    0.217       7.054 f       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=18)       1.394       8.448         u_tinyriscv/_N16295
 CLMA_78_100/Y0                    td                    0.169       8.617 r       u_tinyriscv/u_ex/reg_wdata_34[23]_1/gateop/F
                                   net (fanout=1)        0.532       9.149         u_tinyriscv/u_ex/_N20823
 CLMA_70_97/Y1                     td                    0.143       9.292 f       u_tinyriscv/u_ex/reg_wdata_35[23]/gateop_perm/Z
                                   net (fanout=6)        0.757      10.049         u_tinyriscv/_N16463
 CLMA_58_120/Y0                    td                    0.139      10.188 f       u_tinyriscv/u_ex/N37_97/gateop_perm/Z
                                   net (fanout=3)        1.160      11.348         u_tinyriscv/ex_reg_wdata_o [23]
 CLMA_70_197/Y3                    td                    0.143      11.491 f       u_tinyriscv/u_regs/N79[23]/gateop_perm/Z
                                   net (fanout=6)        1.832      13.323         u_tinyriscv/u_regs/N79 [23]
 CLMS_78_113/AD                                                            f       u_tinyriscv/u_regs/regs_1_0_23/gateop/WD

 Data arrival time                                                  13.323         Logic Levels: 12 
                                                                                   Logic: 2.801ns(21.024%), Route: 10.522ns(78.976%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_1_0_17/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.959       1.104 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.081       1.185 f       rst_ibuf/opit_1/OUT
                                   net (fanout=840)      2.121       3.306         nt_rst           
 CLMA_94_220/Y1                    td                    0.302       3.608 r       uart_0/N67[23]/gateop/F
                                   net (fanout=3)        0.505       4.113         _N19439          
 CLMA_82_225/Y0                    td                    0.171       4.284 r       u_rib/N70_3[23]/gateop_perm/Z
                                   net (fanout=1)        0.242       4.526         u_rib/_N8194     
 CLMA_82_225/Y1                    td                    0.165       4.691 r       u_rib/N70_8[23]_2/gateop/F
                                   net (fanout=1)        0.240       4.931         u_rib/_N27900    
 CLMA_82_224/Y0                    td                    0.139       5.070 f       u_rib/m0_data_o_1[23]/gateop_perm/Z
                                   net (fanout=5)        1.080       6.150         _N20931          
 CLMA_106_189/Y2                   td                    0.173       6.323 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.514       6.837         u_tinyriscv/u_ex/N427 [7]
 CLMA_106_165/Y3                   td                    0.221       7.058 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=18)       0.856       7.914         u_tinyriscv/_N16295
 CLMA_106_137/Y1                   td                    0.180       8.094 f       u_tinyriscv/u_ex/reg_wdata_34[17]_1/gateop/F
                                   net (fanout=1)        0.499       8.593         u_tinyriscv/u_ex/_N20829
 CLMA_86_116/Y1                    td                    0.135       8.728 r       u_tinyriscv/u_ex/reg_wdata_35[17]/gateop_perm/Z
                                   net (fanout=6)        0.888       9.616         u_tinyriscv/_N16457
 CLMA_82_113/Y3                    td                    0.185       9.801 f       u_tinyriscv/u_ex/N37_79/gateop_perm/Z
                                   net (fanout=3)        1.873      11.674         u_tinyriscv/ex_reg_wdata_o [17]
 CLMA_70_196/Y0                    td                    0.131      11.805 r       u_tinyriscv/u_regs/N79[17]/gateop_perm/Z
                                   net (fanout=6)        1.332      13.137         u_tinyriscv/u_regs/N79 [17]
 CLMS_66_125/DD                                                            r       u_tinyriscv/u_regs/regs_1_0_17/gateop/WD

 Data arrival time                                                  13.137         Logic Levels: 12 
                                                                                   Logic: 2.842ns(21.634%), Route: 10.295ns(78.366%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_1_1_23/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.959       1.104 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.081       1.185 f       rst_ibuf/opit_1/OUT
                                   net (fanout=840)      2.121       3.306         nt_rst           
 CLMA_94_220/Y1                    td                    0.302       3.608 r       uart_0/N67[23]/gateop/F
                                   net (fanout=3)        0.505       4.113         _N19439          
 CLMA_82_225/Y0                    td                    0.171       4.284 r       u_rib/N70_3[23]/gateop_perm/Z
                                   net (fanout=1)        0.242       4.526         u_rib/_N8194     
 CLMA_82_225/Y1                    td                    0.165       4.691 r       u_rib/N70_8[23]_2/gateop/F
                                   net (fanout=1)        0.240       4.931         u_rib/_N27900    
 CLMA_82_224/Y0                    td                    0.139       5.070 f       u_rib/m0_data_o_1[23]/gateop_perm/Z
                                   net (fanout=5)        1.080       6.150         _N20931          
 CLMA_106_189/Y2                   td                    0.173       6.323 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.514       6.837         u_tinyriscv/u_ex/N427 [7]
 CLMA_106_165/Y3                   td                    0.217       7.054 f       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=18)       1.394       8.448         u_tinyriscv/_N16295
 CLMA_78_100/Y0                    td                    0.169       8.617 r       u_tinyriscv/u_ex/reg_wdata_34[23]_1/gateop/F
                                   net (fanout=1)        0.532       9.149         u_tinyriscv/u_ex/_N20823
 CLMA_70_97/Y1                     td                    0.143       9.292 f       u_tinyriscv/u_ex/reg_wdata_35[23]/gateop_perm/Z
                                   net (fanout=6)        0.757      10.049         u_tinyriscv/_N16463
 CLMA_58_120/Y0                    td                    0.139      10.188 f       u_tinyriscv/u_ex/N37_97/gateop_perm/Z
                                   net (fanout=3)        1.160      11.348         u_tinyriscv/ex_reg_wdata_o [23]
 CLMA_70_197/Y3                    td                    0.143      11.491 f       u_tinyriscv/u_regs/N79[23]/gateop_perm/Z
                                   net (fanout=6)        1.484      12.975         u_tinyriscv/u_regs/N79 [23]
 CLMS_66_129/CD                                                            f       u_tinyriscv/u_regs/regs_1_1_23/gateop/WD

 Data arrival time                                                  12.975         Logic Levels: 12 
                                                                                   Logic: 2.801ns(21.588%), Route: 10.174ns(78.412%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rx_pin (port)
Endpoint    : uart_0/rx_q0/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F14                                                     0.000       0.000 r       uart_rx_pin (port)
                                   net (fanout=1)        0.043       0.043         uart_rx_pin      
 IOBD_152_242/DIN                  td                    0.781       0.824 r       uart_rx_pin_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.824         uart_rx_pin_ibuf/ntD
 IOL_151_242/RX_DATA_DD            td                    0.071       0.895 r       uart_rx_pin_ibuf/opit_1/OUT
                                   net (fanout=3)        0.333       1.228         nt_uart_rx_pin   
 CLMA_146_233/M0                                                           r       uart_0/rx_q0/opit_0_inv/D

 Data arrival time                                                   1.228         Logic Levels: 2  
                                                                                   Logic: 0.852ns(69.381%), Route: 0.376ns(30.619%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_div/minuend[15]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.781       0.926 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.926         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.071       0.997 r       rst_ibuf/opit_1/OUT
                                   net (fanout=840)      0.376       1.373         nt_rst           
 CLMA_130_101/RS                                                           r       u_tinyriscv/u_div/minuend[15]/opit_0_inv/RS

 Data arrival time                                                   1.373         Logic Levels: 2  
                                                                                   Logic: 0.852ns(62.054%), Route: 0.521ns(37.946%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_div/minuend[19]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.781       0.926 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.926         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.071       0.997 r       rst_ibuf/opit_1/OUT
                                   net (fanout=840)      0.376       1.373         nt_rst           
 CLMA_130_101/RS                                                           r       u_tinyriscv/u_div/minuend[19]/opit_0_inv/RS

 Data arrival time                                                   1.373         Logic Levels: 2  
                                                                                   Logic: 0.852ns(62.054%), Route: 0.521ns(37.946%)
====================================================================================================

====================================================================================================
End dump timing report

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 19.000 sec
Action report_timing: CPU time elapsed is 17.563 sec
Current time: Sat Oct 30 18:08:57 2021
Action report_timing: Peak memory pool usage is 495,964,160 bytes
Report timing is finished successfully.
