#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: $abc$10667$lo152.Q[0] (dffsre at (38,13) clocked by clock0)
Endpoint  : $abc$11169$lo383.D[0] (dffsre at (35,18) clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                    0.000     0.000
clock source latency                                                        0.000     0.000
clock0.inpad[0] (.input at (6,0))                                           0.000     0.000
| (intra 'io' routing)                                                      0.099     0.099
| (inter-block routing)                                                     0.000     0.099
| (intra 'clb' routing)                                                     2.000     2.099
$abc$10667$lo152.C[0] (dffsre at (38,13))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                              0.709     2.809
$abc$10667$lo152.Q[0] (dffsre at (38,13)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                                     0.142     2.951
| (inter-block routing)                                                     0.500     3.451
| (intra 'clb' routing)                                                     0.208     3.659
$abc$24103$new_new_n940__.in[0] (.names at (35,14))                         0.000     3.659
| (primitive '.names' combinational delay)                                  0.160     3.819
$abc$24103$new_new_n940__.out[0] (.names at (35,14))                        0.000     3.819
| (intra 'clb' routing)                                                     0.149     3.967
| (inter-block routing)                                                     0.284     4.251
| (intra 'clb' routing)                                                     0.208     4.459
$abc$24103$new_new_n976__.in[2] (.names at (37,17))                        -0.000     4.459
| (primitive '.names' combinational delay)                                  0.280     4.739
$abc$24103$new_new_n976__.out[0] (.names at (37,17))                        0.000     4.739
| (intra 'clb' routing)                                                     0.149     4.888
| (inter-block routing)                                                     0.284     5.171
| (intra 'clb' routing)                                                     0.208     5.379
$abc$24103$new_new_n1037__.in[3] (.names at (37,16))                        0.000     5.379
| (primitive '.names' combinational delay)                                  0.280     5.659
$abc$24103$new_new_n1037__.out[0] (.names at (37,16))                       0.000     5.659
| (intra 'clb' routing)                                                     0.149     5.808
| (inter-block routing)                                                     0.272     6.080
| (intra 'clb' routing)                                                     0.208     6.288
$abc$11169$li383_li383.in[4] (.names at (37,16))                            0.000     6.288
| (primitive '.names' combinational delay)                                  0.170     6.458
$abc$11169$li383_li383.out[0] (.names at (37,16))                           0.000     6.458
| (intra 'clb' routing)                                                     0.149     6.607
| (inter-block routing)                                                     0.284     6.891
| (intra 'clb' routing)                                                     0.428     7.319
$abc$11169$lo383.D[0] (dffsre at (35,18))                                   0.000     7.319
data arrival time                                                                     7.319

clock clock0 (rise edge)                                                    6.800     6.800
clock source latency                                                        0.000     6.800
clock0.inpad[0] (.input at (6,0))                                           0.000     6.800
| (intra 'io' routing)                                                      0.099     6.899
| (inter-block routing)                                                     0.000     6.899
| (intra 'clb' routing)                                                     2.000     8.899
$abc$11169$lo383.C[0] (dffsre at (35,18))                                   0.000     8.899
clock uncertainty                                                           0.000     8.899
cell setup time                                                            -0.063     8.836
data required time                                                                    8.836
-------------------------------------------------------------------------------------------
data required time                                                                    8.836
data arrival time                                                                    -7.319
-------------------------------------------------------------------------------------------
slack (MET)                                                                           1.517


#Path 2
Startpoint: $abc$10667$lo165.Q[0] (dffsre at (37,15) clocked by clock0)
Endpoint  : $abc$11169$lo384.D[0] (dffsre at (34,17) clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                    0.000     0.000
clock source latency                                                        0.000     0.000
clock0.inpad[0] (.input at (6,0))                                           0.000     0.000
| (intra 'io' routing)                                                      0.099     0.099
| (inter-block routing)                                                     0.000     0.099
| (intra 'clb' routing)                                                     2.000     2.099
$abc$10667$lo165.C[0] (dffsre at (37,15))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                              0.709     2.809
$abc$10667$lo165.Q[0] (dffsre at (37,15)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                                     0.142     2.951
| (inter-block routing)                                                     0.272     3.223
| (intra 'clb' routing)                                                     0.208     3.431
$abc$24103$new_new_n967__.in[1] (.names at (37,15))                         0.000     3.431
| (primitive '.names' combinational delay)                                  0.320     3.751
$abc$24103$new_new_n967__.out[0] (.names at (37,15))                        0.000     3.751
| (intra 'clb' routing)                                                     0.149     3.899
| (inter-block routing)                                                     0.404     4.303
| (intra 'clb' routing)                                                     0.208     4.511
$abc$24103$new_new_n968__.in[0] (.names at (38,18))                        -0.000     4.511
| (primitive '.names' combinational delay)                                  0.170     4.681
$abc$24103$new_new_n968__.out[0] (.names at (38,18))                        0.000     4.681
| (intra 'clb' routing)                                                     0.149     4.830
| (inter-block routing)                                                     0.284     5.113
| (intra 'clb' routing)                                                     0.208     5.321
$abc$24103$new_new_n1042__.in[0] (.names at (38,17))                        0.000     5.321
| (primitive '.names' combinational delay)                                  0.260     5.581
$abc$24103$new_new_n1042__.out[0] (.names at (38,17))                       0.000     5.581
| (intra 'clb' routing)                                                     0.363     5.944
$abc$11169$li384_li384.in[5] (.names at (38,17))                            0.000     5.944
| (primitive '.names' combinational delay)                                  0.320     6.264
$abc$11169$li384_li384.out[0] (.names at (38,17))                           0.000     6.264
| (intra 'clb' routing)                                                     0.149     6.412
| (inter-block routing)                                                     0.404     6.816
| (intra 'clb' routing)                                                     0.428     7.244
$abc$11169$lo384.D[0] (dffsre at (34,17))                                   0.000     7.244
data arrival time                                                                     7.244

clock clock0 (rise edge)                                                    6.800     6.800
clock source latency                                                        0.000     6.800
clock0.inpad[0] (.input at (6,0))                                           0.000     6.800
| (intra 'io' routing)                                                      0.099     6.899
| (inter-block routing)                                                     0.000     6.899
| (intra 'clb' routing)                                                     2.000     8.899
$abc$11169$lo384.C[0] (dffsre at (34,17))                                   0.000     8.899
clock uncertainty                                                           0.000     8.899
cell setup time                                                            -0.063     8.836
data required time                                                                    8.836
-------------------------------------------------------------------------------------------
data required time                                                                    8.836
data arrival time                                                                    -7.244
-------------------------------------------------------------------------------------------
slack (MET)                                                                           1.592


#Path 3
Startpoint: $abc$10667$lo034.Q[0] (dffsre at (40,16) clocked by clock0)
Endpoint  : $abc$11169$lo385.D[0] (dffsre at (34,18) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                     0.099     0.099
| (inter-block routing)                                                    0.000     0.099
| (intra 'clb' routing)                                                    2.000     2.099
$abc$10667$lo034.C[0] (dffsre at (40,16))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                             0.709     2.809
$abc$10667$lo034.Q[0] (dffsre at (40,16)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                                    0.142     2.951
| (inter-block routing)                                                    0.512     3.463
| (intra 'clb' routing)                                                    0.208     3.671
$abc$24103$new_new_n964__.in[1] (.names at (37,14))                        0.000     3.671
| (primitive '.names' combinational delay)                                 0.120     3.791
$abc$24103$new_new_n964__.out[0] (.names at (37,14))                       0.000     3.791
| (intra 'clb' routing)                                                    0.149     3.939
| (inter-block routing)                                                    0.272     4.211
| (intra 'clb' routing)                                                    0.208     4.419
$abc$24103$new_new_n965__.in[0] (.names at (37,14))                        0.000     4.419
| (primitive '.names' combinational delay)                                 0.220     4.639
$abc$24103$new_new_n965__.out[0] (.names at (37,14))                       0.000     4.639
| (intra 'clb' routing)                                                    0.149     4.788
| (inter-block routing)                                                    0.500     5.288
| (intra 'clb' routing)                                                    0.208     5.496
$abc$11169$li381_li381.in[4] (.names at (40,15))                           0.000     5.496
| (primitive '.names' combinational delay)                                 0.070     5.566
$abc$11169$li381_li381.out[0] (.names at (40,15))                          0.000     5.566
| (intra 'clb' routing)                                                    0.149     5.714
| (inter-block routing)                                                    0.284     5.998
| (intra 'clb' routing)                                                    0.208     6.206
$abc$11169$li385_li385.in[2] (.names at (38,18))                           0.000     6.206
| (primitive '.names' combinational delay)                                 0.070     6.276
$abc$11169$li385_li385.out[0] (.names at (38,18))                          0.000     6.276
| (intra 'clb' routing)                                                    0.149     6.425
| (inter-block routing)                                                    0.404     6.829
| (intra 'clb' routing)                                                    0.378     7.207
$abc$11169$lo385.D[0] (dffsre at (34,18))                                  0.000     7.207
data arrival time                                                                    7.207

clock clock0 (rise edge)                                                   6.800     6.800
clock source latency                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                          0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing)                                                    0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
$abc$11169$lo385.C[0] (dffsre at (34,18))                                  0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -7.207
------------------------------------------------------------------------------------------
slack (MET)                                                                          1.629


#Path 4
Startpoint: u_gng_interp.c0_r5[0].Q[0] (dffsre at (29,21) clocked by clock0)
Endpoint  : $abc$11169$li331_li331.D[0] (dffsre at (26,21) clocked by clock0)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                  0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing)                                                                            0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
u_gng_interp.c0_r5[0].C[0] (dffsre at (29,21))                                                     0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
u_gng_interp.c0_r5[0].Q[0] (dffsre at (29,21)) [clock-to-output]                                   0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (inter-block routing)                                                                            0.272     3.223
| (intra 'clb' routing)                                                                            0.388     3.611
$auto$alumacc.cc:485:replace_alu$952.C[1].g[0] (adder_carry at (29,21))                            0.000     3.611
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.661
$auto$alumacc.cc:485:replace_alu$952.C[1].cout[0] (adder_carry at (29,21))                         0.000     3.661
| (intra 'clb' routing)                                                                            0.052     3.712
$auto$alumacc.cc:485:replace_alu$952.C[2].cin[0] (adder_carry at (29,21))                          0.000     3.712
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.762
$auto$alumacc.cc:485:replace_alu$952.C[2].cout[0] (adder_carry at (29,21))                         0.000     3.762
| (intra 'clb' routing)                                                                            0.052     3.814
$auto$alumacc.cc:485:replace_alu$952.C[3].cin[0] (adder_carry at (29,21))                          0.000     3.814
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.864
$auto$alumacc.cc:485:replace_alu$952.C[3].cout[0] (adder_carry at (29,21))                         0.000     3.864
| (intra 'clb' routing)                                                                            0.052     3.915
$auto$alumacc.cc:485:replace_alu$952.C[4].cin[0] (adder_carry at (29,21))                          0.000     3.915
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.965
$auto$alumacc.cc:485:replace_alu$952.C[4].cout[0] (adder_carry at (29,21))                         0.000     3.965
| (intra 'clb' routing)                                                                            0.052     4.017
$auto$alumacc.cc:485:replace_alu$952.C[5].cin[0] (adder_carry at (29,21))                          0.000     4.017
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.067
$auto$alumacc.cc:485:replace_alu$952.C[5].cout[0] (adder_carry at (29,21))                         0.000     4.067
| (intra 'clb' routing)                                                                            0.052     4.118
$auto$alumacc.cc:485:replace_alu$952.C[6].cin[0] (adder_carry at (29,21))                          0.000     4.118
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.168
$auto$alumacc.cc:485:replace_alu$952.C[6].cout[0] (adder_carry at (29,21))                         0.000     4.168
| (intra 'clb' routing)                                                                            0.052     4.220
$auto$alumacc.cc:485:replace_alu$952.C[7].cin[0] (adder_carry at (29,21))                          0.000     4.220
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.270
$auto$alumacc.cc:485:replace_alu$952.C[7].sumout[0] (adder_carry at (29,21))                       0.000     4.270
| (intra 'clb' routing)                                                                            0.248     4.518
| (inter-block routing)                                                                            0.284     4.802
| (intra 'clb' routing)                                                                            0.208     5.010
$abc$24103$new_new_n901__.in[1] (.names at (26,21))                                                0.000     5.010
| (primitive '.names' combinational delay)                                                         0.260     5.270
$abc$24103$new_new_n901__.out[0] (.names at (26,21))                                               0.000     5.270
| (intra 'clb' routing)                                                                            0.363     5.632
$abc$24103$new_new_n907__.in[0] (.names at (26,21))                                                0.000     5.632
| (primitive '.names' combinational delay)                                                         0.320     5.952
$abc$24103$new_new_n907__.out[0] (.names at (26,21))                                               0.000     5.952
| (intra 'clb' routing)                                                                            0.363     6.315
$abc$24103$new_new_n911__.in[0] (.names at (26,21))                                                0.000     6.315
| (primitive '.names' combinational delay)                                                         0.220     6.535
$abc$24103$new_new_n911__.out[0] (.names at (26,21))                                               0.000     6.535
| (intra 'clb' routing)                                                                            0.363     6.898
$abc$11169$li330_li330.in[2] (.names at (26,21))                                                   0.000     6.898
| (primitive '.names' combinational delay)                                                         0.280     7.178
$abc$11169$li330_li330.out[0] (.names at (26,21))                                                  0.000     7.178
| (intra 'clb' routing)                                                                            0.000     7.178
$abc$11169$li331_li331.D[0] (dffsre at (26,21))                                                    0.000     7.178
data arrival time                                                                                            7.178

clock clock0 (rise edge)                                                                           6.800     6.800
clock source latency                                                                               0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                  0.000     6.800
| (intra 'io' routing)                                                                             0.099     6.899
| (inter-block routing)                                                                            0.000     6.899
| (intra 'clb' routing)                                                                            2.000     8.899
$abc$11169$li331_li331.C[0] (dffsre at (26,21))                                                    0.000     8.899
clock uncertainty                                                                                  0.000     8.899
cell setup time                                                                                   -0.063     8.836
data required time                                                                                           8.836
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           8.836
data arrival time                                                                                           -7.178
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  1.658


#Path 5
Startpoint: u_gng_interp.c0_r5[0].Q[0] (dffsre at (29,21) clocked by clock0)
Endpoint  : $abc$11169$li329_li329.D[0] (dffsre at (26,21) clocked by clock0)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                  0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing)                                                                            0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
u_gng_interp.c0_r5[0].C[0] (dffsre at (29,21))                                                     0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
u_gng_interp.c0_r5[0].Q[0] (dffsre at (29,21)) [clock-to-output]                                   0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (inter-block routing)                                                                            0.272     3.223
| (intra 'clb' routing)                                                                            0.388     3.611
$auto$alumacc.cc:485:replace_alu$952.C[1].g[0] (adder_carry at (29,21))                            0.000     3.611
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.661
$auto$alumacc.cc:485:replace_alu$952.C[1].cout[0] (adder_carry at (29,21))                         0.000     3.661
| (intra 'clb' routing)                                                                            0.052     3.712
$auto$alumacc.cc:485:replace_alu$952.C[2].cin[0] (adder_carry at (29,21))                          0.000     3.712
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.762
$auto$alumacc.cc:485:replace_alu$952.C[2].cout[0] (adder_carry at (29,21))                         0.000     3.762
| (intra 'clb' routing)                                                                            0.052     3.814
$auto$alumacc.cc:485:replace_alu$952.C[3].cin[0] (adder_carry at (29,21))                          0.000     3.814
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.864
$auto$alumacc.cc:485:replace_alu$952.C[3].cout[0] (adder_carry at (29,21))                         0.000     3.864
| (intra 'clb' routing)                                                                            0.052     3.915
$auto$alumacc.cc:485:replace_alu$952.C[4].cin[0] (adder_carry at (29,21))                          0.000     3.915
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.965
$auto$alumacc.cc:485:replace_alu$952.C[4].cout[0] (adder_carry at (29,21))                         0.000     3.965
| (intra 'clb' routing)                                                                            0.052     4.017
$auto$alumacc.cc:485:replace_alu$952.C[5].cin[0] (adder_carry at (29,21))                          0.000     4.017
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.067
$auto$alumacc.cc:485:replace_alu$952.C[5].cout[0] (adder_carry at (29,21))                         0.000     4.067
| (intra 'clb' routing)                                                                            0.052     4.118
$auto$alumacc.cc:485:replace_alu$952.C[6].cin[0] (adder_carry at (29,21))                          0.000     4.118
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.168
$auto$alumacc.cc:485:replace_alu$952.C[6].cout[0] (adder_carry at (29,21))                         0.000     4.168
| (intra 'clb' routing)                                                                            0.052     4.220
$auto$alumacc.cc:485:replace_alu$952.C[7].cin[0] (adder_carry at (29,21))                          0.000     4.220
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.270
$auto$alumacc.cc:485:replace_alu$952.C[7].sumout[0] (adder_carry at (29,21))                       0.000     4.270
| (intra 'clb' routing)                                                                            0.248     4.518
| (inter-block routing)                                                                            0.284     4.802
| (intra 'clb' routing)                                                                            0.208     5.010
$abc$24103$new_new_n901__.in[1] (.names at (26,21))                                                0.000     5.010
| (primitive '.names' combinational delay)                                                         0.260     5.270
$abc$24103$new_new_n901__.out[0] (.names at (26,21))                                               0.000     5.270
| (intra 'clb' routing)                                                                            0.363     5.632
$abc$24103$new_new_n907__.in[0] (.names at (26,21))                                                0.000     5.632
| (primitive '.names' combinational delay)                                                         0.320     5.952
$abc$24103$new_new_n907__.out[0] (.names at (26,21))                                               0.000     5.952
| (intra 'clb' routing)                                                                            0.363     6.315
$abc$24103$new_new_n911__.in[0] (.names at (26,21))                                                0.000     6.315
| (primitive '.names' combinational delay)                                                         0.220     6.535
$abc$24103$new_new_n911__.out[0] (.names at (26,21))                                               0.000     6.535
| (intra 'clb' routing)                                                                            0.363     6.898
$abc$11169$li328_li328.in[0] (.names at (26,21))                                                   0.000     6.898
| (primitive '.names' combinational delay)                                                         0.280     7.178
$abc$11169$li328_li328.out[0] (.names at (26,21))                                                  0.000     7.178
| (intra 'clb' routing)                                                                            0.000     7.178
$abc$11169$li329_li329.D[0] (dffsre at (26,21))                                                    0.000     7.178
data arrival time                                                                                            7.178

clock clock0 (rise edge)                                                                           6.800     6.800
clock source latency                                                                               0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                  0.000     6.800
| (intra 'io' routing)                                                                             0.099     6.899
| (inter-block routing)                                                                            0.000     6.899
| (intra 'clb' routing)                                                                            2.000     8.899
$abc$11169$li329_li329.C[0] (dffsre at (26,21))                                                    0.000     8.899
clock uncertainty                                                                                  0.000     8.899
cell setup time                                                                                   -0.063     8.836
data required time                                                                                           8.836
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           8.836
data arrival time                                                                                           -7.178
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  1.658


#Path 6
Startpoint: valid_out.Q[0] (dffsre at (32,16) clocked by clock0)
Endpoint  : out:valid_out.outpad[0] (.output at (22,0) clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input at (6,0))                                 0.000     0.000
| (intra 'io' routing)                                            0.099     0.099
| (inter-block routing)                                           0.000     0.099
| (intra 'clb' routing)                                           2.000     2.099
valid_out.C[0] (dffsre at (32,16))                                0.000     2.099
| (primitive 'dffsre' Tcq_max)                                    0.709     2.809
valid_out.Q[0] (dffsre at (32,16)) [clock-to-output]              0.000     2.809
| (intra 'clb' routing)                                           0.142     2.951
| (inter-block routing)                                           1.004     3.955
| (intra 'io' routing)                                            0.118     4.072
out:valid_out.outpad[0] (.output at (22,0))                      -0.000     4.072
data arrival time                                                           4.072

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock uncertainty                                                 0.000     6.800
output external delay                                            -1.000     5.800
data required time                                                          5.800
---------------------------------------------------------------------------------
data required time                                                          5.800
data arrival time                                                          -4.072
---------------------------------------------------------------------------------
slack (MET)                                                                 1.728


#Path 7
Startpoint: data_out[2].Q[0] (dffsre at (23,11) clocked by clock0)
Endpoint  : out:data_out[2].outpad[0] (.output at (14,0) clocked by clock0)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clock0 (rise edge)                                            0.000     0.000
clock source latency                                                0.000     0.000
clock0.inpad[0] (.input at (6,0))                                   0.000     0.000
| (intra 'io' routing)                                              0.099     0.099
| (inter-block routing)                                             0.000     0.099
| (intra 'clb' routing)                                             2.000     2.099
data_out[2].C[0] (dffsre at (23,11))                                0.000     2.099
| (primitive 'dffsre' Tcq_max)                                      0.709     2.809
data_out[2].Q[0] (dffsre at (23,11)) [clock-to-output]              0.000     2.809
| (intra 'clb' routing)                                             0.142     2.951
| (inter-block routing)                                             0.884     3.835
| (intra 'io' routing)                                              0.118     3.952
out:data_out[2].outpad[0] (.output at (14,0))                      -0.000     3.952
data arrival time                                                             3.952

clock clock0 (rise edge)                                            6.800     6.800
clock source latency                                                0.000     6.800
clock uncertainty                                                   0.000     6.800
output external delay                                              -1.000     5.800
data required time                                                            5.800
-----------------------------------------------------------------------------------
data required time                                                            5.800
data arrival time                                                            -3.952
-----------------------------------------------------------------------------------
slack (MET)                                                                   1.848


#Path 8
Startpoint: data_out[1].Q[0] (dffsre at (23,11) clocked by clock0)
Endpoint  : out:data_out[1].outpad[0] (.output at (14,0) clocked by clock0)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clock0 (rise edge)                                            0.000     0.000
clock source latency                                                0.000     0.000
clock0.inpad[0] (.input at (6,0))                                   0.000     0.000
| (intra 'io' routing)                                              0.099     0.099
| (inter-block routing)                                             0.000     0.099
| (intra 'clb' routing)                                             2.000     2.099
data_out[1].C[0] (dffsre at (23,11))                                0.000     2.099
| (primitive 'dffsre' Tcq_max)                                      0.709     2.809
data_out[1].Q[0] (dffsre at (23,11)) [clock-to-output]              0.000     2.809
| (intra 'clb' routing)                                             0.142     2.951
| (inter-block routing)                                             0.884     3.835
| (intra 'io' routing)                                              0.118     3.952
out:data_out[1].outpad[0] (.output at (14,0))                      -0.000     3.952
data arrival time                                                             3.952

clock clock0 (rise edge)                                            6.800     6.800
clock source latency                                                0.000     6.800
clock uncertainty                                                   0.000     6.800
output external delay                                              -1.000     5.800
data required time                                                            5.800
-----------------------------------------------------------------------------------
data required time                                                            5.800
data arrival time                                                            -3.952
-----------------------------------------------------------------------------------
slack (MET)                                                                   1.848


#Path 9
Startpoint: data_out[8].Q[0] (dffsre at (23,13) clocked by clock0)
Endpoint  : out:data_out[8].outpad[0] (.output at (17,0) clocked by clock0)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clock0 (rise edge)                                            0.000     0.000
clock source latency                                                0.000     0.000
clock0.inpad[0] (.input at (6,0))                                   0.000     0.000
| (intra 'io' routing)                                              0.099     0.099
| (inter-block routing)                                             0.000     0.099
| (intra 'clb' routing)                                             2.000     2.099
data_out[8].C[0] (dffsre at (23,13))                                0.000     2.099
| (primitive 'dffsre' Tcq_max)                                      0.709     2.809
data_out[8].Q[0] (dffsre at (23,13)) [clock-to-output]              0.000     2.809
| (intra 'clb' routing)                                             0.142     2.951
| (inter-block routing)                                             0.872     3.823
| (intra 'io' routing)                                              0.118     3.940
out:data_out[8].outpad[0] (.output at (17,0))                       0.000     3.940
data arrival time                                                             3.940

clock clock0 (rise edge)                                            6.800     6.800
clock source latency                                                0.000     6.800
clock uncertainty                                                   0.000     6.800
output external delay                                              -1.000     5.800
data required time                                                            5.800
-----------------------------------------------------------------------------------
data required time                                                            5.800
data arrival time                                                            -3.940
-----------------------------------------------------------------------------------
slack (MET)                                                                   1.860


#Path 10
Startpoint: data_out[7].Q[0] (dffsre at (23,13) clocked by clock0)
Endpoint  : out:data_out[7].outpad[0] (.output at (17,0) clocked by clock0)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clock0 (rise edge)                                            0.000     0.000
clock source latency                                                0.000     0.000
clock0.inpad[0] (.input at (6,0))                                   0.000     0.000
| (intra 'io' routing)                                              0.099     0.099
| (inter-block routing)                                             0.000     0.099
| (intra 'clb' routing)                                             2.000     2.099
data_out[7].C[0] (dffsre at (23,13))                                0.000     2.099
| (primitive 'dffsre' Tcq_max)                                      0.709     2.809
data_out[7].Q[0] (dffsre at (23,13)) [clock-to-output]              0.000     2.809
| (intra 'clb' routing)                                             0.142     2.951
| (inter-block routing)                                             0.872     3.823
| (intra 'io' routing)                                              0.118     3.940
out:data_out[7].outpad[0] (.output at (17,0))                       0.000     3.940
data arrival time                                                             3.940

clock clock0 (rise edge)                                            6.800     6.800
clock source latency                                                0.000     6.800
clock uncertainty                                                   0.000     6.800
output external delay                                              -1.000     5.800
data required time                                                            5.800
-----------------------------------------------------------------------------------
data required time                                                            5.800
data arrival time                                                            -3.940
-----------------------------------------------------------------------------------
slack (MET)                                                                   1.860


#Path 11
Startpoint: data_out[3].Q[0] (dffsre at (23,11) clocked by clock0)
Endpoint  : out:data_out[3].outpad[0] (.output at (15,0) clocked by clock0)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clock0 (rise edge)                                            0.000     0.000
clock source latency                                                0.000     0.000
clock0.inpad[0] (.input at (6,0))                                   0.000     0.000
| (intra 'io' routing)                                              0.099     0.099
| (inter-block routing)                                             0.000     0.099
| (intra 'clb' routing)                                             2.000     2.099
data_out[3].C[0] (dffsre at (23,11))                                0.000     2.099
| (primitive 'dffsre' Tcq_max)                                      0.709     2.809
data_out[3].Q[0] (dffsre at (23,11)) [clock-to-output]              0.000     2.809
| (intra 'clb' routing)                                             0.142     2.951
| (inter-block routing)                                             0.764     3.715
| (intra 'io' routing)                                              0.118     3.832
out:data_out[3].outpad[0] (.output at (15,0))                       0.000     3.832
data arrival time                                                             3.832

clock clock0 (rise edge)                                            6.800     6.800
clock source latency                                                0.000     6.800
clock uncertainty                                                   0.000     6.800
output external delay                                              -1.000     5.800
data required time                                                            5.800
-----------------------------------------------------------------------------------
data required time                                                            5.800
data arrival time                                                            -3.832
-----------------------------------------------------------------------------------
slack (MET)                                                                   1.968


#Path 12
Startpoint: data_out[5].Q[0] (dffsre at (23,11) clocked by clock0)
Endpoint  : out:data_out[5].outpad[0] (.output at (16,0) clocked by clock0)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clock0 (rise edge)                                            0.000     0.000
clock source latency                                                0.000     0.000
clock0.inpad[0] (.input at (6,0))                                   0.000     0.000
| (intra 'io' routing)                                              0.099     0.099
| (inter-block routing)                                             0.000     0.099
| (intra 'clb' routing)                                             2.000     2.099
data_out[5].C[0] (dffsre at (23,11))                                0.000     2.099
| (primitive 'dffsre' Tcq_max)                                      0.709     2.809
data_out[5].Q[0] (dffsre at (23,11)) [clock-to-output]              0.000     2.809
| (intra 'clb' routing)                                             0.142     2.951
| (inter-block routing)                                             0.764     3.715
| (intra 'io' routing)                                              0.118     3.832
out:data_out[5].outpad[0] (.output at (16,0))                       0.000     3.832
data arrival time                                                             3.832

clock clock0 (rise edge)                                            6.800     6.800
clock source latency                                                0.000     6.800
clock uncertainty                                                   0.000     6.800
output external delay                                              -1.000     5.800
data required time                                                            5.800
-----------------------------------------------------------------------------------
data required time                                                            5.800
data arrival time                                                            -3.832
-----------------------------------------------------------------------------------
slack (MET)                                                                   1.968


#Path 13
Startpoint: data_out[0].Q[0] (dffsre at (23,11) clocked by clock0)
Endpoint  : out:data_out[0].outpad[0] (.output at (13,0) clocked by clock0)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clock0 (rise edge)                                            0.000     0.000
clock source latency                                                0.000     0.000
clock0.inpad[0] (.input at (6,0))                                   0.000     0.000
| (intra 'io' routing)                                              0.099     0.099
| (inter-block routing)                                             0.000     0.099
| (intra 'clb' routing)                                             2.000     2.099
data_out[0].C[0] (dffsre at (23,11))                                0.000     2.099
| (primitive 'dffsre' Tcq_max)                                      0.709     2.809
data_out[0].Q[0] (dffsre at (23,11)) [clock-to-output]              0.000     2.809
| (intra 'clb' routing)                                             0.142     2.951
| (inter-block routing)                                             0.764     3.715
| (intra 'io' routing)                                              0.118     3.832
out:data_out[0].outpad[0] (.output at (13,0))                       0.000     3.832
data arrival time                                                             3.832

clock clock0 (rise edge)                                            6.800     6.800
clock source latency                                                0.000     6.800
clock uncertainty                                                   0.000     6.800
output external delay                                              -1.000     5.800
data required time                                                            5.800
-----------------------------------------------------------------------------------
data required time                                                            5.800
data arrival time                                                            -3.832
-----------------------------------------------------------------------------------
slack (MET)                                                                   1.968


#Path 14
Startpoint: data_out[4].Q[0] (dffsre at (23,11) clocked by clock0)
Endpoint  : out:data_out[4].outpad[0] (.output at (15,0) clocked by clock0)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clock0 (rise edge)                                            0.000     0.000
clock source latency                                                0.000     0.000
clock0.inpad[0] (.input at (6,0))                                   0.000     0.000
| (intra 'io' routing)                                              0.099     0.099
| (inter-block routing)                                             0.000     0.099
| (intra 'clb' routing)                                             2.000     2.099
data_out[4].C[0] (dffsre at (23,11))                                0.000     2.099
| (primitive 'dffsre' Tcq_max)                                      0.709     2.809
data_out[4].Q[0] (dffsre at (23,11)) [clock-to-output]              0.000     2.809
| (intra 'clb' routing)                                             0.142     2.951
| (inter-block routing)                                             0.764     3.715
| (intra 'io' routing)                                              0.118     3.832
out:data_out[4].outpad[0] (.output at (15,0))                       0.000     3.832
data arrival time                                                             3.832

clock clock0 (rise edge)                                            6.800     6.800
clock source latency                                                0.000     6.800
clock uncertainty                                                   0.000     6.800
output external delay                                              -1.000     5.800
data required time                                                            5.800
-----------------------------------------------------------------------------------
data required time                                                            5.800
data arrival time                                                            -3.832
-----------------------------------------------------------------------------------
slack (MET)                                                                   1.968


#Path 15
Startpoint: data_out[6].Q[0] (dffsre at (23,13) clocked by clock0)
Endpoint  : out:data_out[6].outpad[0] (.output at (16,0) clocked by clock0)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clock0 (rise edge)                                            0.000     0.000
clock source latency                                                0.000     0.000
clock0.inpad[0] (.input at (6,0))                                   0.000     0.000
| (intra 'io' routing)                                              0.099     0.099
| (inter-block routing)                                             0.000     0.099
| (intra 'clb' routing)                                             2.000     2.099
data_out[6].C[0] (dffsre at (23,13))                                0.000     2.099
| (primitive 'dffsre' Tcq_max)                                      0.709     2.809
data_out[6].Q[0] (dffsre at (23,13)) [clock-to-output]              0.000     2.809
| (intra 'clb' routing)                                             0.142     2.951
| (inter-block routing)                                             0.764     3.715
| (intra 'io' routing)                                              0.118     3.832
out:data_out[6].outpad[0] (.output at (16,0))                       0.000     3.832
data arrival time                                                             3.832

clock clock0 (rise edge)                                            6.800     6.800
clock source latency                                                0.000     6.800
clock uncertainty                                                   0.000     6.800
output external delay                                              -1.000     5.800
data required time                                                            5.800
-----------------------------------------------------------------------------------
data required time                                                            5.800
data arrival time                                                            -3.832
-----------------------------------------------------------------------------------
slack (MET)                                                                   1.968


#Path 16
Startpoint: data_out[10].Q[0] (dffsre at (23,12) clocked by clock0)
Endpoint  : out:data_out[10].outpad[0] (.output at (18,0) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
data_out[10].C[0] (dffsre at (23,12))                                0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
data_out[10].Q[0] (dffsre at (23,12)) [clock-to-output]              0.000     2.809
| (intra 'clb' routing)                                              0.142     2.951
| (inter-block routing)                                              0.752     3.703
| (intra 'io' routing)                                               0.118     3.820
out:data_out[10].outpad[0] (.output at (18,0))                       0.000     3.820
data arrival time                                                              3.820

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -3.820
------------------------------------------------------------------------------------
slack (MET)                                                                    1.980


#Path 17
Startpoint: data_out[13].Q[0] (dffsre at (23,12) clocked by clock0)
Endpoint  : out:data_out[13].outpad[0] (.output at (20,0) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
data_out[13].C[0] (dffsre at (23,12))                                0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
data_out[13].Q[0] (dffsre at (23,12)) [clock-to-output]              0.000     2.809
| (intra 'clb' routing)                                              0.142     2.951
| (inter-block routing)                                              0.752     3.703
| (intra 'io' routing)                                               0.118     3.820
out:data_out[13].outpad[0] (.output at (20,0))                       0.000     3.820
data arrival time                                                              3.820

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -3.820
------------------------------------------------------------------------------------
slack (MET)                                                                    1.980


#Path 18
Startpoint: data_out[9].Q[0] (dffsre at (23,12) clocked by clock0)
Endpoint  : out:data_out[9].outpad[0] (.output at (18,0) clocked by clock0)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clock0 (rise edge)                                            0.000     0.000
clock source latency                                                0.000     0.000
clock0.inpad[0] (.input at (6,0))                                   0.000     0.000
| (intra 'io' routing)                                              0.099     0.099
| (inter-block routing)                                             0.000     0.099
| (intra 'clb' routing)                                             2.000     2.099
data_out[9].C[0] (dffsre at (23,12))                                0.000     2.099
| (primitive 'dffsre' Tcq_max)                                      0.709     2.809
data_out[9].Q[0] (dffsre at (23,12)) [clock-to-output]              0.000     2.809
| (intra 'clb' routing)                                             0.142     2.951
| (inter-block routing)                                             0.752     3.703
| (intra 'io' routing)                                              0.118     3.820
out:data_out[9].outpad[0] (.output at (18,0))                       0.000     3.820
data arrival time                                                             3.820

clock clock0 (rise edge)                                            6.800     6.800
clock source latency                                                0.000     6.800
clock uncertainty                                                   0.000     6.800
output external delay                                              -1.000     5.800
data required time                                                            5.800
-----------------------------------------------------------------------------------
data required time                                                            5.800
data arrival time                                                            -3.820
-----------------------------------------------------------------------------------
slack (MET)                                                                   1.980


#Path 19
Startpoint: data_out[14].Q[0] (dffsre at (23,13) clocked by clock0)
Endpoint  : out:data_out[14].outpad[0] (.output at (21,0) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
data_out[14].C[0] (dffsre at (23,13))                                0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
data_out[14].Q[0] (dffsre at (23,13)) [clock-to-output]              0.000     2.809
| (intra 'clb' routing)                                              0.142     2.951
| (inter-block routing)                                              0.644     3.595
| (intra 'io' routing)                                               0.118     3.712
out:data_out[14].outpad[0] (.output at (21,0))                       0.000     3.712
data arrival time                                                              3.712

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -3.712
------------------------------------------------------------------------------------
slack (MET)                                                                    2.088


#Path 20
Startpoint: data_out[15].Q[0] (dffsre at (23,12) clocked by clock0)
Endpoint  : out:data_out[15].outpad[0] (.output at (21,0) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
data_out[15].C[0] (dffsre at (23,12))                                0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
data_out[15].Q[0] (dffsre at (23,12)) [clock-to-output]              0.000     2.809
| (intra 'clb' routing)                                              0.142     2.951
| (inter-block routing)                                              0.644     3.595
| (intra 'io' routing)                                               0.118     3.712
out:data_out[15].outpad[0] (.output at (21,0))                       0.000     3.712
data arrival time                                                              3.712

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -3.712
------------------------------------------------------------------------------------
slack (MET)                                                                    2.088


#Path 21
Startpoint: data_out[12].Q[0] (dffsre at (23,12) clocked by clock0)
Endpoint  : out:data_out[12].outpad[0] (.output at (19,0) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
data_out[12].C[0] (dffsre at (23,12))                                0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
data_out[12].Q[0] (dffsre at (23,12)) [clock-to-output]              0.000     2.809
| (intra 'clb' routing)                                              0.142     2.951
| (inter-block routing)                                              0.644     3.595
| (intra 'io' routing)                                               0.118     3.712
out:data_out[12].outpad[0] (.output at (19,0))                       0.000     3.712
data arrival time                                                              3.712

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -3.712
------------------------------------------------------------------------------------
slack (MET)                                                                    2.088


#Path 22
Startpoint: data_out[11].Q[0] (dffsre at (23,12) clocked by clock0)
Endpoint  : out:data_out[11].outpad[0] (.output at (19,0) clocked by clock0)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clock0 (rise edge)                                             0.000     0.000
clock source latency                                                 0.000     0.000
clock0.inpad[0] (.input at (6,0))                                    0.000     0.000
| (intra 'io' routing)                                               0.099     0.099
| (inter-block routing)                                              0.000     0.099
| (intra 'clb' routing)                                              2.000     2.099
data_out[11].C[0] (dffsre at (23,12))                                0.000     2.099
| (primitive 'dffsre' Tcq_max)                                       0.709     2.809
data_out[11].Q[0] (dffsre at (23,12)) [clock-to-output]              0.000     2.809
| (intra 'clb' routing)                                              0.142     2.951
| (inter-block routing)                                              0.644     3.595
| (intra 'io' routing)                                               0.118     3.712
out:data_out[11].outpad[0] (.output at (19,0))                       0.000     3.712
data arrival time                                                              3.712

clock clock0 (rise edge)                                             6.800     6.800
clock source latency                                                 0.000     6.800
clock uncertainty                                                    0.000     6.800
output external delay                                               -1.000     5.800
data required time                                                             5.800
------------------------------------------------------------------------------------
data required time                                                             5.800
data arrival time                                                             -3.712
------------------------------------------------------------------------------------
slack (MET)                                                                    2.088


#Path 23
Startpoint: u_gng_interp.c0_r5[0].Q[0] (dffsre at (29,21) clocked by clock0)
Endpoint  : $abc$11169$li327_li327.D[0] (dffsre at (26,21) clocked by clock0)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                  0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing)                                                                            0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
u_gng_interp.c0_r5[0].C[0] (dffsre at (29,21))                                                     0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
u_gng_interp.c0_r5[0].Q[0] (dffsre at (29,21)) [clock-to-output]                                   0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (inter-block routing)                                                                            0.272     3.223
| (intra 'clb' routing)                                                                            0.388     3.611
$auto$alumacc.cc:485:replace_alu$952.C[1].g[0] (adder_carry at (29,21))                            0.000     3.611
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.661
$auto$alumacc.cc:485:replace_alu$952.C[1].cout[0] (adder_carry at (29,21))                         0.000     3.661
| (intra 'clb' routing)                                                                            0.052     3.712
$auto$alumacc.cc:485:replace_alu$952.C[2].cin[0] (adder_carry at (29,21))                          0.000     3.712
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.762
$auto$alumacc.cc:485:replace_alu$952.C[2].cout[0] (adder_carry at (29,21))                         0.000     3.762
| (intra 'clb' routing)                                                                            0.052     3.814
$auto$alumacc.cc:485:replace_alu$952.C[3].cin[0] (adder_carry at (29,21))                          0.000     3.814
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.864
$auto$alumacc.cc:485:replace_alu$952.C[3].cout[0] (adder_carry at (29,21))                         0.000     3.864
| (intra 'clb' routing)                                                                            0.052     3.915
$auto$alumacc.cc:485:replace_alu$952.C[4].cin[0] (adder_carry at (29,21))                          0.000     3.915
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.965
$auto$alumacc.cc:485:replace_alu$952.C[4].cout[0] (adder_carry at (29,21))                         0.000     3.965
| (intra 'clb' routing)                                                                            0.052     4.017
$auto$alumacc.cc:485:replace_alu$952.C[5].cin[0] (adder_carry at (29,21))                          0.000     4.017
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.067
$auto$alumacc.cc:485:replace_alu$952.C[5].cout[0] (adder_carry at (29,21))                         0.000     4.067
| (intra 'clb' routing)                                                                            0.052     4.118
$auto$alumacc.cc:485:replace_alu$952.C[6].cin[0] (adder_carry at (29,21))                          0.000     4.118
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.168
$auto$alumacc.cc:485:replace_alu$952.C[6].cout[0] (adder_carry at (29,21))                         0.000     4.168
| (intra 'clb' routing)                                                                            0.052     4.220
$auto$alumacc.cc:485:replace_alu$952.C[7].cin[0] (adder_carry at (29,21))                          0.000     4.220
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.270
$auto$alumacc.cc:485:replace_alu$952.C[7].sumout[0] (adder_carry at (29,21))                       0.000     4.270
| (intra 'clb' routing)                                                                            0.248     4.518
| (inter-block routing)                                                                            0.284     4.802
| (intra 'clb' routing)                                                                            0.208     5.010
$abc$24103$new_new_n901__.in[1] (.names at (26,21))                                                0.000     5.010
| (primitive '.names' combinational delay)                                                         0.260     5.270
$abc$24103$new_new_n901__.out[0] (.names at (26,21))                                               0.000     5.270
| (intra 'clb' routing)                                                                            0.363     5.632
$abc$24103$new_new_n907__.in[0] (.names at (26,21))                                                0.000     5.632
| (primitive '.names' combinational delay)                                                         0.320     5.952
$abc$24103$new_new_n907__.out[0] (.names at (26,21))                                               0.000     5.952
| (intra 'clb' routing)                                                                            0.363     6.315
$abc$11169$li326_li326.in[1] (.names at (26,21))                                                   0.000     6.315
| (primitive '.names' combinational delay)                                                         0.220     6.535
$abc$11169$li326_li326.out[0] (.names at (26,21))                                                  0.000     6.535
| (intra 'clb' routing)                                                                            0.000     6.535
$abc$11169$li327_li327.D[0] (dffsre at (26,21))                                                    0.000     6.535
data arrival time                                                                                            6.535

clock clock0 (rise edge)                                                                           6.800     6.800
clock source latency                                                                               0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                  0.000     6.800
| (intra 'io' routing)                                                                             0.099     6.899
| (inter-block routing)                                                                            0.000     6.899
| (intra 'clb' routing)                                                                            2.000     8.899
$abc$11169$li327_li327.C[0] (dffsre at (26,21))                                                    0.000     8.899
clock uncertainty                                                                                  0.000     8.899
cell setup time                                                                                   -0.063     8.836
data required time                                                                                           8.836
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           8.836
data arrival time                                                                                           -6.535
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  2.301


#Path 24
Startpoint: u_gng_interp.c0_r5[0].Q[0] (dffsre at (29,21) clocked by clock0)
Endpoint  : $abc$11169$li323_li323.D[0] (dffsre at (26,21) clocked by clock0)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                  0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing)                                                                            0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
u_gng_interp.c0_r5[0].C[0] (dffsre at (29,21))                                                     0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
u_gng_interp.c0_r5[0].Q[0] (dffsre at (29,21)) [clock-to-output]                                   0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (inter-block routing)                                                                            0.272     3.223
| (intra 'clb' routing)                                                                            0.388     3.611
$auto$alumacc.cc:485:replace_alu$952.C[1].g[0] (adder_carry at (29,21))                            0.000     3.611
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.661
$auto$alumacc.cc:485:replace_alu$952.C[1].cout[0] (adder_carry at (29,21))                         0.000     3.661
| (intra 'clb' routing)                                                                            0.052     3.712
$auto$alumacc.cc:485:replace_alu$952.C[2].cin[0] (adder_carry at (29,21))                          0.000     3.712
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.762
$auto$alumacc.cc:485:replace_alu$952.C[2].cout[0] (adder_carry at (29,21))                         0.000     3.762
| (intra 'clb' routing)                                                                            0.052     3.814
$auto$alumacc.cc:485:replace_alu$952.C[3].cin[0] (adder_carry at (29,21))                          0.000     3.814
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.864
$auto$alumacc.cc:485:replace_alu$952.C[3].cout[0] (adder_carry at (29,21))                         0.000     3.864
| (intra 'clb' routing)                                                                            0.052     3.915
$auto$alumacc.cc:485:replace_alu$952.C[4].cin[0] (adder_carry at (29,21))                          0.000     3.915
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.965
$auto$alumacc.cc:485:replace_alu$952.C[4].cout[0] (adder_carry at (29,21))                         0.000     3.965
| (intra 'clb' routing)                                                                            0.052     4.017
$auto$alumacc.cc:485:replace_alu$952.C[5].cin[0] (adder_carry at (29,21))                          0.000     4.017
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.067
$auto$alumacc.cc:485:replace_alu$952.C[5].cout[0] (adder_carry at (29,21))                         0.000     4.067
| (intra 'clb' routing)                                                                            0.052     4.118
$auto$alumacc.cc:485:replace_alu$952.C[6].cin[0] (adder_carry at (29,21))                          0.000     4.118
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.168
$auto$alumacc.cc:485:replace_alu$952.C[6].cout[0] (adder_carry at (29,21))                         0.000     4.168
| (intra 'clb' routing)                                                                            0.052     4.220
$auto$alumacc.cc:485:replace_alu$952.C[7].cin[0] (adder_carry at (29,21))                          0.000     4.220
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.270
$auto$alumacc.cc:485:replace_alu$952.C[7].sumout[0] (adder_carry at (29,21))                       0.000     4.270
| (intra 'clb' routing)                                                                            0.248     4.518
| (inter-block routing)                                                                            0.284     4.802
| (intra 'clb' routing)                                                                            0.208     5.010
$abc$24103$new_new_n901__.in[1] (.names at (26,21))                                                0.000     5.010
| (primitive '.names' combinational delay)                                                         0.260     5.270
$abc$24103$new_new_n901__.out[0] (.names at (26,21))                                               0.000     5.270
| (intra 'clb' routing)                                                                            0.363     5.632
$abc$24103$new_new_n907__.in[0] (.names at (26,21))                                                0.000     5.632
| (primitive '.names' combinational delay)                                                         0.320     5.952
$abc$24103$new_new_n907__.out[0] (.names at (26,21))                                               0.000     5.952
| (intra 'clb' routing)                                                                            0.363     6.315
$abc$11169$li322_li322.in[0] (.names at (26,21))                                                   0.000     6.315
| (primitive '.names' combinational delay)                                                         0.220     6.535
$abc$11169$li322_li322.out[0] (.names at (26,21))                                                  0.000     6.535
| (intra 'clb' routing)                                                                            0.000     6.535
$abc$11169$li323_li323.D[0] (dffsre at (26,21))                                                    0.000     6.535
data arrival time                                                                                            6.535

clock clock0 (rise edge)                                                                           6.800     6.800
clock source latency                                                                               0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                  0.000     6.800
| (intra 'io' routing)                                                                             0.099     6.899
| (inter-block routing)                                                                            0.000     6.899
| (intra 'clb' routing)                                                                            2.000     8.899
$abc$11169$li323_li323.C[0] (dffsre at (26,21))                                                    0.000     8.899
clock uncertainty                                                                                  0.000     8.899
cell setup time                                                                                   -0.063     8.836
data required time                                                                                           8.836
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           8.836
data arrival time                                                                                           -6.535
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  2.301


#Path 25
Startpoint: u_gng_interp.c0_r5[0].Q[0] (dffsre at (29,21) clocked by clock0)
Endpoint  : $abc$11169$li325_li325.D[0] (dffsre at (26,21) clocked by clock0)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                  0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing)                                                                            0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
u_gng_interp.c0_r5[0].C[0] (dffsre at (29,21))                                                     0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
u_gng_interp.c0_r5[0].Q[0] (dffsre at (29,21)) [clock-to-output]                                   0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (inter-block routing)                                                                            0.272     3.223
| (intra 'clb' routing)                                                                            0.388     3.611
$auto$alumacc.cc:485:replace_alu$952.C[1].g[0] (adder_carry at (29,21))                            0.000     3.611
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.661
$auto$alumacc.cc:485:replace_alu$952.C[1].cout[0] (adder_carry at (29,21))                         0.000     3.661
| (intra 'clb' routing)                                                                            0.052     3.712
$auto$alumacc.cc:485:replace_alu$952.C[2].cin[0] (adder_carry at (29,21))                          0.000     3.712
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.762
$auto$alumacc.cc:485:replace_alu$952.C[2].cout[0] (adder_carry at (29,21))                         0.000     3.762
| (intra 'clb' routing)                                                                            0.052     3.814
$auto$alumacc.cc:485:replace_alu$952.C[3].cin[0] (adder_carry at (29,21))                          0.000     3.814
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.864
$auto$alumacc.cc:485:replace_alu$952.C[3].cout[0] (adder_carry at (29,21))                         0.000     3.864
| (intra 'clb' routing)                                                                            0.052     3.915
$auto$alumacc.cc:485:replace_alu$952.C[4].cin[0] (adder_carry at (29,21))                          0.000     3.915
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.965
$auto$alumacc.cc:485:replace_alu$952.C[4].cout[0] (adder_carry at (29,21))                         0.000     3.965
| (intra 'clb' routing)                                                                            0.052     4.017
$auto$alumacc.cc:485:replace_alu$952.C[5].cin[0] (adder_carry at (29,21))                          0.000     4.017
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.067
$auto$alumacc.cc:485:replace_alu$952.C[5].cout[0] (adder_carry at (29,21))                         0.000     4.067
| (intra 'clb' routing)                                                                            0.052     4.118
$auto$alumacc.cc:485:replace_alu$952.C[6].cin[0] (adder_carry at (29,21))                          0.000     4.118
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.168
$auto$alumacc.cc:485:replace_alu$952.C[6].cout[0] (adder_carry at (29,21))                         0.000     4.168
| (intra 'clb' routing)                                                                            0.052     4.220
$auto$alumacc.cc:485:replace_alu$952.C[7].cin[0] (adder_carry at (29,21))                          0.000     4.220
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.270
$auto$alumacc.cc:485:replace_alu$952.C[7].sumout[0] (adder_carry at (29,21))                       0.000     4.270
| (intra 'clb' routing)                                                                            0.248     4.518
| (inter-block routing)                                                                            0.284     4.802
| (intra 'clb' routing)                                                                            0.208     5.010
$abc$24103$new_new_n901__.in[1] (.names at (26,21))                                                0.000     5.010
| (primitive '.names' combinational delay)                                                         0.260     5.270
$abc$24103$new_new_n901__.out[0] (.names at (26,21))                                               0.000     5.270
| (intra 'clb' routing)                                                                            0.363     5.632
$abc$24103$new_new_n907__.in[0] (.names at (26,21))                                                0.000     5.632
| (primitive '.names' combinational delay)                                                         0.320     5.952
$abc$24103$new_new_n907__.out[0] (.names at (26,21))                                               0.000     5.952
| (intra 'clb' routing)                                                                            0.363     6.315
$abc$11169$li324_li324.in[1] (.names at (26,21))                                                   0.000     6.315
| (primitive '.names' combinational delay)                                                         0.220     6.535
$abc$11169$li324_li324.out[0] (.names at (26,21))                                                  0.000     6.535
| (intra 'clb' routing)                                                                            0.000     6.535
$abc$11169$li325_li325.D[0] (dffsre at (26,21))                                                    0.000     6.535
data arrival time                                                                                            6.535

clock clock0 (rise edge)                                                                           6.800     6.800
clock source latency                                                                               0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                  0.000     6.800
| (intra 'io' routing)                                                                             0.099     6.899
| (inter-block routing)                                                                            0.000     6.899
| (intra 'clb' routing)                                                                            2.000     8.899
$abc$11169$li325_li325.C[0] (dffsre at (26,21))                                                    0.000     8.899
clock uncertainty                                                                                  0.000     8.899
cell setup time                                                                                   -0.063     8.836
data required time                                                                                           8.836
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           8.836
data arrival time                                                                                           -6.535
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  2.301


#Path 26
Startpoint: $abc$10667$lo036.Q[0] (dffsre at (37,13) clocked by clock0)
Endpoint  : $abc$11169$lo378.D[0] (dffsre at (41,16) clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                    0.000     0.000
clock source latency                                                        0.000     0.000
clock0.inpad[0] (.input at (6,0))                                           0.000     0.000
| (intra 'io' routing)                                                      0.099     0.099
| (inter-block routing)                                                     0.000     0.099
| (intra 'clb' routing)                                                     2.000     2.099
$abc$10667$lo036.C[0] (dffsre at (37,13))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                              0.709     2.809
$abc$10667$lo036.Q[0] (dffsre at (37,13)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                                     0.142     2.951
| (inter-block routing)                                                     0.404     3.355
| (intra 'clb' routing)                                                     0.208     3.563
$abc$24103$new_new_n1005__.in[4] (.names at (37,16))                        0.000     3.563
| (primitive '.names' combinational delay)                                  0.160     3.723
$abc$24103$new_new_n1005__.out[0] (.names at (37,16))                       0.000     3.723
| (intra 'clb' routing)                                                     0.149     3.871
| (inter-block routing)                                                     0.284     4.155
| (intra 'clb' routing)                                                     0.208     4.363
$abc$24103$new_new_n1010__.in[3] (.names at (35,16))                        0.000     4.363
| (primitive '.names' combinational delay)                                  0.120     4.483
$abc$24103$new_new_n1010__.out[0] (.names at (35,16))                       0.000     4.483
| (intra 'clb' routing)                                                     0.149     4.632
| (inter-block routing)                                                     0.512     5.143
| (intra 'clb' routing)                                                     0.208     5.351
$abc$11169$li378_li378.in[2] (.names at (38,18))                            0.000     5.351
| (primitive '.names' combinational delay)                                  0.120     5.471
$abc$11169$li378_li378.out[0] (.names at (38,18))                           0.000     5.471
| (intra 'clb' routing)                                                     0.149     5.620
| (inter-block routing)                                                     0.512     6.132
| (intra 'clb' routing)                                                     0.378     6.510
$abc$11169$lo378.D[0] (dffsre at (41,16))                                   0.000     6.510
data arrival time                                                                     6.510

clock clock0 (rise edge)                                                    6.800     6.800
clock source latency                                                        0.000     6.800
clock0.inpad[0] (.input at (6,0))                                           0.000     6.800
| (intra 'io' routing)                                                      0.099     6.899
| (inter-block routing)                                                     0.000     6.899
| (intra 'clb' routing)                                                     2.000     8.899
$abc$11169$lo378.C[0] (dffsre at (41,16))                                   0.000     8.899
clock uncertainty                                                           0.000     8.899
cell setup time                                                            -0.063     8.836
data required time                                                                    8.836
-------------------------------------------------------------------------------------------
data required time                                                                    8.836
data arrival time                                                                    -6.510
-------------------------------------------------------------------------------------------
slack (MET)                                                                           2.326


#Path 27
Startpoint: $abc$10667$lo130.Q[0] (dffsre at (38,13) clocked by clock0)
Endpoint  : $abc$11169$lo380.D[0] (dffsre at (35,18) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                     0.099     0.099
| (inter-block routing)                                                    0.000     0.099
| (intra 'clb' routing)                                                    2.000     2.099
$abc$10667$lo130.C[0] (dffsre at (38,13))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                             0.709     2.809
$abc$10667$lo130.Q[0] (dffsre at (38,13)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                                    0.142     2.951
| (inter-block routing)                                                    0.404     3.355
| (intra 'clb' routing)                                                    0.208     3.563
$abc$24103$new_new_n993__.in[1] (.names at (38,16))                        0.000     3.563
| (primitive '.names' combinational delay)                                 0.160     3.723
$abc$24103$new_new_n993__.out[0] (.names at (38,16))                       0.000     3.723
| (intra 'clb' routing)                                                    0.149     3.871
| (inter-block routing)                                                    0.284     4.155
| (intra 'clb' routing)                                                    0.208     4.363
$abc$24103$new_new_n995__.in[1] (.names at (40,14))                        0.000     4.363
| (primitive '.names' combinational delay)                                 0.120     4.483
$abc$24103$new_new_n995__.out[0] (.names at (40,14))                       0.000     4.483
| (intra 'clb' routing)                                                    0.149     4.632
| (inter-block routing)                                                    0.512     5.143
| (intra 'clb' routing)                                                    0.208     5.351
$abc$11169$li380_li380.in[4] (.names at (38,18))                           0.000     5.351
| (primitive '.names' combinational delay)                                 0.220     5.571
$abc$11169$li380_li380.out[0] (.names at (38,18))                          0.000     5.571
| (intra 'clb' routing)                                                    0.149     5.720
| (inter-block routing)                                                    0.284     6.004
| (intra 'clb' routing)                                                    0.488     6.492
$abc$11169$lo380.D[0] (dffsre at (35,18))                                  0.000     6.492
data arrival time                                                                    6.492

clock clock0 (rise edge)                                                   6.800     6.800
clock source latency                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                          0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing)                                                    0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
$abc$11169$lo380.C[0] (dffsre at (35,18))                                  0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -6.492
------------------------------------------------------------------------------------------
slack (MET)                                                                          2.344


#Path 28
Startpoint: $abc$10667$lo152.Q[0] (dffsre at (38,13) clocked by clock0)
Endpoint  : $abc$11169$lo382.D[0] (dffsre at (37,17) clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                    0.000     0.000
clock source latency                                                        0.000     0.000
clock0.inpad[0] (.input at (6,0))                                           0.000     0.000
| (intra 'io' routing)                                                      0.099     0.099
| (inter-block routing)                                                     0.000     0.099
| (intra 'clb' routing)                                                     2.000     2.099
$abc$10667$lo152.C[0] (dffsre at (38,13))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                              0.709     2.809
$abc$10667$lo152.Q[0] (dffsre at (38,13)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                                     0.142     2.951
| (inter-block routing)                                                     0.500     3.451
| (intra 'clb' routing)                                                     0.208     3.659
$abc$24103$new_new_n940__.in[0] (.names at (35,14))                         0.000     3.659
| (primitive '.names' combinational delay)                                  0.160     3.819
$abc$24103$new_new_n940__.out[0] (.names at (35,14))                        0.000     3.819
| (intra 'clb' routing)                                                     0.149     3.967
| (inter-block routing)                                                     0.500     4.467
| (intra 'clb' routing)                                                     0.208     4.675
$abc$24103$new_new_n1033__.in[0] (.names at (38,13))                        0.000     4.675
| (primitive '.names' combinational delay)                                  0.160     4.835
$abc$24103$new_new_n1033__.out[0] (.names at (38,13))                       0.000     4.835
| (intra 'clb' routing)                                                     0.149     4.983
| (inter-block routing)                                                     0.404     5.387
| (intra 'clb' routing)                                                     0.208     5.595
$abc$24103$new_new_n1034__.in[5] (.names at (38,17))                       -0.000     5.595
| (primitive '.names' combinational delay)                                  0.070     5.665
$abc$24103$new_new_n1034__.out[0] (.names at (38,17))                       0.000     5.665
| (intra 'clb' routing)                                                     0.149     5.813
| (inter-block routing)                                                     0.284     6.097
| (intra 'clb' routing)                                                     0.208     6.305
$abc$11169$li382_li382.in[2] (.names at (37,17))                            0.000     6.305
| (primitive '.names' combinational delay)                                  0.170     6.475
$abc$11169$li382_li382.out[0] (.names at (37,17))                           0.000     6.475
| (intra 'clb' routing)                                                     0.000     6.475
$abc$11169$lo382.D[0] (dffsre at (37,17))                                   0.000     6.475
data arrival time                                                                     6.475

clock clock0 (rise edge)                                                    6.800     6.800
clock source latency                                                        0.000     6.800
clock0.inpad[0] (.input at (6,0))                                           0.000     6.800
| (intra 'io' routing)                                                      0.099     6.899
| (inter-block routing)                                                     0.000     6.899
| (intra 'clb' routing)                                                     2.000     8.899
$abc$11169$lo382.C[0] (dffsre at (37,17))                                   0.000     8.899
clock uncertainty                                                           0.000     8.899
cell setup time                                                            -0.063     8.836
data required time                                                                    8.836
-------------------------------------------------------------------------------------------
data required time                                                                    8.836
data arrival time                                                                    -6.475
-------------------------------------------------------------------------------------------
slack (MET)                                                                           2.360


#Path 29
Startpoint: $abc$10667$lo034.Q[0] (dffsre at (40,16) clocked by clock0)
Endpoint  : $abc$11169$lo381.D[0] (dffsre at (35,19) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                     0.099     0.099
| (inter-block routing)                                                    0.000     0.099
| (intra 'clb' routing)                                                    2.000     2.099
$abc$10667$lo034.C[0] (dffsre at (40,16))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                             0.709     2.809
$abc$10667$lo034.Q[0] (dffsre at (40,16)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                                    0.142     2.951
| (inter-block routing)                                                    0.512     3.463
| (intra 'clb' routing)                                                    0.208     3.671
$abc$24103$new_new_n964__.in[1] (.names at (37,14))                        0.000     3.671
| (primitive '.names' combinational delay)                                 0.120     3.791
$abc$24103$new_new_n964__.out[0] (.names at (37,14))                       0.000     3.791
| (intra 'clb' routing)                                                    0.149     3.939
| (inter-block routing)                                                    0.272     4.211
| (intra 'clb' routing)                                                    0.208     4.419
$abc$24103$new_new_n965__.in[0] (.names at (37,14))                        0.000     4.419
| (primitive '.names' combinational delay)                                 0.220     4.639
$abc$24103$new_new_n965__.out[0] (.names at (37,14))                       0.000     4.639
| (intra 'clb' routing)                                                    0.149     4.788
| (inter-block routing)                                                    0.500     5.288
| (intra 'clb' routing)                                                    0.208     5.496
$abc$11169$li381_li381.in[4] (.names at (40,15))                           0.000     5.496
| (primitive '.names' combinational delay)                                 0.070     5.566
$abc$11169$li381_li381.out[0] (.names at (40,15))                          0.000     5.566
| (intra 'clb' routing)                                                    0.149     5.714
| (inter-block routing)                                                    0.404     6.118
| (intra 'clb' routing)                                                    0.328     6.446
$abc$11169$lo381.D[0] (dffsre at (35,19))                                  0.000     6.446
data arrival time                                                                    6.446

clock clock0 (rise edge)                                                   6.800     6.800
clock source latency                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                          0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing)                                                    0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
$abc$11169$lo381.C[0] (dffsre at (35,19))                                  0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -6.446
------------------------------------------------------------------------------------------
slack (MET)                                                                          2.390


#Path 30
Startpoint: $abc$10667$lo036.Q[0] (dffsre at (37,13) clocked by clock0)
Endpoint  : $abc$11169$lo379.D[0] (dffsre at (41,16) clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                    0.000     0.000
clock source latency                                                        0.000     0.000
clock0.inpad[0] (.input at (6,0))                                           0.000     0.000
| (intra 'io' routing)                                                      0.099     0.099
| (inter-block routing)                                                     0.000     0.099
| (intra 'clb' routing)                                                     2.000     2.099
$abc$10667$lo036.C[0] (dffsre at (37,13))                                   0.000     2.099
| (primitive 'dffsre' Tcq_max)                                              0.709     2.809
$abc$10667$lo036.Q[0] (dffsre at (37,13)) [clock-to-output]                 0.000     2.809
| (intra 'clb' routing)                                                     0.142     2.951
| (inter-block routing)                                                     0.404     3.355
| (intra 'clb' routing)                                                     0.208     3.563
$abc$24103$new_new_n1005__.in[4] (.names at (37,16))                        0.000     3.563
| (primitive '.names' combinational delay)                                  0.160     3.723
$abc$24103$new_new_n1005__.out[0] (.names at (37,16))                       0.000     3.723
| (intra 'clb' routing)                                                     0.149     3.871
| (inter-block routing)                                                     0.284     4.155
| (intra 'clb' routing)                                                     0.208     4.363
$abc$24103$new_new_n1010__.in[3] (.names at (35,16))                        0.000     4.363
| (primitive '.names' combinational delay)                                  0.120     4.483
$abc$24103$new_new_n1010__.out[0] (.names at (35,16))                       0.000     4.483
| (intra 'clb' routing)                                                     0.149     4.632
| (inter-block routing)                                                     0.512     5.143
| (intra 'clb' routing)                                                     0.208     5.351
$abc$11169$li378_li378.in[2] (.names at (38,18))                            0.000     5.351
| (primitive '.names' combinational delay)                                  0.120     5.471
$abc$11169$li378_li378.out[0] (.names at (38,18))                           0.000     5.471
| (intra 'clb' routing)                                                     0.149     5.620
| (inter-block routing)                                                     0.512     6.132
| (intra 'clb' routing)                                                     0.208     6.340
$abc$11169$li379_li379.in[0] (.names at (41,16))                            0.000     6.340
| (primitive '.names' combinational delay)                                  0.070     6.410
$abc$11169$li379_li379.out[0] (.names at (41,16))                           0.000     6.410
| (intra 'clb' routing)                                                     0.000     6.410
$abc$11169$lo379.D[0] (dffsre at (41,16))                                   0.000     6.410
data arrival time                                                                     6.410

clock clock0 (rise edge)                                                    6.800     6.800
clock source latency                                                        0.000     6.800
clock0.inpad[0] (.input at (6,0))                                           0.000     6.800
| (intra 'io' routing)                                                      0.099     6.899
| (inter-block routing)                                                     0.000     6.899
| (intra 'clb' routing)                                                     2.000     8.899
$abc$11169$lo379.C[0] (dffsre at (41,16))                                   0.000     8.899
clock uncertainty                                                           0.000     8.899
cell setup time                                                            -0.063     8.836
data required time                                                                    8.836
-------------------------------------------------------------------------------------------
data required time                                                                    8.836
data arrival time                                                                    -6.410
-------------------------------------------------------------------------------------------
slack (MET)                                                                           2.426


#Path 31
Startpoint: $abc$10667$lo034.Q[0] (dffsre at (40,16) clocked by clock0)
Endpoint  : $abc$11169$lo375.D[0] (dffsre at (37,17) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                     0.099     0.099
| (inter-block routing)                                                    0.000     0.099
| (intra 'clb' routing)                                                    2.000     2.099
$abc$10667$lo034.C[0] (dffsre at (40,16))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                             0.709     2.809
$abc$10667$lo034.Q[0] (dffsre at (40,16)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                                    0.142     2.951
| (inter-block routing)                                                    0.512     3.463
| (intra 'clb' routing)                                                    0.208     3.671
$abc$24103$new_new_n964__.in[1] (.names at (37,14))                        0.000     3.671
| (primitive '.names' combinational delay)                                 0.120     3.791
$abc$24103$new_new_n964__.out[0] (.names at (37,14))                       0.000     3.791
| (intra 'clb' routing)                                                    0.149     3.939
| (inter-block routing)                                                    0.272     4.211
| (intra 'clb' routing)                                                    0.208     4.419
$abc$24103$new_new_n965__.in[0] (.names at (37,14))                        0.000     4.419
| (primitive '.names' combinational delay)                                 0.220     4.639
$abc$24103$new_new_n965__.out[0] (.names at (37,14))                       0.000     4.639
| (intra 'clb' routing)                                                    0.149     4.788
| (inter-block routing)                                                    0.404     5.192
| (intra 'clb' routing)                                                    0.208     5.400
$abc$24103$new_new_n984__.in[4] (.names at (37,17))                        0.000     5.400
| (primitive '.names' combinational delay)                                 0.320     5.720
$abc$24103$new_new_n984__.out[0] (.names at (37,17))                       0.000     5.720
| (intra 'clb' routing)                                                    0.363     6.082
$abc$11169$li375_li375.in[1] (.names at (37,17))                           0.000     6.082
| (primitive '.names' combinational delay)                                 0.260     6.342
$abc$11169$li375_li375.out[0] (.names at (37,17))                          0.000     6.342
| (intra 'clb' routing)                                                    0.000     6.342
$abc$11169$lo375.D[0] (dffsre at (37,17))                                  0.000     6.342
data arrival time                                                                    6.342

clock clock0 (rise edge)                                                   6.800     6.800
clock source latency                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                          0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing)                                                    0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
$abc$11169$lo375.C[0] (dffsre at (37,17))                                  0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -6.342
------------------------------------------------------------------------------------------
slack (MET)                                                                          2.493


#Path 32
Startpoint: u_gng_interp.u_gng_smul_16_18_sadd_37.a_reg[0].Q[0] (dffsre at (34,22) clocked by clock0)
Endpoint  : $abc$11169$li100_li100.D[0] (dffsre at (35,22) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                             0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                        0.099     0.099
| (inter-block routing)                                                                                                                                                                                                       0.000     0.099
| (intra 'clb' routing)                                                                                                                                                                                                       2.000     2.099
u_gng_interp.u_gng_smul_16_18_sadd_37.a_reg[0].C[0] (dffsre at (34,22))                                                                                                                                                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                                                                0.709     2.809
u_gng_interp.u_gng_smul_16_18_sadd_37.a_reg[0].Q[0] (dffsre at (34,22)) [clock-to-output]                                                                                                                                     0.000     2.809
| (intra 'clb' routing)                                                                                                                                                                                                       0.142     2.951
| (inter-block routing)                                                                                                                                                                                                       0.404     3.355
| (intra 'dsp' routing)                                                                                                                                                                                                       0.000     3.355
$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0].b[0] (RS_DSP2_MULT at (33,19))                        0.000     3.355
| (primitive 'RS_DSP2_MULT' combinational delay)                                                                                                                                                                              0.200     3.555
$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0].z[19] (RS_DSP2_MULT at (33,19))                       0.000     3.555
| (intra 'dsp' routing)                                                                                                                                                                                                       0.000     3.555
| (inter-block routing)                                                                                                                                                                                                       0.284     3.838
| (intra 'clb' routing)                                                                                                                                                                                                       0.208     4.046
$abc$24103$new_new_n820__.in[1] (.names at (35,21))                                                                                                                                                                           0.000     4.046
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.160     4.206
$abc$24103$new_new_n820__.out[0] (.names at (35,21))                                                                                                                                                                          0.000     4.206
| (intra 'clb' routing)                                                                                                                                                                                                       0.149     4.355
| (inter-block routing)                                                                                                                                                                                                       0.284     4.638
| (intra 'clb' routing)                                                                                                                                                                                                       0.208     4.846
$abc$24103$new_new_n828__.in[2] (.names at (35,22))                                                                                                                                                                           0.000     4.846
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.170     5.016
$abc$24103$new_new_n828__.out[0] (.names at (35,22))                                                                                                                                                                          0.000     5.016
| (intra 'clb' routing)                                                                                                                                                                                                       0.363     5.379
$abc$24103$new_new_n831__.in[1] (.names at (35,22))                                                                                                                                                                           0.000     5.379
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.280     5.659
$abc$24103$new_new_n831__.out[0] (.names at (35,22))                                                                                                                                                                          0.000     5.659
| (intra 'clb' routing)                                                                                                                                                                                                       0.363     6.022
$abc$11169$li099_li099.in[0] (.names at (35,22))                                                                                                                                                                              0.000     6.022
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.280     6.302
$abc$11169$li099_li099.out[0] (.names at (35,22))                                                                                                                                                                             0.000     6.302
| (intra 'clb' routing)                                                                                                                                                                                                       0.000     6.302
$abc$11169$li100_li100.D[0] (dffsre at (35,22))                                                                                                                                                                               0.000     6.302
data arrival time                                                                                                                                                                                                                       6.302

clock clock0 (rise edge)                                                                                                                                                                                                      6.800     6.800
clock source latency                                                                                                                                                                                                          0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                             0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                        0.099     6.899
| (inter-block routing)                                                                                                                                                                                                       0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                       2.000     8.899
$abc$11169$li100_li100.C[0] (dffsre at (35,22))                                                                                                                                                                               0.000     8.899
clock uncertainty                                                                                                                                                                                                             0.000     8.899
cell setup time                                                                                                                                                                                                              -0.063     8.836
data required time                                                                                                                                                                                                                      8.836
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                      8.836
data arrival time                                                                                                                                                                                                                      -6.302
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                             2.533


#Path 33
Startpoint: u_gng_interp.u_gng_smul_16_18_sadd_37.a_reg[0].Q[0] (dffsre at (34,22) clocked by clock0)
Endpoint  : $abc$11169$li103_li103.D[0] (dffsre at (35,22) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                             0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                        0.099     0.099
| (inter-block routing)                                                                                                                                                                                                       0.000     0.099
| (intra 'clb' routing)                                                                                                                                                                                                       2.000     2.099
u_gng_interp.u_gng_smul_16_18_sadd_37.a_reg[0].C[0] (dffsre at (34,22))                                                                                                                                                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                                                                0.709     2.809
u_gng_interp.u_gng_smul_16_18_sadd_37.a_reg[0].Q[0] (dffsre at (34,22)) [clock-to-output]                                                                                                                                     0.000     2.809
| (intra 'clb' routing)                                                                                                                                                                                                       0.142     2.951
| (inter-block routing)                                                                                                                                                                                                       0.404     3.355
| (intra 'dsp' routing)                                                                                                                                                                                                       0.000     3.355
$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0].b[0] (RS_DSP2_MULT at (33,19))                        0.000     3.355
| (primitive 'RS_DSP2_MULT' combinational delay)                                                                                                                                                                              0.200     3.555
$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0].z[19] (RS_DSP2_MULT at (33,19))                       0.000     3.555
| (intra 'dsp' routing)                                                                                                                                                                                                       0.000     3.555
| (inter-block routing)                                                                                                                                                                                                       0.284     3.838
| (intra 'clb' routing)                                                                                                                                                                                                       0.208     4.046
$abc$24103$new_new_n820__.in[1] (.names at (35,21))                                                                                                                                                                           0.000     4.046
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.160     4.206
$abc$24103$new_new_n820__.out[0] (.names at (35,21))                                                                                                                                                                          0.000     4.206
| (intra 'clb' routing)                                                                                                                                                                                                       0.149     4.355
| (inter-block routing)                                                                                                                                                                                                       0.284     4.638
| (intra 'clb' routing)                                                                                                                                                                                                       0.208     4.846
$abc$24103$new_new_n828__.in[2] (.names at (35,22))                                                                                                                                                                           0.000     4.846
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.170     5.016
$abc$24103$new_new_n828__.out[0] (.names at (35,22))                                                                                                                                                                          0.000     5.016
| (intra 'clb' routing)                                                                                                                                                                                                       0.363     5.379
$abc$24103$new_new_n831__.in[1] (.names at (35,22))                                                                                                                                                                           0.000     5.379
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.280     5.659
$abc$24103$new_new_n831__.out[0] (.names at (35,22))                                                                                                                                                                          0.000     5.659
| (intra 'clb' routing)                                                                                                                                                                                                       0.363     6.022
$abc$11169$li102_li102.in[3] (.names at (35,22))                                                                                                                                                                              0.000     6.022
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.280     6.302
$abc$11169$li102_li102.out[0] (.names at (35,22))                                                                                                                                                                             0.000     6.302
| (intra 'clb' routing)                                                                                                                                                                                                       0.000     6.302
$abc$11169$li103_li103.D[0] (dffsre at (35,22))                                                                                                                                                                               0.000     6.302
data arrival time                                                                                                                                                                                                                       6.302

clock clock0 (rise edge)                                                                                                                                                                                                      6.800     6.800
clock source latency                                                                                                                                                                                                          0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                             0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                        0.099     6.899
| (inter-block routing)                                                                                                                                                                                                       0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                       2.000     8.899
$abc$11169$li103_li103.C[0] (dffsre at (35,22))                                                                                                                                                                               0.000     8.899
clock uncertainty                                                                                                                                                                                                             0.000     8.899
cell setup time                                                                                                                                                                                                              -0.063     8.836
data required time                                                                                                                                                                                                                      8.836
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                      8.836
data arrival time                                                                                                                                                                                                                      -6.302
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                             2.533


#Path 34
Startpoint: u_gng_interp.u_gng_smul_16_18_sadd_37.a_reg[0].Q[0] (dffsre at (34,22) clocked by clock0)
Endpoint  : $abc$11169$li106_li106.D[0] (dffsre at (35,22) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                             0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                        0.099     0.099
| (inter-block routing)                                                                                                                                                                                                       0.000     0.099
| (intra 'clb' routing)                                                                                                                                                                                                       2.000     2.099
u_gng_interp.u_gng_smul_16_18_sadd_37.a_reg[0].C[0] (dffsre at (34,22))                                                                                                                                                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                                                                0.709     2.809
u_gng_interp.u_gng_smul_16_18_sadd_37.a_reg[0].Q[0] (dffsre at (34,22)) [clock-to-output]                                                                                                                                     0.000     2.809
| (intra 'clb' routing)                                                                                                                                                                                                       0.142     2.951
| (inter-block routing)                                                                                                                                                                                                       0.404     3.355
| (intra 'dsp' routing)                                                                                                                                                                                                       0.000     3.355
$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0].b[0] (RS_DSP2_MULT at (33,19))                        0.000     3.355
| (primitive 'RS_DSP2_MULT' combinational delay)                                                                                                                                                                              0.200     3.555
$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0].z[19] (RS_DSP2_MULT at (33,19))                       0.000     3.555
| (intra 'dsp' routing)                                                                                                                                                                                                       0.000     3.555
| (inter-block routing)                                                                                                                                                                                                       0.284     3.838
| (intra 'clb' routing)                                                                                                                                                                                                       0.208     4.046
$abc$24103$new_new_n820__.in[1] (.names at (35,21))                                                                                                                                                                           0.000     4.046
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.160     4.206
$abc$24103$new_new_n820__.out[0] (.names at (35,21))                                                                                                                                                                          0.000     4.206
| (intra 'clb' routing)                                                                                                                                                                                                       0.149     4.355
| (inter-block routing)                                                                                                                                                                                                       0.284     4.638
| (intra 'clb' routing)                                                                                                                                                                                                       0.208     4.846
$abc$24103$new_new_n828__.in[2] (.names at (35,22))                                                                                                                                                                           0.000     4.846
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.170     5.016
$abc$24103$new_new_n828__.out[0] (.names at (35,22))                                                                                                                                                                          0.000     5.016
| (intra 'clb' routing)                                                                                                                                                                                                       0.363     5.379
$abc$24103$new_new_n836__.in[2] (.names at (35,22))                                                                                                                                                                           0.000     5.379
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.220     5.599
$abc$24103$new_new_n836__.out[0] (.names at (35,22))                                                                                                                                                                          0.000     5.599
| (intra 'clb' routing)                                                                                                                                                                                                       0.363     5.962
$abc$11169$li105_li105.in[0] (.names at (35,22))                                                                                                                                                                              0.000     5.962
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.280     6.242
$abc$11169$li105_li105.out[0] (.names at (35,22))                                                                                                                                                                             0.000     6.242
| (intra 'clb' routing)                                                                                                                                                                                                       0.000     6.242
$abc$11169$li106_li106.D[0] (dffsre at (35,22))                                                                                                                                                                               0.000     6.242
data arrival time                                                                                                                                                                                                                       6.242

clock clock0 (rise edge)                                                                                                                                                                                                      6.800     6.800
clock source latency                                                                                                                                                                                                          0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                             0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                        0.099     6.899
| (inter-block routing)                                                                                                                                                                                                       0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                       2.000     8.899
$abc$11169$li106_li106.C[0] (dffsre at (35,22))                                                                                                                                                                               0.000     8.899
clock uncertainty                                                                                                                                                                                                             0.000     8.899
cell setup time                                                                                                                                                                                                              -0.063     8.836
data required time                                                                                                                                                                                                                      8.836
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                      8.836
data arrival time                                                                                                                                                                                                                      -6.242
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                             2.593


#Path 35
Startpoint: u_gng_interp.u_gng_smul_16_18_sadd_37.a_reg[0].Q[0] (dffsre at (34,22) clocked by clock0)
Endpoint  : $abc$11169$lo374.D[0] (dffsre at (35,22) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                             0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                        0.099     0.099
| (inter-block routing)                                                                                                                                                                                                       0.000     0.099
| (intra 'clb' routing)                                                                                                                                                                                                       2.000     2.099
u_gng_interp.u_gng_smul_16_18_sadd_37.a_reg[0].C[0] (dffsre at (34,22))                                                                                                                                                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                                                                0.709     2.809
u_gng_interp.u_gng_smul_16_18_sadd_37.a_reg[0].Q[0] (dffsre at (34,22)) [clock-to-output]                                                                                                                                     0.000     2.809
| (intra 'clb' routing)                                                                                                                                                                                                       0.142     2.951
| (inter-block routing)                                                                                                                                                                                                       0.404     3.355
| (intra 'dsp' routing)                                                                                                                                                                                                       0.000     3.355
$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0].b[0] (RS_DSP2_MULT at (33,19))                        0.000     3.355
| (primitive 'RS_DSP2_MULT' combinational delay)                                                                                                                                                                              0.200     3.555
$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0].z[19] (RS_DSP2_MULT at (33,19))                       0.000     3.555
| (intra 'dsp' routing)                                                                                                                                                                                                       0.000     3.555
| (inter-block routing)                                                                                                                                                                                                       0.284     3.838
| (intra 'clb' routing)                                                                                                                                                                                                       0.208     4.046
$abc$24103$new_new_n820__.in[1] (.names at (35,21))                                                                                                                                                                           0.000     4.046
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.160     4.206
$abc$24103$new_new_n820__.out[0] (.names at (35,21))                                                                                                                                                                          0.000     4.206
| (intra 'clb' routing)                                                                                                                                                                                                       0.149     4.355
| (inter-block routing)                                                                                                                                                                                                       0.284     4.638
| (intra 'clb' routing)                                                                                                                                                                                                       0.208     4.846
$abc$24103$new_new_n828__.in[2] (.names at (35,22))                                                                                                                                                                           0.000     4.846
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.170     5.016
$abc$24103$new_new_n828__.out[0] (.names at (35,22))                                                                                                                                                                          0.000     5.016
| (intra 'clb' routing)                                                                                                                                                                                                       0.363     5.379
$abc$24103$new_new_n836__.in[2] (.names at (35,22))                                                                                                                                                                           0.000     5.379
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.220     5.599
$abc$24103$new_new_n836__.out[0] (.names at (35,22))                                                                                                                                                                          0.000     5.599
| (intra 'clb' routing)                                                                                                                                                                                                       0.363     5.962
$abc$11169$li374_li374.in[1] (.names at (35,22))                                                                                                                                                                              0.000     5.962
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.280     6.242
$abc$11169$li374_li374.out[0] (.names at (35,22))                                                                                                                                                                             0.000     6.242
| (intra 'clb' routing)                                                                                                                                                                                                       0.000     6.242
$abc$11169$lo374.D[0] (dffsre at (35,22))                                                                                                                                                                                     0.000     6.242
data arrival time                                                                                                                                                                                                                       6.242

clock clock0 (rise edge)                                                                                                                                                                                                      6.800     6.800
clock source latency                                                                                                                                                                                                          0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                             0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                        0.099     6.899
| (inter-block routing)                                                                                                                                                                                                       0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                       2.000     8.899
$abc$11169$lo374.C[0] (dffsre at (35,22))                                                                                                                                                                                     0.000     8.899
clock uncertainty                                                                                                                                                                                                             0.000     8.899
cell setup time                                                                                                                                                                                                              -0.063     8.836
data required time                                                                                                                                                                                                                      8.836
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                      8.836
data arrival time                                                                                                                                                                                                                      -6.242
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                             2.593


#Path 36
Startpoint: u_gng_interp.u_gng_smul_16_18_sadd_37.a_reg[0].Q[0] (dffsre at (34,22) clocked by clock0)
Endpoint  : $abc$11169$li109_li109.D[0] (dffsre at (35,22) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                             0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                        0.099     0.099
| (inter-block routing)                                                                                                                                                                                                       0.000     0.099
| (intra 'clb' routing)                                                                                                                                                                                                       2.000     2.099
u_gng_interp.u_gng_smul_16_18_sadd_37.a_reg[0].C[0] (dffsre at (34,22))                                                                                                                                                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                                                                0.709     2.809
u_gng_interp.u_gng_smul_16_18_sadd_37.a_reg[0].Q[0] (dffsre at (34,22)) [clock-to-output]                                                                                                                                     0.000     2.809
| (intra 'clb' routing)                                                                                                                                                                                                       0.142     2.951
| (inter-block routing)                                                                                                                                                                                                       0.404     3.355
| (intra 'dsp' routing)                                                                                                                                                                                                       0.000     3.355
$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0].b[0] (RS_DSP2_MULT at (33,19))                        0.000     3.355
| (primitive 'RS_DSP2_MULT' combinational delay)                                                                                                                                                                              0.200     3.555
$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0].z[19] (RS_DSP2_MULT at (33,19))                       0.000     3.555
| (intra 'dsp' routing)                                                                                                                                                                                                       0.000     3.555
| (inter-block routing)                                                                                                                                                                                                       0.284     3.838
| (intra 'clb' routing)                                                                                                                                                                                                       0.208     4.046
$abc$24103$new_new_n820__.in[1] (.names at (35,21))                                                                                                                                                                           0.000     4.046
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.160     4.206
$abc$24103$new_new_n820__.out[0] (.names at (35,21))                                                                                                                                                                          0.000     4.206
| (intra 'clb' routing)                                                                                                                                                                                                       0.149     4.355
| (inter-block routing)                                                                                                                                                                                                       0.284     4.638
| (intra 'clb' routing)                                                                                                                                                                                                       0.208     4.846
$abc$24103$new_new_n828__.in[2] (.names at (35,22))                                                                                                                                                                           0.000     4.846
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.170     5.016
$abc$24103$new_new_n828__.out[0] (.names at (35,22))                                                                                                                                                                          0.000     5.016
| (intra 'clb' routing)                                                                                                                                                                                                       0.363     5.379
$abc$24103$new_new_n836__.in[2] (.names at (35,22))                                                                                                                                                                           0.000     5.379
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.220     5.599
$abc$24103$new_new_n836__.out[0] (.names at (35,22))                                                                                                                                                                          0.000     5.599
| (intra 'clb' routing)                                                                                                                                                                                                       0.363     5.962
$abc$11169$li108_li108.in[2] (.names at (35,22))                                                                                                                                                                              0.000     5.962
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.170     6.132
$abc$11169$li108_li108.out[0] (.names at (35,22))                                                                                                                                                                             0.000     6.132
| (intra 'clb' routing)                                                                                                                                                                                                       0.000     6.132
$abc$11169$li109_li109.D[0] (dffsre at (35,22))                                                                                                                                                                               0.000     6.132
data arrival time                                                                                                                                                                                                                       6.132

clock clock0 (rise edge)                                                                                                                                                                                                      6.800     6.800
clock source latency                                                                                                                                                                                                          0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                             0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                        0.099     6.899
| (inter-block routing)                                                                                                                                                                                                       0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                       2.000     8.899
$abc$11169$li109_li109.C[0] (dffsre at (35,22))                                                                                                                                                                               0.000     8.899
clock uncertainty                                                                                                                                                                                                             0.000     8.899
cell setup time                                                                                                                                                                                                              -0.063     8.836
data required time                                                                                                                                                                                                                      8.836
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                      8.836
data arrival time                                                                                                                                                                                                                      -6.132
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                             2.703


#Path 37
Startpoint: u_gng_interp.c0_r5[0].Q[0] (dffsre at (29,21) clocked by clock0)
Endpoint  : $abc$11169$li321_li321.D[0] (dffsre at (26,21) clocked by clock0)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                  0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing)                                                                            0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
u_gng_interp.c0_r5[0].C[0] (dffsre at (29,21))                                                     0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
u_gng_interp.c0_r5[0].Q[0] (dffsre at (29,21)) [clock-to-output]                                   0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (inter-block routing)                                                                            0.272     3.223
| (intra 'clb' routing)                                                                            0.388     3.611
$auto$alumacc.cc:485:replace_alu$952.C[1].g[0] (adder_carry at (29,21))                            0.000     3.611
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.661
$auto$alumacc.cc:485:replace_alu$952.C[1].cout[0] (adder_carry at (29,21))                         0.000     3.661
| (intra 'clb' routing)                                                                            0.052     3.712
$auto$alumacc.cc:485:replace_alu$952.C[2].cin[0] (adder_carry at (29,21))                          0.000     3.712
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.762
$auto$alumacc.cc:485:replace_alu$952.C[2].cout[0] (adder_carry at (29,21))                         0.000     3.762
| (intra 'clb' routing)                                                                            0.052     3.814
$auto$alumacc.cc:485:replace_alu$952.C[3].cin[0] (adder_carry at (29,21))                          0.000     3.814
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.864
$auto$alumacc.cc:485:replace_alu$952.C[3].cout[0] (adder_carry at (29,21))                         0.000     3.864
| (intra 'clb' routing)                                                                            0.052     3.915
$auto$alumacc.cc:485:replace_alu$952.C[4].cin[0] (adder_carry at (29,21))                          0.000     3.915
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.965
$auto$alumacc.cc:485:replace_alu$952.C[4].cout[0] (adder_carry at (29,21))                         0.000     3.965
| (intra 'clb' routing)                                                                            0.052     4.017
$auto$alumacc.cc:485:replace_alu$952.C[5].cin[0] (adder_carry at (29,21))                          0.000     4.017
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.067
$auto$alumacc.cc:485:replace_alu$952.C[5].cout[0] (adder_carry at (29,21))                         0.000     4.067
| (intra 'clb' routing)                                                                            0.052     4.118
$auto$alumacc.cc:485:replace_alu$952.C[6].cin[0] (adder_carry at (29,21))                          0.000     4.118
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.168
$auto$alumacc.cc:485:replace_alu$952.C[6].cout[0] (adder_carry at (29,21))                         0.000     4.168
| (intra 'clb' routing)                                                                            0.052     4.220
$auto$alumacc.cc:485:replace_alu$952.C[7].cin[0] (adder_carry at (29,21))                          0.000     4.220
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.270
$auto$alumacc.cc:485:replace_alu$952.C[7].sumout[0] (adder_carry at (29,21))                       0.000     4.270
| (intra 'clb' routing)                                                                            0.248     4.518
| (inter-block routing)                                                                            0.284     4.802
| (intra 'clb' routing)                                                                            0.208     5.010
$abc$24103$new_new_n901__.in[1] (.names at (26,21))                                                0.000     5.010
| (primitive '.names' combinational delay)                                                         0.260     5.270
$abc$24103$new_new_n901__.out[0] (.names at (26,21))                                               0.000     5.270
| (intra 'clb' routing)                                                                            0.363     5.632
$abc$11169$li320_li320.in[1] (.names at (26,21))                                                   0.000     5.632
| (primitive '.names' combinational delay)                                                         0.320     5.952
$abc$11169$li320_li320.out[0] (.names at (26,21))                                                  0.000     5.952
| (intra 'clb' routing)                                                                            0.000     5.952
$abc$11169$li321_li321.D[0] (dffsre at (26,21))                                                    0.000     5.952
data arrival time                                                                                            5.952

clock clock0 (rise edge)                                                                           6.800     6.800
clock source latency                                                                               0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                  0.000     6.800
| (intra 'io' routing)                                                                             0.099     6.899
| (inter-block routing)                                                                            0.000     6.899
| (intra 'clb' routing)                                                                            2.000     8.899
$abc$11169$li321_li321.C[0] (dffsre at (26,21))                                                    0.000     8.899
clock uncertainty                                                                                  0.000     8.899
cell setup time                                                                                   -0.063     8.836
data required time                                                                                           8.836
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           8.836
data arrival time                                                                                           -5.952
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  2.883


#Path 38
Startpoint: u_gng_interp.c0_r5[0].Q[0] (dffsre at (29,21) clocked by clock0)
Endpoint  : $abc$11169$li313_li313.D[0] (dffsre at (26,21) clocked by clock0)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                  0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing)                                                                            0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
u_gng_interp.c0_r5[0].C[0] (dffsre at (29,21))                                                     0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
u_gng_interp.c0_r5[0].Q[0] (dffsre at (29,21)) [clock-to-output]                                   0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (inter-block routing)                                                                            0.272     3.223
| (intra 'clb' routing)                                                                            0.388     3.611
$auto$alumacc.cc:485:replace_alu$952.C[1].g[0] (adder_carry at (29,21))                            0.000     3.611
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.661
$auto$alumacc.cc:485:replace_alu$952.C[1].cout[0] (adder_carry at (29,21))                         0.000     3.661
| (intra 'clb' routing)                                                                            0.052     3.712
$auto$alumacc.cc:485:replace_alu$952.C[2].cin[0] (adder_carry at (29,21))                          0.000     3.712
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.762
$auto$alumacc.cc:485:replace_alu$952.C[2].cout[0] (adder_carry at (29,21))                         0.000     3.762
| (intra 'clb' routing)                                                                            0.052     3.814
$auto$alumacc.cc:485:replace_alu$952.C[3].cin[0] (adder_carry at (29,21))                          0.000     3.814
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.864
$auto$alumacc.cc:485:replace_alu$952.C[3].cout[0] (adder_carry at (29,21))                         0.000     3.864
| (intra 'clb' routing)                                                                            0.052     3.915
$auto$alumacc.cc:485:replace_alu$952.C[4].cin[0] (adder_carry at (29,21))                          0.000     3.915
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.965
$auto$alumacc.cc:485:replace_alu$952.C[4].cout[0] (adder_carry at (29,21))                         0.000     3.965
| (intra 'clb' routing)                                                                            0.052     4.017
$auto$alumacc.cc:485:replace_alu$952.C[5].cin[0] (adder_carry at (29,21))                          0.000     4.017
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.067
$auto$alumacc.cc:485:replace_alu$952.C[5].cout[0] (adder_carry at (29,21))                         0.000     4.067
| (intra 'clb' routing)                                                                            0.052     4.118
$auto$alumacc.cc:485:replace_alu$952.C[6].cin[0] (adder_carry at (29,21))                          0.000     4.118
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.168
$auto$alumacc.cc:485:replace_alu$952.C[6].cout[0] (adder_carry at (29,21))                         0.000     4.168
| (intra 'clb' routing)                                                                            0.052     4.220
$auto$alumacc.cc:485:replace_alu$952.C[7].cin[0] (adder_carry at (29,21))                          0.000     4.220
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.270
$auto$alumacc.cc:485:replace_alu$952.C[7].sumout[0] (adder_carry at (29,21))                       0.000     4.270
| (intra 'clb' routing)                                                                            0.248     4.518
| (inter-block routing)                                                                            0.284     4.802
| (intra 'clb' routing)                                                                            0.208     5.010
$abc$24103$new_new_n901__.in[1] (.names at (26,21))                                                0.000     5.010
| (primitive '.names' combinational delay)                                                         0.260     5.270
$abc$24103$new_new_n901__.out[0] (.names at (26,21))                                               0.000     5.270
| (intra 'clb' routing)                                                                            0.363     5.632
$abc$11169$li312_li312.in[0] (.names at (26,21))                                                   0.000     5.632
| (primitive '.names' combinational delay)                                                         0.280     5.912
$abc$11169$li312_li312.out[0] (.names at (26,21))                                                  0.000     5.912
| (intra 'clb' routing)                                                                            0.000     5.912
$abc$11169$li313_li313.D[0] (dffsre at (26,21))                                                    0.000     5.912
data arrival time                                                                                            5.912

clock clock0 (rise edge)                                                                           6.800     6.800
clock source latency                                                                               0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                  0.000     6.800
| (intra 'io' routing)                                                                             0.099     6.899
| (inter-block routing)                                                                            0.000     6.899
| (intra 'clb' routing)                                                                            2.000     8.899
$abc$11169$li313_li313.C[0] (dffsre at (26,21))                                                    0.000     8.899
clock uncertainty                                                                                  0.000     8.899
cell setup time                                                                                   -0.063     8.836
data required time                                                                                           8.836
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           8.836
data arrival time                                                                                           -5.912
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  2.923


#Path 39
Startpoint: u_gng_interp.c0_r5[0].Q[0] (dffsre at (29,21) clocked by clock0)
Endpoint  : $abc$11169$li315_li315.D[0] (dffsre at (26,21) clocked by clock0)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                  0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing)                                                                            0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
u_gng_interp.c0_r5[0].C[0] (dffsre at (29,21))                                                     0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
u_gng_interp.c0_r5[0].Q[0] (dffsre at (29,21)) [clock-to-output]                                   0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (inter-block routing)                                                                            0.272     3.223
| (intra 'clb' routing)                                                                            0.388     3.611
$auto$alumacc.cc:485:replace_alu$952.C[1].g[0] (adder_carry at (29,21))                            0.000     3.611
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.661
$auto$alumacc.cc:485:replace_alu$952.C[1].cout[0] (adder_carry at (29,21))                         0.000     3.661
| (intra 'clb' routing)                                                                            0.052     3.712
$auto$alumacc.cc:485:replace_alu$952.C[2].cin[0] (adder_carry at (29,21))                          0.000     3.712
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.762
$auto$alumacc.cc:485:replace_alu$952.C[2].cout[0] (adder_carry at (29,21))                         0.000     3.762
| (intra 'clb' routing)                                                                            0.052     3.814
$auto$alumacc.cc:485:replace_alu$952.C[3].cin[0] (adder_carry at (29,21))                          0.000     3.814
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.864
$auto$alumacc.cc:485:replace_alu$952.C[3].cout[0] (adder_carry at (29,21))                         0.000     3.864
| (intra 'clb' routing)                                                                            0.052     3.915
$auto$alumacc.cc:485:replace_alu$952.C[4].cin[0] (adder_carry at (29,21))                          0.000     3.915
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.965
$auto$alumacc.cc:485:replace_alu$952.C[4].cout[0] (adder_carry at (29,21))                         0.000     3.965
| (intra 'clb' routing)                                                                            0.052     4.017
$auto$alumacc.cc:485:replace_alu$952.C[5].cin[0] (adder_carry at (29,21))                          0.000     4.017
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.067
$auto$alumacc.cc:485:replace_alu$952.C[5].cout[0] (adder_carry at (29,21))                         0.000     4.067
| (intra 'clb' routing)                                                                            0.052     4.118
$auto$alumacc.cc:485:replace_alu$952.C[6].cin[0] (adder_carry at (29,21))                          0.000     4.118
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.168
$auto$alumacc.cc:485:replace_alu$952.C[6].cout[0] (adder_carry at (29,21))                         0.000     4.168
| (intra 'clb' routing)                                                                            0.052     4.220
$auto$alumacc.cc:485:replace_alu$952.C[7].cin[0] (adder_carry at (29,21))                          0.000     4.220
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.270
$auto$alumacc.cc:485:replace_alu$952.C[7].sumout[0] (adder_carry at (29,21))                       0.000     4.270
| (intra 'clb' routing)                                                                            0.248     4.518
| (inter-block routing)                                                                            0.284     4.802
| (intra 'clb' routing)                                                                            0.208     5.010
$abc$24103$new_new_n901__.in[1] (.names at (26,21))                                                0.000     5.010
| (primitive '.names' combinational delay)                                                         0.260     5.270
$abc$24103$new_new_n901__.out[0] (.names at (26,21))                                               0.000     5.270
| (intra 'clb' routing)                                                                            0.363     5.632
$abc$11169$li314_li314.in[1] (.names at (26,21))                                                   0.000     5.632
| (primitive '.names' combinational delay)                                                         0.280     5.912
$abc$11169$li314_li314.out[0] (.names at (26,21))                                                  0.000     5.912
| (intra 'clb' routing)                                                                            0.000     5.912
$abc$11169$li315_li315.D[0] (dffsre at (26,21))                                                    0.000     5.912
data arrival time                                                                                            5.912

clock clock0 (rise edge)                                                                           6.800     6.800
clock source latency                                                                               0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                  0.000     6.800
| (intra 'io' routing)                                                                             0.099     6.899
| (inter-block routing)                                                                            0.000     6.899
| (intra 'clb' routing)                                                                            2.000     8.899
$abc$11169$li315_li315.C[0] (dffsre at (26,21))                                                    0.000     8.899
clock uncertainty                                                                                  0.000     8.899
cell setup time                                                                                   -0.063     8.836
data required time                                                                                           8.836
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           8.836
data arrival time                                                                                           -5.912
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  2.923


#Path 40
Startpoint: u_gng_interp.c0_r5[0].Q[0] (dffsre at (29,21) clocked by clock0)
Endpoint  : $abc$11169$li317_li317.D[0] (dffsre at (26,21) clocked by clock0)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                  0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing)                                                                            0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
u_gng_interp.c0_r5[0].C[0] (dffsre at (29,21))                                                     0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
u_gng_interp.c0_r5[0].Q[0] (dffsre at (29,21)) [clock-to-output]                                   0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (inter-block routing)                                                                            0.272     3.223
| (intra 'clb' routing)                                                                            0.388     3.611
$auto$alumacc.cc:485:replace_alu$952.C[1].g[0] (adder_carry at (29,21))                            0.000     3.611
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.661
$auto$alumacc.cc:485:replace_alu$952.C[1].cout[0] (adder_carry at (29,21))                         0.000     3.661
| (intra 'clb' routing)                                                                            0.052     3.712
$auto$alumacc.cc:485:replace_alu$952.C[2].cin[0] (adder_carry at (29,21))                          0.000     3.712
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.762
$auto$alumacc.cc:485:replace_alu$952.C[2].cout[0] (adder_carry at (29,21))                         0.000     3.762
| (intra 'clb' routing)                                                                            0.052     3.814
$auto$alumacc.cc:485:replace_alu$952.C[3].cin[0] (adder_carry at (29,21))                          0.000     3.814
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.864
$auto$alumacc.cc:485:replace_alu$952.C[3].cout[0] (adder_carry at (29,21))                         0.000     3.864
| (intra 'clb' routing)                                                                            0.052     3.915
$auto$alumacc.cc:485:replace_alu$952.C[4].cin[0] (adder_carry at (29,21))                          0.000     3.915
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.965
$auto$alumacc.cc:485:replace_alu$952.C[4].cout[0] (adder_carry at (29,21))                         0.000     3.965
| (intra 'clb' routing)                                                                            0.052     4.017
$auto$alumacc.cc:485:replace_alu$952.C[5].cin[0] (adder_carry at (29,21))                          0.000     4.017
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.067
$auto$alumacc.cc:485:replace_alu$952.C[5].cout[0] (adder_carry at (29,21))                         0.000     4.067
| (intra 'clb' routing)                                                                            0.052     4.118
$auto$alumacc.cc:485:replace_alu$952.C[6].cin[0] (adder_carry at (29,21))                          0.000     4.118
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.168
$auto$alumacc.cc:485:replace_alu$952.C[6].cout[0] (adder_carry at (29,21))                         0.000     4.168
| (intra 'clb' routing)                                                                            0.052     4.220
$auto$alumacc.cc:485:replace_alu$952.C[7].cin[0] (adder_carry at (29,21))                          0.000     4.220
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.270
$auto$alumacc.cc:485:replace_alu$952.C[7].sumout[0] (adder_carry at (29,21))                       0.000     4.270
| (intra 'clb' routing)                                                                            0.248     4.518
| (inter-block routing)                                                                            0.284     4.802
| (intra 'clb' routing)                                                                            0.208     5.010
$abc$24103$new_new_n901__.in[1] (.names at (26,21))                                                0.000     5.010
| (primitive '.names' combinational delay)                                                         0.260     5.270
$abc$24103$new_new_n901__.out[0] (.names at (26,21))                                               0.000     5.270
| (intra 'clb' routing)                                                                            0.363     5.632
$abc$11169$li316_li316.in[1] (.names at (26,21))                                                   0.000     5.632
| (primitive '.names' combinational delay)                                                         0.280     5.912
$abc$11169$li316_li316.out[0] (.names at (26,21))                                                  0.000     5.912
| (intra 'clb' routing)                                                                            0.000     5.912
$abc$11169$li317_li317.D[0] (dffsre at (26,21))                                                    0.000     5.912
data arrival time                                                                                            5.912

clock clock0 (rise edge)                                                                           6.800     6.800
clock source latency                                                                               0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                  0.000     6.800
| (intra 'io' routing)                                                                             0.099     6.899
| (inter-block routing)                                                                            0.000     6.899
| (intra 'clb' routing)                                                                            2.000     8.899
$abc$11169$li317_li317.C[0] (dffsre at (26,21))                                                    0.000     8.899
clock uncertainty                                                                                  0.000     8.899
cell setup time                                                                                   -0.063     8.836
data required time                                                                                           8.836
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           8.836
data arrival time                                                                                           -5.912
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  2.923


#Path 41
Startpoint: u_gng_interp.c0_r5[0].Q[0] (dffsre at (29,21) clocked by clock0)
Endpoint  : $abc$11169$li319_li319.D[0] (dffsre at (26,21) clocked by clock0)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                  0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing)                                                                            0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
u_gng_interp.c0_r5[0].C[0] (dffsre at (29,21))                                                     0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
u_gng_interp.c0_r5[0].Q[0] (dffsre at (29,21)) [clock-to-output]                                   0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (inter-block routing)                                                                            0.272     3.223
| (intra 'clb' routing)                                                                            0.388     3.611
$auto$alumacc.cc:485:replace_alu$952.C[1].g[0] (adder_carry at (29,21))                            0.000     3.611
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.661
$auto$alumacc.cc:485:replace_alu$952.C[1].cout[0] (adder_carry at (29,21))                         0.000     3.661
| (intra 'clb' routing)                                                                            0.052     3.712
$auto$alumacc.cc:485:replace_alu$952.C[2].cin[0] (adder_carry at (29,21))                          0.000     3.712
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.762
$auto$alumacc.cc:485:replace_alu$952.C[2].cout[0] (adder_carry at (29,21))                         0.000     3.762
| (intra 'clb' routing)                                                                            0.052     3.814
$auto$alumacc.cc:485:replace_alu$952.C[3].cin[0] (adder_carry at (29,21))                          0.000     3.814
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.864
$auto$alumacc.cc:485:replace_alu$952.C[3].cout[0] (adder_carry at (29,21))                         0.000     3.864
| (intra 'clb' routing)                                                                            0.052     3.915
$auto$alumacc.cc:485:replace_alu$952.C[4].cin[0] (adder_carry at (29,21))                          0.000     3.915
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.965
$auto$alumacc.cc:485:replace_alu$952.C[4].cout[0] (adder_carry at (29,21))                         0.000     3.965
| (intra 'clb' routing)                                                                            0.052     4.017
$auto$alumacc.cc:485:replace_alu$952.C[5].cin[0] (adder_carry at (29,21))                          0.000     4.017
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.067
$auto$alumacc.cc:485:replace_alu$952.C[5].cout[0] (adder_carry at (29,21))                         0.000     4.067
| (intra 'clb' routing)                                                                            0.052     4.118
$auto$alumacc.cc:485:replace_alu$952.C[6].cin[0] (adder_carry at (29,21))                          0.000     4.118
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.168
$auto$alumacc.cc:485:replace_alu$952.C[6].cout[0] (adder_carry at (29,21))                         0.000     4.168
| (intra 'clb' routing)                                                                            0.052     4.220
$auto$alumacc.cc:485:replace_alu$952.C[7].cin[0] (adder_carry at (29,21))                          0.000     4.220
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.270
$auto$alumacc.cc:485:replace_alu$952.C[7].sumout[0] (adder_carry at (29,21))                       0.000     4.270
| (intra 'clb' routing)                                                                            0.248     4.518
| (inter-block routing)                                                                            0.284     4.802
| (intra 'clb' routing)                                                                            0.208     5.010
$abc$24103$new_new_n901__.in[1] (.names at (26,21))                                                0.000     5.010
| (primitive '.names' combinational delay)                                                         0.260     5.270
$abc$24103$new_new_n901__.out[0] (.names at (26,21))                                               0.000     5.270
| (intra 'clb' routing)                                                                            0.363     5.632
$abc$11169$li318_li318.in[1] (.names at (26,21))                                                   0.000     5.632
| (primitive '.names' combinational delay)                                                         0.280     5.912
$abc$11169$li318_li318.out[0] (.names at (26,21))                                                  0.000     5.912
| (intra 'clb' routing)                                                                            0.000     5.912
$abc$11169$li319_li319.D[0] (dffsre at (26,21))                                                    0.000     5.912
data arrival time                                                                                            5.912

clock clock0 (rise edge)                                                                           6.800     6.800
clock source latency                                                                               0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                  0.000     6.800
| (intra 'io' routing)                                                                             0.099     6.899
| (inter-block routing)                                                                            0.000     6.899
| (intra 'clb' routing)                                                                            2.000     8.899
$abc$11169$li319_li319.C[0] (dffsre at (26,21))                                                    0.000     8.899
clock uncertainty                                                                                  0.000     8.899
cell setup time                                                                                   -0.063     8.836
data required time                                                                                           8.836
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           8.836
data arrival time                                                                                           -5.912
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  2.923


#Path 42
Startpoint: u_gng_interp.addr[2].Q[0] (dffsre at (35,18) clocked by clock0)
Endpoint  : u_gng_interp.c0[1].ADDR_A1_i[7] (TDP36K at (30,19) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (6,0))                                         0.000     0.000
| (intra 'io' routing)                                                    0.099     0.099
| (inter-block routing)                                                   0.000     0.099
| (intra 'clb' routing)                                                   2.000     2.099
u_gng_interp.addr[2].C[0] (dffsre at (35,18))                             0.000     2.099
| (primitive 'dffsre' Tcq_max)                                            0.709     2.809
u_gng_interp.addr[2].Q[0] (dffsre at (35,18)) [clock-to-output]           0.000     2.809
| (intra 'clb' routing)                                                   0.142     2.951
| (inter-block routing)                                                   0.404     3.355
| (intra 'bram' routing)                                                  0.000     3.355
u_gng_interp.c0[1].ADDR_A1_i[7] (TDP36K at (30,19))                       0.000     3.355
data arrival time                                                                   3.355

clock clock0 (rise edge)                                                  6.800     6.800
clock source latency                                                      0.000     6.800
clock0.inpad[0] (.input at (6,0))                                         0.000     6.800
| (intra 'io' routing)                                                    0.099     6.899
| (inter-block routing)                                                   0.000     6.899
| (intra 'bram' routing)                                                  0.000     6.899
u_gng_interp.c0[1].CLK_A1_i[0] (TDP36K at (30,19))                        0.000     6.899
clock uncertainty                                                         0.000     6.899
cell setup time                                                          -0.500     6.399
data required time                                                                  6.399
-----------------------------------------------------------------------------------------
data required time                                                                  6.399
data arrival time                                                                  -3.355
-----------------------------------------------------------------------------------------
slack (MET)                                                                         3.044


#Path 43
Startpoint: u_gng_interp.addr[2].Q[0] (dffsre at (35,18) clocked by clock0)
Endpoint  : u_gng_interp.c0[1].ADDR_A2_i[7] (TDP36K at (30,19) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (6,0))                                         0.000     0.000
| (intra 'io' routing)                                                    0.099     0.099
| (inter-block routing)                                                   0.000     0.099
| (intra 'clb' routing)                                                   2.000     2.099
u_gng_interp.addr[2].C[0] (dffsre at (35,18))                             0.000     2.099
| (primitive 'dffsre' Tcq_max)                                            0.709     2.809
u_gng_interp.addr[2].Q[0] (dffsre at (35,18)) [clock-to-output]           0.000     2.809
| (intra 'clb' routing)                                                   0.142     2.951
| (inter-block routing)                                                   0.404     3.355
| (intra 'bram' routing)                                                  0.000     3.355
u_gng_interp.c0[1].ADDR_A2_i[7] (TDP36K at (30,19))                       0.000     3.355
data arrival time                                                                   3.355

clock clock0 (rise edge)                                                  6.800     6.800
clock source latency                                                      0.000     6.800
clock0.inpad[0] (.input at (6,0))                                         0.000     6.800
| (intra 'io' routing)                                                    0.099     6.899
| (inter-block routing)                                                   0.000     6.899
| (intra 'bram' routing)                                                  0.000     6.899
u_gng_interp.c0[1].CLK_A2_i[0] (TDP36K at (30,19))                        0.000     6.899
clock uncertainty                                                         0.000     6.899
cell setup time                                                          -0.500     6.399
data required time                                                                  6.399
-----------------------------------------------------------------------------------------
data required time                                                                  6.399
data arrival time                                                                  -3.355
-----------------------------------------------------------------------------------------
slack (MET)                                                                         3.044


#Path 44
Startpoint: u_gng_interp.addr[2].Q[0] (dffsre at (35,18) clocked by clock0)
Endpoint  : u_gng_interp.c2[0].ADDR_A1_i[7] (TDP36K at (36,19) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (6,0))                                         0.000     0.000
| (intra 'io' routing)                                                    0.099     0.099
| (inter-block routing)                                                   0.000     0.099
| (intra 'clb' routing)                                                   2.000     2.099
u_gng_interp.addr[2].C[0] (dffsre at (35,18))                             0.000     2.099
| (primitive 'dffsre' Tcq_max)                                            0.709     2.809
u_gng_interp.addr[2].Q[0] (dffsre at (35,18)) [clock-to-output]           0.000     2.809
| (intra 'clb' routing)                                                   0.142     2.951
| (inter-block routing)                                                   0.404     3.355
| (intra 'bram' routing)                                                  0.000     3.355
u_gng_interp.c2[0].ADDR_A1_i[7] (TDP36K at (36,19))                       0.000     3.355
data arrival time                                                                   3.355

clock clock0 (rise edge)                                                  6.800     6.800
clock source latency                                                      0.000     6.800
clock0.inpad[0] (.input at (6,0))                                         0.000     6.800
| (intra 'io' routing)                                                    0.099     6.899
| (inter-block routing)                                                   0.000     6.899
| (intra 'bram' routing)                                                  0.000     6.899
u_gng_interp.c2[0].CLK_A1_i[0] (TDP36K at (36,19))                        0.000     6.899
clock uncertainty                                                         0.000     6.899
cell setup time                                                          -0.500     6.399
data required time                                                                  6.399
-----------------------------------------------------------------------------------------
data required time                                                                  6.399
data arrival time                                                                  -3.355
-----------------------------------------------------------------------------------------
slack (MET)                                                                         3.044


#Path 45
Startpoint: u_gng_interp.addr[2].Q[0] (dffsre at (35,18) clocked by clock0)
Endpoint  : u_gng_interp.c2[0].ADDR_A2_i[7] (TDP36K at (36,19) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (6,0))                                         0.000     0.000
| (intra 'io' routing)                                                    0.099     0.099
| (inter-block routing)                                                   0.000     0.099
| (intra 'clb' routing)                                                   2.000     2.099
u_gng_interp.addr[2].C[0] (dffsre at (35,18))                             0.000     2.099
| (primitive 'dffsre' Tcq_max)                                            0.709     2.809
u_gng_interp.addr[2].Q[0] (dffsre at (35,18)) [clock-to-output]           0.000     2.809
| (intra 'clb' routing)                                                   0.142     2.951
| (inter-block routing)                                                   0.404     3.355
| (intra 'bram' routing)                                                  0.000     3.355
u_gng_interp.c2[0].ADDR_A2_i[7] (TDP36K at (36,19))                       0.000     3.355
data arrival time                                                                   3.355

clock clock0 (rise edge)                                                  6.800     6.800
clock source latency                                                      0.000     6.800
clock0.inpad[0] (.input at (6,0))                                         0.000     6.800
| (intra 'io' routing)                                                    0.099     6.899
| (inter-block routing)                                                   0.000     6.899
| (intra 'bram' routing)                                                  0.000     6.899
u_gng_interp.c2[0].CLK_A2_i[0] (TDP36K at (36,19))                        0.000     6.899
clock uncertainty                                                         0.000     6.899
cell setup time                                                          -0.500     6.399
data required time                                                                  6.399
-----------------------------------------------------------------------------------------
data required time                                                                  6.399
data arrival time                                                                  -3.355
-----------------------------------------------------------------------------------------
slack (MET)                                                                         3.044


#Path 46
Startpoint: u_gng_interp.addr[1].Q[0] (dffsre at (32,16) clocked by clock0)
Endpoint  : u_gng_interp.c2[0].ADDR_A2_i[6] (TDP36K at (36,19) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (6,0))                                         0.000     0.000
| (intra 'io' routing)                                                    0.099     0.099
| (inter-block routing)                                                   0.000     0.099
| (intra 'clb' routing)                                                   2.000     2.099
u_gng_interp.addr[1].C[0] (dffsre at (32,16))                             0.000     2.099
| (primitive 'dffsre' Tcq_max)                                            0.709     2.809
u_gng_interp.addr[1].Q[0] (dffsre at (32,16)) [clock-to-output]           0.000     2.809
| (intra 'clb' routing)                                                   0.142     2.951
| (inter-block routing)                                                   0.404     3.355
| (intra 'bram' routing)                                                  0.000     3.355
u_gng_interp.c2[0].ADDR_A2_i[6] (TDP36K at (36,19))                       0.000     3.355
data arrival time                                                                   3.355

clock clock0 (rise edge)                                                  6.800     6.800
clock source latency                                                      0.000     6.800
clock0.inpad[0] (.input at (6,0))                                         0.000     6.800
| (intra 'io' routing)                                                    0.099     6.899
| (inter-block routing)                                                   0.000     6.899
| (intra 'bram' routing)                                                  0.000     6.899
u_gng_interp.c2[0].CLK_A2_i[0] (TDP36K at (36,19))                        0.000     6.899
clock uncertainty                                                         0.000     6.899
cell setup time                                                          -0.500     6.399
data required time                                                                  6.399
-----------------------------------------------------------------------------------------
data required time                                                                  6.399
data arrival time                                                                  -3.355
-----------------------------------------------------------------------------------------
slack (MET)                                                                         3.045


#Path 47
Startpoint: u_gng_interp.addr[0].Q[0] (dffsre at (37,19) clocked by clock0)
Endpoint  : u_gng_interp.c0[1].ADDR_A2_i[5] (TDP36K at (30,19) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (6,0))                                         0.000     0.000
| (intra 'io' routing)                                                    0.099     0.099
| (inter-block routing)                                                   0.000     0.099
| (intra 'clb' routing)                                                   2.000     2.099
u_gng_interp.addr[0].C[0] (dffsre at (37,19))                             0.000     2.099
| (primitive 'dffsre' Tcq_max)                                            0.709     2.809
u_gng_interp.addr[0].Q[0] (dffsre at (37,19)) [clock-to-output]           0.000     2.809
| (intra 'clb' routing)                                                   0.142     2.951
| (inter-block routing)                                                   0.404     3.355
| (intra 'bram' routing)                                                  0.000     3.355
u_gng_interp.c0[1].ADDR_A2_i[5] (TDP36K at (30,19))                       0.000     3.355
data arrival time                                                                   3.355

clock clock0 (rise edge)                                                  6.800     6.800
clock source latency                                                      0.000     6.800
clock0.inpad[0] (.input at (6,0))                                         0.000     6.800
| (intra 'io' routing)                                                    0.099     6.899
| (inter-block routing)                                                   0.000     6.899
| (intra 'bram' routing)                                                  0.000     6.899
u_gng_interp.c0[1].CLK_A2_i[0] (TDP36K at (30,19))                        0.000     6.899
clock uncertainty                                                         0.000     6.899
cell setup time                                                          -0.500     6.399
data required time                                                                  6.399
-----------------------------------------------------------------------------------------
data required time                                                                  6.399
data arrival time                                                                  -3.355
-----------------------------------------------------------------------------------------
slack (MET)                                                                         3.045


#Path 48
Startpoint: u_gng_interp.addr[0].Q[0] (dffsre at (37,19) clocked by clock0)
Endpoint  : u_gng_interp.c0[1].ADDR_A1_i[5] (TDP36K at (30,19) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (6,0))                                         0.000     0.000
| (intra 'io' routing)                                                    0.099     0.099
| (inter-block routing)                                                   0.000     0.099
| (intra 'clb' routing)                                                   2.000     2.099
u_gng_interp.addr[0].C[0] (dffsre at (37,19))                             0.000     2.099
| (primitive 'dffsre' Tcq_max)                                            0.709     2.809
u_gng_interp.addr[0].Q[0] (dffsre at (37,19)) [clock-to-output]           0.000     2.809
| (intra 'clb' routing)                                                   0.142     2.951
| (inter-block routing)                                                   0.404     3.355
| (intra 'bram' routing)                                                  0.000     3.355
u_gng_interp.c0[1].ADDR_A1_i[5] (TDP36K at (30,19))                       0.000     3.355
data arrival time                                                                   3.355

clock clock0 (rise edge)                                                  6.800     6.800
clock source latency                                                      0.000     6.800
clock0.inpad[0] (.input at (6,0))                                         0.000     6.800
| (intra 'io' routing)                                                    0.099     6.899
| (inter-block routing)                                                   0.000     6.899
| (intra 'bram' routing)                                                  0.000     6.899
u_gng_interp.c0[1].CLK_A1_i[0] (TDP36K at (30,19))                        0.000     6.899
clock uncertainty                                                         0.000     6.899
cell setup time                                                          -0.500     6.399
data required time                                                                  6.399
-----------------------------------------------------------------------------------------
data required time                                                                  6.399
data arrival time                                                                  -3.355
-----------------------------------------------------------------------------------------
slack (MET)                                                                         3.045


#Path 49
Startpoint: u_gng_interp.addr[7].Q[0] (dffsre at (35,18) clocked by clock0)
Endpoint  : u_gng_interp.c0[1].ADDR_A2_i[12] (TDP36K at (30,19) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                     0.099     0.099
| (inter-block routing)                                                    0.000     0.099
| (intra 'clb' routing)                                                    2.000     2.099
u_gng_interp.addr[7].C[0] (dffsre at (35,18))                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                             0.709     2.809
u_gng_interp.addr[7].Q[0] (dffsre at (35,18)) [clock-to-output]            0.000     2.809
| (intra 'clb' routing)                                                    0.142     2.951
| (inter-block routing)                                                    0.404     3.355
| (intra 'bram' routing)                                                   0.000     3.355
u_gng_interp.c0[1].ADDR_A2_i[12] (TDP36K at (30,19))                       0.000     3.355
data arrival time                                                                    3.355

clock clock0 (rise edge)                                                   6.800     6.800
clock source latency                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                          0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing)                                                    0.000     6.899
| (intra 'bram' routing)                                                   0.000     6.899
u_gng_interp.c0[1].CLK_A2_i[0] (TDP36K at (30,19))                         0.000     6.899
clock uncertainty                                                          0.000     6.899
cell setup time                                                           -0.500     6.399
data required time                                                                   6.399
------------------------------------------------------------------------------------------
data required time                                                                   6.399
data arrival time                                                                   -3.355
------------------------------------------------------------------------------------------
slack (MET)                                                                          3.045


#Path 50
Startpoint: u_gng_interp.addr[7].Q[0] (dffsre at (35,18) clocked by clock0)
Endpoint  : u_gng_interp.c0[1].ADDR_A1_i[12] (TDP36K at (30,19) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                     0.099     0.099
| (inter-block routing)                                                    0.000     0.099
| (intra 'clb' routing)                                                    2.000     2.099
u_gng_interp.addr[7].C[0] (dffsre at (35,18))                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                             0.709     2.809
u_gng_interp.addr[7].Q[0] (dffsre at (35,18)) [clock-to-output]            0.000     2.809
| (intra 'clb' routing)                                                    0.142     2.951
| (inter-block routing)                                                    0.404     3.355
| (intra 'bram' routing)                                                   0.000     3.355
u_gng_interp.c0[1].ADDR_A1_i[12] (TDP36K at (30,19))                       0.000     3.355
data arrival time                                                                    3.355

clock clock0 (rise edge)                                                   6.800     6.800
clock source latency                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                          0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing)                                                    0.000     6.899
| (intra 'bram' routing)                                                   0.000     6.899
u_gng_interp.c0[1].CLK_A1_i[0] (TDP36K at (30,19))                         0.000     6.899
clock uncertainty                                                          0.000     6.899
cell setup time                                                           -0.500     6.399
data required time                                                                   6.399
------------------------------------------------------------------------------------------
data required time                                                                   6.399
data arrival time                                                                   -3.355
------------------------------------------------------------------------------------------
slack (MET)                                                                          3.045


#Path 51
Startpoint: u_gng_interp.addr[7].Q[0] (dffsre at (35,18) clocked by clock0)
Endpoint  : u_gng_interp.c2[0].ADDR_A2_i[12] (TDP36K at (36,19) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                     0.099     0.099
| (inter-block routing)                                                    0.000     0.099
| (intra 'clb' routing)                                                    2.000     2.099
u_gng_interp.addr[7].C[0] (dffsre at (35,18))                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                             0.709     2.809
u_gng_interp.addr[7].Q[0] (dffsre at (35,18)) [clock-to-output]            0.000     2.809
| (intra 'clb' routing)                                                    0.142     2.951
| (inter-block routing)                                                    0.404     3.355
| (intra 'bram' routing)                                                   0.000     3.355
u_gng_interp.c2[0].ADDR_A2_i[12] (TDP36K at (36,19))                       0.000     3.355
data arrival time                                                                    3.355

clock clock0 (rise edge)                                                   6.800     6.800
clock source latency                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                          0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing)                                                    0.000     6.899
| (intra 'bram' routing)                                                   0.000     6.899
u_gng_interp.c2[0].CLK_A2_i[0] (TDP36K at (36,19))                         0.000     6.899
clock uncertainty                                                          0.000     6.899
cell setup time                                                           -0.500     6.399
data required time                                                                   6.399
------------------------------------------------------------------------------------------
data required time                                                                   6.399
data arrival time                                                                   -3.355
------------------------------------------------------------------------------------------
slack (MET)                                                                          3.045


#Path 52
Startpoint: u_gng_interp.addr[7].Q[0] (dffsre at (35,18) clocked by clock0)
Endpoint  : u_gng_interp.c2[0].ADDR_A1_i[12] (TDP36K at (36,19) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                     0.099     0.099
| (inter-block routing)                                                    0.000     0.099
| (intra 'clb' routing)                                                    2.000     2.099
u_gng_interp.addr[7].C[0] (dffsre at (35,18))                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                             0.709     2.809
u_gng_interp.addr[7].Q[0] (dffsre at (35,18)) [clock-to-output]            0.000     2.809
| (intra 'clb' routing)                                                    0.142     2.951
| (inter-block routing)                                                    0.404     3.355
| (intra 'bram' routing)                                                   0.000     3.355
u_gng_interp.c2[0].ADDR_A1_i[12] (TDP36K at (36,19))                       0.000     3.355
data arrival time                                                                    3.355

clock clock0 (rise edge)                                                   6.800     6.800
clock source latency                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                          0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing)                                                    0.000     6.899
| (intra 'bram' routing)                                                   0.000     6.899
u_gng_interp.c2[0].CLK_A1_i[0] (TDP36K at (36,19))                         0.000     6.899
clock uncertainty                                                          0.000     6.899
cell setup time                                                           -0.500     6.399
data required time                                                                   6.399
------------------------------------------------------------------------------------------
data required time                                                                   6.399
data arrival time                                                                   -3.355
------------------------------------------------------------------------------------------
slack (MET)                                                                          3.045


#Path 53
Startpoint: u_gng_interp.addr[6].Q[0] (dffsre at (35,19) clocked by clock0)
Endpoint  : u_gng_interp.c0[1].ADDR_A2_i[11] (TDP36K at (30,19) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                     0.099     0.099
| (inter-block routing)                                                    0.000     0.099
| (intra 'clb' routing)                                                    2.000     2.099
u_gng_interp.addr[6].C[0] (dffsre at (35,19))                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                             0.709     2.809
u_gng_interp.addr[6].Q[0] (dffsre at (35,19)) [clock-to-output]            0.000     2.809
| (intra 'clb' routing)                                                    0.142     2.951
| (inter-block routing)                                                    0.404     3.355
| (intra 'bram' routing)                                                   0.000     3.355
u_gng_interp.c0[1].ADDR_A2_i[11] (TDP36K at (30,19))                       0.000     3.355
data arrival time                                                                    3.355

clock clock0 (rise edge)                                                   6.800     6.800
clock source latency                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                          0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing)                                                    0.000     6.899
| (intra 'bram' routing)                                                   0.000     6.899
u_gng_interp.c0[1].CLK_A2_i[0] (TDP36K at (30,19))                         0.000     6.899
clock uncertainty                                                          0.000     6.899
cell setup time                                                           -0.500     6.399
data required time                                                                   6.399
------------------------------------------------------------------------------------------
data required time                                                                   6.399
data arrival time                                                                   -3.355
------------------------------------------------------------------------------------------
slack (MET)                                                                          3.045


#Path 54
Startpoint: u_gng_interp.addr[6].Q[0] (dffsre at (35,19) clocked by clock0)
Endpoint  : u_gng_interp.c0[1].ADDR_A1_i[11] (TDP36K at (30,19) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                     0.099     0.099
| (inter-block routing)                                                    0.000     0.099
| (intra 'clb' routing)                                                    2.000     2.099
u_gng_interp.addr[6].C[0] (dffsre at (35,19))                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                             0.709     2.809
u_gng_interp.addr[6].Q[0] (dffsre at (35,19)) [clock-to-output]            0.000     2.809
| (intra 'clb' routing)                                                    0.142     2.951
| (inter-block routing)                                                    0.404     3.355
| (intra 'bram' routing)                                                   0.000     3.355
u_gng_interp.c0[1].ADDR_A1_i[11] (TDP36K at (30,19))                       0.000     3.355
data arrival time                                                                    3.355

clock clock0 (rise edge)                                                   6.800     6.800
clock source latency                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                          0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing)                                                    0.000     6.899
| (intra 'bram' routing)                                                   0.000     6.899
u_gng_interp.c0[1].CLK_A1_i[0] (TDP36K at (30,19))                         0.000     6.899
clock uncertainty                                                          0.000     6.899
cell setup time                                                           -0.500     6.399
data required time                                                                   6.399
------------------------------------------------------------------------------------------
data required time                                                                   6.399
data arrival time                                                                   -3.355
------------------------------------------------------------------------------------------
slack (MET)                                                                          3.045


#Path 55
Startpoint: u_gng_interp.addr[5].Q[0] (dffsre at (34,17) clocked by clock0)
Endpoint  : u_gng_interp.c0[1].ADDR_A2_i[10] (TDP36K at (30,19) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                     0.099     0.099
| (inter-block routing)                                                    0.000     0.099
| (intra 'clb' routing)                                                    2.000     2.099
u_gng_interp.addr[5].C[0] (dffsre at (34,17))                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                             0.709     2.809
u_gng_interp.addr[5].Q[0] (dffsre at (34,17)) [clock-to-output]            0.000     2.809
| (intra 'clb' routing)                                                    0.142     2.951
| (inter-block routing)                                                    0.404     3.355
| (intra 'bram' routing)                                                   0.000     3.355
u_gng_interp.c0[1].ADDR_A2_i[10] (TDP36K at (30,19))                       0.000     3.355
data arrival time                                                                    3.355

clock clock0 (rise edge)                                                   6.800     6.800
clock source latency                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                          0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing)                                                    0.000     6.899
| (intra 'bram' routing)                                                   0.000     6.899
u_gng_interp.c0[1].CLK_A2_i[0] (TDP36K at (30,19))                         0.000     6.899
clock uncertainty                                                          0.000     6.899
cell setup time                                                           -0.500     6.399
data required time                                                                   6.399
------------------------------------------------------------------------------------------
data required time                                                                   6.399
data arrival time                                                                   -3.355
------------------------------------------------------------------------------------------
slack (MET)                                                                          3.045


#Path 56
Startpoint: u_gng_interp.addr[5].Q[0] (dffsre at (34,17) clocked by clock0)
Endpoint  : u_gng_interp.c0[1].ADDR_A1_i[10] (TDP36K at (30,19) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                     0.099     0.099
| (inter-block routing)                                                    0.000     0.099
| (intra 'clb' routing)                                                    2.000     2.099
u_gng_interp.addr[5].C[0] (dffsre at (34,17))                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                             0.709     2.809
u_gng_interp.addr[5].Q[0] (dffsre at (34,17)) [clock-to-output]            0.000     2.809
| (intra 'clb' routing)                                                    0.142     2.951
| (inter-block routing)                                                    0.404     3.355
| (intra 'bram' routing)                                                   0.000     3.355
u_gng_interp.c0[1].ADDR_A1_i[10] (TDP36K at (30,19))                       0.000     3.355
data arrival time                                                                    3.355

clock clock0 (rise edge)                                                   6.800     6.800
clock source latency                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                          0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing)                                                    0.000     6.899
| (intra 'bram' routing)                                                   0.000     6.899
u_gng_interp.c0[1].CLK_A1_i[0] (TDP36K at (30,19))                         0.000     6.899
clock uncertainty                                                          0.000     6.899
cell setup time                                                           -0.500     6.399
data required time                                                                   6.399
------------------------------------------------------------------------------------------
data required time                                                                   6.399
data arrival time                                                                   -3.355
------------------------------------------------------------------------------------------
slack (MET)                                                                          3.045


#Path 57
Startpoint: u_gng_interp.addr[4].Q[0] (dffsre at (34,18) clocked by clock0)
Endpoint  : u_gng_interp.c0[1].ADDR_A2_i[9] (TDP36K at (30,19) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (6,0))                                         0.000     0.000
| (intra 'io' routing)                                                    0.099     0.099
| (inter-block routing)                                                   0.000     0.099
| (intra 'clb' routing)                                                   2.000     2.099
u_gng_interp.addr[4].C[0] (dffsre at (34,18))                             0.000     2.099
| (primitive 'dffsre' Tcq_max)                                            0.709     2.809
u_gng_interp.addr[4].Q[0] (dffsre at (34,18)) [clock-to-output]           0.000     2.809
| (intra 'clb' routing)                                                   0.142     2.951
| (inter-block routing)                                                   0.404     3.355
| (intra 'bram' routing)                                                  0.000     3.355
u_gng_interp.c0[1].ADDR_A2_i[9] (TDP36K at (30,19))                       0.000     3.355
data arrival time                                                                   3.355

clock clock0 (rise edge)                                                  6.800     6.800
clock source latency                                                      0.000     6.800
clock0.inpad[0] (.input at (6,0))                                         0.000     6.800
| (intra 'io' routing)                                                    0.099     6.899
| (inter-block routing)                                                   0.000     6.899
| (intra 'bram' routing)                                                  0.000     6.899
u_gng_interp.c0[1].CLK_A2_i[0] (TDP36K at (30,19))                        0.000     6.899
clock uncertainty                                                         0.000     6.899
cell setup time                                                          -0.500     6.399
data required time                                                                  6.399
-----------------------------------------------------------------------------------------
data required time                                                                  6.399
data arrival time                                                                  -3.355
-----------------------------------------------------------------------------------------
slack (MET)                                                                         3.045


#Path 58
Startpoint: u_gng_interp.addr[4].Q[0] (dffsre at (34,18) clocked by clock0)
Endpoint  : u_gng_interp.c0[1].ADDR_A1_i[9] (TDP36K at (30,19) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (6,0))                                         0.000     0.000
| (intra 'io' routing)                                                    0.099     0.099
| (inter-block routing)                                                   0.000     0.099
| (intra 'clb' routing)                                                   2.000     2.099
u_gng_interp.addr[4].C[0] (dffsre at (34,18))                             0.000     2.099
| (primitive 'dffsre' Tcq_max)                                            0.709     2.809
u_gng_interp.addr[4].Q[0] (dffsre at (34,18)) [clock-to-output]           0.000     2.809
| (intra 'clb' routing)                                                   0.142     2.951
| (inter-block routing)                                                   0.404     3.355
| (intra 'bram' routing)                                                  0.000     3.355
u_gng_interp.c0[1].ADDR_A1_i[9] (TDP36K at (30,19))                       0.000     3.355
data arrival time                                                                   3.355

clock clock0 (rise edge)                                                  6.800     6.800
clock source latency                                                      0.000     6.800
clock0.inpad[0] (.input at (6,0))                                         0.000     6.800
| (intra 'io' routing)                                                    0.099     6.899
| (inter-block routing)                                                   0.000     6.899
| (intra 'bram' routing)                                                  0.000     6.899
u_gng_interp.c0[1].CLK_A1_i[0] (TDP36K at (30,19))                        0.000     6.899
clock uncertainty                                                         0.000     6.899
cell setup time                                                          -0.500     6.399
data required time                                                                  6.399
-----------------------------------------------------------------------------------------
data required time                                                                  6.399
data arrival time                                                                  -3.355
-----------------------------------------------------------------------------------------
slack (MET)                                                                         3.045


#Path 59
Startpoint: u_gng_interp.addr[3].Q[0] (dffsre at (34,18) clocked by clock0)
Endpoint  : u_gng_interp.c0[1].ADDR_A2_i[8] (TDP36K at (30,19) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (6,0))                                         0.000     0.000
| (intra 'io' routing)                                                    0.099     0.099
| (inter-block routing)                                                   0.000     0.099
| (intra 'clb' routing)                                                   2.000     2.099
u_gng_interp.addr[3].C[0] (dffsre at (34,18))                             0.000     2.099
| (primitive 'dffsre' Tcq_max)                                            0.709     2.809
u_gng_interp.addr[3].Q[0] (dffsre at (34,18)) [clock-to-output]           0.000     2.809
| (intra 'clb' routing)                                                   0.142     2.951
| (inter-block routing)                                                   0.404     3.355
| (intra 'bram' routing)                                                  0.000     3.355
u_gng_interp.c0[1].ADDR_A2_i[8] (TDP36K at (30,19))                       0.000     3.355
data arrival time                                                                   3.355

clock clock0 (rise edge)                                                  6.800     6.800
clock source latency                                                      0.000     6.800
clock0.inpad[0] (.input at (6,0))                                         0.000     6.800
| (intra 'io' routing)                                                    0.099     6.899
| (inter-block routing)                                                   0.000     6.899
| (intra 'bram' routing)                                                  0.000     6.899
u_gng_interp.c0[1].CLK_A2_i[0] (TDP36K at (30,19))                        0.000     6.899
clock uncertainty                                                         0.000     6.899
cell setup time                                                          -0.500     6.399
data required time                                                                  6.399
-----------------------------------------------------------------------------------------
data required time                                                                  6.399
data arrival time                                                                  -3.355
-----------------------------------------------------------------------------------------
slack (MET)                                                                         3.045


#Path 60
Startpoint: u_gng_interp.addr[3].Q[0] (dffsre at (34,18) clocked by clock0)
Endpoint  : u_gng_interp.c0[1].ADDR_A1_i[8] (TDP36K at (30,19) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (6,0))                                         0.000     0.000
| (intra 'io' routing)                                                    0.099     0.099
| (inter-block routing)                                                   0.000     0.099
| (intra 'clb' routing)                                                   2.000     2.099
u_gng_interp.addr[3].C[0] (dffsre at (34,18))                             0.000     2.099
| (primitive 'dffsre' Tcq_max)                                            0.709     2.809
u_gng_interp.addr[3].Q[0] (dffsre at (34,18)) [clock-to-output]           0.000     2.809
| (intra 'clb' routing)                                                   0.142     2.951
| (inter-block routing)                                                   0.404     3.355
| (intra 'bram' routing)                                                  0.000     3.355
u_gng_interp.c0[1].ADDR_A1_i[8] (TDP36K at (30,19))                       0.000     3.355
data arrival time                                                                   3.355

clock clock0 (rise edge)                                                  6.800     6.800
clock source latency                                                      0.000     6.800
clock0.inpad[0] (.input at (6,0))                                         0.000     6.800
| (intra 'io' routing)                                                    0.099     6.899
| (inter-block routing)                                                   0.000     6.899
| (intra 'bram' routing)                                                  0.000     6.899
u_gng_interp.c0[1].CLK_A1_i[0] (TDP36K at (30,19))                        0.000     6.899
clock uncertainty                                                         0.000     6.899
cell setup time                                                          -0.500     6.399
data required time                                                                  6.399
-----------------------------------------------------------------------------------------
data required time                                                                  6.399
data arrival time                                                                  -3.355
-----------------------------------------------------------------------------------------
slack (MET)                                                                         3.045


#Path 61
Startpoint: u_gng_interp.addr[1].Q[0] (dffsre at (32,16) clocked by clock0)
Endpoint  : u_gng_interp.c2[0].ADDR_A1_i[6] (TDP36K at (36,19) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (6,0))                                         0.000     0.000
| (intra 'io' routing)                                                    0.099     0.099
| (inter-block routing)                                                   0.000     0.099
| (intra 'clb' routing)                                                   2.000     2.099
u_gng_interp.addr[1].C[0] (dffsre at (32,16))                             0.000     2.099
| (primitive 'dffsre' Tcq_max)                                            0.709     2.809
u_gng_interp.addr[1].Q[0] (dffsre at (32,16)) [clock-to-output]           0.000     2.809
| (intra 'clb' routing)                                                   0.142     2.951
| (inter-block routing)                                                   0.404     3.355
| (intra 'bram' routing)                                                  0.000     3.355
u_gng_interp.c2[0].ADDR_A1_i[6] (TDP36K at (36,19))                       0.000     3.355
data arrival time                                                                   3.355

clock clock0 (rise edge)                                                  6.800     6.800
clock source latency                                                      0.000     6.800
clock0.inpad[0] (.input at (6,0))                                         0.000     6.800
| (intra 'io' routing)                                                    0.099     6.899
| (inter-block routing)                                                   0.000     6.899
| (intra 'bram' routing)                                                  0.000     6.899
u_gng_interp.c2[0].CLK_A1_i[0] (TDP36K at (36,19))                        0.000     6.899
clock uncertainty                                                         0.000     6.899
cell setup time                                                          -0.500     6.399
data required time                                                                  6.399
-----------------------------------------------------------------------------------------
data required time                                                                  6.399
data arrival time                                                                  -3.355
-----------------------------------------------------------------------------------------
slack (MET)                                                                         3.045


#Path 62
Startpoint: u_gng_interp.u_gng_smul_16_18_sadd_37.a_reg[0].Q[0] (dffsre at (34,22) clocked by clock0)
Endpoint  : $abc$11169$li097_li097.D[0] (dffsre at (35,23) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                             0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                        0.099     0.099
| (inter-block routing)                                                                                                                                                                                                       0.000     0.099
| (intra 'clb' routing)                                                                                                                                                                                                       2.000     2.099
u_gng_interp.u_gng_smul_16_18_sadd_37.a_reg[0].C[0] (dffsre at (34,22))                                                                                                                                                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                                                                0.709     2.809
u_gng_interp.u_gng_smul_16_18_sadd_37.a_reg[0].Q[0] (dffsre at (34,22)) [clock-to-output]                                                                                                                                     0.000     2.809
| (intra 'clb' routing)                                                                                                                                                                                                       0.142     2.951
| (inter-block routing)                                                                                                                                                                                                       0.404     3.355
| (intra 'dsp' routing)                                                                                                                                                                                                       0.000     3.355
$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0].b[0] (RS_DSP2_MULT at (33,19))                        0.000     3.355
| (primitive 'RS_DSP2_MULT' combinational delay)                                                                                                                                                                              0.200     3.555
$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0].z[19] (RS_DSP2_MULT at (33,19))                       0.000     3.555
| (intra 'dsp' routing)                                                                                                                                                                                                       0.000     3.555
| (inter-block routing)                                                                                                                                                                                                       0.284     3.838
| (intra 'clb' routing)                                                                                                                                                                                                       0.208     4.046
$abc$24103$new_new_n820__.in[1] (.names at (35,21))                                                                                                                                                                           0.000     4.046
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.160     4.206
$abc$24103$new_new_n820__.out[0] (.names at (35,21))                                                                                                                                                                          0.000     4.206
| (intra 'clb' routing)                                                                                                                                                                                                       0.149     4.355
| (inter-block routing)                                                                                                                                                                                                       0.284     4.638
| (intra 'clb' routing)                                                                                                                                                                                                       0.208     4.846
$abc$24103$new_new_n828__.in[2] (.names at (35,22))                                                                                                                                                                           0.000     4.846
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.170     5.016
$abc$24103$new_new_n828__.out[0] (.names at (35,22))                                                                                                                                                                          0.000     5.016
| (intra 'clb' routing)                                                                                                                                                                                                       0.149     5.165
| (inter-block routing)                                                                                                                                                                                                       0.284     5.449
| (intra 'clb' routing)                                                                                                                                                                                                       0.208     5.657
$abc$11169$li096_li096.in[2] (.names at (35,23))                                                                                                                                                                              0.000     5.657
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.120     5.777
$abc$11169$li096_li096.out[0] (.names at (35,23))                                                                                                                                                                             0.000     5.777
| (intra 'clb' routing)                                                                                                                                                                                                       0.000     5.777
$abc$11169$li097_li097.D[0] (dffsre at (35,23))                                                                                                                                                                               0.000     5.777
data arrival time                                                                                                                                                                                                                       5.777

clock clock0 (rise edge)                                                                                                                                                                                                      6.800     6.800
clock source latency                                                                                                                                                                                                          0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                             0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                        0.099     6.899
| (inter-block routing)                                                                                                                                                                                                       0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                       2.000     8.899
$abc$11169$li097_li097.C[0] (dffsre at (35,23))                                                                                                                                                                               0.000     8.899
clock uncertainty                                                                                                                                                                                                             0.000     8.899
cell setup time                                                                                                                                                                                                              -0.063     8.836
data required time                                                                                                                                                                                                                      8.836
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                      8.836
data arrival time                                                                                                                                                                                                                      -5.777
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                             3.059


#Path 63
Startpoint: u_gng_interp.u_gng_smul_16_18_sadd_37.a_reg[0].Q[0] (dffsre at (34,22) clocked by clock0)
Endpoint  : $abc$11169$li091_li091.D[0] (dffsre at (35,21) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                             0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                        0.099     0.099
| (inter-block routing)                                                                                                                                                                                                       0.000     0.099
| (intra 'clb' routing)                                                                                                                                                                                                       2.000     2.099
u_gng_interp.u_gng_smul_16_18_sadd_37.a_reg[0].C[0] (dffsre at (34,22))                                                                                                                                                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                                                                0.709     2.809
u_gng_interp.u_gng_smul_16_18_sadd_37.a_reg[0].Q[0] (dffsre at (34,22)) [clock-to-output]                                                                                                                                     0.000     2.809
| (intra 'clb' routing)                                                                                                                                                                                                       0.142     2.951
| (inter-block routing)                                                                                                                                                                                                       0.404     3.355
| (intra 'dsp' routing)                                                                                                                                                                                                       0.000     3.355
$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0].b[0] (RS_DSP2_MULT at (33,19))                        0.000     3.355
| (primitive 'RS_DSP2_MULT' combinational delay)                                                                                                                                                                              0.200     3.555
$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0].z[19] (RS_DSP2_MULT at (33,19))                       0.000     3.555
| (intra 'dsp' routing)                                                                                                                                                                                                       0.000     3.555
| (inter-block routing)                                                                                                                                                                                                       0.284     3.838
| (intra 'clb' routing)                                                                                                                                                                                                       0.208     4.046
$abc$24103$new_new_n820__.in[1] (.names at (35,21))                                                                                                                                                                           0.000     4.046
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.160     4.206
$abc$24103$new_new_n820__.out[0] (.names at (35,21))                                                                                                                                                                          0.000     4.206
| (intra 'clb' routing)                                                                                                                                                                                                       0.149     4.355
| (inter-block routing)                                                                                                                                                                                                       0.272     4.626
| (intra 'clb' routing)                                                                                                                                                                                                       0.208     4.834
$abc$24103$new_new_n823__.in[0] (.names at (35,21))                                                                                                                                                                           0.000     4.834
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.280     5.114
$abc$24103$new_new_n823__.out[0] (.names at (35,21))                                                                                                                                                                          0.000     5.114
| (intra 'clb' routing)                                                                                                                                                                                                       0.363     5.477
$abc$11169$li090_li090.in[3] (.names at (35,21))                                                                                                                                                                              0.000     5.477
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.280     5.757
$abc$11169$li090_li090.out[0] (.names at (35,21))                                                                                                                                                                             0.000     5.757
| (intra 'clb' routing)                                                                                                                                                                                                       0.000     5.757
$abc$11169$li091_li091.D[0] (dffsre at (35,21))                                                                                                                                                                               0.000     5.757
data arrival time                                                                                                                                                                                                                       5.757

clock clock0 (rise edge)                                                                                                                                                                                                      6.800     6.800
clock source latency                                                                                                                                                                                                          0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                             0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                        0.099     6.899
| (inter-block routing)                                                                                                                                                                                                       0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                       2.000     8.899
$abc$11169$li091_li091.C[0] (dffsre at (35,21))                                                                                                                                                                               0.000     8.899
clock uncertainty                                                                                                                                                                                                             0.000     8.899
cell setup time                                                                                                                                                                                                              -0.063     8.836
data required time                                                                                                                                                                                                                      8.836
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                      8.836
data arrival time                                                                                                                                                                                                                      -5.757
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                             3.078


#Path 64
Startpoint: u_gng_interp.u_gng_smul_16_18_sadd_37.a_reg[0].Q[0] (dffsre at (34,22) clocked by clock0)
Endpoint  : $abc$11169$li088_li088.D[0] (dffsre at (35,21) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                             0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                        0.099     0.099
| (inter-block routing)                                                                                                                                                                                                       0.000     0.099
| (intra 'clb' routing)                                                                                                                                                                                                       2.000     2.099
u_gng_interp.u_gng_smul_16_18_sadd_37.a_reg[0].C[0] (dffsre at (34,22))                                                                                                                                                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                                                                0.709     2.809
u_gng_interp.u_gng_smul_16_18_sadd_37.a_reg[0].Q[0] (dffsre at (34,22)) [clock-to-output]                                                                                                                                     0.000     2.809
| (intra 'clb' routing)                                                                                                                                                                                                       0.142     2.951
| (inter-block routing)                                                                                                                                                                                                       0.404     3.355
| (intra 'dsp' routing)                                                                                                                                                                                                       0.000     3.355
$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0].b[0] (RS_DSP2_MULT at (33,19))                        0.000     3.355
| (primitive 'RS_DSP2_MULT' combinational delay)                                                                                                                                                                              0.200     3.555
$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0].z[19] (RS_DSP2_MULT at (33,19))                       0.000     3.555
| (intra 'dsp' routing)                                                                                                                                                                                                       0.000     3.555
| (inter-block routing)                                                                                                                                                                                                       0.284     3.838
| (intra 'clb' routing)                                                                                                                                                                                                       0.208     4.046
$abc$24103$new_new_n820__.in[1] (.names at (35,21))                                                                                                                                                                           0.000     4.046
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.160     4.206
$abc$24103$new_new_n820__.out[0] (.names at (35,21))                                                                                                                                                                          0.000     4.206
| (intra 'clb' routing)                                                                                                                                                                                                       0.149     4.355
| (inter-block routing)                                                                                                                                                                                                       0.272     4.626
| (intra 'clb' routing)                                                                                                                                                                                                       0.208     4.834
$abc$24103$new_new_n823__.in[0] (.names at (35,21))                                                                                                                                                                           0.000     4.834
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.280     5.114
$abc$24103$new_new_n823__.out[0] (.names at (35,21))                                                                                                                                                                          0.000     5.114
| (intra 'clb' routing)                                                                                                                                                                                                       0.363     5.477
$abc$11169$li087_li087.in[0] (.names at (35,21))                                                                                                                                                                              0.000     5.477
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.280     5.757
$abc$11169$li087_li087.out[0] (.names at (35,21))                                                                                                                                                                             0.000     5.757
| (intra 'clb' routing)                                                                                                                                                                                                       0.000     5.757
$abc$11169$li088_li088.D[0] (dffsre at (35,21))                                                                                                                                                                               0.000     5.757
data arrival time                                                                                                                                                                                                                       5.757

clock clock0 (rise edge)                                                                                                                                                                                                      6.800     6.800
clock source latency                                                                                                                                                                                                          0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                             0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                        0.099     6.899
| (inter-block routing)                                                                                                                                                                                                       0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                       2.000     8.899
$abc$11169$li088_li088.C[0] (dffsre at (35,21))                                                                                                                                                                               0.000     8.899
clock uncertainty                                                                                                                                                                                                             0.000     8.899
cell setup time                                                                                                                                                                                                              -0.063     8.836
data required time                                                                                                                                                                                                                      8.836
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                      8.836
data arrival time                                                                                                                                                                                                                      -5.757
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                             3.078


#Path 65
Startpoint: u_gng_interp.c0_r5[0].Q[0] (dffsre at (29,21) clocked by clock0)
Endpoint  : $abc$11169$li311_li311.D[0] (dffsre at (23,12) clocked by clock0)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                  0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing)                                                                            0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
u_gng_interp.c0_r5[0].C[0] (dffsre at (29,21))                                                     0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
u_gng_interp.c0_r5[0].Q[0] (dffsre at (29,21)) [clock-to-output]                                   0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (inter-block routing)                                                                            0.272     3.223
| (intra 'clb' routing)                                                                            0.388     3.611
$auto$alumacc.cc:485:replace_alu$952.C[1].g[0] (adder_carry at (29,21))                            0.000     3.611
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.661
$auto$alumacc.cc:485:replace_alu$952.C[1].cout[0] (adder_carry at (29,21))                         0.000     3.661
| (intra 'clb' routing)                                                                            0.052     3.712
$auto$alumacc.cc:485:replace_alu$952.C[2].cin[0] (adder_carry at (29,21))                          0.000     3.712
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.762
$auto$alumacc.cc:485:replace_alu$952.C[2].cout[0] (adder_carry at (29,21))                         0.000     3.762
| (intra 'clb' routing)                                                                            0.052     3.814
$auto$alumacc.cc:485:replace_alu$952.C[3].cin[0] (adder_carry at (29,21))                          0.000     3.814
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.864
$auto$alumacc.cc:485:replace_alu$952.C[3].cout[0] (adder_carry at (29,21))                         0.000     3.864
| (intra 'clb' routing)                                                                            0.052     3.915
$auto$alumacc.cc:485:replace_alu$952.C[4].cin[0] (adder_carry at (29,21))                          0.000     3.915
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.965
$auto$alumacc.cc:485:replace_alu$952.C[4].cout[0] (adder_carry at (29,21))                         0.000     3.965
| (intra 'clb' routing)                                                                            0.052     4.017
$auto$alumacc.cc:485:replace_alu$952.C[5].cin[0] (adder_carry at (29,21))                          0.000     4.017
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.067
$auto$alumacc.cc:485:replace_alu$952.C[5].cout[0] (adder_carry at (29,21))                         0.000     4.067
| (intra 'clb' routing)                                                                            0.052     4.118
$auto$alumacc.cc:485:replace_alu$952.C[6].cin[0] (adder_carry at (29,21))                          0.000     4.118
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.168
$auto$alumacc.cc:485:replace_alu$952.C[6].cout[0] (adder_carry at (29,21))                         0.000     4.168
| (intra 'clb' routing)                                                                            0.052     4.220
$auto$alumacc.cc:485:replace_alu$952.C[7].cin[0] (adder_carry at (29,21))                          0.000     4.220
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.270
$auto$alumacc.cc:485:replace_alu$952.C[7].cout[0] (adder_carry at (29,21))                         0.000     4.270
| (intra 'clb' routing)                                                                            0.052     4.322
$auto$alumacc.cc:485:replace_alu$952.C[8].cin[0] (adder_carry at (29,21))                          0.000     4.322
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.372
$auto$alumacc.cc:485:replace_alu$952.C[8].sumout[0] (adder_carry at (29,21))                       0.000     4.372
| (intra 'clb' routing)                                                                            0.248     4.620
| (inter-block routing)                                                                            0.644     5.263
| (intra 'clb' routing)                                                                            0.208     5.471
$abc$11169$li310_li310.in[0] (.names at (23,12))                                                   0.000     5.471
| (primitive '.names' combinational delay)                                                         0.260     5.731
$abc$11169$li310_li310.out[0] (.names at (23,12))                                                  0.000     5.731
| (intra 'clb' routing)                                                                            0.000     5.731
$abc$11169$li311_li311.D[0] (dffsre at (23,12))                                                    0.000     5.731
data arrival time                                                                                            5.731

clock clock0 (rise edge)                                                                           6.800     6.800
clock source latency                                                                               0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                  0.000     6.800
| (intra 'io' routing)                                                                             0.099     6.899
| (inter-block routing)                                                                            0.000     6.899
| (intra 'clb' routing)                                                                            2.000     8.899
$abc$11169$li311_li311.C[0] (dffsre at (23,12))                                                    0.000     8.899
clock uncertainty                                                                                  0.000     8.899
cell setup time                                                                                   -0.063     8.836
data required time                                                                                           8.836
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           8.836
data arrival time                                                                                           -5.731
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  3.104


#Path 66
Startpoint: u_gng_interp.addr[6].Q[0] (dffsre at (35,19) clocked by clock0)
Endpoint  : u_gng_interp.c2[0].ADDR_A2_i[11] (TDP36K at (36,19) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                     0.099     0.099
| (inter-block routing)                                                    0.000     0.099
| (intra 'clb' routing)                                                    2.000     2.099
u_gng_interp.addr[6].C[0] (dffsre at (35,19))                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                             0.709     2.809
u_gng_interp.addr[6].Q[0] (dffsre at (35,19)) [clock-to-output]            0.000     2.809
| (intra 'clb' routing)                                                    0.142     2.951
| (inter-block routing)                                                    0.284     3.235
| (intra 'bram' routing)                                                   0.000     3.235
u_gng_interp.c2[0].ADDR_A2_i[11] (TDP36K at (36,19))                       0.000     3.235
data arrival time                                                                    3.235

clock clock0 (rise edge)                                                   6.800     6.800
clock source latency                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                          0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing)                                                    0.000     6.899
| (intra 'bram' routing)                                                   0.000     6.899
u_gng_interp.c2[0].CLK_A2_i[0] (TDP36K at (36,19))                         0.000     6.899
clock uncertainty                                                          0.000     6.899
cell setup time                                                           -0.500     6.399
data required time                                                                   6.399
------------------------------------------------------------------------------------------
data required time                                                                   6.399
data arrival time                                                                   -3.235
------------------------------------------------------------------------------------------
slack (MET)                                                                          3.165


#Path 67
Startpoint: u_gng_interp.addr[4].Q[0] (dffsre at (34,18) clocked by clock0)
Endpoint  : u_gng_interp.c2[0].ADDR_A1_i[9] (TDP36K at (36,19) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (6,0))                                         0.000     0.000
| (intra 'io' routing)                                                    0.099     0.099
| (inter-block routing)                                                   0.000     0.099
| (intra 'clb' routing)                                                   2.000     2.099
u_gng_interp.addr[4].C[0] (dffsre at (34,18))                             0.000     2.099
| (primitive 'dffsre' Tcq_max)                                            0.709     2.809
u_gng_interp.addr[4].Q[0] (dffsre at (34,18)) [clock-to-output]           0.000     2.809
| (intra 'clb' routing)                                                   0.142     2.951
| (inter-block routing)                                                   0.284     3.235
| (intra 'bram' routing)                                                  0.000     3.235
u_gng_interp.c2[0].ADDR_A1_i[9] (TDP36K at (36,19))                       0.000     3.235
data arrival time                                                                   3.235

clock clock0 (rise edge)                                                  6.800     6.800
clock source latency                                                      0.000     6.800
clock0.inpad[0] (.input at (6,0))                                         0.000     6.800
| (intra 'io' routing)                                                    0.099     6.899
| (inter-block routing)                                                   0.000     6.899
| (intra 'bram' routing)                                                  0.000     6.899
u_gng_interp.c2[0].CLK_A1_i[0] (TDP36K at (36,19))                        0.000     6.899
clock uncertainty                                                         0.000     6.899
cell setup time                                                          -0.500     6.399
data required time                                                                  6.399
-----------------------------------------------------------------------------------------
data required time                                                                  6.399
data arrival time                                                                  -3.235
-----------------------------------------------------------------------------------------
slack (MET)                                                                         3.165


#Path 68
Startpoint: u_gng_interp.addr[4].Q[0] (dffsre at (34,18) clocked by clock0)
Endpoint  : u_gng_interp.c2[0].ADDR_A2_i[9] (TDP36K at (36,19) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (6,0))                                         0.000     0.000
| (intra 'io' routing)                                                    0.099     0.099
| (inter-block routing)                                                   0.000     0.099
| (intra 'clb' routing)                                                   2.000     2.099
u_gng_interp.addr[4].C[0] (dffsre at (34,18))                             0.000     2.099
| (primitive 'dffsre' Tcq_max)                                            0.709     2.809
u_gng_interp.addr[4].Q[0] (dffsre at (34,18)) [clock-to-output]           0.000     2.809
| (intra 'clb' routing)                                                   0.142     2.951
| (inter-block routing)                                                   0.284     3.235
| (intra 'bram' routing)                                                  0.000     3.235
u_gng_interp.c2[0].ADDR_A2_i[9] (TDP36K at (36,19))                       0.000     3.235
data arrival time                                                                   3.235

clock clock0 (rise edge)                                                  6.800     6.800
clock source latency                                                      0.000     6.800
clock0.inpad[0] (.input at (6,0))                                         0.000     6.800
| (intra 'io' routing)                                                    0.099     6.899
| (inter-block routing)                                                   0.000     6.899
| (intra 'bram' routing)                                                  0.000     6.899
u_gng_interp.c2[0].CLK_A2_i[0] (TDP36K at (36,19))                        0.000     6.899
clock uncertainty                                                         0.000     6.899
cell setup time                                                          -0.500     6.399
data required time                                                                  6.399
-----------------------------------------------------------------------------------------
data required time                                                                  6.399
data arrival time                                                                  -3.235
-----------------------------------------------------------------------------------------
slack (MET)                                                                         3.165


#Path 69
Startpoint: u_gng_interp.addr[5].Q[0] (dffsre at (34,17) clocked by clock0)
Endpoint  : u_gng_interp.c2[0].ADDR_A1_i[10] (TDP36K at (36,19) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                     0.099     0.099
| (inter-block routing)                                                    0.000     0.099
| (intra 'clb' routing)                                                    2.000     2.099
u_gng_interp.addr[5].C[0] (dffsre at (34,17))                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                             0.709     2.809
u_gng_interp.addr[5].Q[0] (dffsre at (34,17)) [clock-to-output]            0.000     2.809
| (intra 'clb' routing)                                                    0.142     2.951
| (inter-block routing)                                                    0.284     3.235
| (intra 'bram' routing)                                                   0.000     3.235
u_gng_interp.c2[0].ADDR_A1_i[10] (TDP36K at (36,19))                       0.000     3.235
data arrival time                                                                    3.235

clock clock0 (rise edge)                                                   6.800     6.800
clock source latency                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                          0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing)                                                    0.000     6.899
| (intra 'bram' routing)                                                   0.000     6.899
u_gng_interp.c2[0].CLK_A1_i[0] (TDP36K at (36,19))                         0.000     6.899
clock uncertainty                                                          0.000     6.899
cell setup time                                                           -0.500     6.399
data required time                                                                   6.399
------------------------------------------------------------------------------------------
data required time                                                                   6.399
data arrival time                                                                   -3.235
------------------------------------------------------------------------------------------
slack (MET)                                                                          3.165


#Path 70
Startpoint: u_gng_interp.addr[3].Q[0] (dffsre at (34,18) clocked by clock0)
Endpoint  : u_gng_interp.c2[0].ADDR_A2_i[8] (TDP36K at (36,19) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (6,0))                                         0.000     0.000
| (intra 'io' routing)                                                    0.099     0.099
| (inter-block routing)                                                   0.000     0.099
| (intra 'clb' routing)                                                   2.000     2.099
u_gng_interp.addr[3].C[0] (dffsre at (34,18))                             0.000     2.099
| (primitive 'dffsre' Tcq_max)                                            0.709     2.809
u_gng_interp.addr[3].Q[0] (dffsre at (34,18)) [clock-to-output]           0.000     2.809
| (intra 'clb' routing)                                                   0.142     2.951
| (inter-block routing)                                                   0.284     3.235
| (intra 'bram' routing)                                                  0.000     3.235
u_gng_interp.c2[0].ADDR_A2_i[8] (TDP36K at (36,19))                       0.000     3.235
data arrival time                                                                   3.235

clock clock0 (rise edge)                                                  6.800     6.800
clock source latency                                                      0.000     6.800
clock0.inpad[0] (.input at (6,0))                                         0.000     6.800
| (intra 'io' routing)                                                    0.099     6.899
| (inter-block routing)                                                   0.000     6.899
| (intra 'bram' routing)                                                  0.000     6.899
u_gng_interp.c2[0].CLK_A2_i[0] (TDP36K at (36,19))                        0.000     6.899
clock uncertainty                                                         0.000     6.899
cell setup time                                                          -0.500     6.399
data required time                                                                  6.399
-----------------------------------------------------------------------------------------
data required time                                                                  6.399
data arrival time                                                                  -3.235
-----------------------------------------------------------------------------------------
slack (MET)                                                                         3.165


#Path 71
Startpoint: u_gng_interp.addr[1].Q[0] (dffsre at (32,16) clocked by clock0)
Endpoint  : u_gng_interp.c0[1].ADDR_A1_i[6] (TDP36K at (30,19) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (6,0))                                         0.000     0.000
| (intra 'io' routing)                                                    0.099     0.099
| (inter-block routing)                                                   0.000     0.099
| (intra 'clb' routing)                                                   2.000     2.099
u_gng_interp.addr[1].C[0] (dffsre at (32,16))                             0.000     2.099
| (primitive 'dffsre' Tcq_max)                                            0.709     2.809
u_gng_interp.addr[1].Q[0] (dffsre at (32,16)) [clock-to-output]           0.000     2.809
| (intra 'clb' routing)                                                   0.142     2.951
| (inter-block routing)                                                   0.284     3.235
| (intra 'bram' routing)                                                  0.000     3.235
u_gng_interp.c0[1].ADDR_A1_i[6] (TDP36K at (30,19))                       0.000     3.235
data arrival time                                                                   3.235

clock clock0 (rise edge)                                                  6.800     6.800
clock source latency                                                      0.000     6.800
clock0.inpad[0] (.input at (6,0))                                         0.000     6.800
| (intra 'io' routing)                                                    0.099     6.899
| (inter-block routing)                                                   0.000     6.899
| (intra 'bram' routing)                                                  0.000     6.899
u_gng_interp.c0[1].CLK_A1_i[0] (TDP36K at (30,19))                        0.000     6.899
clock uncertainty                                                         0.000     6.899
cell setup time                                                          -0.500     6.399
data required time                                                                  6.399
-----------------------------------------------------------------------------------------
data required time                                                                  6.399
data arrival time                                                                  -3.235
-----------------------------------------------------------------------------------------
slack (MET)                                                                         3.165


#Path 72
Startpoint: u_gng_interp.addr[1].Q[0] (dffsre at (32,16) clocked by clock0)
Endpoint  : u_gng_interp.c0[1].ADDR_A2_i[6] (TDP36K at (30,19) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (6,0))                                         0.000     0.000
| (intra 'io' routing)                                                    0.099     0.099
| (inter-block routing)                                                   0.000     0.099
| (intra 'clb' routing)                                                   2.000     2.099
u_gng_interp.addr[1].C[0] (dffsre at (32,16))                             0.000     2.099
| (primitive 'dffsre' Tcq_max)                                            0.709     2.809
u_gng_interp.addr[1].Q[0] (dffsre at (32,16)) [clock-to-output]           0.000     2.809
| (intra 'clb' routing)                                                   0.142     2.951
| (inter-block routing)                                                   0.284     3.235
| (intra 'bram' routing)                                                  0.000     3.235
u_gng_interp.c0[1].ADDR_A2_i[6] (TDP36K at (30,19))                       0.000     3.235
data arrival time                                                                   3.235

clock clock0 (rise edge)                                                  6.800     6.800
clock source latency                                                      0.000     6.800
clock0.inpad[0] (.input at (6,0))                                         0.000     6.800
| (intra 'io' routing)                                                    0.099     6.899
| (inter-block routing)                                                   0.000     6.899
| (intra 'bram' routing)                                                  0.000     6.899
u_gng_interp.c0[1].CLK_A2_i[0] (TDP36K at (30,19))                        0.000     6.899
clock uncertainty                                                         0.000     6.899
cell setup time                                                          -0.500     6.399
data required time                                                                  6.399
-----------------------------------------------------------------------------------------
data required time                                                                  6.399
data arrival time                                                                  -3.235
-----------------------------------------------------------------------------------------
slack (MET)                                                                         3.165


#Path 73
Startpoint: u_gng_interp.addr[5].Q[0] (dffsre at (34,17) clocked by clock0)
Endpoint  : u_gng_interp.c2[0].ADDR_A2_i[10] (TDP36K at (36,19) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                     0.099     0.099
| (inter-block routing)                                                    0.000     0.099
| (intra 'clb' routing)                                                    2.000     2.099
u_gng_interp.addr[5].C[0] (dffsre at (34,17))                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                             0.709     2.809
u_gng_interp.addr[5].Q[0] (dffsre at (34,17)) [clock-to-output]            0.000     2.809
| (intra 'clb' routing)                                                    0.142     2.951
| (inter-block routing)                                                    0.284     3.235
| (intra 'bram' routing)                                                   0.000     3.235
u_gng_interp.c2[0].ADDR_A2_i[10] (TDP36K at (36,19))                       0.000     3.235
data arrival time                                                                    3.235

clock clock0 (rise edge)                                                   6.800     6.800
clock source latency                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                          0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing)                                                    0.000     6.899
| (intra 'bram' routing)                                                   0.000     6.899
u_gng_interp.c2[0].CLK_A2_i[0] (TDP36K at (36,19))                         0.000     6.899
clock uncertainty                                                          0.000     6.899
cell setup time                                                           -0.500     6.399
data required time                                                                   6.399
------------------------------------------------------------------------------------------
data required time                                                                   6.399
data arrival time                                                                   -3.235
------------------------------------------------------------------------------------------
slack (MET)                                                                          3.165


#Path 74
Startpoint: u_gng_interp.addr[3].Q[0] (dffsre at (34,18) clocked by clock0)
Endpoint  : u_gng_interp.c2[0].ADDR_A1_i[8] (TDP36K at (36,19) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (6,0))                                         0.000     0.000
| (intra 'io' routing)                                                    0.099     0.099
| (inter-block routing)                                                   0.000     0.099
| (intra 'clb' routing)                                                   2.000     2.099
u_gng_interp.addr[3].C[0] (dffsre at (34,18))                             0.000     2.099
| (primitive 'dffsre' Tcq_max)                                            0.709     2.809
u_gng_interp.addr[3].Q[0] (dffsre at (34,18)) [clock-to-output]           0.000     2.809
| (intra 'clb' routing)                                                   0.142     2.951
| (inter-block routing)                                                   0.284     3.235
| (intra 'bram' routing)                                                  0.000     3.235
u_gng_interp.c2[0].ADDR_A1_i[8] (TDP36K at (36,19))                       0.000     3.235
data arrival time                                                                   3.235

clock clock0 (rise edge)                                                  6.800     6.800
clock source latency                                                      0.000     6.800
clock0.inpad[0] (.input at (6,0))                                         0.000     6.800
| (intra 'io' routing)                                                    0.099     6.899
| (inter-block routing)                                                   0.000     6.899
| (intra 'bram' routing)                                                  0.000     6.899
u_gng_interp.c2[0].CLK_A1_i[0] (TDP36K at (36,19))                        0.000     6.899
clock uncertainty                                                         0.000     6.899
cell setup time                                                          -0.500     6.399
data required time                                                                  6.399
-----------------------------------------------------------------------------------------
data required time                                                                  6.399
data arrival time                                                                  -3.235
-----------------------------------------------------------------------------------------
slack (MET)                                                                         3.165


#Path 75
Startpoint: u_gng_interp.addr[6].Q[0] (dffsre at (35,19) clocked by clock0)
Endpoint  : u_gng_interp.c2[0].ADDR_A1_i[11] (TDP36K at (36,19) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                     0.099     0.099
| (inter-block routing)                                                    0.000     0.099
| (intra 'clb' routing)                                                    2.000     2.099
u_gng_interp.addr[6].C[0] (dffsre at (35,19))                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                             0.709     2.809
u_gng_interp.addr[6].Q[0] (dffsre at (35,19)) [clock-to-output]            0.000     2.809
| (intra 'clb' routing)                                                    0.142     2.951
| (inter-block routing)                                                    0.284     3.235
| (intra 'bram' routing)                                                   0.000     3.235
u_gng_interp.c2[0].ADDR_A1_i[11] (TDP36K at (36,19))                       0.000     3.235
data arrival time                                                                    3.235

clock clock0 (rise edge)                                                   6.800     6.800
clock source latency                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                          0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing)                                                    0.000     6.899
| (intra 'bram' routing)                                                   0.000     6.899
u_gng_interp.c2[0].CLK_A1_i[0] (TDP36K at (36,19))                         0.000     6.899
clock uncertainty                                                          0.000     6.899
cell setup time                                                           -0.500     6.399
data required time                                                                   6.399
------------------------------------------------------------------------------------------
data required time                                                                   6.399
data arrival time                                                                   -3.235
------------------------------------------------------------------------------------------
slack (MET)                                                                          3.165


#Path 76
Startpoint: u_gng_interp.addr[0].Q[0] (dffsre at (37,19) clocked by clock0)
Endpoint  : u_gng_interp.c2[0].ADDR_A1_i[5] (TDP36K at (36,19) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (6,0))                                         0.000     0.000
| (intra 'io' routing)                                                    0.099     0.099
| (inter-block routing)                                                   0.000     0.099
| (intra 'clb' routing)                                                   2.000     2.099
u_gng_interp.addr[0].C[0] (dffsre at (37,19))                             0.000     2.099
| (primitive 'dffsre' Tcq_max)                                            0.709     2.809
u_gng_interp.addr[0].Q[0] (dffsre at (37,19)) [clock-to-output]           0.000     2.809
| (intra 'clb' routing)                                                   0.142     2.951
| (inter-block routing)                                                   0.284     3.235
| (intra 'bram' routing)                                                  0.000     3.235
u_gng_interp.c2[0].ADDR_A1_i[5] (TDP36K at (36,19))                       0.000     3.235
data arrival time                                                                   3.235

clock clock0 (rise edge)                                                  6.800     6.800
clock source latency                                                      0.000     6.800
clock0.inpad[0] (.input at (6,0))                                         0.000     6.800
| (intra 'io' routing)                                                    0.099     6.899
| (inter-block routing)                                                   0.000     6.899
| (intra 'bram' routing)                                                  0.000     6.899
u_gng_interp.c2[0].CLK_A1_i[0] (TDP36K at (36,19))                        0.000     6.899
clock uncertainty                                                         0.000     6.899
cell setup time                                                          -0.500     6.399
data required time                                                                  6.399
-----------------------------------------------------------------------------------------
data required time                                                                  6.399
data arrival time                                                                  -3.235
-----------------------------------------------------------------------------------------
slack (MET)                                                                         3.165


#Path 77
Startpoint: u_gng_interp.addr[0].Q[0] (dffsre at (37,19) clocked by clock0)
Endpoint  : u_gng_interp.c2[0].ADDR_A2_i[5] (TDP36K at (36,19) clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input at (6,0))                                         0.000     0.000
| (intra 'io' routing)                                                    0.099     0.099
| (inter-block routing)                                                   0.000     0.099
| (intra 'clb' routing)                                                   2.000     2.099
u_gng_interp.addr[0].C[0] (dffsre at (37,19))                             0.000     2.099
| (primitive 'dffsre' Tcq_max)                                            0.709     2.809
u_gng_interp.addr[0].Q[0] (dffsre at (37,19)) [clock-to-output]           0.000     2.809
| (intra 'clb' routing)                                                   0.142     2.951
| (inter-block routing)                                                   0.284     3.235
| (intra 'bram' routing)                                                  0.000     3.235
u_gng_interp.c2[0].ADDR_A2_i[5] (TDP36K at (36,19))                       0.000     3.235
data arrival time                                                                   3.235

clock clock0 (rise edge)                                                  6.800     6.800
clock source latency                                                      0.000     6.800
clock0.inpad[0] (.input at (6,0))                                         0.000     6.800
| (intra 'io' routing)                                                    0.099     6.899
| (inter-block routing)                                                   0.000     6.899
| (intra 'bram' routing)                                                  0.000     6.899
u_gng_interp.c2[0].CLK_A2_i[0] (TDP36K at (36,19))                        0.000     6.899
clock uncertainty                                                         0.000     6.899
cell setup time                                                          -0.500     6.399
data required time                                                                  6.399
-----------------------------------------------------------------------------------------
data required time                                                                  6.399
data arrival time                                                                  -3.235
-----------------------------------------------------------------------------------------
slack (MET)                                                                         3.165


#Path 78
Startpoint: u_gng_interp.u_gng_smul_16_18_sadd_37.a_reg[0].Q[0] (dffsre at (34,22) clocked by clock0)
Endpoint  : $abc$11169$li094_li094.D[0] (dffsre at (35,22) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                             0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                        0.099     0.099
| (inter-block routing)                                                                                                                                                                                                       0.000     0.099
| (intra 'clb' routing)                                                                                                                                                                                                       2.000     2.099
u_gng_interp.u_gng_smul_16_18_sadd_37.a_reg[0].C[0] (dffsre at (34,22))                                                                                                                                                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                                                                0.709     2.809
u_gng_interp.u_gng_smul_16_18_sadd_37.a_reg[0].Q[0] (dffsre at (34,22)) [clock-to-output]                                                                                                                                     0.000     2.809
| (intra 'clb' routing)                                                                                                                                                                                                       0.142     2.951
| (inter-block routing)                                                                                                                                                                                                       0.404     3.355
| (intra 'dsp' routing)                                                                                                                                                                                                       0.000     3.355
$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0].b[0] (RS_DSP2_MULT at (33,19))                        0.000     3.355
| (primitive 'RS_DSP2_MULT' combinational delay)                                                                                                                                                                              0.200     3.555
$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0].z[19] (RS_DSP2_MULT at (33,19))                       0.000     3.555
| (intra 'dsp' routing)                                                                                                                                                                                                       0.000     3.555
| (inter-block routing)                                                                                                                                                                                                       0.284     3.838
| (intra 'clb' routing)                                                                                                                                                                                                       0.208     4.046
$abc$24103$new_new_n820__.in[1] (.names at (35,21))                                                                                                                                                                           0.000     4.046
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.160     4.206
$abc$24103$new_new_n820__.out[0] (.names at (35,21))                                                                                                                                                                          0.000     4.206
| (intra 'clb' routing)                                                                                                                                                                                                       0.149     4.355
| (inter-block routing)                                                                                                                                                                                                       0.284     4.638
| (intra 'clb' routing)                                                                                                                                                                                                       0.208     4.846
$abc$24103$new_new_n828__.in[2] (.names at (35,22))                                                                                                                                                                           0.000     4.846
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.170     5.016
$abc$24103$new_new_n828__.out[0] (.names at (35,22))                                                                                                                                                                          0.000     5.016
| (intra 'clb' routing)                                                                                                                                                                                                       0.363     5.379
$abc$11169$li093_li093.in[0] (.names at (35,22))                                                                                                                                                                              0.000     5.379
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.280     5.659
$abc$11169$li093_li093.out[0] (.names at (35,22))                                                                                                                                                                             0.000     5.659
| (intra 'clb' routing)                                                                                                                                                                                                       0.000     5.659
$abc$11169$li094_li094.D[0] (dffsre at (35,22))                                                                                                                                                                               0.000     5.659
data arrival time                                                                                                                                                                                                                       5.659

clock clock0 (rise edge)                                                                                                                                                                                                      6.800     6.800
clock source latency                                                                                                                                                                                                          0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                             0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                        0.099     6.899
| (inter-block routing)                                                                                                                                                                                                       0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                       2.000     8.899
$abc$11169$li094_li094.C[0] (dffsre at (35,22))                                                                                                                                                                               0.000     8.899
clock uncertainty                                                                                                                                                                                                             0.000     8.899
cell setup time                                                                                                                                                                                                              -0.063     8.836
data required time                                                                                                                                                                                                                      8.836
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                      8.836
data arrival time                                                                                                                                                                                                                      -5.659
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                             3.176


#Path 79
Startpoint: $abc$10667$lo007.Q[0] (dffsre at (37,18) clocked by clock0)
Endpoint  : $abc$11169$lo358.D[0] (dffsre at (34,20) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                     0.099     0.099
| (inter-block routing)                                                    0.000     0.099
| (intra 'clb' routing)                                                    2.000     2.099
$abc$10667$lo007.C[0] (dffsre at (37,18))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                             0.709     2.809
$abc$10667$lo007.Q[0] (dffsre at (37,18)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                                    0.142     2.951
| (inter-block routing)                                                    0.512     3.463
| (intra 'clb' routing)                                                    0.208     3.671
$abc$24103$new_new_n928__.in[3] (.names at (38,14))                        0.000     3.671
| (primitive '.names' combinational delay)                                 0.160     3.831
$abc$24103$new_new_n928__.out[0] (.names at (38,14))                       0.000     3.831
| (intra 'clb' routing)                                                    0.363     4.193
$abc$11169$li358_li358.in[1] (.names at (38,14))                           0.000     4.193
| (primitive '.names' combinational delay)                                 0.170     4.363
$abc$11169$li358_li358.out[0] (.names at (38,14))                          0.000     4.363
| (intra 'clb' routing)                                                    0.149     4.512
| (inter-block routing)                                                    0.524     5.036
| (intra 'clb' routing)                                                    0.428     5.464
$abc$11169$lo358.D[0] (dffsre at (34,20))                                  0.000     5.464
data arrival time                                                                    5.464

clock clock0 (rise edge)                                                   6.800     6.800
clock source latency                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                          0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing)                                                    0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
$abc$11169$lo358.C[0] (dffsre at (34,20))                                  0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -5.464
------------------------------------------------------------------------------------------
slack (MET)                                                                          3.372


#Path 80
Startpoint: u_gng_interp.c0_r5[0].Q[0] (dffsre at (29,21) clocked by clock0)
Endpoint  : $abc$11169$li309_li309.D[0] (dffsre at (23,11) clocked by clock0)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                  0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing)                                                                            0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
u_gng_interp.c0_r5[0].C[0] (dffsre at (29,21))                                                     0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
u_gng_interp.c0_r5[0].Q[0] (dffsre at (29,21)) [clock-to-output]                                   0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (inter-block routing)                                                                            0.272     3.223
| (intra 'clb' routing)                                                                            0.388     3.611
$auto$alumacc.cc:485:replace_alu$952.C[1].g[0] (adder_carry at (29,21))                            0.000     3.611
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.661
$auto$alumacc.cc:485:replace_alu$952.C[1].cout[0] (adder_carry at (29,21))                         0.000     3.661
| (intra 'clb' routing)                                                                            0.052     3.712
$auto$alumacc.cc:485:replace_alu$952.C[2].cin[0] (adder_carry at (29,21))                          0.000     3.712
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.762
$auto$alumacc.cc:485:replace_alu$952.C[2].cout[0] (adder_carry at (29,21))                         0.000     3.762
| (intra 'clb' routing)                                                                            0.052     3.814
$auto$alumacc.cc:485:replace_alu$952.C[3].cin[0] (adder_carry at (29,21))                          0.000     3.814
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.864
$auto$alumacc.cc:485:replace_alu$952.C[3].cout[0] (adder_carry at (29,21))                         0.000     3.864
| (intra 'clb' routing)                                                                            0.052     3.915
$auto$alumacc.cc:485:replace_alu$952.C[4].cin[0] (adder_carry at (29,21))                          0.000     3.915
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.965
$auto$alumacc.cc:485:replace_alu$952.C[4].cout[0] (adder_carry at (29,21))                         0.000     3.965
| (intra 'clb' routing)                                                                            0.052     4.017
$auto$alumacc.cc:485:replace_alu$952.C[5].cin[0] (adder_carry at (29,21))                          0.000     4.017
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.067
$auto$alumacc.cc:485:replace_alu$952.C[5].cout[0] (adder_carry at (29,21))                         0.000     4.067
| (intra 'clb' routing)                                                                            0.052     4.118
$auto$alumacc.cc:485:replace_alu$952.C[6].cin[0] (adder_carry at (29,21))                          0.000     4.118
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.168
$auto$alumacc.cc:485:replace_alu$952.C[6].cout[0] (adder_carry at (29,21))                         0.000     4.168
| (intra 'clb' routing)                                                                            0.052     4.220
$auto$alumacc.cc:485:replace_alu$952.C[7].cin[0] (adder_carry at (29,21))                          0.000     4.220
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.270
$auto$alumacc.cc:485:replace_alu$952.C[7].sumout[0] (adder_carry at (29,21))                       0.000     4.270
| (intra 'clb' routing)                                                                            0.248     4.518
| (inter-block routing)                                                                            0.644     5.162
| (intra 'clb' routing)                                                                            0.208     5.370
$abc$11169$li308_li308.in[0] (.names at (23,11))                                                   0.000     5.370
| (primitive '.names' combinational delay)                                                         0.070     5.440
$abc$11169$li308_li308.out[0] (.names at (23,11))                                                  0.000     5.440
| (intra 'clb' routing)                                                                            0.000     5.440
$abc$11169$li309_li309.D[0] (dffsre at (23,11))                                                    0.000     5.440
data arrival time                                                                                            5.440

clock clock0 (rise edge)                                                                           6.800     6.800
clock source latency                                                                               0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                  0.000     6.800
| (intra 'io' routing)                                                                             0.099     6.899
| (inter-block routing)                                                                            0.000     6.899
| (intra 'clb' routing)                                                                            2.000     8.899
$abc$11169$li309_li309.C[0] (dffsre at (23,11))                                                    0.000     8.899
clock uncertainty                                                                                  0.000     8.899
cell setup time                                                                                   -0.063     8.836
data required time                                                                                           8.836
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           8.836
data arrival time                                                                                           -5.440
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  3.396


#Path 81
Startpoint: $abc$10667$lo011.Q[0] (dffsre at (40,17) clocked by clock0)
Endpoint  : $abc$11169$lo367.D[0] (dffsre at (35,19) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                     0.099     0.099
| (inter-block routing)                                                    0.000     0.099
| (intra 'clb' routing)                                                    2.000     2.099
$abc$10667$lo011.C[0] (dffsre at (40,17))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                             0.709     2.809
$abc$10667$lo011.Q[0] (dffsre at (40,17)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                                    0.142     2.951
| (inter-block routing)                                                    0.272     3.223
| (intra 'clb' routing)                                                    0.208     3.431
$abc$24103$new_new_n946__.in[1] (.names at (40,17))                        0.000     3.431
| (primitive '.names' combinational delay)                                 0.200     3.631
$abc$24103$new_new_n946__.out[0] (.names at (40,17))                       0.000     3.631
| (intra 'clb' routing)                                                    0.149     3.779
| (inter-block routing)                                                    0.404     4.183
| (intra 'clb' routing)                                                    0.208     4.391
$abc$11169$li367_li367.in[1] (.names at (35,17))                          -0.000     4.391
| (primitive '.names' combinational delay)                                 0.120     4.511
$abc$11169$li367_li367.out[0] (.names at (35,17))                          0.000     4.511
| (intra 'clb' routing)                                                    0.149     4.660
| (inter-block routing)                                                    0.284     4.943
| (intra 'clb' routing)                                                    0.488     5.431
$abc$11169$lo367.D[0] (dffsre at (35,19))                                  0.000     5.431
data arrival time                                                                    5.431

clock clock0 (rise edge)                                                   6.800     6.800
clock source latency                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                          0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing)                                                    0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
$abc$11169$lo367.C[0] (dffsre at (35,19))                                  0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -5.431
------------------------------------------------------------------------------------------
slack (MET)                                                                          3.404


#Path 82
Startpoint: $abc$10667$lo044.Q[0] (dffsre at (40,17) clocked by clock0)
Endpoint  : $abc$11169$lo363.D[0] (dffsre at (34,20) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                     0.099     0.099
| (inter-block routing)                                                    0.000     0.099
| (intra 'clb' routing)                                                    2.000     2.099
$abc$10667$lo044.C[0] (dffsre at (40,17))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                             0.709     2.809
$abc$10667$lo044.Q[0] (dffsre at (40,17)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                                    0.142     2.951
| (inter-block routing)                                                    0.284     3.235
| (intra 'clb' routing)                                                    0.208     3.443
$abc$24103$new_new_n938__.in[3] (.names at (38,14))                        0.000     3.443
| (primitive '.names' combinational delay)                                 0.160     3.603
$abc$24103$new_new_n938__.out[0] (.names at (38,14))                       0.000     3.603
| (intra 'clb' routing)                                                    0.363     3.965
$abc$11169$li363_li363.in[1] (.names at (38,14))                           0.000     3.965
| (primitive '.names' combinational delay)                                 0.280     4.245
$abc$11169$li363_li363.out[0] (.names at (38,14))                          0.000     4.245
| (intra 'clb' routing)                                                    0.149     4.394
| (inter-block routing)                                                    0.524     4.918
| (intra 'clb' routing)                                                    0.488     5.406
$abc$11169$lo363.D[0] (dffsre at (34,20))                                  0.000     5.406
data arrival time                                                                    5.406

clock clock0 (rise edge)                                                   6.800     6.800
clock source latency                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                          0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing)                                                    0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
$abc$11169$lo363.C[0] (dffsre at (34,20))                                  0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -5.406
------------------------------------------------------------------------------------------
slack (MET)                                                                          3.430


#Path 83
Startpoint: u_gng_interp.c0_r5[0].Q[0] (dffsre at (29,21) clocked by clock0)
Endpoint  : $abc$11169$li305_li305.D[0] (dffsre at (23,11) clocked by clock0)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                  0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing)                                                                            0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
u_gng_interp.c0_r5[0].C[0] (dffsre at (29,21))                                                     0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
u_gng_interp.c0_r5[0].Q[0] (dffsre at (29,21)) [clock-to-output]                                   0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (inter-block routing)                                                                            0.272     3.223
| (intra 'clb' routing)                                                                            0.388     3.611
$auto$alumacc.cc:485:replace_alu$952.C[1].g[0] (adder_carry at (29,21))                            0.000     3.611
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.661
$auto$alumacc.cc:485:replace_alu$952.C[1].cout[0] (adder_carry at (29,21))                         0.000     3.661
| (intra 'clb' routing)                                                                            0.052     3.712
$auto$alumacc.cc:485:replace_alu$952.C[2].cin[0] (adder_carry at (29,21))                          0.000     3.712
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.762
$auto$alumacc.cc:485:replace_alu$952.C[2].cout[0] (adder_carry at (29,21))                         0.000     3.762
| (intra 'clb' routing)                                                                            0.052     3.814
$auto$alumacc.cc:485:replace_alu$952.C[3].cin[0] (adder_carry at (29,21))                          0.000     3.814
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.864
$auto$alumacc.cc:485:replace_alu$952.C[3].cout[0] (adder_carry at (29,21))                         0.000     3.864
| (intra 'clb' routing)                                                                            0.052     3.915
$auto$alumacc.cc:485:replace_alu$952.C[4].cin[0] (adder_carry at (29,21))                          0.000     3.915
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.965
$auto$alumacc.cc:485:replace_alu$952.C[4].cout[0] (adder_carry at (29,21))                         0.000     3.965
| (intra 'clb' routing)                                                                            0.052     4.017
$auto$alumacc.cc:485:replace_alu$952.C[5].cin[0] (adder_carry at (29,21))                          0.000     4.017
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.067
$auto$alumacc.cc:485:replace_alu$952.C[5].sumout[0] (adder_carry at (29,21))                       0.000     4.067
| (intra 'clb' routing)                                                                            0.248     4.315
| (inter-block routing)                                                                            0.644     4.959
| (intra 'clb' routing)                                                                            0.208     5.167
$abc$11169$li304_li304.in[0] (.names at (23,11))                                                   0.000     5.167
| (primitive '.names' combinational delay)                                                         0.220     5.387
$abc$11169$li304_li304.out[0] (.names at (23,11))                                                  0.000     5.387
| (intra 'clb' routing)                                                                            0.000     5.387
$abc$11169$li305_li305.D[0] (dffsre at (23,11))                                                    0.000     5.387
data arrival time                                                                                            5.387

clock clock0 (rise edge)                                                                           6.800     6.800
clock source latency                                                                               0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                  0.000     6.800
| (intra 'io' routing)                                                                             0.099     6.899
| (inter-block routing)                                                                            0.000     6.899
| (intra 'clb' routing)                                                                            2.000     8.899
$abc$11169$li305_li305.C[0] (dffsre at (23,11))                                                    0.000     8.899
clock uncertainty                                                                                  0.000     8.899
cell setup time                                                                                   -0.063     8.836
data required time                                                                                           8.836
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           8.836
data arrival time                                                                                           -5.387
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  3.449


#Path 84
Startpoint: u_gng_interp.c0_r5[0].Q[0] (dffsre at (29,21) clocked by clock0)
Endpoint  : $abc$11169$li307_li307.D[0] (dffsre at (23,11) clocked by clock0)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                  0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing)                                                                            0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
u_gng_interp.c0_r5[0].C[0] (dffsre at (29,21))                                                     0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
u_gng_interp.c0_r5[0].Q[0] (dffsre at (29,21)) [clock-to-output]                                   0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (inter-block routing)                                                                            0.272     3.223
| (intra 'clb' routing)                                                                            0.388     3.611
$auto$alumacc.cc:485:replace_alu$952.C[1].g[0] (adder_carry at (29,21))                            0.000     3.611
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.661
$auto$alumacc.cc:485:replace_alu$952.C[1].cout[0] (adder_carry at (29,21))                         0.000     3.661
| (intra 'clb' routing)                                                                            0.052     3.712
$auto$alumacc.cc:485:replace_alu$952.C[2].cin[0] (adder_carry at (29,21))                          0.000     3.712
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.762
$auto$alumacc.cc:485:replace_alu$952.C[2].cout[0] (adder_carry at (29,21))                         0.000     3.762
| (intra 'clb' routing)                                                                            0.052     3.814
$auto$alumacc.cc:485:replace_alu$952.C[3].cin[0] (adder_carry at (29,21))                          0.000     3.814
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.864
$auto$alumacc.cc:485:replace_alu$952.C[3].cout[0] (adder_carry at (29,21))                         0.000     3.864
| (intra 'clb' routing)                                                                            0.052     3.915
$auto$alumacc.cc:485:replace_alu$952.C[4].cin[0] (adder_carry at (29,21))                          0.000     3.915
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.965
$auto$alumacc.cc:485:replace_alu$952.C[4].cout[0] (adder_carry at (29,21))                         0.000     3.965
| (intra 'clb' routing)                                                                            0.052     4.017
$auto$alumacc.cc:485:replace_alu$952.C[5].cin[0] (adder_carry at (29,21))                          0.000     4.017
| (primitive 'adder_carry' combinational delay)                                                    0.050     4.067
$auto$alumacc.cc:485:replace_alu$952.C[5].sumout[0] (adder_carry at (29,21))                       0.000     4.067
| (intra 'clb' routing)                                                                            0.248     4.315
| (inter-block routing)                                                                            0.644     4.959
| (intra 'clb' routing)                                                                            0.208     5.167
$abc$11169$li306_li306.in[1] (.names at (23,11))                                                   0.000     5.167
| (primitive '.names' combinational delay)                                                         0.220     5.387
$abc$11169$li306_li306.out[0] (.names at (23,11))                                                  0.000     5.387
| (intra 'clb' routing)                                                                            0.000     5.387
$abc$11169$li307_li307.D[0] (dffsre at (23,11))                                                    0.000     5.387
data arrival time                                                                                            5.387

clock clock0 (rise edge)                                                                           6.800     6.800
clock source latency                                                                               0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                  0.000     6.800
| (intra 'io' routing)                                                                             0.099     6.899
| (inter-block routing)                                                                            0.000     6.899
| (intra 'clb' routing)                                                                            2.000     8.899
$abc$11169$li307_li307.C[0] (dffsre at (23,11))                                                    0.000     8.899
clock uncertainty                                                                                  0.000     8.899
cell setup time                                                                                   -0.063     8.836
data required time                                                                                           8.836
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           8.836
data arrival time                                                                                           -5.387
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  3.449


#Path 85
Startpoint: $abc$10667$lo130.Q[0] (dffsre at (38,13) clocked by clock0)
Endpoint  : $abc$11169$lo376.D[0] (dffsre at (35,18) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                     0.099     0.099
| (inter-block routing)                                                    0.000     0.099
| (intra 'clb' routing)                                                    2.000     2.099
$abc$10667$lo130.C[0] (dffsre at (38,13))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                             0.709     2.809
$abc$10667$lo130.Q[0] (dffsre at (38,13)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                                    0.142     2.951
| (inter-block routing)                                                    0.404     3.355
| (intra 'clb' routing)                                                    0.208     3.563
$abc$24103$new_new_n993__.in[1] (.names at (38,16))                        0.000     3.563
| (primitive '.names' combinational delay)                                 0.160     3.723
$abc$24103$new_new_n993__.out[0] (.names at (38,16))                       0.000     3.723
| (intra 'clb' routing)                                                    0.149     3.871
| (inter-block routing)                                                    0.284     4.155
| (intra 'clb' routing)                                                    0.208     4.363
$abc$24103$new_new_n995__.in[1] (.names at (40,14))                        0.000     4.363
| (primitive '.names' combinational delay)                                 0.120     4.483
$abc$24103$new_new_n995__.out[0] (.names at (40,14))                       0.000     4.483
| (intra 'clb' routing)                                                    0.149     4.632
| (inter-block routing)                                                    0.404     5.035
| (intra 'clb' routing)                                                    0.208     5.243
$abc$11169$li376_li376.in[2] (.names at (35,18))                           0.000     5.243
| (primitive '.names' combinational delay)                                 0.120     5.363
$abc$11169$li376_li376.out[0] (.names at (35,18))                          0.000     5.363
| (intra 'clb' routing)                                                    0.000     5.363
$abc$11169$lo376.D[0] (dffsre at (35,18))                                  0.000     5.363
data arrival time                                                                    5.363

clock clock0 (rise edge)                                                   6.800     6.800
clock source latency                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                          0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing)                                                    0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
$abc$11169$lo376.C[0] (dffsre at (35,18))                                  0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -5.363
------------------------------------------------------------------------------------------
slack (MET)                                                                          3.472


#Path 86
Startpoint: $abc$10667$lo175.Q[0] (dffsre at (38,18) clocked by clock0)
Endpoint  : $abc$11169$lo357.D[0] (dffsre at (37,19) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                     0.099     0.099
| (inter-block routing)                                                    0.000     0.099
| (intra 'clb' routing)                                                    2.000     2.099
$abc$10667$lo175.C[0] (dffsre at (38,18))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                             0.709     2.809
$abc$10667$lo175.Q[0] (dffsre at (38,18)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                                    0.142     2.951
| (inter-block routing)                                                    0.500     3.451
| (intra 'clb' routing)                                                    0.208     3.659
$abc$24103$new_new_n926__.in[2] (.names at (35,17))                        0.000     3.659
| (primitive '.names' combinational delay)                                 0.260     3.919
$abc$24103$new_new_n926__.out[0] (.names at (35,17))                       0.000     3.919
| (intra 'clb' routing)                                                    0.363     4.281
$abc$11169$li357_li357.in[1] (.names at (35,17))                           0.000     4.281
| (primitive '.names' combinational delay)                                 0.220     4.501
$abc$11169$li357_li357.out[0] (.names at (35,17))                          0.000     4.501
| (intra 'clb' routing)                                                    0.149     4.650
| (inter-block routing)                                                    0.284     4.934
| (intra 'clb' routing)                                                    0.428     5.362
$abc$11169$lo357.D[0] (dffsre at (37,19))                                  0.000     5.362
data arrival time                                                                    5.362

clock clock0 (rise edge)                                                   6.800     6.800
clock source latency                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                          0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing)                                                    0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
$abc$11169$lo357.C[0] (dffsre at (37,19))                                  0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -5.362
------------------------------------------------------------------------------------------
slack (MET)                                                                          3.474


#Path 87
Startpoint: $abc$10667$lo012.Q[0] (dffsre at (38,16) clocked by clock0)
Endpoint  : $abc$11169$lo356.D[0] (dffsre at (32,16) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                     0.099     0.099
| (inter-block routing)                                                    0.000     0.099
| (intra 'clb' routing)                                                    2.000     2.099
$abc$10667$lo012.C[0] (dffsre at (38,16))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                             0.709     2.809
$abc$10667$lo012.Q[0] (dffsre at (38,16)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                                    0.142     2.951
| (inter-block routing)                                                    0.500     3.451
| (intra 'clb' routing)                                                    0.208     3.659
$abc$24103$new_new_n924__.in[3] (.names at (35,15))                        0.000     3.659
| (primitive '.names' combinational delay)                                 0.160     3.819
$abc$24103$new_new_n924__.out[0] (.names at (35,15))                       0.000     3.819
| (intra 'clb' routing)                                                    0.363     4.181
$abc$11169$li356_li356.in[1] (.names at (35,15))                           0.000     4.181
| (primitive '.names' combinational delay)                                 0.170     4.351
$abc$11169$li356_li356.out[0] (.names at (35,15))                          0.000     4.351
| (intra 'clb' routing)                                                    0.149     4.500
| (inter-block routing)                                                    0.500     5.000
| (intra 'clb' routing)                                                    0.328     5.328
$abc$11169$lo356.D[0] (dffsre at (32,16))                                  0.000     5.328
data arrival time                                                                    5.328

clock clock0 (rise edge)                                                   6.800     6.800
clock source latency                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                          0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing)                                                    0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
$abc$11169$lo356.C[0] (dffsre at (32,16))                                  0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -5.328
------------------------------------------------------------------------------------------
slack (MET)                                                                          3.508


#Path 88
Startpoint: $abc$10667$lo001.Q[0] (dffsre at (38,13) clocked by clock0)
Endpoint  : $abc$11169$lo377.D[0] (dffsre at (34,20) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                     0.099     0.099
| (inter-block routing)                                                    0.000     0.099
| (intra 'clb' routing)                                                    2.000     2.099
$abc$10667$lo001.C[0] (dffsre at (38,13))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                             0.709     2.809
$abc$10667$lo001.Q[0] (dffsre at (38,13)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                                    0.142     2.951
| (inter-block routing)                                                    0.272     3.223
| (intra 'clb' routing)                                                    0.208     3.431
$abc$24103$new_new_n999__.in[1] (.names at (38,13))                        0.000     3.431
| (primitive '.names' combinational delay)                                 0.160     3.591
$abc$24103$new_new_n999__.out[0] (.names at (38,13))                       0.000     3.591
| (intra 'clb' routing)                                                    0.149     3.739
| (inter-block routing)                                                    0.404     4.143
| (intra 'clb' routing)                                                    0.208     4.351
$abc$11169$li377_li377.in[2] (.names at (38,18))                          -0.000     4.351
| (primitive '.names' combinational delay)                                 0.120     4.471
$abc$11169$li377_li377.out[0] (.names at (38,18))                          0.000     4.471
| (intra 'clb' routing)                                                    0.149     4.620
| (inter-block routing)                                                    0.404     5.023
| (intra 'clb' routing)                                                    0.278     5.301
$abc$11169$lo377.D[0] (dffsre at (34,20))                                  0.000     5.301
data arrival time                                                                    5.301

clock clock0 (rise edge)                                                   6.800     6.800
clock source latency                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                          0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing)                                                    0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
$abc$11169$lo377.C[0] (dffsre at (34,20))                                  0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -5.301
------------------------------------------------------------------------------------------
slack (MET)                                                                          3.534


#Path 89
Startpoint: u_gng_interp.c0_r5[0].Q[0] (dffsre at (29,21) clocked by clock0)
Endpoint  : $abc$11169$li303_li303.D[0] (dffsre at (23,11) clocked by clock0)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                  0.000     0.000
| (intra 'io' routing)                                                                             0.099     0.099
| (inter-block routing)                                                                            0.000     0.099
| (intra 'clb' routing)                                                                            2.000     2.099
u_gng_interp.c0_r5[0].C[0] (dffsre at (29,21))                                                     0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                     0.709     2.809
u_gng_interp.c0_r5[0].Q[0] (dffsre at (29,21)) [clock-to-output]                                   0.000     2.809
| (intra 'clb' routing)                                                                            0.142     2.951
| (inter-block routing)                                                                            0.272     3.223
| (intra 'clb' routing)                                                                            0.388     3.611
$auto$alumacc.cc:485:replace_alu$952.C[1].g[0] (adder_carry at (29,21))                            0.000     3.611
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.661
$auto$alumacc.cc:485:replace_alu$952.C[1].cout[0] (adder_carry at (29,21))                         0.000     3.661
| (intra 'clb' routing)                                                                            0.052     3.712
$auto$alumacc.cc:485:replace_alu$952.C[2].cin[0] (adder_carry at (29,21))                          0.000     3.712
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.762
$auto$alumacc.cc:485:replace_alu$952.C[2].cout[0] (adder_carry at (29,21))                         0.000     3.762
| (intra 'clb' routing)                                                                            0.052     3.814
$auto$alumacc.cc:485:replace_alu$952.C[3].cin[0] (adder_carry at (29,21))                          0.000     3.814
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.864
$auto$alumacc.cc:485:replace_alu$952.C[3].cout[0] (adder_carry at (29,21))                         0.000     3.864
| (intra 'clb' routing)                                                                            0.052     3.915
$auto$alumacc.cc:485:replace_alu$952.C[4].cin[0] (adder_carry at (29,21))                          0.000     3.915
| (primitive 'adder_carry' combinational delay)                                                    0.050     3.965
$auto$alumacc.cc:485:replace_alu$952.C[4].sumout[0] (adder_carry at (29,21))                       0.000     3.965
| (intra 'clb' routing)                                                                            0.248     4.213
| (inter-block routing)                                                                            0.644     4.857
| (intra 'clb' routing)                                                                            0.208     5.065
$abc$11169$li302_li302.in[0] (.names at (23,11))                                                   0.000     5.065
| (primitive '.names' combinational delay)                                                         0.070     5.135
$abc$11169$li302_li302.out[0] (.names at (23,11))                                                  0.000     5.135
| (intra 'clb' routing)                                                                            0.000     5.135
$abc$11169$li303_li303.D[0] (dffsre at (23,11))                                                    0.000     5.135
data arrival time                                                                                            5.135

clock clock0 (rise edge)                                                                           6.800     6.800
clock source latency                                                                               0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                  0.000     6.800
| (intra 'io' routing)                                                                             0.099     6.899
| (inter-block routing)                                                                            0.000     6.899
| (intra 'clb' routing)                                                                            2.000     8.899
$abc$11169$li303_li303.C[0] (dffsre at (23,11))                                                    0.000     8.899
clock uncertainty                                                                                  0.000     8.899
cell setup time                                                                                   -0.063     8.836
data required time                                                                                           8.836
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           8.836
data arrival time                                                                                           -5.135
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  3.700


#Path 90
Startpoint: u_gng_interp.u_gng_smul_16_18_sadd_37.a_reg[0].Q[0] (dffsre at (34,22) clocked by clock0)
Endpoint  : $abc$11169$li085_li085.D[0] (dffsre at (35,21) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                             0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                        0.099     0.099
| (inter-block routing)                                                                                                                                                                                                       0.000     0.099
| (intra 'clb' routing)                                                                                                                                                                                                       2.000     2.099
u_gng_interp.u_gng_smul_16_18_sadd_37.a_reg[0].C[0] (dffsre at (34,22))                                                                                                                                                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                                                                0.709     2.809
u_gng_interp.u_gng_smul_16_18_sadd_37.a_reg[0].Q[0] (dffsre at (34,22)) [clock-to-output]                                                                                                                                     0.000     2.809
| (intra 'clb' routing)                                                                                                                                                                                                       0.142     2.951
| (inter-block routing)                                                                                                                                                                                                       0.404     3.355
| (intra 'dsp' routing)                                                                                                                                                                                                       0.000     3.355
$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0].b[0] (RS_DSP2_MULT at (33,19))                        0.000     3.355
| (primitive 'RS_DSP2_MULT' combinational delay)                                                                                                                                                                              0.200     3.555
$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0].z[19] (RS_DSP2_MULT at (33,19))                       0.000     3.555
| (intra 'dsp' routing)                                                                                                                                                                                                       0.000     3.555
| (inter-block routing)                                                                                                                                                                                                       0.284     3.838
| (intra 'clb' routing)                                                                                                                                                                                                       0.208     4.046
$abc$24103$new_new_n820__.in[1] (.names at (35,21))                                                                                                                                                                           0.000     4.046
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.160     4.206
$abc$24103$new_new_n820__.out[0] (.names at (35,21))                                                                                                                                                                          0.000     4.206
| (intra 'clb' routing)                                                                                                                                                                                                       0.149     4.355
| (inter-block routing)                                                                                                                                                                                                       0.272     4.626
| (intra 'clb' routing)                                                                                                                                                                                                       0.208     4.834
$abc$11169$li084_li084.in[3] (.names at (35,21))                                                                                                                                                                              0.000     4.834
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.280     5.114
$abc$11169$li084_li084.out[0] (.names at (35,21))                                                                                                                                                                             0.000     5.114
| (intra 'clb' routing)                                                                                                                                                                                                       0.000     5.114
$abc$11169$li085_li085.D[0] (dffsre at (35,21))                                                                                                                                                                               0.000     5.114
data arrival time                                                                                                                                                                                                                       5.114

clock clock0 (rise edge)                                                                                                                                                                                                      6.800     6.800
clock source latency                                                                                                                                                                                                          0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                             0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                        0.099     6.899
| (inter-block routing)                                                                                                                                                                                                       0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                       2.000     8.899
$abc$11169$li085_li085.C[0] (dffsre at (35,21))                                                                                                                                                                               0.000     8.899
clock uncertainty                                                                                                                                                                                                             0.000     8.899
cell setup time                                                                                                                                                                                                              -0.063     8.836
data required time                                                                                                                                                                                                                      8.836
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                      8.836
data arrival time                                                                                                                                                                                                                      -5.114
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                             3.721


#Path 91
Startpoint: $abc$10667$lo134.Q[0] (dffsre at (38,14) clocked by clock0)
Endpoint  : $abc$11169$lo368.D[0] (dffsre at (35,19) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                     0.099     0.099
| (inter-block routing)                                                    0.000     0.099
| (intra 'clb' routing)                                                    2.000     2.099
$abc$10667$lo134.C[0] (dffsre at (38,14))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                             0.709     2.809
$abc$10667$lo134.Q[0] (dffsre at (38,14)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                                    0.142     2.951
| (inter-block routing)                                                    0.272     3.223
| (intra 'clb' routing)                                                    0.208     3.431
$abc$24103$new_new_n948__.in[0] (.names at (38,14))                        0.000     3.431
| (primitive '.names' combinational delay)                                 0.200     3.631
$abc$24103$new_new_n948__.out[0] (.names at (38,14))                       0.000     3.631
| (intra 'clb' routing)                                                    0.363     3.993
$abc$11169$li368_li368.in[1] (.names at (38,14))                           0.000     3.993
| (primitive '.names' combinational delay)                                 0.170     4.163
$abc$11169$li368_li368.out[0] (.names at (38,14))                          0.000     4.163
| (intra 'clb' routing)                                                    0.149     4.312
| (inter-block routing)                                                    0.524     4.836
| (intra 'clb' routing)                                                    0.278     5.114
$abc$11169$lo368.D[0] (dffsre at (35,19))                                  0.000     5.114
data arrival time                                                                    5.114

clock clock0 (rise edge)                                                   6.800     6.800
clock source latency                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                          0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing)                                                    0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
$abc$11169$lo368.C[0] (dffsre at (35,19))                                  0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -5.114
------------------------------------------------------------------------------------------
slack (MET)                                                                          3.722


#Path 92
Startpoint: $abc$11169$lo305.Q[0] (dffsre at (23,11) clocked by clock0)
Endpoint  : data_out[14].D[0] (dffsre at (23,13) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                     0.099     0.099
| (inter-block routing)                                                    0.000     0.099
| (intra 'clb' routing)                                                    2.000     2.099
$abc$11169$lo305.C[0] (dffsre at (23,11))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                             0.709     2.809
$abc$11169$lo305.Q[0] (dffsre at (23,11)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                                    0.142     2.951
| (inter-block routing)                                                    0.284     3.235
| (intra 'clb' routing)                                                    0.208     3.443
$abc$24103$new_new_n872__.in[4] (.names at (23,12))                        0.000     3.443
| (primitive '.names' combinational delay)                                 0.200     3.643
$abc$24103$new_new_n872__.out[0] (.names at (23,12))                       0.000     3.643
| (intra 'clb' routing)                                                    0.363     4.005
$abc$24103$new_new_n879__.in[0] (.names at (23,12))                        0.000     4.005
| (primitive '.names' combinational delay)                                 0.260     4.265
$abc$24103$new_new_n879__.out[0] (.names at (23,12))                       0.000     4.265
| (intra 'clb' routing)                                                    0.149     4.414
| (inter-block routing)                                                    0.284     4.697
| (intra 'clb' routing)                                                    0.208     4.905
$abc$11169$li282_li282.in[4] (.names at (23,13))                          -0.000     4.905
| (primitive '.names' combinational delay)                                 0.200     5.105
$abc$11169$li282_li282.out[0] (.names at (23,13))                          0.000     5.105
| (intra 'clb' routing)                                                    0.000     5.105
data_out[14].D[0] (dffsre at (23,13))                                      0.000     5.105
data arrival time                                                                    5.105

clock clock0 (rise edge)                                                   6.800     6.800
clock source latency                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                          0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing)                                                    0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
data_out[14].C[0] (dffsre at (23,13))                                      0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -5.105
------------------------------------------------------------------------------------------
slack (MET)                                                                          3.730


#Path 93
Startpoint: u_gng_interp.addr[5].Q[0] (dffsre at (34,17) clocked by clock0)
Endpoint  : $abc$11169$li065_li065.D[0] (dffsre at (35,18) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                     0.099     0.099
| (inter-block routing)                                                    0.000     0.099
| (intra 'clb' routing)                                                    2.000     2.099
u_gng_interp.addr[5].C[0] (dffsre at (34,17))                              0.000     2.099
| (primitive 'dffsre' Tcq_max)                                             0.709     2.809
u_gng_interp.addr[5].Q[0] (dffsre at (34,17)) [clock-to-output]            0.000     2.809
| (intra 'clb' routing)                                                    0.142     2.951
| (inter-block routing)                                                    0.404     3.355
| (intra 'clb' routing)                                                    0.208     3.563
$abc$24103$new_new_n858__.in[1] (.names at (35,18))                        0.000     3.563
| (primitive '.names' combinational delay)                                 0.280     3.843
$abc$24103$new_new_n858__.out[0] (.names at (35,18))                       0.000     3.843
| (intra 'clb' routing)                                                    1.006     4.848
$abc$11169$li136_li136.in[4] (.names at (35,18))                           0.000     4.848
| (primitive '.names' combinational delay)                                 0.170     5.018
$abc$11169$li136_li136.out[0] (.names at (35,18))                          0.000     5.018
| (intra 'clb' routing)                                                    0.000     5.018
$abc$11169$li065_li065.D[0] (dffsre at (35,18))                            0.000     5.018
data arrival time                                                                    5.018

clock clock0 (rise edge)                                                   6.800     6.800
clock source latency                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                          0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing)                                                    0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
$abc$11169$li065_li065.C[0] (dffsre at (35,18))                            0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -5.018
------------------------------------------------------------------------------------------
slack (MET)                                                                          3.817


#Path 94
Startpoint: u_gng_interp.u_gng_smul_16_18_sadd_37.a_reg[0].Q[0] (dffsre at (34,22) clocked by clock0)
Endpoint  : $abc$11169$li082_li082.D[0] (dffsre at (35,22) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                             0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                        0.099     0.099
| (inter-block routing)                                                                                                                                                                                                       0.000     0.099
| (intra 'clb' routing)                                                                                                                                                                                                       2.000     2.099
u_gng_interp.u_gng_smul_16_18_sadd_37.a_reg[0].C[0] (dffsre at (34,22))                                                                                                                                                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                                                                0.709     2.809
u_gng_interp.u_gng_smul_16_18_sadd_37.a_reg[0].Q[0] (dffsre at (34,22)) [clock-to-output]                                                                                                                                     0.000     2.809
| (intra 'clb' routing)                                                                                                                                                                                                       0.142     2.951
| (inter-block routing)                                                                                                                                                                                                       0.404     3.355
| (intra 'dsp' routing)                                                                                                                                                                                                       0.000     3.355
$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0].b[0] (RS_DSP2_MULT at (33,19))                        0.000     3.355
| (primitive 'RS_DSP2_MULT' combinational delay)                                                                                                                                                                              0.200     3.555
$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0].z[19] (RS_DSP2_MULT at (33,19))                       0.000     3.555
| (intra 'dsp' routing)                                                                                                                                                                                                       0.000     3.555
| (inter-block routing)                                                                                                                                                                                                       0.284     3.838
| (intra 'clb' routing)                                                                                                                                                                                                       0.208     4.046
$abc$24103$new_new_n820__.in[1] (.names at (35,21))                                                                                                                                                                           0.000     4.046
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.160     4.206
$abc$24103$new_new_n820__.out[0] (.names at (35,21))                                                                                                                                                                          0.000     4.206
| (intra 'clb' routing)                                                                                                                                                                                                       0.149     4.355
| (inter-block routing)                                                                                                                                                                                                       0.284     4.638
| (intra 'clb' routing)                                                                                                                                                                                                       0.208     4.846
$abc$11169$li081_li081.in[0] (.names at (35,22))                                                                                                                                                                              0.000     4.846
| (primitive '.names' combinational delay)                                                                                                                                                                                    0.170     5.016
$abc$11169$li081_li081.out[0] (.names at (35,22))                                                                                                                                                                             0.000     5.016
| (intra 'clb' routing)                                                                                                                                                                                                       0.000     5.016
$abc$11169$li082_li082.D[0] (dffsre at (35,22))                                                                                                                                                                               0.000     5.016
data arrival time                                                                                                                                                                                                                       5.016

clock clock0 (rise edge)                                                                                                                                                                                                      6.800     6.800
clock source latency                                                                                                                                                                                                          0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                             0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                        0.099     6.899
| (inter-block routing)                                                                                                                                                                                                       0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                       2.000     8.899
$abc$11169$li082_li082.C[0] (dffsre at (35,22))                                                                                                                                                                               0.000     8.899
clock uncertainty                                                                                                                                                                                                             0.000     8.899
cell setup time                                                                                                                                                                                                              -0.063     8.836
data required time                                                                                                                                                                                                                      8.836
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                      8.836
data arrival time                                                                                                                                                                                                                      -5.016
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                             3.819


#Path 95
Startpoint: $abc$10667$lo158.Q[0] (dffsre at (38,13) clocked by clock0)
Endpoint  : $abc$11169$auto$blifparse.cc:362:parse_blif$11462.q[0].D[0] (sh_dff at (37,18) clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input at (6,0))                                                                     0.000     0.000
| (intra 'io' routing)                                                                                0.099     0.099
| (inter-block routing)                                                                               0.000     0.099
| (intra 'clb' routing)                                                                               2.000     2.099
$abc$10667$lo158.C[0] (dffsre at (38,13))                                                             0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                        0.709     2.809
$abc$10667$lo158.Q[0] (dffsre at (38,13)) [clock-to-output]                                           0.000     2.809
| (intra 'clb' routing)                                                                               0.142     2.951
| (inter-block routing)                                                                               0.524     3.475
| (intra 'clb' routing)                                                                               0.208     3.683
$abc$24103$new_new_n894__.in[2] (.names at (37,18))                                                   0.000     3.683
| (primitive '.names' combinational delay)                                                            0.110     3.793
$abc$24103$new_new_n894__.out[0] (.names at (37,18))                                                  0.000     3.793
| (intra 'clb' routing)                                                                               0.363     4.155
$abc$11169$li292_li292.in[1] (.names at (37,18))                                                      0.000     4.155
| (primitive '.names' combinational delay)                                                            0.170     4.325
$abc$11169$li292_li292.out[0] (.names at (37,18))                                                     0.000     4.325
| (intra 'clb' routing)                                                                               0.149     4.474
| (inter-block routing)                                                                               0.272     4.746
| (intra 'clb' routing)                                                                               0.200     4.946
$abc$11169$auto$blifparse.cc:362:parse_blif$11462.q[0].D[0] (sh_dff at (37,18))                       0.000     4.946
data arrival time                                                                                               4.946

clock clock0 (rise edge)                                                                              6.800     6.800
clock source latency                                                                                  0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                     0.000     6.800
| (intra 'io' routing)                                                                                0.099     6.899
| (inter-block routing)                                                                               0.000     6.899
| (intra 'clb' routing)                                                                               2.000     8.899
$abc$11169$auto$blifparse.cc:362:parse_blif$11462.q[0].C[0] (sh_dff at (37,18))                       0.000     8.899
clock uncertainty                                                                                     0.000     8.899
cell setup time                                                                                      -0.063     8.836
data required time                                                                                              8.836
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              8.836
data arrival time                                                                                              -4.946
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     3.890


#Path 96
Startpoint: $abc$11169$lo305.Q[0] (dffsre at (23,11) clocked by clock0)
Endpoint  : data_out[10].D[0] (dffsre at (23,12) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                     0.099     0.099
| (inter-block routing)                                                    0.000     0.099
| (intra 'clb' routing)                                                    2.000     2.099
$abc$11169$lo305.C[0] (dffsre at (23,11))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                             0.709     2.809
$abc$11169$lo305.Q[0] (dffsre at (23,11)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                                    0.142     2.951
| (inter-block routing)                                                    0.284     3.235
| (intra 'clb' routing)                                                    0.208     3.443
$abc$24103$new_new_n872__.in[4] (.names at (23,12))                        0.000     3.443
| (primitive '.names' combinational delay)                                 0.200     3.643
$abc$24103$new_new_n872__.out[0] (.names at (23,12))                       0.000     3.643
| (intra 'clb' routing)                                                    0.363     4.005
$abc$24103$new_new_n875__.in[0] (.names at (23,12))                        0.000     4.005
| (primitive '.names' combinational delay)                                 0.220     4.225
$abc$24103$new_new_n875__.out[0] (.names at (23,12))                       0.000     4.225
| (intra 'clb' routing)                                                    0.363     4.588
$abc$11169$li278_li278.in[3] (.names at (23,12))                           0.000     4.588
| (primitive '.names' combinational delay)                                 0.320     4.908
$abc$11169$li278_li278.out[0] (.names at (23,12))                          0.000     4.908
| (intra 'clb' routing)                                                    0.000     4.908
data_out[10].D[0] (dffsre at (23,12))                                      0.000     4.908
data arrival time                                                                    4.908

clock clock0 (rise edge)                                                   6.800     6.800
clock source latency                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                          0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing)                                                    0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
data_out[10].C[0] (dffsre at (23,12))                                      0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -4.908
------------------------------------------------------------------------------------------
slack (MET)                                                                          3.928


#Path 97
Startpoint: $abc$10667$lo097.Q[0] (dffsre at (40,17) clocked by clock0)
Endpoint  : $abc$11169$lo372.D[0] (dffsre at (34,20) clocked by clock0)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                0.000     0.000
clock source latency                                                    0.000     0.000
clock0.inpad[0] (.input at (6,0))                                       0.000     0.000
| (intra 'io' routing)                                                  0.099     0.099
| (inter-block routing)                                                 0.000     0.099
| (intra 'clb' routing)                                                 2.000     2.099
$abc$10667$lo097.C[0] (dffsre at (40,17))                               0.000     2.099
| (primitive 'dffsre' Tcq_max)                                          0.709     2.809
$abc$10667$lo097.Q[0] (dffsre at (40,17)) [clock-to-output]             0.000     2.809
| (intra 'clb' routing)                                                 0.142     2.951
| (inter-block routing)                                                 0.512     3.463
| (intra 'clb' routing)                                                 0.208     3.671
$abc$11169$li372_li372.in[4] (.names at (37,13))                        0.000     3.671
| (primitive '.names' combinational delay)                              0.200     3.871
$abc$11169$li372_li372.out[0] (.names at (37,13))                       0.000     3.871
| (intra 'clb' routing)                                                 0.149     4.019
| (inter-block routing)                                                 0.524     4.543
| (intra 'clb' routing)                                                 0.328     4.871
$abc$11169$lo372.D[0] (dffsre at (34,20))                               0.000     4.871
data arrival time                                                                 4.871

clock clock0 (rise edge)                                                6.800     6.800
clock source latency                                                    0.000     6.800
clock0.inpad[0] (.input at (6,0))                                       0.000     6.800
| (intra 'io' routing)                                                  0.099     6.899
| (inter-block routing)                                                 0.000     6.899
| (intra 'clb' routing)                                                 2.000     8.899
$abc$11169$lo372.C[0] (dffsre at (34,20))                               0.000     8.899
clock uncertainty                                                       0.000     8.899
cell setup time                                                        -0.063     8.836
data required time                                                                8.836
---------------------------------------------------------------------------------------
data required time                                                                8.836
data arrival time                                                                -4.871
---------------------------------------------------------------------------------------
slack (MET)                                                                       3.965


#Path 98
Startpoint: $abc$11169$lo305.Q[0] (dffsre at (23,11) clocked by clock0)
Endpoint  : data_out[9].D[0] (dffsre at (23,12) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                     0.099     0.099
| (inter-block routing)                                                    0.000     0.099
| (intra 'clb' routing)                                                    2.000     2.099
$abc$11169$lo305.C[0] (dffsre at (23,11))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                             0.709     2.809
$abc$11169$lo305.Q[0] (dffsre at (23,11)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                                    0.142     2.951
| (inter-block routing)                                                    0.284     3.235
| (intra 'clb' routing)                                                    0.208     3.443
$abc$24103$new_new_n872__.in[4] (.names at (23,12))                        0.000     3.443
| (primitive '.names' combinational delay)                                 0.200     3.643
$abc$24103$new_new_n872__.out[0] (.names at (23,12))                       0.000     3.643
| (intra 'clb' routing)                                                    0.363     4.005
$abc$24103$new_new_n875__.in[0] (.names at (23,12))                        0.000     4.005
| (primitive '.names' combinational delay)                                 0.220     4.225
$abc$24103$new_new_n875__.out[0] (.names at (23,12))                       0.000     4.225
| (intra 'clb' routing)                                                    0.363     4.588
$abc$11169$li277_li277.in[3] (.names at (23,12))                           0.000     4.588
| (primitive '.names' combinational delay)                                 0.280     4.868
$abc$11169$li277_li277.out[0] (.names at (23,12))                          0.000     4.868
| (intra 'clb' routing)                                                    0.000     4.868
data_out[9].D[0] (dffsre at (23,12))                                       0.000     4.868
data arrival time                                                                    4.868

clock clock0 (rise edge)                                                   6.800     6.800
clock source latency                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                          0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing)                                                    0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
data_out[9].C[0] (dffsre at (23,12))                                       0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -4.868
------------------------------------------------------------------------------------------
slack (MET)                                                                          3.968


#Path 99
Startpoint: $abc$11169$lo305.Q[0] (dffsre at (23,11) clocked by clock0)
Endpoint  : data_out[15].D[0] (dffsre at (23,12) clocked by clock0)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                   0.000     0.000
clock source latency                                                       0.000     0.000
clock0.inpad[0] (.input at (6,0))                                          0.000     0.000
| (intra 'io' routing)                                                     0.099     0.099
| (inter-block routing)                                                    0.000     0.099
| (intra 'clb' routing)                                                    2.000     2.099
$abc$11169$lo305.C[0] (dffsre at (23,11))                                  0.000     2.099
| (primitive 'dffsre' Tcq_max)                                             0.709     2.809
$abc$11169$lo305.Q[0] (dffsre at (23,11)) [clock-to-output]                0.000     2.809
| (intra 'clb' routing)                                                    0.142     2.951
| (inter-block routing)                                                    0.284     3.235
| (intra 'clb' routing)                                                    0.208     3.443
$abc$24103$new_new_n872__.in[4] (.names at (23,12))                        0.000     3.443
| (primitive '.names' combinational delay)                                 0.200     3.643
$abc$24103$new_new_n872__.out[0] (.names at (23,12))                       0.000     3.643
| (intra 'clb' routing)                                                    0.363     4.005
$abc$24103$new_new_n879__.in[0] (.names at (23,12))                        0.000     4.005
| (primitive '.names' combinational delay)                                 0.260     4.265
$abc$24103$new_new_n879__.out[0] (.names at (23,12))                       0.000     4.265
| (intra 'clb' routing)                                                    0.363     4.628
$abc$11169$li283_li283.in[3] (.names at (23,12))                           0.000     4.628
| (primitive '.names' combinational delay)                                 0.200     4.828
$abc$11169$li283_li283.out[0] (.names at (23,12))                          0.000     4.828
| (intra 'clb' routing)                                                    0.000     4.828
data_out[15].D[0] (dffsre at (23,12))                                      0.000     4.828
data arrival time                                                                    4.828

clock clock0 (rise edge)                                                   6.800     6.800
clock source latency                                                       0.000     6.800
clock0.inpad[0] (.input at (6,0))                                          0.000     6.800
| (intra 'io' routing)                                                     0.099     6.899
| (inter-block routing)                                                    0.000     6.899
| (intra 'clb' routing)                                                    2.000     8.899
data_out[15].C[0] (dffsre at (23,12))                                      0.000     8.899
clock uncertainty                                                          0.000     8.899
cell setup time                                                           -0.063     8.836
data required time                                                                   8.836
------------------------------------------------------------------------------------------
data required time                                                                   8.836
data arrival time                                                                   -4.828
------------------------------------------------------------------------------------------
slack (MET)                                                                          4.008


#Path 100
Startpoint: $abc$10667$lo031.Q[0] (dffsre at (38,13) clocked by clock0)
Endpoint  : $abc$10667$lo003.D[0] (dffsre at (38,16) clocked by clock0)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                0.000     0.000
clock source latency                                                    0.000     0.000
clock0.inpad[0] (.input at (6,0))                                       0.000     0.000
| (intra 'io' routing)                                                  0.099     0.099
| (inter-block routing)                                                 0.000     0.099
| (intra 'clb' routing)                                                 2.000     2.099
$abc$10667$lo031.C[0] (dffsre at (38,13))                               0.000     2.099
| (primitive 'dffsre' Tcq_max)                                          0.709     2.809
$abc$10667$lo031.Q[0] (dffsre at (38,13)) [clock-to-output]             0.000     2.809
| (intra 'clb' routing)                                                 0.142     2.951
| (inter-block routing)                                                 0.512     3.463
| (intra 'clb' routing)                                                 0.208     3.671
$abc$10667$li003_li003.in[1] (.names at (41,16))                        0.000     3.671
| (primitive '.names' combinational delay)                              0.220     3.891
$abc$10667$li003_li003.out[0] (.names at (41,16))                       0.000     3.891
| (intra 'clb' routing)                                                 0.149     4.039
| (inter-block routing)                                                 0.284     4.323
| (intra 'clb' routing)                                                 0.488     4.811
$abc$10667$lo003.D[0] (dffsre at (38,16))                               0.000     4.811
data arrival time                                                                 4.811

clock clock0 (rise edge)                                                6.800     6.800
clock source latency                                                    0.000     6.800
clock0.inpad[0] (.input at (6,0))                                       0.000     6.800
| (intra 'io' routing)                                                  0.099     6.899
| (inter-block routing)                                                 0.000     6.899
| (intra 'clb' routing)                                                 2.000     8.899
$abc$10667$lo003.C[0] (dffsre at (38,16))                               0.000     8.899
clock uncertainty                                                       0.000     8.899
cell setup time                                                        -0.063     8.836
data required time                                                                8.836
---------------------------------------------------------------------------------------
data required time                                                                8.836
data arrival time                                                                -4.811
---------------------------------------------------------------------------------------
slack (MET)                                                                       4.024


#End of timing report
