#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b696e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b69360 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0x1b906f0 .functor NOT 1, L_0x1bbb040, C4<0>, C4<0>, C4<0>;
L_0x1bbae20 .functor XOR 2, L_0x1bbace0, L_0x1bbad80, C4<00>, C4<00>;
L_0x1bbaf30 .functor XOR 2, L_0x1bbae20, L_0x1bbae90, C4<00>, C4<00>;
v0x1bb7d60_0 .net "Y1_dut", 0 0, L_0x1bb9630;  1 drivers
v0x1bb7e20_0 .net "Y1_ref", 0 0, L_0x1b6da50;  1 drivers
v0x1bb7ec0_0 .net "Y3_dut", 0 0, L_0x1bbaae0;  1 drivers
v0x1bb7f90_0 .net "Y3_ref", 0 0, L_0x1bb93f0;  1 drivers
v0x1bb8060_0 .net *"_ivl_10", 1 0, L_0x1bbae90;  1 drivers
v0x1bb8150_0 .net *"_ivl_12", 1 0, L_0x1bbaf30;  1 drivers
v0x1bb81f0_0 .net *"_ivl_2", 1 0, L_0x1bbac40;  1 drivers
v0x1bb82b0_0 .net *"_ivl_4", 1 0, L_0x1bbace0;  1 drivers
v0x1bb8390_0 .net *"_ivl_6", 1 0, L_0x1bbad80;  1 drivers
v0x1bb8470_0 .net *"_ivl_8", 1 0, L_0x1bbae20;  1 drivers
v0x1bb8550_0 .var "clk", 0 0;
v0x1bb85f0_0 .var/2u "stats1", 223 0;
v0x1bb86b0_0 .var/2u "strobe", 0 0;
v0x1bb8770_0 .net "tb_match", 0 0, L_0x1bbb040;  1 drivers
v0x1bb8840_0 .net "tb_mismatch", 0 0, L_0x1b906f0;  1 drivers
v0x1bb88e0_0 .net "w", 0 0, v0x1bb5f20_0;  1 drivers
v0x1bb8980_0 .net "y", 5 0, v0x1bb5fc0_0;  1 drivers
L_0x1bbac40 .concat [ 1 1 0 0], L_0x1bb93f0, L_0x1b6da50;
L_0x1bbace0 .concat [ 1 1 0 0], L_0x1bb93f0, L_0x1b6da50;
L_0x1bbad80 .concat [ 1 1 0 0], L_0x1bbaae0, L_0x1bb9630;
L_0x1bbae90 .concat [ 1 1 0 0], L_0x1bb93f0, L_0x1b6da50;
L_0x1bbb040 .cmp/eeq 2, L_0x1bbac40, L_0x1bbaf30;
S_0x1b81f80 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0x1b69360;
 .timescale -12 -12;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y1";
    .port_info 3 /OUTPUT 1 "Y3";
L_0x1b6da50 .functor AND 1, L_0x1bb8ba0, v0x1bb5f20_0, C4<1>, C4<1>;
L_0x1b82c50 .functor OR 1, L_0x1bb8d60, L_0x1bb8e00, C4<0>, C4<0>;
L_0x1b90760 .functor OR 1, L_0x1b82c50, L_0x1bb8f20, C4<0>, C4<0>;
L_0x1bb9240 .functor OR 1, L_0x1b90760, L_0x1bb9090, C4<0>, C4<0>;
L_0x1bb9380 .functor NOT 1, v0x1bb5f20_0, C4<0>, C4<0>, C4<0>;
L_0x1bb93f0 .functor AND 1, L_0x1bb9240, L_0x1bb9380, C4<1>, C4<1>;
v0x1b90860_0 .net "Y1", 0 0, L_0x1b6da50;  alias, 1 drivers
v0x1b90900_0 .net "Y3", 0 0, L_0x1bb93f0;  alias, 1 drivers
v0x1b6db60_0 .net *"_ivl_1", 0 0, L_0x1bb8ba0;  1 drivers
v0x1b6dc30_0 .net *"_ivl_11", 0 0, L_0x1bb8f20;  1 drivers
v0x1bb4f30_0 .net *"_ivl_12", 0 0, L_0x1b90760;  1 drivers
v0x1bb5060_0 .net *"_ivl_15", 0 0, L_0x1bb9090;  1 drivers
v0x1bb5140_0 .net *"_ivl_16", 0 0, L_0x1bb9240;  1 drivers
v0x1bb5220_0 .net *"_ivl_18", 0 0, L_0x1bb9380;  1 drivers
v0x1bb5300_0 .net *"_ivl_5", 0 0, L_0x1bb8d60;  1 drivers
v0x1bb5470_0 .net *"_ivl_7", 0 0, L_0x1bb8e00;  1 drivers
v0x1bb5550_0 .net *"_ivl_8", 0 0, L_0x1b82c50;  1 drivers
v0x1bb5630_0 .net "w", 0 0, v0x1bb5f20_0;  alias, 1 drivers
v0x1bb56f0_0 .net "y", 5 0, v0x1bb5fc0_0;  alias, 1 drivers
L_0x1bb8ba0 .part v0x1bb5fc0_0, 0, 1;
L_0x1bb8d60 .part v0x1bb5fc0_0, 1, 1;
L_0x1bb8e00 .part v0x1bb5fc0_0, 2, 1;
L_0x1bb8f20 .part v0x1bb5fc0_0, 4, 1;
L_0x1bb9090 .part v0x1bb5fc0_0, 5, 1;
S_0x1bb5850 .scope module, "stim1" "stimulus_gen" 3 100, 3 16 0, S_0x1b69360;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 6 "y";
    .port_info 2 /OUTPUT 1 "w";
    .port_info 3 /INPUT 1 "tb_match";
v0x1bb5ab0_0 .net "clk", 0 0, v0x1bb8550_0;  1 drivers
v0x1bb5b90_0 .var/2s "errored1", 31 0;
v0x1bb5c70_0 .var/2s "onehot_error", 31 0;
v0x1bb5d30_0 .net "tb_match", 0 0, L_0x1bbb040;  alias, 1 drivers
v0x1bb5df0_0 .var/2s "temp", 31 0;
v0x1bb5f20_0 .var "w", 0 0;
v0x1bb5fc0_0 .var "y", 5 0;
E_0x1b7c4d0/0 .event negedge, v0x1bb5ab0_0;
E_0x1b7c4d0/1 .event posedge, v0x1bb5ab0_0;
E_0x1b7c4d0 .event/or E_0x1b7c4d0/0, E_0x1b7c4d0/1;
S_0x1bb60c0 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0x1b69360;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y1";
    .port_info 3 /OUTPUT 1 "Y3";
L_0x1bb9630 .functor AND 1, L_0x1bb9590, v0x1bb5f20_0, C4<1>, C4<1>;
L_0x1bb97e0 .functor NOT 1, v0x1bb5f20_0, C4<0>, C4<0>, C4<0>;
L_0x1bb9850 .functor AND 1, L_0x1bb9740, L_0x1bb97e0, C4<1>, C4<1>;
L_0x1bb9a00 .functor NOT 1, v0x1bb5f20_0, C4<0>, C4<0>, C4<0>;
L_0x1bb9bb0 .functor AND 1, L_0x1bb9960, L_0x1bb9a00, C4<1>, C4<1>;
L_0x1bb9cc0 .functor OR 1, L_0x1bb9850, L_0x1bb9bb0, C4<0>, C4<0>;
L_0x1bb9ee0 .functor AND 1, L_0x1bb9e10, v0x1bb5f20_0, C4<1>, C4<1>;
L_0x1bb9fa0 .functor OR 1, L_0x1bb9cc0, L_0x1bb9ee0, C4<0>, C4<0>;
L_0x1bba1a0 .functor NOT 1, v0x1bb5f20_0, C4<0>, C4<0>, C4<0>;
L_0x1bba210 .functor AND 1, L_0x1bba100, L_0x1bba1a0, C4<1>, C4<1>;
L_0x1bba380 .functor OR 1, L_0x1bb9fa0, L_0x1bba210, C4<0>, C4<0>;
L_0x1bba520 .functor NOT 1, v0x1bb5f20_0, C4<0>, C4<0>, C4<0>;
L_0x1bba600 .functor AND 1, L_0x1bba440, L_0x1bba520, C4<1>, C4<1>;
L_0x1bba710 .functor OR 1, L_0x1bba380, L_0x1bba600, C4<0>, C4<0>;
L_0x1bba590 .functor NOT 1, v0x1bb5f20_0, C4<0>, C4<0>, C4<0>;
L_0x1bba940 .functor AND 1, L_0x1bba8a0, L_0x1bba590, C4<1>, C4<1>;
L_0x1bbaae0 .functor OR 1, L_0x1bba710, L_0x1bba940, C4<0>, C4<0>;
v0x1bb6360_0 .net "Y1", 0 0, L_0x1bb9630;  alias, 1 drivers
v0x1bb6420_0 .net "Y3", 0 0, L_0x1bbaae0;  alias, 1 drivers
v0x1bb64e0_0 .net *"_ivl_1", 0 0, L_0x1bb9590;  1 drivers
v0x1bb65d0_0 .net *"_ivl_11", 0 0, L_0x1bb9960;  1 drivers
v0x1bb66b0_0 .net *"_ivl_12", 0 0, L_0x1bb9a00;  1 drivers
v0x1bb67e0_0 .net *"_ivl_14", 0 0, L_0x1bb9bb0;  1 drivers
v0x1bb68c0_0 .net *"_ivl_16", 0 0, L_0x1bb9cc0;  1 drivers
v0x1bb69a0_0 .net *"_ivl_19", 0 0, L_0x1bb9e10;  1 drivers
v0x1bb6a80_0 .net *"_ivl_20", 0 0, L_0x1bb9ee0;  1 drivers
v0x1bb6bf0_0 .net *"_ivl_22", 0 0, L_0x1bb9fa0;  1 drivers
v0x1bb6cd0_0 .net *"_ivl_25", 0 0, L_0x1bba100;  1 drivers
v0x1bb6db0_0 .net *"_ivl_26", 0 0, L_0x1bba1a0;  1 drivers
v0x1bb6e90_0 .net *"_ivl_28", 0 0, L_0x1bba210;  1 drivers
v0x1bb6f70_0 .net *"_ivl_30", 0 0, L_0x1bba380;  1 drivers
v0x1bb7050_0 .net *"_ivl_33", 0 0, L_0x1bba440;  1 drivers
v0x1bb7130_0 .net *"_ivl_34", 0 0, L_0x1bba520;  1 drivers
v0x1bb7210_0 .net *"_ivl_36", 0 0, L_0x1bba600;  1 drivers
v0x1bb72f0_0 .net *"_ivl_38", 0 0, L_0x1bba710;  1 drivers
v0x1bb73d0_0 .net *"_ivl_41", 0 0, L_0x1bba8a0;  1 drivers
v0x1bb74b0_0 .net *"_ivl_42", 0 0, L_0x1bba590;  1 drivers
v0x1bb7590_0 .net *"_ivl_44", 0 0, L_0x1bba940;  1 drivers
v0x1bb7670_0 .net *"_ivl_5", 0 0, L_0x1bb9740;  1 drivers
v0x1bb7750_0 .net *"_ivl_6", 0 0, L_0x1bb97e0;  1 drivers
v0x1bb7830_0 .net *"_ivl_8", 0 0, L_0x1bb9850;  1 drivers
v0x1bb7910_0 .net "w", 0 0, v0x1bb5f20_0;  alias, 1 drivers
v0x1bb79b0_0 .net "y", 5 0, v0x1bb5fc0_0;  alias, 1 drivers
L_0x1bb9590 .part v0x1bb5fc0_0, 0, 1;
L_0x1bb9740 .part v0x1bb5fc0_0, 1, 1;
L_0x1bb9960 .part v0x1bb5fc0_0, 2, 1;
L_0x1bb9e10 .part v0x1bb5fc0_0, 3, 1;
L_0x1bba100 .part v0x1bb5fc0_0, 3, 1;
L_0x1bba440 .part v0x1bb5fc0_0, 4, 1;
L_0x1bba8a0 .part v0x1bb5fc0_0, 5, 1;
S_0x1bb7b40 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0x1b69360;
 .timescale -12 -12;
E_0x1b7c020 .event anyedge, v0x1bb86b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1bb86b0_0;
    %nor/r;
    %assign/vec4 v0x1bb86b0_0, 0;
    %wait E_0x1b7c020;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1bb5850;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1bb5b90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1bb5c70_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0x1bb5850;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b7c4d0;
    %pushi/vec4 1, 0, 6;
    %vpi_func 3 30 "$random" 32 {0 0 0};
    %pushi/vec4 6, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1bb5fc0_0, 0;
    %vpi_func 3 31 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1bb5f20_0, 0;
    %load/vec4 v0x1bb5d30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bb5c70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1bb5c70_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1bb5b90_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b7c4d0;
T_2.6 ;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %cast2;
    %store/vec4 v0x1bb5df0_0, 0, 32;
T_2.7 ;
    %load/vec4 v0x1bb5df0_0;
    %parti/s 2, 4, 4;
    %load/vec4 v0x1bb5df0_0;
    %parti/s 2, 1, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %load/vec4 v0x1bb5df0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x1bb5df0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %cmp/e;
    %jmp/1 T_2.6, 4;
T_2.8 ;
    %load/vec4 v0x1bb5df0_0;
    %pad/s 6;
    %assign/vec4 v0x1bb5fc0_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1bb5f20_0, 0;
    %load/vec4 v0x1bb5d30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bb5b90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1bb5b90_0, 0, 32;
T_2.9 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0x1bb5c70_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x1bb5b90_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with semi-random inputs." {0 0 0};
T_2.11 ;
    %load/vec4 v0x1bb5c70_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x1bb5b90_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.14 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x1b69360;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bb8550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bb86b0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1b69360;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x1bb8550_0;
    %inv;
    %store/vec4 v0x1bb8550_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x1b69360;
T_5 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1bb5ab0_0, v0x1bb8840_0, v0x1bb8980_0, v0x1bb88e0_0, v0x1bb7e20_0, v0x1bb7d60_0, v0x1bb7f90_0, v0x1bb7ec0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1b69360;
T_6 ;
    %load/vec4 v0x1bb85f0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x1bb85f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1bb85f0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y1", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "Y1" {0 0 0};
T_6.1 ;
    %load/vec4 v0x1bb85f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x1bb85f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1bb85f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y3", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "Y3" {0 0 0};
T_6.3 ;
    %load/vec4 v0x1bb85f0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1bb85f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1bb85f0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1bb85f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x1b69360;
T_7 ;
    %wait E_0x1b7c4d0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bb85f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bb85f0_0, 4, 32;
    %load/vec4 v0x1bb8770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x1bb85f0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bb85f0_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bb85f0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bb85f0_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x1bb7e20_0;
    %load/vec4 v0x1bb7e20_0;
    %load/vec4 v0x1bb7d60_0;
    %xor;
    %load/vec4 v0x1bb7e20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x1bb85f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bb85f0_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x1bb85f0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bb85f0_0, 4, 32;
T_7.4 ;
    %load/vec4 v0x1bb7f90_0;
    %load/vec4 v0x1bb7f90_0;
    %load/vec4 v0x1bb7ec0_0;
    %xor;
    %load/vec4 v0x1bb7f90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v0x1bb85f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bb85f0_0, 4, 32;
T_7.10 ;
    %load/vec4 v0x1bb85f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bb85f0_0, 4, 32;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/2012_q2b/2012_q2b_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can1_depth10/human/2012_q2b/iter2/response0/top_module.sv";
