# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do USB_MIDI_AUDIO_SYNTH_run_msim_rtl_systemverilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final {C:/Users/dpipe/OneDrive/School/ECE385/Final/FIFO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:08 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final" C:/Users/dpipe/OneDrive/School/ECE385/Final/FIFO.v 
# -- Compiling module FIFO
# 
# Top level modules:
# 	FIFO
# End time: 17:36:08 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib USB_MIDI_AUDIO_SYNTH
# ** Warning: (vlib-34) Library already exists at "USB_MIDI_AUDIO_SYNTH".
# vmap USB_MIDI_AUDIO_SYNTH USB_MIDI_AUDIO_SYNTH
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap USB_MIDI_AUDIO_SYNTH USB_MIDI_AUDIO_SYNTH 
# Modifying modelsim.ini
# vlog -vlog01compat -work USB_MIDI_AUDIO_SYNTH +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis {C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/USB_MIDI_AUDIO_SYNTH.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:09 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work USB_MIDI_AUDIO_SYNTH "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis" C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/USB_MIDI_AUDIO_SYNTH.v 
# -- Compiling module USB_MIDI_AUDIO_SYNTH
# 
# Top level modules:
# 	USB_MIDI_AUDIO_SYNTH
# End time: 17:36:09 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work USB_MIDI_AUDIO_SYNTH +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules {C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:09 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work USB_MIDI_AUDIO_SYNTH "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules" C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 17:36:09 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work USB_MIDI_AUDIO_SYNTH +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules {C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:09 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work USB_MIDI_AUDIO_SYNTH "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules" C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 17:36:09 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work USB_MIDI_AUDIO_SYNTH +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules {C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/USB_MIDI_AUDIO_SYNTH_mm_interconnect_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:09 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work USB_MIDI_AUDIO_SYNTH "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules" C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/USB_MIDI_AUDIO_SYNTH_mm_interconnect_0.v 
# -- Compiling module USB_MIDI_AUDIO_SYNTH_mm_interconnect_0
# 
# Top level modules:
# 	USB_MIDI_AUDIO_SYNTH_mm_interconnect_0
# End time: 17:36:09 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work USB_MIDI_AUDIO_SYNTH +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules {C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/USB_MIDI_AUDIO_SYNTH_mm_interconnect_0_avalon_st_adapter_007.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:09 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work USB_MIDI_AUDIO_SYNTH "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules" C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/USB_MIDI_AUDIO_SYNTH_mm_interconnect_0_avalon_st_adapter_007.v 
# -- Compiling module USB_MIDI_AUDIO_SYNTH_mm_interconnect_0_avalon_st_adapter_007
# 
# Top level modules:
# 	USB_MIDI_AUDIO_SYNTH_mm_interconnect_0_avalon_st_adapter_007
# End time: 17:36:09 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work USB_MIDI_AUDIO_SYNTH +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules {C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/USB_MIDI_AUDIO_SYNTH_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:09 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work USB_MIDI_AUDIO_SYNTH "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules" C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/USB_MIDI_AUDIO_SYNTH_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module USB_MIDI_AUDIO_SYNTH_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	USB_MIDI_AUDIO_SYNTH_mm_interconnect_0_avalon_st_adapter
# End time: 17:36:10 on May 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work USB_MIDI_AUDIO_SYNTH +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules {C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:10 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work USB_MIDI_AUDIO_SYNTH "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules" C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 17:36:10 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work USB_MIDI_AUDIO_SYNTH +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules {C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/USB_MIDI_AUDIO_SYNTH_usb_rst.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:10 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work USB_MIDI_AUDIO_SYNTH "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules" C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/USB_MIDI_AUDIO_SYNTH_usb_rst.v 
# -- Compiling module USB_MIDI_AUDIO_SYNTH_usb_rst
# 
# Top level modules:
# 	USB_MIDI_AUDIO_SYNTH_usb_rst
# End time: 17:36:10 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work USB_MIDI_AUDIO_SYNTH +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules {C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/USB_MIDI_AUDIO_SYNTH_usb_gpx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:10 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work USB_MIDI_AUDIO_SYNTH "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules" C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/USB_MIDI_AUDIO_SYNTH_usb_gpx.v 
# -- Compiling module USB_MIDI_AUDIO_SYNTH_usb_gpx
# 
# Top level modules:
# 	USB_MIDI_AUDIO_SYNTH_usb_gpx
# End time: 17:36:10 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work USB_MIDI_AUDIO_SYNTH +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules {C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/USB_MIDI_AUDIO_SYNTH_timer_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:10 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work USB_MIDI_AUDIO_SYNTH "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules" C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/USB_MIDI_AUDIO_SYNTH_timer_0.v 
# -- Compiling module USB_MIDI_AUDIO_SYNTH_timer_0
# 
# Top level modules:
# 	USB_MIDI_AUDIO_SYNTH_timer_0
# End time: 17:36:10 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work USB_MIDI_AUDIO_SYNTH +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules {C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/USB_MIDI_AUDIO_SYNTH_sysid_qsys_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:11 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work USB_MIDI_AUDIO_SYNTH "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules" C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/USB_MIDI_AUDIO_SYNTH_sysid_qsys_0.v 
# -- Compiling module USB_MIDI_AUDIO_SYNTH_sysid_qsys_0
# 
# Top level modules:
# 	USB_MIDI_AUDIO_SYNTH_sysid_qsys_0
# End time: 17:36:11 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work USB_MIDI_AUDIO_SYNTH +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules {C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/USB_MIDI_AUDIO_SYNTH_sw.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:11 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work USB_MIDI_AUDIO_SYNTH "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules" C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/USB_MIDI_AUDIO_SYNTH_sw.v 
# -- Compiling module USB_MIDI_AUDIO_SYNTH_sw
# 
# Top level modules:
# 	USB_MIDI_AUDIO_SYNTH_sw
# End time: 17:36:11 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work USB_MIDI_AUDIO_SYNTH +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules {C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/USB_MIDI_AUDIO_SYNTH_spi_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:11 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work USB_MIDI_AUDIO_SYNTH "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules" C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/USB_MIDI_AUDIO_SYNTH_spi_0.v 
# -- Compiling module USB_MIDI_AUDIO_SYNTH_spi_0
# 
# Top level modules:
# 	USB_MIDI_AUDIO_SYNTH_spi_0
# End time: 17:36:12 on May 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work USB_MIDI_AUDIO_SYNTH +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules {C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/USB_MIDI_AUDIO_SYNTH_sdram_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:13 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work USB_MIDI_AUDIO_SYNTH "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules" C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/USB_MIDI_AUDIO_SYNTH_sdram_pll.v 
# -- Compiling module USB_MIDI_AUDIO_SYNTH_sdram_pll_dffpipe_l2c
# -- Compiling module USB_MIDI_AUDIO_SYNTH_sdram_pll_stdsync_sv6
# -- Compiling module USB_MIDI_AUDIO_SYNTH_sdram_pll_altpll_1vm2
# -- Compiling module USB_MIDI_AUDIO_SYNTH_sdram_pll
# 
# Top level modules:
# 	USB_MIDI_AUDIO_SYNTH_sdram_pll
# End time: 17:36:13 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work USB_MIDI_AUDIO_SYNTH +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules {C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/USB_MIDI_AUDIO_SYNTH_sdram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:13 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work USB_MIDI_AUDIO_SYNTH "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules" C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/USB_MIDI_AUDIO_SYNTH_sdram.v 
# -- Compiling module USB_MIDI_AUDIO_SYNTH_sdram_input_efifo_module
# -- Compiling module USB_MIDI_AUDIO_SYNTH_sdram
# 
# Top level modules:
# 	USB_MIDI_AUDIO_SYNTH_sdram
# End time: 17:36:13 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work USB_MIDI_AUDIO_SYNTH +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules {C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/USB_MIDI_AUDIO_SYNTH_nios2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:13 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work USB_MIDI_AUDIO_SYNTH "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules" C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/USB_MIDI_AUDIO_SYNTH_nios2.v 
# -- Compiling module USB_MIDI_AUDIO_SYNTH_nios2
# 
# Top level modules:
# 	USB_MIDI_AUDIO_SYNTH_nios2
# End time: 17:36:13 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work USB_MIDI_AUDIO_SYNTH +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules {C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/USB_MIDI_AUDIO_SYNTH_nios2_cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:13 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work USB_MIDI_AUDIO_SYNTH "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules" C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/USB_MIDI_AUDIO_SYNTH_nios2_cpu.v 
# -- Compiling module USB_MIDI_AUDIO_SYNTH_nios2_cpu_register_bank_a_module
# -- Compiling module USB_MIDI_AUDIO_SYNTH_nios2_cpu_register_bank_b_module
# -- Compiling module USB_MIDI_AUDIO_SYNTH_nios2_cpu_nios2_oci_debug
# -- Compiling module USB_MIDI_AUDIO_SYNTH_nios2_cpu_nios2_oci_break
# -- Compiling module USB_MIDI_AUDIO_SYNTH_nios2_cpu_nios2_oci_xbrk
# -- Compiling module USB_MIDI_AUDIO_SYNTH_nios2_cpu_nios2_oci_dbrk
# -- Compiling module USB_MIDI_AUDIO_SYNTH_nios2_cpu_nios2_oci_itrace
# -- Compiling module USB_MIDI_AUDIO_SYNTH_nios2_cpu_nios2_oci_td_mode
# -- Compiling module USB_MIDI_AUDIO_SYNTH_nios2_cpu_nios2_oci_dtrace
# -- Compiling module USB_MIDI_AUDIO_SYNTH_nios2_cpu_nios2_oci_compute_input_tm_cnt
# -- Compiling module USB_MIDI_AUDIO_SYNTH_nios2_cpu_nios2_oci_fifo_wrptr_inc
# -- Compiling module USB_MIDI_AUDIO_SYNTH_nios2_cpu_nios2_oci_fifo_cnt_inc
# -- Compiling module USB_MIDI_AUDIO_SYNTH_nios2_cpu_nios2_oci_fifo
# -- Compiling module USB_MIDI_AUDIO_SYNTH_nios2_cpu_nios2_oci_pib
# -- Compiling module USB_MIDI_AUDIO_SYNTH_nios2_cpu_nios2_oci_im
# -- Compiling module USB_MIDI_AUDIO_SYNTH_nios2_cpu_nios2_performance_monitors
# -- Compiling module USB_MIDI_AUDIO_SYNTH_nios2_cpu_nios2_avalon_reg
# -- Compiling module USB_MIDI_AUDIO_SYNTH_nios2_cpu_ociram_sp_ram_module
# -- Compiling module USB_MIDI_AUDIO_SYNTH_nios2_cpu_nios2_ocimem
# -- Compiling module USB_MIDI_AUDIO_SYNTH_nios2_cpu_nios2_oci
# -- Compiling module USB_MIDI_AUDIO_SYNTH_nios2_cpu
# 
# Top level modules:
# 	USB_MIDI_AUDIO_SYNTH_nios2_cpu_nios2_performance_monitors
# 	USB_MIDI_AUDIO_SYNTH_nios2_cpu
# End time: 17:36:13 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work USB_MIDI_AUDIO_SYNTH +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules {C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/USB_MIDI_AUDIO_SYNTH_nios2_cpu_debug_slave_sysclk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:13 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work USB_MIDI_AUDIO_SYNTH "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules" C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/USB_MIDI_AUDIO_SYNTH_nios2_cpu_debug_slave_sysclk.v 
# -- Compiling module USB_MIDI_AUDIO_SYNTH_nios2_cpu_debug_slave_sysclk
# 
# Top level modules:
# 	USB_MIDI_AUDIO_SYNTH_nios2_cpu_debug_slave_sysclk
# End time: 17:36:13 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work USB_MIDI_AUDIO_SYNTH +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules {C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/USB_MIDI_AUDIO_SYNTH_nios2_cpu_debug_slave_tck.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:13 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work USB_MIDI_AUDIO_SYNTH "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules" C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/USB_MIDI_AUDIO_SYNTH_nios2_cpu_debug_slave_tck.v 
# -- Compiling module USB_MIDI_AUDIO_SYNTH_nios2_cpu_debug_slave_tck
# 
# Top level modules:
# 	USB_MIDI_AUDIO_SYNTH_nios2_cpu_debug_slave_tck
# End time: 17:36:14 on May 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work USB_MIDI_AUDIO_SYNTH +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules {C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/USB_MIDI_AUDIO_SYNTH_nios2_cpu_debug_slave_wrapper.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:14 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work USB_MIDI_AUDIO_SYNTH "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules" C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/USB_MIDI_AUDIO_SYNTH_nios2_cpu_debug_slave_wrapper.v 
# -- Compiling module USB_MIDI_AUDIO_SYNTH_nios2_cpu_debug_slave_wrapper
# 
# Top level modules:
# 	USB_MIDI_AUDIO_SYNTH_nios2_cpu_debug_slave_wrapper
# End time: 17:36:14 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work USB_MIDI_AUDIO_SYNTH +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules {C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/USB_MIDI_AUDIO_SYNTH_nios2_cpu_test_bench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:14 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work USB_MIDI_AUDIO_SYNTH "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules" C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/USB_MIDI_AUDIO_SYNTH_nios2_cpu_test_bench.v 
# -- Compiling module USB_MIDI_AUDIO_SYNTH_nios2_cpu_test_bench
# 
# Top level modules:
# 	USB_MIDI_AUDIO_SYNTH_nios2_cpu_test_bench
# End time: 17:36:14 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work USB_MIDI_AUDIO_SYNTH +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules {C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/USB_MIDI_AUDIO_SYNTH_leds_pio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:14 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work USB_MIDI_AUDIO_SYNTH "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules" C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/USB_MIDI_AUDIO_SYNTH_leds_pio.v 
# -- Compiling module USB_MIDI_AUDIO_SYNTH_leds_pio
# 
# Top level modules:
# 	USB_MIDI_AUDIO_SYNTH_leds_pio
# End time: 17:36:15 on May 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work USB_MIDI_AUDIO_SYNTH +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules {C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/USB_MIDI_AUDIO_SYNTH_keycode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:15 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work USB_MIDI_AUDIO_SYNTH "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules" C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/USB_MIDI_AUDIO_SYNTH_keycode.v 
# -- Compiling module USB_MIDI_AUDIO_SYNTH_keycode
# 
# Top level modules:
# 	USB_MIDI_AUDIO_SYNTH_keycode
# End time: 17:36:15 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work USB_MIDI_AUDIO_SYNTH +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules {C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/USB_MIDI_AUDIO_SYNTH_key.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:15 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work USB_MIDI_AUDIO_SYNTH "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules" C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/USB_MIDI_AUDIO_SYNTH_key.v 
# -- Compiling module USB_MIDI_AUDIO_SYNTH_key
# 
# Top level modules:
# 	USB_MIDI_AUDIO_SYNTH_key
# End time: 17:36:15 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work USB_MIDI_AUDIO_SYNTH +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules {C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/USB_MIDI_AUDIO_SYNTH_jtag_uart_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:15 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work USB_MIDI_AUDIO_SYNTH "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules" C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/USB_MIDI_AUDIO_SYNTH_jtag_uart_0.v 
# -- Compiling module USB_MIDI_AUDIO_SYNTH_jtag_uart_0_sim_scfifo_w
# -- Compiling module USB_MIDI_AUDIO_SYNTH_jtag_uart_0_scfifo_w
# -- Compiling module USB_MIDI_AUDIO_SYNTH_jtag_uart_0_sim_scfifo_r
# -- Compiling module USB_MIDI_AUDIO_SYNTH_jtag_uart_0_scfifo_r
# -- Compiling module USB_MIDI_AUDIO_SYNTH_jtag_uart_0
# 
# Top level modules:
# 	USB_MIDI_AUDIO_SYNTH_jtag_uart_0
# End time: 17:36:15 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work USB_MIDI_AUDIO_SYNTH +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules {C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/altera_avalon_i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:15 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work USB_MIDI_AUDIO_SYNTH "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules" C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/altera_avalon_i2c.v 
# -- Compiling module altera_avalon_i2c
# 
# Top level modules:
# 	altera_avalon_i2c
# End time: 17:36:15 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work USB_MIDI_AUDIO_SYNTH +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules {C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/altera_avalon_i2c_csr.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:15 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work USB_MIDI_AUDIO_SYNTH "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules" C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/altera_avalon_i2c_csr.v 
# -- Compiling module altera_avalon_i2c_csr
# 
# Top level modules:
# 	altera_avalon_i2c_csr
# End time: 17:36:15 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work USB_MIDI_AUDIO_SYNTH +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules {C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/altera_avalon_i2c_clk_cnt.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:15 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work USB_MIDI_AUDIO_SYNTH "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules" C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/altera_avalon_i2c_clk_cnt.v 
# -- Compiling module altera_avalon_i2c_clk_cnt
# 
# Top level modules:
# 	altera_avalon_i2c_clk_cnt
# End time: 17:36:15 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work USB_MIDI_AUDIO_SYNTH +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules {C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/altera_avalon_i2c_condt_det.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:15 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work USB_MIDI_AUDIO_SYNTH "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules" C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/altera_avalon_i2c_condt_det.v 
# -- Compiling module altera_avalon_i2c_condt_det
# 
# Top level modules:
# 	altera_avalon_i2c_condt_det
# End time: 17:36:15 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work USB_MIDI_AUDIO_SYNTH +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules {C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/altera_avalon_i2c_condt_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:16 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work USB_MIDI_AUDIO_SYNTH "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules" C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/altera_avalon_i2c_condt_gen.v 
# -- Compiling module altera_avalon_i2c_condt_gen
# 
# Top level modules:
# 	altera_avalon_i2c_condt_gen
# End time: 17:36:16 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work USB_MIDI_AUDIO_SYNTH +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules {C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/altera_avalon_i2c_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:16 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work USB_MIDI_AUDIO_SYNTH "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules" C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/altera_avalon_i2c_fifo.v 
# -- Compiling module altera_avalon_i2c_fifo
# 
# Top level modules:
# 	altera_avalon_i2c_fifo
# End time: 17:36:16 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work USB_MIDI_AUDIO_SYNTH +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules {C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/altera_avalon_i2c_mstfsm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:16 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work USB_MIDI_AUDIO_SYNTH "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules" C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/altera_avalon_i2c_mstfsm.v 
# -- Compiling module altera_avalon_i2c_mstfsm
# 
# Top level modules:
# 	altera_avalon_i2c_mstfsm
# End time: 17:36:16 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work USB_MIDI_AUDIO_SYNTH +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules {C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/altera_avalon_i2c_rxshifter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:16 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work USB_MIDI_AUDIO_SYNTH "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules" C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/altera_avalon_i2c_rxshifter.v 
# -- Compiling module altera_avalon_i2c_rxshifter
# 
# Top level modules:
# 	altera_avalon_i2c_rxshifter
# End time: 17:36:17 on May 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work USB_MIDI_AUDIO_SYNTH +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules {C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/altera_avalon_i2c_txshifter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:17 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work USB_MIDI_AUDIO_SYNTH "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules" C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/altera_avalon_i2c_txshifter.v 
# -- Compiling module altera_avalon_i2c_txshifter
# 
# Top level modules:
# 	altera_avalon_i2c_txshifter
# End time: 17:36:17 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work USB_MIDI_AUDIO_SYNTH +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules {C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/altera_avalon_i2c_spksupp.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:17 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work USB_MIDI_AUDIO_SYNTH "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules" C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/altera_avalon_i2c_spksupp.v 
# -- Compiling module altera_avalon_i2c_spksupp
# 
# Top level modules:
# 	altera_avalon_i2c_spksupp
# End time: 17:36:17 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work USB_MIDI_AUDIO_SYNTH +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules {C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/altera_avalon_i2c_txout.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:17 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work USB_MIDI_AUDIO_SYNTH "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules" C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/altera_avalon_i2c_txout.v 
# -- Compiling module altera_avalon_i2c_txout
# 
# Top level modules:
# 	altera_avalon_i2c_txout
# End time: 17:36:17 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work USB_MIDI_AUDIO_SYNTH +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules {C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/USB_MIDI_AUDIO_SYNTH_hex_digits_pio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:17 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work USB_MIDI_AUDIO_SYNTH "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules" C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/USB_MIDI_AUDIO_SYNTH_hex_digits_pio.v 
# -- Compiling module USB_MIDI_AUDIO_SYNTH_hex_digits_pio
# 
# Top level modules:
# 	USB_MIDI_AUDIO_SYNTH_hex_digits_pio
# End time: 17:36:17 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final {C:/Users/dpipe/OneDrive/School/ECE385/Final/f_table.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:17 on May 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final" C:/Users/dpipe/OneDrive/School/ECE385/Final/f_table.sv 
# -- Compiling module f_table
# 
# Top level modules:
# 	f_table
# End time: 17:36:17 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final {C:/Users/dpipe/OneDrive/School/ECE385/Final/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:17 on May 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final" C:/Users/dpipe/OneDrive/School/ECE385/Final/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 17:36:17 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final {C:/Users/dpipe/OneDrive/School/ECE385/Final/TOP.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:17 on May 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final" C:/Users/dpipe/OneDrive/School/ECE385/Final/TOP.sv 
# -- Compiling module TOP
# 
# Top level modules:
# 	TOP
# End time: 17:36:18 on May 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final {C:/Users/dpipe/OneDrive/School/ECE385/Final/I2S.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:18 on May 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final" C:/Users/dpipe/OneDrive/School/ECE385/Final/I2S.sv 
# -- Compiling module i2s
# 
# Top level modules:
# 	i2s
# End time: 17:36:18 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final {C:/Users/dpipe/OneDrive/School/ECE385/Final/test_wave_table.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:18 on May 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final" C:/Users/dpipe/OneDrive/School/ECE385/Final/test_wave_table.sv 
# -- Compiling module wave_table_test
# 
# Top level modules:
# 	wave_table_test
# End time: 17:36:18 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final {C:/Users/dpipe/OneDrive/School/ECE385/Final/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:18 on May 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final" C:/Users/dpipe/OneDrive/School/ECE385/Final/datapath.sv 
# -- Compiling module data_path
# 
# Top level modules:
# 	data_path
# End time: 17:36:18 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work USB_MIDI_AUDIO_SYNTH +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules {C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/USB_MIDI_AUDIO_SYNTH_irq_mapper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:18 on May 02,2022
# vlog -reportprogress 300 -sv -work USB_MIDI_AUDIO_SYNTH "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules" C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/USB_MIDI_AUDIO_SYNTH_irq_mapper.sv 
# -- Compiling module USB_MIDI_AUDIO_SYNTH_irq_mapper
# 
# Top level modules:
# 	USB_MIDI_AUDIO_SYNTH_irq_mapper
# End time: 17:36:18 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work USB_MIDI_AUDIO_SYNTH +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules {C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/USB_MIDI_AUDIO_SYNTH_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:18 on May 02,2022
# vlog -reportprogress 300 -sv -work USB_MIDI_AUDIO_SYNTH "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules" C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/USB_MIDI_AUDIO_SYNTH_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv 
# -- Compiling module USB_MIDI_AUDIO_SYNTH_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0
# 
# Top level modules:
# 	USB_MIDI_AUDIO_SYNTH_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0
# End time: 17:36:19 on May 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work USB_MIDI_AUDIO_SYNTH +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules {C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/USB_MIDI_AUDIO_SYNTH_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:19 on May 02,2022
# vlog -reportprogress 300 -sv -work USB_MIDI_AUDIO_SYNTH "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules" C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/USB_MIDI_AUDIO_SYNTH_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module USB_MIDI_AUDIO_SYNTH_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	USB_MIDI_AUDIO_SYNTH_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 17:36:19 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work USB_MIDI_AUDIO_SYNTH +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules {C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:19 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work USB_MIDI_AUDIO_SYNTH "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules" C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 
# -- Compiling module altera_avalon_st_handshake_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_handshake_clock_crosser
# End time: 17:36:19 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work USB_MIDI_AUDIO_SYNTH +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules {C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/altera_avalon_st_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:19 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work USB_MIDI_AUDIO_SYNTH "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules" C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/altera_avalon_st_clock_crosser.v 
# -- Compiling module altera_avalon_st_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_clock_crosser
# End time: 17:36:19 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work USB_MIDI_AUDIO_SYNTH +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules {C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/altera_std_synchronizer_nocut.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:19 on May 02,2022
# vlog -reportprogress 300 -vlog01compat -work USB_MIDI_AUDIO_SYNTH "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules" C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/altera_std_synchronizer_nocut.v 
# -- Compiling module altera_std_synchronizer_nocut
# 
# Top level modules:
# 	altera_std_synchronizer_nocut
# End time: 17:36:19 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work USB_MIDI_AUDIO_SYNTH +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules {C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/altera_merlin_width_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:19 on May 02,2022
# vlog -reportprogress 300 -sv -work USB_MIDI_AUDIO_SYNTH "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules" C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/altera_merlin_width_adapter.sv 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 17:36:19 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work USB_MIDI_AUDIO_SYNTH +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules {C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:19 on May 02,2022
# vlog -reportprogress 300 -sv -work USB_MIDI_AUDIO_SYNTH "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules" C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/altera_merlin_burst_uncompressor.sv 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 17:36:19 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work USB_MIDI_AUDIO_SYNTH +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules {C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/USB_MIDI_AUDIO_SYNTH_mm_interconnect_0_rsp_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:19 on May 02,2022
# vlog -reportprogress 300 -sv -work USB_MIDI_AUDIO_SYNTH "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules" C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/USB_MIDI_AUDIO_SYNTH_mm_interconnect_0_rsp_mux.sv 
# -- Compiling module USB_MIDI_AUDIO_SYNTH_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	USB_MIDI_AUDIO_SYNTH_mm_interconnect_0_rsp_mux
# End time: 17:36:19 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work USB_MIDI_AUDIO_SYNTH +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules {C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:19 on May 02,2022
# vlog -reportprogress 300 -sv -work USB_MIDI_AUDIO_SYNTH "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules" C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/altera_merlin_arbitrator.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 17:36:19 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work USB_MIDI_AUDIO_SYNTH +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules {C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/USB_MIDI_AUDIO_SYNTH_mm_interconnect_0_rsp_demux_005.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:19 on May 02,2022
# vlog -reportprogress 300 -sv -work USB_MIDI_AUDIO_SYNTH "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules" C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/USB_MIDI_AUDIO_SYNTH_mm_interconnect_0_rsp_demux_005.sv 
# -- Compiling module USB_MIDI_AUDIO_SYNTH_mm_interconnect_0_rsp_demux_005
# 
# Top level modules:
# 	USB_MIDI_AUDIO_SYNTH_mm_interconnect_0_rsp_demux_005
# End time: 17:36:20 on May 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work USB_MIDI_AUDIO_SYNTH +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules {C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/USB_MIDI_AUDIO_SYNTH_mm_interconnect_0_rsp_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:20 on May 02,2022
# vlog -reportprogress 300 -sv -work USB_MIDI_AUDIO_SYNTH "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules" C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/USB_MIDI_AUDIO_SYNTH_mm_interconnect_0_rsp_demux.sv 
# -- Compiling module USB_MIDI_AUDIO_SYNTH_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	USB_MIDI_AUDIO_SYNTH_mm_interconnect_0_rsp_demux
# End time: 17:36:20 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work USB_MIDI_AUDIO_SYNTH +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules {C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/USB_MIDI_AUDIO_SYNTH_mm_interconnect_0_cmd_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:20 on May 02,2022
# vlog -reportprogress 300 -sv -work USB_MIDI_AUDIO_SYNTH "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules" C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/USB_MIDI_AUDIO_SYNTH_mm_interconnect_0_cmd_mux.sv 
# -- Compiling module USB_MIDI_AUDIO_SYNTH_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	USB_MIDI_AUDIO_SYNTH_mm_interconnect_0_cmd_mux
# End time: 17:36:20 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work USB_MIDI_AUDIO_SYNTH +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules {C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/USB_MIDI_AUDIO_SYNTH_mm_interconnect_0_cmd_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:20 on May 02,2022
# vlog -reportprogress 300 -sv -work USB_MIDI_AUDIO_SYNTH "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules" C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/USB_MIDI_AUDIO_SYNTH_mm_interconnect_0_cmd_demux.sv 
# -- Compiling module USB_MIDI_AUDIO_SYNTH_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	USB_MIDI_AUDIO_SYNTH_mm_interconnect_0_cmd_demux
# End time: 17:36:20 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work USB_MIDI_AUDIO_SYNTH +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules {C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/altera_merlin_burst_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:20 on May 02,2022
# vlog -reportprogress 300 -sv -work USB_MIDI_AUDIO_SYNTH "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules" C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/altera_merlin_burst_adapter.sv 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 17:36:21 on May 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work USB_MIDI_AUDIO_SYNTH +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules {C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:21 on May 02,2022
# vlog -reportprogress 300 -sv -work USB_MIDI_AUDIO_SYNTH "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules" C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 
# -- Compiling module altera_merlin_burst_adapter_uncompressed_only
# 
# Top level modules:
# 	altera_merlin_burst_adapter_uncompressed_only
# End time: 17:36:21 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work USB_MIDI_AUDIO_SYNTH +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules {C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/USB_MIDI_AUDIO_SYNTH_mm_interconnect_0_router_009.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:21 on May 02,2022
# vlog -reportprogress 300 -sv -work USB_MIDI_AUDIO_SYNTH "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules" C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/USB_MIDI_AUDIO_SYNTH_mm_interconnect_0_router_009.sv 
# -- Compiling module USB_MIDI_AUDIO_SYNTH_mm_interconnect_0_router_009_default_decode
# -- Compiling module USB_MIDI_AUDIO_SYNTH_mm_interconnect_0_router_009
# 
# Top level modules:
# 	USB_MIDI_AUDIO_SYNTH_mm_interconnect_0_router_009
# End time: 17:36:21 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work USB_MIDI_AUDIO_SYNTH +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules {C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/USB_MIDI_AUDIO_SYNTH_mm_interconnect_0_router_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:21 on May 02,2022
# vlog -reportprogress 300 -sv -work USB_MIDI_AUDIO_SYNTH "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules" C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/USB_MIDI_AUDIO_SYNTH_mm_interconnect_0_router_002.sv 
# -- Compiling module USB_MIDI_AUDIO_SYNTH_mm_interconnect_0_router_002_default_decode
# -- Compiling module USB_MIDI_AUDIO_SYNTH_mm_interconnect_0_router_002
# 
# Top level modules:
# 	USB_MIDI_AUDIO_SYNTH_mm_interconnect_0_router_002
# End time: 17:36:22 on May 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work USB_MIDI_AUDIO_SYNTH +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules {C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/USB_MIDI_AUDIO_SYNTH_mm_interconnect_0_router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:22 on May 02,2022
# vlog -reportprogress 300 -sv -work USB_MIDI_AUDIO_SYNTH "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules" C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/USB_MIDI_AUDIO_SYNTH_mm_interconnect_0_router.sv 
# -- Compiling module USB_MIDI_AUDIO_SYNTH_mm_interconnect_0_router_default_decode
# -- Compiling module USB_MIDI_AUDIO_SYNTH_mm_interconnect_0_router
# 
# Top level modules:
# 	USB_MIDI_AUDIO_SYNTH_mm_interconnect_0_router
# End time: 17:36:22 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work USB_MIDI_AUDIO_SYNTH +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules {C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:22 on May 02,2022
# vlog -reportprogress 300 -sv -work USB_MIDI_AUDIO_SYNTH "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules" C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/altera_merlin_slave_agent.sv 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 17:36:22 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv -work USB_MIDI_AUDIO_SYNTH +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules {C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/altera_merlin_master_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:22 on May 02,2022
# vlog -reportprogress 300 -sv -work USB_MIDI_AUDIO_SYNTH "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules" C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/altera_merlin_master_agent.sv 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 17:36:22 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work USB_MIDI_AUDIO_SYNTH +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules {C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:22 on May 02,2022
# vlog -reportprogress 300 -sv -work USB_MIDI_AUDIO_SYNTH "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules" C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/altera_merlin_slave_translator.sv 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 17:36:22 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work USB_MIDI_AUDIO_SYNTH +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules {C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:22 on May 02,2022
# vlog -reportprogress 300 -sv -work USB_MIDI_AUDIO_SYNTH "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules" C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/altera_merlin_master_translator.sv 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 17:36:22 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work USB_MIDI_AUDIO_SYNTH +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules {C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/f_table.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:22 on May 02,2022
# vlog -reportprogress 300 -sv -work USB_MIDI_AUDIO_SYNTH "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules" C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/f_table.sv 
# -- Compiling module f_table
# 
# Top level modules:
# 	f_table
# End time: 17:36:22 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work USB_MIDI_AUDIO_SYNTH +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules {C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:22 on May 02,2022
# vlog -reportprogress 300 -sv -work USB_MIDI_AUDIO_SYNTH "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules" C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/datapath.sv 
# -- Compiling module data_path
# 
# Top level modules:
# 	data_path
# End time: 17:36:22 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work USB_MIDI_AUDIO_SYNTH +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules {C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/synth_ip.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:22 on May 02,2022
# vlog -reportprogress 300 -sv -work USB_MIDI_AUDIO_SYNTH "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules" C:/Users/dpipe/OneDrive/School/ECE385/Final/USB_MIDI_AUDIO_SYNTH/synthesis/submodules/synth_ip.sv 
# -- Compiling module synth_ip
# 
# Top level modules:
# 	synth_ip
# End time: 17:36:22 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final {C:/Users/dpipe/OneDrive/School/ECE385/Final/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:22 on May 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dpipe/OneDrive/School/ECE385/Final" C:/Users/dpipe/OneDrive/School/ECE385/Final/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 17:36:22 on May 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -L USB_MIDI_AUDIO_SYNTH -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -L USB_MIDI_AUDIO_SYNTH -voptargs=""+acc"" testbench 
# Start time: 17:36:23 on May 02,2022
# Loading sv_std.std
# Loading work.testbench
# Loading USB_MIDI_AUDIO_SYNTH.synth_ip
# Loading work.data_path
# Loading work.f_table
# Loading work.wave_table_test
# Loading work.i2s
# Loading work.FIFO
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/fifo/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: Design size of 10293 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 100000 ns
# End time: 17:48:07 on May 02,2022, Elapsed time: 0:11:44
# Errors: 0, Warnings: 3
