Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Mar 13 23:31:55 2023
| Host         : LAPTOP-P3RR15PA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (30)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_compare/FSM_sequential_M_state_q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_compare/FSM_sequential_M_state_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: manual/M_alufn_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: manual/M_alufn_q_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (30)
-------------------------------
 There are 30 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.311       -0.450                      3                  906        0.177        0.000                      0                  906        4.500        0.000                       0                   337  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -0.311       -0.450                      3                  906        0.177        0.000                      0                  906        4.500        0.000                       0                   337  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            3  Failing Endpoints,  Worst Slack       -0.311ns,  Total Violation       -0.450ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.311ns  (required time - arrival time)
  Source:                 auto/test_shifter/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_shifter/M_reg_current_statusPF_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.278ns  (logic 4.698ns (45.711%)  route 5.580ns (54.289%))
  Logic Levels:           12  (CARRY4=6 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.624     5.208    auto/test_shifter/CLK
    SLICE_X60Y20         FDRE                                         r  auto/test_shifter/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDRE (Prop_fdre_C_Q)         0.518     5.726 r  auto/test_shifter/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=43, routed)          0.506     6.232    auto/test_shifter/aluUnit/M_reg_current_out_q_reg[1]_3[0]
    SLICE_X61Y20         LUT3 (Prop_lut3_I0_O)        0.124     6.356 f  auto/test_shifter/aluUnit/M_track_failure_q_i_2__2/O
                         net (fo=29, routed)          0.333     6.689    auto/test_shifter/aluUnit/FSM_sequential_M_state_q_reg[0]
    SLICE_X61Y20         LUT5 (Prop_lut5_I3_O)        0.124     6.813 r  auto/test_shifter/aluUnit/out_intermediate0_carry_i_1__1/O
                         net (fo=1, routed)           0.379     7.193    auto/test_shifter/aluUnit/M_aluUnit_a[3]
    SLICE_X60Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.788 r  auto/test_shifter/aluUnit/out_intermediate0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.788    auto/test_shifter/aluUnit/out_intermediate0_carry_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.945 r  auto/test_shifter/aluUnit/out_intermediate0_carry__0/CO[1]
                         net (fo=27, routed)          0.551     8.495    auto/test_shifter/aluUnit/out_intermediate0_carry__0_n_2
    SLICE_X62Y21         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.800     9.295 r  auto/test_shifter/aluUnit/M_reg_current_out_q_reg[7]_i_4/CO[2]
                         net (fo=8, routed)           0.399     9.694    auto/test_shifter/aluUnit/M_reg_current_out_q_reg[7]_i_4_n_1
    SLICE_X61Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    10.463 r  auto/test_shifter/aluUnit/M_reg_current_out_q_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.463    auto/test_shifter/aluUnit/M_reg_current_out_q_reg[10]_i_2_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.734 r  auto/test_shifter/aluUnit/M_reg_current_out_q_reg[11]_i_4/CO[0]
                         net (fo=9, routed)           0.445    11.180    auto/test_shifter/aluUnit_n_17
    SLICE_X60Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    12.024 r  auto/test_shifter/M_reg_current_out_q_reg[15]_i_5/CO[3]
                         net (fo=11, routed)          1.194    13.218    auto/test_shifter/M_reg_current_out_q_reg[15]_i_5_n_0
    SLICE_X60Y24         LUT6 (Prop_lut6_I0_O)        0.124    13.342 r  auto/test_shifter/M_reg_current_statusPF_q[0]_i_8__1/O
                         net (fo=5, routed)           0.185    13.527    auto/test_shifter/aluUnit/M_reg_current_statusPF_q_reg[0]_0
    SLICE_X60Y24         LUT6 (Prop_lut6_I4_O)        0.124    13.651 r  auto/test_shifter/aluUnit/M_reg_current_statusPF_q[0]_i_6__1/O
                         net (fo=1, routed)           0.800    14.451    auto/test_shifter/aluUnit/M_reg_current_statusPF_q[0]_i_6__1_n_0
    SLICE_X58Y24         LUT6 (Prop_lut6_I2_O)        0.124    14.575 r  auto/test_shifter/aluUnit/M_reg_current_statusPF_q[0]_i_2__2_comp/O
                         net (fo=1, routed)           0.787    15.362    auto/test_shifter/aluUnit/M_reg_current_statusPF_q[0]_i_2__2_n_0
    SLICE_X58Y23         LUT6 (Prop_lut6_I1_O)        0.124    15.486 r  auto/test_shifter/aluUnit/M_reg_current_statusPF_q[0]_i_1__2_comp/O
                         net (fo=1, routed)           0.000    15.486    auto/test_shifter/aluUnit_n_1
    SLICE_X58Y23         FDRE                                         r  auto/test_shifter/M_reg_current_statusPF_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.503    14.908    auto/test_shifter/CLK
    SLICE_X58Y23         FDRE                                         r  auto/test_shifter/M_reg_current_statusPF_q_reg[0]/C
                         clock pessimism              0.273    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X58Y23         FDRE (Setup_fdre_C_D)        0.029    15.175    auto/test_shifter/M_reg_current_statusPF_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                         -15.486    
  -------------------------------------------------------------------
                         slack                                 -0.311    

Slack (VIOLATED) :        -0.081ns  (required time - arrival time)
  Source:                 auto/test_multiply/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_reg_current_statusPF_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.077ns  (logic 5.165ns (51.256%)  route 4.912ns (48.744%))
  Logic Levels:           8  (DSP48E1=1 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.571     5.155    auto/test_multiply/CLK
    SLICE_X55Y6          FDRE                                         r  auto/test_multiply/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  auto/test_multiply/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=31, routed)          0.298     5.910    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_reg_0[0]
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.124     6.034 r  auto/test_multiply/alu_unit/multiplyUnit/FSM_sequential_M_state_q[1]_i_2__3/O
                         net (fo=14, routed)          0.726     6.759    auto/test_multiply/alu_unit/multiplyUnit/FSM_sequential_M_state_q_reg[0]
    SLICE_X55Y6          LUT6 (Prop_lut6_I5_O)        0.124     6.883 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_8/O
                         net (fo=4, routed)           0.741     7.624    auto/test_multiply/alu_unit/multiplyUnit/out0_i_8_n_0
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[8]_P[8])
                                                      3.841    11.465 r  auto/test_multiply/alu_unit/multiplyUnit/out0/P[8]
                         net (fo=3, routed)           0.991    12.456    auto/test_multiply/alu_unit/multiplyUnit/out0_n_97
    SLICE_X55Y7          LUT5 (Prop_lut5_I0_O)        0.124    12.580 f  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_24__0/O
                         net (fo=2, routed)           0.621    13.200    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_24__0_n_0
    SLICE_X56Y7          LUT6 (Prop_lut6_I1_O)        0.124    13.324 f  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_9__0/O
                         net (fo=1, routed)           0.575    13.899    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_9__0_n_0
    SLICE_X57Y7          LUT6 (Prop_lut6_I1_O)        0.124    14.023 r  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_4__1/O
                         net (fo=2, routed)           0.482    14.505    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_4__1_n_0
    SLICE_X56Y6          LUT6 (Prop_lut6_I1_O)        0.124    14.629 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_2__3/O
                         net (fo=2, routed)           0.479    15.108    auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_2__3_n_0
    SLICE_X55Y6          LUT6 (Prop_lut6_I0_O)        0.124    15.232 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_statusPF_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000    15.232    auto/test_multiply/alu_unit_n_2
    SLICE_X55Y6          FDRE                                         r  auto/test_multiply/M_reg_current_statusPF_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.452    14.857    auto/test_multiply/CLK
    SLICE_X55Y6          FDRE                                         r  auto/test_multiply/M_reg_current_statusPF_q_reg[0]/C
                         clock pessimism              0.298    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X55Y6          FDRE (Setup_fdre_C_D)        0.031    15.151    auto/test_multiply/M_reg_current_statusPF_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                         -15.232    
  -------------------------------------------------------------------
                         slack                                 -0.081    

Slack (VIOLATED) :        -0.058ns  (required time - arrival time)
  Source:                 auto/test_multiply/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_reg_current_statusPF_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.015ns  (logic 5.165ns (51.574%)  route 4.850ns (48.426%))
  Logic Levels:           8  (DSP48E1=1 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.571     5.155    auto/test_multiply/CLK
    SLICE_X55Y6          FDRE                                         r  auto/test_multiply/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  auto/test_multiply/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=31, routed)          0.298     5.910    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_reg_0[0]
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.124     6.034 r  auto/test_multiply/alu_unit/multiplyUnit/FSM_sequential_M_state_q[1]_i_2__3/O
                         net (fo=14, routed)          0.726     6.759    auto/test_multiply/alu_unit/multiplyUnit/FSM_sequential_M_state_q_reg[0]
    SLICE_X55Y6          LUT6 (Prop_lut6_I5_O)        0.124     6.883 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_8/O
                         net (fo=4, routed)           0.741     7.624    auto/test_multiply/alu_unit/multiplyUnit/out0_i_8_n_0
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[8]_P[8])
                                                      3.841    11.465 r  auto/test_multiply/alu_unit/multiplyUnit/out0/P[8]
                         net (fo=3, routed)           0.991    12.456    auto/test_multiply/alu_unit/multiplyUnit/out0_n_97
    SLICE_X55Y7          LUT5 (Prop_lut5_I0_O)        0.124    12.580 r  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_24__0/O
                         net (fo=2, routed)           0.621    13.200    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_24__0_n_0
    SLICE_X56Y7          LUT6 (Prop_lut6_I1_O)        0.124    13.324 r  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_9__0/O
                         net (fo=1, routed)           0.575    13.899    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_9__0_n_0
    SLICE_X57Y7          LUT6 (Prop_lut6_I1_O)        0.124    14.023 f  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_4__1/O
                         net (fo=2, routed)           0.482    14.505    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_4__1_n_0
    SLICE_X56Y6          LUT6 (Prop_lut6_I1_O)        0.124    14.629 f  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_2__3/O
                         net (fo=2, routed)           0.417    15.046    auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_2__3_n_0
    SLICE_X57Y7          LUT6 (Prop_lut6_I0_O)        0.124    15.170 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    15.170    auto/test_multiply/alu_unit_n_1
    SLICE_X57Y7          FDRE                                         r  auto/test_multiply/M_reg_current_statusPF_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.452    14.857    auto/test_multiply/CLK
    SLICE_X57Y7          FDRE                                         r  auto/test_multiply/M_reg_current_statusPF_q_reg[1]/C
                         clock pessimism              0.259    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X57Y7          FDRE (Setup_fdre_C_D)        0.031    15.112    auto/test_multiply/M_reg_current_statusPF_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -15.170    
  -------------------------------------------------------------------
                         slack                                 -0.058    

Slack (MET) :             0.039ns  (required time - arrival time)
  Source:                 auto/test_shifter/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_shifter/M_reg_current_statusPF_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.929ns  (logic 4.915ns (49.504%)  route 5.014ns (50.496%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.624     5.208    auto/test_shifter/CLK
    SLICE_X60Y20         FDRE                                         r  auto/test_shifter/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDRE (Prop_fdre_C_Q)         0.518     5.726 r  auto/test_shifter/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=43, routed)          0.506     6.232    auto/test_shifter/aluUnit/M_reg_current_out_q_reg[1]_3[0]
    SLICE_X61Y20         LUT3 (Prop_lut3_I0_O)        0.124     6.356 f  auto/test_shifter/aluUnit/M_track_failure_q_i_2__2/O
                         net (fo=29, routed)          0.333     6.689    auto/test_shifter/aluUnit/FSM_sequential_M_state_q_reg[0]
    SLICE_X61Y20         LUT5 (Prop_lut5_I3_O)        0.124     6.813 r  auto/test_shifter/aluUnit/out_intermediate0_carry_i_1__1/O
                         net (fo=1, routed)           0.379     7.193    auto/test_shifter/aluUnit/M_aluUnit_a[3]
    SLICE_X60Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.788 r  auto/test_shifter/aluUnit/out_intermediate0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.788    auto/test_shifter/aluUnit/out_intermediate0_carry_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.945 r  auto/test_shifter/aluUnit/out_intermediate0_carry__0/CO[1]
                         net (fo=27, routed)          0.551     8.495    auto/test_shifter/aluUnit/out_intermediate0_carry__0_n_2
    SLICE_X62Y21         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.800     9.295 r  auto/test_shifter/aluUnit/M_reg_current_out_q_reg[7]_i_4/CO[2]
                         net (fo=8, routed)           0.399     9.694    auto/test_shifter/aluUnit/M_reg_current_out_q_reg[7]_i_4_n_1
    SLICE_X61Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    10.463 r  auto/test_shifter/aluUnit/M_reg_current_out_q_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.463    auto/test_shifter/aluUnit/M_reg_current_out_q_reg[10]_i_2_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.734 r  auto/test_shifter/aluUnit/M_reg_current_out_q_reg[11]_i_4/CO[0]
                         net (fo=9, routed)           0.445    11.180    auto/test_shifter/aluUnit_n_17
    SLICE_X60Y23         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.879    12.059 r  auto/test_shifter/M_reg_current_out_q_reg[15]_i_5/O[1]
                         net (fo=9, routed)           0.498    12.557    auto/test_shifter/M_reg_current_out_q_reg[15]_i_5_n_6
    SLICE_X61Y24         LUT2 (Prop_lut2_I0_O)        0.306    12.863 r  auto/test_shifter/M_reg_current_statusPF_q[1]_i_48/O
                         net (fo=2, routed)           0.610    13.473    auto/test_shifter/aluUnit/M_reg_current_statusPF_q[0]_i_12__1_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I2_O)        0.124    13.597 r  auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_18__0/O
                         net (fo=1, routed)           0.838    14.435    auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_18__0_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I5_O)        0.124    14.559 r  auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_3__2/O
                         net (fo=1, routed)           0.454    15.013    auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_3__2_n_0
    SLICE_X58Y24         LUT6 (Prop_lut6_I1_O)        0.124    15.137 r  auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_1__2/O
                         net (fo=1, routed)           0.000    15.137    auto/test_shifter/aluUnit_n_0
    SLICE_X58Y24         FDRE                                         r  auto/test_shifter/M_reg_current_statusPF_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.501    14.906    auto/test_shifter/CLK
    SLICE_X58Y24         FDRE                                         r  auto/test_shifter/M_reg_current_statusPF_q_reg[1]/C
                         clock pessimism              0.273    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X58Y24         FDRE (Setup_fdre_C_D)        0.032    15.176    auto/test_shifter/M_reg_current_statusPF_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                         -15.137    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 auto/test_multiply/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_track_failure_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.787ns  (logic 5.165ns (52.773%)  route 4.622ns (47.227%))
  Logic Levels:           8  (DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.571     5.155    auto/test_multiply/CLK
    SLICE_X55Y6          FDRE                                         r  auto/test_multiply/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  auto/test_multiply/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=31, routed)          0.298     5.910    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_reg_0[0]
    SLICE_X54Y6          LUT2 (Prop_lut2_I0_O)        0.124     6.034 r  auto/test_multiply/alu_unit/multiplyUnit/FSM_sequential_M_state_q[1]_i_2__3/O
                         net (fo=14, routed)          0.726     6.759    auto/test_multiply/alu_unit/multiplyUnit/FSM_sequential_M_state_q_reg[0]
    SLICE_X55Y6          LUT6 (Prop_lut6_I5_O)        0.124     6.883 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_8/O
                         net (fo=4, routed)           0.741     7.624    auto/test_multiply/alu_unit/multiplyUnit/out0_i_8_n_0
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[8]_P[8])
                                                      3.841    11.465 r  auto/test_multiply/alu_unit/multiplyUnit/out0/P[8]
                         net (fo=3, routed)           0.991    12.456    auto/test_multiply/alu_unit/multiplyUnit/out0_n_97
    SLICE_X55Y7          LUT5 (Prop_lut5_I0_O)        0.124    12.580 r  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_24__0/O
                         net (fo=2, routed)           0.604    13.183    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_24__0_n_0
    SLICE_X56Y7          LUT5 (Prop_lut5_I0_O)        0.124    13.307 r  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_16__0/O
                         net (fo=1, routed)           0.607    13.914    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_16__0_n_0
    SLICE_X56Y6          LUT6 (Prop_lut6_I3_O)        0.124    14.038 r  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_6__1/O
                         net (fo=2, routed)           0.492    14.530    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_6__1_n_0
    SLICE_X56Y4          LUT4 (Prop_lut4_I0_O)        0.124    14.654 r  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_3__1/O
                         net (fo=1, routed)           0.165    14.819    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_3__1_n_0
    SLICE_X56Y4          LUT6 (Prop_lut6_I1_O)        0.124    14.943 r  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_1__3/O
                         net (fo=1, routed)           0.000    14.943    auto/test_multiply/M_track_failure_d
    SLICE_X56Y4          FDRE                                         r  auto/test_multiply/M_track_failure_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.453    14.858    auto/test_multiply/CLK
    SLICE_X56Y4          FDRE                                         r  auto/test_multiply/M_track_failure_q_reg/C
                         clock pessimism              0.259    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X56Y4          FDRE (Setup_fdre_C_D)        0.077    15.159    auto/test_multiply/M_track_failure_q_reg
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                         -14.943    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 auto/test_shifter/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_shifter/M_reg_current_out_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.870ns  (logic 4.574ns (51.568%)  route 4.296ns (48.432%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.624     5.208    auto/test_shifter/CLK
    SLICE_X60Y20         FDRE                                         r  auto/test_shifter/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDRE (Prop_fdre_C_Q)         0.518     5.726 r  auto/test_shifter/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=43, routed)          0.506     6.232    auto/test_shifter/aluUnit/M_reg_current_out_q_reg[1]_3[0]
    SLICE_X61Y20         LUT3 (Prop_lut3_I0_O)        0.124     6.356 f  auto/test_shifter/aluUnit/M_track_failure_q_i_2__2/O
                         net (fo=29, routed)          0.333     6.689    auto/test_shifter/aluUnit/FSM_sequential_M_state_q_reg[0]
    SLICE_X61Y20         LUT5 (Prop_lut5_I3_O)        0.124     6.813 r  auto/test_shifter/aluUnit/out_intermediate0_carry_i_1__1/O
                         net (fo=1, routed)           0.379     7.193    auto/test_shifter/aluUnit/M_aluUnit_a[3]
    SLICE_X60Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.788 r  auto/test_shifter/aluUnit/out_intermediate0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.788    auto/test_shifter/aluUnit/out_intermediate0_carry_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.945 r  auto/test_shifter/aluUnit/out_intermediate0_carry__0/CO[1]
                         net (fo=27, routed)          0.551     8.495    auto/test_shifter/aluUnit/out_intermediate0_carry__0_n_2
    SLICE_X62Y21         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.800     9.295 r  auto/test_shifter/aluUnit/M_reg_current_out_q_reg[7]_i_4/CO[2]
                         net (fo=8, routed)           0.399     9.694    auto/test_shifter/aluUnit/M_reg_current_out_q_reg[7]_i_4_n_1
    SLICE_X61Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    10.463 r  auto/test_shifter/aluUnit/M_reg_current_out_q_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.463    auto/test_shifter/aluUnit/M_reg_current_out_q_reg[10]_i_2_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.734 r  auto/test_shifter/aluUnit/M_reg_current_out_q_reg[11]_i_4/CO[0]
                         net (fo=9, routed)           0.445    11.180    auto/test_shifter/aluUnit_n_17
    SLICE_X60Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    12.024 f  auto/test_shifter/M_reg_current_out_q_reg[15]_i_5/CO[3]
                         net (fo=11, routed)          0.986    13.010    auto/test_shifter/M_reg_current_out_q_reg[15]_i_5_n_0
    SLICE_X61Y21         LUT5 (Prop_lut5_I0_O)        0.124    13.134 r  auto/test_shifter/M_reg_current_out_q[15]_i_11/O
                         net (fo=1, routed)           0.405    13.539    auto/test_shifter/M_reg_current_out_q[15]_i_11_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I4_O)        0.124    13.663 r  auto/test_shifter/M_reg_current_out_q[15]_i_3__1/O
                         net (fo=1, routed)           0.291    13.954    auto/test_shifter/M_reg_current_out_q[15]_i_3__1_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I0_O)        0.124    14.078 r  auto/test_shifter/M_reg_current_out_q[15]_i_2__1/O
                         net (fo=1, routed)           0.000    14.078    auto/test_shifter/M_reg_current_out_d0_in[15]
    SLICE_X59Y19         FDRE                                         r  auto/test_shifter/M_reg_current_out_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.507    14.912    auto/test_shifter/CLK
    SLICE_X59Y19         FDRE                                         r  auto/test_shifter/M_reg_current_out_q_reg[15]/C
                         clock pessimism              0.273    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X59Y19         FDRE (Setup_fdre_C_D)        0.031    15.181    auto/test_shifter/M_reg_current_out_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.181    
                         arrival time                         -14.078    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.116ns  (required time - arrival time)
  Source:                 auto/test_adder/M_current_test_case_register_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/M_track_failure_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.838ns  (logic 3.052ns (34.531%)  route 5.786ns (65.469%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.552     5.136    auto/test_adder/CLK
    SLICE_X48Y23         FDRE                                         r  auto/test_adder/M_current_test_case_register_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y23         FDRE (Prop_fdre_C_Q)         0.456     5.592 f  auto/test_adder/M_current_test_case_register_q_reg[0]/Q
                         net (fo=40, routed)          0.933     6.525    auto/test_adder/alu_unit/Q[0]
    SLICE_X48Y23         LUT6 (Prop_lut6_I0_O)        0.124     6.649 f  auto/test_adder/alu_unit/out_intermediate0_carry_i_9/O
                         net (fo=1, routed)           0.280     6.929    auto/test_adder/alu_unit/out_intermediate0_carry_i_9_n_0
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.053 r  auto/test_adder/alu_unit/out_intermediate0_carry_i_8/O
                         net (fo=18, routed)          0.542     7.595    auto/test_adder/alu_unit/M_alu_unit_alufn_signal
    SLICE_X51Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.719 r  auto/test_adder/alu_unit/out_intermediate0_carry_i_2/O
                         net (fo=11, routed)          0.627     8.346    auto/test_adder/alu_unit/out_intermediate0_carry_i_2_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.896 r  auto/test_adder/alu_unit/out_intermediate0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.896    auto/test_adder/alu_unit/out_intermediate0_carry__0_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.013 r  auto/test_adder/alu_unit/out_intermediate0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.013    auto/test_adder/alu_unit/out_intermediate0_carry__1_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.336 r  auto/test_adder/alu_unit/out_intermediate0_carry__2/O[1]
                         net (fo=4, routed)           1.145    10.481    auto/test_adder/alu_unit/out_intermediate0_carry__2_n_6
    SLICE_X47Y20         LUT5 (Prop_lut5_I3_O)        0.334    10.815 f  auto/test_adder/alu_unit/M_track_failure_q_i_14/O
                         net (fo=2, routed)           0.454    11.269    auto/test_adder/alu_unit/M_track_failure_q_i_14_n_0
    SLICE_X47Y21         LUT6 (Prop_lut6_I5_O)        0.332    11.601 r  auto/test_adder/alu_unit/M_track_failure_q_i_26/O
                         net (fo=7, routed)           0.575    12.176    auto/test_adder/alu_unit/M_track_failure_q_i_26_n_0
    SLICE_X47Y22         LUT4 (Prop_lut4_I3_O)        0.118    12.294 r  auto/test_adder/alu_unit/M_track_failure_q_i_10/O
                         net (fo=3, routed)           0.634    12.927    auto/test_adder/alu_unit/M_track_failure_q_i_10_n_0
    SLICE_X46Y23         LUT6 (Prop_lut6_I5_O)        0.326    13.253 r  auto/test_adder/alu_unit/M_track_failure_q_i_3/O
                         net (fo=1, routed)           0.597    13.851    auto/test_adder/alu_unit/M_track_failure_q_i_3_n_0
    SLICE_X45Y23         LUT6 (Prop_lut6_I1_O)        0.124    13.975 r  auto/test_adder/alu_unit/M_track_failure_q_i_1/O
                         net (fo=1, routed)           0.000    13.975    auto/test_adder/M_track_failure_d
    SLICE_X45Y23         FDRE                                         r  auto/test_adder/M_track_failure_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.433    14.838    auto/test_adder/CLK
    SLICE_X45Y23         FDRE                                         r  auto/test_adder/M_track_failure_q_reg/C
                         clock pessimism              0.259    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X45Y23         FDRE (Setup_fdre_C_D)        0.029    15.091    auto/test_adder/M_track_failure_q_reg
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                         -13.975    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.449ns  (required time - arrival time)
  Source:                 auto/test_adder/M_current_test_case_register_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/M_reg_current_statusPF_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.505ns  (logic 3.052ns (35.884%)  route 5.453ns (64.116%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.552     5.136    auto/test_adder/CLK
    SLICE_X48Y23         FDRE                                         r  auto/test_adder/M_current_test_case_register_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y23         FDRE (Prop_fdre_C_Q)         0.456     5.592 f  auto/test_adder/M_current_test_case_register_q_reg[0]/Q
                         net (fo=40, routed)          0.933     6.525    auto/test_adder/alu_unit/Q[0]
    SLICE_X48Y23         LUT6 (Prop_lut6_I0_O)        0.124     6.649 f  auto/test_adder/alu_unit/out_intermediate0_carry_i_9/O
                         net (fo=1, routed)           0.280     6.929    auto/test_adder/alu_unit/out_intermediate0_carry_i_9_n_0
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.053 r  auto/test_adder/alu_unit/out_intermediate0_carry_i_8/O
                         net (fo=18, routed)          0.542     7.595    auto/test_adder/alu_unit/M_alu_unit_alufn_signal
    SLICE_X51Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.719 r  auto/test_adder/alu_unit/out_intermediate0_carry_i_2/O
                         net (fo=11, routed)          0.627     8.346    auto/test_adder/alu_unit/out_intermediate0_carry_i_2_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.896 r  auto/test_adder/alu_unit/out_intermediate0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.896    auto/test_adder/alu_unit/out_intermediate0_carry__0_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.013 r  auto/test_adder/alu_unit/out_intermediate0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.013    auto/test_adder/alu_unit/out_intermediate0_carry__1_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.336 r  auto/test_adder/alu_unit/out_intermediate0_carry__2/O[1]
                         net (fo=4, routed)           1.145    10.481    auto/test_adder/alu_unit/out_intermediate0_carry__2_n_6
    SLICE_X47Y20         LUT5 (Prop_lut5_I3_O)        0.334    10.815 r  auto/test_adder/alu_unit/M_track_failure_q_i_14/O
                         net (fo=2, routed)           0.454    11.269    auto/test_adder/alu_unit/M_track_failure_q_i_14_n_0
    SLICE_X47Y21         LUT6 (Prop_lut6_I5_O)        0.332    11.601 f  auto/test_adder/alu_unit/M_track_failure_q_i_26/O
                         net (fo=7, routed)           0.575    12.176    auto/test_adder/alu_unit/M_track_failure_q_i_26_n_0
    SLICE_X47Y22         LUT4 (Prop_lut4_I3_O)        0.118    12.294 f  auto/test_adder/alu_unit/M_track_failure_q_i_10/O
                         net (fo=3, routed)           0.460    12.754    auto/test_adder/alu_unit/M_track_failure_q_i_10_n_0
    SLICE_X46Y22         LUT6 (Prop_lut6_I5_O)        0.326    13.080 r  auto/test_adder/alu_unit/M_reg_current_statusPF_q[0]_i_3/O
                         net (fo=1, routed)           0.437    13.518    auto/test_adder/alu_unit/M_reg_current_statusPF_q[0]_i_3_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I2_O)        0.124    13.642 r  auto/test_adder/alu_unit/M_reg_current_statusPF_q[0]_i_1/O
                         net (fo=1, routed)           0.000    13.642    auto/test_adder/alu_unit_n_2
    SLICE_X47Y23         FDRE                                         r  auto/test_adder/M_reg_current_statusPF_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.433    14.838    auto/test_adder/CLK
    SLICE_X47Y23         FDRE                                         r  auto/test_adder/M_reg_current_statusPF_q_reg[0]/C
                         clock pessimism              0.259    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X47Y23         FDRE (Setup_fdre_C_D)        0.029    15.091    auto/test_adder/M_reg_current_statusPF_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                         -13.642    
  -------------------------------------------------------------------
                         slack                                  1.449    

Slack (MET) :             1.571ns  (required time - arrival time)
  Source:                 auto/test_boolean/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_boolean/M_reg_current_statusPF_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.384ns  (logic 2.710ns (32.324%)  route 5.674ns (67.676%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.558     5.142    auto/test_boolean/CLK
    SLICE_X53Y20         FDRE                                         r  auto/test_boolean/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  auto/test_boolean/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=21, routed)          0.999     6.598    auto/test_boolean/aluUnit/M_reg_current_out_q_reg[3]_0[0]
    SLICE_X43Y20         LUT2 (Prop_lut2_I1_O)        0.124     6.722 f  auto/test_boolean/aluUnit/FSM_sequential_M_state_q[1]_i_2__1/O
                         net (fo=29, routed)          0.958     7.680    auto/test_boolean/aluUnit/FSM_sequential_M_state_q_reg[1]
    SLICE_X52Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.804 r  auto/test_boolean/aluUnit/out_intermediate0__0_carry_i_1/O
                         net (fo=1, routed)           0.496     8.300    auto/test_boolean/aluUnit/out_intermediate0__0_carry_i_1_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.807 r  auto/test_boolean/aluUnit/out_intermediate0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.807    auto/test_boolean/aluUnit/out_intermediate0__0_carry_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.921 r  auto/test_boolean/aluUnit/out_intermediate0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.921    auto/test_boolean/aluUnit/out_intermediate0__0_carry__0_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.255 f  auto/test_boolean/aluUnit/out_intermediate0__0_carry__1/O[1]
                         net (fo=3, routed)           0.980    10.235    auto/test_boolean/aluUnit/out_intermediate0__0_carry__1_n_6
    SLICE_X52Y19         LUT5 (Prop_lut5_I3_O)        0.331    10.566 f  auto/test_boolean/aluUnit/M_reg_current_statusPF_q[0]_i_39/O
                         net (fo=1, routed)           0.420    10.986    auto/test_boolean/aluUnit/M_reg_current_statusPF_q[0]_i_39_n_0
    SLICE_X50Y19         LUT5 (Prop_lut5_I0_O)        0.348    11.334 f  auto/test_boolean/aluUnit/M_reg_current_statusPF_q[0]_i_22/O
                         net (fo=6, routed)           0.635    11.969    auto/test_boolean/aluUnit/M_reg_current_statusPF_q[0]_i_22_n_0
    SLICE_X42Y20         LUT6 (Prop_lut6_I5_O)        0.124    12.093 r  auto/test_boolean/aluUnit/M_reg_current_statusPF_q[0]_i_20/O
                         net (fo=1, routed)           0.563    12.656    auto/test_boolean/aluUnit/M_reg_current_statusPF_q[0]_i_20_n_0
    SLICE_X44Y20         LUT6 (Prop_lut6_I0_O)        0.124    12.780 r  auto/test_boolean/aluUnit/M_reg_current_statusPF_q[0]_i_5__0/O
                         net (fo=1, routed)           0.622    13.402    auto/test_boolean/aluUnit/M_reg_current_statusPF_q[0]_i_5__0_n_0
    SLICE_X44Y20         LUT6 (Prop_lut6_I3_O)        0.124    13.526 r  auto/test_boolean/aluUnit/M_reg_current_statusPF_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000    13.526    auto/test_boolean/aluUnit_n_2
    SLICE_X44Y20         FDRE                                         r  auto/test_boolean/M_reg_current_statusPF_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.437    14.842    auto/test_boolean/CLK
    SLICE_X44Y20         FDRE                                         r  auto/test_boolean/M_reg_current_statusPF_q_reg[0]/C
                         clock pessimism              0.259    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X44Y20         FDRE (Setup_fdre_C_D)        0.031    15.097    auto/test_boolean/M_reg_current_statusPF_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -13.526    
  -------------------------------------------------------------------
                         slack                                  1.571    

Slack (MET) :             1.654ns  (required time - arrival time)
  Source:                 auto/test_adder/M_current_test_case_register_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/M_reg_current_statusPF_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.304ns  (logic 2.856ns (34.393%)  route 5.448ns (65.607%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.552     5.136    auto/test_adder/CLK
    SLICE_X48Y23         FDRE                                         r  auto/test_adder/M_current_test_case_register_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y23         FDRE (Prop_fdre_C_Q)         0.456     5.592 f  auto/test_adder/M_current_test_case_register_q_reg[0]/Q
                         net (fo=40, routed)          0.933     6.525    auto/test_adder/alu_unit/Q[0]
    SLICE_X48Y23         LUT6 (Prop_lut6_I0_O)        0.124     6.649 f  auto/test_adder/alu_unit/out_intermediate0_carry_i_9/O
                         net (fo=1, routed)           0.280     6.929    auto/test_adder/alu_unit/out_intermediate0_carry_i_9_n_0
    SLICE_X48Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.053 r  auto/test_adder/alu_unit/out_intermediate0_carry_i_8/O
                         net (fo=18, routed)          0.542     7.595    auto/test_adder/alu_unit/M_alu_unit_alufn_signal
    SLICE_X51Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.719 r  auto/test_adder/alu_unit/out_intermediate0_carry_i_2/O
                         net (fo=11, routed)          0.627     8.346    auto/test_adder/alu_unit/out_intermediate0_carry_i_2_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.896 r  auto/test_adder/alu_unit/out_intermediate0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.896    auto/test_adder/alu_unit/out_intermediate0_carry__0_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.013 r  auto/test_adder/alu_unit/out_intermediate0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.013    auto/test_adder/alu_unit/out_intermediate0_carry__1_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.336 r  auto/test_adder/alu_unit/out_intermediate0_carry__2/O[1]
                         net (fo=4, routed)           1.145    10.481    auto/test_adder/alu_unit/out_intermediate0_carry__2_n_6
    SLICE_X47Y20         LUT5 (Prop_lut5_I3_O)        0.334    10.815 f  auto/test_adder/alu_unit/M_track_failure_q_i_14/O
                         net (fo=2, routed)           0.424    11.239    auto/test_adder/alu_unit/M_track_failure_q_i_14_n_0
    SLICE_X47Y21         LUT6 (Prop_lut6_I2_O)        0.332    11.571 r  auto/test_adder/alu_unit/M_track_failure_q_i_5/O
                         net (fo=2, routed)           0.616    12.187    auto/test_adder/alu_unit/M_track_failure_q_i_5_n_0
    SLICE_X46Y22         LUT6 (Prop_lut6_I0_O)        0.124    12.311 r  auto/test_adder/alu_unit/M_track_failure_q_i_2/O
                         net (fo=2, routed)           0.730    13.041    auto/test_adder/alu_unit/M_track_failure_q_i_2_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I1_O)        0.124    13.165 r  auto/test_adder/alu_unit/M_reg_current_statusPF_q[1]_i_2/O
                         net (fo=1, routed)           0.151    13.316    auto/test_adder/alu_unit/M_reg_current_statusPF_q[1]_i_2_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I0_O)        0.124    13.440 r  auto/test_adder/alu_unit/M_reg_current_statusPF_q[1]_i_1/O
                         net (fo=1, routed)           0.000    13.440    auto/test_adder/alu_unit_n_1
    SLICE_X45Y22         FDRE                                         r  auto/test_adder/M_reg_current_statusPF_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         1.434    14.839    auto/test_adder/CLK
    SLICE_X45Y22         FDRE                                         r  auto/test_adder/M_reg_current_statusPF_q_reg[1]/C
                         clock pessimism              0.259    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X45Y22         FDRE (Setup_fdre_C_D)        0.031    15.094    auto/test_adder/M_reg_current_statusPF_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                         -13.440    
  -------------------------------------------------------------------
                         slack                                  1.654    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 auto/test_boolean/M_current_test_case_register_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_boolean/M_current_test_case_register_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.061%)  route 0.073ns (25.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.556     1.500    auto/test_boolean/CLK
    SLICE_X52Y21         FDRE                                         r  auto/test_boolean/M_current_test_case_register_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  auto/test_boolean/M_current_test_case_register_q_reg[3]/Q
                         net (fo=62, routed)          0.073     1.737    auto/test_boolean/M_test_boolean_current_test_case[3]
    SLICE_X53Y21         LUT6 (Prop_lut6_I3_O)        0.045     1.782 r  auto/test_boolean/M_current_test_case_register_q[4]_i_2__1/O
                         net (fo=1, routed)           0.000     1.782    auto/test_boolean/M_current_test_case_register_q[4]_i_2__1_n_0
    SLICE_X53Y21         FDRE                                         r  auto/test_boolean/M_current_test_case_register_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.825     2.015    auto/test_boolean/CLK
    SLICE_X53Y21         FDRE                                         r  auto/test_boolean/M_current_test_case_register_q_reg[4]/C
                         clock pessimism             -0.502     1.513    
    SLICE_X53Y21         FDRE (Hold_fdre_C_D)         0.092     1.605    auto/test_boolean/M_current_test_case_register_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 auto/test_adder/FSM_sequential_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/M_reg_current_out_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.189ns (56.337%)  route 0.146ns (43.663%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.556     1.500    auto/test_adder/CLK
    SLICE_X48Y21         FDRE                                         r  auto/test_adder/FSM_sequential_M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDRE (Prop_fdre_C_Q)         0.141     1.641 f  auto/test_adder/FSM_sequential_M_state_q_reg[1]/Q
                         net (fo=29, routed)          0.146     1.787    auto/test_adder/alu_unit/M_reg_current_statusPF_q_reg[1]_0[1]
    SLICE_X49Y21         LUT4 (Prop_lut4_I3_O)        0.048     1.835 r  auto/test_adder/alu_unit/M_reg_current_out_q[8]_i_1/O
                         net (fo=1, routed)           0.000     1.835    auto/test_adder/M_reg_current_out_d0_in[8]
    SLICE_X49Y21         FDRE                                         r  auto/test_adder/M_reg_current_out_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.824     2.014    auto/test_adder/CLK
    SLICE_X49Y21         FDRE                                         r  auto/test_adder/M_reg_current_out_q_reg[8]/C
                         clock pessimism             -0.501     1.513    
    SLICE_X49Y21         FDRE (Hold_fdre_C_D)         0.107     1.620    auto/test_adder/M_reg_current_out_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttondetector_gen_0[3].buttondetector/M_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.060%)  route 0.171ns (47.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.562     1.506    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X55Y35         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[5]/Q
                         net (fo=4, routed)           0.171     1.818    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[5]
    SLICE_X54Y36         LUT6 (Prop_lut6_I3_O)        0.045     1.863 r  buttoncond_gen_0[3].buttoncond/M_last_q_i_1__0/O
                         net (fo=1, routed)           0.000     1.863    buttondetector_gen_0[3].buttondetector/M_last_q_reg_0[0]
    SLICE_X54Y36         FDRE                                         r  buttondetector_gen_0[3].buttondetector/M_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.832     2.022    buttondetector_gen_0[3].buttondetector/CLK
    SLICE_X54Y36         FDRE                                         r  buttondetector_gen_0[3].buttondetector/M_last_q_reg/C
                         clock pessimism             -0.501     1.521    
    SLICE_X54Y36         FDRE (Hold_fdre_C_D)         0.120     1.641    buttondetector_gen_0[3].buttondetector/M_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 auto/test_adder/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/M_current_test_case_register_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.119%)  route 0.145ns (43.881%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.556     1.500    auto/test_adder/CLK
    SLICE_X49Y22         FDRE                                         r  auto/test_adder/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  auto/test_adder/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=32, routed)          0.145     1.786    auto/test_adder/M_state_q[0]
    SLICE_X48Y22         LUT6 (Prop_lut6_I1_O)        0.045     1.831 r  auto/test_adder/M_current_test_case_register_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.831    auto/test_adder/M_current_test_case_register_q[2]_i_1_n_0
    SLICE_X48Y22         FDRE                                         r  auto/test_adder/M_current_test_case_register_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.823     2.013    auto/test_adder/CLK
    SLICE_X48Y22         FDRE                                         r  auto/test_adder/M_current_test_case_register_q_reg[2]/C
                         clock pessimism             -0.500     1.513    
    SLICE_X48Y22         FDRE (Hold_fdre_C_D)         0.092     1.605    auto/test_adder/M_current_test_case_register_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 auto/test_adder/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/M_current_test_case_register_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.289%)  route 0.144ns (43.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.556     1.500    auto/test_adder/CLK
    SLICE_X49Y22         FDRE                                         r  auto/test_adder/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDRE (Prop_fdre_C_Q)         0.141     1.641 f  auto/test_adder/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=32, routed)          0.144     1.785    auto/test_adder/M_state_q[0]
    SLICE_X48Y22         LUT6 (Prop_lut6_I3_O)        0.045     1.830 r  auto/test_adder/M_current_test_case_register_q[4]_i_2/O
                         net (fo=1, routed)           0.000     1.830    auto/test_adder/M_current_test_case_register_q[4]_i_2_n_0
    SLICE_X48Y22         FDRE                                         r  auto/test_adder/M_current_test_case_register_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.823     2.013    auto/test_adder/CLK
    SLICE_X48Y22         FDRE                                         r  auto/test_adder/M_current_test_case_register_q_reg[4]/C
                         clock pessimism             -0.500     1.513    
    SLICE_X48Y22         FDRE (Hold_fdre_C_D)         0.091     1.604    auto/test_adder/M_current_test_case_register_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 auto/test_adder/FSM_sequential_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/M_reg_current_out_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.943%)  route 0.146ns (44.057%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.556     1.500    auto/test_adder/CLK
    SLICE_X48Y21         FDRE                                         r  auto/test_adder/FSM_sequential_M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDRE (Prop_fdre_C_Q)         0.141     1.641 f  auto/test_adder/FSM_sequential_M_state_q_reg[1]/Q
                         net (fo=29, routed)          0.146     1.787    auto/test_adder/alu_unit/M_reg_current_statusPF_q_reg[1]_0[1]
    SLICE_X49Y21         LUT4 (Prop_lut4_I3_O)        0.045     1.832 r  auto/test_adder/alu_unit/M_reg_current_out_q[10]_i_1/O
                         net (fo=1, routed)           0.000     1.832    auto/test_adder/M_reg_current_out_d0_in[10]
    SLICE_X49Y21         FDRE                                         r  auto/test_adder/M_reg_current_out_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.824     2.014    auto/test_adder/CLK
    SLICE_X49Y21         FDRE                                         r  auto/test_adder/M_reg_current_out_q_reg[10]/C
                         clock pessimism             -0.501     1.513    
    SLICE_X49Y21         FDRE (Hold_fdre_C_D)         0.091     1.604    auto/test_adder/M_reg_current_out_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.592     1.536    buttoncond_gen_0[1].buttoncond/sync/CLK
    SLICE_X58Y39         FDRE                                         r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.174     1.851    buttoncond_gen_0[1].buttoncond/sync/M_pipe_d__0[1]
    SLICE_X58Y39         FDRE                                         r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.862     2.052    buttoncond_gen_0[1].buttoncond/sync/CLK
    SLICE_X58Y39         FDRE                                         r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.536    
    SLICE_X58Y39         FDRE (Hold_fdre_C_D)         0.066     1.602    buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.593     1.537    buttoncond_gen_0[2].buttoncond/sync/CLK
    SLICE_X62Y38         FDRE                                         r  buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y38         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.174     1.852    buttoncond_gen_0[2].buttoncond/sync/M_pipe_d__1[1]
    SLICE_X62Y38         FDRE                                         r  buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.864     2.054    buttoncond_gen_0[2].buttoncond/sync/CLK
    SLICE_X62Y38         FDRE                                         r  buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X62Y38         FDRE (Hold_fdre_C_D)         0.066     1.603    buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.623%)  route 0.182ns (56.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.592     1.536    buttoncond_gen_0[3].buttoncond/sync/CLK
    SLICE_X58Y39         FDRE                                         r  buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.182     1.859    buttoncond_gen_0[3].buttoncond/sync/M_pipe_d__2[1]
    SLICE_X58Y39         FDRE                                         r  buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.862     2.052    buttoncond_gen_0[3].buttoncond/sync/CLK
    SLICE_X58Y39         FDRE                                         r  buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.536    
    SLICE_X58Y39         FDRE (Hold_fdre_C_D)         0.072     1.608    buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 auto/test_multiply/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_reg_current_statusPF_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.800%)  route 0.195ns (51.200%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.566     1.510    auto/test_multiply/CLK
    SLICE_X55Y6          FDRE                                         r  auto/test_multiply/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  auto/test_multiply/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=31, routed)          0.195     1.846    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_reg_0[0]
    SLICE_X57Y7          LUT6 (Prop_lut6_I4_O)        0.045     1.891 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_statusPF_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000     1.891    auto/test_multiply/alu_unit_n_1
    SLICE_X57Y7          FDRE                                         r  auto/test_multiply/M_reg_current_statusPF_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=337, routed)         0.836     2.026    auto/test_multiply/CLK
    SLICE_X57Y7          FDRE                                         r  auto/test_multiply/M_reg_current_statusPF_q_reg[1]/C
                         clock pessimism             -0.480     1.546    
    SLICE_X57Y7          FDRE (Hold_fdre_C_D)         0.092     1.638    auto/test_multiply/M_reg_current_statusPF_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.253    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y20   M_auto_mode_register_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y17   M_mode_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y24   auto/FSM_sequential_M_tester_function_state_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y24   auto/FSM_sequential_M_tester_function_state_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y24   auto/FSM_sequential_M_tester_function_state_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y20   auto/test_shifter/FSM_sequential_M_state_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y22   auto/test_adder/FSM_sequential_M_state_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y21   auto/test_adder/FSM_sequential_M_state_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y23   auto/test_adder/M_current_test_case_register_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y22   auto/test_adder/FSM_sequential_M_state_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y23   auto/test_adder/M_current_test_case_register_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y23   auto/test_adder/M_current_test_case_register_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y22   auto/test_adder/M_current_test_case_register_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y23   auto/test_adder/M_current_test_case_register_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y22   auto/test_adder/M_current_test_case_register_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y22   auto/test_adder/M_reg_current_statusPF_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y21   auto/test_boolean/FSM_sequential_M_state_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y21   auto/test_boolean/M_reg_current_statusPF_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y21   auto/test_boolean/M_track_failure_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y17   M_mode_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y20   auto/test_adder/M_reg_current_out_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y19   auto/test_adder/M_reg_current_out_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y20   auto/test_adder/M_reg_current_out_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y20   auto/test_adder/M_reg_current_out_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y20   auto/test_adder/M_reg_current_out_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y20   auto/test_adder/M_reg_current_out_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y20   auto/test_adder/M_reg_current_out_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y20   auto/test_adder/M_reg_current_out_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y20   auto/test_adder/M_reg_current_out_q_reg[3]/C



