# Function Unit Design and Verilog Implementation

This repository contains my implementation of a function unit for a basic datapath as part of a homework assignment for the Microprocessor Architecture class at Texas Tech University.

## Disclaimer
This code is intended for learning purposes and personal use only. Please do not copy or reuse it for academic submissions or plagiarism.

## Features
- ALU supporting 15 different arithmetic and logical operations
- Shifter with left shift, right shift, pass through

## Notes
This repository is private to ensure academic integrity.
