// Seed: 1957127872
module module_0;
  logic id_1 = id_1;
  parameter id_2 = -1;
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_10 = 32'd39
) (
    input uwire id_0,
    input tri0 id_1,
    input supply0 id_2
    , _id_10,
    input wire id_3,
    output uwire id_4,
    output wand id_5,
    input supply1 id_6,
    input wire id_7,
    input tri1 id_8
);
  assign id_5 = 1;
  wire [1 : id_10] id_11;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_0 = 32'd49
) (
    output wire _id_0,
    output supply1 id_1,
    input wand id_2
);
  logic id_4[1 : id_0];
  module_0 modCall_1 ();
endmodule
