└── source_file "//////////////////////////////////////////////////..." [0:0-26:20] ERROR
    ├── comment "//////////////////////////////////////////////////..." [0:0-0:76]
    ├── comment "// Malformed Module for AST Error Testing" [1:0-1:41]
    ├── comment "//" [2:0-2:3]
    ├── comment "// This module contains syntax errors for testing ..." [3:0-3:65]
    ├── comment "//////////////////////////////////////////////////..." [4:0-4:76]
    ├── ERROR "module malformed_module (\n    input  logic       ..." [6:0-24:32] ERROR
    │   ├── module_ansi_header "module malformed_module (\n    input  logic       ..." [6:0-10:2] ERROR
    │   │   ├── module_keyword "module" [6:0-6:6]
    │   │   │   └── module [6:0-6:6]
    │   │   ├── simple_identifier "malformed_module" [6:7-6:23]
    │   │   ├── list_of_port_declarations "(\n    input  logic        clk,\n    input  logic ..." [6:24-10:1] ERROR
    │   │   │   ├── ( [6:24-6:25]
    │   │   │   ├── ansi_port_declaration "input  logic        clk" [7:4-7:27]
    │   │   │   │   ├── variable_port_header "input  logic" [7:4-7:16]
    │   │   │   │   │   ├── port_direction "input" [7:4-7:9]
    │   │   │   │   │   │   └── input [7:4-7:9]
    │   │   │   │   │   └── variable_port_type "logic" [7:11-7:16]
    │   │   │   │   │       └── data_type "logic" [7:11-7:16]
    │   │   │   │   │           └── integer_vector_type "logic" [7:11-7:16]
    │   │   │   │   │               └── logic [7:11-7:16]
    │   │   │   │   └── simple_identifier "clk" [7:24-7:27]
    │   │   │   ├── , [7:27-7:28]
    │   │   │   ├── ansi_port_declaration "input  logic        rst_n  // Missing comma\n    o..." [8:4-9:22] ERROR
    │   │   │   │   ├── variable_port_header "input  logic" [8:4-8:16]
    │   │   │   │   │   ├── port_direction "input" [8:4-8:9]
    │   │   │   │   │   │   └── input [8:4-8:9]
    │   │   │   │   │   └── variable_port_type "logic" [8:11-8:16]
    │   │   │   │   │       └── data_type "logic" [8:11-8:16]
    │   │   │   │   │           └── integer_vector_type "logic" [8:11-8:16]
    │   │   │   │   │               └── logic [8:11-8:16]
    │   │   │   │   ├── simple_identifier "rst_n" [8:24-8:29]
    │   │   │   │   ├── comment "// Missing comma" [8:31-8:47]
    │   │   │   │   ├── ERROR "output logic" [9:4-9:16] ERROR
    │   │   │   │   │   ├── simple_identifier "output" [9:4-9:10]
    │   │   │   │   │   └── logic [9:11-9:16]
    │   │   │   │   └── unpacked_dimension "[7:0]" [9:17-9:22]
    │   │   │   │       ├── [ [9:17-9:18]
    │   │   │   │       ├── constant_range "7:0" [9:18-9:21]
    │   │   │   │       │   ├── constant_expression "7" [9:18-9:19]
    │   │   │   │       │   │   └── constant_primary "7" [9:18-9:19]
    │   │   │   │       │   │       └── primary_literal "7" [9:18-9:19]
    │   │   │   │       │   │           └── integral_number "7" [9:18-9:19]
    │   │   │   │       │   │               └── decimal_number "7" [9:18-9:19]
    │   │   │   │       │   │                   └── unsigned_number "7" [9:18-9:19]
    │   │   │   │       │   ├── : [9:19-9:20]
    │   │   │   │       │   └── constant_expression "0" [9:20-9:21]
    │   │   │   │       │       └── constant_primary "0" [9:20-9:21]
    │   │   │   │       │           └── primary_literal "0" [9:20-9:21]
    │   │   │   │       │               └── integral_number "0" [9:20-9:21]
    │   │   │   │       │                   └── decimal_number "0" [9:20-9:21]
    │   │   │   │       │                       └── unsigned_number "0" [9:20-9:21]
    │   │   │   │       └── ] [9:21-9:22]
    │   │   │   ├── ERROR "data_out" [9:24-9:32] ERROR
    │   │   │   │   └── simple_identifier "data_out" [9:24-9:32]
    │   │   │   └── ) [10:0-10:1]
    │   │   └── ; [10:1-10:2]
    │   ├── comment "// Missing semicolon" [12:4-12:24]
    │   ├── data_declaration "logic [7:0] temp_data\n    \n    // Invalid syntax" [13:4-15:21] ERROR
    │   │   ├── data_type_or_implicit "logic [7:0]" [13:4-13:15]
    │   │   │   └── data_type "logic [7:0]" [13:4-13:15]
    │   │   │       ├── integer_vector_type "logic" [13:4-13:9]
    │   │   │       │   └── logic [13:4-13:9]
    │   │   │       └── packed_dimension "[7:0]" [13:10-13:15]
    │   │   │           ├── [ [13:10-13:11]
    │   │   │           ├── constant_range "7:0" [13:11-13:14]
    │   │   │           │   ├── constant_expression "7" [13:11-13:12]
    │   │   │           │   │   └── constant_primary "7" [13:11-13:12]
    │   │   │           │   │       └── primary_literal "7" [13:11-13:12]
    │   │   │           │   │           └── integral_number "7" [13:11-13:12]
    │   │   │           │   │               └── decimal_number "7" [13:11-13:12]
    │   │   │           │   │                   └── unsigned_number "7" [13:11-13:12]
    │   │   │           │   ├── : [13:12-13:13]
    │   │   │           │   └── constant_expression "0" [13:13-13:14]
    │   │   │           │       └── constant_primary "0" [13:13-13:14]
    │   │   │           │           └── primary_literal "0" [13:13-13:14]
    │   │   │           │               └── integral_number "0" [13:13-13:14]
    │   │   │           │                   └── decimal_number "0" [13:13-13:14]
    │   │   │           │                       └── unsigned_number "0" [13:13-13:14]
    │   │   │           └── ] [13:14-13:15]
    │   │   ├── list_of_variable_decl_assignments "temp_data" [13:16-13:25]
    │   │   │   └── variable_decl_assignment "temp_data" [13:16-13:25]
    │   │   │       └── simple_identifier "temp_data" [13:16-13:25]
    │   │   ├── comment "// Invalid syntax" [15:4-15:21]
    │   │   └── ; [15:21-15:21] ERROR
    │   ├── always_keyword "always_ff" [16:4-16:13]
    │   │   └── always_ff [16:4-16:13]
    │   ├── event_control "@(posedge clk)" [16:14-16:28]
    │   │   └── clocking_event "@(posedge clk)" [16:14-16:28]
    │   │       ├── @ [16:14-16:15]
    │   │       ├── ( [16:15-16:16]
    │   │       ├── event_expression "posedge clk" [16:16-16:27]
    │   │       │   ├── edge_identifier "posedge" [16:16-16:23]
    │   │       │   │   └── posedge [16:16-16:23]
    │   │       │   └── expression "clk" [16:24-16:27]
    │   │       │       └── primary "clk" [16:24-16:27]
    │   │       │           └── hierarchical_identifier "clk" [16:24-16:27]
    │   │       │               └── simple_identifier "clk" [16:24-16:27]
    │   │       └── ) [16:27-16:28]
    │   ├── begin [16:29-16:34]
    │   ├── if [17:8-17:10]
    │   ├── ( [17:11-17:12]
    │   ├── cond_predicate "!rst_n" [17:12-17:18]
    │   │   └── expression "!rst_n" [17:12-17:18]
    │   │       ├── unary_operator "!" [17:12-17:13]
    │   │       │   └── ! [17:12-17:13]
    │   │       └── primary "rst_n" [17:13-17:18]
    │   │           └── hierarchical_identifier "rst_n" [17:13-17:18]
    │   │               └── simple_identifier "rst_n" [17:13-17:18]
    │   ├── ) [17:18-17:19]
    │   ├── statement_or_null "begin\n            temp_data <= 8'h00;\n        en..." [17:20-19:11]
    │   │   └── statement "begin\n            temp_data <= 8'h00;\n        en..." [17:20-19:11]
    │   │       └── statement_item "begin\n            temp_data <= 8'h00;\n        en..." [17:20-19:11]
    │   │           └── seq_block "begin\n            temp_data <= 8'h00;\n        en..." [17:20-19:11]
    │   │               ├── begin [17:20-17:25]
    │   │               ├── statement_or_null "temp_data <= 8'h00;" [18:12-18:31]
    │   │               │   └── statement "temp_data <= 8'h00;" [18:12-18:31]
    │   │               │       └── statement_item "temp_data <= 8'h00;" [18:12-18:31]
    │   │               │           ├── nonblocking_assignment "temp_data <= 8'h00" [18:12-18:30]
    │   │               │           │   ├── variable_lvalue "temp_data" [18:12-18:21]
    │   │               │           │   │   └── hierarchical_identifier "temp_data" [18:12-18:21]
    │   │               │           │   │       └── simple_identifier "temp_data" [18:12-18:21]
    │   │               │           │   ├── <= [18:22-18:24]
    │   │               │           │   └── expression "8'h00" [18:25-18:30]
    │   │               │           │       └── primary "8'h00" [18:25-18:30]
    │   │               │           │           └── primary_literal "8'h00" [18:25-18:30]
    │   │               │           │               └── integral_number "8'h00" [18:25-18:30]
    │   │               │           │                   └── hex_number "8'h00" [18:25-18:30]
    │   │               │           │                       ├── unsigned_number "8" [18:25-18:26]
    │   │               │           │                       ├── hex_base "'h" [18:26-18:28]
    │   │               │           │                       └── hex_value "00" [18:28-18:30]
    │   │               │           └── ; [18:30-18:31]
    │   │               └── end [19:8-19:11]
    │   ├── else [19:12-19:16]
    │   ├── begin [19:17-19:22]
    │   ├── ERROR "temp_data <= temp_data + 1\n        // Missing end..." [20:12-22:7] ERROR
    │   │   ├── nonblocking_assignment "temp_data <= temp_data + 1" [20:12-20:38]
    │   │   │   ├── variable_lvalue "temp_data" [20:12-20:21]
    │   │   │   │   └── hierarchical_identifier "temp_data" [20:12-20:21]
    │   │   │   │       └── simple_identifier "temp_data" [20:12-20:21]
    │   │   │   ├── <= [20:22-20:24]
    │   │   │   └── expression "temp_data + 1" [20:25-20:38]
    │   │   │       ├── expression "temp_data" [20:25-20:34]
    │   │   │       │   └── primary "temp_data" [20:25-20:34]
    │   │   │       │       └── hierarchical_identifier "temp_data" [20:25-20:34]
    │   │   │       │           └── simple_identifier "temp_data" [20:25-20:34]
    │   │   │       ├── + [20:35-20:36]
    │   │   │       └── expression "1" [20:37-20:38]
    │   │   │           └── primary "1" [20:37-20:38]
    │   │   │               └── primary_literal "1" [20:37-20:38]
    │   │   │                   └── integral_number "1" [20:37-20:38]
    │   │   │                       └── decimal_number "1" [20:37-20:38]
    │   │   │                           └── unsigned_number "1" [20:37-20:38]
    │   │   ├── comment "// Missing end" [21:8-21:22]
    │   │   └── simple_identifier "end" [22:4-22:7]
    │   └── statement_or_null "assign data_out = temp_data;" [24:4-24:32]
    │       └── statement "assign data_out = temp_data;" [24:4-24:32]
    │           └── statement_item "assign data_out = temp_data;" [24:4-24:32]
    │               ├── procedural_continuous_assignment "assign data_out = temp_data" [24:4-24:31]
    │               │   ├── assign [24:4-24:10]
    │               │   └── variable_assignment "data_out = temp_data" [24:11-24:31]
    │               │       ├── variable_lvalue "data_out" [24:11-24:19]
    │               │       │   └── hierarchical_identifier "data_out" [24:11-24:19]
    │               │       │       └── simple_identifier "data_out" [24:11-24:19]
    │               │       ├── = [24:20-24:21]
    │               │       └── expression "temp_data" [24:22-24:31]
    │               │           └── primary "temp_data" [24:22-24:31]
    │               │               └── hierarchical_identifier "temp_data" [24:22-24:31]
    │               │                   └── simple_identifier "temp_data" [24:22-24:31]
    │               └── ; [24:31-24:32]
    └── comment "// Missing endmodule" [26:0-26:20]