<p>Greetings NetFPGA community,</p>

<p>We are pleased to announce today that the next minor update (1.4.0) of the NetFPGA-SUME code base.</p>

<p>The release includes:</p>

<p>Contributed Projects:</p>
<ul>
  <li><a href="https://github.com/forconesi/nfmac10g#nfmac10g-open-source-10gbe-mac-for-fpgas">Reference NIC-NFMAC10G</a>: Implementation of the reference_nic based on the open-source 10GbE MAC</li>
  <li><a href="https://github.com/NetFPGA/NetFPGA-SUME-public/wiki/Latency-Gadget:-delay_mb-Contrib-Project">delay_mb</a>: A latency control gadget that provides latency variation and rate control</li>
  <li><a href="https://github.com/NetFPGA/NetFPGA-SUME-public/wiki/Reference_emu-Contrib-Project">reference_eu</a>: Includes 3 designs written in C# and translated to Verilog, making use of the <a href="http://www.cl.cam.ac.uk/research/srg/han/hprls/orangepath/kiwic.html">Kiwi Compiler</a></li>
</ul>

<p><br /></p>

<p>Contributed Cores:</p>
<ul>
  <li><a href="https://github.com/forconesi/nfmac10g#nfmac10g-open-source-10gbe-mac-for-fpgas">nfmac_10ge_interface_shared_v1_0_0</a>: Open-source version of the Xilinx ten_gig_eth_mac</li>
  <li><a href="https://github.com/forconesi/nfmac10g#nfmac10g-open-source-10gbe-mac-for-fpgas">nfmac_10ge_interface_v1_0_0</a>: Open-source version of the Xilinx ten_gig_eth_mac</li>
  <li><a href="https://github.com/NetFPGA/NetFPGA-SUME-public/wiki/Delay-Contrib-Core">delay_v1_0_0</a>: FIFO-based module that control latency based on timestamps</li>
  <li><a href="https://github.com/NetFPGA/NetFPGA-SUME-public/wiki/Rate-Limiter-Contrib-Core">rate_limiter_v1_0_0</a>: FIFO-based module for pacing of data out of the FIFO</li>
  <li><a href="https://github.com/NetFPGA/NetFPGA-SUME-public/wiki/Reference_emu-Contrib-Project">emu_output_port_lookup_v1_0_0</a>: Output Port Lookup module that supports the reference_emu project</li>
</ul>

<p><br />
If you have not registered to the NetFPGA-SUME beta program, you will need to do so to access the repository: <a href="SUME-reg-form.html">Registration Form</a></p>

<p>You can find more information about NetFPGA-SUME code base in the <a href="https://github.com/NetFPGA/NetFPGA-SUME-public/wiki">NetFPGA-SUME wiki</a></p>

<p>More information about the release: <a href="https://github.com/NetFPGA/NetFPGA-SUME-public/wiki/Release-Notes">Release-Notes</a></p>

<p>We invite everyone from the community to use and improve our repository, and hope to see a lot of projects contributed to the repository.</p>

<p>Kind Regards,</p>

<p>The NetFPGA team</p>

<ul>
  <li>Follow us on <a href="https://www.facebook.com/netfpga/" target="_blank">Facebook</a></li>
  <li>Follow us on <a href="https://twitter.com/netfpga" target="_blank">Twitter</a></li>
</ul>

