Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Apr 22 10:48:27 2023
| Host         : LAPTOP-4J4IK2F8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file project_reti_logiche_timing_summary_routed.rpt -pb project_reti_logiche_timing_summary_routed.pb -rpx project_reti_logiche_timing_summary_routed.rpx -warn_on_violation
| Design       : project_reti_logiche
| Device       : 7a200t-fbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  44          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (11)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     97.337        0.000                      0                   39        0.246        0.000                      0                   39        4.500        0.000                       0                    39  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clock  {0.000 5.000}        100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock              97.337        0.000                      0                   39        0.246        0.000                      0                   39        4.500        0.000                       0                    39  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clock                       
(none)                      clock         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack       97.337ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.337ns  (required time - arrival time)
  Source:                 DeSerT/FSM_sequential_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            DeSerT/out_1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 0.718ns (29.883%)  route 1.685ns (70.117%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.720ns = ( 104.720 - 100.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.843     5.081    DeSerT/CLK
    SLICE_X1Y116         FDRE                                         r  DeSerT/FSM_sequential_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_fdre_C_Q)         0.419     5.500 r  DeSerT/FSM_sequential_mode_reg[1]/Q
                         net (fo=11, routed)          0.915     6.415    DeSerT/mode[1]
    SLICE_X0Y115         LUT6 (Prop_lut6_I0_O)        0.299     6.714 r  DeSerT/out_1[7]_i_1/O
                         net (fo=8, routed)           0.770     7.484    DeSerT/out_1[7]_i_1_n_0
    SLICE_X3Y111         FDRE                                         r  DeSerT/out_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.729   104.720    DeSerT/CLK
    SLICE_X3Y111         FDRE                                         r  DeSerT/out_1_reg[0]/C
                         clock pessimism              0.340   105.061    
                         clock uncertainty           -0.035   105.025    
    SLICE_X3Y111         FDRE (Setup_fdre_C_CE)      -0.205   104.820    DeSerT/out_1_reg[0]
  -------------------------------------------------------------------
                         required time                        104.820    
                         arrival time                          -7.484    
  -------------------------------------------------------------------
                         slack                                 97.337    

Slack (MET) :             97.373ns  (required time - arrival time)
  Source:                 DeSerT/FSM_sequential_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            DeSerT/out_1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 0.718ns (29.883%)  route 1.685ns (70.117%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.720ns = ( 104.720 - 100.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.843     5.081    DeSerT/CLK
    SLICE_X1Y116         FDRE                                         r  DeSerT/FSM_sequential_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_fdre_C_Q)         0.419     5.500 r  DeSerT/FSM_sequential_mode_reg[1]/Q
                         net (fo=11, routed)          0.915     6.415    DeSerT/mode[1]
    SLICE_X0Y115         LUT6 (Prop_lut6_I0_O)        0.299     6.714 r  DeSerT/out_1[7]_i_1/O
                         net (fo=8, routed)           0.770     7.484    DeSerT/out_1[7]_i_1_n_0
    SLICE_X2Y111         FDRE                                         r  DeSerT/out_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.729   104.720    DeSerT/CLK
    SLICE_X2Y111         FDRE                                         r  DeSerT/out_1_reg[1]/C
                         clock pessimism              0.340   105.061    
                         clock uncertainty           -0.035   105.025    
    SLICE_X2Y111         FDRE (Setup_fdre_C_CE)      -0.169   104.856    DeSerT/out_1_reg[1]
  -------------------------------------------------------------------
                         required time                        104.856    
                         arrival time                          -7.484    
  -------------------------------------------------------------------
                         slack                                 97.373    

Slack (MET) :             97.373ns  (required time - arrival time)
  Source:                 DeSerT/FSM_sequential_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            DeSerT/out_1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 0.718ns (29.883%)  route 1.685ns (70.117%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.720ns = ( 104.720 - 100.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.843     5.081    DeSerT/CLK
    SLICE_X1Y116         FDRE                                         r  DeSerT/FSM_sequential_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_fdre_C_Q)         0.419     5.500 r  DeSerT/FSM_sequential_mode_reg[1]/Q
                         net (fo=11, routed)          0.915     6.415    DeSerT/mode[1]
    SLICE_X0Y115         LUT6 (Prop_lut6_I0_O)        0.299     6.714 r  DeSerT/out_1[7]_i_1/O
                         net (fo=8, routed)           0.770     7.484    DeSerT/out_1[7]_i_1_n_0
    SLICE_X2Y111         FDRE                                         r  DeSerT/out_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.729   104.720    DeSerT/CLK
    SLICE_X2Y111         FDRE                                         r  DeSerT/out_1_reg[2]/C
                         clock pessimism              0.340   105.061    
                         clock uncertainty           -0.035   105.025    
    SLICE_X2Y111         FDRE (Setup_fdre_C_CE)      -0.169   104.856    DeSerT/out_1_reg[2]
  -------------------------------------------------------------------
                         required time                        104.856    
                         arrival time                          -7.484    
  -------------------------------------------------------------------
                         slack                                 97.373    

Slack (MET) :             97.373ns  (required time - arrival time)
  Source:                 DeSerT/FSM_sequential_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            DeSerT/out_1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 0.718ns (29.883%)  route 1.685ns (70.117%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.720ns = ( 104.720 - 100.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.843     5.081    DeSerT/CLK
    SLICE_X1Y116         FDRE                                         r  DeSerT/FSM_sequential_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_fdre_C_Q)         0.419     5.500 r  DeSerT/FSM_sequential_mode_reg[1]/Q
                         net (fo=11, routed)          0.915     6.415    DeSerT/mode[1]
    SLICE_X0Y115         LUT6 (Prop_lut6_I0_O)        0.299     6.714 r  DeSerT/out_1[7]_i_1/O
                         net (fo=8, routed)           0.770     7.484    DeSerT/out_1[7]_i_1_n_0
    SLICE_X2Y111         FDRE                                         r  DeSerT/out_1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.729   104.720    DeSerT/CLK
    SLICE_X2Y111         FDRE                                         r  DeSerT/out_1_reg[3]/C
                         clock pessimism              0.340   105.061    
                         clock uncertainty           -0.035   105.025    
    SLICE_X2Y111         FDRE (Setup_fdre_C_CE)      -0.169   104.856    DeSerT/out_1_reg[3]
  -------------------------------------------------------------------
                         required time                        104.856    
                         arrival time                          -7.484    
  -------------------------------------------------------------------
                         slack                                 97.373    

Slack (MET) :             97.373ns  (required time - arrival time)
  Source:                 DeSerT/FSM_sequential_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            DeSerT/out_1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 0.718ns (29.883%)  route 1.685ns (70.117%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.720ns = ( 104.720 - 100.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.843     5.081    DeSerT/CLK
    SLICE_X1Y116         FDRE                                         r  DeSerT/FSM_sequential_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_fdre_C_Q)         0.419     5.500 r  DeSerT/FSM_sequential_mode_reg[1]/Q
                         net (fo=11, routed)          0.915     6.415    DeSerT/mode[1]
    SLICE_X0Y115         LUT6 (Prop_lut6_I0_O)        0.299     6.714 r  DeSerT/out_1[7]_i_1/O
                         net (fo=8, routed)           0.770     7.484    DeSerT/out_1[7]_i_1_n_0
    SLICE_X2Y111         FDRE                                         r  DeSerT/out_1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.729   104.720    DeSerT/CLK
    SLICE_X2Y111         FDRE                                         r  DeSerT/out_1_reg[4]/C
                         clock pessimism              0.340   105.061    
                         clock uncertainty           -0.035   105.025    
    SLICE_X2Y111         FDRE (Setup_fdre_C_CE)      -0.169   104.856    DeSerT/out_1_reg[4]
  -------------------------------------------------------------------
                         required time                        104.856    
                         arrival time                          -7.484    
  -------------------------------------------------------------------
                         slack                                 97.373    

Slack (MET) :             97.376ns  (required time - arrival time)
  Source:                 DeSerT/FSM_sequential_mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            DeSerT/out_0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 0.580ns (24.533%)  route 1.784ns (75.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.721ns = ( 104.721 - 100.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.843     5.081    DeSerT/CLK
    SLICE_X1Y116         FDRE                                         r  DeSerT/FSM_sequential_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  DeSerT/FSM_sequential_mode_reg[0]/Q
                         net (fo=11, routed)          0.927     6.463    DeSerT/mode[0]
    SLICE_X1Y115         LUT6 (Prop_lut6_I1_O)        0.124     6.587 r  DeSerT/out_0[7]_i_1/O
                         net (fo=8, routed)           0.858     7.445    DeSerT/out_0[7]_i_1_n_0
    SLICE_X3Y110         FDRE                                         r  DeSerT/out_0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.730   104.721    DeSerT/CLK
    SLICE_X3Y110         FDRE                                         r  DeSerT/out_0_reg[0]/C
                         clock pessimism              0.340   105.062    
                         clock uncertainty           -0.035   105.026    
    SLICE_X3Y110         FDRE (Setup_fdre_C_CE)      -0.205   104.821    DeSerT/out_0_reg[0]
  -------------------------------------------------------------------
                         required time                        104.821    
                         arrival time                          -7.445    
  -------------------------------------------------------------------
                         slack                                 97.376    

Slack (MET) :             97.376ns  (required time - arrival time)
  Source:                 DeSerT/FSM_sequential_mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            DeSerT/out_0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 0.580ns (24.533%)  route 1.784ns (75.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.721ns = ( 104.721 - 100.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.843     5.081    DeSerT/CLK
    SLICE_X1Y116         FDRE                                         r  DeSerT/FSM_sequential_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  DeSerT/FSM_sequential_mode_reg[0]/Q
                         net (fo=11, routed)          0.927     6.463    DeSerT/mode[0]
    SLICE_X1Y115         LUT6 (Prop_lut6_I1_O)        0.124     6.587 r  DeSerT/out_0[7]_i_1/O
                         net (fo=8, routed)           0.858     7.445    DeSerT/out_0[7]_i_1_n_0
    SLICE_X3Y110         FDRE                                         r  DeSerT/out_0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.730   104.721    DeSerT/CLK
    SLICE_X3Y110         FDRE                                         r  DeSerT/out_0_reg[1]/C
                         clock pessimism              0.340   105.062    
                         clock uncertainty           -0.035   105.026    
    SLICE_X3Y110         FDRE (Setup_fdre_C_CE)      -0.205   104.821    DeSerT/out_0_reg[1]
  -------------------------------------------------------------------
                         required time                        104.821    
                         arrival time                          -7.445    
  -------------------------------------------------------------------
                         slack                                 97.376    

Slack (MET) :             97.376ns  (required time - arrival time)
  Source:                 DeSerT/FSM_sequential_mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            DeSerT/out_0_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 0.580ns (24.533%)  route 1.784ns (75.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.721ns = ( 104.721 - 100.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.843     5.081    DeSerT/CLK
    SLICE_X1Y116         FDRE                                         r  DeSerT/FSM_sequential_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  DeSerT/FSM_sequential_mode_reg[0]/Q
                         net (fo=11, routed)          0.927     6.463    DeSerT/mode[0]
    SLICE_X1Y115         LUT6 (Prop_lut6_I1_O)        0.124     6.587 r  DeSerT/out_0[7]_i_1/O
                         net (fo=8, routed)           0.858     7.445    DeSerT/out_0[7]_i_1_n_0
    SLICE_X3Y110         FDRE                                         r  DeSerT/out_0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.730   104.721    DeSerT/CLK
    SLICE_X3Y110         FDRE                                         r  DeSerT/out_0_reg[2]/C
                         clock pessimism              0.340   105.062    
                         clock uncertainty           -0.035   105.026    
    SLICE_X3Y110         FDRE (Setup_fdre_C_CE)      -0.205   104.821    DeSerT/out_0_reg[2]
  -------------------------------------------------------------------
                         required time                        104.821    
                         arrival time                          -7.445    
  -------------------------------------------------------------------
                         slack                                 97.376    

Slack (MET) :             97.376ns  (required time - arrival time)
  Source:                 DeSerT/FSM_sequential_mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            DeSerT/out_0_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 0.580ns (24.533%)  route 1.784ns (75.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.721ns = ( 104.721 - 100.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.843     5.081    DeSerT/CLK
    SLICE_X1Y116         FDRE                                         r  DeSerT/FSM_sequential_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  DeSerT/FSM_sequential_mode_reg[0]/Q
                         net (fo=11, routed)          0.927     6.463    DeSerT/mode[0]
    SLICE_X1Y115         LUT6 (Prop_lut6_I1_O)        0.124     6.587 r  DeSerT/out_0[7]_i_1/O
                         net (fo=8, routed)           0.858     7.445    DeSerT/out_0[7]_i_1_n_0
    SLICE_X3Y110         FDRE                                         r  DeSerT/out_0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.730   104.721    DeSerT/CLK
    SLICE_X3Y110         FDRE                                         r  DeSerT/out_0_reg[3]/C
                         clock pessimism              0.340   105.062    
                         clock uncertainty           -0.035   105.026    
    SLICE_X3Y110         FDRE (Setup_fdre_C_CE)      -0.205   104.821    DeSerT/out_0_reg[3]
  -------------------------------------------------------------------
                         required time                        104.821    
                         arrival time                          -7.445    
  -------------------------------------------------------------------
                         slack                                 97.376    

Slack (MET) :             97.602ns  (required time - arrival time)
  Source:                 DeSerT/FSM_sequential_mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            DeSerT/out_0_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 0.580ns (26.668%)  route 1.595ns (73.332%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.721ns = ( 104.721 - 100.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.843     5.081    DeSerT/CLK
    SLICE_X1Y116         FDRE                                         r  DeSerT/FSM_sequential_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  DeSerT/FSM_sequential_mode_reg[0]/Q
                         net (fo=11, routed)          0.927     6.463    DeSerT/mode[0]
    SLICE_X1Y115         LUT6 (Prop_lut6_I1_O)        0.124     6.587 r  DeSerT/out_0[7]_i_1/O
                         net (fo=8, routed)           0.668     7.256    DeSerT/out_0[7]_i_1_n_0
    SLICE_X2Y110         FDRE                                         r  DeSerT/out_0_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.730   104.721    DeSerT/CLK
    SLICE_X2Y110         FDRE                                         r  DeSerT/out_0_reg[4]/C
                         clock pessimism              0.340   105.062    
                         clock uncertainty           -0.035   105.026    
    SLICE_X2Y110         FDRE (Setup_fdre_C_CE)      -0.169   104.857    DeSerT/out_0_reg[4]
  -------------------------------------------------------------------
                         required time                        104.857    
                         arrival time                          -7.256    
  -------------------------------------------------------------------
                         slack                                 97.602    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 DeSerT/FSM_sequential_mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            DeSerT/read_memory_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.095%)  route 0.164ns (46.905%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.650     1.587    DeSerT/CLK
    SLICE_X1Y116         FDRE                                         r  DeSerT/FSM_sequential_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_fdre_C_Q)         0.141     1.728 f  DeSerT/FSM_sequential_mode_reg[0]/Q
                         net (fo=11, routed)          0.164     1.892    DeSerT/mode[0]
    SLICE_X0Y116         LUT3 (Prop_lut3_I2_O)        0.045     1.937 r  DeSerT/__11/i_/O
                         net (fo=1, routed)           0.000     1.937    DeSerT/__11/i__n_0
    SLICE_X0Y116         FDRE                                         r  DeSerT/read_memory_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.922     2.111    DeSerT/CLK
    SLICE_X0Y116         FDRE                                         r  DeSerT/read_memory_reg/C
                         clock pessimism             -0.511     1.600    
    SLICE_X0Y116         FDRE (Hold_fdre_C_D)         0.091     1.691    DeSerT/read_memory_reg
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 DeSerT/FSM_sequential_mode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            DeSerT/internal_channel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.651     1.588    DeSerT/CLK
    SLICE_X1Y115         FDRE                                         r  DeSerT/FSM_sequential_mode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.141     1.729 r  DeSerT/FSM_sequential_mode_reg[2]/Q
                         net (fo=11, routed)          0.170     1.899    DeSerT/mode[2]
    SLICE_X1Y115         LUT6 (Prop_lut6_I2_O)        0.045     1.944 r  DeSerT/internal_channel[0]_i_1/O
                         net (fo=1, routed)           0.000     1.944    DeSerT/internal_channel[0]_i_1_n_0
    SLICE_X1Y115         FDRE                                         r  DeSerT/internal_channel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.923     2.112    DeSerT/CLK
    SLICE_X1Y115         FDRE                                         r  DeSerT/internal_channel_reg[0]/C
                         clock pessimism             -0.524     1.588    
    SLICE_X1Y115         FDRE (Hold_fdre_C_D)         0.092     1.680    DeSerT/internal_channel_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 DeSerT/FSM_sequential_mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            DeSerT/FSM_sequential_mode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.183ns (45.013%)  route 0.224ns (54.987%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.650     1.587    DeSerT/CLK
    SLICE_X1Y116         FDRE                                         r  DeSerT/FSM_sequential_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_fdre_C_Q)         0.141     1.728 r  DeSerT/FSM_sequential_mode_reg[0]/Q
                         net (fo=11, routed)          0.224     1.952    DeSerT/mode[0]
    SLICE_X1Y116         LUT4 (Prop_lut4_I2_O)        0.042     1.994 r  DeSerT/FSM_sequential_mode[1]_i_1/O
                         net (fo=1, routed)           0.000     1.994    DeSerT/FSM_sequential_mode[1]_i_1_n_0
    SLICE_X1Y116         FDRE                                         r  DeSerT/FSM_sequential_mode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.922     2.111    DeSerT/CLK
    SLICE_X1Y116         FDRE                                         r  DeSerT/FSM_sequential_mode_reg[1]/C
                         clock pessimism             -0.524     1.587    
    SLICE_X1Y116         FDRE (Hold_fdre_C_D)         0.107     1.694    DeSerT/FSM_sequential_mode_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 DeSerT/FSM_sequential_mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            DeSerT/FSM_sequential_mode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.415%)  route 0.224ns (54.585%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.650     1.587    DeSerT/CLK
    SLICE_X1Y116         FDRE                                         r  DeSerT/FSM_sequential_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_fdre_C_Q)         0.141     1.728 r  DeSerT/FSM_sequential_mode_reg[0]/Q
                         net (fo=11, routed)          0.224     1.952    DeSerT/mode[0]
    SLICE_X1Y116         LUT5 (Prop_lut5_I3_O)        0.045     1.997 r  DeSerT/FSM_sequential_mode[0]_i_1/O
                         net (fo=1, routed)           0.000     1.997    DeSerT/FSM_sequential_mode[0]_i_1_n_0
    SLICE_X1Y116         FDRE                                         r  DeSerT/FSM_sequential_mode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.922     2.111    DeSerT/CLK
    SLICE_X1Y116         FDRE                                         r  DeSerT/FSM_sequential_mode_reg[0]/C
                         clock pessimism             -0.524     1.587    
    SLICE_X1Y116         FDRE (Hold_fdre_C_D)         0.091     1.678    DeSerT/FSM_sequential_mode_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 DeSerT/FSM_sequential_mode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            DeSerT/FSM_sequential_mode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.186ns (36.535%)  route 0.323ns (63.465%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.651     1.588    DeSerT/CLK
    SLICE_X1Y115         FDRE                                         r  DeSerT/FSM_sequential_mode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.141     1.729 r  DeSerT/FSM_sequential_mode_reg[2]/Q
                         net (fo=11, routed)          0.323     2.052    DeSerT/mode[2]
    SLICE_X1Y115         LUT4 (Prop_lut4_I0_O)        0.045     2.097 r  DeSerT/FSM_sequential_mode[2]_i_1/O
                         net (fo=1, routed)           0.000     2.097    DeSerT/FSM_sequential_mode[2]_i_1_n_0
    SLICE_X1Y115         FDRE                                         r  DeSerT/FSM_sequential_mode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.923     2.112    DeSerT/CLK
    SLICE_X1Y115         FDRE                                         r  DeSerT/FSM_sequential_mode_reg[2]/C
                         clock pessimism             -0.524     1.588    
    SLICE_X1Y115         FDRE (Hold_fdre_C_D)         0.091     1.679    DeSerT/FSM_sequential_mode_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 DeSerT/FSM_sequential_mode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            DeSerT/internal_channel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.234ns (40.887%)  route 0.338ns (59.113%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.651     1.588    DeSerT/CLK
    SLICE_X1Y115         FDRE                                         r  DeSerT/FSM_sequential_mode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.141     1.729 r  DeSerT/FSM_sequential_mode_reg[2]/Q
                         net (fo=11, routed)          0.184     1.913    DeSerT/mode[2]
    SLICE_X1Y115         LUT6 (Prop_lut6_I1_O)        0.045     1.958 r  DeSerT/internal_channel[1]_i_2/O
                         net (fo=1, routed)           0.154     2.112    DeSerT/internal_channel[1]_i_2_n_0
    SLICE_X1Y115         LUT2 (Prop_lut2_I0_O)        0.048     2.160 r  DeSerT/internal_channel[1]_i_1/O
                         net (fo=1, routed)           0.000     2.160    DeSerT/internal_channel[1]_i_1_n_0
    SLICE_X1Y115         FDRE                                         r  DeSerT/internal_channel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.923     2.112    DeSerT/CLK
    SLICE_X1Y115         FDRE                                         r  DeSerT/internal_channel_reg[1]/C
                         clock pessimism             -0.524     1.588    
    SLICE_X1Y115         FDRE (Hold_fdre_C_D)         0.107     1.695    DeSerT/internal_channel_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 DeSerT/FSM_sequential_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            DeSerT/out_3_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.227ns (50.192%)  route 0.225ns (49.808%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.650     1.587    DeSerT/CLK
    SLICE_X1Y116         FDRE                                         r  DeSerT/FSM_sequential_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_fdre_C_Q)         0.128     1.715 r  DeSerT/FSM_sequential_mode_reg[1]/Q
                         net (fo=11, routed)          0.113     1.829    DeSerT/mode[1]
    SLICE_X1Y116         LUT6 (Prop_lut6_I0_O)        0.099     1.928 r  DeSerT/out_3[7]_i_1/O
                         net (fo=8, routed)           0.112     2.039    DeSerT/out_3[7]_i_1_n_0
    SLICE_X1Y117         FDRE                                         r  DeSerT/out_3_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.921     2.110    DeSerT/CLK
    SLICE_X1Y117         FDRE                                         r  DeSerT/out_3_reg[0]/C
                         clock pessimism             -0.510     1.600    
    SLICE_X1Y117         FDRE (Hold_fdre_C_CE)       -0.039     1.561    DeSerT/out_3_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 DeSerT/FSM_sequential_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            DeSerT/out_3_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.227ns (50.192%)  route 0.225ns (49.808%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.650     1.587    DeSerT/CLK
    SLICE_X1Y116         FDRE                                         r  DeSerT/FSM_sequential_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_fdre_C_Q)         0.128     1.715 r  DeSerT/FSM_sequential_mode_reg[1]/Q
                         net (fo=11, routed)          0.113     1.829    DeSerT/mode[1]
    SLICE_X1Y116         LUT6 (Prop_lut6_I0_O)        0.099     1.928 r  DeSerT/out_3[7]_i_1/O
                         net (fo=8, routed)           0.112     2.039    DeSerT/out_3[7]_i_1_n_0
    SLICE_X1Y117         FDRE                                         r  DeSerT/out_3_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.921     2.110    DeSerT/CLK
    SLICE_X1Y117         FDRE                                         r  DeSerT/out_3_reg[1]/C
                         clock pessimism             -0.510     1.600    
    SLICE_X1Y117         FDRE (Hold_fdre_C_CE)       -0.039     1.561    DeSerT/out_3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 DeSerT/FSM_sequential_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            DeSerT/out_3_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.227ns (50.192%)  route 0.225ns (49.808%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.650     1.587    DeSerT/CLK
    SLICE_X1Y116         FDRE                                         r  DeSerT/FSM_sequential_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_fdre_C_Q)         0.128     1.715 r  DeSerT/FSM_sequential_mode_reg[1]/Q
                         net (fo=11, routed)          0.113     1.829    DeSerT/mode[1]
    SLICE_X1Y116         LUT6 (Prop_lut6_I0_O)        0.099     1.928 r  DeSerT/out_3[7]_i_1/O
                         net (fo=8, routed)           0.112     2.039    DeSerT/out_3[7]_i_1_n_0
    SLICE_X1Y117         FDRE                                         r  DeSerT/out_3_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.921     2.110    DeSerT/CLK
    SLICE_X1Y117         FDRE                                         r  DeSerT/out_3_reg[2]/C
                         clock pessimism             -0.510     1.600    
    SLICE_X1Y117         FDRE (Hold_fdre_C_CE)       -0.039     1.561    DeSerT/out_3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 DeSerT/FSM_sequential_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            DeSerT/out_3_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.227ns (50.192%)  route 0.225ns (49.808%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.650     1.587    DeSerT/CLK
    SLICE_X1Y116         FDRE                                         r  DeSerT/FSM_sequential_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_fdre_C_Q)         0.128     1.715 r  DeSerT/FSM_sequential_mode_reg[1]/Q
                         net (fo=11, routed)          0.113     1.829    DeSerT/mode[1]
    SLICE_X1Y116         LUT6 (Prop_lut6_I0_O)        0.099     1.928 r  DeSerT/out_3[7]_i_1/O
                         net (fo=8, routed)           0.112     2.039    DeSerT/out_3[7]_i_1_n_0
    SLICE_X1Y117         FDRE                                         r  DeSerT/out_3_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.921     2.110    DeSerT/CLK
    SLICE_X1Y117         FDRE                                         r  DeSerT/out_3_reg[3]/C
                         clock pessimism             -0.510     1.600    
    SLICE_X1Y117         FDRE (Hold_fdre_C_CE)       -0.039     1.561    DeSerT/out_3_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.478    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         100.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X1Y116   DeSerT/FSM_sequential_mode_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X1Y116   DeSerT/FSM_sequential_mode_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X1Y115   DeSerT/FSM_sequential_mode_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X1Y115   DeSerT/internal_channel_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X1Y115   DeSerT/internal_channel_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X3Y110   DeSerT/out_0_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X3Y110   DeSerT/out_0_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X3Y110   DeSerT/out_0_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X3Y110   DeSerT/out_0_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         95.000      94.500     SLICE_X1Y116   DeSerT/FSM_sequential_mode_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         95.000      94.500     SLICE_X1Y116   DeSerT/FSM_sequential_mode_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         95.000      94.500     SLICE_X1Y116   DeSerT/FSM_sequential_mode_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         95.000      94.500     SLICE_X1Y116   DeSerT/FSM_sequential_mode_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         95.000      94.500     SLICE_X1Y115   DeSerT/FSM_sequential_mode_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         95.000      94.500     SLICE_X1Y115   DeSerT/FSM_sequential_mode_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         95.000      94.500     SLICE_X1Y115   DeSerT/internal_channel_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         95.000      94.500     SLICE_X1Y115   DeSerT/internal_channel_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         95.000      94.500     SLICE_X1Y115   DeSerT/internal_channel_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         95.000      94.500     SLICE_X1Y115   DeSerT/internal_channel_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y116   DeSerT/FSM_sequential_mode_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y116   DeSerT/FSM_sequential_mode_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y116   DeSerT/FSM_sequential_mode_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y116   DeSerT/FSM_sequential_mode_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y115   DeSerT/FSM_sequential_mode_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y115   DeSerT/FSM_sequential_mode_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y115   DeSerT/internal_channel_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y115   DeSerT/internal_channel_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y115   DeSerT/internal_channel_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y115   DeSerT/internal_channel_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clock
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DeSerT/out_0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_z0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.010ns  (logic 3.177ns (26.454%)  route 8.833ns (73.546%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.849     5.087    DeSerT/CLK
    SLICE_X2Y110         FDRE                                         r  DeSerT/out_0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  DeSerT/out_0_reg[4]/Q
                         net (fo=1, routed)           8.833    14.438    o_z0_OBUF[4]
    Y8                   OBUF (Prop_obuf_I_O)         2.659    17.097 r  o_z0_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.097    o_z0[4]
    Y8                                                                r  o_z0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DeSerT/out_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_z1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.938ns  (logic 3.111ns (26.056%)  route 8.828ns (73.944%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.848     5.086    DeSerT/CLK
    SLICE_X3Y111         FDRE                                         r  DeSerT/out_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  DeSerT/out_1_reg[0]/Q
                         net (fo=1, routed)           8.828    14.370    o_z1_OBUF[0]
    V9                   OBUF (Prop_obuf_I_O)         2.655    17.024 r  o_z1_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.024    o_z1[0]
    V9                                                                r  o_z1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DeSerT/out_0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_z0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.927ns  (logic 3.178ns (26.642%)  route 8.750ns (73.358%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.849     5.087    DeSerT/CLK
    SLICE_X2Y110         FDRE                                         r  DeSerT/out_0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  DeSerT/out_0_reg[6]/Q
                         net (fo=1, routed)           8.750    14.354    o_z0_OBUF[6]
    AA8                  OBUF (Prop_obuf_I_O)         2.660    17.014 r  o_z0_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.014    o_z0[6]
    AA8                                                               r  o_z0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DeSerT/out_0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_z0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.869ns  (logic 3.179ns (26.784%)  route 8.690ns (73.216%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.849     5.087    DeSerT/CLK
    SLICE_X2Y110         FDRE                                         r  DeSerT/out_0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  DeSerT/out_0_reg[5]/Q
                         net (fo=1, routed)           8.690    14.295    o_z0_OBUF[5]
    AB8                  OBUF (Prop_obuf_I_O)         2.661    16.956 r  o_z0_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.956    o_z0[5]
    AB8                                                               r  o_z0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DeSerT/out_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_z1[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.867ns  (logic 3.169ns (26.707%)  route 8.698ns (73.293%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.848     5.086    DeSerT/CLK
    SLICE_X2Y111         FDRE                                         r  DeSerT/out_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  DeSerT/out_1_reg[3]/Q
                         net (fo=1, routed)           8.698    14.302    o_z1_OBUF[3]
    W7                   OBUF (Prop_obuf_I_O)         2.651    16.953 r  o_z1_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.953    o_z1[3]
    W7                                                                r  o_z1[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DeSerT/out_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_z1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.846ns  (logic 3.179ns (26.833%)  route 8.667ns (73.167%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.848     5.086    DeSerT/CLK
    SLICE_X2Y111         FDRE                                         r  DeSerT/out_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  DeSerT/out_1_reg[1]/Q
                         net (fo=1, routed)           8.667    14.271    o_z1_OBUF[1]
    AB6                  OBUF (Prop_obuf_I_O)         2.661    16.931 r  o_z1_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.931    o_z1[1]
    AB6                                                               r  o_z1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DeSerT/out_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_z0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.801ns  (logic 3.101ns (26.276%)  route 8.700ns (73.724%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.849     5.087    DeSerT/CLK
    SLICE_X3Y110         FDRE                                         r  DeSerT/out_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  DeSerT/out_0_reg[2]/Q
                         net (fo=1, routed)           8.700    14.243    o_z0_OBUF[2]
    W9                   OBUF (Prop_obuf_I_O)         2.645    16.887 r  o_z0_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.887    o_z0[2]
    W9                                                                r  o_z0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DeSerT/out_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_z0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.772ns  (logic 3.084ns (26.195%)  route 8.688ns (73.805%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.849     5.087    DeSerT/CLK
    SLICE_X3Y110         FDRE                                         r  DeSerT/out_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  DeSerT/out_0_reg[0]/Q
                         net (fo=1, routed)           8.688    14.231    o_z0_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         2.628    16.859 r  o_z0_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.859    o_z0[0]
    U7                                                                r  o_z0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DeSerT/out_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_z1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.710ns  (logic 3.186ns (27.207%)  route 8.524ns (72.793%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.848     5.086    DeSerT/CLK
    SLICE_X2Y111         FDRE                                         r  DeSerT/out_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  DeSerT/out_1_reg[2]/Q
                         net (fo=1, routed)           8.524    14.128    o_z1_OBUF[2]
    AB7                  OBUF (Prop_obuf_I_O)         2.668    16.796 r  o_z1_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.796    o_z1[2]
    AB7                                                               r  o_z1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DeSerT/out_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_z0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.630ns  (logic 3.104ns (26.693%)  route 8.525ns (73.307%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.849     5.087    DeSerT/CLK
    SLICE_X3Y110         FDRE                                         r  DeSerT/out_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  DeSerT/out_0_reg[1]/Q
                         net (fo=1, routed)           8.525    14.068    o_z0_OBUF[1]
    Y9                   OBUF (Prop_obuf_I_O)         2.648    16.716 r  o_z0_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.716    o_z0[1]
    Y9                                                                r  o_z0[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DeSerT/out_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_z2[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.876ns  (logic 1.332ns (70.986%)  route 0.544ns (29.014%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.649     1.586    DeSerT/CLK
    SLICE_X0Y117         FDRE                                         r  DeSerT/out_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.141     1.727 r  DeSerT/out_2_reg[1]/Q
                         net (fo=1, routed)           0.544     2.272    o_z2_OBUF[1]
    Y21                  OBUF (Prop_obuf_I_O)         1.191     3.463 r  o_z2_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.463    o_z2[1]
    Y21                                                               r  o_z2[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DeSerT/out_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_z1[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.885ns  (logic 1.314ns (69.698%)  route 0.571ns (30.302%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.651     1.588    DeSerT/CLK
    SLICE_X0Y115         FDRE                                         r  DeSerT/out_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.141     1.729 r  DeSerT/out_1_reg[5]/Q
                         net (fo=1, routed)           0.571     2.300    o_z1_OBUF[5]
    V20                  OBUF (Prop_obuf_I_O)         1.173     3.474 r  o_z1_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.474    o_z1[5]
    V20                                                               r  o_z1[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DeSerT/out_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_z1[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.887ns  (logic 1.348ns (71.466%)  route 0.538ns (28.534%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.651     1.588    DeSerT/CLK
    SLICE_X0Y115         FDRE                                         r  DeSerT/out_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.141     1.729 r  DeSerT/out_1_reg[6]/Q
                         net (fo=1, routed)           0.538     2.268    o_z1_OBUF[6]
    AB22                 OBUF (Prop_obuf_I_O)         1.207     3.475 r  o_z1_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.475    o_z1[6]
    AB22                                                              r  o_z1[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DeSerT/out_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_z2[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.892ns  (logic 1.336ns (70.608%)  route 0.556ns (29.392%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.649     1.586    DeSerT/CLK
    SLICE_X0Y117         FDRE                                         r  DeSerT/out_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.141     1.727 r  DeSerT/out_2_reg[0]/Q
                         net (fo=1, routed)           0.556     2.283    o_z2_OBUF[0]
    Y22                  OBUF (Prop_obuf_I_O)         1.195     3.478 r  o_z2_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.478    o_z2[0]
    Y22                                                               r  o_z2[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DeSerT/out_1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_z1[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.895ns  (logic 1.341ns (70.757%)  route 0.554ns (29.243%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.651     1.588    DeSerT/CLK
    SLICE_X0Y115         FDRE                                         r  DeSerT/out_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.141     1.729 r  DeSerT/out_1_reg[7]/Q
                         net (fo=1, routed)           0.554     2.283    o_z1_OBUF[7]
    AB21                 OBUF (Prop_obuf_I_O)         1.200     3.483 r  o_z1_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.483    o_z1[7]
    AB21                                                              r  o_z1[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DeSerT/out_3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_z3[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.917ns  (logic 1.309ns (68.260%)  route 0.609ns (31.740%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.649     1.586    DeSerT/CLK
    SLICE_X1Y117         FDRE                                         r  DeSerT/out_3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDRE (Prop_fdre_C_Q)         0.141     1.727 r  DeSerT/out_3_reg[3]/Q
                         net (fo=1, routed)           0.609     2.336    o_z3_OBUF[3]
    T21                  OBUF (Prop_obuf_I_O)         1.168     3.503 r  o_z3_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.503    o_z3[3]
    T21                                                               r  o_z3[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DeSerT/out_3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_z3[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.924ns  (logic 1.294ns (67.234%)  route 0.630ns (32.766%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.649     1.586    DeSerT/CLK
    SLICE_X1Y117         FDRE                                         r  DeSerT/out_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDRE (Prop_fdre_C_Q)         0.141     1.727 r  DeSerT/out_3_reg[0]/Q
                         net (fo=1, routed)           0.630     2.358    o_z3_OBUF[0]
    R19                  OBUF (Prop_obuf_I_O)         1.153     3.510 r  o_z3_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.510    o_z3[0]
    R19                                                               r  o_z3[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DeSerT/out_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_z2[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.944ns  (logic 1.333ns (68.590%)  route 0.611ns (31.410%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.649     1.586    DeSerT/CLK
    SLICE_X0Y117         FDRE                                         r  DeSerT/out_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.141     1.727 r  DeSerT/out_2_reg[3]/Q
                         net (fo=1, routed)           0.611     2.338    o_z2_OBUF[3]
    AA20                 OBUF (Prop_obuf_I_O)         1.192     3.530 r  o_z2_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.530    o_z2[3]
    AA20                                                              r  o_z2[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DeSerT/out_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_z2[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.947ns  (logic 1.337ns (68.676%)  route 0.610ns (31.324%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.649     1.586    DeSerT/CLK
    SLICE_X0Y117         FDRE                                         r  DeSerT/out_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.141     1.727 r  DeSerT/out_2_reg[2]/Q
                         net (fo=1, routed)           0.610     2.337    o_z2_OBUF[2]
    AA21                 OBUF (Prop_obuf_I_O)         1.196     3.533 r  o_z2_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.533    o_z2[2]
    AA21                                                              r  o_z2[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DeSerT/out_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            o_z2[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.985ns  (logic 1.366ns (68.805%)  route 0.619ns (31.195%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.649     1.586    DeSerT/CLK
    SLICE_X0Y117         FDRE                                         r  DeSerT/out_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.128     1.714 r  DeSerT/out_2_reg[5]/Q
                         net (fo=1, routed)           0.619     2.333    o_z2_OBUF[5]
    W21                  OBUF (Prop_obuf_I_O)         1.238     3.571 r  o_z2_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.571    o_z2[5]
    W21                                                               r  o_z2[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clock

Max Delay            70 Endpoints
Min Delay            70 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            DeSerT/out_0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.530ns  (logic 1.063ns (30.105%)  route 2.467ns (69.895%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.721ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    N17                  IBUF (Prop_ibuf_I_O)         0.939     0.939 f  i_rst_IBUF_inst/O
                         net (fo=10, routed)          1.610     2.548    DeSerT/i_rst_IBUF
    SLICE_X1Y115         LUT6 (Prop_lut6_I5_O)        0.124     2.672 r  DeSerT/out_0[7]_i_1/O
                         net (fo=8, routed)           0.858     3.530    DeSerT/out_0[7]_i_1_n_0
    SLICE_X3Y110         FDRE                                         r  DeSerT/out_0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859     0.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     2.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.730     4.721    DeSerT/CLK
    SLICE_X3Y110         FDRE                                         r  DeSerT/out_0_reg[0]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            DeSerT/out_0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.530ns  (logic 1.063ns (30.105%)  route 2.467ns (69.895%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.721ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    N17                  IBUF (Prop_ibuf_I_O)         0.939     0.939 f  i_rst_IBUF_inst/O
                         net (fo=10, routed)          1.610     2.548    DeSerT/i_rst_IBUF
    SLICE_X1Y115         LUT6 (Prop_lut6_I5_O)        0.124     2.672 r  DeSerT/out_0[7]_i_1/O
                         net (fo=8, routed)           0.858     3.530    DeSerT/out_0[7]_i_1_n_0
    SLICE_X3Y110         FDRE                                         r  DeSerT/out_0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859     0.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     2.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.730     4.721    DeSerT/CLK
    SLICE_X3Y110         FDRE                                         r  DeSerT/out_0_reg[1]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            DeSerT/out_0_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.530ns  (logic 1.063ns (30.105%)  route 2.467ns (69.895%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.721ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    N17                  IBUF (Prop_ibuf_I_O)         0.939     0.939 f  i_rst_IBUF_inst/O
                         net (fo=10, routed)          1.610     2.548    DeSerT/i_rst_IBUF
    SLICE_X1Y115         LUT6 (Prop_lut6_I5_O)        0.124     2.672 r  DeSerT/out_0[7]_i_1/O
                         net (fo=8, routed)           0.858     3.530    DeSerT/out_0[7]_i_1_n_0
    SLICE_X3Y110         FDRE                                         r  DeSerT/out_0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859     0.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     2.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.730     4.721    DeSerT/CLK
    SLICE_X3Y110         FDRE                                         r  DeSerT/out_0_reg[2]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            DeSerT/out_0_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.530ns  (logic 1.063ns (30.105%)  route 2.467ns (69.895%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.721ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    N17                  IBUF (Prop_ibuf_I_O)         0.939     0.939 f  i_rst_IBUF_inst/O
                         net (fo=10, routed)          1.610     2.548    DeSerT/i_rst_IBUF
    SLICE_X1Y115         LUT6 (Prop_lut6_I5_O)        0.124     2.672 r  DeSerT/out_0[7]_i_1/O
                         net (fo=8, routed)           0.858     3.530    DeSerT/out_0[7]_i_1_n_0
    SLICE_X3Y110         FDRE                                         r  DeSerT/out_0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859     0.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     2.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.730     4.721    DeSerT/CLK
    SLICE_X3Y110         FDRE                                         r  DeSerT/out_0_reg[3]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            DeSerT/out_0_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.341ns  (logic 1.063ns (31.811%)  route 2.278ns (68.189%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.721ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    N17                  IBUF (Prop_ibuf_I_O)         0.939     0.939 f  i_rst_IBUF_inst/O
                         net (fo=10, routed)          1.610     2.548    DeSerT/i_rst_IBUF
    SLICE_X1Y115         LUT6 (Prop_lut6_I5_O)        0.124     2.672 r  DeSerT/out_0[7]_i_1/O
                         net (fo=8, routed)           0.668     3.341    DeSerT/out_0[7]_i_1_n_0
    SLICE_X2Y110         FDRE                                         r  DeSerT/out_0_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859     0.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     2.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.730     4.721    DeSerT/CLK
    SLICE_X2Y110         FDRE                                         r  DeSerT/out_0_reg[4]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            DeSerT/out_0_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.341ns  (logic 1.063ns (31.811%)  route 2.278ns (68.189%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.721ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    N17                  IBUF (Prop_ibuf_I_O)         0.939     0.939 f  i_rst_IBUF_inst/O
                         net (fo=10, routed)          1.610     2.548    DeSerT/i_rst_IBUF
    SLICE_X1Y115         LUT6 (Prop_lut6_I5_O)        0.124     2.672 r  DeSerT/out_0[7]_i_1/O
                         net (fo=8, routed)           0.668     3.341    DeSerT/out_0[7]_i_1_n_0
    SLICE_X2Y110         FDRE                                         r  DeSerT/out_0_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859     0.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     2.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.730     4.721    DeSerT/CLK
    SLICE_X2Y110         FDRE                                         r  DeSerT/out_0_reg[5]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            DeSerT/out_0_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.341ns  (logic 1.063ns (31.811%)  route 2.278ns (68.189%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.721ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    N17                  IBUF (Prop_ibuf_I_O)         0.939     0.939 f  i_rst_IBUF_inst/O
                         net (fo=10, routed)          1.610     2.548    DeSerT/i_rst_IBUF
    SLICE_X1Y115         LUT6 (Prop_lut6_I5_O)        0.124     2.672 r  DeSerT/out_0[7]_i_1/O
                         net (fo=8, routed)           0.668     3.341    DeSerT/out_0[7]_i_1_n_0
    SLICE_X2Y110         FDRE                                         r  DeSerT/out_0_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859     0.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     2.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.730     4.721    DeSerT/CLK
    SLICE_X2Y110         FDRE                                         r  DeSerT/out_0_reg[6]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            DeSerT/out_0_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.341ns  (logic 1.063ns (31.811%)  route 2.278ns (68.189%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.721ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    N17                  IBUF (Prop_ibuf_I_O)         0.939     0.939 f  i_rst_IBUF_inst/O
                         net (fo=10, routed)          1.610     2.548    DeSerT/i_rst_IBUF
    SLICE_X1Y115         LUT6 (Prop_lut6_I5_O)        0.124     2.672 r  DeSerT/out_0[7]_i_1/O
                         net (fo=8, routed)           0.668     3.341    DeSerT/out_0[7]_i_1_n_0
    SLICE_X2Y110         FDRE                                         r  DeSerT/out_0_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859     0.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     2.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.730     4.721    DeSerT/CLK
    SLICE_X2Y110         FDRE                                         r  DeSerT/out_0_reg[7]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            DeSerT/out_1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.277ns  (logic 1.063ns (32.427%)  route 2.215ns (67.573%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.720ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.720ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    N17                  IBUF (Prop_ibuf_I_O)         0.939     0.939 f  i_rst_IBUF_inst/O
                         net (fo=10, routed)          1.445     2.383    DeSerT/i_rst_IBUF
    SLICE_X0Y115         LUT6 (Prop_lut6_I5_O)        0.124     2.507 r  DeSerT/out_1[7]_i_1/O
                         net (fo=8, routed)           0.770     3.277    DeSerT/out_1[7]_i_1_n_0
    SLICE_X3Y111         FDRE                                         r  DeSerT/out_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859     0.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     2.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.729     4.720    DeSerT/CLK
    SLICE_X3Y111         FDRE                                         r  DeSerT/out_1_reg[0]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            DeSerT/out_1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.277ns  (logic 1.063ns (32.427%)  route 2.215ns (67.573%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.720ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.720ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    N17                  IBUF (Prop_ibuf_I_O)         0.939     0.939 f  i_rst_IBUF_inst/O
                         net (fo=10, routed)          1.445     2.383    DeSerT/i_rst_IBUF
    SLICE_X0Y115         LUT6 (Prop_lut6_I5_O)        0.124     2.507 r  DeSerT/out_1[7]_i_1/O
                         net (fo=8, routed)           0.770     3.277    DeSerT/out_1[7]_i_1_n_0
    SLICE_X2Y111         FDRE                                         r  DeSerT/out_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859     0.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     2.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.729     4.720    DeSerT/CLK
    SLICE_X2Y111         FDRE                                         r  DeSerT/out_1_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_mem_data[7]
                            (input port)
  Destination:            DeSerT/out_0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.547ns  (logic 0.170ns (31.025%)  route 0.377ns (68.975%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  i_mem_data[7] (IN)
                         net (fo=0)                   0.000     0.000    i_mem_data[7]
    P17                  IBUF (Prop_ibuf_I_O)         0.170     0.170 r  i_mem_data_IBUF[7]_inst/O
                         net (fo=4, routed)           0.377     0.547    DeSerT/D[7]
    SLICE_X2Y110         FDRE                                         r  DeSerT/out_0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.927     2.116    DeSerT/CLK
    SLICE_X2Y110         FDRE                                         r  DeSerT/out_0_reg[7]/C

Slack:                    inf
  Source:                 i_mem_data[4]
                            (input port)
  Destination:            DeSerT/out_0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.639ns  (logic 0.176ns (27.577%)  route 0.463ns (72.423%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  i_mem_data[4] (IN)
                         net (fo=0)                   0.000     0.000    i_mem_data[4]
    N13                  IBUF (Prop_ibuf_I_O)         0.176     0.176 r  i_mem_data_IBUF[4]_inst/O
                         net (fo=4, routed)           0.463     0.639    DeSerT/D[4]
    SLICE_X2Y110         FDRE                                         r  DeSerT/out_0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.927     2.116    DeSerT/CLK
    SLICE_X2Y110         FDRE                                         r  DeSerT/out_0_reg[4]/C

Slack:                    inf
  Source:                 i_mem_data[5]
                            (input port)
  Destination:            DeSerT/out_0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.645ns  (logic 0.187ns (28.956%)  route 0.458ns (71.044%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  i_mem_data[5] (IN)
                         net (fo=0)                   0.000     0.000    i_mem_data[5]
    R16                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  i_mem_data_IBUF[5]_inst/O
                         net (fo=4, routed)           0.458     0.645    DeSerT/D[5]
    SLICE_X2Y110         FDRE                                         r  DeSerT/out_0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.927     2.116    DeSerT/CLK
    SLICE_X2Y110         FDRE                                         r  DeSerT/out_0_reg[5]/C

Slack:                    inf
  Source:                 i_mem_data[3]
                            (input port)
  Destination:            DeSerT/out_0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.653ns  (logic 0.170ns (26.079%)  route 0.483ns (73.921%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N14                                               0.000     0.000 r  i_mem_data[3] (IN)
                         net (fo=0)                   0.000     0.000    i_mem_data[3]
    N14                  IBUF (Prop_ibuf_I_O)         0.170     0.170 r  i_mem_data_IBUF[3]_inst/O
                         net (fo=4, routed)           0.483     0.653    DeSerT/D[3]
    SLICE_X3Y110         FDRE                                         r  DeSerT/out_0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.927     2.116    DeSerT/CLK
    SLICE_X3Y110         FDRE                                         r  DeSerT/out_0_reg[3]/C

Slack:                    inf
  Source:                 i_mem_data[0]
                            (input port)
  Destination:            DeSerT/out_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.654ns  (logic 0.162ns (24.806%)  route 0.492ns (75.194%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  i_mem_data[0] (IN)
                         net (fo=0)                   0.000     0.000    i_mem_data[0]
    N15                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  i_mem_data_IBUF[0]_inst/O
                         net (fo=4, routed)           0.492     0.654    DeSerT/D[0]
    SLICE_X3Y110         FDRE                                         r  DeSerT/out_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.927     2.116    DeSerT/CLK
    SLICE_X3Y110         FDRE                                         r  DeSerT/out_0_reg[0]/C

Slack:                    inf
  Source:                 i_mem_data[6]
                            (input port)
  Destination:            DeSerT/out_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.662ns  (logic 0.175ns (26.465%)  route 0.487ns (73.535%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  i_mem_data[6] (IN)
                         net (fo=0)                   0.000     0.000    i_mem_data[6]
    P15                  IBUF (Prop_ibuf_I_O)         0.175     0.175 r  i_mem_data_IBUF[6]_inst/O
                         net (fo=4, routed)           0.487     0.662    DeSerT/D[6]
    SLICE_X0Y115         FDRE                                         r  DeSerT/out_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.923     2.112    DeSerT/CLK
    SLICE_X0Y115         FDRE                                         r  DeSerT/out_1_reg[6]/C

Slack:                    inf
  Source:                 i_mem_data[7]
                            (input port)
  Destination:            DeSerT/out_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.686ns  (logic 0.170ns (24.725%)  route 0.516ns (75.275%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  i_mem_data[7] (IN)
                         net (fo=0)                   0.000     0.000    i_mem_data[7]
    P17                  IBUF (Prop_ibuf_I_O)         0.170     0.170 r  i_mem_data_IBUF[7]_inst/O
                         net (fo=4, routed)           0.516     0.686    DeSerT/D[7]
    SLICE_X0Y115         FDRE                                         r  DeSerT/out_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.923     2.112    DeSerT/CLK
    SLICE_X0Y115         FDRE                                         r  DeSerT/out_1_reg[7]/C

Slack:                    inf
  Source:                 i_mem_data[1]
                            (input port)
  Destination:            DeSerT/out_0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.697ns  (logic 0.171ns (24.553%)  route 0.526ns (75.447%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  i_mem_data[1] (IN)
                         net (fo=0)                   0.000     0.000    i_mem_data[1]
    R17                  IBUF (Prop_ibuf_I_O)         0.171     0.171 r  i_mem_data_IBUF[1]_inst/O
                         net (fo=4, routed)           0.526     0.697    DeSerT/D[1]
    SLICE_X3Y110         FDRE                                         r  DeSerT/out_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.927     2.116    DeSerT/CLK
    SLICE_X3Y110         FDRE                                         r  DeSerT/out_0_reg[1]/C

Slack:                    inf
  Source:                 i_mem_data[2]
                            (input port)
  Destination:            DeSerT/out_0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.702ns  (logic 0.171ns (24.286%)  route 0.532ns (75.714%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  i_mem_data[2] (IN)
                         net (fo=0)                   0.000     0.000    i_mem_data[2]
    P16                  IBUF (Prop_ibuf_I_O)         0.171     0.171 r  i_mem_data_IBUF[2]_inst/O
                         net (fo=4, routed)           0.532     0.702    DeSerT/D[2]
    SLICE_X3Y110         FDRE                                         r  DeSerT/out_0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.927     2.116    DeSerT/CLK
    SLICE_X3Y110         FDRE                                         r  DeSerT/out_0_reg[2]/C

Slack:                    inf
  Source:                 i_mem_data[0]
                            (input port)
  Destination:            DeSerT/out_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.709ns  (logic 0.162ns (22.886%)  route 0.547ns (77.114%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  i_mem_data[0] (IN)
                         net (fo=0)                   0.000     0.000    i_mem_data[0]
    N15                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  i_mem_data_IBUF[0]_inst/O
                         net (fo=4, routed)           0.547     0.709    DeSerT/D[0]
    SLICE_X3Y111         FDRE                                         r  DeSerT/out_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.927     2.116    DeSerT/CLK
    SLICE_X3Y111         FDRE                                         r  DeSerT/out_1_reg[0]/C





