$date
	Mon Oct 10 14:06:21 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sr_tb $end
$var wire 1 ! t_qc $end
$var wire 1 " t_q $end
$var reg 1 # t_clk $end
$var reg 1 $ t_r $end
$var reg 1 % t_s $end
$scope module ff $end
$var wire 1 # clk $end
$var wire 1 $ r $end
$var wire 1 % s $end
$var reg 1 " q $end
$var reg 1 ! qc $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
x$
0#
0"
1!
$end
#2
0$
0%
1#
#4
1$
1#
#6
0!
1"
0$
1%
1#
#8
x!
x"
1$
1#
