

================================================================
== Vitis HLS Report for 'fp2mul503_mont_72_73_1'
================================================================
* Date:           Tue May 20 14:35:41 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |      927|     1425|  9.270 us|  14.250 us|  927|  1425|       no|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                                |                                                     |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                            Instance                            |                        Module                       |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_mp_mul_3_fu_56                                              |mp_mul_3                                             |      212|      310|  2.120 us|  3.100 us|  212|  310|                                              no|
        |grp_mp_mul_1_fu_66                                              |mp_mul_1                                             |      227|      325|  2.270 us|  3.250 us|  227|  325|                                              no|
        |grp_fp2mul503_mont_72_73_1_Pipeline_VITIS_LOOP_349_1_fu_75      |fp2mul503_mont_72_73_1_Pipeline_VITIS_LOOP_349_1     |       19|       19|  0.190 us|  0.190 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fp2mul503_mont_72_73_1_Pipeline_VITIS_LOOP_349_1149_fu_84   |fp2mul503_mont_72_73_1_Pipeline_VITIS_LOOP_349_1149  |       19|       19|  0.190 us|  0.190 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fp2mul503_mont_72_73_1_Pipeline_VITIS_LOOP_169_1_fu_91      |fp2mul503_mont_72_73_1_Pipeline_VITIS_LOOP_169_1     |       19|       19|  0.190 us|  0.190 us|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fp2mul503_mont_72_73_1_Pipeline_VITIS_LOOP_199_1_fu_99      |fp2mul503_mont_72_73_1_Pipeline_VITIS_LOOP_199_1     |       20|       20|  0.200 us|  0.200 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fp2mul503_mont_72_73_1_Pipeline_VITIS_LOOP_349_1150_fu_107  |fp2mul503_mont_72_73_1_Pipeline_VITIS_LOOP_349_1150  |       35|       35|  0.350 us|  0.350 us|   34|   34|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_rdc_mont_fu_113                                             |rdc_mont                                             |      190|      352|  1.900 us|  3.520 us|  190|  352|                                              no|
        |grp_mp_mul_152_fu_123                                           |mp_mul_152                                           |      212|      310|  2.120 us|  3.100 us|  212|  310|                                              no|
        |grp_fp2mul503_mont_72_73_1_Pipeline_VITIS_LOOP_169_1151_fu_130  |fp2mul503_mont_72_73_1_Pipeline_VITIS_LOOP_169_1151  |       19|       19|  0.190 us|  0.190 us|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      6|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   48|   15061|  19683|    -|
|Memory           |       10|    -|     128|     16|    0|
|Multiplexer      |        -|    -|       0|    760|    -|
|Register         |        -|    -|      24|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       10|   48|   15213|  20465|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        3|   21|      14|     38|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+------+------+-----+
    |                            Instance                            |                        Module                       | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+------+------+-----+
    |grp_fp2mul503_mont_72_73_1_Pipeline_VITIS_LOOP_169_1_fu_91      |fp2mul503_mont_72_73_1_Pipeline_VITIS_LOOP_169_1     |        0|   0|   213|   613|    0|
    |grp_fp2mul503_mont_72_73_1_Pipeline_VITIS_LOOP_169_1151_fu_130  |fp2mul503_mont_72_73_1_Pipeline_VITIS_LOOP_169_1151  |        0|   0|   213|   613|    0|
    |grp_fp2mul503_mont_72_73_1_Pipeline_VITIS_LOOP_199_1_fu_99      |fp2mul503_mont_72_73_1_Pipeline_VITIS_LOOP_199_1     |        0|   0|   504|   826|    0|
    |grp_fp2mul503_mont_72_73_1_Pipeline_VITIS_LOOP_349_1_fu_75      |fp2mul503_mont_72_73_1_Pipeline_VITIS_LOOP_349_1     |        0|   0|   206|   626|    0|
    |grp_fp2mul503_mont_72_73_1_Pipeline_VITIS_LOOP_349_1149_fu_84   |fp2mul503_mont_72_73_1_Pipeline_VITIS_LOOP_349_1149  |        0|   0|   206|   626|    0|
    |grp_fp2mul503_mont_72_73_1_Pipeline_VITIS_LOOP_349_1150_fu_107  |fp2mul503_mont_72_73_1_Pipeline_VITIS_LOOP_349_1150  |        0|   0|   208|   627|    0|
    |grp_mp_mul_1_fu_66                                              |mp_mul_1                                             |        0|   0|  2683|  3294|    0|
    |grp_mp_mul_152_fu_123                                           |mp_mul_152                                           |        0|  16|  3331|  3486|    0|
    |grp_mp_mul_3_fu_56                                              |mp_mul_3                                             |        0|   0|  2668|  3290|    0|
    |mul_32ns_32ns_64_2_1_U935                                       |mul_32ns_32ns_64_2_1                                 |        0|   4|   165|    50|    0|
    |mul_32ns_32ns_64_2_1_U936                                       |mul_32ns_32ns_64_2_1                                 |        0|   4|   165|    50|    0|
    |mul_32ns_32ns_64_2_1_U937                                       |mul_32ns_32ns_64_2_1                                 |        0|   4|   165|    50|    0|
    |mul_32ns_32ns_64_2_1_U938                                       |mul_32ns_32ns_64_2_1                                 |        0|   4|   165|    50|    0|
    |grp_rdc_mont_fu_113                                             |rdc_mont                                             |        0|  16|  4169|  5482|    0|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+------+------+-----+
    |Total                                                           |                                                     |        0|  48| 15061| 19683|    0|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory|                  Module                  | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |t1_U   |fp2mul503_mont_72_73_1_t1_RAM_AUTO_1R1W   |        0|  64|   8|    0|     8|   64|     1|          512|
    |t2_U   |fp2mul503_mont_72_73_1_t1_RAM_AUTO_1R1W   |        0|  64|   8|    0|     8|   64|     1|          512|
    |tt1_U  |fp2mul503_mont_72_73_1_tt1_RAM_AUTO_1R1W  |        4|   0|   0|    0|    16|   64|     1|         1024|
    |tt2_U  |fp2mul503_mont_72_73_1_tt1_RAM_AUTO_1R1W  |        4|   0|   0|    0|    16|   64|     1|         1024|
    |tt3_U  |fp2mul503_mont_72_73_1_tt3_RAM_AUTO_1R1W  |        2|   0|   0|    0|    16|   64|     1|         1024|
    +-------+------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total  |                                          |       10| 128|  16|    0|    64|  320|     5|         4096|
    +-------+------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state10_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state6_on_subcall_done   |        or|   0|  0|   2|           1|           1|
    |ap_block_state8_on_subcall_done   |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|   6|           3|           3|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |R_X_address0               |  20|          4|    4|         16|
    |R_X_ce0                    |  20|          4|    1|          4|
    |R_X_ce1                    |   9|          2|    1|          2|
    |ap_NS_fsm                  |  65|         15|    1|         15|
    |c_0_address0               |  20|          4|    3|         12|
    |c_0_ce0                    |  20|          4|    1|          4|
    |c_0_we0                    |   9|          2|    1|          2|
    |c_1_address0               |  20|          4|    3|         12|
    |c_1_ce0                    |  20|          4|    1|          4|
    |c_1_we0                    |   9|          2|    1|          2|
    |grp_fu_149_ce              |  14|          3|    1|          3|
    |grp_fu_149_p0              |  14|          3|   32|         96|
    |grp_fu_149_p1              |  14|          3|   32|         96|
    |grp_fu_153_ce              |  14|          3|    1|          3|
    |grp_fu_153_p0              |  14|          3|   32|         96|
    |grp_fu_153_p1              |  14|          3|   32|         96|
    |grp_fu_157_ce              |  14|          3|    1|          3|
    |grp_fu_157_p0              |  14|          3|   32|         96|
    |grp_fu_157_p1              |  14|          3|   32|         96|
    |grp_fu_161_ce              |  14|          3|    1|          3|
    |grp_fu_161_p0              |  14|          3|   32|         96|
    |grp_fu_161_p1              |  14|          3|   32|         96|
    |grp_rdc_mont_fu_113_ma_q0  |  14|          3|   64|        192|
    |grp_rdc_mont_fu_113_mc_q0  |  14|          3|   64|        192|
    |t1_address0                |  14|          3|    3|          9|
    |t1_ce0                     |  14|          3|    1|          3|
    |t1_we0                     |   9|          2|    1|          2|
    |t2_address0                |  14|          3|    3|          9|
    |t2_ce0                     |  14|          3|    1|          3|
    |t2_we0                     |   9|          2|    1|          2|
    |tt1_address0               |  25|          5|    4|         20|
    |tt1_ce0                    |  25|          5|    1|          5|
    |tt1_ce1                    |   9|          2|    1|          2|
    |tt1_d0                     |  14|          3|   64|        192|
    |tt1_we0                    |  14|          3|    1|          3|
    |tt2_address0               |  37|          7|    4|         28|
    |tt2_ce0                    |  37|          7|    1|          7|
    |tt2_ce1                    |   9|          2|    1|          2|
    |tt2_d0                     |  20|          4|   64|        256|
    |tt2_we0                    |  20|          4|    1|          4|
    |tt3_address0               |  20|          4|    4|         16|
    |tt3_ce0                    |  20|          4|    1|          4|
    |tt3_d0                     |  14|          3|   64|        192|
    |tt3_we0                    |  14|          3|    1|          3|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 760|        159|  627|       1999|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                    | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                    |  14|   0|   14|          0|
    |grp_fp2mul503_mont_72_73_1_Pipeline_VITIS_LOOP_169_1151_fu_130_ap_start_reg  |   1|   0|    1|          0|
    |grp_fp2mul503_mont_72_73_1_Pipeline_VITIS_LOOP_169_1_fu_91_ap_start_reg      |   1|   0|    1|          0|
    |grp_fp2mul503_mont_72_73_1_Pipeline_VITIS_LOOP_199_1_fu_99_ap_start_reg      |   1|   0|    1|          0|
    |grp_fp2mul503_mont_72_73_1_Pipeline_VITIS_LOOP_349_1149_fu_84_ap_start_reg   |   1|   0|    1|          0|
    |grp_fp2mul503_mont_72_73_1_Pipeline_VITIS_LOOP_349_1150_fu_107_ap_start_reg  |   1|   0|    1|          0|
    |grp_fp2mul503_mont_72_73_1_Pipeline_VITIS_LOOP_349_1_fu_75_ap_start_reg      |   1|   0|    1|          0|
    |grp_mp_mul_152_fu_123_ap_start_reg                                           |   1|   0|    1|          0|
    |grp_mp_mul_1_fu_66_ap_start_reg                                              |   1|   0|    1|          0|
    |grp_mp_mul_3_fu_56_ap_start_reg                                              |   1|   0|    1|          0|
    |grp_rdc_mont_fu_113_ap_start_reg                                             |   1|   0|    1|          0|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                        |  24|   0|   24|          0|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+--------------+-----+-----+------------+------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  fp2mul503_mont.72.73.1|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  fp2mul503_mont.72.73.1|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  fp2mul503_mont.72.73.1|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  fp2mul503_mont.72.73.1|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  fp2mul503_mont.72.73.1|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  fp2mul503_mont.72.73.1|  return value|
|c_0_address0  |  out|    3|   ap_memory|                     c_0|         array|
|c_0_ce0       |  out|    1|   ap_memory|                     c_0|         array|
|c_0_we0       |  out|    1|   ap_memory|                     c_0|         array|
|c_0_d0        |  out|   64|   ap_memory|                     c_0|         array|
|c_0_q0        |   in|   64|   ap_memory|                     c_0|         array|
|c_1_address0  |  out|    3|   ap_memory|                     c_1|         array|
|c_1_ce0       |  out|    1|   ap_memory|                     c_1|         array|
|c_1_we0       |  out|    1|   ap_memory|                     c_1|         array|
|c_1_d0        |  out|   64|   ap_memory|                     c_1|         array|
|c_1_q0        |   in|   64|   ap_memory|                     c_1|         array|
|R_X_address0  |  out|    4|   ap_memory|                     R_X|         array|
|R_X_ce0       |  out|    1|   ap_memory|                     R_X|         array|
|R_X_q0        |   in|   64|   ap_memory|                     R_X|         array|
|R_X_address1  |  out|    4|   ap_memory|                     R_X|         array|
|R_X_ce1       |  out|    1|   ap_memory|                     R_X|         array|
|R_X_q1        |   in|   64|   ap_memory|                     R_X|         array|
+--------------+-----+-----+------------+------------------------+--------------+

