Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Jul 26 12:40:20 2024
| Host         : DESKTOP-I4589KT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file usbh_host_timing_summary_routed.rpt -pb usbh_host_timing_summary_routed.pb -rpx usbh_host_timing_summary_routed.rpx -warn_on_violation
| Design       : usbh_host
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1336)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2922)
5. checking no_input_delay (64)
6. checking no_output_delay (54)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1336)
---------------------------
 There are 1336 register/latch pins with no clock driven by root clock pin: clk_i (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2922)
---------------------------------------------------
 There are 2922 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (64)
-------------------------------
 There are 64 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (54)
--------------------------------
 There are 54 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 2976          inf        0.000                      0                 2976           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2976 Endpoints
Min Delay          2976 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_fifo_tx/rd_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            utmi_data_out_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.694ns  (logic 3.737ns (18.974%)  route 15.957ns (81.026%))
  Logic Levels:           7  (FDCE=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y61        FDCE                         0.000     0.000 r  u_fifo_tx/rd_ptr_reg[0]/C
    SLICE_X107Y61        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_fifo_tx/rd_ptr_reg[0]/Q
                         net (fo=134, routed)         4.782     5.238    u_fifo_tx/rd_ptr_reg[0]_0[0]
    SLICE_X96Y58         LUT6 (Prop_lut6_I4_O)        0.124     5.362 r  u_fifo_tx/utmi_data_out_o_OBUF[7]_inst_i_19/O
                         net (fo=1, routed)           0.805     6.168    u_fifo_tx/utmi_data_out_o_OBUF[7]_inst_i_19_n_0
    SLICE_X99Y58         LUT6 (Prop_lut6_I1_O)        0.124     6.292 f  u_fifo_tx/utmi_data_out_o_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           0.821     7.113    u_fifo_tx/utmi_data_out_o_OBUF[7]_inst_i_8_n_0
    SLICE_X106Y58        LUT6 (Prop_lut6_I3_O)        0.124     7.237 r  u_fifo_tx/utmi_data_out_o_OBUF[7]_inst_i_5/O
                         net (fo=2, routed)           1.853     9.090    u_sie/crc_sum_q_reg[13]_0
    SLICE_X108Y79        LUT6 (Prop_lut6_I0_O)        0.124     9.214 f  u_sie/utmi_data_out_o_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.851    10.065    u_sie/utmi_data_out_o_OBUF[7]_inst_i_2_n_0
    SLICE_X108Y77        LUT6 (Prop_lut6_I0_O)        0.124    10.189 r  u_sie/utmi_data_out_o_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           6.844    17.033    utmi_data_out_o_OBUF[7]
    Y7                   OBUF (Prop_obuf_I_O)         2.661    19.694 r  utmi_data_out_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000    19.694    utmi_data_out_o[7]
    Y7                                                                r  utmi_data_out_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fifo_tx/rd_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            utmi_data_out_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.497ns  (logic 4.268ns (21.888%)  route 15.229ns (78.112%))
  Logic Levels:           8  (FDCE=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y61        FDCE                         0.000     0.000 r  u_fifo_tx/rd_ptr_reg[1]/C
    SLICE_X107Y61        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  u_fifo_tx/rd_ptr_reg[1]/Q
                         net (fo=133, routed)         4.924     5.343    u_fifo_tx/rd_ptr_reg[1]
    SLICE_X107Y54        LUT6 (Prop_lut6_I2_O)        0.297     5.640 r  u_fifo_tx/utmi_data_out_o_OBUF[1]_inst_i_21/O
                         net (fo=1, routed)           1.072     6.712    u_fifo_tx/utmi_data_out_o_OBUF[1]_inst_i_21_n_0
    SLICE_X105Y60        LUT6 (Prop_lut6_I3_O)        0.124     6.836 f  u_fifo_tx/utmi_data_out_o_OBUF[1]_inst_i_9/O
                         net (fo=1, routed)           0.000     6.836    u_fifo_tx/utmi_data_out_o_OBUF[1]_inst_i_9_n_0
    SLICE_X105Y60        MUXF7 (Prop_muxf7_I0_O)      0.212     7.048 f  u_fifo_tx/utmi_data_out_o_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.000     7.048    u_fifo_tx/utmi_data_out_o_OBUF[1]_inst_i_6_n_0
    SLICE_X105Y60        MUXF8 (Prop_muxf8_I1_O)      0.094     7.142 f  u_fifo_tx/utmi_data_out_o_OBUF[1]_inst_i_4/O
                         net (fo=2, routed)           1.561     8.703    u_sie/crc_sum_q_reg[8]_1
    SLICE_X108Y77        LUT5 (Prop_lut5_I4_O)        0.316     9.019 f  u_sie/utmi_data_out_o_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.670     9.689    u_sie/utmi_data_out_o_OBUF[1]_inst_i_2_n_0
    SLICE_X108Y77        LUT6 (Prop_lut6_I0_O)        0.124     9.813 r  u_sie/utmi_data_out_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           7.003    16.815    utmi_data_out_o_OBUF[1]
    W10                  OBUF (Prop_obuf_I_O)         2.682    19.497 r  utmi_data_out_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.497    utmi_data_out_o[1]
    W10                                                               r  utmi_data_out_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fifo_tx/rd_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            utmi_data_out_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.306ns  (logic 4.293ns (22.236%)  route 15.013ns (77.764%))
  Logic Levels:           8  (FDCE=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y61        FDCE                         0.000     0.000 r  u_fifo_tx/rd_ptr_reg[1]/C
    SLICE_X107Y61        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  u_fifo_tx/rd_ptr_reg[1]/Q
                         net (fo=133, routed)         4.995     5.414    u_fifo_tx/rd_ptr_reg[1]
    SLICE_X109Y55        LUT6 (Prop_lut6_I2_O)        0.297     5.711 r  u_fifo_tx/utmi_data_out_o_OBUF[0]_inst_i_16/O
                         net (fo=1, routed)           1.088     6.799    u_fifo_tx/utmi_data_out_o_OBUF[0]_inst_i_16_n_0
    SLICE_X103Y57        LUT6 (Prop_lut6_I1_O)        0.124     6.923 f  u_fifo_tx/utmi_data_out_o_OBUF[0]_inst_i_8/O
                         net (fo=1, routed)           0.000     6.923    u_fifo_tx/utmi_data_out_o_OBUF[0]_inst_i_8_n_0
    SLICE_X103Y57        MUXF7 (Prop_muxf7_I1_O)      0.245     7.168 f  u_fifo_tx/utmi_data_out_o_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.000     7.168    u_fifo_tx/utmi_data_out_o_OBUF[0]_inst_i_5_n_0
    SLICE_X103Y57        MUXF8 (Prop_muxf8_I0_O)      0.104     7.272 f  u_fifo_tx/utmi_data_out_o_OBUF[0]_inst_i_4/O
                         net (fo=2, routed)           1.518     8.790    u_sie/crc_sum_q_reg[6]_0
    SLICE_X107Y78        LUT5 (Prop_lut5_I4_O)        0.316     9.106 f  u_sie/utmi_data_out_o_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.505     9.611    u_sie/utmi_data_out_o_OBUF[0]_inst_i_2_n_0
    SLICE_X107Y77        LUT6 (Prop_lut6_I0_O)        0.124     9.735 r  u_sie/utmi_data_out_o_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           6.907    16.642    utmi_data_out_o_OBUF[0]
    W9                   OBUF (Prop_obuf_I_O)         2.664    19.306 r  utmi_data_out_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.306    utmi_data_out_o[0]
    W9                                                                r  utmi_data_out_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fifo_tx/rd_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            utmi_data_out_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.577ns  (logic 4.322ns (23.266%)  route 14.255ns (76.734%))
  Logic Levels:           8  (FDCE=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y61        FDCE                         0.000     0.000 r  u_fifo_tx/rd_ptr_reg[1]/C
    SLICE_X107Y61        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  u_fifo_tx/rd_ptr_reg[1]/Q
                         net (fo=133, routed)         4.516     4.935    u_fifo_tx/rd_ptr_reg[1]
    SLICE_X112Y54        LUT6 (Prop_lut6_I2_O)        0.297     5.232 r  u_fifo_tx/utmi_data_out_o_OBUF[5]_inst_i_19/O
                         net (fo=1, routed)           1.078     6.310    u_fifo_tx/utmi_data_out_o_OBUF[5]_inst_i_19_n_0
    SLICE_X105Y57        LUT6 (Prop_lut6_I5_O)        0.124     6.434 f  u_fifo_tx/utmi_data_out_o_OBUF[5]_inst_i_9/O
                         net (fo=1, routed)           0.000     6.434    u_fifo_tx/utmi_data_out_o_OBUF[5]_inst_i_9_n_0
    SLICE_X105Y57        MUXF7 (Prop_muxf7_I1_O)      0.245     6.679 f  u_fifo_tx/utmi_data_out_o_OBUF[5]_inst_i_6/O
                         net (fo=1, routed)           0.000     6.679    u_fifo_tx/utmi_data_out_o_OBUF[5]_inst_i_6_n_0
    SLICE_X105Y57        MUXF8 (Prop_muxf8_I0_O)      0.104     6.783 f  u_fifo_tx/utmi_data_out_o_OBUF[5]_inst_i_4/O
                         net (fo=2, routed)           2.063     8.846    u_sie/crc_sum_q_reg[11]_1
    SLICE_X106Y78        LUT5 (Prop_lut5_I0_O)        0.316     9.162 f  u_sie/utmi_data_out_o_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.942    10.104    u_sie/utmi_data_out_o_OBUF[5]_inst_i_2_n_0
    SLICE_X107Y77        LUT6 (Prop_lut6_I0_O)        0.124    10.228 r  u_sie/utmi_data_out_o_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           5.656    15.884    utmi_data_out_o_OBUF[5]
    Y9                   OBUF (Prop_obuf_I_O)         2.693    18.577 r  utmi_data_out_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000    18.577    utmi_data_out_o[5]
    Y9                                                                r  utmi_data_out_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fifo_tx/rd_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            utmi_data_out_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.332ns  (logic 4.201ns (22.917%)  route 14.131ns (77.083%))
  Logic Levels:           8  (FDCE=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y61        FDCE                         0.000     0.000 r  u_fifo_tx/rd_ptr_reg[0]/C
    SLICE_X107Y61        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_fifo_tx/rd_ptr_reg[0]/Q
                         net (fo=134, routed)         4.761     5.217    u_fifo_tx/rd_ptr_reg[0]_0[0]
    SLICE_X97Y59         LUT6 (Prop_lut6_I4_O)        0.124     5.341 r  u_fifo_tx/utmi_data_out_o_OBUF[2]_inst_i_11/O
                         net (fo=1, routed)           1.172     6.513    u_fifo_tx/utmi_data_out_o_OBUF[2]_inst_i_11_n_0
    SLICE_X104Y57        LUT6 (Prop_lut6_I0_O)        0.124     6.637 f  u_fifo_tx/utmi_data_out_o_OBUF[2]_inst_i_7/O
                         net (fo=1, routed)           0.000     6.637    u_fifo_tx/utmi_data_out_o_OBUF[2]_inst_i_7_n_0
    SLICE_X104Y57        MUXF7 (Prop_muxf7_I0_O)      0.241     6.878 f  u_fifo_tx/utmi_data_out_o_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.000     6.878    u_fifo_tx/utmi_data_out_o_OBUF[2]_inst_i_5_n_0
    SLICE_X104Y57        MUXF8 (Prop_muxf8_I0_O)      0.098     6.976 f  u_fifo_tx/utmi_data_out_o_OBUF[2]_inst_i_4/O
                         net (fo=2, routed)           1.690     8.665    u_sie/crc_sum_q_reg[8]_0
    SLICE_X107Y77        LUT5 (Prop_lut5_I0_O)        0.319     8.984 f  u_sie/utmi_data_out_o_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.583     9.567    u_sie/utmi_data_out_o_OBUF[2]_inst_i_2_n_0
    SLICE_X107Y76        LUT6 (Prop_lut6_I0_O)        0.124     9.691 r  u_sie/utmi_data_out_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.925    15.617    utmi_data_out_o_OBUF[2]
    W8                   OBUF (Prop_obuf_I_O)         2.715    18.332 r  utmi_data_out_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.332    utmi_data_out_o[2]
    W8                                                                r  utmi_data_out_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fifo_tx/rd_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            utmi_data_out_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.820ns  (logic 4.343ns (24.371%)  route 13.477ns (75.629%))
  Logic Levels:           8  (FDCE=1 LUT6=4 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y61        FDCE                         0.000     0.000 r  u_fifo_tx/rd_ptr_reg[1]/C
    SLICE_X107Y61        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  u_fifo_tx/rd_ptr_reg[1]/Q
                         net (fo=133, routed)         4.590     5.009    u_fifo_tx/rd_ptr_reg[1]
    SLICE_X109Y55        LUT6 (Prop_lut6_I2_O)        0.297     5.306 r  u_fifo_tx/utmi_data_out_o_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.588     5.894    u_fifo_tx/utmi_data_out_o_OBUF[3]_inst_i_15_n_0
    SLICE_X104Y59        LUT6 (Prop_lut6_I0_O)        0.124     6.018 f  u_fifo_tx/utmi_data_out_o_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.000     6.018    u_fifo_tx/utmi_data_out_o_OBUF[3]_inst_i_8_n_0
    SLICE_X104Y59        MUXF7 (Prop_muxf7_I1_O)      0.247     6.265 f  u_fifo_tx/utmi_data_out_o_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     6.265    u_fifo_tx/utmi_data_out_o_OBUF[3]_inst_i_5_n_0
    SLICE_X104Y59        MUXF8 (Prop_muxf8_I0_O)      0.098     6.363 f  u_fifo_tx/utmi_data_out_o_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           1.457     7.820    u_sie/crc_sum_q_reg[10]_0
    SLICE_X107Y78        LUT6 (Prop_lut6_I5_O)        0.319     8.139 f  u_sie/utmi_data_out_o_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.151     8.290    u_sie/utmi_data_out_o_OBUF[3]_inst_i_2_n_0
    SLICE_X107Y78        LUT6 (Prop_lut6_I0_O)        0.124     8.414 r  u_sie/utmi_data_out_o_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           6.691    15.105    utmi_data_out_o_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         2.715    17.820 r  utmi_data_out_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.820    utmi_data_out_o[3]
    V8                                                                r  utmi_data_out_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fifo_tx/rd_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            utmi_data_out_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.699ns  (logic 4.132ns (23.348%)  route 13.567ns (76.652%))
  Logic Levels:           8  (FDCE=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y61        FDCE                         0.000     0.000 r  u_fifo_tx/rd_ptr_reg[0]/C
    SLICE_X107Y61        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_fifo_tx/rd_ptr_reg[0]/Q
                         net (fo=134, routed)         4.251     4.707    u_fifo_tx/rd_ptr_reg[0]_0[0]
    SLICE_X95Y57         LUT6 (Prop_lut6_I4_O)        0.124     4.831 r  u_fifo_tx/utmi_data_out_o_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.771     5.601    u_fifo_tx/utmi_data_out_o_OBUF[6]_inst_i_12_n_0
    SLICE_X105Y59        LUT6 (Prop_lut6_I1_O)        0.124     5.725 f  u_fifo_tx/utmi_data_out_o_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     5.725    u_fifo_tx/utmi_data_out_o_OBUF[6]_inst_i_7_n_0
    SLICE_X105Y59        MUXF7 (Prop_muxf7_I0_O)      0.238     5.963 f  u_fifo_tx/utmi_data_out_o_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.000     5.963    u_fifo_tx/utmi_data_out_o_OBUF[6]_inst_i_5_n_0
    SLICE_X105Y59        MUXF8 (Prop_muxf8_I0_O)      0.104     6.067 f  u_fifo_tx/utmi_data_out_o_OBUF[6]_inst_i_4/O
                         net (fo=2, routed)           1.371     7.438    u_sie/crc_sum_q_reg[13]_1
    SLICE_X109Y79        LUT5 (Prop_lut5_I4_O)        0.316     7.754 f  u_sie/utmi_data_out_o_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.473     8.228    u_sie/utmi_data_out_o_OBUF[6]_inst_i_2_n_0
    SLICE_X109Y79        LUT6 (Prop_lut6_I0_O)        0.124     8.352 r  u_sie/utmi_data_out_o_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           6.701    15.053    utmi_data_out_o_OBUF[6]
    Y6                   OBUF (Prop_obuf_I_O)         2.646    17.699 r  utmi_data_out_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.699    utmi_data_out_o[6]
    Y6                                                                r  utmi_data_out_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fifo_tx/rd_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            utmi_data_out_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.840ns  (logic 4.501ns (26.732%)  route 12.338ns (73.268%))
  Logic Levels:           8  (FDCE=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y61        FDCE                         0.000     0.000 r  u_fifo_tx/rd_ptr_reg[1]/C
    SLICE_X107Y61        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  u_fifo_tx/rd_ptr_reg[1]/Q
                         net (fo=133, routed)         4.364     4.783    u_fifo_tx/rd_ptr_reg[1]
    SLICE_X111Y53        LUT6 (Prop_lut6_I2_O)        0.297     5.080 r  u_fifo_tx/utmi_data_out_o_OBUF[4]_inst_i_18/O
                         net (fo=1, routed)           1.013     6.093    u_fifo_tx/utmi_data_out_o_OBUF[4]_inst_i_18_n_0
    SLICE_X106Y57        LUT6 (Prop_lut6_I5_O)        0.124     6.217 f  u_fifo_tx/utmi_data_out_o_OBUF[4]_inst_i_8/O
                         net (fo=1, routed)           0.000     6.217    u_fifo_tx/utmi_data_out_o_OBUF[4]_inst_i_8_n_0
    SLICE_X106Y57        MUXF7 (Prop_muxf7_I1_O)      0.245     6.462 f  u_fifo_tx/utmi_data_out_o_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.000     6.462    u_fifo_tx/utmi_data_out_o_OBUF[4]_inst_i_5_n_0
    SLICE_X106Y57        MUXF8 (Prop_muxf8_I0_O)      0.104     6.566 f  u_fifo_tx/utmi_data_out_o_OBUF[4]_inst_i_4/O
                         net (fo=2, routed)           1.213     7.779    u_sie/crc_sum_q_reg[11]_0
    SLICE_X106Y77        LUT5 (Prop_lut5_I0_O)        0.310     8.089 f  u_sie/utmi_data_out_o_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.324     8.413    u_sie/utmi_data_out_o_OBUF[4]_inst_i_2_n_0
    SLICE_X108Y78        LUT6 (Prop_lut6_I0_O)        0.326     8.739 r  u_sie/utmi_data_out_o_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           5.424    14.163    utmi_data_out_o_OBUF[4]
    Y8                   OBUF (Prop_obuf_I_O)         2.676    16.840 r  utmi_data_out_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.840    utmi_data_out_o[4]
    Y8                                                                r  utmi_data_out_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            u_fifo_rx/ram_reg[53][6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.852ns  (logic 1.602ns (10.109%)  route 14.249ns (89.891%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T5                                                0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T5                   IBUF (Prop_ibuf_I_O)         1.000     1.000 f  rst_i_IBUF_inst/O
                         net (fo=300, routed)        10.410    11.411    u_sie/rst_i_IBUF
    SLICE_X107Y83        LUT2 (Prop_lut2_I1_O)        0.124    11.535 r  u_sie/ram[16][7]_i_3/O
                         net (fo=19, routed)          0.830    12.365    u_sie/count_reg[6]_0
    SLICE_X107Y81        LUT2 (Prop_lut2_I0_O)        0.152    12.517 r  u_sie/ram[32][7]_i_2/O
                         net (fo=24, routed)          2.244    14.761    u_fifo_rx/ram_reg[41][0]_0
    SLICE_X97Y81         LUT6 (Prop_lut6_I5_O)        0.326    15.087 r  u_fifo_rx/ram[53][7]_i_1/O
                         net (fo=8, routed)           0.765    15.852    u_fifo_rx/ram[53][7]_i_1_n_0
    SLICE_X97Y79         FDRE                                         r  u_fifo_rx/ram_reg[53][6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            u_fifo_rx/ram_reg[53][7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.852ns  (logic 1.602ns (10.109%)  route 14.249ns (89.891%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T5                                                0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T5                   IBUF (Prop_ibuf_I_O)         1.000     1.000 f  rst_i_IBUF_inst/O
                         net (fo=300, routed)        10.410    11.411    u_sie/rst_i_IBUF
    SLICE_X107Y83        LUT2 (Prop_lut2_I1_O)        0.124    11.535 r  u_sie/ram[16][7]_i_3/O
                         net (fo=19, routed)          0.830    12.365    u_sie/count_reg[6]_0
    SLICE_X107Y81        LUT2 (Prop_lut2_I0_O)        0.152    12.517 r  u_sie/ram[32][7]_i_2/O
                         net (fo=24, routed)          2.244    14.761    u_fifo_rx/ram_reg[41][0]_0
    SLICE_X97Y81         LUT6 (Prop_lut6_I5_O)        0.326    15.087 r  u_fifo_rx/ram[53][7]_i_1/O
                         net (fo=8, routed)           0.765    15.852    u_fifo_rx/ram[53][7]_i_1_n_0
    SLICE_X97Y79         FDRE                                         r  u_fifo_rx/ram_reg[53][7]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_sie/data_valid_q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_sie/data_valid_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y74        FDCE                         0.000     0.000 r  u_sie/data_valid_q_reg[1]/C
    SLICE_X106Y74        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_sie/data_valid_q_reg[1]/Q
                         net (fo=1, routed)           0.054     0.195    u_sie/data_valid_q_reg_n_0_[1]
    SLICE_X107Y74        LUT3 (Prop_lut3_I0_O)        0.045     0.240 r  u_sie/data_valid_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.240    u_sie/data_valid_q[0]_i_1_n_0
    SLICE_X107Y74        FDCE                                         r  u_sie/data_valid_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_irq_ack_done_q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            intr_done_q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y70        FDCE                         0.000     0.000 r  usb_irq_ack_done_q_reg/C
    SLICE_X111Y70        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  usb_irq_ack_done_q_reg/Q
                         net (fo=1, routed)           0.058     0.199    u_sie/intr_done_q_reg
    SLICE_X110Y70        LUT4 (Prop_lut4_I0_O)        0.045     0.244 r  u_sie/intr_done_q_i_1/O
                         net (fo=1, routed)           0.000     0.244    u_sie_n_74
    SLICE_X110Y70        FDCE                                         r  intr_done_q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sie/data_buffer_q_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_fifo_rx/ram_reg[32][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.128ns (49.695%)  route 0.130ns (50.305%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y92        FDCE                         0.000     0.000 r  u_sie/data_buffer_q_reg[7]/C
    SLICE_X110Y92        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_sie/data_buffer_q_reg[7]/Q
                         net (fo=66, routed)          0.130     0.258    u_fifo_rx/ram_reg[0][7]_0[7]
    SLICE_X108Y92        FDRE                                         r  u_fifo_rx/ram_reg[32][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sie/data_crc_q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_sie/data_crc_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (54.076%)  route 0.120ns (45.924%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y74        FDCE                         0.000     0.000 r  u_sie/data_crc_q_reg[1]/C
    SLICE_X106Y74        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_sie/data_crc_q_reg[1]/Q
                         net (fo=1, routed)           0.120     0.261    u_sie/data_crc_q_reg_n_0_[1]
    SLICE_X106Y74        FDCE                                         r  u_sie/data_crc_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sie/data_buffer_q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_fifo_rx/ram_reg[32][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.128ns (48.625%)  route 0.135ns (51.375%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y92        FDCE                         0.000     0.000 r  u_sie/data_buffer_q_reg[5]/C
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_sie/data_buffer_q_reg[5]/Q
                         net (fo=66, routed)          0.135     0.263    u_fifo_rx/ram_reg[0][7]_0[5]
    SLICE_X108Y92        FDRE                                         r  u_fifo_rx/ram_reg[32][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sof_irq_q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            intr_sof_q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y71        FDCE                         0.000     0.000 r  sof_irq_q_reg/C
    SLICE_X111Y71        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  sof_irq_q_reg/Q
                         net (fo=1, routed)           0.054     0.182    sof_irq_q
    SLICE_X111Y71        LUT3 (Prop_lut3_I1_O)        0.099     0.281 r  intr_sof_q_i_1/O
                         net (fo=1, routed)           0.000     0.281    intr_sof_q_i_1_n_0
    SLICE_X111Y71        FDCE                                         r  intr_sof_q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_irq_mask_device_detect_q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            intr_q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.186ns (64.702%)  route 0.101ns (35.298%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDCE                         0.000     0.000 r  usb_irq_mask_device_detect_q_reg/C
    SLICE_X113Y70        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  usb_irq_mask_device_detect_q_reg/Q
                         net (fo=2, routed)           0.101     0.242    p_4_in[3]
    SLICE_X112Y70        LUT5 (Prop_lut5_I2_O)        0.045     0.287 r  intr_q_i_1/O
                         net (fo=1, routed)           0.000     0.287    intr_q0
    SLICE_X112Y70        FDCE                                         r  intr_q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_ctrl_wr_q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            usb_err_q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.227ns (78.877%)  route 0.061ns (21.123%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y70        FDCE                         0.000     0.000 r  usb_ctrl_wr_q_reg/C
    SLICE_X110Y70        FDCE (Prop_fdce_C_Q)         0.128     0.128 f  usb_ctrl_wr_q_reg/Q
                         net (fo=1, routed)           0.061     0.189    usb_ctrl_wr_q
    SLICE_X110Y70        LUT3 (Prop_lut3_I1_O)        0.099     0.288 r  usb_err_q_i_1/O
                         net (fo=1, routed)           0.000     0.288    usb_err_q_i_1_n_0
    SLICE_X110Y70        FDCE                                         r  usb_err_q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sie/data_buffer_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_fifo_rx/ram_reg[33][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.141ns (48.682%)  route 0.149ns (51.318%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y92        FDCE                         0.000     0.000 r  u_sie/data_buffer_q_reg[4]/C
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_sie/data_buffer_q_reg[4]/Q
                         net (fo=66, routed)          0.149     0.290    u_fifo_rx/ram_reg[0][7]_0[4]
    SLICE_X109Y90        FDRE                                         r  u_fifo_rx/ram_reg[33][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sie/data_buffer_q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_fifo_rx/ram_reg[34][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.141ns (48.664%)  route 0.149ns (51.336%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y92        FDCE                         0.000     0.000 r  u_sie/data_buffer_q_reg[0]/C
    SLICE_X109Y92        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_sie/data_buffer_q_reg[0]/Q
                         net (fo=66, routed)          0.149     0.290    u_fifo_rx/ram_reg[0][7]_0[0]
    SLICE_X108Y90        FDRE                                         r  u_fifo_rx/ram_reg[34][0]/D
  -------------------------------------------------------------------    -------------------





