INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Downloads/ALU_Regbank/ALU_latest/ALU_Regbank/ALU_Regbank.gen/sources_1/ip/blk_mem_gen_2/sim/blk_mem_gen_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Downloads/ALU_Regbank/ALU_latest/ALU_Regbank/ALU_Regbank.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Downloads/ALU_Regbank/ALU_latest/ALU_Regbank/ALU_Regbank.srcs/sources_1/new/a_shift_right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a_shift_right
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Downloads/ALU_Regbank/ALU_latest/ALU_Regbank/ALU_Regbank.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Downloads/ALU_Regbank/ALU_latest/ALU_Regbank/ALU_Regbank.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Downloads/ALU_Regbank/ALU_latest/ALU_Regbank/ALU_Regbank.srcs/sources_1/new/and_n.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_n
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Downloads/ALU_Regbank/ALU_latest/ALU_Regbank/ALU_Regbank.srcs/sources_1/new/clkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Downloads/ALU_Regbank/ALU_latest/ALU_Regbank/ALU_Regbank.srcs/sources_1/new/cmov.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmov
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Downloads/ALU_Regbank/ALU_latest/ALU_Regbank/ALU_Regbank.srcs/sources_1/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Downloads/ALU_Regbank/ALU_latest/ALU_Regbank/ALU_Regbank.srcs/sources_1/new/control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Downloads/ALU_Regbank/ALU_latest/ALU_Regbank/ALU_Regbank.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Downloads/ALU_Regbank/ALU_latest/ALU_Regbank/ALU_Regbank.srcs/sources_1/new/data_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Downloads/ALU_Regbank/ALU_latest/ALU_Regbank/ALU_Regbank.srcs/sources_1/new/decrement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decrement
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Downloads/ALU_Regbank/ALU_latest/ALU_Regbank/ALU_Regbank.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Downloads/ALU_Regbank/ALU_latest/ALU_Regbank/ALU_Regbank.srcs/sources_1/new/full_adder_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Downloads/ALU_Regbank/ALU_latest/ALU_Regbank/ALU_Regbank.srcs/sources_1/new/ham.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ham
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Downloads/ALU_Regbank/ALU_latest/ALU_Regbank/ALU_Regbank.srcs/sources_1/new/ham32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ham32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Downloads/ALU_Regbank/ALU_latest/ALU_Regbank/ALU_Regbank.srcs/sources_1/new/increment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module increment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Downloads/ALU_Regbank/ALU_latest/ALU_Regbank/ALU_Regbank.srcs/sources_1/new/instr_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Downloads/ALU_Regbank/ALU_latest/ALU_Regbank/ALU_Regbank.srcs/sources_1/new/ir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ir
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Downloads/ALU_Regbank/ALU_latest/ALU_Regbank/ALU_Regbank.srcs/sources_1/new/l_shift_left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l_shift_left
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Downloads/ALU_Regbank/ALU_latest/ALU_Regbank/ALU_Regbank.srcs/sources_1/new/l_shift_right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l_shift_right
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Downloads/ALU_Regbank/ALU_latest/ALU_Regbank/ALU_Regbank.srcs/sources_1/new/lmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lmd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Downloads/ALU_Regbank/ALU_latest/ALU_Regbank/ALU_Regbank.srcs/sources_1/new/lui_n.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lui_n
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Downloads/ALU_Regbank/ALU_latest/ALU_Regbank/ALU_Regbank.srcs/sources_1/new/main_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Downloads/ALU_Regbank/ALU_latest/ALU_Regbank/ALU_Regbank.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Downloads/ALU_Regbank/ALU_latest/ALU_Regbank/ALU_Regbank.srcs/sources_1/new/muxReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Downloads/ALU_Regbank/ALU_latest/ALU_Regbank/ALU_Regbank.srcs/sources_1/new/mux_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Downloads/ALU_Regbank/ALU_latest/ALU_Regbank/ALU_Regbank.srcs/sources_1/new/mux_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Downloads/ALU_Regbank/ALU_latest/ALU_Regbank/ALU_Regbank.srcs/sources_1/new/mux_8_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Downloads/ALU_Regbank/ALU_latest/ALU_Regbank/ALU_Regbank.srcs/sources_1/new/nor_n.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nor_n
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Downloads/ALU_Regbank/ALU_latest/ALU_Regbank/ALU_Regbank.srcs/sources_1/new/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Downloads/ALU_Regbank/ALU_latest/ALU_Regbank/ALU_Regbank.srcs/sources_1/new/one_complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_complement
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Downloads/ALU_Regbank/ALU_latest/ALU_Regbank/ALU_Regbank.srcs/sources_1/new/or_n.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_n
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Downloads/ALU_Regbank/ALU_latest/ALU_Regbank/ALU_Regbank.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Downloads/ALU_Regbank/ALU_latest/ALU_Regbank/ALU_Regbank.srcs/sources_1/new/register_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Downloads/ALU_Regbank/ALU_latest/ALU_Regbank/ALU_Regbank.srcs/sources_1/new/sgt_n.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sgt_n
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Downloads/ALU_Regbank/ALU_latest/ALU_Regbank/ALU_Regbank.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Downloads/ALU_Regbank/ALU_latest/ALU_Regbank/ALU_Regbank.srcs/sources_1/new/slt_n.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slt_n
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Downloads/ALU_Regbank/ALU_latest/ALU_Regbank/ALU_Regbank.srcs/sources_1/new/subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Downloads/ALU_Regbank/ALU_latest/ALU_Regbank/ALU_Regbank.srcs/sources_1/new/two_complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_complement
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Downloads/ALU_Regbank/ALU_latest/ALU_Regbank/ALU_Regbank.srcs/sources_1/new/xor_n.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_n
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Downloads/ALU_Regbank/ALU_latest/ALU_Regbank/ALU_Regbank.srcs/sources_1/new/xor_st.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_st
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/Downloads/ALU_Regbank/ALU_latest/ALU_Regbank/ALU_Regbank.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
