Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Jan 24 18:05:00 2020
| Host         : patricknaughton01 running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   136 |
|    Minimum number of control sets                        |   136 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   297 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   136 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |   103 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     2 |
| >= 16              |    14 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             831 |          336 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              98 |           39 |
| Yes          | No                    | No                     |             445 |          100 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              65 |           21 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                          Enable Signal                                                                         |                                                                    Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                                       |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                          |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/AxiSupporter1/counterD                                                                                                                   | design_1_i/top_0/inst/AxiSupporter1/FSM_sequential_state_reg                                                                                          |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                 |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              5 |
|  design_1_i/top_0/inst/mem_reg[87][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                4 |              6 |
|  design_1_i/top_0/inst/mem_reg[71][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                2 |              6 |
|  design_1_i/top_0/inst/mem_reg[89][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                2 |              6 |
|  design_1_i/top_0/inst/mem_reg[90][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                2 |              6 |
|  design_1_i/top_0/inst/mem_reg[85][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                3 |              6 |
|  design_1_i/top_0/inst/mem_reg[10][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                3 |              6 |
|  design_1_i/top_0/inst/mem_reg[12][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                2 |              6 |
|  design_1_i/top_0/inst/mem_reg[13][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                2 |              6 |
|  design_1_i/top_0/inst/mem_reg[14][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                2 |              6 |
|  design_1_i/top_0/inst/mem_reg[7][5]_i_1_n_0    |                                                                                                                                                                |                                                                                                                                                       |                2 |              6 |
|  design_1_i/top_0/inst/mem_reg[22][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                2 |              6 |
|  design_1_i/top_0/inst/mem_reg[24][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                2 |              6 |
|  design_1_i/top_0/inst/mem_reg[50][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                2 |              6 |
|  design_1_i/top_0/inst/mem_reg[95][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                3 |              6 |
|  design_1_i/top_0/inst/mem_reg[93][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                2 |              6 |
|  design_1_i/top_0/inst/mem_reg[79][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                4 |              6 |
|  design_1_i/top_0/inst/mem_reg[73][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                2 |              6 |
|  design_1_i/top_0/inst/mem_reg[55][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                2 |              6 |
|  design_1_i/top_0/inst/mem_reg[66][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                2 |              6 |
|  design_1_i/top_0/inst/mem_reg[67][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                2 |              6 |
|  design_1_i/top_0/inst/mem_reg[65][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                4 |              6 |
|  design_1_i/top_0/inst/mem_reg[62][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                3 |              6 |
|  design_1_i/top_0/inst/mem_reg[61][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                3 |              6 |
|  design_1_i/top_0/inst/mem_reg[57][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                4 |              6 |
|  design_1_i/top_0/inst/mem_reg[75][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                2 |              6 |
|  design_1_i/top_0/inst/AxiSupporter1/E[0]       |                                                                                                                                                                |                                                                                                                                                       |                2 |              6 |
|  design_1_i/top_0/inst/mem                      |                                                                                                                                                                |                                                                                                                                                       |                2 |              6 |
|  design_1_i/top_0/inst/mem_reg[88][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                2 |              6 |
|  design_1_i/top_0/inst/mem_reg[80][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/top_0/inst/AxiSupporter1/rdDataQ                                                                                                                    |                                                                                                                                                       |                2 |              6 |
|  design_1_i/top_0/inst/mem_reg[70][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                3 |              6 |
|  design_1_i/top_0/inst/mem_reg[51][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                2 |              6 |
|  design_1_i/top_0/inst/mem_reg[19][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                2 |              6 |
|  design_1_i/top_0/inst/mem_reg[48][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                2 |              6 |
|  design_1_i/top_0/inst/mem_reg[26][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                2 |              6 |
|  design_1_i/top_0/inst/mem_reg[25][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                2 |              6 |
|  design_1_i/top_0/inst/mem_reg[99][5]_i_2_n_0   |                                                                                                                                                                |                                                                                                                                                       |                2 |              6 |
|  design_1_i/top_0/inst/mem_reg[77][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                3 |              6 |
|  design_1_i/top_0/inst/mem_reg[76][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                3 |              6 |
|  design_1_i/top_0/inst/mem_reg[2][5]_i_1_n_0    |                                                                                                                                                                |                                                                                                                                                       |                5 |              6 |
|  design_1_i/top_0/inst/mem_reg[64][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                2 |              6 |
|  design_1_i/top_0/inst/mem_reg[92][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                3 |              6 |
|  design_1_i/top_0/inst/mem_reg[78][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                3 |              6 |
|  design_1_i/top_0/inst/mem_reg[91][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                2 |              6 |
|  design_1_i/top_0/inst/mem_reg[31][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                4 |              6 |
|  design_1_i/top_0/inst/mem_reg[29][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                2 |              6 |
|  design_1_i/top_0/inst/mem_reg[63][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                2 |              6 |
|  design_1_i/top_0/inst/mem_reg[81][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                2 |              6 |
|  design_1_i/top_0/inst/mem_reg[28][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                3 |              6 |
|  design_1_i/top_0/inst/mem_reg[30][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                6 |              6 |
|  design_1_i/top_0/inst/mem_reg[97][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                3 |              6 |
|  design_1_i/top_0/inst/mem_reg[20][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                2 |              6 |
|  design_1_i/top_0/inst/mem_reg[47][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                4 |              6 |
|  design_1_i/top_0/inst/mem_reg[32][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                3 |              6 |
|  design_1_i/top_0/inst/mem_reg[16][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                2 |              6 |
|  design_1_i/top_0/inst/mem_reg[15][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                3 |              6 |
|  design_1_i/top_0/inst/mem_reg[82][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                3 |              6 |
|  design_1_i/top_0/inst/mem_reg[37][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                3 |              6 |
|  design_1_i/top_0/inst/mem_reg[54][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                4 |              6 |
|  design_1_i/top_0/inst/mem_reg[84][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                3 |              6 |
|  design_1_i/top_0/inst/mem_reg[86][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                2 |              6 |
|  design_1_i/top_0/inst/mem_reg[83][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                2 |              6 |
|  design_1_i/top_0/inst/mem_reg[35][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                2 |              6 |
|  design_1_i/top_0/inst/mem_reg[69][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                3 |              6 |
|  design_1_i/top_0/inst/mem_reg[68][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                2 |              6 |
|  design_1_i/top_0/inst/mem_reg[60][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                4 |              6 |
|  design_1_i/top_0/inst/mem_reg[23][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                3 |              6 |
|  design_1_i/top_0/inst/mem_reg[52][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                2 |              6 |
|  design_1_i/top_0/inst/mem_reg[21][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                2 |              6 |
|  design_1_i/top_0/inst/mem_reg[1][5]_i_1_n_0    |                                                                                                                                                                |                                                                                                                                                       |                4 |              6 |
|  design_1_i/top_0/inst/mem_reg[17][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                2 |              6 |
|  design_1_i/top_0/inst/mem_reg[18][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                2 |              6 |
|  design_1_i/top_0/inst/mem_reg[74][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                2 |              6 |
|  design_1_i/top_0/inst/mem_reg[33][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                2 |              6 |
|  design_1_i/top_0/inst/mem_reg[59][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                2 |              6 |
|  design_1_i/top_0/inst/mem_reg[53][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                2 |              6 |
|  design_1_i/top_0/inst/mem_reg[5][5]_i_1_n_0    |                                                                                                                                                                |                                                                                                                                                       |                2 |              6 |
|  design_1_i/top_0/inst/mem_reg[58][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                3 |              6 |
|  design_1_i/top_0/inst/mem_reg[27][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                2 |              6 |
|  design_1_i/top_0/inst/mem_reg[43][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                2 |              6 |
|  design_1_i/top_0/inst/mem_reg[4][5]_i_1_n_0    |                                                                                                                                                                |                                                                                                                                                       |                3 |              6 |
|  design_1_i/top_0/inst/mem_reg[49][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                3 |              6 |
|  design_1_i/top_0/inst/mem_reg[46][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                3 |              6 |
|  design_1_i/top_0/inst/mem_reg[45][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                3 |              6 |
|  design_1_i/top_0/inst/mem_reg[44][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                2 |              6 |
|  design_1_i/top_0/inst/mem_reg[40][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                3 |              6 |
|  design_1_i/top_0/inst/mem_reg[3][5]_i_1_n_0    |                                                                                                                                                                |                                                                                                                                                       |                3 |              6 |
|  design_1_i/top_0/inst/mem_reg[38][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                2 |              6 |
|  design_1_i/top_0/inst/mem_reg[36][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                3 |              6 |
|  design_1_i/top_0/inst/mem_reg[34][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                2 |              6 |
|  design_1_i/top_0/inst/mem_reg[56][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                3 |              6 |
|  design_1_i/top_0/inst/mem_reg[41][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                3 |              6 |
|  design_1_i/top_0/inst/mem_reg[8][5]_i_1_n_0    |                                                                                                                                                                |                                                                                                                                                       |                3 |              6 |
|  design_1_i/top_0/inst/mem_reg[94][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                3 |              6 |
|  design_1_i/top_0/inst/mem_reg[96][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                2 |              6 |
|  design_1_i/top_0/inst/mem_reg[39][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                2 |              6 |
|  design_1_i/top_0/inst/mem_reg[72][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                2 |              6 |
|  design_1_i/top_0/inst/mem_reg[9][5]_i_1_n_0    |                                                                                                                                                                |                                                                                                                                                       |                6 |              6 |
|  design_1_i/top_0/inst/mem_reg[98][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                2 |              6 |
|  design_1_i/top_0/inst/mem_reg[6][5]_i_1_n_0    |                                                                                                                                                                |                                                                                                                                                       |                3 |              6 |
|  design_1_i/top_0/inst/mem_reg[42][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                2 |              6 |
|  design_1_i/top_0/inst/mem_reg[11][5]_i_1_n_0   |                                                                                                                                                                |                                                                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                       |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                       |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                       |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                       |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                       |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                       |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                       |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                        |                                                                                                                                                       |                9 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                        |                                                                                                                                                       |                8 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                9 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                       |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                       |               11 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                       |                9 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                       |                8 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                       |                8 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                       |                9 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                     |                                                                                                                                                       |                8 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]       |                                                                                                                                                       |               10 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/top_0/inst/tdc1/SR[0]                                                                                                                      |               21 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                |                                                                                                                                                       |               74 |            226 |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


