

================================================================
== Vivado HLS Report for 'conv_layer1'
================================================================
* Date:           Sat Mar 21 15:07:16 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ER_lenet
* Solution:       Pipeline3
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.501|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  214411|  214411|  214411|  214411|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                                    |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- conv_layer1_neurons_loop          |  214410|  214410|     35735|          -|          -|     6|    no    |
        | + conv_layer1_biases_outer_loop    |     510|     510|        17|          -|          -|    30|    no    |
        |  ++ conv_layer1_biases_inner_loop  |      15|      15|         1|          -|          -|    15|    no    |
        | + conv_layer1_kernel_1_loop        |   34260|   34260|      1142|          -|          -|    30|    no    |
        |  ++ conv_layer1_kernel_2_loop      |    1140|    1140|        38|          -|          -|    30|    no    |
        |   +++ conv_layer1_kernel_3_loop    |      33|      33|        11|          -|          -|     3|    no    |
        |    ++++ conv_layer1_kernel_4_loop  |       9|       9|         3|          -|          -|     3|    no    |
        | + conv_layer1_relu_outer_loop      |     960|     960|        32|          -|          -|    30|    no    |
        |  ++ conv_layer1_relu_inner_loop    |      30|      30|         2|          -|          -|    15|    no    |
        +------------------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      0|       0|    1856|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        0|      -|       7|       5|
|Multiplexer      |        -|      -|       -|     299|
|Register         |        -|      -|     253|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     260|    2160|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |       2|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +----------------------+--------------------------------+---------+---+----+------+-----+------+-------------+
    |        Memory        |             Module             | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+--------------------------------+---------+---+----+------+-----+------+-------------+
    |conv_1_biases_V_U     |conv_layer1_conv_1_biases_V     |        0|  3|   1|     6|    3|     1|           18|
    |conv_1_weights_V_0_U  |conv_layer1_conv_1_weights_V_0  |        0|  4|   4|    54|    4|     1|          216|
    +----------------------+--------------------------------+---------+---+----+------+-----+------+-------------+
    |Total                 |                                |        0|  7|   5|    60|    7|     2|          234|
    +----------------------+--------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |r_V_s_fu_738_p2                |     *    |      0|  0|  41|           4|           8|
    |accumulation_V_fu_825_p2       |     +    |      0|  0|  15|           8|           8|
    |col_4_1_fu_548_p2              |     +    |      0|  0|  15|           5|           2|
    |col_5_1_fu_1635_p2             |     +    |      0|  0|  15|           2|           5|
    |col_6_fu_1556_p2               |     +    |      0|  0|  15|           5|           1|
    |i_6_fu_625_p2                  |     +    |      0|  0|  12|           1|           3|
    |j_3_fu_710_p2                  |     +    |      0|  0|  12|           3|           1|
    |p_5_fu_363_p2                  |     +    |      0|  0|  12|           3|           1|
    |p_Val2_21_fu_1036_p2           |     +    |      0|  0|  15|           8|           8|
    |p_Val2_24_fu_774_p2            |     +    |      0|  0|  15|           8|           8|
    |p_Val2_s_fu_454_p2             |     +    |      0|  0|  10|           2|           2|
    |ret_V_6_fu_1022_p2             |     +    |      0|  0|  16|           9|           9|
    |ret_V_fu_811_p2                |     +    |      0|  0|  16|           9|           9|
    |row_4_fu_470_p2                |     +    |      0|  0|  15|           5|           1|
    |row_5_fu_1568_p2               |     +    |      0|  0|  15|           5|           1|
    |row_6_fu_603_p2                |     +    |      0|  0|  15|           5|           1|
    |tmp_103_fu_1625_p2             |     +    |      0|  0|  20|          13|          13|
    |tmp_108_fu_672_p2              |     +    |      0|  0|  20|          13|          13|
    |tmp_112_fu_635_p2              |     +    |      0|  0|  15|           7|           7|
    |tmp_117_fu_720_p2              |     +    |      0|  0|  15|           7|           7|
    |tmp_53_fu_560_p2               |     +    |      0|  0|  15|           2|           5|
    |tmp_67_fu_652_p2               |     +    |      0|  0|  15|           2|           5|
    |tmp_77_fu_619_p2               |     +    |      0|  0|  15|           5|           5|
    |tmp_80_fu_692_p2               |     +    |      0|  0|  15|           5|           5|
    |tmp_90_fu_480_p2               |     +    |      0|  0|  17|          10|          10|
    |tmp_92_fu_570_p2               |     +    |      0|  0|  17|          10|          10|
    |tmp_98_fu_527_p2               |     +    |      0|  0|  20|          13|          13|
    |tmp_99_fu_1578_p2              |     +    |      0|  0|  17|          10|          10|
    |tmp_101_fu_1599_p2             |     -    |      0|  0|  20|          13|          13|
    |tmp_114_fu_646_p2              |     -    |      0|  0|  15|           7|           7|
    |tmp_118_fu_936_p2              |     -    |      0|  0|  15|           5|           5|
    |tmp_120_fu_948_p2              |     -    |      0|  0|  15|           5|           5|
    |tmp_124_fu_978_p2              |     -    |      0|  0|  15|           4|           5|
    |tmp_86_fu_390_p2               |     -    |      0|  0|  15|           6|           6|
    |tmp_89_fu_424_p2               |     -    |      0|  0|  16|           9|           9|
    |tmp_91_fu_501_p2               |     -    |      0|  0|  20|          13|          13|
    |tmp_96_fu_591_p2               |     -    |      0|  0|  20|          13|          13|
    |overflow_s_fu_1297_p2          |    and   |      0|  0|   6|           1|           1|
    |p_demorgan1_fu_1269_p2         |    and   |      0|  0|  16|          16|          16|
    |p_demorgan2_fu_1526_p2         |    and   |      0|  0|  16|          16|          16|
    |p_demorgan3_fu_1406_p2         |    and   |      0|  0|  16|          16|          16|
    |p_demorgan_fu_1143_p2          |    and   |      0|  0|  16|          16|          16|
    |tmp_129_fu_1004_p2             |    and   |      0|  0|  16|          16|          16|
    |tmp_150_fu_1155_p2             |    and   |      0|  0|  16|          16|          16|
    |tmp_151_fu_1160_p2             |    and   |      0|  0|  16|          16|          16|
    |tmp_170_fu_1275_p2             |    and   |      0|  0|  16|          16|          16|
    |tmp_191_fu_1538_p2             |    and   |      0|  0|  16|          16|          16|
    |tmp_192_fu_1543_p2             |    and   |      0|  0|  16|          16|          16|
    |tmp_216_fu_1418_p2             |    and   |      0|  0|  16|          16|          16|
    |tmp_217_fu_1423_p2             |    and   |      0|  0|  16|          16|          16|
    |underflow_fu_844_p2            |    and   |      0|  0|   6|           1|           1|
    |underflow_s_fu_1307_p2         |    and   |      0|  0|   6|           1|           1|
    |exitcond1_fu_554_p2            |   icmp   |      0|  0|  11|           5|           2|
    |exitcond2_fu_597_p2            |   icmp   |      0|  0|  11|           5|           2|
    |exitcond3_fu_613_p2            |   icmp   |      0|  0|   9|           3|           2|
    |exitcond4_fu_686_p2            |   icmp   |      0|  0|   9|           3|           2|
    |exitcond5_fu_357_p2            |   icmp   |      0|  0|   9|           3|           3|
    |exitcond6_fu_464_p2            |   icmp   |      0|  0|  11|           5|           3|
    |exitcond8_fu_507_p2            |   icmp   |      0|  0|  11|           5|           3|
    |exitcond9_fu_1562_p2           |   icmp   |      0|  0|  11|           5|           3|
    |exitcond_fu_1605_p2            |   icmp   |      0|  0|  11|           5|           3|
    |grp_fu_353_p2                  |   icmp   |      0|  0|   9|           4|           4|
    |tmp_153_fu_1172_p2             |   icmp   |      0|  0|   9|           4|           4|
    |tmp_64_fu_1649_p2              |   icmp   |      0|  0|  11|           8|           1|
    |tmp_69_1_fu_1687_p2            |   icmp   |      0|  0|  11|           8|           1|
    |tmp_127_fu_992_p2              |   lshr   |      0|  0|  35|          16|          16|
    |tmp_128_fu_998_p2              |   lshr   |      0|  0|  35|           2|          16|
    |tmp_148_fu_1137_p2             |   lshr   |      0|  0|  35|           2|          16|
    |tmp_169_fu_1263_p2             |   lshr   |      0|  0|  35|           2|          16|
    |tmp_189_fu_1520_p2             |   lshr   |      0|  0|  35|           2|          16|
    |tmp_214_fu_1400_p2             |   lshr   |      0|  0|  35|           2|          16|
    |brmerge19_fu_862_p2            |    or    |      0|  0|   6|           1|           1|
    |tmp_152_fu_1166_p2             |    or    |      0|  0|  16|          16|          16|
    |tmp_193_fu_1549_p2             |    or    |      0|  0|  16|          16|          16|
    |tmp_218_fu_1429_p2             |    or    |      0|  0|  16|          16|          16|
    |tmp_72_fu_911_p2               |    or    |      0|  0|   6|           4|           3|
    |p_0392_2_fu_1655_p3            |  select  |      0|  0|   7|           1|           7|
    |p_Val2_25_fu_796_p3            |  select  |      0|  0|   8|           1|           8|
    |p_Val2_47_be_fu_884_p3         |  select  |      0|  0|   8|           1|           8|
    |p_Val2_cast_fu_442_p3          |  select  |      0|  0|   2|           1|           2|
    |p_mux_fu_868_p3                |  select  |      0|  0|   8|           1|           7|
    |p_s_fu_876_p3                  |  select  |      0|  0|   9|           1|           9|
    |phitmp_fu_788_p3               |  select  |      0|  0|   8|           1|           8|
    |tmp_100_s_fu_1693_p3           |  select  |      0|  0|   7|           1|           7|
    |tmp_121_fu_954_p3              |  select  |      0|  0|   5|           1|           5|
    |tmp_122_fu_962_p3              |  select  |      0|  0|  16|           1|          16|
    |tmp_123_fu_970_p3              |  select  |      0|  0|   5|           1|           5|
    |tmp_137_fu_1065_p3             |  select  |      0|  0|   5|           1|           5|
    |tmp_138_fu_1073_p3             |  select  |      0|  0|   5|           1|           5|
    |tmp_139_fu_1081_p3             |  select  |      0|  0|   5|           1|           5|
    |tmp_146_fu_1123_p3             |  select  |      0|  0|  16|           1|          16|
    |tmp_158_fu_1191_p3             |  select  |      0|  0|   5|           1|           5|
    |tmp_159_fu_1199_p3             |  select  |      0|  0|   5|           1|           5|
    |tmp_160_fu_1207_p3             |  select  |      0|  0|   5|           1|           5|
    |tmp_167_fu_1249_p3             |  select  |      0|  0|  16|           1|          16|
    |tmp_178_fu_1448_p3             |  select  |      0|  0|   5|           1|           5|
    |tmp_179_fu_1456_p3             |  select  |      0|  0|   5|           1|           5|
    |tmp_180_fu_1464_p3             |  select  |      0|  0|   5|           1|           5|
    |tmp_187_fu_1506_p3             |  select  |      0|  0|  16|           1|          16|
    |tmp_203_fu_1328_p3             |  select  |      0|  0|   5|           1|           5|
    |tmp_204_fu_1336_p3             |  select  |      0|  0|   5|           1|           5|
    |tmp_205_fu_1344_p3             |  select  |      0|  0|   5|           1|           5|
    |tmp_212_fu_1386_p3             |  select  |      0|  0|  16|           1|          16|
    |mask_fu_1285_p2                |    shl   |      0|  0|   6|           1|           2|
    |tmp_144_fu_1107_p2             |    shl   |      0|  0|  35|          16|          16|
    |tmp_147_fu_1131_p2             |    shl   |      0|  0|  35|           2|          16|
    |tmp_165_fu_1233_p2             |    shl   |      0|  0|  35|          16|          16|
    |tmp_168_fu_1257_p2             |    shl   |      0|  0|  35|           2|          16|
    |tmp_185_fu_1490_p2             |    shl   |      0|  0|  35|           7|          16|
    |tmp_188_fu_1514_p2             |    shl   |      0|  0|  35|           2|          16|
    |tmp_210_fu_1370_p2             |    shl   |      0|  0|  35|           8|          16|
    |tmp_213_fu_1394_p2             |    shl   |      0|  0|  35|           2|          16|
    |brmerge18_fu_850_p2            |    xor   |      0|  0|   6|           1|           1|
    |brmerge_fu_1312_p2             |    xor   |      0|  0|   6|           1|           1|
    |signbit_i_i54_0_not_fu_856_p2  |    xor   |      0|  0|   6|           1|           2|
    |tmp_119_fu_942_p2              |    xor   |      0|  0|   6|           5|           4|
    |tmp_136_fu_1059_p2             |    xor   |      0|  0|   6|           5|           4|
    |tmp_140_fu_1089_p2             |    xor   |      0|  0|   6|           5|           4|
    |tmp_149_fu_1149_p2             |    xor   |      0|  0|  16|          16|           2|
    |tmp_14_fu_1292_p2              |    xor   |      0|  0|   6|           1|           2|
    |tmp_157_fu_1185_p2             |    xor   |      0|  0|   6|           5|           4|
    |tmp_161_fu_1215_p2             |    xor   |      0|  0|   6|           5|           4|
    |tmp_177_fu_1442_p2             |    xor   |      0|  0|   6|           5|           4|
    |tmp_181_fu_1472_p2             |    xor   |      0|  0|   6|           5|           4|
    |tmp_190_fu_1532_p2             |    xor   |      0|  0|  16|          16|           2|
    |tmp_202_fu_1322_p2             |    xor   |      0|  0|   6|           5|           4|
    |tmp_206_fu_1352_p2             |    xor   |      0|  0|   6|           5|           4|
    |tmp_215_fu_1412_p2             |    xor   |      0|  0|  16|          16|           2|
    |tmp_70_fu_896_p2               |    xor   |      0|  0|   6|           1|           2|
    |tmp_75_fu_1302_p2              |    xor   |      0|  0|   6|           1|           2|
    |tmp_83_fu_838_p2               |    xor   |      0|  0|   6|           1|           2|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|1856|         774|        1013|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  89|         18|    1|         18|
    |col2_reg_273       |   9|          2|    5|         10|
    |col4_reg_342       |   9|          2|    5|         10|
    |col_reg_250        |   9|          2|    5|         10|
    |grp_fu_353_p0      |  15|          3|    4|         12|
    |grp_fu_353_p1      |  15|          3|    4|         12|
    |i_reg_297          |   9|          2|    3|          6|
    |j_reg_320          |   9|          2|    3|          6|
    |output_V_address0  |  33|          6|   12|         72|
    |output_V_d0        |  33|          6|   16|         96|
    |output_V_we0       |  15|          3|    2|          6|
    |p_Val2_20_reg_285  |   9|          2|    8|         16|
    |p_Val2_22_reg_308  |   9|          2|    8|         16|
    |p_reg_227          |   9|          2|    3|          6|
    |row1_reg_261       |   9|          2|    5|         10|
    |row3_reg_331       |   9|          2|    5|         10|
    |row_reg_239        |   9|          2|    5|         10|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 299|         61|   94|        326|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |  17|   0|   17|          0|
    |brmerge_reg_1902          |   1|   0|    1|          0|
    |col2_reg_273              |   5|   0|    5|          0|
    |col4_reg_342              |   5|   0|    5|          0|
    |col_5_1_reg_1932          |   5|   0|    5|          0|
    |col_reg_250               |   5|   0|    5|          0|
    |i_6_reg_1794              |   3|   0|    3|          0|
    |i_reg_297                 |   3|   0|    3|          0|
    |j_3_reg_1817              |   3|   0|    3|          0|
    |j_reg_320                 |   3|   0|    3|          0|
    |output_V_addr_2_reg_1927  |  12|   0|   12|          0|
    |output_V_addr_3_reg_1804  |  12|   0|   12|          0|
    |output_V_load_1_reg_1838  |  16|   0|   16|          0|
    |overflow_s_reg_1894       |   1|   0|    1|          0|
    |p_5_reg_1717              |   3|   0|    3|          0|
    |p_Val2_20_reg_285         |   8|   0|    8|          0|
    |p_Val2_21_reg_1875        |   8|   0|    8|          0|
    |p_Val2_22_reg_308         |   8|   0|    8|          0|
    |p_Val2_25_reg_1827        |   8|   0|    8|          0|
    |p_Val2_27_cast_reg_1744   |   8|   0|    8|          0|
    |p_Val2_s_reg_1739         |   2|   0|    2|          0|
    |p_reg_227                 |   3|   0|    3|          0|
    |row1_reg_261              |   5|   0|    5|          0|
    |row3_reg_331              |   5|   0|    5|          0|
    |row_4_reg_1752            |   5|   0|    5|          0|
    |row_5_reg_1914            |   5|   0|    5|          0|
    |row_reg_239               |   5|   0|    5|          0|
    |tmp_101_reg_1919          |  13|   0|   13|          0|
    |tmp_114_reg_1799          |   7|   0|    7|          0|
    |tmp_131_reg_1868          |   1|   0|    1|          0|
    |tmp_152_reg_1888          |  16|   0|   16|          0|
    |tmp_172_reg_1881          |   1|   0|    1|          0|
    |tmp_70_reg_1843           |   1|   0|    1|          0|
    |tmp_71_reg_1848           |   1|   0|    4|          3|
    |tmp_72_reg_1858           |   1|   0|    4|          3|
    |tmp_77_reg_1789           |   5|   0|    5|          0|
    |tmp_91_reg_1757           |  13|   0|   13|          0|
    |tmp_96_cast_reg_1727      |   7|   0|    7|          0|
    |tmp_96_reg_1773           |  13|   0|   13|          0|
    |tmp_99_cast_reg_1732      |   9|   0|   10|          1|
    |underflow_s_reg_1898      |   1|   0|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 253|   0|  260|          7|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  conv_layer1 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  conv_layer1 | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  conv_layer1 | return value |
|ap_done            | out |    1| ap_ctrl_hs |  conv_layer1 | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  conv_layer1 | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  conv_layer1 | return value |
|input_V_address0   | out |   10|  ap_memory |    input_V   |     array    |
|input_V_ce0        | out |    1|  ap_memory |    input_V   |     array    |
|input_V_q0         |  in |    8|  ap_memory |    input_V   |     array    |
|output_V_address0  | out |   12|  ap_memory |   output_V   |     array    |
|output_V_ce0       | out |    1|  ap_memory |   output_V   |     array    |
|output_V_we0       | out |    2|  ap_memory |   output_V   |     array    |
|output_V_d0        | out |   16|  ap_memory |   output_V   |     array    |
|output_V_q0        |  in |   16|  ap_memory |   output_V   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

