## Clock constraints
# Clock network
if {[info exists ::env(CLOCK_PORT)] && $::env(CLOCK_PORT) != ""} {
    set clk_input $::env(CLOCK_PORT)
    create_clock [get_ports $clk_input]  -name clk  -period $::env(CLOCK_PERIOD) 
    puts "\[INFO\]: Creating clock {clk} for port $clk_input with period: $::env(CLOCK_PERIOD)"
} else {
    set clk_input __VIRTUAL_CLK__
    create_clock -name clk -period $::env(CLOCK_PERIOD)
    puts "\[INFO\]: Creating virtual clock with period: $::env(CLOCK_PERIOD)"
}
if { ![info exists ::env(SYNTH_CLK_DRIVING_CELL)] } {
    set ::env(SYNTH_CLK_DRIVING_CELL) $::env(SYNTH_DRIVING_CELL)
}
if { ![info exists ::env(SYNTH_CLK_DRIVING_CELL_PIN)] } {
    set ::env(SYNTH_CLK_DRIVING_CELL_PIN) $::env(SYNTH_DRIVING_CELL_PIN)
}
set_propagated_clock [get_clocks {clk}]

# Clock non-idealities
set_clock_uncertainty $::env(SYNTH_CLOCK_UNCERTAINTY) [get_clocks {clk}]
puts "\[INFO\]: Setting clock uncertainity to: $::env(SYNTH_CLOCK_UNCERTAINTY)"

set_clock_transition $::env(SYNTH_CLOCK_TRANSITION) [get_clocks {clk}]
puts "\[INFO\]: Setting clock transition to: $::env(SYNTH_CLOCK_TRANSITION)"

# Clock source latency
set usr_clk_max_latency 4.56
set usr_clk_min_latency 4.1
set clk_max_latency 7.25
set clk_min_latency 6
set_clock_latency -source -max $clk_max_latency [get_clocks {clk}]
set_clock_latency -source -min $clk_min_latency [get_clocks {clk}]
puts "\[INFO\]: Setting clock latency range: $clk_min_latency : $clk_max_latency"

# Clock input transition
set usr_clk_tran 0.14
set clk_tran 1.16
set_input_transition $clk_tran [get_ports $clk_input] 
puts "\[INFO\]: Setting clock transition: $clk_tran"

## Data paths Constraints
# Maximum transition time of the design nets 
set_max_transition $::env(SYNTH_MAX_TRAN) [current_design]

# Maximum fanout 
set_max_fanout $::env(SYNTH_MAX_FANOUT) [current_design]
puts "\[INFO\]: Setting maximum fanout to: $::env(SYNTH_MAX_FANOUT)"

# Timing paths delays derate
set_timing_derate -early [expr {1-$::env(SYNTH_TIMING_DERATE)}]
set_timing_derate -late [expr {1+$::env(SYNTH_TIMING_DERATE)}]
puts "\[INFO\]: Setting timing derate to: [expr {$::env(SYNTH_TIMING_DERATE) * 100}] %"

## Input ports constraints
# reset delay
set_input_delay -max 1.72 -clock [get_clocks {clk}] -add_delay [get_ports {wb_rst_i}]
set_input_delay -min 1.6  -clock [get_clocks {clk}] -add_delay [get_ports {wb_rst_i}]
set_input_transition 0.12 [get_ports {wb_rst_i}]

# Input delays
set_input_delay -min 3.39 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_i[2]}]
set_input_delay -min 3.3  -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_i[4]}]
set_input_delay -min 3.24 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_i[1]}]
set_input_delay -min 3.24 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_i[10]}]
set_input_delay -min 3.23 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_i[29]}]
set_input_delay -min 3.21 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_i[13]}]
set_input_delay -min 3.17 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_i[0]}]
set_input_delay -min 3.09 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_i[7]}]
set_input_delay -min 2.96 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_i[3]}]
set_input_delay -min 2.93 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_i[6]}]
set_input_delay -min 2.79 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_adr_i[5]}]
set_input_delay -min 2.74 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_i[12]}]
set_input_delay -min 2.69 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_i[23]}]
set_input_delay -min 2.65 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_i[30]}]
set_input_delay -min 2.64 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_i[17]}]
set_input_delay -min 2.63 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_adr_i[2]}]
set_input_delay -min 2.62 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_i[28]}]
set_input_delay -min 2.59 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_stb_i}]
set_input_delay -min 2.56 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_i[18]}]
set_input_delay -min 2.54 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_i[8]}]
set_input_delay -min 2.54 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_i[31]}]
set_input_delay -min 2.51 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_i[15]}]
set_input_delay -min 2.49 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_i[16]}]
set_input_delay -min 2.46 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_i[9]}]
set_input_delay -min 2.46 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_i[20]}]
set_input_delay -min 2.45 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_i[26]}]
set_input_delay -min 2.44 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_i[22]}]
set_input_delay -min 2.43 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_adr_i[12]}]
set_input_delay -min 2.41 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_i[27]}]
set_input_delay -min 2.39 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_adr_i[3]}]
set_input_delay -min 2.38 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_i[5]}]
set_input_delay -min 2.31 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_i[14]}]
set_input_delay -min 2.29 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_adr_i[4]}]
set_input_delay -min 2.2  -clock [get_clocks {clk}] -add_delay [get_ports {wbs_adr_i[7]}]
set_input_delay -min 2.2  -clock [get_clocks {clk}] -add_delay [get_ports {wbs_adr_i[6]}]
set_input_delay -min 2.14 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_adr_i[9]}]
set_input_delay -min 2.11 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_i[11]}]
set_input_delay -min 2.05 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_we_i}]
set_input_delay -min 2.04 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_adr_i[13]}]
set_input_delay -min 2.03 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_i[25]}]
set_input_delay -min 2.02 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_adr_i[8]}]
set_input_delay -min 2.01 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_adr_i[11]}]
set_input_delay -min 2.0  -clock [get_clocks {clk}] -add_delay [get_ports {wbs_adr_i[15]}]
set_input_delay -min 2.0  -clock [get_clocks {clk}] -add_delay [get_ports {wbs_adr_i[10]}]
set_input_delay -min 1.99 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_i[19]}]
set_input_delay -min 1.97 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_adr_i[14]}]
set_input_delay -min 1.95 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_cyc_i}]
set_input_delay -min 1.94 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_adr_i[23]}]
set_input_delay -min 1.88 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_adr_i[30]}]
set_input_delay -min 1.84 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_adr_i[19]}]
set_input_delay -min 1.83 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_adr_i[17]}]
set_input_delay -min 1.82 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_adr_i[25]}]
set_input_delay -min 1.81 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_sel_i[1]}]
set_input_delay -min 1.81 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_i[21]}]
set_input_delay -min 1.8  -clock [get_clocks {clk}] -add_delay [get_ports {wbs_adr_i[18]}]
set_input_delay -min 1.79 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_sel_i[3]}]
set_input_delay -min 1.78 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_i[24]}]
set_input_delay -min 1.77 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_adr_i[22]}]
set_input_delay -min 1.76 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_adr_i[16]}]
set_input_delay -min 1.75 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_adr_i[27]}]
set_input_delay -min 1.73 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_adr_i[26]}]
set_input_delay -min 1.73 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_adr_i[24]}]
set_input_delay -min 1.73 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_adr_i[20]}]
set_input_delay -min 1.7  -clock [get_clocks {clk}] -add_delay [get_ports {wbs_adr_i[28]}]
set_input_delay -min 1.66 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_adr_i[21]}]
set_input_delay -min 1.65 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_adr_i[29]}]
set_input_delay -min 1.64 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_adr_i[31]}]
set_input_delay -min 1.57 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_sel_i[0]}]
set_input_delay -min 1.53 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_sel_i[2]}]
set_input_delay -min 1.15 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[20]}]
set_input_delay -min 1.08 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[31]}]
set_input_delay -min 1.06 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[120]}]
set_input_delay -min 1.03 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[19]}]
set_input_delay -min 1.02 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[124]}]
set_input_delay -min 1.01 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[122]}]
set_input_delay -min 1.01 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[115]}]
set_input_delay -min 1.01 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[110]}]
set_input_delay -min 1.0  -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[108]}]
set_input_delay -min 0.99 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[125]}]
set_input_delay -min 0.99 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[119]}]
set_input_delay -min 0.99 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[116]}]
set_input_delay -min 0.99 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[113]}]
set_input_delay -min 0.98 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[121]}]
set_input_delay -min 0.98 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[111]}]
set_input_delay -min 0.98 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[109]}]
set_input_delay -min 0.98 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[106]}]
set_input_delay -min 0.97 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[16]}]
set_input_delay -min 0.97 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[126]}]
set_input_delay -min 0.97 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[118]}]
set_input_delay -min 0.97 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[117]}]
set_input_delay -min 0.97 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[112]}]
set_input_delay -min 0.97 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[105]}]
set_input_delay -min 0.97 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[104]}]
set_input_delay -min 0.96 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[114]}]
set_input_delay -min 0.95 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[127]}]
set_input_delay -min 0.95 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[123]}]
set_input_delay -min 0.95 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[108]}]
set_input_delay -min 0.94 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[107]}]
set_input_delay -min 0.94 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[103]}]
set_input_delay -min 0.93 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[91]}]
set_input_delay -min 0.93 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[102]}]
set_input_delay -min 0.93 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[101]}]
set_input_delay -min 0.93 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[126]}]
set_input_delay -min 0.93 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[121]}]
set_input_delay -min 0.93 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[105]}]
set_input_delay -min 0.92 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[17]}]
set_input_delay -min 0.92 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[100]}]
set_input_delay -min 0.92 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[20]}]
set_input_delay -min 0.92 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[120]}]
set_input_delay -min 0.92 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[118]}]
set_input_delay -min 0.92 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[117]}]
set_input_delay -min 0.92 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[111]}]
set_input_delay -min 0.92 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[110]}]
set_input_delay -min 0.91 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[82]}]
set_input_delay -min 0.91 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[15]}]
set_input_delay -min 0.91 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[13]}]
set_input_delay -min 0.91 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[119]}]
set_input_delay -min 0.91 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[114]}]
set_input_delay -min 0.9  -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[98]}]
set_input_delay -min 0.9  -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[95]}]
set_input_delay -min 0.9  -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[115]}]
set_input_delay -min 0.9  -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[109]}]
set_input_delay -min 0.9  -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[104]}]
set_input_delay -min 0.89 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[97]}]
set_input_delay -min 0.89 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[99]}]
set_input_delay -min 0.89 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[125]}]
set_input_delay -min 0.89 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[124]}]
set_input_delay -min 0.89 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[116]}]
set_input_delay -min 0.89 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[113]}]
set_input_delay -min 0.89 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[112]}]
set_input_delay -min 0.89 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[101]}]
set_input_delay -min 0.88 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[96]}]
set_input_delay -min 0.88 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[127]}]
set_input_delay -min 0.87 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[5]}]
set_input_delay -min 0.87 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[4]}]
set_input_delay -min 0.87 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[28]}]
set_input_delay -min 0.87 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[97]}]
set_input_delay -min 0.87 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[123]}]
set_input_delay -min 0.87 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[122]}]
set_input_delay -min 0.87 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[107]}]
set_input_delay -min 0.87 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[102]}]
set_input_delay -min 0.86 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[10]}]
set_input_delay -min 0.86 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[106]}]
set_input_delay -min 0.85 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[98]}]
set_input_delay -min 0.85 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[100]}]
set_input_delay -min 0.84 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[24]}]
set_input_delay -min 0.83 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[8]}]
set_input_delay -min 0.83 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[95]}]
set_input_delay -min 0.82 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[7]}]
set_input_delay -min 0.82 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[3]}]
set_input_delay -min 0.81 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[0]}]
set_input_delay -min 0.81 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[16]}]
set_input_delay -min 0.8  -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[2]}]
set_input_delay -min 0.8  -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[12]}]
set_input_delay -min 0.8  -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[103]}]
set_input_delay -min 0.79 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[26]}]
set_input_delay -min 0.78 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[96]}]
set_input_delay -min 0.78 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[1]}]
set_input_delay -min 0.77 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[99]}]
set_input_delay -min 0.77 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[90]}]
set_input_delay -min 0.76 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[6]}]
set_input_delay -min 0.75 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[9]}]
set_input_delay -min 0.75 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[92]}]
set_input_delay -min 0.75 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[88]}]
set_input_delay -min 0.75 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[87]}]
set_input_delay -min 0.75 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[81]}]
set_input_delay -min 0.75 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[29]}]
set_input_delay -min 0.75 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[22]}]
set_input_delay -min 0.74 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[94]}]
set_input_delay -min 0.74 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[21]}]
set_input_delay -min 0.74 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[4]}]
set_input_delay -min 0.74 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[47]}]
set_input_delay -min 0.73 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[84]}]
set_input_delay -min 0.73 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[83]}]
set_input_delay -min 0.73 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[74]}]
set_input_delay -min 0.73 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[69]}]
set_input_delay -min 0.73 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[65]}]
set_input_delay -min 0.73 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[11]}]
set_input_delay -min 0.73 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[17]}]
set_input_delay -min 0.73 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[13]}]
set_input_delay -min 0.72 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[86]}]
set_input_delay -min 0.72 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[85]}]
set_input_delay -min 0.72 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[79]}]
set_input_delay -min 0.72 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[78]}]
set_input_delay -min 0.72 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[73]}]
set_input_delay -min 0.72 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[63]}]
set_input_delay -min 0.72 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[61]}]
set_input_delay -min 0.72 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[48]}]
set_input_delay -min 0.72 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[47]}]
set_input_delay -min 0.72 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[41]}]
set_input_delay -min 0.72 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[25]}]
set_input_delay -min 0.72 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[5]}]
set_input_delay -min 0.72 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[10]}]
set_input_delay -min 0.71 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[89]}]
set_input_delay -min 0.71 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[77]}]
set_input_delay -min 0.71 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[68]}]
set_input_delay -min 0.71 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[67]}]
set_input_delay -min 0.71 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[37]}]
set_input_delay -min 0.71 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[27]}]
set_input_delay -min 0.71 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[28]}]
set_input_delay -min 0.7  -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[76]}]
set_input_delay -min 0.7  -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[75]}]
set_input_delay -min 0.7  -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[72]}]
set_input_delay -min 0.7  -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[66]}]
set_input_delay -min 0.7  -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[59]}]
set_input_delay -min 0.7  -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[46]}]
set_input_delay -min 0.7  -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[45]}]
set_input_delay -min 0.7  -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[39]}]
set_input_delay -min 0.7  -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[35]}]
set_input_delay -min 0.7  -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[30]}]
set_input_delay -min 0.7  -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[18]}]
set_input_delay -min 0.7  -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[14]}]
set_input_delay -min 0.7  -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[91]}]
set_input_delay -min 0.7  -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[40]}]
set_input_delay -min 0.7  -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[3]}]
set_input_delay -min 0.7  -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[24]}]
set_input_delay -min 0.7  -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[12]}]
set_input_delay -min 0.7  -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[0]}]
set_input_delay -min 0.69 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[93]}]
set_input_delay -min 0.69 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[80]}]
set_input_delay -min 0.69 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[64]}]
set_input_delay -min 0.69 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[60]}]
set_input_delay -min 0.69 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[57]}]
set_input_delay -min 0.69 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[53]}]
set_input_delay -min 0.69 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[94]}]
set_input_delay -min 0.69 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[48]}]
set_input_delay -min 0.69 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[37]}]
set_input_delay -min 0.69 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[2]}]
set_input_delay -min 0.69 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[29]}]
set_input_delay -min 0.69 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[1]}]
set_input_delay -min 0.68 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[71]}]
set_input_delay -min 0.68 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[70]}]
set_input_delay -min 0.68 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[62]}]
set_input_delay -min 0.68 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[55]}]
set_input_delay -min 0.68 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[54]}]
set_input_delay -min 0.68 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[38]}]
set_input_delay -min 0.68 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[34]}]
set_input_delay -min 0.68 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[9]}]
set_input_delay -min 0.68 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[22]}]
set_input_delay -min 0.68 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[15]}]
set_input_delay -min 0.67 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[58]}]
set_input_delay -min 0.67 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[44]}]
set_input_delay -min 0.67 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[8]}]
set_input_delay -min 0.67 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[6]}]
set_input_delay -min 0.67 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[35]}]
set_input_delay -min 0.67 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[30]}]
set_input_delay -min 0.67 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[21]}]
set_input_delay -min 0.67 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[19]}]
set_input_delay -min 0.66 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[56]}]
set_input_delay -min 0.66 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[52]}]
set_input_delay -min 0.66 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[51]}]
set_input_delay -min 0.66 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[50]}]
set_input_delay -min 0.66 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[42]}]
set_input_delay -min 0.66 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[40]}]
set_input_delay -min 0.66 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[23]}]
set_input_delay -min 0.66 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[90]}]
set_input_delay -min 0.66 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[87]}]
set_input_delay -min 0.65 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[49]}]
set_input_delay -min 0.65 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[92]}]
set_input_delay -min 0.65 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[88]}]
set_input_delay -min 0.65 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[85]}]
set_input_delay -min 0.65 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[73]}]
set_input_delay -min 0.65 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[67]}]
set_input_delay -min 0.65 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[34]}]
set_input_delay -min 0.65 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[25]}]
set_input_delay -min 0.65 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[11]}]
set_input_delay -min 0.64 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[32]}]
set_input_delay -min 0.64 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[89]}]
set_input_delay -min 0.64 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[84]}]
set_input_delay -min 0.64 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[7]}]
set_input_delay -min 0.64 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[79]}]
set_input_delay -min 0.64 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[77]}]
set_input_delay -min 0.64 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[38]}]
set_input_delay -min 0.64 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[32]}]
set_input_delay -min 0.64 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[31]}]
set_input_delay -min 0.63 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[36]}]
set_input_delay -min 0.63 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[33]}]
set_input_delay -min 0.63 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[86]}]
set_input_delay -min 0.63 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[82]}]
set_input_delay -min 0.63 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[81]}]
set_input_delay -min 0.63 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[80]}]
set_input_delay -min 0.63 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[76]}]
set_input_delay -min 0.63 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[75]}]
set_input_delay -min 0.63 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[72]}]
set_input_delay -min 0.63 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[55]}]
set_input_delay -min 0.63 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[54]}]
set_input_delay -min 0.63 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[53]}]
set_input_delay -min 0.63 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[41]}]
set_input_delay -min 0.63 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[26]}]
set_input_delay -min 0.63 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[18]}]
set_input_delay -min 0.63 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[14]}]
set_input_delay -min 0.62 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[83]}]
set_input_delay -min 0.62 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[78]}]
set_input_delay -min 0.62 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[74]}]
set_input_delay -min 0.62 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[70]}]
set_input_delay -min 0.62 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[65]}]
set_input_delay -min 0.62 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[57]}]
set_input_delay -min 0.62 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[33]}]
set_input_delay -min 0.61 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[43]}]
set_input_delay -min 0.61 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[93]}]
set_input_delay -min 0.61 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[69]}]
set_input_delay -min 0.61 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[68]}]
set_input_delay -min 0.61 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[63]}]
set_input_delay -min 0.61 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[44]}]
set_input_delay -min 0.61 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[27]}]
set_input_delay -min 0.61 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[23]}]
set_input_delay -min 0.6  -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[64]}]
set_input_delay -min 0.6  -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[62]}]
set_input_delay -min 0.6  -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[61]}]
set_input_delay -min 0.6  -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[59]}]
set_input_delay -min 0.59 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[71]}]
set_input_delay -min 0.59 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[66]}]
set_input_delay -min 0.59 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[60]}]
set_input_delay -min 0.59 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[39]}]
set_input_delay -min 0.58 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[58]}]
set_input_delay -min 0.58 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[52]}]
set_input_delay -min 0.58 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[46]}]
set_input_delay -min 0.57 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[56]}]
set_input_delay -min 0.57 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[51]}]
set_input_delay -min 0.57 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[50]}]
set_input_delay -min 0.57 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[49]}]
set_input_delay -min 0.57 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[42]}]
set_input_delay -min 0.57 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[36]}]
set_input_delay -min 0.56 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[45]}]
set_input_delay -min 0.55 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[43]}]
set_input_delay -max 4.92 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_i[29]}]
set_input_delay -max 4.86 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_i[1]}]
set_input_delay -max 4.84 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_i[4]}]
set_input_delay -max 4.76 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_i[0]}]
set_input_delay -max 4.66 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_i[7]}]
set_input_delay -max 4.55 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_cyc_i}]
set_input_delay -max 4.51 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_i[3]}]
set_input_delay -max 4.51 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_i[2]}]
set_input_delay -max 4.47 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_i[6]}]
set_input_delay -max 4.39 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_i[13]}]
set_input_delay -max 4.33 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_i[30]}]
set_input_delay -max 4.28 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_i[12]}]
set_input_delay -max 4.21 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_adr_i[5]}]
set_input_delay -max 4.21 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_adr_i[4]}]
set_input_delay -max 4.19 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_adr_i[3]}]
set_input_delay -max 4.05 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_i[31]}]
set_input_delay -max 4.05 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_adr_i[6]}]
set_input_delay -max 4.04 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_i[8]}]
set_input_delay -max 3.99 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_i[22]}]
set_input_delay -max 3.99 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_adr_i[7]}]
set_input_delay -max 3.98 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_i[16]}]
set_input_delay -max 3.98 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_adr_i[8]}]
set_input_delay -max 3.97 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_i[26]}]
set_input_delay -max 3.95 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_adr_i[2]}]
set_input_delay -max 3.93 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_i[27]}]
set_input_delay -max 3.92 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_i[10]}]
set_input_delay -max 3.92 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_adr_i[12]}]
set_input_delay -max 3.87 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_adr_i[14]}]
set_input_delay -max 3.86 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_adr_i[13]}]
set_input_delay -max 3.85 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_i[28]}]
set_input_delay -max 3.78 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_adr_i[15]}]
set_input_delay -max 3.76 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_adr_i[9]}]
set_input_delay -max 3.73 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_adr_i[30]}]
set_input_delay -max 3.73 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_adr_i[16]}]
set_input_delay -max 3.72 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_i[17]}]
set_input_delay -max 3.71 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_i[18]}]
set_input_delay -max 3.68 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_adr_i[19]}]
set_input_delay -max 3.67 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_adr_i[23]}]
set_input_delay -max 3.66 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_adr_i[10]}]
set_input_delay -max 3.62 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_adr_i[28]}]
set_input_delay -max 3.61 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_i[20]}]
set_input_delay -max 3.61 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_i[15]}]
set_input_delay -max 3.59 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_i[9]}]
set_input_delay -max 3.59 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_adr_i[24]}]
set_input_delay -max 3.58 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_i[23]}]
set_input_delay -max 3.56 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_stb_i}]
set_input_delay -max 3.55 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_adr_i[17]}]
set_input_delay -max 3.53 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_i[5]}]
set_input_delay -max 3.52 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_adr_i[31]}]
set_input_delay -max 3.51 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_adr_i[21]}]
set_input_delay -max 3.5  -clock [get_clocks {clk}] -add_delay [get_ports {wbs_adr_i[18]}]
set_input_delay -max 3.48 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_adr_i[11]}]
set_input_delay -max 3.41 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_we_i}]
set_input_delay -max 3.41 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_adr_i[22]}]
set_input_delay -max 3.39 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_i[25]}]
set_input_delay -max 3.35 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_adr_i[29]}]
set_input_delay -max 3.33 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_adr_i[20]}]
set_input_delay -max 3.32 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_i[24]}]
set_input_delay -max 3.32 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_i[14]}]
set_input_delay -max 3.29 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_adr_i[25]}]
set_input_delay -max 3.25 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_adr_i[27]}]
set_input_delay -max 3.22 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_sel_i[1]}]
set_input_delay -max 3.19 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_adr_i[26]}]
set_input_delay -max 3.07 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_i[11]}]
set_input_delay -max 3.04 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_i[21]}]
set_input_delay -max 2.96 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_sel_i[3]}]
set_input_delay -max 2.92 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_i[19]}]
set_input_delay -max 2.75 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_sel_i[0]}]
set_input_delay -max 2.46 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_sel_i[2]}]
set_input_delay -max 1.36 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[20]}]
set_input_delay -max 1.35 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[19]}]
set_input_delay -max 1.34 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[120]}]
set_input_delay -max 1.29 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[124]}]
set_input_delay -max 1.29 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[119]}]
set_input_delay -max 1.29 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[108]}]
set_input_delay -max 1.28 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[122]}]
set_input_delay -max 1.28 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[110]}]
set_input_delay -max 1.28 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[108]}]
set_input_delay -max 1.28 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[120]}]
set_input_delay -max 1.27 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[115]}]
set_input_delay -max 1.27 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[118]}]
set_input_delay -max 1.27 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[101]}]
set_input_delay -max 1.26 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[116]}]
set_input_delay -max 1.26 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[126]}]
set_input_delay -max 1.26 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[124]}]
set_input_delay -max 1.26 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[119]}]
set_input_delay -max 1.26 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[117]}]
set_input_delay -max 1.26 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[115]}]
set_input_delay -max 1.25 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[121]}]
set_input_delay -max 1.25 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[110]}]
set_input_delay -max 1.25 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[105]}]
set_input_delay -max 1.25 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[104]}]
set_input_delay -max 1.24 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[20]}]
set_input_delay -max 1.24 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[111]}]
set_input_delay -max 1.24 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[31]}]
set_input_delay -max 1.24 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[113]}]
set_input_delay -max 1.23 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[126]}]
set_input_delay -max 1.23 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[125]}]
set_input_delay -max 1.23 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[121]}]
set_input_delay -max 1.23 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[113]}]
set_input_delay -max 1.23 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[109]}]
set_input_delay -max 1.23 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[104]}]
set_input_delay -max 1.23 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[114]}]
set_input_delay -max 1.22 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[127]}]
set_input_delay -max 1.22 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[118]}]
set_input_delay -max 1.22 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[117]}]
set_input_delay -max 1.22 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[114]}]
set_input_delay -max 1.22 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[116]}]
set_input_delay -max 1.22 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[111]}]
set_input_delay -max 1.21 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[97]}]
set_input_delay -max 1.21 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[112]}]
set_input_delay -max 1.21 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[109]}]
set_input_delay -max 1.2  -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[19]}]
set_input_delay -max 1.2  -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[123]}]
set_input_delay -max 1.2  -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[112]}]
set_input_delay -max 1.2  -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[105]}]
set_input_delay -max 1.2  -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[122]}]
set_input_delay -max 1.19 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[106]}]
set_input_delay -max 1.19 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[103]}]
set_input_delay -max 1.19 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[102]}]
set_input_delay -max 1.19 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[101]}]
set_input_delay -max 1.19 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[125]}]
set_input_delay -max 1.18 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[100]}]
set_input_delay -max 1.18 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[127]}]
set_input_delay -max 1.17 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[99]}]
set_input_delay -max 1.17 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[17]}]
set_input_delay -max 1.17 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[107]}]
set_input_delay -max 1.16 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[107]}]
set_input_delay -max 1.16 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[98]}]
set_input_delay -max 1.16 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[96]}]
set_input_delay -max 1.16 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[16]}]
set_input_delay -max 1.16 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[106]}]
set_input_delay -max 1.16 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[100]}]
set_input_delay -max 1.15 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[95]}]
set_input_delay -max 1.15 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[91]}]
set_input_delay -max 1.14 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[15]}]
set_input_delay -max 1.14 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[102]}]
set_input_delay -max 1.13 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[98]}]
set_input_delay -max 1.13 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[97]}]
set_input_delay -max 1.13 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[123]}]
set_input_delay -max 1.12 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[103]}]
set_input_delay -max 1.09 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[95]}]
set_input_delay -max 1.09 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[4]}]
set_input_delay -max 1.09 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[13]}]
set_input_delay -max 1.08 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[8]}]
set_input_delay -max 1.08 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[12]}]
set_input_delay -max 1.07 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[82]}]
set_input_delay -max 1.06 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[31]}]
set_input_delay -max 1.05 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[2]}]
set_input_delay -max 1.05 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[10]}]
set_input_delay -max 1.04 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[16]}]
set_input_delay -max 1.04 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[3]}]
set_input_delay -max 1.03 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[90]}]
set_input_delay -max 1.03 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[40]}]
set_input_delay -max 1.03 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[37]}]
set_input_delay -max 1.03 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[1]}]
set_input_delay -max 1.02 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[99]}]
set_input_delay -max 1.02 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[96]}]
set_input_delay -max 1.02 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[5]}]
set_input_delay -max 1.02 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[0]}]
set_input_delay -max 1.01 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[91]}]
set_input_delay -max 1.01 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[36]}]
set_input_delay -max 1.0  -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[92]}]
set_input_delay -max 1.0  -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[5]}]
set_input_delay -max 1.0  -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[7]}]
set_input_delay -max 1.0  -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[11]}]
set_input_delay -max 0.99 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[13]}]
set_input_delay -max 0.99 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[88]}]
set_input_delay -max 0.99 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[28]}]
set_input_delay -max 0.99 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[24]}]
set_input_delay -max 0.98 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[88]}]
set_input_delay -max 0.98 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[4]}]
set_input_delay -max 0.98 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[17]}]
set_input_delay -max 0.98 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[94]}]
set_input_delay -max 0.98 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[92]}]
set_input_delay -max 0.98 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[90]}]
set_input_delay -max 0.98 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[35]}]
set_input_delay -max 0.98 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[30]}]
set_input_delay -max 0.97 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[32]}]
set_input_delay -max 0.97 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[29]}]
set_input_delay -max 0.96 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[94]}]
set_input_delay -max 0.96 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[87]}]
set_input_delay -max 0.96 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[83]}]
set_input_delay -max 0.96 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[15]}]
set_input_delay -max 0.96 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[6]}]
set_input_delay -max 0.96 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[26]}]
set_input_delay -max 0.95 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[89]}]
set_input_delay -max 0.95 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[2]}]
set_input_delay -max 0.95 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[10]}]
set_input_delay -max 0.95 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[0]}]
set_input_delay -max 0.95 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[34]}]
set_input_delay -max 0.95 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[22]}]
set_input_delay -max 0.94 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[86]}]
set_input_delay -max 0.94 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[78]}]
set_input_delay -max 0.94 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[75]}]
set_input_delay -max 0.94 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[3]}]
set_input_delay -max 0.94 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[9]}]
set_input_delay -max 0.94 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[87]}]
set_input_delay -max 0.94 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[81]}]
set_input_delay -max 0.93 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[85]}]
set_input_delay -max 0.93 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[84]}]
set_input_delay -max 0.93 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[81]}]
set_input_delay -max 0.93 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[1]}]
set_input_delay -max 0.93 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[83]}]
set_input_delay -max 0.93 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[82]}]
set_input_delay -max 0.92 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[80]}]
set_input_delay -max 0.91 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[79]}]
set_input_delay -max 0.91 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[77]}]
set_input_delay -max 0.91 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[74]}]
set_input_delay -max 0.91 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[89]}]
set_input_delay -max 0.91 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[33]}]
set_input_delay -max 0.9  -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[93]}]
set_input_delay -max 0.9  -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[6]}]
set_input_delay -max 0.9  -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[28]}]
set_input_delay -max 0.9  -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[24]}]
set_input_delay -max 0.9  -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[93]}]
set_input_delay -max 0.9  -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[85]}]
set_input_delay -max 0.9  -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[78]}]
set_input_delay -max 0.9  -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[77]}]
set_input_delay -max 0.9  -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[59]}]
set_input_delay -max 0.9  -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[38]}]
set_input_delay -max 0.9  -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[25]}]
set_input_delay -max 0.9  -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[21]}]
set_input_delay -max 0.89 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[8]}]
set_input_delay -max 0.89 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[7]}]
set_input_delay -max 0.89 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[76]}]
set_input_delay -max 0.89 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[73]}]
set_input_delay -max 0.89 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[69]}]
set_input_delay -max 0.89 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[26]}]
set_input_delay -max 0.89 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[12]}]
set_input_delay -max 0.89 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[86]}]
set_input_delay -max 0.89 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[84]}]
set_input_delay -max 0.89 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[69]}]
set_input_delay -max 0.89 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[65]}]
set_input_delay -max 0.89 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[23]}]
set_input_delay -max 0.88 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[71]}]
set_input_delay -max 0.88 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[67]}]
set_input_delay -max 0.88 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[80]}]
set_input_delay -max 0.88 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[74]}]
set_input_delay -max 0.88 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[60]}]
set_input_delay -max 0.88 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[58]}]
set_input_delay -max 0.88 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[54]}]
set_input_delay -max 0.88 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[49]}]
set_input_delay -max 0.87 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[72]}]
set_input_delay -max 0.87 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[68]}]
set_input_delay -max 0.87 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[68]}]
set_input_delay -max 0.87 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[63]}]
set_input_delay -max 0.86 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[63]}]
set_input_delay -max 0.86 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[61]}]
set_input_delay -max 0.86 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[76]}]
set_input_delay -max 0.86 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[73]}]
set_input_delay -max 0.86 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[70]}]
set_input_delay -max 0.86 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[67]}]
set_input_delay -max 0.86 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[55]}]
set_input_delay -max 0.86 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[41]}]
set_input_delay -max 0.86 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[18]}]
set_input_delay -max 0.85 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[70]}]
set_input_delay -max 0.85 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[62]}]
set_input_delay -max 0.85 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[60]}]
set_input_delay -max 0.85 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[21]}]
set_input_delay -max 0.85 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[79]}]
set_input_delay -max 0.85 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[57]}]
set_input_delay -max 0.85 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[56]}]
set_input_delay -max 0.85 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[53]}]
set_input_delay -max 0.85 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[52]}]
set_input_delay -max 0.84 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[65]}]
set_input_delay -max 0.84 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[57]}]
set_input_delay -max 0.84 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[53]}]
set_input_delay -max 0.84 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[22]}]
set_input_delay -max 0.84 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[14]}]
set_input_delay -max 0.84 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[11]}]
set_input_delay -max 0.84 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[75]}]
set_input_delay -max 0.84 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[64]}]
set_input_delay -max 0.84 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[61]}]
set_input_delay -max 0.83 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[54]}]
set_input_delay -max 0.83 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[72]}]
set_input_delay -max 0.83 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[71]}]
set_input_delay -max 0.83 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[66]}]
set_input_delay -max 0.83 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[62]}]
set_input_delay -max 0.83 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[14]}]
set_input_delay -max 0.82 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[66]}]
set_input_delay -max 0.82 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[64]}]
set_input_delay -max 0.82 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[59]}]
set_input_delay -max 0.82 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[58]}]
set_input_delay -max 0.82 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[55]}]
set_input_delay -max 0.82 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[29]}]
set_input_delay -max 0.82 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[25]}]
set_input_delay -max 0.82 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[18]}]
set_input_delay -max 0.81 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[9]}]
set_input_delay -max 0.81 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[50]}]
set_input_delay -max 0.81 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[39]}]
set_input_delay -max 0.8  -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[56]}]
set_input_delay -max 0.8  -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[30]}]
set_input_delay -max 0.8  -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[27]}]
set_input_delay -max 0.8  -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[23]}]
set_input_delay -max 0.8  -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[51]}]
set_input_delay -max 0.8  -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[44]}]
set_input_delay -max 0.79 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[27]}]
set_input_delay -max 0.78 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[52]}]
set_input_delay -max 0.78 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[51]}]
set_input_delay -max 0.78 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[37]}]
set_input_delay -max 0.78 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[34]}]
set_input_delay -max 0.77 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[39]}]
set_input_delay -max 0.77 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[38]}]
set_input_delay -max 0.75 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[42]}]
set_input_delay -max 0.75 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[40]}]
set_input_delay -max 0.74 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[46]}]
set_input_delay -max 0.74 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[32]}]
set_input_delay -max 0.74 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[45]}]
set_input_delay -max 0.74 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[42]}]
set_input_delay -max 0.73 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[47]}]
set_input_delay -max 0.73 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[44]}]
set_input_delay -max 0.73 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[36]}]
set_input_delay -max 0.73 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[35]}]
set_input_delay -max 0.72 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[48]}]
set_input_delay -max 0.72 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[41]}]
set_input_delay -max 0.72 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[33]}]
set_input_delay -max 0.71 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[50]}]
set_input_delay -max 0.71 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[45]}]
set_input_delay -max 0.7  -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[49]}]
set_input_delay -max 0.69 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[46]}]
set_input_delay -max 0.68 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[47]}]
set_input_delay -max 0.67 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[48]}]
set_input_delay -max 0.66 -clock [get_clocks {clk}] -add_delay [get_ports {la_oenb[43]}]
set_input_delay -max 0.65 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_in[43]}]

# Input Transition
set_input_transition -min 0.43  [get_ports {wbs_dat_i[1]}]
set_input_transition -min 0.4   [get_ports {wbs_dat_i[0]}]
set_input_transition -min 0.32  [get_ports {io_in[5]}]
set_input_transition -min 0.3   [get_ports {io_in[2]}]
set_input_transition -min 0.29  [get_ports {io_in[1]}]
set_input_transition -min 0.29  [get_ports {io_in[0]}]
set_input_transition -min 0.28  [get_ports {io_in[6]}]
set_input_transition -min 0.28  [get_ports {io_in[10]}]
set_input_transition -min 0.26  [get_ports {la_data_in[40]}]
set_input_transition -min 0.26  [get_ports {io_in[4]}]
set_input_transition -min 0.23  [get_ports {io_in[12]}]
set_input_transition -min 0.22  [get_ports {la_oenb[99]}]
set_input_transition -min 0.22  [get_ports {la_oenb[90]}]
set_input_transition -min 0.22  [get_ports {la_oenb[19]}]
set_input_transition -min 0.22  [get_ports {la_data_in[92]}]
set_input_transition -min 0.22  [get_ports {la_data_in[90]}]
set_input_transition -min 0.22  [get_ports {la_data_in[88]}]
set_input_transition -min 0.22  [get_ports {la_data_in[37]}]
set_input_transition -min 0.21  [get_ports {wbs_adr_i[31]}]
set_input_transition -min 0.21  [get_ports {la_oenb[92]}]
set_input_transition -min 0.21  [get_ports {la_data_in[91]}]
set_input_transition -min 0.21  [get_ports {la_data_in[83]}]
set_input_transition -min 0.21  [get_ports {io_in[11]}]
set_input_transition -min 0.2   [get_ports {la_oenb[89]}]
set_input_transition -min 0.2   [get_ports {la_oenb[88]}]
set_input_transition -min 0.2   [get_ports {la_oenb[83]}]
set_input_transition -min 0.2   [get_ports {la_data_in[87]}]
set_input_transition -min 0.2   [get_ports {la_data_in[84]}]
set_input_transition -min 0.2   [get_ports {la_data_in[82]}]
set_input_transition -min 0.2   [get_ports {la_data_in[47]}]
set_input_transition -min 0.2   [get_ports {la_data_in[35]}]
set_input_transition -min 0.2   [get_ports {la_data_in[34]}]
set_input_transition -min 0.2   [get_ports {la_data_in[1]}]
set_input_transition -min 0.19  [get_ports {wbs_dat_i[29]}]
set_input_transition -min 0.19  [get_ports {wbs_adr_i[29]}]
set_input_transition -min 0.19  [get_ports {wbs_adr_i[28]}]
set_input_transition -min 0.19  [get_ports {wbs_adr_i[21]}]
set_input_transition -min 0.19  [get_ports {la_oenb[96]}]
set_input_transition -min 0.19  [get_ports {la_oenb[94]}]
set_input_transition -min 0.19  [get_ports {la_oenb[86]}]
set_input_transition -min 0.19  [get_ports {la_oenb[80]}]
set_input_transition -min 0.19  [get_ports {la_oenb[78]}]
set_input_transition -min 0.19  [get_ports {la_oenb[75]}]
set_input_transition -min 0.19  [get_ports {la_data_in[94]}]
set_input_transition -min 0.19  [get_ports {la_data_in[93]}]
set_input_transition -min 0.19  [get_ports {la_data_in[89]}]
set_input_transition -min 0.19  [get_ports {la_data_in[86]}]
set_input_transition -min 0.19  [get_ports {la_data_in[80]}]
set_input_transition -min 0.19  [get_ports {la_data_in[0]}]
set_input_transition -min 0.19  [get_ports {io_in[13]}]
set_input_transition -min 0.18  [get_ports {wbs_dat_i[2]}]
set_input_transition -min 0.18  [get_ports {wbs_adr_i[30]}]
set_input_transition -min 0.18  [get_ports {la_oenb[48]}]
set_input_transition -min 0.18  [get_ports {la_oenb[45]}]
set_input_transition -min 0.18  [get_ports {la_data_in[8]}]
set_input_transition -min 0.18  [get_ports {la_data_in[85]}]
set_input_transition -min 0.18  [get_ports {la_data_in[81]}]
set_input_transition -min 0.18  [get_ports {la_data_in[78]}]
set_input_transition -min 0.18  [get_ports {la_data_in[77]}]
set_input_transition -min 0.18  [get_ports {la_data_in[12]}]
set_input_transition -min 0.17  [get_ports {wbs_dat_i[6]}]
set_input_transition -min 0.17  [get_ports {wbs_dat_i[3]}]
set_input_transition -min 0.17  [get_ports {wbs_adr_i[27]}]
set_input_transition -min 0.17  [get_ports {wbs_adr_i[25]}]
set_input_transition -min 0.17  [get_ports {wbs_adr_i[24]}]
set_input_transition -min 0.17  [get_ports {la_oenb[93]}]
set_input_transition -min 0.17  [get_ports {la_oenb[87]}]
set_input_transition -min 0.17  [get_ports {la_oenb[84]}]
set_input_transition -min 0.17  [get_ports {la_oenb[71]}]
set_input_transition -min 0.17  [get_ports {la_oenb[41]}]
set_input_transition -min 0.17  [get_ports {la_data_in[70]}]
set_input_transition -min 0.17  [get_ports {la_data_in[4]}]
set_input_transition -min 0.17  [get_ports {la_data_in[3]}]
set_input_transition -min 0.17  [get_ports {la_data_in[38]}]
set_input_transition -min 0.17  [get_ports {la_data_in[32]}]
set_input_transition -min 0.17  [get_ports {la_data_in[30]}]
set_input_transition -min 0.17  [get_ports {la_data_in[2]}]
set_input_transition -min 0.17  [get_ports {io_in[7]}]
set_input_transition -min 0.17  [get_ports {io_in[14]}]
set_input_transition -min 0.16  [get_ports {wbs_adr_i[26]}]
set_input_transition -min 0.16  [get_ports {la_oenb[85]}]
set_input_transition -min 0.16  [get_ports {la_oenb[81]}]
set_input_transition -min 0.16  [get_ports {la_oenb[79]}]
set_input_transition -min 0.16  [get_ports {la_oenb[77]}]
set_input_transition -min 0.16  [get_ports {la_oenb[76]}]
set_input_transition -min 0.16  [get_ports {la_oenb[74]}]
set_input_transition -min 0.16  [get_ports {la_oenb[69]}]
set_input_transition -min 0.16  [get_ports {la_oenb[68]}]
set_input_transition -min 0.16  [get_ports {la_oenb[46]}]
set_input_transition -min 0.16  [get_ports {la_data_in[79]}]
set_input_transition -min 0.16  [get_ports {la_data_in[76]}]
set_input_transition -min 0.16  [get_ports {la_data_in[75]}]
set_input_transition -min 0.16  [get_ports {la_data_in[73]}]
set_input_transition -min 0.16  [get_ports {la_data_in[72]}]
set_input_transition -min 0.16  [get_ports {la_data_in[71]}]
set_input_transition -min 0.16  [get_ports {la_data_in[6]}]
set_input_transition -min 0.16  [get_ports {la_data_in[69]}]
set_input_transition -min 0.16  [get_ports {la_data_in[68]}]
set_input_transition -min 0.16  [get_ports {la_data_in[48]}]
set_input_transition -min 0.16  [get_ports {la_data_in[33]}]
set_input_transition -min 0.16  [get_ports {io_in[15]}]
set_input_transition -min 0.15  [get_ports {wbs_adr_i[7]}]
set_input_transition -min 0.15  [get_ports {wbs_adr_i[6]}]
set_input_transition -min 0.15  [get_ports {la_oenb[60]}]
set_input_transition -min 0.15  [get_ports {la_oenb[5]}]
set_input_transition -min 0.15  [get_ports {la_oenb[47]}]
set_input_transition -min 0.15  [get_ports {la_oenb[2]}]
set_input_transition -min 0.15  [get_ports {la_oenb[0]}]
set_input_transition -min 0.15  [get_ports {la_data_in[74]}]
set_input_transition -min 0.15  [get_ports {la_data_in[67]}]
set_input_transition -min 0.15  [get_ports {la_data_in[65]}]
set_input_transition -min 0.15  [get_ports {la_data_in[41]}]
set_input_transition -min 0.15  [get_ports {la_data_in[29]}]
set_input_transition -min 0.15  [get_ports {la_data_in[17]}]
set_input_transition -min 0.15  [get_ports {la_data_in[10]}]
set_input_transition -min 0.15  [get_ports {io_in[3]}]
set_input_transition -min 0.15  [get_ports {io_in[8]}]
set_input_transition -min 0.14  [get_ports {wbs_dat_i[16]}]
set_input_transition -min 0.14  [get_ports {la_oenb[73]}]
set_input_transition -min 0.14  [get_ports {la_oenb[72]}]
set_input_transition -min 0.14  [get_ports {la_oenb[70]}]
set_input_transition -min 0.14  [get_ports {la_oenb[67]}]
set_input_transition -min 0.14  [get_ports {la_oenb[62]}]
set_input_transition -min 0.14  [get_ports {la_oenb[61]}]
set_input_transition -min 0.14  [get_ports {la_oenb[4]}]
set_input_transition -min 0.14  [get_ports {la_oenb[1]}]
set_input_transition -min 0.14  [get_ports {la_data_in[9]}]
set_input_transition -min 0.14  [get_ports {la_data_in[7]}]
set_input_transition -min 0.14  [get_ports {la_data_in[64]}]
set_input_transition -min 0.14  [get_ports {la_data_in[54]}]
set_input_transition -min 0.14  [get_ports {la_data_in[22]}]
set_input_transition -min 0.14  [get_ports {la_data_in[16]}]
set_input_transition -min 0.14  [get_ports {la_data_in[15]}]
set_input_transition -min 0.14  [get_ports {la_data_in[13]}]
set_input_transition -min 0.14  [get_ports {la_data_in[11]}]
set_input_transition -min 0.13  [get_ports {wbs_dat_i[7]}]
set_input_transition -min 0.13  [get_ports {wbs_adr_i[8]}]
set_input_transition -min 0.13  [get_ports {la_oenb[6]}]
set_input_transition -min 0.13  [get_ports {la_oenb[3]}]
set_input_transition -min 0.13  [get_ports {la_data_in[66]}]
set_input_transition -min 0.13  [get_ports {la_data_in[63]}]
set_input_transition -min 0.13  [get_ports {la_data_in[62]}]
set_input_transition -min 0.13  [get_ports {la_data_in[5]}]
set_input_transition -min 0.13  [get_ports {la_data_in[59]}]
set_input_transition -min 0.13  [get_ports {la_data_in[58]}]
set_input_transition -min 0.13  [get_ports {la_data_in[57]}]
set_input_transition -min 0.13  [get_ports {la_data_in[55]}]
set_input_transition -min 0.13  [get_ports {la_data_in[53]}]
set_input_transition -min 0.13  [get_ports {la_data_in[25]}]
set_input_transition -min 0.13  [get_ports {la_data_in[23]}]
set_input_transition -min 0.13  [get_ports {la_data_in[19]}]
set_input_transition -min 0.13  [get_ports {la_data_in[18]}]
set_input_transition -min 0.13  [get_ports {la_data_in[14]}]
set_input_transition -min 0.13  [get_ports {io_in[9]}]
set_input_transition -min 0.12  [get_ports {la_oenb[9]}]
set_input_transition -min 0.12  [get_ports {la_oenb[8]}]
set_input_transition -min 0.12  [get_ports {la_oenb[66]}]
set_input_transition -min 0.12  [get_ports {la_oenb[65]}]
set_input_transition -min 0.12  [get_ports {la_oenb[64]}]
set_input_transition -min 0.12  [get_ports {la_oenb[63]}]
set_input_transition -min 0.12  [get_ports {la_oenb[59]}]
set_input_transition -min 0.12  [get_ports {la_oenb[58]}]
set_input_transition -min 0.12  [get_ports {la_oenb[57]}]
set_input_transition -min 0.12  [get_ports {la_oenb[56]}]
set_input_transition -min 0.12  [get_ports {la_oenb[53]}]
set_input_transition -min 0.12  [get_ports {la_oenb[13]}]
set_input_transition -min 0.12  [get_ports {la_data_in[61]}]
set_input_transition -min 0.12  [get_ports {la_data_in[60]}]
set_input_transition -min 0.12  [get_ports {la_data_in[56]}]
set_input_transition -min 0.12  [get_ports {la_data_in[21]}]
set_input_transition -min 0.11  [get_ports {wbs_dat_i[11]}]
set_input_transition -min 0.11  [get_ports {wbs_adr_i[10]}]
set_input_transition -min 0.11  [get_ports {la_oenb[55]}]
set_input_transition -min 0.11  [get_ports {la_oenb[54]}]
set_input_transition -min 0.11  [get_ports {la_oenb[52]}]
set_input_transition -min 0.11  [get_ports {la_oenb[35]}]
set_input_transition -min 0.11  [get_ports {la_oenb[23]}]
set_input_transition -min 0.11  [get_ports {la_oenb[17]}]
set_input_transition -min 0.11  [get_ports {la_oenb[16]}]
set_input_transition -min 0.11  [get_ports {la_oenb[14]}]
set_input_transition -min 0.11  [get_ports {la_oenb[12]}]
set_input_transition -min 0.11  [get_ports {la_oenb[124]}]
set_input_transition -min 0.11  [get_ports {la_oenb[120]}]
set_input_transition -min 0.11  [get_ports {la_oenb[10]}]
set_input_transition -min 0.11  [get_ports {la_data_in[52]}]
set_input_transition -min 0.11  [get_ports {la_data_in[44]}]
set_input_transition -min 0.11  [get_ports {la_data_in[24]}]
set_input_transition -min 0.11  [get_ports {la_data_in[20]}]
set_input_transition -min 0.11  [get_ports {la_data_in[124]}]
set_input_transition -min 0.1   [get_ports {wbs_sel_i[2]}]
set_input_transition -min 0.1   [get_ports {wbs_sel_i[1]}]
set_input_transition -min 0.1   [get_ports {wbs_dat_i[8]}]
set_input_transition -min 0.1   [get_ports {wbs_dat_i[30]}]
set_input_transition -min 0.1   [get_ports {wbs_dat_i[28]}]
set_input_transition -min 0.1   [get_ports {wbs_dat_i[27]}]
set_input_transition -min 0.1   [get_ports {wbs_dat_i[26]}]
set_input_transition -min 0.1   [get_ports {wbs_dat_i[25]}]
set_input_transition -min 0.1   [get_ports {wbs_dat_i[22]}]
set_input_transition -min 0.1   [get_ports {wbs_dat_i[19]}]
set_input_transition -min 0.1   [get_ports {wbs_dat_i[17]}]
set_input_transition -min 0.1   [get_ports {wbs_dat_i[14]}]
set_input_transition -min 0.1   [get_ports {wbs_adr_i[9]}]
set_input_transition -min 0.1   [get_ports {wbs_adr_i[23]}]
set_input_transition -min 0.1   [get_ports {wbs_adr_i[22]}]
set_input_transition -min 0.1   [get_ports {wbs_adr_i[16]}]
set_input_transition -min 0.1   [get_ports {wbs_adr_i[12]}]
set_input_transition -min 0.1   [get_ports {la_oenb[95]}]
set_input_transition -min 0.1   [get_ports {la_oenb[91]}]
set_input_transition -min 0.1   [get_ports {la_oenb[7]}]
set_input_transition -min 0.1   [get_ports {la_oenb[51]}]
set_input_transition -min 0.1   [get_ports {la_oenb[50]}]
set_input_transition -min 0.1   [get_ports {la_oenb[26]}]
set_input_transition -min 0.1   [get_ports {la_oenb[20]}]
set_input_transition -min 0.1   [get_ports {la_oenb[122]}]
set_input_transition -min 0.1   [get_ports {la_oenb[11]}]
set_input_transition -min 0.1   [get_ports {la_oenb[118]}]
set_input_transition -min 0.1   [get_ports {la_oenb[116]}]
set_input_transition -min 0.1   [get_ports {la_oenb[115]}]
set_input_transition -min 0.1   [get_ports {la_oenb[114]}]
set_input_transition -min 0.1   [get_ports {la_oenb[109]}]
set_input_transition -min 0.1   [get_ports {la_oenb[108]}]
set_input_transition -min 0.1   [get_ports {la_oenb[105]}]
set_input_transition -min 0.1   [get_ports {la_oenb[104]}]
set_input_transition -min 0.1   [get_ports {la_oenb[102]}]
set_input_transition -min 0.1   [get_ports {la_oenb[100]}]
set_input_transition -min 0.1   [get_ports {la_data_in[95]}]
set_input_transition -min 0.1   [get_ports {la_data_in[51]}]
set_input_transition -min 0.1   [get_ports {la_data_in[49]}]
set_input_transition -min 0.1   [get_ports {la_data_in[120]}]
set_input_transition -min 0.1   [get_ports {la_data_in[117]}]
set_input_transition -min 0.1   [get_ports {la_data_in[116]}]
set_input_transition -min 0.1   [get_ports {la_data_in[115]}]
set_input_transition -min 0.1   [get_ports {la_data_in[113]}]
set_input_transition -min 0.1   [get_ports {la_data_in[110]}]
set_input_transition -min 0.1   [get_ports {la_data_in[108]}]
set_input_transition -min 0.1   [get_ports {la_data_in[101]}]
set_input_transition -min 0.1   [get_ports {la_data_in[100]}]
set_input_transition -min 0.09  [get_ports {wbs_sel_i[0]}]
set_input_transition -min 0.09  [get_ports {wbs_dat_i[31]}]
set_input_transition -min 0.09  [get_ports {wbs_dat_i[24]}]
set_input_transition -min 0.09  [get_ports {wbs_dat_i[23]}]
set_input_transition -min 0.09  [get_ports {wbs_dat_i[21]}]
set_input_transition -min 0.09  [get_ports {wbs_dat_i[20]}]
set_input_transition -min 0.09  [get_ports {wbs_dat_i[13]}]
set_input_transition -min 0.09  [get_ports {wbs_dat_i[10]}]
set_input_transition -min 0.09  [get_ports {wbs_adr_i[5]}]
set_input_transition -min 0.09  [get_ports {wbs_adr_i[3]}]
set_input_transition -min 0.09  [get_ports {wbs_adr_i[20]}]
set_input_transition -min 0.09  [get_ports {wbs_adr_i[14]}]
set_input_transition -min 0.09  [get_ports {wbs_adr_i[13]}]
set_input_transition -min 0.09  [get_ports {la_oenb[97]}]
set_input_transition -min 0.09  [get_ports {la_oenb[25]}]
set_input_transition -min 0.09  [get_ports {la_oenb[24]}]
set_input_transition -min 0.09  [get_ports {la_oenb[22]}]
set_input_transition -min 0.09  [get_ports {la_oenb[21]}]
set_input_transition -min 0.09  [get_ports {la_oenb[18]}]
set_input_transition -min 0.09  [get_ports {la_oenb[15]}]
set_input_transition -min 0.09  [get_ports {la_oenb[127]}]
set_input_transition -min 0.09  [get_ports {la_oenb[119]}]
set_input_transition -min 0.09  [get_ports {la_oenb[117]}]
set_input_transition -min 0.09  [get_ports {la_oenb[113]}]
set_input_transition -min 0.09  [get_ports {la_oenb[111]}]
set_input_transition -min 0.09  [get_ports {la_oenb[110]}]
set_input_transition -min 0.09  [get_ports {la_oenb[107]}]
set_input_transition -min 0.09  [get_ports {la_oenb[103]}]
set_input_transition -min 0.09  [get_ports {la_oenb[101]}]
set_input_transition -min 0.09  [get_ports {la_data_in[98]}]
set_input_transition -min 0.09  [get_ports {la_data_in[97]}]
set_input_transition -min 0.09  [get_ports {la_data_in[96]}]
set_input_transition -min 0.09  [get_ports {la_data_in[50]}]
set_input_transition -min 0.09  [get_ports {la_data_in[121]}]
set_input_transition -min 0.09  [get_ports {la_data_in[119]}]
set_input_transition -min 0.09  [get_ports {la_data_in[118]}]
set_input_transition -min 0.09  [get_ports {la_data_in[112]}]
set_input_transition -min 0.09  [get_ports {la_data_in[109]}]
set_input_transition -min 0.09  [get_ports {la_data_in[107]}]
set_input_transition -min 0.09  [get_ports {la_data_in[106]}]
set_input_transition -min 0.09  [get_ports {la_data_in[105]}]
set_input_transition -min 0.09  [get_ports {la_data_in[104]}]
set_input_transition -min 0.09  [get_ports {la_data_in[103]}]
set_input_transition -min 0.09  [get_ports {la_data_in[102]}]
set_input_transition -min 0.08  [get_ports {wbs_we_i}]
set_input_transition -min 0.08  [get_ports {wbs_stb_i}]
set_input_transition -min 0.08  [get_ports {wbs_sel_i[3]}]
set_input_transition -min 0.08  [get_ports {wbs_dat_i[9]}]
set_input_transition -min 0.08  [get_ports {wbs_dat_i[4]}]
set_input_transition -min 0.08  [get_ports {wbs_dat_i[18]}]
set_input_transition -min 0.08  [get_ports {wbs_dat_i[15]}]
set_input_transition -min 0.08  [get_ports {wbs_dat_i[12]}]
set_input_transition -min 0.08  [get_ports {wbs_adr_i[4]}]
set_input_transition -min 0.08  [get_ports {wbs_adr_i[18]}]
set_input_transition -min 0.08  [get_ports {wbs_adr_i[17]}]
set_input_transition -min 0.08  [get_ports {wbs_adr_i[15]}]
set_input_transition -min 0.08  [get_ports {la_oenb[98]}]
set_input_transition -min 0.08  [get_ports {la_oenb[82]}]
set_input_transition -min 0.08  [get_ports {la_oenb[49]}]
set_input_transition -min 0.08  [get_ports {la_oenb[44]}]
set_input_transition -min 0.08  [get_ports {la_oenb[42]}]
set_input_transition -min 0.08  [get_ports {la_oenb[39]}]
set_input_transition -min 0.08  [get_ports {la_oenb[30]}]
set_input_transition -min 0.08  [get_ports {la_oenb[27]}]
set_input_transition -min 0.08  [get_ports {la_oenb[126]}]
set_input_transition -min 0.08  [get_ports {la_oenb[125]}]
set_input_transition -min 0.08  [get_ports {la_oenb[123]}]
set_input_transition -min 0.08  [get_ports {la_oenb[121]}]
set_input_transition -min 0.08  [get_ports {la_oenb[112]}]
set_input_transition -min 0.08  [get_ports {la_oenb[106]}]
set_input_transition -min 0.08  [get_ports {la_data_in[99]}]
set_input_transition -min 0.08  [get_ports {la_data_in[46]}]
set_input_transition -min 0.08  [get_ports {la_data_in[45]}]
set_input_transition -min 0.08  [get_ports {la_data_in[43]}]
set_input_transition -min 0.08  [get_ports {la_data_in[39]}]
set_input_transition -min 0.08  [get_ports {la_data_in[27]}]
set_input_transition -min 0.08  [get_ports {la_data_in[26]}]
set_input_transition -min 0.08  [get_ports {la_data_in[127]}]
set_input_transition -min 0.08  [get_ports {la_data_in[123]}]
set_input_transition -min 0.08  [get_ports {la_data_in[122]}]
set_input_transition -min 0.08  [get_ports {la_data_in[114]}]
set_input_transition -min 0.08  [get_ports {la_data_in[111]}]
set_input_transition -min 0.07  [get_ports {wbs_dat_i[5]}]
set_input_transition -min 0.07  [get_ports {wbs_cyc_i}]
set_input_transition -min 0.07  [get_ports {wbs_adr_i[2]}]
set_input_transition -min 0.07  [get_ports {wbs_adr_i[19]}]
set_input_transition -min 0.07  [get_ports {wbs_adr_i[11]}]
set_input_transition -min 0.07  [get_ports {la_oenb[43]}]
set_input_transition -min 0.07  [get_ports {la_oenb[40]}]
set_input_transition -min 0.07  [get_ports {la_oenb[38]}]
set_input_transition -min 0.07  [get_ports {la_oenb[34]}]
set_input_transition -min 0.07  [get_ports {la_oenb[31]}]
set_input_transition -min 0.07  [get_ports {la_oenb[29]}]
set_input_transition -min 0.07  [get_ports {la_oenb[28]}]
set_input_transition -min 0.07  [get_ports {la_data_in[42]}]
set_input_transition -min 0.07  [get_ports {la_data_in[36]}]
set_input_transition -min 0.07  [get_ports {la_data_in[31]}]
set_input_transition -min 0.07  [get_ports {la_data_in[28]}]
set_input_transition -min 0.07  [get_ports {la_data_in[126]}]
set_input_transition -min 0.07  [get_ports {la_data_in[125]}]
set_input_transition -min 0.06  [get_ports {la_oenb[37]}]
set_input_transition -min 0.06  [get_ports {la_oenb[36]}]
set_input_transition -min 0.06  [get_ports {la_oenb[33]}]
set_input_transition -min 0.06  [get_ports {la_oenb[32]}]
set_input_transition -max 0.59  [get_ports {la_data_in[40]}]
set_input_transition -max 0.56  [get_ports {la_oenb[99]}]
set_input_transition -max 0.55  [get_ports {la_oenb[90]}]
set_input_transition -max 0.53  [get_ports {la_oenb[92]}]
set_input_transition -max 0.52  [get_ports {la_data_in[37]}]
set_input_transition -max 0.51  [get_ports {la_oenb[83]}]
set_input_transition -max 0.51  [get_ports {la_data_in[90]}]
set_input_transition -max 0.5   [get_ports {la_data_in[92]}]
set_input_transition -max 0.5   [get_ports {la_data_in[88]}]
set_input_transition -max 0.49  [get_ports {la_oenb[96]}]
set_input_transition -max 0.49  [get_ports {la_oenb[88]}]
set_input_transition -max 0.49  [get_ports {la_data_in[91]}]
set_input_transition -max 0.48  [get_ports {la_oenb[89]}]
set_input_transition -max 0.47  [get_ports {wbs_adr_i[31]}]
set_input_transition -max 0.47  [get_ports {la_oenb[86]}]
set_input_transition -max 0.47  [get_ports {la_data_in[83]}]
set_input_transition -max 0.46  [get_ports {la_oenb[94]}]
set_input_transition -max 0.46  [get_ports {la_oenb[80]}]
set_input_transition -max 0.46  [get_ports {la_oenb[75]}]
set_input_transition -max 0.45  [get_ports {la_oenb[78]}]
set_input_transition -max 0.45  [get_ports {la_data_in[94]}]
set_input_transition -max 0.45  [get_ports {la_data_in[35]}]
set_input_transition -max 0.45  [get_ports {la_data_in[34]}]
set_input_transition -max 0.45  [get_ports {la_data_in[1]}]
set_input_transition -max 0.44  [get_ports {la_data_in[84]}]
set_input_transition -max 0.44  [get_ports {la_data_in[82]}]
set_input_transition -max 0.43  [get_ports {wbs_dat_i[29]}]
set_input_transition -max 0.43  [get_ports {wbs_adr_i[29]}]
set_input_transition -max 0.43  [get_ports {la_oenb[87]}]
set_input_transition -max 0.43  [get_ports {la_data_in[93]}]
set_input_transition -max 0.43  [get_ports {la_data_in[89]}]
set_input_transition -max 0.43  [get_ports {la_data_in[87]}]
set_input_transition -max 0.42  [get_ports {wbs_adr_i[21]}]
set_input_transition -max 0.42  [get_ports {la_oenb[84]}]
set_input_transition -max 0.42  [get_ports {la_data_in[86]}]
set_input_transition -max 0.42  [get_ports {la_data_in[80]}]
set_input_transition -max 0.42  [get_ports {la_data_in[12]}]
set_input_transition -max 0.42  [get_ports {la_data_in[0]}]
set_input_transition -max 0.41  [get_ports {wbs_adr_i[28]}]
set_input_transition -max 0.41  [get_ports {la_oenb[93]}]
set_input_transition -max 0.41  [get_ports {la_oenb[71]}]
set_input_transition -max 0.4   [get_ports {la_oenb[85]}]
set_input_transition -max 0.4   [get_ports {la_oenb[81]}]
set_input_transition -max 0.4   [get_ports {la_oenb[79]}]
set_input_transition -max 0.4   [get_ports {la_data_in[8]}]
set_input_transition -max 0.4   [get_ports {la_data_in[85]}]
set_input_transition -max 0.4   [get_ports {la_data_in[78]}]
set_input_transition -max 0.4   [get_ports {la_data_in[77]}]
set_input_transition -max 0.39  [get_ports {wbs_adr_i[30]}]
set_input_transition -max 0.39  [get_ports {la_oenb[77]}]
set_input_transition -max 0.39  [get_ports {la_oenb[76]}]
set_input_transition -max 0.39  [get_ports {la_oenb[74]}]
set_input_transition -max 0.39  [get_ports {la_data_in[81]}]
set_input_transition -max 0.39  [get_ports {la_data_in[38]}]
set_input_transition -max 0.38  [get_ports {wbs_dat_i[3]}]
set_input_transition -max 0.38  [get_ports {wbs_adr_i[27]}]
set_input_transition -max 0.38  [get_ports {la_oenb[69]}]
set_input_transition -max 0.38  [get_ports {la_oenb[68]}]
set_input_transition -max 0.38  [get_ports {la_data_in[4]}]
set_input_transition -max 0.38  [get_ports {la_data_in[3]}]
set_input_transition -max 0.38  [get_ports {la_data_in[2]}]
set_input_transition -max 0.37  [get_ports {la_oenb[2]}]
set_input_transition -max 0.37  [get_ports {la_data_in[70]}]
set_input_transition -max 0.37  [get_ports {la_data_in[32]}]
set_input_transition -max 0.37  [get_ports {la_data_in[30]}]
set_input_transition -max 0.36  [get_ports {wbs_adr_i[26]}]
set_input_transition -max 0.36  [get_ports {wbs_adr_i[25]}]
set_input_transition -max 0.36  [get_ports {wbs_adr_i[24]}]
set_input_transition -max 0.36  [get_ports {la_oenb[5]}]
set_input_transition -max 0.36  [get_ports {la_data_in[76]}]
set_input_transition -max 0.36  [get_ports {la_data_in[73]}]
set_input_transition -max 0.35  [get_ports {la_oenb[0]}]
set_input_transition -max 0.35  [get_ports {la_data_in[72]}]
set_input_transition -max 0.35  [get_ports {la_data_in[6]}]
set_input_transition -max 0.35  [get_ports {la_data_in[68]}]
set_input_transition -max 0.35  [get_ports {la_data_in[33]}]
set_input_transition -max 0.34  [get_ports {wbs_adr_i[6]}]
set_input_transition -max 0.34  [get_ports {la_oenb[73]}]
set_input_transition -max 0.34  [get_ports {la_oenb[61]}]
set_input_transition -max 0.34  [get_ports {la_oenb[60]}]
set_input_transition -max 0.34  [get_ports {la_data_in[79]}]
set_input_transition -max 0.34  [get_ports {la_data_in[75]}]
set_input_transition -max 0.34  [get_ports {la_data_in[71]}]
set_input_transition -max 0.34  [get_ports {la_data_in[67]}]
set_input_transition -max 0.33  [get_ports {wbs_adr_i[7]}]
set_input_transition -max 0.33  [get_ports {la_oenb[72]}]
set_input_transition -max 0.33  [get_ports {la_oenb[62]}]
set_input_transition -max 0.33  [get_ports {la_oenb[4]}]
set_input_transition -max 0.33  [get_ports {la_oenb[1]}]
set_input_transition -max 0.33  [get_ports {la_data_in[69]}]
set_input_transition -max 0.33  [get_ports {la_data_in[17]}]
set_input_transition -max 0.32  [get_ports {la_oenb[70]}]
set_input_transition -max 0.32  [get_ports {la_oenb[67]}]
set_input_transition -max 0.32  [get_ports {la_data_in[65]}]
set_input_transition -max 0.32  [get_ports {la_data_in[41]}]
set_input_transition -max 0.32  [get_ports {la_data_in[29]}]
set_input_transition -max 0.32  [get_ports {la_data_in[22]}]
set_input_transition -max 0.32  [get_ports {io_in[5]}]
set_input_transition -max 0.31  [get_ports {la_oenb[3]}]
set_input_transition -max 0.31  [get_ports {la_data_in[9]}]
set_input_transition -max 0.31  [get_ports {la_data_in[74]}]
set_input_transition -max 0.31  [get_ports {la_data_in[11]}]
set_input_transition -max 0.31  [get_ports {la_data_in[10]}]
set_input_transition -max 0.3   [get_ports {wbs_adr_i[8]}]
set_input_transition -max 0.3   [get_ports {la_oenb[6]}]
set_input_transition -max 0.3   [get_ports {la_data_in[7]}]
set_input_transition -max 0.3   [get_ports {la_data_in[64]}]
set_input_transition -max 0.3   [get_ports {la_data_in[54]}]
set_input_transition -max 0.3   [get_ports {la_data_in[16]}]
set_input_transition -max 0.3   [get_ports {la_data_in[15]}]
set_input_transition -max 0.3   [get_ports {la_data_in[13]}]
set_input_transition -max 0.3   [get_ports {io_in[2]}]
set_input_transition -max 0.29  [get_ports {la_data_in[63]}]
set_input_transition -max 0.29  [get_ports {la_data_in[5]}]
set_input_transition -max 0.29  [get_ports {la_data_in[53]}]
set_input_transition -max 0.29  [get_ports {la_data_in[14]}]
set_input_transition -max 0.29  [get_ports {io_in[1]}]
set_input_transition -max 0.29  [get_ports {io_in[0]}]
set_input_transition -max 0.28  [get_ports {la_oenb[66]}]
set_input_transition -max 0.28  [get_ports {la_oenb[65]}]
set_input_transition -max 0.28  [get_ports {la_oenb[63]}]
set_input_transition -max 0.28  [get_ports {la_oenb[58]}]
set_input_transition -max 0.28  [get_ports {la_oenb[56]}]
set_input_transition -max 0.28  [get_ports {la_data_in[59]}]
set_input_transition -max 0.28  [get_ports {la_data_in[55]}]
set_input_transition -max 0.28  [get_ports {la_data_in[25]}]
set_input_transition -max 0.28  [get_ports {la_data_in[23]}]
set_input_transition -max 0.28  [get_ports {la_data_in[19]}]
set_input_transition -max 0.28  [get_ports {io_in[6]}]
set_input_transition -max 0.28  [get_ports {io_in[10]}]
set_input_transition -max 0.27  [get_ports {la_oenb[64]}]
set_input_transition -max 0.27  [get_ports {la_oenb[59]}]
set_input_transition -max 0.27  [get_ports {la_oenb[57]}]
set_input_transition -max 0.27  [get_ports {la_oenb[53]}]
set_input_transition -max 0.27  [get_ports {la_oenb[13]}]
set_input_transition -max 0.27  [get_ports {la_data_in[66]}]
set_input_transition -max 0.27  [get_ports {la_data_in[62]}]
set_input_transition -max 0.27  [get_ports {la_data_in[58]}]
set_input_transition -max 0.27  [get_ports {la_data_in[57]}]
set_input_transition -max 0.27  [get_ports {la_data_in[18]}]
set_input_transition -max 0.26  [get_ports {la_oenb[55]}]
set_input_transition -max 0.26  [get_ports {la_oenb[10]}]
set_input_transition -max 0.26  [get_ports {la_data_in[60]}]
set_input_transition -max 0.25  [get_ports {la_oenb[16]}]
set_input_transition -max 0.25  [get_ports {la_oenb[14]}]
set_input_transition -max 0.25  [get_ports {la_data_in[61]}]
set_input_transition -max 0.25  [get_ports {la_data_in[21]}]
set_input_transition -max 0.24  [get_ports {la_oenb[54]}]
set_input_transition -max 0.24  [get_ports {la_oenb[17]}]
set_input_transition -max 0.24  [get_ports {la_oenb[12]}]
set_input_transition -max 0.24  [get_ports {la_data_in[56]}]
set_input_transition -max 0.24  [get_ports {la_data_in[20]}]
set_input_transition -max 0.23  [get_ports {la_oenb[52]}]
set_input_transition -max 0.23  [get_ports {la_oenb[23]}]
set_input_transition -max 0.22  [get_ports {la_oenb[51]}]
set_input_transition -max 0.22  [get_ports {la_oenb[104]}]
set_input_transition -max 0.22  [get_ports {la_oenb[102]}]
set_input_transition -max 0.22  [get_ports {la_data_in[52]}]
set_input_transition -max 0.22  [get_ports {la_data_in[44]}]
set_input_transition -max 0.22  [get_ports {la_data_in[24]}]
set_input_transition -max 0.21  [get_ports {wbs_dat_i[30]}]
set_input_transition -max 0.21  [get_ports {wbs_adr_i[12]}]
set_input_transition -max 0.21  [get_ports {la_oenb[7]}]
set_input_transition -max 0.21  [get_ports {la_oenb[11]}]
set_input_transition -max 0.21  [get_ports {la_oenb[114]}]
set_input_transition -max 0.21  [get_ports {la_data_in[101]}]
set_input_transition -max 0.21  [get_ports {io_in[11]}]
set_input_transition -max 0.2   [get_ports {wbs_dat_i[25]}]
set_input_transition -max 0.2   [get_ports {wbs_dat_i[1]}]
set_input_transition -max 0.2   [get_ports {wbs_dat_i[17]}]
set_input_transition -max 0.2   [get_ports {wbs_adr_i[5]}]
set_input_transition -max 0.2   [get_ports {wbs_adr_i[22]}]
set_input_transition -max 0.2   [get_ports {la_oenb[95]}]
set_input_transition -max 0.2   [get_ports {la_oenb[21]}]
set_input_transition -max 0.2   [get_ports {la_oenb[18]}]
set_input_transition -max 0.2   [get_ports {la_oenb[109]}]
set_input_transition -max 0.2   [get_ports {la_oenb[105]}]
set_input_transition -max 0.2   [get_ports {la_oenb[100]}]
set_input_transition -max 0.2   [get_ports {la_data_in[95]}]
set_input_transition -max 0.2   [get_ports {la_data_in[51]}]
set_input_transition -max 0.2   [get_ports {la_data_in[49]}]
set_input_transition -max 0.2   [get_ports {la_data_in[110]}]
set_input_transition -max 0.2   [get_ports {la_data_in[100]}]
set_input_transition -max 0.19  [get_ports {wbs_dat_i[28]}]
set_input_transition -max 0.19  [get_ports {wbs_dat_i[19]}]
set_input_transition -max 0.19  [get_ports {wbs_adr_i[23]}]
set_input_transition -max 0.19  [get_ports {wbs_adr_i[16]}]
set_input_transition -max 0.19  [get_ports {la_oenb[97]}]
set_input_transition -max 0.19  [get_ports {la_oenb[91]}]
set_input_transition -max 0.19  [get_ports {la_oenb[24]}]
set_input_transition -max 0.19  [get_ports {la_oenb[15]}]
set_input_transition -max 0.19  [get_ports {la_oenb[127]}]
set_input_transition -max 0.19  [get_ports {la_oenb[117]}]
set_input_transition -max 0.19  [get_ports {la_data_in[98]}]
set_input_transition -max 0.19  [get_ports {la_data_in[121]}]
set_input_transition -max 0.19  [get_ports {la_data_in[119]}]
set_input_transition -max 0.19  [get_ports {la_data_in[104]}]
set_input_transition -max 0.18  [get_ports {wbs_dat_i[31]}]
set_input_transition -max 0.18  [get_ports {wbs_dat_i[2]}]
set_input_transition -max 0.18  [get_ports {wbs_dat_i[24]}]
set_input_transition -max 0.18  [get_ports {wbs_dat_i[13]}]
set_input_transition -max 0.18  [get_ports {wbs_dat_i[0]}]
set_input_transition -max 0.18  [get_ports {wbs_adr_i[3]}]
set_input_transition -max 0.18  [get_ports {wbs_adr_i[20]}]
set_input_transition -max 0.18  [get_ports {wbs_adr_i[14]}]
set_input_transition -max 0.18  [get_ports {wbs_adr_i[13]}]
set_input_transition -max 0.18  [get_ports {la_oenb[22]}]
set_input_transition -max 0.18  [get_ports {la_oenb[113]}]
set_input_transition -max 0.18  [get_ports {la_oenb[107]}]
set_input_transition -max 0.18  [get_ports {la_oenb[103]}]
set_input_transition -max 0.18  [get_ports {la_oenb[101]}]
set_input_transition -max 0.18  [get_ports {la_data_in[96]}]
set_input_transition -max 0.18  [get_ports {la_data_in[50]}]
set_input_transition -max 0.18  [get_ports {la_data_in[107]}]
set_input_transition -max 0.18  [get_ports {la_data_in[106]}]
set_input_transition -max 0.18  [get_ports {la_data_in[103]}]
set_input_transition -max 0.17  [get_ports {wbs_we_i}]
set_input_transition -max 0.17  [get_ports {wbs_dat_i[6]}]
set_input_transition -max 0.17  [get_ports {wbs_dat_i[23]}]
set_input_transition -max 0.17  [get_ports {wbs_adr_i[10]}]
set_input_transition -max 0.17  [get_ports {la_oenb[30]}]
set_input_transition -max 0.17  [get_ports {la_oenb[25]}]
set_input_transition -max 0.17  [get_ports {la_oenb[126]}]
set_input_transition -max 0.17  [get_ports {la_data_in[97]}]
set_input_transition -max 0.17  [get_ports {la_data_in[124]}]
set_input_transition -max 0.17  [get_ports {la_data_in[123]}]
set_input_transition -max 0.17  [get_ports {la_data_in[114]}]
set_input_transition -max 0.17  [get_ports {la_data_in[109]}]
set_input_transition -max 0.17  [get_ports {la_data_in[102]}]
set_input_transition -max 0.16  [get_ports {wbs_sel_i[3]}]
set_input_transition -max 0.16  [get_ports {wbs_dat_i[11]}]
set_input_transition -max 0.16  [get_ports {la_oenb[98]}]
set_input_transition -max 0.16  [get_ports {la_oenb[27]}]
set_input_transition -max 0.16  [get_ports {la_oenb[125]}]
set_input_transition -max 0.16  [get_ports {la_oenb[124]}]
set_input_transition -max 0.16  [get_ports {la_oenb[123]}]
set_input_transition -max 0.16  [get_ports {la_oenb[122]}]
set_input_transition -max 0.16  [get_ports {la_oenb[120]}]
set_input_transition -max 0.16  [get_ports {la_oenb[112]}]
set_input_transition -max 0.16  [get_ports {la_data_in[122]}]
set_input_transition -max 0.15  [get_ports {wbs_sel_i[1]}]
set_input_transition -max 0.15  [get_ports {wbs_dat_i[8]}]
set_input_transition -max 0.15  [get_ports {wbs_dat_i[5]}]
set_input_transition -max 0.15  [get_ports {wbs_dat_i[15]}]
set_input_transition -max 0.15  [get_ports {wbs_cyc_i}]
set_input_transition -max 0.15  [get_ports {wbs_adr_i[9]}]
set_input_transition -max 0.15  [get_ports {wbs_adr_i[18]}]
set_input_transition -max 0.15  [get_ports {wbs_adr_i[17]}]
set_input_transition -max 0.15  [get_ports {la_oenb[82]}]
set_input_transition -max 0.15  [get_ports {la_oenb[42]}]
set_input_transition -max 0.15  [get_ports {la_oenb[39]}]
set_input_transition -max 0.15  [get_ports {la_oenb[121]}]
set_input_transition -max 0.15  [get_ports {la_oenb[118]}]
set_input_transition -max 0.15  [get_ports {la_oenb[116]}]
set_input_transition -max 0.15  [get_ports {la_oenb[115]}]
set_input_transition -max 0.15  [get_ports {la_oenb[108]}]
set_input_transition -max 0.15  [get_ports {la_oenb[106]}]
set_input_transition -max 0.15  [get_ports {la_data_in[99]}]
set_input_transition -max 0.15  [get_ports {la_data_in[45]}]
set_input_transition -max 0.15  [get_ports {la_data_in[39]}]
set_input_transition -max 0.15  [get_ports {la_data_in[27]}]
set_input_transition -max 0.15  [get_ports {la_data_in[26]}]
set_input_transition -max 0.15  [get_ports {la_data_in[127]}]
set_input_transition -max 0.15  [get_ports {la_data_in[120]}]
set_input_transition -max 0.15  [get_ports {la_data_in[115]}]
set_input_transition -max 0.15  [get_ports {la_data_in[111]}]
set_input_transition -max 0.15  [get_ports {la_data_in[108]}]
set_input_transition -max 0.14  [get_ports {wbs_sel_i[2]}]
set_input_transition -max 0.14  [get_ports {wbs_sel_i[0]}]
set_input_transition -max 0.14  [get_ports {wbs_adr_i[2]}]
set_input_transition -max 0.14  [get_ports {wbs_adr_i[15]}]
set_input_transition -max 0.14  [get_ports {wbs_adr_i[11]}]
set_input_transition -max 0.14  [get_ports {la_oenb[38]}]
set_input_transition -max 0.14  [get_ports {la_oenb[34]}]
set_input_transition -max 0.14  [get_ports {la_oenb[31]}]
set_input_transition -max 0.14  [get_ports {la_oenb[29]}]
set_input_transition -max 0.14  [get_ports {la_oenb[28]}]
set_input_transition -max 0.14  [get_ports {la_oenb[119]}]
set_input_transition -max 0.14  [get_ports {la_oenb[110]}]
set_input_transition -max 0.14  [get_ports {la_data_in[42]}]
set_input_transition -max 0.14  [get_ports {la_data_in[36]}]
set_input_transition -max 0.14  [get_ports {la_data_in[28]}]
set_input_transition -max 0.14  [get_ports {la_data_in[125]}]
set_input_transition -max 0.14  [get_ports {la_data_in[118]}]
set_input_transition -max 0.14  [get_ports {la_data_in[117]}]
set_input_transition -max 0.14  [get_ports {la_data_in[116]}]
set_input_transition -max 0.14  [get_ports {la_data_in[113]}]
set_input_transition -max 0.13  [get_ports {wbs_dat_i[7]}]
set_input_transition -max 0.13  [get_ports {wbs_dat_i[21]}]
set_input_transition -max 0.13  [get_ports {wbs_dat_i[10]}]
set_input_transition -max 0.13  [get_ports {wbs_adr_i[19]}]
set_input_transition -max 0.13  [get_ports {la_oenb[40]}]
set_input_transition -max 0.13  [get_ports {la_oenb[111]}]
set_input_transition -max 0.13  [get_ports {la_data_in[31]}]
set_input_transition -max 0.13  [get_ports {la_data_in[126]}]
set_input_transition -max 0.13  [get_ports {la_data_in[112]}]
set_input_transition -max 0.13  [get_ports {la_data_in[105]}]
set_input_transition -max 0.12  [get_ports {wbs_dat_i[12]}]
set_input_transition -max 0.12  [get_ports {la_oenb[9]}]
set_input_transition -max 0.12  [get_ports {la_oenb[8]}]
set_input_transition -max 0.12  [get_ports {la_oenb[37]}]
set_input_transition -max 0.12  [get_ports {la_oenb[33]}]
set_input_transition -max 0.12  [get_ports {la_oenb[32]}]
set_input_transition -max 0.12  [get_ports {io_in[4]}]
set_input_transition -max 0.11  [get_ports {la_oenb[36]}]
set_input_transition -max 0.11  [get_ports {io_in[12]}]
set_input_transition -max 0.1   [get_ports {wbs_dat_i[27]}]
set_input_transition -max 0.1   [get_ports {wbs_dat_i[26]}]
set_input_transition -max 0.1   [get_ports {wbs_dat_i[22]}]
set_input_transition -max 0.1   [get_ports {wbs_dat_i[14]}]
set_input_transition -max 0.1   [get_ports {la_oenb[50]}]
set_input_transition -max 0.1   [get_ports {la_oenb[20]}]
set_input_transition -max 0.1   [get_ports {la_oenb[19]}]
set_input_transition -max 0.1   [get_ports {la_data_in[47]}]
set_input_transition -max 0.1   [get_ports {io_in[7]}]
set_input_transition -max 0.1   [get_ports {io_in[3]}]
set_input_transition -max 0.1   [get_ports {io_in[13]}]
set_input_transition -max 0.09  [get_ports {wbs_dat_i[20]}]
set_input_transition -max 0.09  [get_ports {wbs_dat_i[16]}]
set_input_transition -max 0.09  [get_ports {la_oenb[48]}]
set_input_transition -max 0.09  [get_ports {la_oenb[45]}]
set_input_transition -max 0.09  [get_ports {la_data_in[48]}]
set_input_transition -max 0.09  [get_ports {io_in[15]}]
set_input_transition -max 0.09  [get_ports {io_in[14]}]
set_input_transition -max 0.08  [get_ports {wbs_stb_i}]
set_input_transition -max 0.08  [get_ports {wbs_dat_i[9]}]
set_input_transition -max 0.08  [get_ports {wbs_dat_i[4]}]
set_input_transition -max 0.08  [get_ports {wbs_dat_i[18]}]
set_input_transition -max 0.08  [get_ports {wbs_adr_i[4]}]
set_input_transition -max 0.08  [get_ports {la_oenb[49]}]
set_input_transition -max 0.08  [get_ports {la_oenb[47]}]
set_input_transition -max 0.08  [get_ports {la_oenb[46]}]
set_input_transition -max 0.08  [get_ports {la_oenb[44]}]
set_input_transition -max 0.08  [get_ports {la_oenb[41]}]
set_input_transition -max 0.08  [get_ports {la_data_in[46]}]
set_input_transition -max 0.08  [get_ports {la_data_in[43]}]
set_input_transition -max 0.08  [get_ports {io_in[8]}]
set_input_transition -max 0.07  [get_ports {la_oenb[43]}]
set_input_transition -max 0.07  [get_ports {io_in[9]}]
set_input_transition -max 0.06  [get_ports {la_oenb[35]}]
set_input_transition -max 0.06  [get_ports {la_oenb[26]}]

## Output ports constraints
# Output delays
set_output_delay -min 2.22 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_o[15]}]
set_output_delay -min 2.21 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_o[10]}]
set_output_delay -min 2.19 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_o[12]}]
set_output_delay -min 2.17 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_o[14]}]
set_output_delay -min 2.15 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_o[23]}]
set_output_delay -min 2.15 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_o[20]}]
set_output_delay -min 2.11 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_o[6]}]
set_output_delay -min 2.11 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_o[18]}]
set_output_delay -min 2.08 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_o[9]}]
set_output_delay -min 2.07 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_o[29]}]
set_output_delay -min 2.07 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_o[19]}]
set_output_delay -min 2.06 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_o[7]}]
set_output_delay -min 2.06 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_o[27]}]
set_output_delay -min 2.05 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_o[8]}]
set_output_delay -min 2.05 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_o[26]}]
set_output_delay -min 2.05 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_o[25]}]
set_output_delay -min 2.03 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_o[2]}]
set_output_delay -min 2.03 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_o[28]}]
set_output_delay -min 2.03 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_o[22]}]
set_output_delay -min 2.02 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_o[4]}]
set_output_delay -min 2.0  -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_o[1]}]
set_output_delay -min 1.99 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_o[0]}]
set_output_delay -min 1.98 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_o[30]}]
set_output_delay -min 1.96 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_o[31]}]
set_output_delay -min 1.94 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_o[5]}]
set_output_delay -min 1.91 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_o[11]}]
set_output_delay -min 1.88 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_o[3]}]
set_output_delay -min 1.87 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_o[16]}]
set_output_delay -min 1.81 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_o[21]}]
set_output_delay -min 1.76 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_o[24]}]
set_output_delay -min 1.76 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_o[17]}]
set_output_delay -min 1.75 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_o[13]}]
set_output_delay -min 1.7  -clock [get_clocks {clk}] -add_delay [get_ports {wbs_ack_o}]
set_output_delay -min 0.63 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[113]}]
set_output_delay -min 0.62 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[118]}]
set_output_delay -min 0.62 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[116]}]
set_output_delay -min 0.61 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[124]}]
set_output_delay -min 0.61 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[117]}]
set_output_delay -min 0.59 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[126]}]
set_output_delay -min 0.58 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[127]}]
set_output_delay -min 0.58 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[122]}]
set_output_delay -min 0.57 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[39]}]
set_output_delay -min 0.57 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[125]}]
set_output_delay -min 0.57 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[114]}]
set_output_delay -min 0.57 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[112]}]
set_output_delay -min 0.57 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[111]}]
set_output_delay -min 0.57 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[108]}]
set_output_delay -min 0.56 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[41]}]
set_output_delay -min 0.55 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[115]}]
set_output_delay -min 0.55 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[110]}]
set_output_delay -min 0.54 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[103]}]
set_output_delay -min 0.53 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[97]}]
set_output_delay -min 0.53 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[45]}]
set_output_delay -min 0.53 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[24]}]
set_output_delay -min 0.53 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[123]}]
set_output_delay -min 0.53 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[106]}]
set_output_delay -min 0.53 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[104]}]
set_output_delay -min 0.52 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[26]}]
set_output_delay -min 0.52 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[121]}]
set_output_delay -min 0.52 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[105]}]
set_output_delay -min 0.52 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[100]}]
set_output_delay -min 0.51 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[120]}]
set_output_delay -min 0.51 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[119]}]
set_output_delay -min 0.51 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[109]}]
set_output_delay -min 0.51 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[102]}]
set_output_delay -min 0.5  -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[99]}]
set_output_delay -min 0.5  -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[101]}]
set_output_delay -min 0.49 -clock [get_clocks {clk}] -add_delay [get_ports {irq[0]}]
set_output_delay -min 0.49 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[107]}]
set_output_delay -min 0.48 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[98]}]
set_output_delay -min 0.47 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[86]}]
set_output_delay -min 0.46 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[93]}]
set_output_delay -min 0.45 -clock [get_clocks {clk}] -add_delay [get_ports {irq[1]}]
set_output_delay -min 0.45 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[96]}]
set_output_delay -min 0.45 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[89]}]
set_output_delay -min 0.45 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[40]}]
set_output_delay -min 0.44 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[28]}]
set_output_delay -min 0.43 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[87]}]
set_output_delay -min 0.43 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[77]}]
set_output_delay -min 0.43 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[43]}]
set_output_delay -min 0.42 -clock [get_clocks {clk}] -add_delay [get_ports {irq[2]}]
set_output_delay -min 0.42 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[94]}]
set_output_delay -min 0.42 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[72]}]
set_output_delay -min 0.42 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[23]}]
set_output_delay -min 0.42 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[21]}]
set_output_delay -min 0.42 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[13]}]
set_output_delay -min 0.41 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[32]}]
set_output_delay -min 0.4  -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[85]}]
set_output_delay -min 0.4  -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[84]}]
set_output_delay -min 0.4  -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[83]}]
set_output_delay -min 0.4  -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[1]}]
set_output_delay -min 0.39 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[91]}]
set_output_delay -min 0.39 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[80]}]
set_output_delay -min 0.39 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[79]}]
set_output_delay -min 0.39 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[76]}]
set_output_delay -min 0.39 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[75]}]
set_output_delay -min 0.39 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[11]}]
set_output_delay -min 0.38 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[95]}]
set_output_delay -min 0.38 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[88]}]
set_output_delay -min 0.38 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[81]}]
set_output_delay -min 0.38 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[3]}]
set_output_delay -min 0.38 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[2]}]
set_output_delay -min 0.38 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[10]}]
set_output_delay -min 0.37 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[92]}]
set_output_delay -min 0.37 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[69]}]
set_output_delay -min 0.37 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[68]}]
set_output_delay -min 0.37 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[67]}]
set_output_delay -min 0.37 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[0]}]
set_output_delay -min 0.36 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[65]}]
set_output_delay -min 0.36 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[20]}]
set_output_delay -min 0.35 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[9]}]
set_output_delay -min 0.35 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[90]}]
set_output_delay -min 0.35 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[8]}]
set_output_delay -min 0.35 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[71]}]
set_output_delay -min 0.35 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[66]}]
set_output_delay -min 0.35 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[5]}]
set_output_delay -min 0.35 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[12]}]
set_output_delay -min 0.34 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[7]}]
set_output_delay -min 0.34 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[73]}]
set_output_delay -min 0.34 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[6]}]
set_output_delay -min 0.34 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[64]}]
set_output_delay -min 0.34 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[19]}]
set_output_delay -min 0.33 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[82]}]
set_output_delay -min 0.33 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[60]}]
set_output_delay -min 0.33 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[57]}]
set_output_delay -min 0.33 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[15]}]
set_output_delay -min 0.32 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[74]}]
set_output_delay -min 0.32 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[54]}]
set_output_delay -min 0.32 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[4]}]
set_output_delay -min 0.32 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[22]}]
set_output_delay -min 0.32 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[14]}]
set_output_delay -min 0.31 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[62]}]
set_output_delay -min 0.31 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[18]}]
set_output_delay -min 0.3  -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[70]}]
set_output_delay -min 0.3  -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[63]}]
set_output_delay -min 0.3  -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[44]}]
set_output_delay -min 0.3  -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[17]}]
set_output_delay -min 0.29 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[61]}]
set_output_delay -min 0.29 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[59]}]
set_output_delay -min 0.29 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[33]}]
set_output_delay -min 0.29 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[30]}]
set_output_delay -min 0.29 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[25]}]
set_output_delay -min 0.28 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[78]}]
set_output_delay -min 0.28 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[55]}]
set_output_delay -min 0.27 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[53]}]
set_output_delay -min 0.27 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[37]}]
set_output_delay -min 0.27 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[29]}]
set_output_delay -min 0.26 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[58]}]
set_output_delay -min 0.26 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[47]}]
set_output_delay -min 0.26 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[35]}]
set_output_delay -min 0.26 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[34]}]
set_output_delay -min 0.26 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[31]}]
set_output_delay -min 0.24 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[36]}]
set_output_delay -min 0.24 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[27]}]
set_output_delay -min 0.23 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[42]}]
set_output_delay -min 0.23 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[38]}]
set_output_delay -min 0.23 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[16]}]
set_output_delay -min 0.22 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[52]}]
set_output_delay -min 0.21 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[56]}]
set_output_delay -min 0.21 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[51]}]
set_output_delay -min 0.21 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[49]}]
set_output_delay -min 0.2  -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[50]}]
set_output_delay -min 0.19 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[46]}]
set_output_delay -min 0.17 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[48]}]
set_output_delay -max 8.21 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_ack_o}]
set_output_delay -max 3.0  -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_o[19]}]
set_output_delay -max 2.97 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_o[5]}]
set_output_delay -max 2.97 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_o[29]}]
set_output_delay -max 2.94 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_o[18]}]
set_output_delay -max 2.94 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_o[0]}]
set_output_delay -max 2.91 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_o[6]}]
set_output_delay -max 2.9  -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_o[2]}]
set_output_delay -max 2.88 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_o[20]}]
set_output_delay -max 2.87 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_o[23]}]
set_output_delay -max 2.82 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_o[4]}]
set_output_delay -max 2.81 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_o[7]}]
set_output_delay -max 2.8  -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_o[28]}]
set_output_delay -max 2.8  -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_o[1]}]
set_output_delay -max 2.73 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_o[13]}]
set_output_delay -max 2.72 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_o[22]}]
set_output_delay -max 2.68 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_o[30]}]
set_output_delay -max 2.65 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_o[17]}]
set_output_delay -max 2.58 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_o[3]}]
set_output_delay -max 2.56 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_o[16]}]
set_output_delay -max 2.48 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_o[25]}]
set_output_delay -max 2.46 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_o[26]}]
set_output_delay -max 2.46 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_o[21]}]
set_output_delay -max 2.45 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_o[15]}]
set_output_delay -max 2.44 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_o[8]}]
set_output_delay -max 2.41 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_o[27]}]
set_output_delay -max 2.4  -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_o[24]}]
set_output_delay -max 2.34 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_o[14]}]
set_output_delay -max 2.29 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_o[31]}]
set_output_delay -max 2.21 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_o[10]}]
set_output_delay -max 2.17 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_o[12]}]
set_output_delay -max 2.12 -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_o[11]}]
set_output_delay -max 2.1  -clock [get_clocks {clk}] -add_delay [get_ports {wbs_dat_o[9]}]
set_output_delay -max 0.66 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[113]}]
set_output_delay -max 0.64 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[116]}]
set_output_delay -max 0.63 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[39]}]
set_output_delay -max 0.62 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[41]}]
set_output_delay -max 0.61 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[124]}]
set_output_delay -max 0.6  -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[122]}]
set_output_delay -max 0.59 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[24]}]
set_output_delay -max 0.58 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[45]}]
set_output_delay -max 0.58 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[112]}]
set_output_delay -max 0.57 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[26]}]
set_output_delay -max 0.57 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[127]}]
set_output_delay -max 0.57 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[118]}]
set_output_delay -max 0.57 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[114]}]
set_output_delay -max 0.55 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[117]}]
set_output_delay -max 0.55 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[110]}]
set_output_delay -max 0.55 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[108]}]
set_output_delay -max 0.55 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[103]}]
set_output_delay -max 0.54 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[123]}]
set_output_delay -max 0.54 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[106]}]
set_output_delay -max 0.53 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[126]}]
set_output_delay -max 0.53 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[111]}]
set_output_delay -max 0.53 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[100]}]
set_output_delay -max 0.52 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[120]}]
set_output_delay -max 0.51 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[97]}]
set_output_delay -max 0.51 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[102]}]
set_output_delay -max 0.5  -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[125]}]
set_output_delay -max 0.5  -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[104]}]
set_output_delay -max 0.49 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[115]}]
set_output_delay -max 0.48 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[43]}]
set_output_delay -max 0.48 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[13]}]
set_output_delay -max 0.48 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[121]}]
set_output_delay -max 0.48 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[119]}]
set_output_delay -max 0.48 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[105]}]
set_output_delay -max 0.47 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[99]}]
set_output_delay -max 0.47 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[28]}]
set_output_delay -max 0.46 -clock [get_clocks {clk}] -add_delay [get_ports {irq[0]}]
set_output_delay -max 0.46 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[98]}]
set_output_delay -max 0.46 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[86]}]
set_output_delay -max 0.46 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[77]}]
set_output_delay -max 0.46 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[109]}]
set_output_delay -max 0.46 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[101]}]
set_output_delay -max 0.45 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[23]}]
set_output_delay -max 0.45 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[21]}]
set_output_delay -max 0.44 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[93]}]
set_output_delay -max 0.44 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[107]}]
set_output_delay -max 0.43 -clock [get_clocks {clk}] -add_delay [get_ports {irq[1]}]
set_output_delay -max 0.43 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[89]}]
set_output_delay -max 0.43 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[11]}]
set_output_delay -max 0.42 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[96]}]
set_output_delay -max 0.42 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[94]}]
set_output_delay -max 0.42 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[83]}]
set_output_delay -max 0.41 -clock [get_clocks {clk}] -add_delay [get_ports {irq[2]}]
set_output_delay -max 0.41 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[84]}]
set_output_delay -max 0.41 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[81]}]
set_output_delay -max 0.41 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[80]}]
set_output_delay -max 0.41 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[75]}]
set_output_delay -max 0.41 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[72]}]
set_output_delay -max 0.41 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[32]}]
set_output_delay -max 0.41 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[10]}]
set_output_delay -max 0.4  -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[87]}]
set_output_delay -max 0.4  -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[40]}]
set_output_delay -max 0.39 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[91]}]
set_output_delay -max 0.39 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[71]}]
set_output_delay -max 0.39 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[68]}]
set_output_delay -max 0.39 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[20]}]
set_output_delay -max 0.38 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[95]}]
set_output_delay -max 0.38 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[92]}]
set_output_delay -max 0.38 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[88]}]
set_output_delay -max 0.38 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[79]}]
set_output_delay -max 0.38 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[1]}]
set_output_delay -max 0.37 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[85]}]
set_output_delay -max 0.37 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[76]}]
set_output_delay -max 0.37 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[3]}]
set_output_delay -max 0.37 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[19]}]
set_output_delay -max 0.36 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[90]}]
set_output_delay -max 0.36 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[7]}]
set_output_delay -max 0.36 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[6]}]
set_output_delay -max 0.36 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[67]}]
set_output_delay -max 0.36 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[60]}]
set_output_delay -max 0.36 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[57]}]
set_output_delay -max 0.36 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[2]}]
set_output_delay -max 0.36 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[14]}]
set_output_delay -max 0.36 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[12]}]
set_output_delay -max 0.36 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[0]}]
set_output_delay -max 0.35 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[9]}]
set_output_delay -max 0.35 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[8]}]
set_output_delay -max 0.35 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[69]}]
set_output_delay -max 0.35 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[65]}]
set_output_delay -max 0.35 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[54]}]
set_output_delay -max 0.34 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[82]}]
set_output_delay -max 0.34 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[74]}]
set_output_delay -max 0.34 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[73]}]
set_output_delay -max 0.34 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[66]}]
set_output_delay -max 0.34 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[5]}]
set_output_delay -max 0.34 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[33]}]
set_output_delay -max 0.34 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[18]}]
set_output_delay -max 0.34 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[15]}]
set_output_delay -max 0.33 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[64]}]
set_output_delay -max 0.33 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[62]}]
set_output_delay -max 0.33 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[44]}]
set_output_delay -max 0.32 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[63]}]
set_output_delay -max 0.32 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[22]}]
set_output_delay -max 0.32 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[17]}]
set_output_delay -max 0.31 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[70]}]
set_output_delay -max 0.31 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[61]}]
set_output_delay -max 0.31 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[4]}]
set_output_delay -max 0.31 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[47]}]
set_output_delay -max 0.31 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[29]}]
set_output_delay -max 0.3  -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[59]}]
set_output_delay -max 0.3  -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[55]}]
set_output_delay -max 0.3  -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[37]}]
set_output_delay -max 0.3  -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[25]}]
set_output_delay -max 0.29 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[78]}]
set_output_delay -max 0.29 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[16]}]
set_output_delay -max 0.28 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[53]}]
set_output_delay -max 0.28 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[35]}]
set_output_delay -max 0.28 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[34]}]
set_output_delay -max 0.28 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[30]}]
set_output_delay -max 0.27 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[56]}]
set_output_delay -max 0.27 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[31]}]
set_output_delay -max 0.26 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[58]}]
set_output_delay -max 0.26 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[42]}]
set_output_delay -max 0.25 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[49]}]
set_output_delay -max 0.25 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[36]}]
set_output_delay -max 0.25 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[27]}]
set_output_delay -max 0.24 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[50]}]
set_output_delay -max 0.24 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[38]}]
set_output_delay -max 0.23 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[51]}]
set_output_delay -max 0.22 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[52]}]
set_output_delay -max 0.22 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[48]}]
set_output_delay -max 0.22 -clock [get_clocks {clk}] -add_delay [get_ports {la_data_out[46]}]

# Output loads
set_load 0.2   [get_ports {la_data_out[126]}]
set_load 0.2   [get_ports {la_data_out[125]}]
set_load 0.2   [get_ports {la_data_out[124]}]
set_load 0.2   [get_ports {la_data_out[118]}]
set_load 0.2   [get_ports {la_data_out[117]}]
set_load 0.19  [get_ports {la_data_out[127]}]
set_load 0.19  [get_ports {la_data_out[115]}]
set_load 0.19  [get_ports {la_data_out[111]}]
set_load 0.18  [get_ports {la_data_out[116]}]
set_load 0.18  [get_ports {la_data_out[113]}]
set_load 0.17  [get_ports {la_data_out[114]}]
set_load 0.17  [get_ports {la_data_out[112]}]
set_load 0.17  [get_ports {la_data_out[109]}]
set_load 0.17  [get_ports {la_data_out[108]}]
set_load 0.16  [get_ports {wbs_ack_o}]
set_load 0.16  [get_ports {irq[0]}]
set_load 0.16  [get_ports {la_data_out[122]}]
set_load 0.16  [get_ports {la_data_out[121]}]
set_load 0.16  [get_ports {la_data_out[110]}]
set_load 0.16  [get_ports {la_data_out[107]}]
set_load 0.16  [get_ports {la_data_out[104]}]
set_load 0.15  [get_ports {wbs_dat_o[12]}]
set_load 0.15  [get_ports {wbs_dat_o[11]}]
set_load 0.15  [get_ports {la_data_out[99]}]
set_load 0.15  [get_ports {la_data_out[97]}]
set_load 0.15  [get_ports {la_data_out[40]}]
set_load 0.15  [get_ports {la_data_out[119]}]
set_load 0.15  [get_ports {la_data_out[106]}]
set_load 0.15  [get_ports {la_data_out[105]}]
set_load 0.15  [get_ports {la_data_out[101]}]
set_load 0.15  [get_ports {la_data_out[100]}]
set_load 0.14  [get_ports {wbs_dat_o[18]}]
set_load 0.14  [get_ports {irq[1]}]
set_load 0.14  [get_ports {la_data_out[123]}]
set_load 0.14  [get_ports {la_data_out[120]}]
set_load 0.14  [get_ports {la_data_out[103]}]
set_load 0.14  [get_ports {la_data_out[102]}]
set_load 0.13  [get_ports {wbs_dat_o[3]}]
set_load 0.13  [get_ports {wbs_dat_o[17]}]
set_load 0.13  [get_ports {wbs_dat_o[16]}]
set_load 0.13  [get_ports {wbs_dat_o[15]}]
set_load 0.13  [get_ports {wbs_dat_o[10]}]
set_load 0.13  [get_ports {la_data_out[96]}]
set_load 0.12  [get_ports {wbs_dat_o[2]}]
set_load 0.12  [get_ports {wbs_dat_o[21]}]
set_load 0.12  [get_ports {wbs_dat_o[20]}]
set_load 0.12  [get_ports {wbs_dat_o[1]}]
set_load 0.12  [get_ports {wbs_dat_o[14]}]
set_load 0.12  [get_ports {wbs_dat_o[13]}]
set_load 0.12  [get_ports {wbs_dat_o[0]}]
set_load 0.12  [get_ports {irq[2]}]
set_load 0.12  [get_ports {la_data_out[98]}]
set_load 0.12  [get_ports {la_data_out[93]}]
set_load 0.12  [get_ports {la_data_out[89]}]
set_load 0.12  [get_ports {la_data_out[86]}]
set_load 0.11  [get_ports {wbs_dat_o[9]}]
set_load 0.11  [get_ports {wbs_dat_o[7]}]
set_load 0.11  [get_ports {wbs_dat_o[6]}]
set_load 0.11  [get_ports {wbs_dat_o[5]}]
set_load 0.11  [get_ports {wbs_dat_o[29]}]
set_load 0.11  [get_ports {wbs_dat_o[28]}]
set_load 0.11  [get_ports {wbs_dat_o[23]}]
set_load 0.11  [get_ports {wbs_dat_o[22]}]
set_load 0.11  [get_ports {wbs_dat_o[19]}]
set_load 0.11  [get_ports {la_data_out[87]}]
set_load 0.11  [get_ports {la_data_out[85]}]
set_load 0.11  [get_ports {la_data_out[32]}]
set_load 0.11  [get_ports {la_data_out[1]}]
set_load 0.1   [get_ports {wbs_dat_o[8]}]
set_load 0.1   [get_ports {wbs_dat_o[30]}]
set_load 0.1   [get_ports {wbs_dat_o[27]}]
set_load 0.1   [get_ports {wbs_dat_o[26]}]
set_load 0.1   [get_ports {wbs_dat_o[25]}]
set_load 0.1   [get_ports {wbs_dat_o[24]}]
set_load 0.1   [get_ports {la_data_out[95]}]
set_load 0.1   [get_ports {la_data_out[94]}]
set_load 0.1   [get_ports {la_data_out[91]}]
set_load 0.1   [get_ports {la_data_out[88]}]
set_load 0.1   [get_ports {la_data_out[79]}]
set_load 0.1   [get_ports {la_data_out[76]}]
set_load 0.1   [get_ports {la_data_out[72]}]
set_load 0.09  [get_ports {wbs_dat_o[4]}]
set_load 0.09  [get_ports {la_data_out[92]}]
set_load 0.09  [get_ports {la_data_out[84]}]
set_load 0.09  [get_ports {la_data_out[83]}]
set_load 0.09  [get_ports {la_data_out[80]}]
set_load 0.09  [get_ports {la_data_out[77]}]
set_load 0.09  [get_ports {la_data_out[75]}]
set_load 0.09  [get_ports {la_data_out[69]}]
set_load 0.09  [get_ports {la_data_out[67]}]
set_load 0.09  [get_ports {la_data_out[3]}]
set_load 0.09  [get_ports {la_data_out[2]}]
set_load 0.09  [get_ports {la_data_out[0]}]
set_load 0.08  [get_ports {wbs_dat_o[31]}]
set_load 0.08  [get_ports {la_data_out[9]}]
set_load 0.08  [get_ports {la_data_out[90]}]
set_load 0.08  [get_ports {la_data_out[8]}]
set_load 0.08  [get_ports {la_data_out[7]}]
set_load 0.08  [get_ports {la_data_out[73]}]
set_load 0.08  [get_ports {la_data_out[70]}]
set_load 0.08  [get_ports {la_data_out[66]}]
set_load 0.08  [get_ports {la_data_out[65]}]
set_load 0.08  [get_ports {la_data_out[64]}]
set_load 0.08  [get_ports {la_data_out[5]}]
set_load 0.08  [get_ports {la_data_out[4]}]
set_load 0.08  [get_ports {la_data_out[11]}]
set_load 0.07  [get_ports {la_data_out[82]}]
set_load 0.07  [get_ports {la_data_out[81]}]
set_load 0.07  [get_ports {la_data_out[74]}]
set_load 0.07  [get_ports {la_data_out[71]}]
set_load 0.07  [get_ports {la_data_out[68]}]
set_load 0.07  [get_ports {la_data_out[62]}]
set_load 0.07  [get_ports {la_data_out[61]}]
set_load 0.07  [get_ports {la_data_out[22]}]
set_load 0.07  [get_ports {la_data_out[13]}]
set_load 0.07  [get_ports {la_data_out[12]}]
set_load 0.07  [get_ports {la_data_out[10]}]
set_load 0.06  [get_ports {la_data_out[78]}]
set_load 0.06  [get_ports {la_data_out[6]}]
set_load 0.06  [get_ports {la_data_out[63]}]
set_load 0.06  [get_ports {la_data_out[60]}]
set_load 0.06  [get_ports {la_data_out[59]}]
set_load 0.06  [get_ports {la_data_out[57]}]
set_load 0.06  [get_ports {la_data_out[55]}]
set_load 0.06  [get_ports {la_data_out[54]}]
set_load 0.06  [get_ports {la_data_out[25]}]
set_load 0.06  [get_ports {la_data_out[21]}]
set_load 0.06  [get_ports {la_data_out[20]}]
set_load 0.06  [get_ports {la_data_out[16]}]
set_load 0.06  [get_ports {la_data_out[15]}]
set_load 0.05  [get_ports {la_data_out[58]}]
set_load 0.05  [get_ports {la_data_out[56]}]
set_load 0.05  [get_ports {la_data_out[53]}]
set_load 0.05  [get_ports {la_data_out[52]}]
set_load 0.05  [get_ports {la_data_out[51]}]
set_load 0.05  [get_ports {la_data_out[47]}]
set_load 0.05  [get_ports {la_data_out[44]}]
set_load 0.05  [get_ports {la_data_out[33]}]
set_load 0.05  [get_ports {la_data_out[30]}]
set_load 0.05  [get_ports {la_data_out[29]}]
set_load 0.05  [get_ports {la_data_out[26]}]
set_load 0.05  [get_ports {la_data_out[24]}]
set_load 0.05  [get_ports {la_data_out[23]}]
set_load 0.05  [get_ports {la_data_out[19]}]
set_load 0.05  [get_ports {la_data_out[18]}]
set_load 0.05  [get_ports {la_data_out[17]}]
set_load 0.05  [get_ports {la_data_out[14]}]
set_load 0.05  [get_ports {io_out[6]}]
set_load 0.05  [get_ports {io_out[3]}]
set_load 0.04  [get_ports {la_data_out[50]}]
set_load 0.04  [get_ports {la_data_out[49]}]
set_load 0.04  [get_ports {la_data_out[48]}]
set_load 0.04  [get_ports {la_data_out[45]}]
set_load 0.04  [get_ports {la_data_out[37]}]
set_load 0.04  [get_ports {la_data_out[34]}]
set_load 0.04  [get_ports {la_data_out[31]}]
set_load 0.04  [get_ports {la_data_out[27]}]
set_load 0.04  [get_ports {io_out[4]}]
set_load 0.04  [get_ports {io_out[12]}]
set_load 0.04  [get_ports {io_out[11]}]
set_load 0.04  [get_ports {io_out[10]}]
set_load 0.04  [get_ports {io_out[2]}]
set_load 0.04  [get_ports {io_out[0]}]
set_load 0.04  [get_ports {io_oeb[5]}]
set_load 0.04  [get_ports {io_oeb[4]}]
set_load 0.04  [get_ports {io_oeb[3]}]
set_load 0.04  [get_ports {io_oeb[15]}]
set_load 0.04  [get_ports {io_oeb[13]}]
set_load 0.04  [get_ports {io_oeb[10]}]
set_load 0.04  [get_ports {io_oeb[2]}]
set_load 0.04  [get_ports {io_oeb[1]}]
set_load 0.04  [get_ports {io_oeb[0]}]
set_load 0.03  [get_ports {la_data_out[46]}]
set_load 0.03  [get_ports {la_data_out[43]}]
set_load 0.03  [get_ports {la_data_out[42]}]
set_load 0.03  [get_ports {la_data_out[41]}]
set_load 0.03  [get_ports {la_data_out[39]}]
set_load 0.03  [get_ports {la_data_out[38]}]
set_load 0.03  [get_ports {la_data_out[36]}]
set_load 0.03  [get_ports {la_data_out[35]}]
set_load 0.03  [get_ports {la_data_out[28]}]
set_load 0.03  [get_ports {io_out[5]}]
set_load 0.03  [get_ports {io_out[15]}]
set_load 0.03  [get_ports {io_out[14]}]
set_load 0.03  [get_ports {io_out[13]}]
set_load 0.03  [get_ports {io_out[8]}]
set_load 0.03  [get_ports {io_out[1]}]
set_load 0.03  [get_ports {io_oeb[6]}]
set_load 0.03  [get_ports {io_oeb[12]}]
set_load 0.03  [get_ports {io_oeb[11]}]
set_load 0.02  [get_ports {io_out[7]}]
set_load 0.02  [get_ports {io_out[9]}]
set_load 0.02  [get_ports {io_oeb[7]}]
set_load 0.02  [get_ports {io_oeb[14]}]
set_load 0.01  [get_ports {io_oeb[9]}]
set_load 0.01  [get_ports {io_oeb[8]}]
