TimeQuest Timing Analyzer report for a2dv2
Tue Sep 26 16:43:14 2017
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Setup: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 16. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Setup: 'ADA_DCO'
 18. Slow 1200mV 85C Model Setup: 'ADB_DCO'
 19. Slow 1200mV 85C Model Setup: 'GPIO[8]'
 20. Slow 1200mV 85C Model Hold: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 22. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 23. Slow 1200mV 85C Model Hold: 'sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 24. Slow 1200mV 85C Model Hold: 'GPIO[8]'
 25. Slow 1200mV 85C Model Hold: 'ADA_DCO'
 26. Slow 1200mV 85C Model Hold: 'ADB_DCO'
 27. Slow 1200mV 85C Model Recovery: 'ADA_DCO'
 28. Slow 1200mV 85C Model Recovery: 'ADB_DCO'
 29. Slow 1200mV 85C Model Recovery: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 31. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 32. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 33. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 34. Slow 1200mV 85C Model Removal: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 85C Model Removal: 'ADA_DCO'
 36. Slow 1200mV 85C Model Removal: 'ADB_DCO'
 37. Slow 1200mV 85C Model Metastability Summary
 38. Slow 1200mV 0C Model Fmax Summary
 39. Slow 1200mV 0C Model Setup Summary
 40. Slow 1200mV 0C Model Hold Summary
 41. Slow 1200mV 0C Model Recovery Summary
 42. Slow 1200mV 0C Model Removal Summary
 43. Slow 1200mV 0C Model Minimum Pulse Width Summary
 44. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 45. Slow 1200mV 0C Model Setup: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'
 46. Slow 1200mV 0C Model Setup: 'sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 47. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 48. Slow 1200mV 0C Model Setup: 'ADA_DCO'
 49. Slow 1200mV 0C Model Setup: 'ADB_DCO'
 50. Slow 1200mV 0C Model Setup: 'GPIO[8]'
 51. Slow 1200mV 0C Model Hold: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'
 52. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 53. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 54. Slow 1200mV 0C Model Hold: 'sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 55. Slow 1200mV 0C Model Hold: 'GPIO[8]'
 56. Slow 1200mV 0C Model Hold: 'ADA_DCO'
 57. Slow 1200mV 0C Model Hold: 'ADB_DCO'
 58. Slow 1200mV 0C Model Recovery: 'ADA_DCO'
 59. Slow 1200mV 0C Model Recovery: 'ADB_DCO'
 60. Slow 1200mV 0C Model Recovery: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'
 61. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 62. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 63. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 64. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 65. Slow 1200mV 0C Model Removal: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'
 66. Slow 1200mV 0C Model Removal: 'ADA_DCO'
 67. Slow 1200mV 0C Model Removal: 'ADB_DCO'
 68. Slow 1200mV 0C Model Metastability Summary
 69. Fast 1200mV 0C Model Setup Summary
 70. Fast 1200mV 0C Model Hold Summary
 71. Fast 1200mV 0C Model Recovery Summary
 72. Fast 1200mV 0C Model Removal Summary
 73. Fast 1200mV 0C Model Minimum Pulse Width Summary
 74. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 75. Fast 1200mV 0C Model Setup: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'
 76. Fast 1200mV 0C Model Setup: 'sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 77. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 78. Fast 1200mV 0C Model Setup: 'ADA_DCO'
 79. Fast 1200mV 0C Model Setup: 'ADB_DCO'
 80. Fast 1200mV 0C Model Setup: 'GPIO[8]'
 81. Fast 1200mV 0C Model Hold: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'
 82. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 83. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 84. Fast 1200mV 0C Model Hold: 'sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 85. Fast 1200mV 0C Model Hold: 'GPIO[8]'
 86. Fast 1200mV 0C Model Hold: 'ADA_DCO'
 87. Fast 1200mV 0C Model Hold: 'ADB_DCO'
 88. Fast 1200mV 0C Model Recovery: 'ADA_DCO'
 89. Fast 1200mV 0C Model Recovery: 'ADB_DCO'
 90. Fast 1200mV 0C Model Recovery: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'
 91. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 92. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 93. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 94. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 95. Fast 1200mV 0C Model Removal: 'ADA_DCO'
 96. Fast 1200mV 0C Model Removal: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'
 97. Fast 1200mV 0C Model Removal: 'ADB_DCO'
 98. Fast 1200mV 0C Model Metastability Summary
 99. Multicorner Timing Analysis Summary
100. Board Trace Model Assignments
101. Input Transition Times
102. Signal Integrity Metrics (Slow 1200mv 0c Model)
103. Signal Integrity Metrics (Slow 1200mv 85c Model)
104. Signal Integrity Metrics (Fast 1200mv 0c Model)
105. Setup Transfers
106. Hold Transfers
107. Recovery Transfers
108. Removal Transfers
109. Report TCCS
110. Report RSKM
111. Unconstrained Paths Summary
112. Clock Status Summary
113. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; a2dv2                                               ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.55        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  21.9%      ;
;     Processor 3            ;  17.7%      ;
;     Processor 4            ;  15.2%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                            ;
+----------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                        ; Status ; Read at                  ;
+----------------------------------------------------------------------+--------+--------------------------+
; sram_access/synthesis/submodules/altera_reset_controller.sdc         ; OK     ; Tue Sep 26 16:43:07 2017 ;
; sram_access/synthesis/submodules/altera_avalon_st_jtag_interface.sdc ; OK     ; Tue Sep 26 16:43:07 2017 ;
; a2dv2.SDC                                                            ; OK     ; Tue Sep 26 16:43:07 2017 ;
+----------------------------------------------------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; Clock Name                                                                       ; Type      ; Period   ; Frequency ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                                             ; Targets                                                                              ;
+----------------------------------------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; ADA_DCO                                                                          ; Base      ; 50.000   ; 20.0 MHz  ; 0.000 ; 25.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                                    ; { ADA_DCO }                                                                          ;
; ADB_DCO                                                                          ; Base      ; 50.000   ; 20.0 MHz  ; 0.000 ; 25.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                                    ; { ADB_DCO }                                                                          ;
; altera_reserved_tck                                                              ; Base      ; 100.000  ; 10.0 MHz  ; 0.000 ; 50.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                                    ; { altera_reserved_tck }                                                              ;
; CLOCK2_50                                                                        ; Base      ; 20.000   ; 50.0 MHz  ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                                    ; { CLOCK2_50 }                                                                        ;
; CLOCK3_50                                                                        ; Base      ; 20.000   ; 50.0 MHz  ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                                    ; { CLOCK3_50 }                                                                        ;
; CLOCK_50                                                                         ; Base      ; 20.000   ; 50.0 MHz  ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                                    ; { CLOCK_50 }                                                                         ;
; FPGA_CLK_A_N                                                                     ; Base      ; 50.000   ; 20.0 MHz  ; 0.000 ; 25.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                                    ; { FPGA_CLK_A_N }                                                                     ;
; FPGA_CLK_A_P                                                                     ; Base      ; 50.000   ; 20.0 MHz  ; 0.000 ; 25.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                                    ; { FPGA_CLK_A_P }                                                                     ;
; GPIO[8]                                                                          ; Base      ; 100.000  ; 10.0 MHz  ; 0.000 ; 50.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                                    ; { GPIO[8] }                                                                          ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; Generated ; 1000.000 ; 1.0 MHz   ; 0.000 ; 500.000 ; 50.00      ; 50        ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|inclk[0]                      ; { PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] }                      ;
; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Generated ; 40.000   ; 25.0 MHz  ; 0.000 ; 20.000  ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|inclk[0] ; { sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] } ;
+----------------------------------------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                     ;
+------------+-----------------+----------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                       ; Note ;
+------------+-----------------+----------------------------------------------------------------------------------+------+
; 15.19 MHz  ; 15.19 MHz       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ;      ;
; 32.9 MHz   ; 32.9 MHz        ; altera_reserved_tck                                                              ;      ;
; 74.68 MHz  ; 74.68 MHz       ; CLOCK_50                                                                         ;      ;
; 76.71 MHz  ; 76.71 MHz       ; GPIO[8]                                                                          ;      ;
; 153.78 MHz ; 153.78 MHz      ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;      ;
; 179.79 MHz ; 179.79 MHz      ; ADA_DCO                                                                          ;      ;
; 180.67 MHz ; 180.67 MHz      ; ADB_DCO                                                                          ;      ;
+------------+-----------------+----------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                       ;
+----------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                            ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                         ; 1.181  ; 0.000         ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; 10.130 ; 0.000         ;
; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 33.497 ; 0.000         ;
; altera_reserved_tck                                                              ; 34.803 ; 0.000         ;
; ADA_DCO                                                                          ; 44.438 ; 0.000         ;
; ADB_DCO                                                                          ; 44.465 ; 0.000         ;
; GPIO[8]                                                                          ; 86.964 ; 0.000         ;
+----------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                       ;
+----------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                            ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------------+-------+---------------+
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; 0.252 ; 0.000         ;
; CLOCK_50                                                                         ; 0.345 ; 0.000         ;
; altera_reserved_tck                                                              ; 0.373 ; 0.000         ;
; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.403 ; 0.000         ;
; GPIO[8]                                                                          ; 0.426 ; 0.000         ;
; ADA_DCO                                                                          ; 2.101 ; 0.000         ;
; ADB_DCO                                                                          ; 2.134 ; 0.000         ;
+----------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                               ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; ADA_DCO                                                     ; 2.060  ; 0.000         ;
; ADB_DCO                                                     ; 2.082  ; 0.000         ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.308 ; 0.000         ;
; CLOCK_50                                                    ; 12.408 ; 0.000         ;
; altera_reserved_tck                                         ; 93.223 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                               ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                    ; 1.026 ; 0.000         ;
; altera_reserved_tck                                         ; 1.248 ; 0.000         ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.572 ; 0.000         ;
; ADA_DCO                                                     ; 2.752 ; 0.000         ;
; ADB_DCO                                                     ; 2.905 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                          ;
+----------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                            ; Slack   ; End Point TNS ;
+----------------------------------------------------------------------------------+---------+---------------+
; CLOCK_50                                                                         ; 9.554   ; 0.000         ;
; CLOCK2_50                                                                        ; 16.000  ; 0.000         ;
; CLOCK3_50                                                                        ; 16.000  ; 0.000         ;
; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 19.699  ; 0.000         ;
; ADB_DCO                                                                          ; 24.757  ; 0.000         ;
; ADA_DCO                                                                          ; 24.759  ; 0.000         ;
; FPGA_CLK_A_N                                                                     ; 45.790  ; 0.000         ;
; FPGA_CLK_A_P                                                                     ; 45.790  ; 0.000         ;
; altera_reserved_tck                                                              ; 49.499  ; 0.000         ;
; GPIO[8]                                                                          ; 49.669  ; 0.000         ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; 499.611 ; 0.000         ;
+----------------------------------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                ; Launch Clock                                                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 1.181  ; ADB_OR                                                                              ; LEDG[4]                ; ADB_DCO                                                                          ; CLOCK_50    ; 10.000       ; 0.000      ; 6.779      ;
; 1.227  ; ADA_OR                                                                              ; LEDG[3]                ; ADA_DCO                                                                          ; CLOCK_50    ; 10.000       ; 0.000      ; 6.733      ;
; 6.609  ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[12]                            ; SRAM_ADDR[12]          ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -3.046     ; 10.325     ;
; 7.782  ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[15]                            ; SRAM_ADDR[15]          ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -3.046     ; 9.152      ;
; 8.151  ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[13]                        ; SRAM_DQ[13]            ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -3.031     ; 8.798      ;
; 8.347  ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[19]                            ; SRAM_ADDR[19]          ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -3.048     ; 8.585      ;
; 8.450  ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[1]                             ; SRAM_ADDR[1]           ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -3.047     ; 8.483      ;
; 8.556  ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[7]                             ; SRAM_ADDR[7]           ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -3.047     ; 8.377      ;
; 8.644  ; adaptive_fir:adaptive_fir_inst|y_out[3]                                             ; adaptive_out_data[3]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.238     ; 8.028      ;
; 8.746  ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[0]                         ; SRAM_DQ[0]             ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -3.025     ; 8.209      ;
; 8.793  ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[9]                             ; SRAM_ADDR[9]           ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -3.047     ; 8.140      ;
; 8.819  ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[3]                         ; SRAM_DQ[3]             ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -3.031     ; 8.130      ;
; 8.879  ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[4]                         ; SRAM_DQ[4]             ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -3.025     ; 8.076      ;
; 8.919  ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[17]                            ; SRAM_ADDR[17]          ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -3.048     ; 8.013      ;
; 9.272  ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[6]                             ; SRAM_ADDR[6]           ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -3.043     ; 7.665      ;
; 9.337  ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[14]                        ; SRAM_DQ[14]            ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -3.025     ; 7.618      ;
; 9.379  ; adaptive_fir:adaptive_fir_inst|e_out[28]                                            ; error_adaptive_out[28] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.238     ; 7.293      ;
; 9.420  ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[5]                             ; SRAM_ADDR[5]           ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -3.041     ; 7.519      ;
; 9.424  ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[10]                            ; SRAM_ADDR[10]          ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -3.051     ; 7.505      ;
; 9.588  ; adaptive_fir:adaptive_fir_inst|y_out[33]                                            ; adaptive_out_data[33]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.243     ; 7.079      ;
; 9.609  ; adaptive_fir:adaptive_fir_inst|y_out[31]                                            ; adaptive_out_data[31]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.243     ; 7.058      ;
; 9.752  ; adaptive_fir:adaptive_fir_inst|e_out[12]                                            ; error_adaptive_out[12] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.240     ; 6.918      ;
; 9.799  ; adaptive_fir:adaptive_fir_inst|y_out[7]                                             ; adaptive_out_data[7]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.238     ; 6.873      ;
; 9.805  ; adaptive_fir:adaptive_fir_inst|e_out[13]                                            ; error_adaptive_out[13] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.240     ; 6.865      ;
; 9.813  ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[15]                        ; SRAM_DQ[15]            ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -3.031     ; 7.136      ;
; 9.865  ; adaptive_fir:adaptive_fir_inst|e_out[21]                                            ; error_adaptive_out[21] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.240     ; 6.805      ;
; 9.873  ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[9]                         ; SRAM_DQ[9]             ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -3.031     ; 7.076      ;
; 9.914  ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[8]                         ; SRAM_DQ[8]             ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -3.025     ; 7.041      ;
; 9.929  ; adaptive_fir:adaptive_fir_inst|e_out[29]                                            ; error_adaptive_out[29] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.238     ; 6.743      ;
; 9.962  ; adaptive_fir:adaptive_fir_inst|y_out[19]                                            ; adaptive_out_data[19]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.241     ; 6.707      ;
; 9.988  ; adaptive_fir:adaptive_fir_inst|y_out[32]                                            ; adaptive_out_data[32]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.243     ; 6.679      ;
; 10.067 ; adaptive_fir:adaptive_fir_inst|y_out[21]                                            ; adaptive_out_data[21]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.241     ; 6.602      ;
; 10.152 ; adaptive_fir:adaptive_fir_inst|e_out[17]                                            ; error_adaptive_out[17] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.240     ; 6.518      ;
; 10.157 ; adaptive_fir:adaptive_fir_inst|y_out[28]                                            ; adaptive_out_data[28]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.241     ; 6.512      ;
; 10.182 ; adaptive_fir:adaptive_fir_inst|y_out[26]                                            ; adaptive_out_data[26]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.241     ; 6.487      ;
; 10.193 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[0]                             ; SRAM_ADDR[0]           ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -3.041     ; 6.746      ;
; 10.223 ; adaptive_fir:adaptive_fir_inst|y_out[42]                                            ; adaptive_out_data[42]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.243     ; 6.444      ;
; 10.238 ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[5]                         ; SRAM_DQ[5]             ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -3.025     ; 6.717      ;
; 10.247 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_UB_N                                ; SRAM_UB_N              ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -3.038     ; 6.695      ;
; 10.260 ; adaptive_fir:adaptive_fir_inst|y_out[23]                                            ; adaptive_out_data[23]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.241     ; 6.409      ;
; 10.270 ; adaptive_fir:adaptive_fir_inst|y_out[27]                                            ; adaptive_out_data[27]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.241     ; 6.399      ;
; 10.273 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[11]                            ; SRAM_ADDR[11]          ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -3.032     ; 6.675      ;
; 10.320 ; adaptive_fir:adaptive_fir_inst|e_out[14]                                            ; error_adaptive_out[14] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.240     ; 6.350      ;
; 10.327 ; adaptive_fir:adaptive_fir_inst|y_out[9]                                             ; adaptive_out_data[9]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.238     ; 6.345      ;
; 10.328 ; adaptive_fir:adaptive_fir_inst|y_out[17]                                            ; adaptive_out_data[17]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.241     ; 6.341      ;
; 10.331 ; adaptive_fir:adaptive_fir_inst|y_out[6]                                             ; adaptive_out_data[6]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.238     ; 6.341      ;
; 10.332 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[16]                            ; SRAM_ADDR[16]          ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -3.047     ; 6.601      ;
; 10.347 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[13]                            ; SRAM_ADDR[13]          ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -3.027     ; 6.606      ;
; 10.351 ; adaptive_fir:adaptive_fir_inst|e_out[20]                                            ; error_adaptive_out[20] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.240     ; 6.319      ;
; 10.366 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[14]                            ; SRAM_ADDR[14]          ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -3.047     ; 6.567      ;
; 10.392 ; adaptive_fir:adaptive_fir_inst|y_out[2]                                             ; adaptive_out_data[2]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.238     ; 6.280      ;
; 10.395 ; adaptive_fir:adaptive_fir_inst|y_out[12]                                            ; adaptive_out_data[12]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.238     ; 6.277      ;
; 10.408 ; adaptive_fir:adaptive_fir_inst|e_out[30]                                            ; error_adaptive_out[30] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.238     ; 6.264      ;
; 10.453 ; adaptive_fir:adaptive_fir_inst|y_out[1]                                             ; adaptive_out_data[1]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.238     ; 6.219      ;
; 10.465 ; adaptive_fir:adaptive_fir_inst|e_out[11]                                            ; error_adaptive_out[11] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.240     ; 6.205      ;
; 10.486 ; adaptive_fir:adaptive_fir_inst|e_out[26]                                            ; error_adaptive_out[26] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.238     ; 6.186      ;
; 10.488 ; sram_access:sram_abc|sram_access_sram:sram|is_write                                 ; SRAM_DQ[2]             ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -3.007     ; 6.485      ;
; 10.488 ; sram_access:sram_abc|sram_access_sram:sram|is_write                                 ; SRAM_DQ[3]             ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -3.007     ; 6.485      ;
; 10.498 ; sram_access:sram_abc|sram_access_sram:sram|is_write                                 ; SRAM_DQ[4]             ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -3.007     ; 6.475      ;
; 10.498 ; sram_access:sram_abc|sram_access_sram:sram|is_write                                 ; SRAM_DQ[14]            ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -3.007     ; 6.475      ;
; 10.502 ; adaptive_fir:adaptive_fir_inst|e_out[27]                                            ; error_adaptive_out[27] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.238     ; 6.170      ;
; 10.519 ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[12]                        ; SRAM_DQ[12]            ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -3.025     ; 6.436      ;
; 10.549 ; sram_access:sram_abc|sram_access_sram:sram|is_write                                 ; SRAM_DQ[7]             ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -3.007     ; 6.424      ;
; 10.566 ; sram_access:sram_abc|sram_access_sram:sram|is_write                                 ; SRAM_DQ[6]             ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -3.007     ; 6.407      ;
; 10.566 ; sram_access:sram_abc|sram_access_sram:sram|is_write                                 ; SRAM_DQ[5]             ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -3.007     ; 6.407      ;
; 10.618 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_WE_N                                ; SRAM_WE_N              ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -3.007     ; 6.355      ;
; 10.620 ; adaptive_fir:adaptive_fir_inst|y_out[10]                                            ; adaptive_out_data[10]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.238     ; 6.052      ;
; 10.652 ; adaptive_fir:adaptive_fir_inst|e_out[24]                                            ; error_adaptive_out[24] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.238     ; 6.020      ;
; 10.695 ; sram_access:sram_abc|sram_access_sram:sram|is_write                                 ; SRAM_DQ[0]             ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -3.007     ; 6.278      ;
; 10.698 ; adaptive_fir:adaptive_fir_inst|y_out[41]                                            ; adaptive_out_data[41]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.243     ; 5.969      ;
; 10.723 ; sram_access:sram_abc|sram_access_sram:sram|is_write                                 ; SRAM_DQ[1]             ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -3.007     ; 6.250      ;
; 10.727 ; adaptive_fir:adaptive_fir_inst|e_out[9]                                             ; error_adaptive_out[9]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.240     ; 5.943      ;
; 10.729 ; adaptive_fir:adaptive_fir_inst|e_out[16]                                            ; error_adaptive_out[16] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.240     ; 5.941      ;
; 10.738 ; adaptive_fir:adaptive_fir_inst|e_out[3]                                             ; error_adaptive_out[3]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.238     ; 5.934      ;
; 10.742 ; adaptive_fir:adaptive_fir_inst|e_out[5]                                             ; error_adaptive_out[5]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.238     ; 5.930      ;
; 10.764 ; adaptive_fir:adaptive_fir_inst|y_out[30]                                            ; adaptive_out_data[30]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.243     ; 5.903      ;
; 10.779 ; adaptive_fir:adaptive_fir_inst|y_out[38]                                            ; adaptive_out_data[38]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.243     ; 5.888      ;
; 10.794 ; adaptive_fir:adaptive_fir_inst|y_out[39]                                            ; adaptive_out_data[39]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.243     ; 5.873      ;
; 10.797 ; adaptive_fir:adaptive_fir_inst|y_out[13]                                            ; adaptive_out_data[13]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.241     ; 5.872      ;
; 10.802 ; sram_access:sram_abc|sram_access_sram:sram|is_write                                 ; SRAM_DQ[12]            ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -3.007     ; 6.171      ;
; 10.807 ; adaptive_fir:adaptive_fir_inst|y_out[8]                                             ; adaptive_out_data[8]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.238     ; 5.865      ;
; 10.817 ; sram_access:sram_abc|sram_access_sram:sram|is_write                                 ; SRAM_DQ[8]             ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -3.007     ; 6.156      ;
; 10.828 ; adaptive_fir:adaptive_fir_inst|e_out[32]                                            ; error_adaptive_out[32] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.238     ; 5.844      ;
; 10.834 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_CE_N                                ; SRAM_CE_N              ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -3.038     ; 6.108      ;
; 10.843 ; adaptive_fir:adaptive_fir_inst|e_out[0]                                             ; error_adaptive_out[0]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.238     ; 5.829      ;
; 10.844 ; adaptive_fir:adaptive_fir_inst|e_out[25]                                            ; error_adaptive_out[25] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.238     ; 5.828      ;
; 10.849 ; sram_access:sram_abc|sram_access_sram:sram|is_write                                 ; SRAM_DQ[11]            ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -3.007     ; 6.124      ;
; 10.863 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_G[2] ; VGA_G[2]               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; -0.980     ; 8.057      ;
; 10.880 ; adaptive_fir:adaptive_fir_inst|e_out[7]                                             ; error_adaptive_out[7]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.238     ; 5.792      ;
; 10.913 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_VS   ; VGA_VS                 ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; -0.978     ; 8.009      ;
; 10.951 ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[7]                         ; SRAM_DQ[7]             ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -3.025     ; 6.004      ;
; 10.962 ; adaptive_fir:adaptive_fir_inst|e_out[1]                                             ; error_adaptive_out[1]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.238     ; 5.710      ;
; 10.973 ; adaptive_fir:adaptive_fir_inst|e_out[2]                                             ; error_adaptive_out[2]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.238     ; 5.699      ;
; 10.991 ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[11]                        ; SRAM_DQ[11]            ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -3.025     ; 5.964      ;
; 11.004 ; adaptive_fir:adaptive_fir_inst|y_out[34]                                            ; adaptive_out_data[34]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.243     ; 5.663      ;
; 11.038 ; adaptive_fir:adaptive_fir_inst|y_out[18]                                            ; adaptive_out_data[18]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.241     ; 5.631      ;
; 11.051 ; o_sine_p[12]                                                                        ; DA[12]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.263     ; 5.596      ;
; 11.084 ; adaptive_fir:adaptive_fir_inst|y_out[25]                                            ; adaptive_out_data[25]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.241     ; 5.585      ;
; 11.092 ; sram_access:sram_abc|sram_access_sram:sram|is_write                                 ; SRAM_DQ[13]            ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -3.007     ; 5.881      ;
; 11.092 ; sram_access:sram_abc|sram_access_sram:sram|is_write                                 ; SRAM_DQ[15]            ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -3.007     ; 5.881      ;
+--------+-------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                            ;
+--------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; 10.130 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[0] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.841      ; 10.669     ;
; 10.130 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[1] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.841      ; 10.669     ;
; 10.130 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[3] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.841      ; 10.669     ;
; 10.130 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[2] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.841      ; 10.669     ;
; 10.130 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[4] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.841      ; 10.669     ;
; 10.236 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.829      ; 10.551     ;
; 10.236 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[0]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.829      ; 10.551     ;
; 10.236 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.829      ; 10.551     ;
; 10.236 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.829      ; 10.551     ;
; 10.236 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.829      ; 10.551     ;
; 10.421 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|rd_ptr_lsb                                                                       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.831      ; 10.368     ;
; 10.448 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.832      ; 10.342     ;
; 10.448 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.832      ; 10.342     ;
; 10.448 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.832      ; 10.342     ;
; 10.448 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.832      ; 10.342     ;
; 10.448 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.832      ; 10.342     ;
; 10.448 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.832      ; 10.342     ;
; 10.448 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.832      ; 10.342     ;
; 10.448 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.832      ; 10.342     ;
; 10.448 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.832      ; 10.342     ;
; 10.448 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.832      ; 10.342     ;
; 10.448 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][20]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.832      ; 10.342     ;
; 10.449 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.822      ; 10.331     ;
; 10.449 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.822      ; 10.331     ;
; 10.449 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.822      ; 10.331     ;
; 10.449 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.822      ; 10.331     ;
; 10.449 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.822      ; 10.331     ;
; 10.449 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.822      ; 10.331     ;
; 10.449 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.822      ; 10.331     ;
; 10.449 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.822      ; 10.331     ;
; 10.449 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.822      ; 10.331     ;
; 10.449 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.822      ; 10.331     ;
; 10.449 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.822      ; 10.331     ;
; 10.482 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|source_valid_s                                                                                                                            ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.770      ; 10.246     ;
; 10.490 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.834      ; 10.302     ;
; 10.490 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.834      ; 10.302     ;
; 10.490 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.834      ; 10.302     ;
; 10.490 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.834      ; 10.302     ;
; 10.490 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.834      ; 10.302     ;
; 10.490 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.834      ; 10.302     ;
; 10.490 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.834      ; 10.302     ;
; 10.490 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.834      ; 10.302     ;
; 10.490 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.834      ; 10.302     ;
; 10.490 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.834      ; 10.302     ;
; 10.490 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][20]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.834      ; 10.302     ;
; 10.516 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.831      ; 10.273     ;
; 10.516 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.831      ; 10.273     ;
; 10.516 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.831      ; 10.273     ;
; 10.516 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.831      ; 10.273     ;
; 10.516 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.831      ; 10.273     ;
; 10.516 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.831      ; 10.273     ;
; 10.516 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.831      ; 10.273     ;
; 10.516 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.831      ; 10.273     ;
; 10.516 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.831      ; 10.273     ;
; 10.516 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.831      ; 10.273     ;
; 10.516 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.831      ; 10.273     ;
; 10.527 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.828      ; 10.259     ;
; 10.527 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.828      ; 10.259     ;
; 10.527 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.828      ; 10.259     ;
; 10.527 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.828      ; 10.259     ;
; 10.527 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.828      ; 10.259     ;
; 10.527 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.828      ; 10.259     ;
; 10.527 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.828      ; 10.259     ;
; 10.527 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.828      ; 10.259     ;
; 10.527 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.828      ; 10.259     ;
; 10.527 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.828      ; 10.259     ;
; 10.527 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.828      ; 10.259     ;
; 10.530 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.833      ; 10.261     ;
; 10.530 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.833      ; 10.261     ;
; 10.530 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.833      ; 10.261     ;
; 10.530 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.833      ; 10.261     ;
; 10.530 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.833      ; 10.261     ;
; 10.530 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.833      ; 10.261     ;
; 10.530 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.833      ; 10.261     ;
; 10.530 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.833      ; 10.261     ;
; 10.530 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.833      ; 10.261     ;
; 10.530 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.833      ; 10.261     ;
; 10.530 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.833      ; 10.261     ;
; 10.536 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|cntr_r9b:rd_ptr_msb|counter_reg_bit[1]                                           ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.825      ; 10.247     ;
; 10.536 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|cntr_r9b:rd_ptr_msb|counter_reg_bit[0]                                           ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.825      ; 10.247     ;
; 10.538 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.831      ; 10.251     ;
; 10.538 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.831      ; 10.251     ;
; 10.538 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.831      ; 10.251     ;
; 10.538 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.831      ; 10.251     ;
; 10.538 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.831      ; 10.251     ;
; 10.538 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.831      ; 10.251     ;
; 10.538 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.831      ; 10.251     ;
; 10.538 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.831      ; 10.251     ;
; 10.538 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.831      ; 10.251     ;
; 10.538 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.831      ; 10.251     ;
; 10.538 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][20]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.831      ; 10.251     ;
; 10.539 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[11].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.832      ; 10.251     ;
; 10.539 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[11].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.832      ; 10.251     ;
; 10.539 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[11].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.832      ; 10.251     ;
; 10.539 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[11].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.832      ; 10.251     ;
; 10.539 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[11].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.832      ; 10.251     ;
; 10.539 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[11].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.832      ; 10.251     ;
; 10.539 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[11].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.832      ; 10.251     ;
; 10.539 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[11].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.832      ; 10.251     ;
; 10.539 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[11].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.832      ; 10.251     ;
+--------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock                                                                     ; Latch Clock                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+
; 33.497 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.379     ; 6.122      ;
; 33.497 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.379     ; 6.122      ;
; 33.497 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.379     ; 6.122      ;
; 33.497 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.379     ; 6.122      ;
; 33.557 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.379     ; 6.062      ;
; 34.001 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.379     ; 5.618      ;
; 34.108 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.381     ; 5.509      ;
; 34.109 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.381     ; 5.508      ;
; 34.113 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.381     ; 5.504      ;
; 34.135 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.380     ; 5.483      ;
; 34.138 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.075     ; 5.825      ;
; 34.356 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2                      ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.381     ; 5.261      ;
; 34.356 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.381     ; 5.261      ;
; 34.356 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[0]              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.381     ; 5.261      ;
; 34.356 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.381     ; 5.261      ;
; 34.356 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.381     ; 5.261      ;
; 34.356 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.381     ; 5.261      ;
; 34.356 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.381     ; 5.261      ;
; 34.417 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.415     ; 5.166      ;
; 34.469 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.381     ; 5.148      ;
; 34.470 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.381     ; 5.147      ;
; 34.483 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.419     ; 5.096      ;
; 34.502 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.381     ; 5.115      ;
; 34.555 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.419     ; 5.024      ;
; 34.710 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.419     ; 4.869      ;
; 34.749 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.415     ; 4.834      ;
; 34.788 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.415     ; 4.795      ;
; 34.805 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.415     ; 4.778      ;
; 34.827 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 5.090      ;
; 34.827 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 5.090      ;
; 34.827 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 5.090      ;
; 34.827 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 5.090      ;
; 34.827 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 5.090      ;
; 34.827 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 5.090      ;
; 34.827 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 5.090      ;
; 34.827 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 5.090      ;
; 34.827 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 5.090      ;
; 34.827 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 5.090      ;
; 34.849 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|s_mode                                                                                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.378     ; 4.771      ;
; 34.856 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.381     ; 4.761      ;
; 34.906 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.382     ; 4.710      ;
; 34.909 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.415     ; 4.674      ;
; 34.962 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 4.955      ;
; 34.962 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 4.955      ;
; 34.962 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 4.955      ;
; 34.962 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 4.955      ;
; 34.962 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 4.955      ;
; 34.962 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 4.955      ;
; 34.962 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 4.955      ;
; 34.962 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 4.955      ;
; 34.962 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 4.955      ;
; 34.962 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 4.955      ;
; 34.975 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.376     ; 4.647      ;
; 34.990 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.382     ; 4.626      ;
; 35.062 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 4.855      ;
; 35.062 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 4.855      ;
; 35.062 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 4.855      ;
; 35.062 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 4.855      ;
; 35.062 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 4.855      ;
; 35.062 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 4.855      ;
; 35.062 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 4.855      ;
; 35.062 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 4.855      ;
; 35.062 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 4.855      ;
; 35.062 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 4.855      ;
; 35.065 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.415     ; 4.518      ;
; 35.080 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.382     ; 4.536      ;
; 35.105 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                               ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.813      ;
; 35.118 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.382     ; 4.498      ;
; 35.121 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.376     ; 4.501      ;
; 35.130 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.376     ; 4.492      ;
; 35.131 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                               ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.787      ;
; 35.132 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 4.785      ;
; 35.132 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 4.785      ;
; 35.132 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 4.785      ;
; 35.132 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 4.785      ;
; 35.132 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 4.785      ;
; 35.132 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 4.785      ;
; 35.132 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 4.785      ;
; 35.132 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 4.785      ;
; 35.132 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 4.785      ;
; 35.132 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 4.785      ;
; 35.134 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 4.783      ;
; 35.134 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 4.783      ;
; 35.134 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 4.783      ;
; 35.134 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 4.783      ;
; 35.134 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 4.783      ;
; 35.134 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 4.783      ;
; 35.134 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 4.783      ;
; 35.134 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 4.783      ;
; 35.134 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 4.783      ;
; 35.134 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 4.783      ;
; 35.148 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.382     ; 4.468      ;
; 35.160 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.376     ; 4.462      ;
; 35.217 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.382     ; 4.399      ;
; 35.239 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.382     ; 4.377      ;
; 35.270 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.382     ; 4.346      ;
; 35.278 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 4.639      ;
; 35.278 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 4.639      ;
; 35.278 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 4.639      ;
; 35.278 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 4.639      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 34.803 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tdo                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -4.492     ; 9.685      ;
; 37.932 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[10][7]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.119      ; 12.185     ;
; 38.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[10][3]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.119      ; 11.918     ;
; 38.808 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.122      ; 11.312     ;
; 39.072 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[10][6]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.118      ; 11.044     ;
; 39.125 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.122      ; 10.995     ;
; 39.247 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[10][1]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.119      ; 10.870     ;
; 39.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.125      ; 10.725     ;
; 39.765 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.120      ; 10.353     ;
; 40.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_9[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 10.116     ;
; 40.043 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.119      ; 10.074     ;
; 40.139 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.123      ; 9.982      ;
; 40.218 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[10][4]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.118      ; 9.898      ;
; 40.304 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.120      ; 9.814      ;
; 40.786 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.119      ; 9.331      ;
; 40.890 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[10][9]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.119      ; 9.227      ;
; 40.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.119      ; 9.147      ;
; 40.985 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[10][5]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.119      ; 9.132      ;
; 41.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.119      ; 8.999      ;
; 41.233 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 8.921      ;
; 41.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[10][8]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.119      ; 8.805      ;
; 41.463 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.119      ; 8.654      ;
; 41.490 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_5[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 8.642      ;
; 41.627 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.116      ; 8.487      ;
; 41.648 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.133      ; 8.483      ;
; 41.714 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.119      ; 8.403      ;
; 41.849 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 8.303      ;
; 41.852 ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.169      ; 8.315      ;
; 41.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.132      ; 8.260      ;
; 41.994 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.133      ; 8.137      ;
; 42.007 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.132      ; 8.123      ;
; 42.080 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.119      ; 8.037      ;
; 42.116 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_8[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 8.016      ;
; 42.206 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.120      ; 7.912      ;
; 42.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.142      ; 7.916      ;
; 42.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.132      ; 7.863      ;
; 42.316 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.133      ; 7.815      ;
; 42.341 ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|bypass_reg                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 7.812      ;
; 42.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.132      ; 7.748      ;
; 42.420 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.124      ; 7.702      ;
; 42.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.138      ; 7.677      ;
; 42.461 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.123      ; 7.660      ;
; 42.527 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.171      ; 7.642      ;
; 42.540 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 7.614      ;
; 42.600 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.171      ; 7.569      ;
; 42.604 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.138      ; 7.532      ;
; 42.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.138      ; 7.484      ;
; 42.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.133      ; 7.432      ;
; 42.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.138      ; 7.408      ;
; 42.747 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.133      ; 7.384      ;
; 42.752 ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[0]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 7.401      ;
; 42.763 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 7.384      ;
; 42.783 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.106      ; 7.321      ;
; 42.856 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.123      ; 7.265      ;
; 42.869 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.174      ; 7.303      ;
; 42.890 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.140      ; 7.248      ;
; 42.980 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.106      ; 7.124      ;
; 43.047 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.174      ; 7.125      ;
; 43.052 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 7.099      ;
; 43.064 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.133      ; 7.067      ;
; 43.218 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 6.935      ;
; 43.222 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.116      ; 6.892      ;
; 43.275 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.138      ; 6.861      ;
; 43.291 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|bypass_reg                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.170      ; 6.877      ;
; 43.303 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.140      ; 6.835      ;
; 43.316 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR[0]                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.129      ; 6.811      ;
; 43.377 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.177      ; 6.798      ;
; 43.553 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|bypass_reg                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.138      ; 6.583      ;
; 43.558 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 6.589      ;
; 43.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.119      ; 6.555      ;
; 43.620 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 6.540      ;
; 43.717 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.116      ; 6.397      ;
; 43.725 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.117      ; 6.390      ;
; 43.734 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[0]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.170      ; 6.434      ;
; 43.770 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.143      ; 6.371      ;
; 44.028 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.122      ; 6.092      ;
; 44.050 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.117      ; 6.065      ;
; 44.069 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.105      ; 6.034      ;
; 44.170 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.105      ; 5.933      ;
; 44.185 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[0]                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.138      ; 5.951      ;
; 44.365 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.106      ; 5.739      ;
; 44.548 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 5.584      ;
; 44.643 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.171      ; 5.526      ;
; 44.680 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[13]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 5.452      ;
; 44.946 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.104      ; 5.156      ;
; 45.093 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.105      ; 5.010      ;
; 45.100 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.106      ; 5.004      ;
; 45.170 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.130      ; 4.958      ;
; 45.216 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 4.940      ;
; 45.220 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 4.933      ;
; 45.411 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.118      ; 4.705      ;
; 45.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.105      ; 4.674      ;
; 45.454 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 4.699      ;
; 45.530 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.117      ; 4.585      ;
; 45.550 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.117      ; 4.565      ;
; 45.572 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.114      ; 4.540      ;
; 45.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 4.506      ;
; 45.744 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 4.388      ;
; 46.173 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.120      ; 3.945      ;
; 46.588 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.120      ; 3.530      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ADA_DCO'                                                                    ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 44.438 ; ADA_D[0]  ; per_a2da_d[0]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.920      ; 7.480      ;
; 44.579 ; ADA_D[5]  ; per_a2da_d[5]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.915      ; 7.334      ;
; 44.613 ; ADA_D[1]  ; per_a2da_d[1]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.919      ; 7.304      ;
; 44.672 ; ADA_D[10] ; per_a2da_d[10] ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.914      ; 7.240      ;
; 44.734 ; ADA_D[11] ; per_a2da_d[11] ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.920      ; 7.184      ;
; 44.754 ; ADA_D[12] ; per_a2da_d[12] ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.948      ; 7.192      ;
; 44.764 ; ADA_D[3]  ; per_a2da_d[3]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.940      ; 7.174      ;
; 44.767 ; ADA_D[13] ; per_a2da_d[13] ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.939      ; 7.170      ;
; 44.810 ; ADA_D[7]  ; per_a2da_d[7]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.948      ; 7.136      ;
; 44.822 ; ADA_D[8]  ; per_a2da_d[8]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.914      ; 7.090      ;
; 44.849 ; ADA_D[2]  ; per_a2da_d[2]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.940      ; 7.089      ;
; 44.864 ; ADA_D[6]  ; per_a2da_d[6]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.891      ; 7.025      ;
; 44.901 ; ADA_D[4]  ; per_a2da_d[4]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.920      ; 7.017      ;
; 44.908 ; ADA_D[9]  ; per_a2da_d[9]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.919      ; 7.009      ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ADB_DCO'                                                                    ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 44.465 ; ADB_D[6]  ; per_a2db_d[6]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.961      ; 7.494      ;
; 44.491 ; ADB_D[11] ; per_a2db_d[11] ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.932      ; 7.439      ;
; 44.518 ; ADB_D[10] ; per_a2db_d[10] ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.919      ; 7.399      ;
; 44.566 ; ADB_D[3]  ; per_a2db_d[3]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.932      ; 7.364      ;
; 44.620 ; ADB_D[5]  ; per_a2db_d[5]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.927      ; 7.305      ;
; 44.622 ; ADB_D[8]  ; per_a2db_d[8]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.950      ; 7.326      ;
; 44.663 ; ADB_D[7]  ; per_a2db_d[7]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.938      ; 7.273      ;
; 44.664 ; ADB_D[2]  ; per_a2db_d[2]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.941      ; 7.275      ;
; 44.744 ; ADB_D[4]  ; per_a2db_d[4]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.962      ; 7.216      ;
; 44.756 ; ADB_D[9]  ; per_a2db_d[9]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.946      ; 7.188      ;
; 44.860 ; ADB_D[0]  ; per_a2db_d[0]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.894      ; 7.032      ;
; 44.869 ; ADB_D[1]  ; per_a2db_d[1]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.894      ; 7.023      ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'GPIO[8]'                                                                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                     ; To Node                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 86.964 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[8]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.028     ; 13.026     ;
; 87.078 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[8]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.049     ; 12.891     ;
; 87.445 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[8]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.049     ; 12.524     ;
; 87.599 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[8]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.015     ; 12.404     ;
; 87.836 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[1]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.028     ; 12.154     ;
; 87.950 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[1]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.049     ; 12.019     ;
; 88.069 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[2]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.028     ; 11.921     ;
; 88.117 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[0]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.020     ; 11.881     ;
; 88.131 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[2]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.073     ; 11.814     ;
; 88.207 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[0]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.065     ; 11.746     ;
; 88.257 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[8]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.015     ; 11.746     ;
; 88.300 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[1]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.049     ; 11.669     ;
; 88.440 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[2]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.073     ; 11.505     ;
; 88.460 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[4]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.004      ; 11.562     ;
; 88.468 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[1]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.015     ; 11.535     ;
; 88.531 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[0]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.065     ; 11.422     ;
; 88.532 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[4]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.041     ; 11.445     ;
; 88.617 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[2]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.030     ; 11.371     ;
; 88.649 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[8]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.070     ; 11.299     ;
; 88.657 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[3]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.076     ; 11.285     ;
; 88.697 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[0]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.022     ; 11.299     ;
; 88.708 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[0]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.022     ; 11.288     ;
; 88.742 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[1]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.015     ; 11.261     ;
; 88.766 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[0]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.022     ; 11.230     ;
; 88.803 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[1] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[8]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.078     ; 11.137     ;
; 88.811 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[0] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[0]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.070     ; 11.137     ;
; 88.841 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[4]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.041     ; 11.136     ;
; 88.912 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[9]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.076     ; 11.030     ;
; 88.941 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[3]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.033     ; 11.044     ;
; 88.943 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[3]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.016     ; 11.059     ;
; 88.955 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[6]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.004      ; 11.067     ;
; 89.013 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[9]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.033     ; 10.972     ;
; 89.018 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[4]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.002      ; 11.002     ;
; 89.045 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[6]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.041     ; 10.932     ;
; 89.046 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[4]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.002      ; 10.974     ;
; 89.127 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[0] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[9]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.081     ; 10.810     ;
; 89.148 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[8]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.015     ; 10.855     ;
; 89.160 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[9]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.016     ; 10.842     ;
; 89.196 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[9]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.033     ; 10.789     ;
; 89.202 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[3]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.033     ; 10.783     ;
; 89.219 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[3]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.076     ; 10.723     ;
; 89.247 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[9]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.076     ; 10.695     ;
; 89.247 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[0] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[8]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.078     ; 10.693     ;
; 89.288 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[1] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[1]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.078     ; 10.652     ;
; 89.291 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[1] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[0]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.070     ; 10.657     ;
; 89.293 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[3] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[8]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.015     ; 10.710     ;
; 89.324 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[10] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.065     ; 10.629     ;
; 89.327 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[0] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[3]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.081     ; 10.610     ;
; 89.328 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[10] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.020     ; 10.670     ;
; 89.398 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[6]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.041     ; 10.579     ;
; 89.451 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[3]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.033     ; 10.534     ;
; 89.502 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[1] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[3]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.081     ; 10.435     ;
; 89.521 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[1]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.070     ; 10.427     ;
; 89.575 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[6]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.002      ; 10.445     ;
; 89.593 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[1]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.015     ; 10.410     ;
; 89.607 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[1] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[4]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.046     ; 10.365     ;
; 89.608 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[10] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.022     ; 10.388     ;
; 89.616 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[5]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.539      ; 10.941     ;
; 89.692 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[0] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[1]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.078     ; 10.248     ;
; 89.704 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[5]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.494      ; 10.808     ;
; 89.710 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[9]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.033     ; 10.275     ;
; 89.720 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[4]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.002      ; 10.300     ;
; 89.750 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[10] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.065     ; 10.203     ;
; 89.754 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[2]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.070     ; 10.194     ;
; 89.757 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[1] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[9]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.081     ; 10.180     ;
; 89.763 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[2]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.030     ; 10.225     ;
; 89.802 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[0]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.062     ; 10.154     ;
; 89.852 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[0] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[4]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.046     ; 10.120     ;
; 89.923 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[10] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.022     ; 10.073     ;
; 89.927 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[10] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.022     ; 10.069     ;
; 89.960 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[7]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.539      ; 10.597     ;
; 89.982 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[2]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.030     ; 10.006     ;
; 89.994 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[6]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.002      ; 10.026     ;
; 90.013 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[5]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.494      ; 10.499     ;
; 90.029 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[7]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.494      ; 10.483     ;
; 90.053 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[0] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[10] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.070     ; 9.895      ;
; 90.077 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[4]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.038     ; 9.903      ;
; 90.140 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[0] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[2]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.078     ; 9.800      ;
; 90.158 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[3] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[1]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.015     ; 9.845      ;
; 90.169 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[1] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[10] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.070     ; 9.779      ;
; 90.190 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[5]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.537      ; 10.365     ;
; 90.206 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[6]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.002      ; 9.814      ;
; 90.307 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[3] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[2]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.030     ; 9.681      ;
; 90.324 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[1] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[2]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.078     ; 9.616      ;
; 90.337 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[0] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[6]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.046     ; 9.635      ;
; 90.338 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[7]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.494      ; 10.174     ;
; 90.398 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[3] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[0]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.022     ; 9.598      ;
; 90.515 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[7]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.537      ; 10.040     ;
; 90.555 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[1] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[6]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.046     ; 9.417      ;
; 90.602 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[3] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[4]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.002      ; 9.418      ;
; 90.636 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[3]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.050     ; 9.332      ;
; 90.640 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[6]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.038     ; 9.340      ;
; 90.724 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[9]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.050     ; 9.244      ;
; 90.770 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[2]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[0]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.062     ; 9.186      ;
; 90.870 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[5]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.537      ; 9.685      ;
; 90.886 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[2]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[3]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.050     ; 9.082      ;
; 90.921 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[7]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.537      ; 9.634      ;
; 91.013 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[10] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.062     ; 8.943      ;
; 91.141 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[3] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[3]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.033     ; 8.844      ;
; 91.223 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[5]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.537      ; 9.332      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                  ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.252 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][25]                                                                                                           ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~porta_datain_reg0                                            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.460      ; 0.934      ;
; 0.273 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                            ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~porta_datain_reg0                                            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 0.945      ;
; 0.288 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[0]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 0.954      ;
; 0.290 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 0.956      ;
; 0.292 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 0.958      ;
; 0.293 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                       ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a36~porta_address_reg0                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 0.949      ;
; 0.324 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                       ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a36~porta_address_reg0                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 0.980      ;
; 0.325 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 0.991      ;
; 0.333 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                                                                           ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~porta_datain_reg0                                            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.004      ;
; 0.336 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                             ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a0~porta_datain_reg0                             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 0.999      ;
; 0.336 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                        ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a18~porta_address_reg0                           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.465      ; 1.023      ;
; 0.339 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][36]                                                                                                           ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a36~porta_datain_reg0                                           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.003      ;
; 0.339 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.003      ;
; 0.340 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][35]                                                                                                           ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~porta_datain_reg0                                            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.004      ;
; 0.344 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][40]                                                                                                           ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a36~porta_datain_reg0                                           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.008      ;
; 0.344 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.014      ;
; 0.344 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.014      ;
; 0.344 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.009      ;
; 0.345 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                        ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a0~porta_address_reg0                            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.016      ;
; 0.346 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                                           ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a36~porta_datain_reg0                                           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.010      ;
; 0.346 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.011      ;
; 0.347 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                            ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~porta_datain_reg0                                            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 1.019      ;
; 0.347 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                        ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a18~porta_address_reg0                           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.463      ; 1.032      ;
; 0.347 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                        ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a18~porta_address_reg0                           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.463      ; 1.032      ;
; 0.347 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.011      ;
; 0.348 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.012      ;
; 0.348 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 1.025      ;
; 0.349 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.019      ;
; 0.349 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.014      ;
; 0.349 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.013      ;
; 0.350 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.013      ;
; 0.350 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[13].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.014      ;
; 0.351 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.021      ;
; 0.351 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][20] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.021      ;
; 0.351 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.010      ;
; 0.351 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.016      ;
; 0.352 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.016      ;
; 0.352 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.014      ;
; 0.352 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.016      ;
; 0.352 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[11].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.014      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.023      ;
; 0.354 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.019      ;
; 0.354 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.012      ;
; 0.354 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.017      ;
; 0.355 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.020      ;
; 0.356 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.014      ;
; 0.356 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.026      ;
; 0.356 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.026      ;
; 0.356 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                             ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a9~porta_datain_reg0                             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.018      ;
; 0.356 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.019      ;
; 0.357 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][37]                                                                                                           ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a36~porta_datain_reg0                                           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.021      ;
; 0.357 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.022      ;
; 0.357 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.020      ;
; 0.358 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.023      ;
; 0.358 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.023      ;
; 0.359 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17]                                                                                            ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a9~porta_datain_reg0                             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.021      ;
; 0.359 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[0]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.018      ;
; 0.359 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[13].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.023      ;
; 0.359 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.023      ;
; 0.359 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[11].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.021      ;
; 0.360 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.030      ;
; 0.360 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.025      ;
; 0.360 ; adaptive_fir:adaptive_fir_inst|f_14[8]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.025      ;
; 0.361 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.019      ;
; 0.361 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.031      ;
; 0.361 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.031      ;
; 0.361 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4]                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|altsyncram_5ah1:FIFOram|ram_block1a0~porta_address_reg0                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.460      ; 1.043      ;
; 0.361 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.025      ;
; 0.361 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[13].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.025      ;
; 0.362 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.032      ;
; 0.362 ; adaptive_fir:adaptive_fir_inst|f_11[13]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.027      ;
; 0.362 ; adaptive_fir:adaptive_fir_inst|f_13[11]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.027      ;
; 0.362 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                        ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a9~porta_address_reg0                            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.024      ;
; 0.362 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[13].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.026      ;
; 0.362 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[13].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.026      ;
; 0.363 ; adaptive_fir:adaptive_fir_inst|f_2[15]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.028      ;
; 0.363 ; adaptive_fir:adaptive_fir_inst|f_13[15]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.028      ;
; 0.363 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                        ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a18~porta_address_reg0                           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.463      ; 1.048      ;
; 0.363 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[13].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.027      ;
; 0.363 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.027      ;
; 0.363 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.027      ;
; 0.363 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.026      ;
; 0.363 ; adaptive_fir:adaptive_fir_inst|f_14[7]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.028      ;
; 0.363 ; adaptive_fir:adaptive_fir_inst|f_14[15]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.027      ;
; 0.364 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[0]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.029      ;
; 0.364 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.029      ;
; 0.364 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.034      ;
; 0.364 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                        ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a0~porta_address_reg0                            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.035      ;
; 0.364 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[13].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.028      ;
; 0.364 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[13].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][20] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.028      ;
; 0.364 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                                            ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~porta_datain_reg0                                            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 1.054      ;
; 0.364 ; adaptive_fir:adaptive_fir_inst|f_4[12]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.028      ;
; 0.364 ; adaptive_fir:adaptive_fir_inst|f_14[14]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.028      ;
; 0.365 ; adaptive_fir:adaptive_fir_inst|f_13[14]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.030      ;
; 0.365 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.027      ;
; 0.365 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.023      ;
; 0.365 ; adaptive_fir:adaptive_fir_inst|f_6[5]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.030      ;
; 0.365 ; adaptive_fir:adaptive_fir_inst|f_14[9]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.030      ;
; 0.366 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[0]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.025      ;
; 0.366 ; adaptive_fir:adaptive_fir_inst|f_5[13]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.031      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.345 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4] ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_datain_reg0                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.007      ;
; 0.347 ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_data[5]                                                                                                        ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~porta_datain_reg0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.463      ; 1.032      ;
; 0.349 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3] ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_datain_reg0                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.011      ;
; 0.360 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0] ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_datain_reg0                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.022      ;
; 0.362 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5] ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_datain_reg0                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.024      ;
; 0.362 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[0]                                                                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_address_reg0                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.026      ;
; 0.363 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1] ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_datain_reg0                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.025      ;
; 0.366 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_address_reg0                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.030      ;
; 0.372 ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_data[25]                                                                                                       ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~porta_datain_reg0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.463      ; 1.057      ;
; 0.373 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2] ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_datain_reg0                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.035      ;
; 0.376 ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_data[16]                                                                                                       ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~porta_datain_reg0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.463      ; 1.061      ;
; 0.377 ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_data[26]                                                                                                       ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~porta_datain_reg0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.463      ; 1.062      ;
; 0.377 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6] ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_datain_reg0                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.039      ;
; 0.382 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7] ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_datain_reg0                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.044      ;
; 0.383 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|wrptr_g[3]                                                                                        ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~porta_address_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.438      ; 1.043      ;
; 0.385 ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_data[17]                                                                                                       ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~porta_datain_reg0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.463      ; 1.070      ;
; 0.385 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[5]                                                                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_address_reg0                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.049      ;
; 0.393 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]                                          ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_ftb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.433      ; 1.048      ;
; 0.395 ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_data[3]                                                                                                        ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~porta_datain_reg0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.463      ; 1.080      ;
; 0.395 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|wrptr_g[4]                                                                                        ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~porta_address_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.438      ; 1.055      ;
; 0.396 ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_data[4]                                                                                                        ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~porta_datain_reg0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.463      ; 1.081      ;
; 0.401 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|wrptr_g[2]                                                                                        ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~porta_address_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.438      ; 1.061      ;
; 0.402 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[0]                                                                              ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[0]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[8]                                                                              ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[8]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                    ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char                                                                                                               ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|out_valid                                                                                                                       ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|out_valid                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                       ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                       ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                                       ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE1                                                                                       ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE1                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2                                                                                       ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[5]                                                                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[5]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[2]                                                                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[2]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|full                                                                                                                                       ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|full                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|empty                                                                                                                                      ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|empty                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[0]                                                                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[0]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[1]                                                                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[1]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[3]                                                                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[3]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[4]                                                                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[4]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                    ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write                                                                                                 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[3]                                                                                         ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[3]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]                                                                                         ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[1]                                                                                         ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[2]                                                                                         ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[2]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|first_trans                                                                                           ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|first_trans                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[15]                                                                             ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[15]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[7]                                                                              ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[7]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem_used[2]                                                                                   ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem_used[2]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                               ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[5]                                                                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[5]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[2]                                                                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[2]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[3]                                                                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[3]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[4]                                                                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[4]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_sop                                                                                                                        ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_sop                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                       ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_esc                                                                                                                        ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_esc                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_eop                                                                                                                        ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_eop                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                   ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                                       ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[10]                                                                             ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[10]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[2]                                                                              ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[9]                                                                              ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[9]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[1]                                                                              ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[5]                                                                              ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[5]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[13]                                                                             ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[13]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[12]                                                                             ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[12]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[4]                                                                              ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[4]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[3]                                                                              ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[3]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[11]                                                                             ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[11]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[6]                                                                              ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[6]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[14]                                                                             ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[14]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][83]                                                                                    ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][83]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|dffe_af                                                                                          ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|dffe_af                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|dffe_nae                                                                                         ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|dffe_nae                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|pending_reads[0]                                                                                                                                ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|pending_reads[0]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|full_dff                                                                    ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|full_dff                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|reading_first_pixel_in_image                                                                                                                    ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|reading_first_pixel_in_image                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][84]                                                                                    ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][84]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem_used[2]                                                                                 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem_used[2]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_avalon_sram_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                     ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_avalon_sram_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][53]                                                                                    ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][53]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|count[0]                                                                                 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|count[0]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|use_reg                                                                                  ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|use_reg                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][19]                                                                                    ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][19]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[1]                                                                           ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[1]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][60]                                                                                    ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][60]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][87]                                                                                    ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][87]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|endofpacket_reg                                                                          ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|endofpacket_reg                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|s_pixel_buffer.STATE_1_WAIT_FOR_LAST_PIXEL                                                                                                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|s_pixel_buffer.STATE_1_WAIT_FOR_LAST_PIXEL                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL                                                                                                  ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|s_pixel_buffer.STATE_2_READ_BUFFER                                                                                                              ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|s_pixel_buffer.STATE_2_READ_BUFFER                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_height_valid                                               ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_height_valid                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                                                                ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[5]                                                             ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[5]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.373 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[1]                                                                                          ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.364      ; 0.959      ;
; 0.378 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[0]                                                                                          ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.364      ; 0.964      ;
; 0.381 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[4]                                                                                          ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.364      ; 0.967      ;
; 0.383 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[5]                                                                                          ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.364      ; 0.969      ;
; 0.392 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[6]                                                                                          ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.364      ; 0.978      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                                              ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                  ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]                                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[8]                                                                                                                           ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[8]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                     ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                          ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                          ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                          ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                          ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                           ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                       ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]                                                                                                                                                                ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                            ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                       ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                            ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                            ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                            ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                             ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2]                                                                                        ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[1]                                                                                        ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]                                                                                                                                         ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                        ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                                      ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                         ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                        ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                         ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                       ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]                                                                                                                  ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]                                                                                                                  ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]                                                                                                                                                                ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.407 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_PADDED                                                                                                                 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_PADDED                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.674      ;
; 0.408 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[3]                                                                                          ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.364      ; 0.994      ;
; 0.408 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[0]                                                                                        ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[0]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|altsyncram_q2d2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.365      ; 0.995      ;
; 0.409 ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]                                                                                                                  ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]                                                                                                                  ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.674      ;
; 0.413 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                                     ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|altsyncram_36d2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.372      ; 1.007      ;
; 0.416 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                                       ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|altsyncram_nrc2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.379      ; 1.017      ;
; 0.421 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.688      ;
; 0.423 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                                     ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|altsyncram_36d2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.372      ; 1.017      ;
; 0.426 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                       ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|altsyncram_nrc2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.379      ; 1.027      ;
; 0.426 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                                       ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|altsyncram_nrc2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.379      ; 1.027      ;
; 0.426 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.693      ;
; 0.427 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                                     ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|altsyncram_36d2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.372      ; 1.021      ;
; 0.427 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                                     ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|altsyncram_36d2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.372      ; 1.021      ;
; 0.427 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[7]                                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[7]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.694      ;
; 0.427 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|altsyncram_q2d2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.386      ; 1.035      ;
; 0.428 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                                             ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                                                                                             ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                              ; To Node                                                                                                                                                                                ; Launch Clock                                                                     ; Latch Clock                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+
; 0.403 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                              ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                              ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|s_mode                                                                                                      ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|s_mode                                                                                                      ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.421 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.687      ;
; 0.422 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.688      ;
; 0.423 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]               ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2                       ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.689      ;
; 0.426 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.381      ; 1.029      ;
; 0.428 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                   ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_G[2]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                              ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.694      ;
; 0.429 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_VS                                                                                                      ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_R[1]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                   ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_G[0]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_B[5]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_R[5]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_HS                                                                                                      ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                   ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_G[4]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                   ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_G[3]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                 ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[1] ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.697      ;
; 0.431 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_R[0]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_B[4]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_B[2]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_R[4]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                   ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_G[6]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                   ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_G[1]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                      ; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                      ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.697      ;
; 0.433 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_B[6]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.698      ;
; 0.447 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.714      ;
; 0.452 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.381      ; 1.055      ;
; 0.455 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.381      ; 1.058      ;
; 0.455 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.381      ; 1.058      ;
; 0.464 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.381      ; 1.067      ;
; 0.465 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.731      ;
; 0.556 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                   ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_G[5]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.822      ;
; 0.556 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                              ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.822      ;
; 0.579 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.845      ;
; 0.581 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_R[7]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.849      ;
; 0.600 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_B[1]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.866      ;
; 0.601 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_B[0]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.867      ;
; 0.601 ; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                      ; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.867      ;
; 0.602 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[5] ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[5] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.868      ;
; 0.602 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[7] ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[7] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.868      ;
; 0.603 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_R[6]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.868      ;
; 0.603 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_B[3]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.869      ;
; 0.612 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.880      ;
; 0.615 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[0]               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.881      ;
; 0.622 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                   ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_G[7]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.886      ;
; 0.622 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.888      ;
; 0.622 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.888      ;
; 0.623 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.889      ;
; 0.623 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.889      ;
; 0.624 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.890      ;
; 0.626 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_R[3]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.889      ;
; 0.626 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                      ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_BLANK                                                                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.889      ;
; 0.638 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.904      ;
; 0.641 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                              ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.907      ;
; 0.642 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.908      ;
; 0.644 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.910      ;
; 0.650 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.916      ;
; 0.651 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.918      ;
; 0.652 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.919      ;
; 0.652 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.918      ;
; 0.657 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.923      ;
; 0.659 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.926      ;
; 0.662 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.928      ;
; 0.663 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.930      ;
; 0.664 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.931      ;
; 0.664 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.931      ;
; 0.665 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.932      ;
; 0.666 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                            ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|s_mode                                                                                                      ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.932      ;
; 0.667 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.933      ;
; 0.670 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.937      ;
; 0.671 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.938      ;
; 0.675 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.941      ;
; 0.676 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.942      ;
; 0.681 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[0]               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.947      ;
; 0.682 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2                       ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.948      ;
; 0.685 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.951      ;
; 0.686 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                 ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.952      ;
; 0.693 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.959      ;
; 0.694 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[0]               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.960      ;
; 0.695 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.961      ;
; 0.698 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.964      ;
; 0.702 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.968      ;
; 0.710 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[0]               ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2                       ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.976      ;
; 0.743 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.009      ;
; 0.745 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.011      ;
; 0.745 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.011      ;
; 0.749 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.015      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'GPIO[8]'                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.426 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity1                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[1]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.098      ; 0.710      ;
; 0.440 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[4]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[4]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[3]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[3]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[5]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[5]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[0]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[1]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[2]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[2]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 0.669      ;
; 0.454 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity2a0            ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity1                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.048      ; 0.688      ;
; 0.478 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity1                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[0]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.048      ; 0.712      ;
; 0.486 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[3]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[4]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.050      ; 0.722      ;
; 0.487 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[3]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[5]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.050      ; 0.723      ;
; 0.506 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[5]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity2a1            ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.016      ; 0.708      ;
; 0.575 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity2a1            ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity1                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.048      ; 0.809      ;
; 0.604 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[0] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.118      ; 0.908      ;
; 0.695 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 0.924      ;
; 0.747 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[3]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity2a0            ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.016      ; 0.949      ;
; 0.795 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[1] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.118      ; 1.099      ;
; 0.806 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity2a0            ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.016      ; 1.008      ;
; 0.840 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[2] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.073      ; 1.099      ;
; 0.842 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdptr_g[0]                                           ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.073      ; 1.101      ;
; 0.846 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[3] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.033      ; 1.065      ;
; 0.847 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdptr_g[1]                                           ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.033      ; 1.066      ;
; 0.852 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[5]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdptr_g[5]                                           ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.033      ; 1.071      ;
; 0.870 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[2]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.050      ; 1.106      ;
; 0.874 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[3]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.050      ; 1.110      ;
; 0.881 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[6] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[1]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.098      ; 1.165      ;
; 0.882 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[2]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[3]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.050      ; 1.118      ;
; 0.889 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdptr_g[3]                                           ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.067      ; 1.142      ;
; 0.910 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[4]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity2a1            ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.016      ; 1.112      ;
; 0.912 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[2]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity2a0            ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.016      ; 1.114      ;
; 0.987 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdptr_g[4]                                           ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.098      ; 1.271      ;
; 1.009 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.046      ; 1.241      ;
; 1.015 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdptr_g[5]                                           ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.098      ; 1.299      ;
; 1.030 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.046      ; 1.262      ;
; 1.052 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[2]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[4] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.033      ; 1.271      ;
; 1.053 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[3]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[5] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.081      ; 1.320      ;
; 1.053 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[2]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdptr_g[2]                                           ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.033      ; 1.272      ;
; 1.054 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[3]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdptr_g[3]                                           ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.081      ; 1.321      ;
; 1.100 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[2]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[4]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.050      ; 1.336      ;
; 1.138 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[4]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdptr_g[4]                                           ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.033      ; 1.357      ;
; 1.141 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[2]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[5]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.050      ; 1.377      ;
; 1.141 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.049      ; 1.376      ;
; 1.146 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[1]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.070      ; 1.402      ;
; 1.149 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[1]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.098      ; 1.433      ;
; 1.196 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[5]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[6] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.033      ; 1.415      ;
; 1.200 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity2a0            ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.048      ; 1.434      ;
; 1.222 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[6] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[2]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.113      ; 1.521      ;
; 1.225 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[1]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.070      ; 1.481      ;
; 1.243 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity1                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[4]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.098      ; 1.527      ;
; 1.262 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity1                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[2]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.098      ; 1.546      ;
; 1.282 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity1                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[3]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.098      ; 1.566      ;
; 1.296 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity1                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[5]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.098      ; 1.580      ;
; 1.366 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[4]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.050      ; 1.602      ;
; 1.400 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[6] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[6]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.146      ; 1.732      ;
; 1.406 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.049      ; 1.641      ;
; 1.409 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[5]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[1]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.076      ; 1.671      ;
; 1.417 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[5]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.050      ; 1.653      ;
; 1.471 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[5]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.076      ; 1.733      ;
; 1.500 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[4]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.070      ; 1.756      ;
; 1.513 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[3]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.098      ; 1.797      ;
; 1.521 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[2]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.098      ; 1.805      ;
; 1.551 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[5]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.070      ; 1.807      ;
; 1.589 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdptr_g[3]                                           ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.078      ; 1.853      ;
; 1.589 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[1] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.078      ; 1.853      ;
; 1.589 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[0] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.078      ; 1.853      ;
; 1.589 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[5] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.078      ; 1.853      ;
; 1.596 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[4]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.070      ; 1.852      ;
; 1.600 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[4]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[6] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.033      ; 1.819      ;
; 1.600 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[3]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.076      ; 1.862      ;
; 1.649 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[5]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.070      ; 1.905      ;
; 1.691 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[4]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[1]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.076      ; 1.953      ;
; 1.709 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[1]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.049      ; 1.944      ;
; 1.723 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdptr_g[3]                                           ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.078      ; 1.987      ;
; 1.723 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[1] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.078      ; 1.987      ;
; 1.723 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[0] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.078      ; 1.987      ;
; 1.723 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[5] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.078      ; 1.987      ;
; 1.756 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdptr_g[2]                                           ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.098      ; 2.040      ;
; 1.757 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[6] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[5]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.703      ; 2.646      ;
; 1.757 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[6] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[7]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.703      ; 2.646      ;
; 1.758 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[5]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[2]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.076      ; 2.020      ;
; 1.769 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[4]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.076      ; 2.031      ;
; 1.776 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[6] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[10]       ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.121      ; 2.083      ;
; 1.780 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[4]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.098      ; 2.064      ;
; 1.831 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[5]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.098      ; 2.115      ;
; 1.843 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[1]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.049      ; 2.078      ;
; 1.874 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.049      ; 2.109      ;
; 1.934 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdptr_g[1]                                           ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.098      ; 2.218      ;
; 1.961 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[5]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[6]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.109      ; 2.256      ;
; 2.029 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[4] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[10]       ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.121      ; 2.336      ;
; 2.034 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity1                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.028      ; 2.248      ;
; 2.034 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[0]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.028      ; 2.248      ;
; 2.034 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity2a0            ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.028      ; 2.248      ;
; 2.034 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity2a1            ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.028      ; 2.248      ;
; 2.041 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[2]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.073      ; 2.300      ;
; 2.047 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[4]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[2]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.076      ; 2.309      ;
; 2.055 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[2]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.070      ; 2.311      ;
; 2.069 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.015      ; 2.270      ;
; 2.069 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdptr_g[2]                                           ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.015      ; 2.270      ;
; 2.069 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdptr_g[4]                                           ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.015      ; 2.270      ;
; 2.069 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.015      ; 2.270      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ADA_DCO'                                                                    ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 2.101 ; ADA_D[7]  ; per_a2da_d[7]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 3.060      ; 6.347      ;
; 2.114 ; ADA_D[4]  ; per_a2da_d[4]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 3.031      ; 6.331      ;
; 2.155 ; ADA_D[13] ; per_a2da_d[13] ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 3.051      ; 6.392      ;
; 2.162 ; ADA_D[11] ; per_a2da_d[11] ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 3.031      ; 6.379      ;
; 2.169 ; ADA_D[2]  ; per_a2da_d[2]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 3.052      ; 6.407      ;
; 2.173 ; ADA_D[8]  ; per_a2da_d[8]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 3.025      ; 6.384      ;
; 2.185 ; ADA_D[9]  ; per_a2da_d[9]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 3.030      ; 6.401      ;
; 2.255 ; ADA_D[10] ; per_a2da_d[10] ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 3.025      ; 6.466      ;
; 2.262 ; ADA_D[12] ; per_a2da_d[12] ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 3.060      ; 6.508      ;
; 2.273 ; ADA_D[3]  ; per_a2da_d[3]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 3.052      ; 6.511      ;
; 2.278 ; ADA_D[6]  ; per_a2da_d[6]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 3.001      ; 6.465      ;
; 2.360 ; ADA_D[5]  ; per_a2da_d[5]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 3.026      ; 6.572      ;
; 2.413 ; ADA_D[1]  ; per_a2da_d[1]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 3.030      ; 6.629      ;
; 2.482 ; ADA_D[0]  ; per_a2da_d[0]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 3.031      ; 6.699      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ADB_DCO'                                                                    ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 2.134 ; ADB_D[4]  ; per_a2db_d[4]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 3.075      ; 6.395      ;
; 2.177 ; ADB_D[9]  ; per_a2db_d[9]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 3.057      ; 6.420      ;
; 2.190 ; ADB_D[1]  ; per_a2db_d[1]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 3.003      ; 6.379      ;
; 2.194 ; ADB_D[0]  ; per_a2db_d[0]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 3.003      ; 6.383      ;
; 2.237 ; ADB_D[8]  ; per_a2db_d[8]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 3.062      ; 6.485      ;
; 2.263 ; ADB_D[7]  ; per_a2db_d[7]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 3.049      ; 6.498      ;
; 2.279 ; ADB_D[2]  ; per_a2db_d[2]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 3.053      ; 6.518      ;
; 2.373 ; ADB_D[6]  ; per_a2db_d[6]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 3.073      ; 6.632      ;
; 2.377 ; ADB_D[10] ; per_a2db_d[10] ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 3.030      ; 6.593      ;
; 2.407 ; ADB_D[11] ; per_a2db_d[11] ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 3.043      ; 6.636      ;
; 2.437 ; ADB_D[5]  ; per_a2db_d[5]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 3.037      ; 6.660      ;
; 2.520 ; ADB_D[3]  ; per_a2db_d[3]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 3.043      ; 6.749      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'ADA_DCO'                                                                ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 2.060 ; KEY[3]    ; per_a2da_d[7]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.948      ; 9.866      ;
; 2.060 ; KEY[3]    ; per_a2da_d[12] ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.948      ; 9.866      ;
; 2.753 ; KEY[3]    ; per_a2da_d[5]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.915      ; 9.140      ;
; 3.459 ; KEY[3]    ; per_a2da_d[6]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.891      ; 8.410      ;
; 3.477 ; KEY[3]    ; per_a2da_d[13] ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.939      ; 8.440      ;
; 3.716 ; KEY[3]    ; per_a2da_d[9]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.919      ; 8.181      ;
; 3.716 ; KEY[3]    ; per_a2da_d[1]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.919      ; 8.181      ;
; 3.741 ; KEY[3]    ; per_a2da_d[8]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.914      ; 8.151      ;
; 3.741 ; KEY[3]    ; per_a2da_d[10] ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.914      ; 8.151      ;
; 4.092 ; KEY[3]    ; per_a2da_d[0]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.920      ; 7.806      ;
; 4.092 ; KEY[3]    ; per_a2da_d[4]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.920      ; 7.806      ;
; 4.092 ; KEY[3]    ; per_a2da_d[11] ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.920      ; 7.806      ;
; 4.195 ; KEY[3]    ; per_a2da_d[3]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.940      ; 7.723      ;
; 4.195 ; KEY[3]    ; per_a2da_d[2]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.940      ; 7.723      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'ADB_DCO'                                                                ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 2.082 ; KEY[3]    ; per_a2db_d[2]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.941      ; 9.837      ;
; 2.278 ; KEY[3]    ; per_a2db_d[8]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.950      ; 9.650      ;
; 2.321 ; KEY[3]    ; per_a2db_d[4]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.962      ; 9.619      ;
; 2.399 ; KEY[3]    ; per_a2db_d[6]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.961      ; 9.540      ;
; 2.683 ; KEY[3]    ; per_a2db_d[10] ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.919      ; 9.214      ;
; 3.496 ; KEY[3]    ; per_a2db_d[0]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.894      ; 8.376      ;
; 3.496 ; KEY[3]    ; per_a2db_d[1]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.894      ; 8.376      ;
; 3.768 ; KEY[3]    ; per_a2db_d[7]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.938      ; 8.148      ;
; 3.796 ; KEY[3]    ; per_a2db_d[9]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.946      ; 8.128      ;
; 3.819 ; KEY[3]    ; per_a2db_d[5]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.927      ; 8.086      ;
; 4.002 ; KEY[3]    ; per_a2db_d[11] ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.932      ; 7.908      ;
; 4.002 ; KEY[3]    ; per_a2db_d[3]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.932      ; 7.908      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                    ;
+--------+-----------+-------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                               ; Launch Clock ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; 10.308 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[10][11]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.659      ; 10.087     ;
; 10.308 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[10][10]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.659      ; 10.087     ;
; 10.308 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[10][9]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.659      ; 10.087     ;
; 10.308 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[10][8]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.659      ; 10.087     ;
; 10.308 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[10][7]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.659      ; 10.087     ;
; 10.308 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[10][6]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.659      ; 10.087     ;
; 10.308 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[10][5]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.659      ; 10.087     ;
; 10.308 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[10][4]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.659      ; 10.087     ;
; 10.308 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[10][3]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.659      ; 10.087     ;
; 10.308 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[10][2]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.659      ; 10.087     ;
; 10.308 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[10][1]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.659      ; 10.087     ;
; 10.308 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[10][0]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.659      ; 10.087     ;
; 10.547 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][11]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.650      ; 9.839      ;
; 10.547 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][10]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.650      ; 9.839      ;
; 10.547 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][9]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.650      ; 9.839      ;
; 10.547 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][8]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.650      ; 9.839      ;
; 10.547 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][7]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.650      ; 9.839      ;
; 10.547 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][6]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.650      ; 9.839      ;
; 10.547 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][5]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.650      ; 9.839      ;
; 10.547 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][4]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.650      ; 9.839      ;
; 10.547 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][3]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.650      ; 9.839      ;
; 10.547 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][2]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.650      ; 9.839      ;
; 10.547 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][1]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.650      ; 9.839      ;
; 10.547 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][0]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.650      ; 9.839      ;
; 10.560 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][11]~_Duplicate_2 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.631      ; 9.807      ;
; 10.560 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][10]~_Duplicate_2 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.631      ; 9.807      ;
; 10.560 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][9]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.631      ; 9.807      ;
; 10.560 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][8]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.631      ; 9.807      ;
; 10.560 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][7]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.631      ; 9.807      ;
; 10.560 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][6]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.631      ; 9.807      ;
; 10.560 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][5]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.631      ; 9.807      ;
; 10.560 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][4]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.631      ; 9.807      ;
; 10.560 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][3]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.631      ; 9.807      ;
; 10.560 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][2]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.631      ; 9.807      ;
; 10.560 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][1]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.631      ; 9.807      ;
; 10.560 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][0]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.631      ; 9.807      ;
; 10.621 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[13][11]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.664      ; 9.779      ;
; 10.621 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[13][10]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.664      ; 9.779      ;
; 10.621 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[13][9]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.664      ; 9.779      ;
; 10.621 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[13][8]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.664      ; 9.779      ;
; 10.621 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[13][7]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.664      ; 9.779      ;
; 10.621 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[13][6]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.664      ; 9.779      ;
; 10.621 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[13][5]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.664      ; 9.779      ;
; 10.621 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[13][4]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.664      ; 9.779      ;
; 10.621 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[13][3]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.664      ; 9.779      ;
; 10.621 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[13][2]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.664      ; 9.779      ;
; 10.621 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[13][1]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.664      ; 9.779      ;
; 10.621 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[13][0]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.664      ; 9.779      ;
; 10.627 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][11]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.633      ; 9.742      ;
; 10.627 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][10]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.633      ; 9.742      ;
; 10.627 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][9]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.633      ; 9.742      ;
; 10.627 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][8]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.633      ; 9.742      ;
; 10.627 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][7]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.633      ; 9.742      ;
; 10.627 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][6]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.633      ; 9.742      ;
; 10.627 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][5]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.633      ; 9.742      ;
; 10.627 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][4]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.633      ; 9.742      ;
; 10.627 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][3]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.633      ; 9.742      ;
; 10.627 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][2]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.633      ; 9.742      ;
; 10.627 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][1]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.633      ; 9.742      ;
; 10.627 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][0]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.633      ; 9.742      ;
; 10.634 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[5][3]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.663      ; 9.765      ;
; 10.634 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[5][2]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.663      ; 9.765      ;
; 10.634 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[5][1]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.663      ; 9.765      ;
; 10.634 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[5][0]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.663      ; 9.765      ;
; 10.634 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[5][11]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.663      ; 9.765      ;
; 10.634 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[5][10]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.663      ; 9.765      ;
; 10.634 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[5][9]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.663      ; 9.765      ;
; 10.634 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[5][8]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.663      ; 9.765      ;
; 10.634 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[5][7]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.663      ; 9.765      ;
; 10.634 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[5][6]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.663      ; 9.765      ;
; 10.634 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[5][5]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.663      ; 9.765      ;
; 10.634 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[5][4]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.663      ; 9.765      ;
; 10.634 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[5][3]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.663      ; 9.765      ;
; 10.634 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[5][2]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.663      ; 9.765      ;
; 10.634 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[5][1]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.663      ; 9.765      ;
; 10.634 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[5][0]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.663      ; 9.765      ;
; 10.634 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[5][15]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.663      ; 9.765      ;
; 10.634 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[5][14]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.663      ; 9.765      ;
; 10.634 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[5][13]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.663      ; 9.765      ;
; 10.634 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[5][12]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.663      ; 9.765      ;
; 10.634 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[5][11]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.663      ; 9.765      ;
; 10.634 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[5][10]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.663      ; 9.765      ;
; 10.634 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[5][9]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.663      ; 9.765      ;
; 10.634 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[5][8]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.663      ; 9.765      ;
; 10.634 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[5][7]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.663      ; 9.765      ;
; 10.634 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[5][6]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.663      ; 9.765      ;
; 10.634 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[5][5]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.663      ; 9.765      ;
; 10.634 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[5][4]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.663      ; 9.765      ;
; 10.636 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][11]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.604      ; 9.704      ;
; 10.636 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][10]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.604      ; 9.704      ;
; 10.636 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][9]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.604      ; 9.704      ;
; 10.636 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][8]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.604      ; 9.704      ;
; 10.636 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][7]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.604      ; 9.704      ;
; 10.636 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][6]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.604      ; 9.704      ;
; 10.636 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][5]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.604      ; 9.704      ;
; 10.636 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][4]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.604      ; 9.704      ;
; 10.636 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][3]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.604      ; 9.704      ;
; 10.636 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][2]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.604      ; 9.704      ;
; 10.636 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][1]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.604      ; 9.704      ;
; 10.636 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][0]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.604      ; 9.704      ;
+--------+-----------+-------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                      ; To Node                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.408 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[7]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 7.530      ;
; 12.408 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[6]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 7.530      ;
; 12.408 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[5]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 7.530      ;
; 12.408 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[4]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 7.530      ;
; 12.408 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[3]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 7.530      ;
; 12.408 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[2]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 7.530      ;
; 12.408 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[1]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 7.530      ;
; 12.408 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[0]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 7.530      ;
; 12.442 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[10]                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 7.485      ;
; 12.442 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[2]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 7.485      ;
; 12.442 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[12]                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 7.485      ;
; 12.442 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[4]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 7.485      ;
; 12.469 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[14]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 7.468      ;
; 12.475 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[9]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 7.456      ;
; 12.475 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[1]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 7.456      ;
; 12.475 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[5]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 7.456      ;
; 12.475 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[13]                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 7.456      ;
; 12.866 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][83]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 7.071      ;
; 12.866 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][69]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 7.071      ;
; 12.866 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][60]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 7.071      ;
; 12.866 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][70]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 7.071      ;
; 12.866 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][87]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 7.071      ;
; 12.866 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][60]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 7.071      ;
; 12.866 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][19]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 7.071      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[15]                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 7.067      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[14]                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 7.071      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[13]                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 7.067      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[12]                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 7.067      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[11]                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 7.067      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[10]                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 7.067      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[9]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 7.067      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[8]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 7.067      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[20]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 7.071      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[19]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 7.071      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[18]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 7.071      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[17]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 7.071      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[16]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 7.071      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[15]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 7.071      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[13]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 7.071      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[12]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 7.067      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[11]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 7.071      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[10]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 7.071      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[9]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 7.071      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[8]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 7.071      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[7]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 7.071      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[6]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 7.071      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[5]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 7.071      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[4]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 7.071      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[3]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 7.071      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[2]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 7.071      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[0]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 7.063      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[8]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 7.063      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[15]                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 7.063      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[7]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 7.063      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[3]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 7.063      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[11]                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 7.063      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[6]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 7.063      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[14]                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 7.063      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][83]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 7.070      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][83]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 7.070      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][69]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 7.070      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][84]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 7.070      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][8]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 7.044      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][7]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 7.044      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][6]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 7.044      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][5]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 7.044      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][2]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 7.044      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][1]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 7.044      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem_used[2]                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 7.054      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem_used[1]                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 7.054      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem_used[0]                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 7.054      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem_used[2]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 7.067      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 7.067      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem_used[1]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 7.067      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][70]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 7.070      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][53]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 7.067      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][87]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 7.070      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][19]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 7.070      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][86]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 7.067      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][86]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 7.055      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][53]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 7.055      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][86]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 7.067      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 7.073      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[2]                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 7.074      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][53]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 7.067      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|count[0]                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 7.068      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|use_reg                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 7.068      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 7.073      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 7.073      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[0]                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 7.072      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[1]                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 7.072      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|packet_in_progress                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 7.074      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|locked[1]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 7.073      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][19]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 7.070      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[1]                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 7.068      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][60]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 7.068      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][87]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 7.070      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|endofpacket_reg               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 7.068      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|byteen_reg[1]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 7.071      ;
; 12.867 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|byteen_reg[0]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 7.071      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 93.223 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.132     ; 6.643      ;
; 93.223 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.132     ; 6.643      ;
; 93.223 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.132     ; 6.643      ;
; 93.223 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.132     ; 6.643      ;
; 93.223 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.132     ; 6.643      ;
; 93.223 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.132     ; 6.643      ;
; 93.223 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.132     ; 6.643      ;
; 93.223 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.132     ; 6.643      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 6.638      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 6.638      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 6.638      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 6.638      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 6.638      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 6.638      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.142     ; 6.632      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.142     ; 6.632      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.142     ; 6.632      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.142     ; 6.632      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.142     ; 6.632      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.142     ; 6.632      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.142     ; 6.632      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.143     ; 6.631      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.143     ; 6.631      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.143     ; 6.631      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.143     ; 6.631      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.143     ; 6.631      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.143     ; 6.631      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.143     ; 6.631      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.140     ; 6.634      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.140     ; 6.634      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.140     ; 6.634      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.140     ; 6.634      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.140     ; 6.634      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.140     ; 6.634      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.140     ; 6.634      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.139     ; 6.635      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.139     ; 6.635      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.139     ; 6.635      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.139     ; 6.635      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.139     ; 6.635      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.138     ; 6.636      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.138     ; 6.636      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.138     ; 6.636      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.138     ; 6.636      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.138     ; 6.636      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.138     ; 6.636      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.138     ; 6.636      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.137     ; 6.637      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.137     ; 6.637      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.137     ; 6.637      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.137     ; 6.637      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.137     ; 6.637      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.137     ; 6.637      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.137     ; 6.637      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.137     ; 6.637      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.137     ; 6.637      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.137     ; 6.637      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.137     ; 6.637      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.137     ; 6.637      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.137     ; 6.637      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.151     ; 6.623      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.151     ; 6.623      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.151     ; 6.623      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.151     ; 6.623      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.151     ; 6.623      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.151     ; 6.623      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.151     ; 6.623      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.151     ; 6.623      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.151     ; 6.623      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.150     ; 6.624      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.150     ; 6.624      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.150     ; 6.624      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.150     ; 6.624      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.150     ; 6.624      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.150     ; 6.624      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.150     ; 6.624      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.150     ; 6.624      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.150     ; 6.624      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.150     ; 6.624      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.141     ; 6.633      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.141     ; 6.633      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.141     ; 6.633      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.141     ; 6.633      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.141     ; 6.633      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.141     ; 6.633      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.141     ; 6.633      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.142     ; 6.632      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.142     ; 6.632      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.142     ; 6.632      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.142     ; 6.632      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.142     ; 6.632      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.150     ; 6.624      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.150     ; 6.624      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.150     ; 6.624      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.150     ; 6.624      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.150     ; 6.624      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.150     ; 6.624      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.150     ; 6.624      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.141     ; 6.633      ;
; 93.224 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.141     ; 6.633      ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.026 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6] ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sensor                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.293      ;
; 4.072 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.121      ; 4.379      ;
; 4.072 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.121      ; 4.379      ;
; 4.072 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.121      ; 4.379      ;
; 4.072 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.121      ; 4.379      ;
; 4.072 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.121      ; 4.379      ;
; 4.072 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.121      ; 4.379      ;
; 4.072 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.121      ; 4.379      ;
; 4.072 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|edge_detector_register                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.121      ; 4.379      ;
; 4.073 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.119      ; 4.378      ;
; 4.073 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.119      ; 4.378      ;
; 4.073 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.119      ; 4.378      ;
; 4.073 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.119      ; 4.378      ;
; 4.073 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.119      ; 4.378      ;
; 4.073 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.119      ; 4.378      ;
; 4.073 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.119      ; 4.378      ;
; 4.073 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_valid                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 4.370      ;
; 4.073 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[0]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 4.370      ;
; 4.073 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 4.370      ;
; 4.073 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[2]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 4.370      ;
; 4.073 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[3]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 4.370      ;
; 4.073 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[4]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 4.370      ;
; 4.073 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|full                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 4.370      ;
; 4.073 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[5]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 4.370      ;
; 4.073 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 4.370      ;
; 4.073 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|internal_out_valid                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 4.370      ;
; 4.073 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.119      ; 4.378      ;
; 4.073 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 4.369      ;
; 4.073 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 4.369      ;
; 4.073 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 4.369      ;
; 4.073 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 4.369      ;
; 4.073 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 4.369      ;
; 4.073 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 4.369      ;
; 4.073 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[10]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 4.369      ;
; 4.073 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 4.369      ;
; 4.074 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 4.367      ;
; 4.074 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 4.367      ;
; 4.074 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 4.367      ;
; 4.074 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 4.367      ;
; 4.074 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 4.367      ;
; 4.074 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[4]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 4.367      ;
; 4.074 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[5]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 4.367      ;
; 4.074 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[6]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 4.367      ;
; 4.074 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[0]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 4.371      ;
; 4.074 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[1]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 4.371      ;
; 4.074 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[2]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 4.371      ;
; 4.074 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[3]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 4.371      ;
; 4.074 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[5]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 4.371      ;
; 4.074 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[4]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 4.371      ;
; 4.074 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|out_valid                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 4.371      ;
; 4.074 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[1]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 4.367      ;
; 4.074 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[0]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 4.367      ;
; 4.074 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 4.366      ;
; 4.074 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[5]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 4.367      ;
; 4.074 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[7]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 4.367      ;
; 4.074 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[6]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 4.367      ;
; 4.074 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[3]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 4.367      ;
; 4.074 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[4]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 4.367      ;
; 4.074 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|received_channel                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 4.366      ;
; 4.074 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|out_endofpacket                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 4.366      ;
; 4.074 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[4]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 4.368      ;
; 4.074 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[5]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 4.368      ;
; 4.074 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[6]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 4.368      ;
; 4.074 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 4.368      ;
; 4.074 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[12]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 4.368      ;
; 4.074 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[13]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 4.368      ;
; 4.074 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 4.368      ;
; 4.074 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 4.368      ;
; 4.074 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[0]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 4.365      ;
; 4.074 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 4.365      ;
; 4.074 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[1]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 4.365      ;
; 4.074 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[1]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 4.365      ;
; 4.074 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[2]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 4.365      ;
; 4.074 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[2]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 4.365      ;
; 4.074 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[3]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 4.365      ;
; 4.074 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[3]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 4.365      ;
; 4.074 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 4.356      ;
; 4.074 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 4.356      ;
; 4.074 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 4.356      ;
; 4.074 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_sop                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 4.355      ;
; 4.074 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[2]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 4.368      ;
; 4.074 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_esc                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 4.355      ;
; 4.074 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_eop                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 4.355      ;
; 4.074 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|out_startofpacket                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 4.366      ;
; 4.074 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|out_valid                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 4.367      ;
; 4.074 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 4.367      ;
; 4.074 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|out_data[2]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 4.356      ;
; 4.074 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|out_data[1]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 4.355      ;
; 4.074 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[1]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 4.367      ;
; 4.074 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|out_data[0]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 4.355      ;
; 4.074 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[0]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 4.367      ;
; 4.074 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|out_data[4]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 4.356      ;
; 4.074 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|out_data[3]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 4.356      ;
; 4.074 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|out_data[6]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 4.356      ;
; 4.074 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|out_data[5]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 4.356      ;
; 4.074 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|out_data[7]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 4.356      ;
; 4.074 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.104      ; 4.364      ;
; 4.074 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.104      ; 4.364      ;
; 4.074 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.104      ; 4.364      ;
; 4.074 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.104      ; 4.364      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.248 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.517      ;
; 1.365 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.634      ;
; 1.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.639      ;
; 1.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.639      ;
; 1.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.639      ;
; 1.412 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.674      ;
; 1.412 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.674      ;
; 1.412 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.674      ;
; 1.412 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.674      ;
; 1.412 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.674      ;
; 1.412 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.674      ;
; 1.412 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.674      ;
; 1.412 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.674      ;
; 1.412 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.674      ;
; 1.412 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.674      ;
; 1.412 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.674      ;
; 1.412 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.674      ;
; 1.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.684      ;
; 1.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.684      ;
; 1.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.684      ;
; 1.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.684      ;
; 1.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.684      ;
; 1.436 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.703      ;
; 1.436 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.703      ;
; 1.436 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.703      ;
; 1.436 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.703      ;
; 1.436 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.703      ;
; 1.436 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.703      ;
; 1.436 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.703      ;
; 1.443 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.721      ;
; 1.443 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_valid_buffer                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.721      ;
; 1.444 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[7]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.709      ;
; 1.444 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[5]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.709      ;
; 1.444 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[6]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.709      ;
; 1.444 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.709      ;
; 1.444 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[4]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.709      ;
; 1.444 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.709      ;
; 1.444 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.709      ;
; 1.444 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.709      ;
; 1.463 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.729      ;
; 1.463 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.729      ;
; 1.463 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.729      ;
; 1.463 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.729      ;
; 1.463 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.729      ;
; 1.463 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.729      ;
; 1.463 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.729      ;
; 1.463 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.729      ;
; 1.463 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[7]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.729      ;
; 1.463 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[5]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.729      ;
; 1.463 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[6]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.729      ;
; 1.463 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[3]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.729      ;
; 1.463 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[4]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.729      ;
; 1.463 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[0]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.729      ;
; 1.463 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[1]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.729      ;
; 1.463 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[2]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.729      ;
; 1.490 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][3]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.743      ;
; 1.490 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][3]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.743      ;
; 1.669 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.934      ;
; 1.669 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.934      ;
; 1.669 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.934      ;
; 1.669 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.934      ;
; 1.669 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.934      ;
; 1.689 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[5]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.966      ;
; 1.689 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[7]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.966      ;
; 1.689 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[6]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.966      ;
; 1.689 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[4]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.966      ;
; 1.689 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[3]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.966      ;
; 1.689 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.966      ;
; 1.689 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.966      ;
; 1.689 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.966      ;
; 1.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][4]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.994      ;
; 1.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][4]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.994      ;
; 1.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][4]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.994      ;
; 1.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][4]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.994      ;
; 1.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][4]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.994      ;
; 1.813 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.076      ;
; 1.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                      ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.232      ;
; 2.318 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.587      ;
; 2.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.648      ;
; 2.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[0]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.649      ;
; 2.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|bypass_reg                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.649      ;
; 2.435 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[1]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.693      ;
; 2.435 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[2]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.693      ;
; 2.435 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[3]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.693      ;
; 2.435 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[4]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.693      ;
; 2.435 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[5]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.693      ;
; 2.435 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[6]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.693      ;
; 2.435 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[7]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.693      ;
; 2.435 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[8]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.693      ;
; 2.435 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[9]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.693      ;
; 2.435 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[10]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.693      ;
; 2.435 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[11]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.693      ;
; 2.506 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][3]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.769      ;
; 2.506 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][3]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.769      ;
; 2.506 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][3]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.769      ;
; 2.512 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][4]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.790      ;
; 2.540 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.805      ;
; 2.540 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.805      ;
; 2.540 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.805      ;
; 2.540 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.805      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                    ;
+-------+-----------+-------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                               ; Launch Clock ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; 2.572 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[12][11]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.144      ; 5.605      ;
; 2.572 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[12][10]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.144      ; 5.605      ;
; 2.572 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[12][9]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.144      ; 5.605      ;
; 2.572 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[12][8]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.144      ; 5.605      ;
; 2.572 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[12][7]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.144      ; 5.605      ;
; 2.572 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[12][6]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.144      ; 5.605      ;
; 2.572 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[12][5]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.144      ; 5.605      ;
; 2.572 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[12][4]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.144      ; 5.605      ;
; 2.572 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[12][3]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.144      ; 5.605      ;
; 2.572 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[12][2]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.144      ; 5.605      ;
; 2.572 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[12][1]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.144      ; 5.605      ;
; 2.572 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[12][0]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.144      ; 5.605      ;
; 2.581 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][11]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.133      ; 5.603      ;
; 2.581 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][10]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.133      ; 5.603      ;
; 2.581 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][9]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.133      ; 5.603      ;
; 2.581 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][8]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.133      ; 5.603      ;
; 2.581 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][7]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.133      ; 5.603      ;
; 2.581 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][6]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.133      ; 5.603      ;
; 2.581 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][5]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.133      ; 5.603      ;
; 2.581 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][4]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.133      ; 5.603      ;
; 2.581 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][3]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.133      ; 5.603      ;
; 2.581 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][2]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.133      ; 5.603      ;
; 2.581 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][1]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.133      ; 5.603      ;
; 2.581 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][0]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.133      ; 5.603      ;
; 2.698 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][11]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.155      ; 5.742      ;
; 2.698 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][10]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.155      ; 5.742      ;
; 2.698 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][9]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.155      ; 5.742      ;
; 2.698 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][8]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.155      ; 5.742      ;
; 2.698 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][7]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.155      ; 5.742      ;
; 2.698 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][6]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.155      ; 5.742      ;
; 2.698 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][5]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.155      ; 5.742      ;
; 2.698 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][4]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.155      ; 5.742      ;
; 2.698 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][3]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.155      ; 5.742      ;
; 2.698 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][2]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.155      ; 5.742      ;
; 2.698 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][1]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.155      ; 5.742      ;
; 2.698 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][0]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.155      ; 5.742      ;
; 3.360 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[0][3]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.166      ; 6.415      ;
; 3.360 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[0][2]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.166      ; 6.415      ;
; 3.360 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[0][1]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.166      ; 6.415      ;
; 3.360 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[0][0]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.166      ; 6.415      ;
; 3.360 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][11]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.166      ; 6.415      ;
; 3.360 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][10]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.166      ; 6.415      ;
; 3.360 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][9]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.166      ; 6.415      ;
; 3.360 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][8]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.166      ; 6.415      ;
; 3.360 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][7]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.166      ; 6.415      ;
; 3.360 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][6]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.166      ; 6.415      ;
; 3.360 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][5]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.166      ; 6.415      ;
; 3.360 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][4]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.166      ; 6.415      ;
; 3.360 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][3]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.166      ; 6.415      ;
; 3.360 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][2]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.166      ; 6.415      ;
; 3.360 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][1]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.166      ; 6.415      ;
; 3.360 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][0]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.166      ; 6.415      ;
; 3.360 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[0][15]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.166      ; 6.415      ;
; 3.360 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[0][14]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.166      ; 6.415      ;
; 3.360 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[0][13]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.166      ; 6.415      ;
; 3.360 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[0][12]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.166      ; 6.415      ;
; 3.360 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[0][11]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.166      ; 6.415      ;
; 3.360 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[0][10]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.166      ; 6.415      ;
; 3.360 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[0][9]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.166      ; 6.415      ;
; 3.360 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[0][8]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.166      ; 6.415      ;
; 3.360 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[0][7]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.166      ; 6.415      ;
; 3.360 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[0][6]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.166      ; 6.415      ;
; 3.360 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[0][5]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.166      ; 6.415      ;
; 3.360 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[0][4]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.166      ; 6.415      ;
; 3.370 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[1][3]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.168      ; 6.427      ;
; 3.370 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[1][2]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.168      ; 6.427      ;
; 3.370 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[1][1]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.168      ; 6.427      ;
; 3.370 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[1][0]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.168      ; 6.427      ;
; 3.370 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][11]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.168      ; 6.427      ;
; 3.370 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][10]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.168      ; 6.427      ;
; 3.370 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][9]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.168      ; 6.427      ;
; 3.370 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][8]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.168      ; 6.427      ;
; 3.370 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][7]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.168      ; 6.427      ;
; 3.370 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][6]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.168      ; 6.427      ;
; 3.370 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][5]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.168      ; 6.427      ;
; 3.370 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][4]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.168      ; 6.427      ;
; 3.370 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][3]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.168      ; 6.427      ;
; 3.370 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][2]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.168      ; 6.427      ;
; 3.370 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][1]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.168      ; 6.427      ;
; 3.370 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][0]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.168      ; 6.427      ;
; 3.370 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[1][15]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.168      ; 6.427      ;
; 3.370 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[1][14]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.168      ; 6.427      ;
; 3.370 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[1][13]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.168      ; 6.427      ;
; 3.370 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[1][12]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.168      ; 6.427      ;
; 3.370 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[1][11]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.168      ; 6.427      ;
; 3.370 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[1][10]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.168      ; 6.427      ;
; 3.370 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[1][9]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.168      ; 6.427      ;
; 3.370 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[1][8]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.168      ; 6.427      ;
; 3.370 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[1][7]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.168      ; 6.427      ;
; 3.370 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[1][6]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.168      ; 6.427      ;
; 3.370 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[1][5]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.168      ; 6.427      ;
; 3.370 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[1][4]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.168      ; 6.427      ;
; 3.389 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_1[13]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.279      ; 6.944      ;
; 3.389 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_1[12]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.279      ; 6.944      ;
; 3.389 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_1[11]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.279      ; 6.944      ;
; 3.389 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_1[10]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.279      ; 6.944      ;
; 3.389 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_1[9]                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.279      ; 6.944      ;
; 3.389 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_1[8]                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.279      ; 6.944      ;
; 3.389 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_1[6]                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.279      ; 6.944      ;
; 3.389 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_1[5]                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.279      ; 6.944      ;
+-------+-----------+-------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'ADA_DCO'                                                                 ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 2.752 ; KEY[3]    ; per_a2da_d[3]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 3.052      ; 7.030      ;
; 2.752 ; KEY[3]    ; per_a2da_d[2]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 3.052      ; 7.030      ;
; 2.817 ; KEY[3]    ; per_a2da_d[0]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 3.031      ; 7.074      ;
; 2.817 ; KEY[3]    ; per_a2da_d[4]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 3.031      ; 7.074      ;
; 2.817 ; KEY[3]    ; per_a2da_d[11] ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 3.031      ; 7.074      ;
; 3.163 ; KEY[3]    ; per_a2da_d[8]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 3.025      ; 7.414      ;
; 3.163 ; KEY[3]    ; per_a2da_d[10] ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 3.025      ; 7.414      ;
; 3.182 ; KEY[3]    ; per_a2da_d[9]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 3.030      ; 7.438      ;
; 3.182 ; KEY[3]    ; per_a2da_d[1]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 3.030      ; 7.438      ;
; 3.431 ; KEY[3]    ; per_a2da_d[13] ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 3.051      ; 7.708      ;
; 3.443 ; KEY[3]    ; per_a2da_d[6]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 3.001      ; 7.670      ;
; 4.258 ; KEY[3]    ; per_a2da_d[5]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 3.026      ; 8.510      ;
; 4.925 ; KEY[3]    ; per_a2da_d[7]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 3.060      ; 9.211      ;
; 4.925 ; KEY[3]    ; per_a2da_d[12] ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 3.060      ; 9.211      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'ADB_DCO'                                                                 ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 2.905 ; KEY[3]    ; per_a2db_d[11] ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 3.043      ; 7.174      ;
; 2.905 ; KEY[3]    ; per_a2db_d[3]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 3.043      ; 7.174      ;
; 3.098 ; KEY[3]    ; per_a2db_d[9]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 3.057      ; 7.381      ;
; 3.099 ; KEY[3]    ; per_a2db_d[5]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 3.037      ; 7.362      ;
; 3.128 ; KEY[3]    ; per_a2db_d[7]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 3.049      ; 7.403      ;
; 3.409 ; KEY[3]    ; per_a2db_d[0]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 3.003      ; 7.638      ;
; 3.409 ; KEY[3]    ; per_a2db_d[1]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 3.003      ; 7.638      ;
; 4.327 ; KEY[3]    ; per_a2db_d[10] ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 3.030      ; 8.583      ;
; 4.572 ; KEY[3]    ; per_a2db_d[6]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 3.073      ; 8.871      ;
; 4.664 ; KEY[3]    ; per_a2db_d[4]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 3.075      ; 8.965      ;
; 4.676 ; KEY[3]    ; per_a2db_d[8]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 3.062      ; 8.964      ;
; 4.923 ; KEY[3]    ; per_a2db_d[2]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 3.053      ; 9.202      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 98
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.755
Worst Case Available Settling Time: 19.207 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                      ;
+------------+-----------------+----------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                       ; Note ;
+------------+-----------------+----------------------------------------------------------------------------------+------+
; 16.57 MHz  ; 16.57 MHz       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ;      ;
; 35.58 MHz  ; 35.58 MHz       ; altera_reserved_tck                                                              ;      ;
; 81.47 MHz  ; 81.47 MHz       ; CLOCK_50                                                                         ;      ;
; 83.51 MHz  ; 83.51 MHz       ; GPIO[8]                                                                          ;      ;
; 169.0 MHz  ; 169.0 MHz       ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;      ;
; 201.78 MHz ; 201.78 MHz      ; ADA_DCO                                                                          ;      ;
; 202.68 MHz ; 202.68 MHz      ; ADB_DCO                                                                          ;      ;
+------------+-----------------+----------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                        ;
+----------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                            ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                         ; 1.891  ; 0.000         ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; 11.116 ; 0.000         ;
; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 34.083 ; 0.000         ;
; altera_reserved_tck                                                              ; 35.949 ; 0.000         ;
; ADA_DCO                                                                          ; 45.044 ; 0.000         ;
; ADB_DCO                                                                          ; 45.066 ; 0.000         ;
; GPIO[8]                                                                          ; 88.026 ; 0.000         ;
+----------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                        ;
+----------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                            ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------------+-------+---------------+
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; 0.257 ; 0.000         ;
; CLOCK_50                                                                         ; 0.349 ; 0.000         ;
; altera_reserved_tck                                                              ; 0.353 ; 0.000         ;
; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.354 ; 0.000         ;
; GPIO[8]                                                                          ; 0.380 ; 0.000         ;
; ADA_DCO                                                                          ; 1.815 ; 0.000         ;
; ADB_DCO                                                                          ; 1.852 ; 0.000         ;
+----------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; ADA_DCO                                                     ; 2.809  ; 0.000         ;
; ADB_DCO                                                     ; 2.817  ; 0.000         ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 11.317 ; 0.000         ;
; CLOCK_50                                                    ; 12.979 ; 0.000         ;
; altera_reserved_tck                                         ; 93.793 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                    ; 0.938 ; 0.000         ;
; altera_reserved_tck                                         ; 1.150 ; 0.000         ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.174 ; 0.000         ;
; ADA_DCO                                                     ; 2.422 ; 0.000         ;
; ADB_DCO                                                     ; 2.562 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                           ;
+----------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                            ; Slack   ; End Point TNS ;
+----------------------------------------------------------------------------------+---------+---------------+
; CLOCK_50                                                                         ; 9.560   ; 0.000         ;
; CLOCK2_50                                                                        ; 16.000  ; 0.000         ;
; CLOCK3_50                                                                        ; 16.000  ; 0.000         ;
; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 19.703  ; 0.000         ;
; ADB_DCO                                                                          ; 24.778  ; 0.000         ;
; ADA_DCO                                                                          ; 24.780  ; 0.000         ;
; FPGA_CLK_A_N                                                                     ; 45.790  ; 0.000         ;
; FPGA_CLK_A_P                                                                     ; 45.790  ; 0.000         ;
; altera_reserved_tck                                                              ; 49.413  ; 0.000         ;
; GPIO[8]                                                                          ; 49.733  ; 0.000         ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; 499.631 ; 0.000         ;
+----------------------------------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                ; Launch Clock                                                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 1.891  ; ADB_OR                                                                              ; LEDG[4]                ; ADB_DCO                                                                          ; CLOCK_50    ; 10.000       ; 0.000      ; 6.069      ;
; 1.983  ; ADA_OR                                                                              ; LEDG[3]                ; ADA_DCO                                                                          ; CLOCK_50    ; 10.000       ; 0.000      ; 5.977      ;
; 7.725  ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[12]                            ; SRAM_ADDR[12]          ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -2.760     ; 9.495      ;
; 8.884  ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[15]                            ; SRAM_ADDR[15]          ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -2.760     ; 8.336      ;
; 9.087  ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[13]                        ; SRAM_DQ[13]            ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -2.744     ; 8.149      ;
; 9.329  ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[1]                             ; SRAM_ADDR[1]           ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -2.761     ; 7.890      ;
; 9.408  ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[19]                            ; SRAM_ADDR[19]          ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -2.761     ; 7.811      ;
; 9.449  ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[7]                             ; SRAM_ADDR[7]           ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -2.761     ; 7.770      ;
; 9.582  ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[0]                         ; SRAM_DQ[0]             ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -2.739     ; 7.659      ;
; 9.596  ; adaptive_fir:adaptive_fir_inst|y_out[3]                                             ; adaptive_out_data[3]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.046     ; 7.268      ;
; 9.666  ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[3]                         ; SRAM_DQ[3]             ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -2.744     ; 7.570      ;
; 9.752  ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[4]                         ; SRAM_DQ[4]             ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -2.739     ; 7.489      ;
; 9.762  ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[9]                             ; SRAM_ADDR[9]           ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -2.761     ; 7.457      ;
; 9.804  ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[17]                            ; SRAM_ADDR[17]          ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -2.761     ; 7.415      ;
; 10.132 ; adaptive_fir:adaptive_fir_inst|e_out[28]                                            ; error_adaptive_out[28] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.047     ; 6.731      ;
; 10.179 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[6]                             ; SRAM_ADDR[6]           ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -2.756     ; 7.045      ;
; 10.182 ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[14]                        ; SRAM_DQ[14]            ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -2.739     ; 7.059      ;
; 10.282 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[5]                             ; SRAM_ADDR[5]           ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -2.755     ; 6.943      ;
; 10.345 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[10]                            ; SRAM_ADDR[10]          ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -2.765     ; 6.870      ;
; 10.348 ; adaptive_fir:adaptive_fir_inst|y_out[31]                                            ; adaptive_out_data[31]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.052     ; 6.510      ;
; 10.375 ; adaptive_fir:adaptive_fir_inst|y_out[33]                                            ; adaptive_out_data[33]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.052     ; 6.483      ;
; 10.474 ; adaptive_fir:adaptive_fir_inst|e_out[12]                                            ; error_adaptive_out[12] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.050     ; 6.386      ;
; 10.533 ; adaptive_fir:adaptive_fir_inst|y_out[7]                                             ; adaptive_out_data[7]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.046     ; 6.331      ;
; 10.581 ; adaptive_fir:adaptive_fir_inst|e_out[21]                                            ; error_adaptive_out[21] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.050     ; 6.279      ;
; 10.611 ; adaptive_fir:adaptive_fir_inst|e_out[29]                                            ; error_adaptive_out[29] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.047     ; 6.252      ;
; 10.621 ; adaptive_fir:adaptive_fir_inst|e_out[13]                                            ; error_adaptive_out[13] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.050     ; 6.239      ;
; 10.646 ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[15]                        ; SRAM_DQ[15]            ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -2.744     ; 6.590      ;
; 10.674 ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[9]                         ; SRAM_DQ[9]             ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -2.744     ; 6.562      ;
; 10.684 ; adaptive_fir:adaptive_fir_inst|y_out[19]                                            ; adaptive_out_data[19]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.048     ; 6.178      ;
; 10.713 ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[8]                         ; SRAM_DQ[8]             ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -2.739     ; 6.528      ;
; 10.730 ; adaptive_fir:adaptive_fir_inst|y_out[32]                                            ; adaptive_out_data[32]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.052     ; 6.128      ;
; 10.790 ; adaptive_fir:adaptive_fir_inst|y_out[21]                                            ; adaptive_out_data[21]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.048     ; 6.072      ;
; 10.857 ; adaptive_fir:adaptive_fir_inst|e_out[17]                                            ; error_adaptive_out[17] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.050     ; 6.003      ;
; 10.873 ; adaptive_fir:adaptive_fir_inst|y_out[28]                                            ; adaptive_out_data[28]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.048     ; 5.989      ;
; 10.931 ; adaptive_fir:adaptive_fir_inst|y_out[23]                                            ; adaptive_out_data[23]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.048     ; 5.931      ;
; 10.943 ; adaptive_fir:adaptive_fir_inst|y_out[26]                                            ; adaptive_out_data[26]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.048     ; 5.919      ;
; 10.952 ; adaptive_fir:adaptive_fir_inst|y_out[42]                                            ; adaptive_out_data[42]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.052     ; 5.906      ;
; 10.992 ; adaptive_fir:adaptive_fir_inst|y_out[27]                                            ; adaptive_out_data[27]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.048     ; 5.870      ;
; 11.019 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[0]                             ; SRAM_ADDR[0]           ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -2.755     ; 6.206      ;
; 11.020 ; adaptive_fir:adaptive_fir_inst|e_out[14]                                            ; error_adaptive_out[14] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.050     ; 5.840      ;
; 11.027 ; adaptive_fir:adaptive_fir_inst|y_out[17]                                            ; adaptive_out_data[17]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.048     ; 5.835      ;
; 11.040 ; adaptive_fir:adaptive_fir_inst|y_out[9]                                             ; adaptive_out_data[9]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.046     ; 5.824      ;
; 11.058 ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[5]                         ; SRAM_DQ[5]             ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -2.739     ; 6.183      ;
; 11.068 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[11]                            ; SRAM_ADDR[11]          ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -2.745     ; 6.167      ;
; 11.072 ; adaptive_fir:adaptive_fir_inst|y_out[6]                                             ; adaptive_out_data[6]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.046     ; 5.792      ;
; 11.095 ; adaptive_fir:adaptive_fir_inst|e_out[20]                                            ; error_adaptive_out[20] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.050     ; 5.765      ;
; 11.100 ; adaptive_fir:adaptive_fir_inst|y_out[12]                                            ; adaptive_out_data[12]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.046     ; 5.764      ;
; 11.104 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_UB_N                                ; SRAM_UB_N              ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -2.752     ; 6.124      ;
; 11.112 ; adaptive_fir:adaptive_fir_inst|e_out[30]                                            ; error_adaptive_out[30] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.047     ; 5.751      ;
; 11.116 ; adaptive_fir:adaptive_fir_inst|y_out[2]                                             ; adaptive_out_data[2]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.046     ; 5.748      ;
; 11.130 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[13]                            ; SRAM_ADDR[13]          ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -2.743     ; 6.107      ;
; 11.146 ; adaptive_fir:adaptive_fir_inst|y_out[1]                                             ; adaptive_out_data[1]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.046     ; 5.718      ;
; 11.166 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[16]                            ; SRAM_ADDR[16]          ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -2.761     ; 6.053      ;
; 11.172 ; adaptive_fir:adaptive_fir_inst|e_out[11]                                            ; error_adaptive_out[11] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.050     ; 5.688      ;
; 11.178 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[14]                            ; SRAM_ADDR[14]          ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -2.761     ; 6.041      ;
; 11.181 ; adaptive_fir:adaptive_fir_inst|e_out[26]                                            ; error_adaptive_out[26] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.047     ; 5.682      ;
; 11.190 ; adaptive_fir:adaptive_fir_inst|e_out[27]                                            ; error_adaptive_out[27] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.047     ; 5.673      ;
; 11.282 ; sram_access:sram_abc|sram_access_sram:sram|is_write                                 ; SRAM_DQ[2]             ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -2.722     ; 5.976      ;
; 11.282 ; sram_access:sram_abc|sram_access_sram:sram|is_write                                 ; SRAM_DQ[3]             ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -2.722     ; 5.976      ;
; 11.292 ; sram_access:sram_abc|sram_access_sram:sram|is_write                                 ; SRAM_DQ[4]             ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -2.722     ; 5.966      ;
; 11.292 ; sram_access:sram_abc|sram_access_sram:sram|is_write                                 ; SRAM_DQ[14]            ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -2.722     ; 5.966      ;
; 11.316 ; adaptive_fir:adaptive_fir_inst|y_out[10]                                            ; adaptive_out_data[10]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.046     ; 5.548      ;
; 11.357 ; sram_access:sram_abc|sram_access_sram:sram|is_write                                 ; SRAM_DQ[7]             ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -2.722     ; 5.901      ;
; 11.362 ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[12]                        ; SRAM_DQ[12]            ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -2.739     ; 5.879      ;
; 11.374 ; sram_access:sram_abc|sram_access_sram:sram|is_write                                 ; SRAM_DQ[6]             ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -2.722     ; 5.884      ;
; 11.374 ; sram_access:sram_abc|sram_access_sram:sram|is_write                                 ; SRAM_DQ[5]             ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -2.722     ; 5.884      ;
; 11.380 ; adaptive_fir:adaptive_fir_inst|e_out[24]                                            ; error_adaptive_out[24] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.047     ; 5.483      ;
; 11.382 ; adaptive_fir:adaptive_fir_inst|y_out[41]                                            ; adaptive_out_data[41]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.052     ; 5.476      ;
; 11.398 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_WE_N                                ; SRAM_WE_N              ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -2.722     ; 5.860      ;
; 11.404 ; adaptive_fir:adaptive_fir_inst|e_out[9]                                             ; error_adaptive_out[9]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.050     ; 5.456      ;
; 11.415 ; adaptive_fir:adaptive_fir_inst|e_out[3]                                             ; error_adaptive_out[3]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.046     ; 5.449      ;
; 11.426 ; adaptive_fir:adaptive_fir_inst|e_out[16]                                            ; error_adaptive_out[16] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.050     ; 5.434      ;
; 11.439 ; adaptive_fir:adaptive_fir_inst|y_out[30]                                            ; adaptive_out_data[30]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.052     ; 5.419      ;
; 11.449 ; adaptive_fir:adaptive_fir_inst|y_out[38]                                            ; adaptive_out_data[38]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.052     ; 5.409      ;
; 11.465 ; adaptive_fir:adaptive_fir_inst|y_out[39]                                            ; adaptive_out_data[39]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.052     ; 5.393      ;
; 11.469 ; adaptive_fir:adaptive_fir_inst|y_out[13]                                            ; adaptive_out_data[13]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.048     ; 5.393      ;
; 11.474 ; sram_access:sram_abc|sram_access_sram:sram|is_write                                 ; SRAM_DQ[0]             ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -2.722     ; 5.784      ;
; 11.479 ; adaptive_fir:adaptive_fir_inst|y_out[8]                                             ; adaptive_out_data[8]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.046     ; 5.385      ;
; 11.486 ; sram_access:sram_abc|sram_access_sram:sram|is_write                                 ; SRAM_DQ[1]             ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -2.722     ; 5.772      ;
; 11.489 ; adaptive_fir:adaptive_fir_inst|e_out[5]                                             ; error_adaptive_out[5]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.046     ; 5.375      ;
; 11.494 ; adaptive_fir:adaptive_fir_inst|e_out[32]                                            ; error_adaptive_out[32] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.047     ; 5.369      ;
; 11.496 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_G[2] ; VGA_G[2]               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; -0.939     ; 7.465      ;
; 11.516 ; adaptive_fir:adaptive_fir_inst|e_out[25]                                            ; error_adaptive_out[25] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.047     ; 5.347      ;
; 11.533 ; adaptive_fir:adaptive_fir_inst|e_out[0]                                             ; error_adaptive_out[0]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.046     ; 5.331      ;
; 11.584 ; adaptive_fir:adaptive_fir_inst|e_out[7]                                             ; error_adaptive_out[7]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.046     ; 5.280      ;
; 11.590 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_VS   ; VGA_VS                 ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; CLOCK_50    ; 20.000       ; -0.938     ; 7.372      ;
; 11.608 ; sram_access:sram_abc|sram_access_sram:sram|is_write                                 ; SRAM_DQ[12]            ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -2.722     ; 5.650      ;
; 11.632 ; sram_access:sram_abc|sram_access_sram:sram|is_write                                 ; SRAM_DQ[8]             ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -2.722     ; 5.626      ;
; 11.636 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_CE_N                                ; SRAM_CE_N              ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -2.752     ; 5.592      ;
; 11.648 ; adaptive_fir:adaptive_fir_inst|e_out[1]                                             ; error_adaptive_out[1]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.046     ; 5.216      ;
; 11.651 ; adaptive_fir:adaptive_fir_inst|e_out[2]                                             ; error_adaptive_out[2]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.046     ; 5.213      ;
; 11.655 ; sram_access:sram_abc|sram_access_sram:sram|is_write                                 ; SRAM_DQ[11]            ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -2.722     ; 5.603      ;
; 11.663 ; adaptive_fir:adaptive_fir_inst|y_out[34]                                            ; adaptive_out_data[34]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.052     ; 5.195      ;
; 11.701 ; adaptive_fir:adaptive_fir_inst|y_out[18]                                            ; adaptive_out_data[18]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.048     ; 5.161      ;
; 11.711 ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[7]                         ; SRAM_DQ[7]             ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -2.739     ; 5.530      ;
; 11.733 ; o_sine_p[12]                                                                        ; DA[12]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.072     ; 5.105      ;
; 11.760 ; adaptive_fir:adaptive_fir_inst|y_out[5]                                             ; adaptive_out_data[5]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.046     ; 5.104      ;
; 11.776 ; adaptive_fir:adaptive_fir_inst|y_out[25]                                            ; adaptive_out_data[25]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.048     ; 5.086      ;
; 11.778 ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[11]                        ; SRAM_DQ[11]            ; CLOCK_50                                                                         ; CLOCK_50    ; 20.000       ; -2.739     ; 5.463      ;
; 11.790 ; o_sine_p[13]                                                                        ; DA[13]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50    ; 20.000       ; -2.072     ; 5.048      ;
+--------+-------------------------------------------------------------------------------------+------------------------+----------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                             ;
+--------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; 11.116 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[0] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.703      ; 9.546      ;
; 11.116 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[1] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.703      ; 9.546      ;
; 11.116 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[3] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.703      ; 9.546      ;
; 11.116 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[2] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.703      ; 9.546      ;
; 11.116 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[4] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.703      ; 9.546      ;
; 11.225 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.692      ; 9.426      ;
; 11.225 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[0]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.692      ; 9.426      ;
; 11.225 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.692      ; 9.426      ;
; 11.225 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.692      ; 9.426      ;
; 11.225 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.692      ; 9.426      ;
; 11.363 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.684      ; 9.280      ;
; 11.363 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.684      ; 9.280      ;
; 11.363 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.684      ; 9.280      ;
; 11.363 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.684      ; 9.280      ;
; 11.363 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.684      ; 9.280      ;
; 11.363 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.684      ; 9.280      ;
; 11.363 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.684      ; 9.280      ;
; 11.363 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.684      ; 9.280      ;
; 11.363 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.684      ; 9.280      ;
; 11.363 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.684      ; 9.280      ;
; 11.363 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.684      ; 9.280      ;
; 11.366 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.694      ; 9.287      ;
; 11.366 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.694      ; 9.287      ;
; 11.366 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.694      ; 9.287      ;
; 11.366 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.694      ; 9.287      ;
; 11.366 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.694      ; 9.287      ;
; 11.366 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.694      ; 9.287      ;
; 11.366 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.694      ; 9.287      ;
; 11.366 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.694      ; 9.287      ;
; 11.366 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.694      ; 9.287      ;
; 11.366 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.694      ; 9.287      ;
; 11.366 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][20]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.694      ; 9.287      ;
; 11.379 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|rd_ptr_lsb                                                                       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.692      ; 9.272      ;
; 11.400 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.696      ; 9.255      ;
; 11.400 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.696      ; 9.255      ;
; 11.400 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.696      ; 9.255      ;
; 11.400 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.696      ; 9.255      ;
; 11.400 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.696      ; 9.255      ;
; 11.400 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.696      ; 9.255      ;
; 11.400 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.696      ; 9.255      ;
; 11.400 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.696      ; 9.255      ;
; 11.400 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.696      ; 9.255      ;
; 11.400 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.696      ; 9.255      ;
; 11.400 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][20]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.696      ; 9.255      ;
; 11.424 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.691      ; 9.226      ;
; 11.424 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.691      ; 9.226      ;
; 11.424 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.691      ; 9.226      ;
; 11.424 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.691      ; 9.226      ;
; 11.424 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.691      ; 9.226      ;
; 11.424 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.691      ; 9.226      ;
; 11.424 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.691      ; 9.226      ;
; 11.424 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.691      ; 9.226      ;
; 11.424 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.691      ; 9.226      ;
; 11.424 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.691      ; 9.226      ;
; 11.424 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.691      ; 9.226      ;
; 11.426 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.693      ; 9.226      ;
; 11.426 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.693      ; 9.226      ;
; 11.426 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.693      ; 9.226      ;
; 11.426 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.693      ; 9.226      ;
; 11.426 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.693      ; 9.226      ;
; 11.426 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.693      ; 9.226      ;
; 11.426 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.693      ; 9.226      ;
; 11.426 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.693      ; 9.226      ;
; 11.426 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.693      ; 9.226      ;
; 11.426 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.693      ; 9.226      ;
; 11.426 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.693      ; 9.226      ;
; 11.434 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.693      ; 9.218      ;
; 11.434 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.693      ; 9.218      ;
; 11.434 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.693      ; 9.218      ;
; 11.434 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.693      ; 9.218      ;
; 11.434 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.693      ; 9.218      ;
; 11.434 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.693      ; 9.218      ;
; 11.434 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.693      ; 9.218      ;
; 11.434 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.693      ; 9.218      ;
; 11.434 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.693      ; 9.218      ;
; 11.434 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.693      ; 9.218      ;
; 11.434 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][20]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.693      ; 9.218      ;
; 11.438 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.694      ; 9.215      ;
; 11.438 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.694      ; 9.215      ;
; 11.438 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.694      ; 9.215      ;
; 11.438 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.694      ; 9.215      ;
; 11.438 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.694      ; 9.215      ;
; 11.438 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.694      ; 9.215      ;
; 11.438 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.694      ; 9.215      ;
; 11.438 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.694      ; 9.215      ;
; 11.438 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.694      ; 9.215      ;
; 11.438 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.694      ; 9.215      ;
; 11.438 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.694      ; 9.215      ;
; 11.443 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[11].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.694      ; 9.210      ;
; 11.443 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[11].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.694      ; 9.210      ;
; 11.443 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[11].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.694      ; 9.210      ;
; 11.443 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[11].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.694      ; 9.210      ;
; 11.443 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[11].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.694      ; 9.210      ;
; 11.443 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[11].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.694      ; 9.210      ;
; 11.443 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[11].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.694      ; 9.210      ;
; 11.443 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[11].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.694      ; 9.210      ;
; 11.443 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[11].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.694      ; 9.210      ;
; 11.443 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[11].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.694      ; 9.210      ;
; 11.443 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[11].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]      ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.694      ; 9.210      ;
; 11.474 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.691      ; 9.176      ;
+--------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock                                                                     ; Latch Clock                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+
; 34.083 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.336     ; 5.580      ;
; 34.083 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.336     ; 5.580      ;
; 34.083 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.336     ; 5.580      ;
; 34.083 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.336     ; 5.580      ;
; 34.126 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.336     ; 5.537      ;
; 34.548 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.336     ; 5.115      ;
; 34.663 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.338     ; 4.998      ;
; 34.664 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.338     ; 4.997      ;
; 34.667 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.338     ; 4.994      ;
; 34.675 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.067     ; 5.288      ;
; 34.680 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.337     ; 4.982      ;
; 34.873 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2                      ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.338     ; 4.788      ;
; 34.873 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.338     ; 4.788      ;
; 34.873 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[0]              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.338     ; 4.788      ;
; 34.873 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.338     ; 4.788      ;
; 34.873 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.338     ; 4.788      ;
; 34.873 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.338     ; 4.788      ;
; 34.873 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.338     ; 4.788      ;
; 34.934 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.369     ; 4.696      ;
; 34.957 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.373     ; 4.669      ;
; 34.987 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.338     ; 4.674      ;
; 34.987 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.338     ; 4.674      ;
; 35.015 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.338     ; 4.646      ;
; 35.020 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.373     ; 4.606      ;
; 35.159 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.373     ; 4.467      ;
; 35.206 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.369     ; 4.424      ;
; 35.239 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.369     ; 4.391      ;
; 35.255 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.369     ; 4.375      ;
; 35.315 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|s_mode                                                                                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.334     ; 4.350      ;
; 35.315 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.612      ;
; 35.315 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.612      ;
; 35.315 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.612      ;
; 35.315 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.612      ;
; 35.315 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.612      ;
; 35.315 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.612      ;
; 35.315 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.612      ;
; 35.315 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.612      ;
; 35.315 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.612      ;
; 35.315 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.612      ;
; 35.335 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.338     ; 4.326      ;
; 35.344 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.339     ; 4.316      ;
; 35.364 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.369     ; 4.266      ;
; 35.421 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.333     ; 4.245      ;
; 35.430 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.339     ; 4.230      ;
; 35.430 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.497      ;
; 35.430 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.497      ;
; 35.430 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.497      ;
; 35.430 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.497      ;
; 35.430 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.497      ;
; 35.430 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.497      ;
; 35.430 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.497      ;
; 35.430 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.497      ;
; 35.430 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.497      ;
; 35.430 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.497      ;
; 35.502 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.369     ; 4.128      ;
; 35.506 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.339     ; 4.154      ;
; 35.513 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.414      ;
; 35.513 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.414      ;
; 35.513 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.414      ;
; 35.513 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.414      ;
; 35.513 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.414      ;
; 35.513 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.414      ;
; 35.513 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.414      ;
; 35.513 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.414      ;
; 35.513 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.414      ;
; 35.513 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.414      ;
; 35.521 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                               ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.406      ;
; 35.538 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.339     ; 4.122      ;
; 35.547 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                               ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.380      ;
; 35.549 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.333     ; 4.117      ;
; 35.563 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.333     ; 4.103      ;
; 35.573 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.339     ; 4.087      ;
; 35.577 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.350      ;
; 35.577 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.350      ;
; 35.577 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.350      ;
; 35.577 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.350      ;
; 35.577 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.350      ;
; 35.577 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.350      ;
; 35.577 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.350      ;
; 35.577 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.350      ;
; 35.577 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.350      ;
; 35.577 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.350      ;
; 35.583 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.344      ;
; 35.583 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.344      ;
; 35.583 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.344      ;
; 35.583 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.344      ;
; 35.583 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.344      ;
; 35.583 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.344      ;
; 35.583 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.344      ;
; 35.583 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.344      ;
; 35.583 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.344      ;
; 35.583 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.344      ;
; 35.587 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.333     ; 4.079      ;
; 35.636 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.339     ; 4.024      ;
; 35.654 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.339     ; 4.006      ;
; 35.661 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.266      ;
; 35.661 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.266      ;
; 35.661 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.266      ;
; 35.661 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.266      ;
; 35.661 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.266      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 35.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tdo                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -4.139     ; 8.892      ;
; 38.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[10][7]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 11.360     ;
; 39.147 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[10][3]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 11.048     ;
; 39.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.202      ; 10.325     ;
; 39.976 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.199      ; 10.222     ;
; 40.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[10][6]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 10.127     ;
; 40.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[10][1]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 10.000     ;
; 40.392 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.204      ; 9.811      ;
; 40.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 9.445      ;
; 40.917 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.199      ; 9.281      ;
; 40.984 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_9[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 9.228      ;
; 41.022 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.197      ; 9.174      ;
; 41.171 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[10][4]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 9.023      ;
; 41.255 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.197      ; 8.941      ;
; 41.614 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.197      ; 8.582      ;
; 41.738 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[10][9]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 8.457      ;
; 41.787 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.197      ; 8.409      ;
; 41.860 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[10][5]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 8.335      ;
; 41.911 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.197      ; 8.285      ;
; 42.051 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 8.178      ;
; 42.077 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[10][8]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 8.118      ;
; 42.262 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.197      ; 7.934      ;
; 42.275 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_5[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 7.937      ;
; 42.386 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 7.826      ;
; 42.442 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 7.750      ;
; 42.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 7.738      ;
; 42.581 ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 7.663      ;
; 42.600 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 7.628      ;
; 42.625 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.210      ; 7.584      ;
; 42.706 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 7.488      ;
; 42.736 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 7.476      ;
; 42.753 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.210      ; 7.456      ;
; 42.881 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_8[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 7.331      ;
; 42.968 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.198      ; 7.229      ;
; 42.997 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.210      ; 7.212      ;
; 42.999 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.215      ; 7.215      ;
; 43.036 ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|bypass_reg                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 7.192      ;
; 43.055 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.203      ; 7.147      ;
; 43.074 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 7.138      ;
; 43.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.210      ; 7.125      ;
; 43.152 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 7.048      ;
; 43.206 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.215      ; 7.008      ;
; 43.235 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 7.011      ;
; 43.294 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 6.952      ;
; 43.298 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.233      ; 6.934      ;
; 43.301 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.217      ; 6.915      ;
; 43.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.215      ; 6.858      ;
; 43.376 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 6.836      ;
; 43.405 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.227      ; 6.821      ;
; 43.422 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.215      ; 6.792      ;
; 43.424 ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[0]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 6.804      ;
; 43.445 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 6.767      ;
; 43.448 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.202      ; 6.753      ;
; 43.511 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 6.738      ;
; 43.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.183      ; 6.668      ;
; 43.573 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.220      ; 6.646      ;
; 43.678 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.183      ; 6.504      ;
; 43.682 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 6.530      ;
; 43.694 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 6.554      ;
; 43.706 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 6.525      ;
; 43.806 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 6.387      ;
; 43.840 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 6.393      ;
; 43.867 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.215      ; 6.347      ;
; 43.920 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|bypass_reg                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 6.325      ;
; 43.991 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR[0]                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.208      ; 6.216      ;
; 44.007 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 6.243      ;
; 44.012 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.218      ; 6.205      ;
; 44.102 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 6.092      ;
; 44.149 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 6.086      ;
; 44.193 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|bypass_reg                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.217      ; 6.023      ;
; 44.216 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 6.011      ;
; 44.240 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 5.953      ;
; 44.288 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 5.905      ;
; 44.316 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[0]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 5.929      ;
; 44.344 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.222      ; 5.877      ;
; 44.540 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 5.659      ;
; 44.576 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 5.617      ;
; 44.647 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.182      ; 5.534      ;
; 44.740 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.182      ; 5.441      ;
; 44.751 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[0]                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.217      ; 5.465      ;
; 44.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.183      ; 5.283      ;
; 45.145 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 5.101      ;
; 45.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.212      ; 5.029      ;
; 45.250 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[13]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.212      ; 4.961      ;
; 45.482 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.181      ; 4.698      ;
; 45.558 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.182      ; 4.623      ;
; 45.563 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.183      ; 4.619      ;
; 45.605 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.208      ; 4.602      ;
; 45.647 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 4.586      ;
; 45.709 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 4.519      ;
; 45.837 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.182      ; 4.344      ;
; 45.922 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 4.272      ;
; 45.943 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 4.285      ;
; 45.952 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 4.241      ;
; 45.961 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 4.229      ;
; 45.981 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 4.212      ;
; 46.010 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.212      ; 4.201      ;
; 46.217 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.212      ; 3.994      ;
; 46.591 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 3.604      ;
; 46.991 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 3.204      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ADA_DCO'                                                                     ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 45.044 ; ADA_D[0]  ; per_a2da_d[0]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.654      ; 6.609      ;
; 45.178 ; ADA_D[5]  ; per_a2da_d[5]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.650      ; 6.471      ;
; 45.183 ; ADA_D[1]  ; per_a2da_d[1]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.653      ; 6.469      ;
; 45.259 ; ADA_D[10] ; per_a2da_d[10] ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.647      ; 6.387      ;
; 45.310 ; ADA_D[11] ; per_a2da_d[11] ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.654      ; 6.343      ;
; 45.324 ; ADA_D[12] ; per_a2da_d[12] ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.682      ; 6.357      ;
; 45.330 ; ADA_D[3]  ; per_a2da_d[3]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.675      ; 6.344      ;
; 45.339 ; ADA_D[13] ; per_a2da_d[13] ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.674      ; 6.334      ;
; 45.381 ; ADA_D[7]  ; per_a2da_d[7]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.682      ; 6.300      ;
; 45.387 ; ADA_D[6]  ; per_a2da_d[6]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.625      ; 6.237      ;
; 45.390 ; ADA_D[8]  ; per_a2da_d[8]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.647      ; 6.256      ;
; 45.401 ; ADA_D[2]  ; per_a2da_d[2]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.675      ; 6.273      ;
; 45.460 ; ADA_D[4]  ; per_a2da_d[4]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.654      ; 6.193      ;
; 45.475 ; ADA_D[9]  ; per_a2da_d[9]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.653      ; 6.177      ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ADB_DCO'                                                                     ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 45.066 ; ADB_D[6]  ; per_a2db_d[6]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.695      ; 6.628      ;
; 45.099 ; ADB_D[11] ; per_a2db_d[11] ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.664      ; 6.564      ;
; 45.118 ; ADB_D[10] ; per_a2db_d[10] ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.655      ; 6.536      ;
; 45.150 ; ADB_D[3]  ; per_a2db_d[3]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.664      ; 6.513      ;
; 45.203 ; ADB_D[5]  ; per_a2db_d[5]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.660      ; 6.456      ;
; 45.216 ; ADB_D[8]  ; per_a2db_d[8]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.685      ; 6.468      ;
; 45.249 ; ADB_D[7]  ; per_a2db_d[7]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.671      ; 6.421      ;
; 45.256 ; ADB_D[2]  ; per_a2db_d[2]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.676      ; 6.419      ;
; 45.327 ; ADB_D[4]  ; per_a2db_d[4]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.697      ; 6.369      ;
; 45.349 ; ADB_D[9]  ; per_a2db_d[9]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.680      ; 6.330      ;
; 45.407 ; ADB_D[0]  ; per_a2db_d[0]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.628      ; 6.220      ;
; 45.417 ; ADB_D[1]  ; per_a2db_d[1]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.628      ; 6.210      ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'GPIO[8]'                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                     ; To Node                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 88.026 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[8]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.022     ; 11.971     ;
; 88.113 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[8]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.046     ; 11.860     ;
; 88.442 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[8]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.046     ; 11.531     ;
; 88.590 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[8]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.012     ; 11.417     ;
; 88.856 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[1]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.022     ; 11.141     ;
; 88.943 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[1]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.046     ; 11.030     ;
; 89.092 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[2]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.021     ; 10.906     ;
; 89.119 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[0]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.018     ; 10.882     ;
; 89.158 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[2]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.066     ; 10.795     ;
; 89.183 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[8]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.012     ; 10.824     ;
; 89.185 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[0]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.063     ; 10.771     ;
; 89.272 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[1]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.046     ; 10.701     ;
; 89.396 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[4]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.007      ; 10.630     ;
; 89.420 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[1]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.012     ; 10.587     ;
; 89.450 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[4]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.038     ; 10.531     ;
; 89.487 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[2]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.066     ; 10.466     ;
; 89.514 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[0]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.063     ; 10.442     ;
; 89.535 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[8]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.064     ; 10.420     ;
; 89.560 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[3]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.069     ; 10.390     ;
; 89.568 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[0]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.021     ; 10.430     ;
; 89.624 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[1] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[8]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.070     ; 10.325     ;
; 89.643 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[2]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.024     ; 10.352     ;
; 89.670 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[0]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.021     ; 10.328     ;
; 89.702 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[1]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.012     ; 10.305     ;
; 89.707 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[0]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.021     ; 10.291     ;
; 89.727 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[4]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.038     ; 10.254     ;
; 89.727 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[0] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[0]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.066     ; 10.226     ;
; 89.808 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[9]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.069     ; 10.142     ;
; 89.845 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[3]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.027     ; 10.147     ;
; 89.847 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[9]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.027     ; 10.145     ;
; 89.884 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[6]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.007      ; 10.142     ;
; 89.891 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[4]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.004      ; 10.132     ;
; 89.906 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[3]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.011     ; 10.102     ;
; 89.950 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[6]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.038     ; 10.031     ;
; 89.953 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[8]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.012     ; 10.054     ;
; 89.960 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[4]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.004      ; 10.063     ;
; 90.034 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[3]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.069     ; 9.916      ;
; 90.039 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[3]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.027     ; 9.953      ;
; 90.045 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[0] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[9]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.072     ; 9.902      ;
; 90.065 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[9]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.069     ; 9.885      ;
; 90.093 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[9]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.027     ; 9.899      ;
; 90.104 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[0] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[8]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.070     ; 9.845      ;
; 90.105 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[9]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.011     ; 9.903      ;
; 90.116 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[3] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[8]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.012     ; 9.891      ;
; 90.181 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[10] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.063     ; 9.775      ;
; 90.189 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[1] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[1]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.070     ; 9.760      ;
; 90.207 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[1] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[0]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.066     ; 9.746      ;
; 90.234 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[0] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[3]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.072     ; 9.713      ;
; 90.277 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[10] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.018     ; 9.724      ;
; 90.279 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[6]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.038     ; 9.702      ;
; 90.299 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[1] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[3]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.072     ; 9.648      ;
; 90.365 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[1]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.064     ; 9.590      ;
; 90.395 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[1]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.012     ; 9.612      ;
; 90.404 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[3]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.027     ; 9.588      ;
; 90.414 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[1] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[4]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.041     ; 9.564      ;
; 90.435 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[6]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.004      ; 9.588      ;
; 90.466 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[10] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.021     ; 9.532      ;
; 90.530 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[4]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.004      ; 9.493      ;
; 90.545 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[5]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.505      ; 9.979      ;
; 90.547 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[1] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[9]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.072     ; 9.400      ;
; 90.583 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[2]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.024     ; 9.412      ;
; 90.584 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[0] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[1]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.070     ; 9.365      ;
; 90.601 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[2]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.063     ; 9.355      ;
; 90.611 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[5]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.460      ; 9.868      ;
; 90.628 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[0]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.060     ; 9.331      ;
; 90.643 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[9]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.027     ; 9.349      ;
; 90.655 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[10] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.063     ; 9.301      ;
; 90.711 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[10] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.021     ; 9.287      ;
; 90.727 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[0] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[4]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.041     ; 9.251      ;
; 90.728 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[2]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.024     ; 9.267      ;
; 90.747 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[4]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.035     ; 9.237      ;
; 90.828 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[10] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.021     ; 9.170      ;
; 90.864 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[7]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.505      ; 9.660      ;
; 90.910 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[0] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[10] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.066     ; 9.043      ;
; 90.920 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[1] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[10] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.066     ; 9.033      ;
; 90.922 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[6]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.004      ; 9.101      ;
; 90.930 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[7]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.460      ; 9.549      ;
; 90.930 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[5]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.460      ; 9.549      ;
; 90.930 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[0] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[2]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.069     ; 9.020      ;
; 90.946 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[3] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[1]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.012     ; 9.061      ;
; 90.965 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[6]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.004      ; 9.058      ;
; 91.037 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[1] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[2]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.069     ; 8.913      ;
; 91.094 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[5]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.502      ; 9.427      ;
; 91.162 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[3] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[0]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.021     ; 8.836      ;
; 91.167 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[0] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[6]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.041     ; 8.811      ;
; 91.169 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[3] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[2]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.024     ; 8.826      ;
; 91.216 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[7]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.460      ; 9.263      ;
; 91.247 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[3] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[4]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.004      ; 8.776      ;
; 91.371 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[9]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.045     ; 8.603      ;
; 91.376 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[1] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[6]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.041     ; 8.602      ;
; 91.380 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[7]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.502      ; 9.141      ;
; 91.393 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[6]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.035     ; 8.591      ;
; 91.400 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[2]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[0]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.060     ; 8.559      ;
; 91.423 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[3]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.045     ; 8.551      ;
; 91.662 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[7]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.502      ; 8.859      ;
; 91.686 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[2]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[3]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.045     ; 8.288      ;
; 91.714 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[5]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.502      ; 8.807      ;
; 91.786 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[10] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.060     ; 8.173      ;
; 91.850 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[3] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[9]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.027     ; 8.142      ;
; 91.958 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[3] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[3]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.027     ; 8.034      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                  ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.257 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][25]                                                                                                           ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~porta_datain_reg0                                            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 0.871      ;
; 0.274 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                            ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~porta_datain_reg0                                            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 0.877      ;
; 0.300 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[0]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 0.899      ;
; 0.301 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 0.900      ;
; 0.304 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 0.903      ;
; 0.306 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                       ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a36~porta_address_reg0                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 0.895      ;
; 0.327 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 0.926      ;
; 0.331 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                       ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a36~porta_address_reg0                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 0.920      ;
; 0.332 ; adaptive_fir:adaptive_fir_inst|f_14[8]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.928      ;
; 0.333 ; adaptive_fir:adaptive_fir_inst|f_11[13]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.929      ;
; 0.334 ; adaptive_fir:adaptive_fir_inst|f_13[11]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.930      ;
; 0.334 ; adaptive_fir:adaptive_fir_inst|f_14[7]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.930      ;
; 0.334 ; adaptive_fir:adaptive_fir_inst|f_4[12]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.930      ;
; 0.334 ; adaptive_fir:adaptive_fir_inst|f_14[14]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.930      ;
; 0.334 ; adaptive_fir:adaptive_fir_inst|f_14[15]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.930      ;
; 0.335 ; adaptive_fir:adaptive_fir_inst|f_2[15]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.931      ;
; 0.335 ; adaptive_fir:adaptive_fir_inst|f_13[15]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.931      ;
; 0.337 ; adaptive_fir:adaptive_fir_inst|f_13[14]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.933      ;
; 0.337 ; adaptive_fir:adaptive_fir_inst|f_15[15]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.933      ;
; 0.337 ; adaptive_fir:adaptive_fir_inst|f_6[5]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.933      ;
; 0.337 ; adaptive_fir:adaptive_fir_inst|f_14[9]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.933      ;
; 0.338 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                                                                           ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~porta_datain_reg0                                            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.940      ;
; 0.338 ; adaptive_fir:adaptive_fir_inst|f_15[12]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.934      ;
; 0.338 ; adaptive_fir:adaptive_fir_inst|f_10[5]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.934      ;
; 0.338 ; adaptive_fir:adaptive_fir_inst|f_14[12]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.934      ;
; 0.339 ; adaptive_fir:adaptive_fir_inst|f_5[13]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.935      ;
; 0.339 ; adaptive_fir:adaptive_fir_inst|f_7[13]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.935      ;
; 0.339 ; adaptive_fir:adaptive_fir_inst|f_15[11]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.935      ;
; 0.339 ; adaptive_fir:adaptive_fir_inst|f_6[10]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.935      ;
; 0.339 ; adaptive_fir:adaptive_fir_inst|f_14[5]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.935      ;
; 0.339 ; adaptive_fir:adaptive_fir_inst|f_14[10]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.935      ;
; 0.339 ; adaptive_fir:adaptive_fir_inst|f_3[15]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.935      ;
; 0.339 ; adaptive_fir:adaptive_fir_inst|f_4[15]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.935      ;
; 0.339 ; adaptive_fir:adaptive_fir_inst|f_14[11]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.935      ;
; 0.339 ; adaptive_fir:adaptive_fir_inst|f_14[13]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.935      ;
; 0.340 ; adaptive_fir:adaptive_fir_inst|f_13[13]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.936      ;
; 0.340 ; adaptive_fir:adaptive_fir_inst|f_6[6]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.936      ;
; 0.340 ; adaptive_fir:adaptive_fir_inst|f_3[12]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.936      ;
; 0.340 ; adaptive_fir:adaptive_fir_inst|f_6[14]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.936      ;
; 0.341 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                            ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~porta_datain_reg0                                            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 0.944      ;
; 0.341 ; adaptive_fir:adaptive_fir_inst|f_15[14]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.937      ;
; 0.341 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                             ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a0~porta_datain_reg0                             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 0.934      ;
; 0.341 ; adaptive_fir:adaptive_fir_inst|f_6[8]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.937      ;
; 0.342 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                        ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a18~porta_address_reg0                           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 0.961      ;
; 0.342 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                        ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a18~porta_address_reg0                           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 0.959      ;
; 0.342 ; adaptive_fir:adaptive_fir_inst|f_2[9]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.938      ;
; 0.342 ; adaptive_fir:adaptive_fir_inst|f_3[13]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.938      ;
; 0.344 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                        ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a18~porta_address_reg0                           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 0.961      ;
; 0.344 ; adaptive_fir:adaptive_fir_inst|f_14[4]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.940      ;
; 0.344 ; adaptive_fir:adaptive_fir_inst|f_14[6]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.940      ;
; 0.345 ; adaptive_fir:adaptive_fir_inst|f_5[15]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.941      ;
; 0.348 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.944      ;
; 0.349 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.945      ;
; 0.349 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][36]                                                                                                           ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a36~porta_datain_reg0                                           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.945      ;
; 0.349 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][35]                                                                                                           ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~porta_datain_reg0                                            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.945      ;
; 0.349 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 0.957      ;
; 0.350 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.946      ;
; 0.350 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.946      ;
; 0.350 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][40]                                                                                                           ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a36~porta_datain_reg0                                           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.946      ;
; 0.350 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.945      ;
; 0.351 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                        ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a0~porta_address_reg0                            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 0.955      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[0]                      ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[0]                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[1]                      ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[1]                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[2]                      ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[2]                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[3]                      ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[3]                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[4]                      ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[4]                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|full_dff                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|full_dff                                                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[3]                      ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[3]                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[0]                       ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[0]                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[1]                       ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[1]                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[2]                       ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[2]                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[3]                       ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[3]                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[4]                       ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[4]                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.949      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[0]                      ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[0]                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[1]                      ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[1]                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[2]                      ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[2]                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[3]                      ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[3]                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[4]                      ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[4]                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|full_dff                              ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|full_dff                                                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[0]                       ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[0]                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[1]                       ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[1]                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[2]                       ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[2]                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[3]                       ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[3]                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[4]                       ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[4]                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|full_dff                              ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|full_dff                                                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.949      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[0]                       ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[0]                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[1]                       ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[1]                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[2]                       ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[2]                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|full_dff                              ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|full_dff                                                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.954      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.954      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|full_dff                              ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|full_dff                                                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[0]                       ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[0]                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[1]                       ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[1]                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[2]                       ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[2]                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[3]                       ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[3]                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[4]                       ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[4]                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|full_dff                              ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|full_dff                                                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.349 ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_data[5]                                                                                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~porta_datain_reg0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.416      ; 0.966      ;
; 0.354 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[0]                                                          ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[0]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[8]                                                          ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[8]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_sop                                                                                                    ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_sop                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char                                                                                           ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                   ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                                        ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_esc                                                                                                    ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_esc                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_eop                                                                                                    ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_eop                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                               ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                              ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|out_valid                                                                                                   ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|out_valid                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                   ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                   ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                   ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE1                                                                   ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE1                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2                                                                   ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                   ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[5]                                                                                                              ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[5]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[2]                                                                                                              ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[2]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|full                                                                                                                   ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|full                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|empty                                                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|empty                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[0]                                                                                                              ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[0]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[1]                                                                                                              ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[1]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[3]                                                                                                              ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[3]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[4]                                                                                                              ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[4]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans                                                                        ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[3]                                                                     ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[3]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]                                                                     ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[1]                                                                     ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[2]                                                                     ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[2]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|first_trans                                                                       ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|first_trans                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[10]                                                         ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[10]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[2]                                                          ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[12]                                                         ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[12]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[4]                                                          ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[4]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[15]                                                         ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[15]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[7]                                                          ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[7]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[3]                                                          ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[3]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[11]                                                         ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[11]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[6]                                                          ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[6]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[14]                                                         ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[14]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][83]                                                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][83]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|reading_first_pixel_in_image                                                                                                ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|reading_first_pixel_in_image                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][84]                                                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][84]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem_used[2]                                                               ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem_used[2]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_avalon_sram_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1] ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_avalon_sram_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][53]                                                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][53]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                           ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][19]                                                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][19]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][87]                                                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][87]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|s_pixel_buffer.STATE_1_WAIT_FOR_LAST_PIXEL                                                                                  ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|s_pixel_buffer.STATE_1_WAIT_FOR_LAST_PIXEL                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL                                                                              ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|s_pixel_buffer.STATE_2_READ_BUFFER                                                                                          ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|s_pixel_buffer.STATE_2_READ_BUFFER                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_height_valid                           ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_height_valid                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[6]                                         ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[6]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[4]                                         ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[4]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[3]                                         ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[3]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[2]                                         ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[2]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[1]                                         ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[1]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters|inner_width_valid                               ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters|inner_width_valid                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters|inner_height_valid                              ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters|inner_height_valid                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_startofpacket                                                                              ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_startofpacket                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][70]                                                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][70]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[5]                                                                                                              ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[5]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[2]                                                                                                              ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[2]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                              ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[3]                                                                                                              ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[3]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[4]                                                                                                              ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[4]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[9]                                                          ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[9]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[1]                                                          ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[5]                                                          ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[5]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[13]                                                         ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[13]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|dffe_af                                                                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|dffe_af                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|dffe_nae                                                                     ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|dffe_nae                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|pending_reads[0]                                                                                                            ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|pending_reads[0]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|full_dff                                                ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|full_dff                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem_used[2]                                                             ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem_used[2]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|count[0]                                                             ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|count[0]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|use_reg                                                              ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|use_reg                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[1]                                                       ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[1]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][60]                                                                ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][60]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|endofpacket_reg                                                      ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|endofpacket_reg                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                                            ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_1_RUN_CLIPPER                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[5]                                         ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[5]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[0]                                         ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|low_addressa[0]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_2_ADD_MISSING_PART                                                       ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_2_ADD_MISSING_PART                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|stream_out_valid                                                                                    ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|stream_out_valid                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a0                                        ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a0                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a1                                        ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a1                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a4                                        ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a4                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a3                                        ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a3                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a7                                        ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a7                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a5                                        ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a5                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a6                                        ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a6                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a2                                        ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a2                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][1]                                                               ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[2][1]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.353 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                                              ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                       ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[8]                                                                                                                           ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[8]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                     ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                          ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                          ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                          ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                          ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                           ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]                                                                                                                                                                ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                            ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                  ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                             ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]                                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                         ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                        ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                       ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]                                                                                                                  ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]                                                                                                                  ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]                                                                                                                                                                ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                       ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                            ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                            ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                            ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2]                                                                                        ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[1]                                                                                        ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]                                                                                                                                         ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                        ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                                      ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                         ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.365 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.608      ;
; 0.366 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]                                                                                                                  ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]                                                                                                                  ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[0]                                                                                        ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[0]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_PADDED                                                                                                                 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_PADDED                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.624      ;
; 0.384 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[1]                                                                                          ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.321      ; 0.906      ;
; 0.387 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[7]                                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[7]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.630      ;
; 0.387 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2]                                                                                        ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.629      ;
; 0.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.629      ;
; 0.388 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[0]                                                                                          ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.321      ; 0.910      ;
; 0.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.630      ;
; 0.389 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                                                                                        ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.631      ;
; 0.389 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.631      ;
; 0.390 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[4]                                                                                          ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.321      ; 0.912      ;
; 0.392 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[5]                                                                                          ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.321      ; 0.914      ;
; 0.393 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.636      ;
; 0.394 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                                                                                                             ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.638      ;
; 0.395 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                              ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                              ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                                             ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][6]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][6]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][6]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                              ; To Node                                                                                                                                                                                ; Launch Clock                                                                     ; Latch Clock                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+
; 0.354 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                              ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                              ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|s_mode                                                                                                      ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|s_mode                                                                                                      ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.380 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.623      ;
; 0.382 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.625      ;
; 0.382 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]               ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2                       ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.625      ;
; 0.387 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                              ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.629      ;
; 0.395 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_VS                                                                                                      ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                   ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_G[2]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_R[1]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                   ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_G[0]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_R[5]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_HS                                                                                                      ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                 ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_B[5]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_B[2]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_R[4]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                   ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_G[4]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                   ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_G[3]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                   ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_G[1]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                      ; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                      ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[1] ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_R[0]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_B[4]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                   ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_G[6]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.641      ;
; 0.399 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_B[6]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.641      ;
; 0.404 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.647      ;
; 0.419 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.662      ;
; 0.422 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.338      ; 0.961      ;
; 0.442 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.338      ; 0.981      ;
; 0.446 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.338      ; 0.985      ;
; 0.448 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.338      ; 0.987      ;
; 0.458 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.338      ; 0.997      ;
; 0.510 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                   ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_G[5]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.753      ;
; 0.510 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                              ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.753      ;
; 0.526 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.769      ;
; 0.533 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_R[7]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.778      ;
; 0.548 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_B[1]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.791      ;
; 0.548 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_B[0]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.791      ;
; 0.549 ; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                      ; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.792      ;
; 0.550 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_R[6]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.792      ;
; 0.550 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_B[3]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.793      ;
; 0.550 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[5] ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[5] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.793      ;
; 0.550 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[7] ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[7] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.793      ;
; 0.561 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.804      ;
; 0.562 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.805      ;
; 0.562 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.805      ;
; 0.563 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.806      ;
; 0.564 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.807      ;
; 0.566 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.810      ;
; 0.570 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[0]               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.813      ;
; 0.573 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                   ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_G[7]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.814      ;
; 0.577 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_R[3]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.817      ;
; 0.577 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                      ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_BLANK                                                                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.817      ;
; 0.582 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.825      ;
; 0.586 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                              ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.829      ;
; 0.587 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.830      ;
; 0.588 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.830      ;
; 0.588 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.830      ;
; 0.590 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.832      ;
; 0.594 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.837      ;
; 0.595 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.837      ;
; 0.596 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.839      ;
; 0.597 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.840      ;
; 0.600 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.842      ;
; 0.603 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.846      ;
; 0.606 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.849      ;
; 0.606 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.849      ;
; 0.607 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.850      ;
; 0.607 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.849      ;
; 0.609 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.852      ;
; 0.609 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                            ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|s_mode                                                                                                      ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.852      ;
; 0.611 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.853      ;
; 0.614 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.857      ;
; 0.615 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.858      ;
; 0.616 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.859      ;
; 0.616 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.859      ;
; 0.621 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[0]               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.864      ;
; 0.625 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2                       ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.868      ;
; 0.626 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                 ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.869      ;
; 0.628 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.870      ;
; 0.633 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[0]               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.876      ;
; 0.634 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.877      ;
; 0.634 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.877      ;
; 0.638 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.881      ;
; 0.642 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.885      ;
; 0.656 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[0]               ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2                       ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.899      ;
; 0.670 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.913      ;
; 0.676 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.919      ;
; 0.679 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.922      ;
; 0.683 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.926      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'GPIO[8]'                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.380 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity1                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[1]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.093      ; 0.644      ;
; 0.387 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[4]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[4]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[3]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[3]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[5]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[5]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[0]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[1]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[2]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[2]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.039      ; 0.597      ;
; 0.410 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity2a0            ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity1                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 0.624      ;
; 0.432 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity1                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[0]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 0.646      ;
; 0.439 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[3]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[4]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.045      ; 0.655      ;
; 0.440 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[3]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[5]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.045      ; 0.656      ;
; 0.461 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[5]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity2a1            ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.011      ; 0.643      ;
; 0.521 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity2a1            ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity1                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 0.735      ;
; 0.556 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[0] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.110      ; 0.837      ;
; 0.635 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.039      ; 0.845      ;
; 0.684 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[3]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity2a0            ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.011      ; 0.866      ;
; 0.736 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[1] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.110      ; 1.017      ;
; 0.744 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity2a0            ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.011      ; 0.926      ;
; 0.772 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[6] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[1]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.094      ; 1.037      ;
; 0.778 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[2] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.067      ; 1.016      ;
; 0.781 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdptr_g[0]                                           ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.067      ; 1.019      ;
; 0.783 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdptr_g[3]                                           ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.063      ; 1.017      ;
; 0.787 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[3] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.027      ; 0.985      ;
; 0.787 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdptr_g[1]                                           ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.027      ; 0.985      ;
; 0.793 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[5]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdptr_g[5]                                           ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.027      ; 0.991      ;
; 0.798 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[2]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[3]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.045      ; 1.014      ;
; 0.805 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[2]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.045      ; 1.021      ;
; 0.808 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[3]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.045      ; 1.024      ;
; 0.827 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[2]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity2a0            ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.011      ; 1.009      ;
; 0.843 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[4]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity2a1            ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.011      ; 1.025      ;
; 0.889 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdptr_g[4]                                           ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.094      ; 1.154      ;
; 0.903 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdptr_g[5]                                           ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.094      ; 1.168      ;
; 0.914 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 1.129      ;
; 0.934 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 1.149      ;
; 0.980 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[2]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[4] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.027      ; 1.178      ;
; 0.981 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[2]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdptr_g[2]                                           ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.027      ; 1.179      ;
; 0.984 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[3]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[5] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.072      ; 1.227      ;
; 0.985 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[3]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdptr_g[3]                                           ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.072      ; 1.228      ;
; 1.021 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[2]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[4]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.045      ; 1.237      ;
; 1.035 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[1]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.064      ; 1.270      ;
; 1.035 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.046      ; 1.252      ;
; 1.050 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[4]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdptr_g[4]                                           ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.027      ; 1.248      ;
; 1.060 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[1]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.093      ; 1.324      ;
; 1.060 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[2]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[5]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.045      ; 1.276      ;
; 1.080 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[6] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[2]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.107      ; 1.358      ;
; 1.084 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[5]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[6] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.027      ; 1.282      ;
; 1.097 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity2a0            ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 1.311      ;
; 1.134 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity1                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[4]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.093      ; 1.398      ;
; 1.135 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[1]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.064      ; 1.370      ;
; 1.147 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity1                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[2]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.093      ; 1.411      ;
; 1.169 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity1                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[3]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.093      ; 1.433      ;
; 1.182 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity1                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[5]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.093      ; 1.446      ;
; 1.234 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[6] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[6]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.137      ; 1.542      ;
; 1.241 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[4]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.045      ; 1.457      ;
; 1.282 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.046      ; 1.499      ;
; 1.283 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[5]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[1]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.069      ; 1.523      ;
; 1.293 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[5]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.045      ; 1.509      ;
; 1.332 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[4]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.064      ; 1.567      ;
; 1.357 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[5]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.069      ; 1.597      ;
; 1.360 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[2]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.093      ; 1.624      ;
; 1.374 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[3]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.093      ; 1.638      ;
; 1.384 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[5]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.064      ; 1.619      ;
; 1.465 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdptr_g[3]                                           ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.070      ; 1.706      ;
; 1.465 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[1] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.070      ; 1.706      ;
; 1.465 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[0] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.070      ; 1.706      ;
; 1.465 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[5] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.070      ; 1.706      ;
; 1.466 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[4]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[6] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.027      ; 1.664      ;
; 1.472 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[3]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.069      ; 1.712      ;
; 1.480 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[4]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.064      ; 1.715      ;
; 1.502 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[4]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[1]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.069      ; 1.742      ;
; 1.528 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[5]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.064      ; 1.763      ;
; 1.540 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[1]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.046      ; 1.757      ;
; 1.547 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[6] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[7]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.656      ; 2.374      ;
; 1.548 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[6] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[5]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.656      ; 2.375      ;
; 1.565 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdptr_g[2]                                           ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.094      ; 1.830      ;
; 1.585 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[6] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[10]       ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.110      ; 1.866      ;
; 1.587 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdptr_g[3]                                           ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.070      ; 1.828      ;
; 1.587 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[1] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.070      ; 1.828      ;
; 1.587 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[0] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.070      ; 1.828      ;
; 1.587 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[5] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.070      ; 1.828      ;
; 1.589 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[4]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.069      ; 1.829      ;
; 1.604 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[5]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[2]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.069      ; 1.844      ;
; 1.616 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[4]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.093      ; 1.880      ;
; 1.662 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[1]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.046      ; 1.879      ;
; 1.664 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[5]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.093      ; 1.928      ;
; 1.685 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.046      ; 1.902      ;
; 1.725 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdptr_g[1]                                           ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.094      ; 1.990      ;
; 1.758 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[5]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[6]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.099      ; 2.028      ;
; 1.813 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[4] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[10]       ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.110      ; 2.094      ;
; 1.823 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[4]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[2]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.069      ; 2.063      ;
; 1.832 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity1                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 2.025      ;
; 1.832 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[0]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 2.025      ;
; 1.832 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity2a0            ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 2.025      ;
; 1.832 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity2a1            ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 2.025      ;
; 1.840 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[2]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.067      ; 2.078      ;
; 1.879 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[2]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.064      ; 2.114      ;
; 1.892 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.012      ; 2.075      ;
; 1.892 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdptr_g[2]                                           ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.012      ; 2.075      ;
; 1.892 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdptr_g[4]                                           ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.012      ; 2.075      ;
; 1.892 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.012      ; 2.075      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ADA_DCO'                                                                     ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 1.815 ; ADA_D[7]  ; per_a2da_d[7]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.782      ; 5.768      ;
; 1.846 ; ADA_D[4]  ; per_a2da_d[4]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.752      ; 5.769      ;
; 1.859 ; ADA_D[13] ; per_a2da_d[13] ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.774      ; 5.804      ;
; 1.880 ; ADA_D[2]  ; per_a2da_d[2]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.775      ; 5.826      ;
; 1.882 ; ADA_D[11] ; per_a2da_d[11] ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.752      ; 5.805      ;
; 1.896 ; ADA_D[8]  ; per_a2da_d[8]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.746      ; 5.813      ;
; 1.927 ; ADA_D[9]  ; per_a2da_d[9]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.751      ; 5.849      ;
; 1.967 ; ADA_D[10] ; per_a2da_d[10] ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.746      ; 5.884      ;
; 1.971 ; ADA_D[12] ; per_a2da_d[12] ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.782      ; 5.924      ;
; 1.971 ; ADA_D[3]  ; per_a2da_d[3]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.775      ; 5.917      ;
; 1.975 ; ADA_D[6]  ; per_a2da_d[6]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.723      ; 5.869      ;
; 2.071 ; ADA_D[5]  ; per_a2da_d[5]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.749      ; 5.991      ;
; 2.110 ; ADA_D[1]  ; per_a2da_d[1]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.751      ; 6.032      ;
; 2.168 ; ADA_D[0]  ; per_a2da_d[0]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.752      ; 6.091      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ADB_DCO'                                                                     ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 1.852 ; ADB_D[4]  ; per_a2db_d[4]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 2.797      ; 5.820      ;
; 1.895 ; ADB_D[9]  ; per_a2db_d[9]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 2.780      ; 5.846      ;
; 1.898 ; ADB_D[1]  ; per_a2db_d[1]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 2.725      ; 5.794      ;
; 1.906 ; ADB_D[0]  ; per_a2db_d[0]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 2.725      ; 5.802      ;
; 1.937 ; ADB_D[8]  ; per_a2db_d[8]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 2.784      ; 5.892      ;
; 1.969 ; ADB_D[7]  ; per_a2db_d[7]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 2.769      ; 5.909      ;
; 1.983 ; ADB_D[2]  ; per_a2db_d[2]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 2.775      ; 5.929      ;
; 2.051 ; ADB_D[6]  ; per_a2db_d[6]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 2.795      ; 6.017      ;
; 2.073 ; ADB_D[10] ; per_a2db_d[10] ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 2.753      ; 5.997      ;
; 2.102 ; ADB_D[11] ; per_a2db_d[11] ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 2.763      ; 6.036      ;
; 2.138 ; ADB_D[5]  ; per_a2db_d[5]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 2.758      ; 6.067      ;
; 2.218 ; ADB_D[3]  ; per_a2db_d[3]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 2.763      ; 6.152      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'ADA_DCO'                                                                 ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 2.809 ; KEY[3]    ; per_a2da_d[7]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.682      ; 8.852      ;
; 2.809 ; KEY[3]    ; per_a2da_d[12] ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.682      ; 8.852      ;
; 3.455 ; KEY[3]    ; per_a2da_d[5]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.650      ; 8.174      ;
; 4.181 ; KEY[3]    ; per_a2da_d[6]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.625      ; 7.423      ;
; 4.198 ; KEY[3]    ; per_a2da_d[13] ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.674      ; 7.455      ;
; 4.408 ; KEY[3]    ; per_a2da_d[9]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.653      ; 7.224      ;
; 4.408 ; KEY[3]    ; per_a2da_d[1]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.653      ; 7.224      ;
; 4.427 ; KEY[3]    ; per_a2da_d[8]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.647      ; 7.199      ;
; 4.427 ; KEY[3]    ; per_a2da_d[10] ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.647      ; 7.199      ;
; 4.746 ; KEY[3]    ; per_a2da_d[0]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.654      ; 6.887      ;
; 4.746 ; KEY[3]    ; per_a2da_d[4]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.654      ; 6.887      ;
; 4.746 ; KEY[3]    ; per_a2da_d[11] ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.654      ; 6.887      ;
; 4.841 ; KEY[3]    ; per_a2da_d[3]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.675      ; 6.813      ;
; 4.841 ; KEY[3]    ; per_a2da_d[2]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.675      ; 6.813      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'ADB_DCO'                                                                 ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 2.817 ; KEY[3]    ; per_a2db_d[2]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.676      ; 8.838      ;
; 3.048 ; KEY[3]    ; per_a2db_d[8]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.685      ; 8.616      ;
; 3.065 ; KEY[3]    ; per_a2db_d[4]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.697      ; 8.611      ;
; 3.151 ; KEY[3]    ; per_a2db_d[6]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.695      ; 8.523      ;
; 3.390 ; KEY[3]    ; per_a2db_d[10] ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.655      ; 8.244      ;
; 4.218 ; KEY[3]    ; per_a2db_d[0]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.628      ; 7.389      ;
; 4.218 ; KEY[3]    ; per_a2db_d[1]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.628      ; 7.389      ;
; 4.456 ; KEY[3]    ; per_a2db_d[7]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.671      ; 7.194      ;
; 4.490 ; KEY[3]    ; per_a2db_d[9]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.680      ; 7.169      ;
; 4.499 ; KEY[3]    ; per_a2db_d[5]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.660      ; 7.140      ;
; 4.663 ; KEY[3]    ; per_a2db_d[11] ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.664      ; 6.980      ;
; 4.663 ; KEY[3]    ; per_a2db_d[3]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.664      ; 6.980      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                     ;
+--------+-----------+-------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                               ; Launch Clock ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; 11.317 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[10][11]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.523      ; 8.957      ;
; 11.317 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[10][10]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.523      ; 8.957      ;
; 11.317 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[10][9]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.523      ; 8.957      ;
; 11.317 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[10][8]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.523      ; 8.957      ;
; 11.317 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[10][7]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.523      ; 8.957      ;
; 11.317 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[10][6]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.523      ; 8.957      ;
; 11.317 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[10][5]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.523      ; 8.957      ;
; 11.317 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[10][4]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.523      ; 8.957      ;
; 11.317 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[10][3]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.523      ; 8.957      ;
; 11.317 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[10][2]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.523      ; 8.957      ;
; 11.317 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[10][1]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.523      ; 8.957      ;
; 11.317 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[10][0]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.523      ; 8.957      ;
; 11.532 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][11]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.514      ; 8.733      ;
; 11.532 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][10]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.514      ; 8.733      ;
; 11.532 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][9]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.514      ; 8.733      ;
; 11.532 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][8]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.514      ; 8.733      ;
; 11.532 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][7]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.514      ; 8.733      ;
; 11.532 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][6]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.514      ; 8.733      ;
; 11.532 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][5]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.514      ; 8.733      ;
; 11.532 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][4]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.514      ; 8.733      ;
; 11.532 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][3]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.514      ; 8.733      ;
; 11.532 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][2]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.514      ; 8.733      ;
; 11.532 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][1]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.514      ; 8.733      ;
; 11.532 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][0]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.514      ; 8.733      ;
; 11.548 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][11]~_Duplicate_2 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.495      ; 8.698      ;
; 11.548 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][10]~_Duplicate_2 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.495      ; 8.698      ;
; 11.548 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][9]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.495      ; 8.698      ;
; 11.548 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][8]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.495      ; 8.698      ;
; 11.548 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][7]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.495      ; 8.698      ;
; 11.548 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][6]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.495      ; 8.698      ;
; 11.548 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][5]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.495      ; 8.698      ;
; 11.548 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][4]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.495      ; 8.698      ;
; 11.548 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][3]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.495      ; 8.698      ;
; 11.548 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][2]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.495      ; 8.698      ;
; 11.548 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][1]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.495      ; 8.698      ;
; 11.548 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][0]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.495      ; 8.698      ;
; 11.595 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[13][11]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.527      ; 8.683      ;
; 11.595 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[13][10]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.527      ; 8.683      ;
; 11.595 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[13][9]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.527      ; 8.683      ;
; 11.595 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[13][8]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.527      ; 8.683      ;
; 11.595 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[13][7]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.527      ; 8.683      ;
; 11.595 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[13][6]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.527      ; 8.683      ;
; 11.595 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[13][5]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.527      ; 8.683      ;
; 11.595 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[13][4]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.527      ; 8.683      ;
; 11.595 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[13][3]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.527      ; 8.683      ;
; 11.595 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[13][2]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.527      ; 8.683      ;
; 11.595 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[13][1]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.527      ; 8.683      ;
; 11.595 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[13][0]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.527      ; 8.683      ;
; 11.605 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][11]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.499      ; 8.645      ;
; 11.605 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][10]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.499      ; 8.645      ;
; 11.605 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][9]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.499      ; 8.645      ;
; 11.605 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][8]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.499      ; 8.645      ;
; 11.605 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][7]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.499      ; 8.645      ;
; 11.605 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][6]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.499      ; 8.645      ;
; 11.605 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][5]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.499      ; 8.645      ;
; 11.605 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][4]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.499      ; 8.645      ;
; 11.605 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][3]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.499      ; 8.645      ;
; 11.605 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][2]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.499      ; 8.645      ;
; 11.605 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][1]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.499      ; 8.645      ;
; 11.605 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][0]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.499      ; 8.645      ;
; 11.612 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][11]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.467      ; 8.606      ;
; 11.612 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][10]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.467      ; 8.606      ;
; 11.612 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][9]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.467      ; 8.606      ;
; 11.612 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][8]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.467      ; 8.606      ;
; 11.612 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][7]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.467      ; 8.606      ;
; 11.612 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][6]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.467      ; 8.606      ;
; 11.612 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][5]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.467      ; 8.606      ;
; 11.612 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][4]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.467      ; 8.606      ;
; 11.612 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][3]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.467      ; 8.606      ;
; 11.612 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][2]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.467      ; 8.606      ;
; 11.612 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][1]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.467      ; 8.606      ;
; 11.612 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][0]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.467      ; 8.606      ;
; 11.614 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[5][3]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.526      ; 8.663      ;
; 11.614 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[5][2]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.526      ; 8.663      ;
; 11.614 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[5][1]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.526      ; 8.663      ;
; 11.614 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[5][0]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.526      ; 8.663      ;
; 11.614 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[5][11]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.526      ; 8.663      ;
; 11.614 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[5][10]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.526      ; 8.663      ;
; 11.614 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[5][9]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.526      ; 8.663      ;
; 11.614 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[5][8]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.526      ; 8.663      ;
; 11.614 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[5][7]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.526      ; 8.663      ;
; 11.614 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[5][6]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.526      ; 8.663      ;
; 11.614 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[5][5]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.526      ; 8.663      ;
; 11.614 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[5][4]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.526      ; 8.663      ;
; 11.614 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[5][3]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.526      ; 8.663      ;
; 11.614 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[5][2]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.526      ; 8.663      ;
; 11.614 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[5][1]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.526      ; 8.663      ;
; 11.614 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[5][0]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.526      ; 8.663      ;
; 11.614 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[5][15]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.526      ; 8.663      ;
; 11.614 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[5][14]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.526      ; 8.663      ;
; 11.614 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[5][13]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.526      ; 8.663      ;
; 11.614 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[5][12]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.526      ; 8.663      ;
; 11.614 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[5][11]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.526      ; 8.663      ;
; 11.614 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[5][10]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.526      ; 8.663      ;
; 11.614 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[5][9]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.526      ; 8.663      ;
; 11.614 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[5][8]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.526      ; 8.663      ;
; 11.614 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[5][7]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.526      ; 8.663      ;
; 11.614 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[5][6]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.526      ; 8.663      ;
; 11.614 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[5][5]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.526      ; 8.663      ;
; 11.614 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[5][4]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 1.526      ; 8.663      ;
+--------+-----------+-------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                      ; To Node                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.979 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[7]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 6.968      ;
; 12.979 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[6]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 6.968      ;
; 12.979 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[5]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 6.968      ;
; 12.979 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[4]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 6.968      ;
; 12.979 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[3]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 6.968      ;
; 12.979 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[2]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 6.968      ;
; 12.979 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[1]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 6.968      ;
; 12.979 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[0]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 6.968      ;
; 13.013 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[10]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 6.925      ;
; 13.013 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[2]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 6.925      ;
; 13.013 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[12]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 6.925      ;
; 13.013 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[4]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 6.925      ;
; 13.039 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[14]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 6.908      ;
; 13.045 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[9]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 6.897      ;
; 13.045 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[1]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 6.897      ;
; 13.045 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[5]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 6.897      ;
; 13.045 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[13]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 6.897      ;
; 13.401 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[14]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 6.546      ;
; 13.401 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[20]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 6.546      ;
; 13.401 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[19]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 6.546      ;
; 13.401 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[18]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 6.546      ;
; 13.401 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[17]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 6.546      ;
; 13.401 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[16]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 6.546      ;
; 13.401 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[15]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 6.546      ;
; 13.401 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[13]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 6.546      ;
; 13.401 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[11]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 6.546      ;
; 13.401 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[10]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 6.546      ;
; 13.401 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[9]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 6.546      ;
; 13.401 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[8]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 6.546      ;
; 13.401 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[7]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 6.546      ;
; 13.401 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[6]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 6.546      ;
; 13.401 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[5]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 6.546      ;
; 13.401 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[4]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 6.546      ;
; 13.401 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[3]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 6.546      ;
; 13.401 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[2]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 6.546      ;
; 13.401 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|byteen_reg[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 6.546      ;
; 13.401 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|byteen_reg[0]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 6.546      ;
; 13.402 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[15]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 6.542      ;
; 13.402 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[13]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 6.542      ;
; 13.402 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[12]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 6.542      ;
; 13.402 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[11]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 6.542      ;
; 13.402 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[10]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 6.542      ;
; 13.402 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[9]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 6.542      ;
; 13.402 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[8]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 6.542      ;
; 13.402 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[12]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 6.542      ;
; 13.402 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[0]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 6.539      ;
; 13.402 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[8]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 6.539      ;
; 13.402 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[15]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 6.539      ;
; 13.402 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[7]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 6.539      ;
; 13.402 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[3]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 6.538      ;
; 13.402 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[11]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 6.538      ;
; 13.402 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[6]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 6.538      ;
; 13.402 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[14]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 6.538      ;
; 13.402 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][83]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 6.545      ;
; 13.402 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][83]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 6.544      ;
; 13.402 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][83]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 6.544      ;
; 13.402 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][69]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 6.545      ;
; 13.402 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][69]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 6.544      ;
; 13.402 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][84]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 6.544      ;
; 13.402 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem_used[2]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 6.531      ;
; 13.402 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem_used[1]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 6.531      ;
; 13.402 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem_used[0]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 6.531      ;
; 13.402 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem_used[2]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 6.542      ;
; 13.402 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 6.542      ;
; 13.402 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem_used[1]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 6.542      ;
; 13.402 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][70]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 6.544      ;
; 13.402 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][53]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 6.541      ;
; 13.402 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][87]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 6.544      ;
; 13.402 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][60]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 6.545      ;
; 13.402 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][19]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 6.544      ;
; 13.402 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][86]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 6.541      ;
; 13.402 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_avalon_sram_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 6.535      ;
; 13.402 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_avalon_sram_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 6.535      ;
; 13.402 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_avalon_sram_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 6.535      ;
; 13.402 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][70]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 6.545      ;
; 13.402 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][87]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 6.545      ;
; 13.402 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][60]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 6.545      ;
; 13.402 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][19]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 6.545      ;
; 13.402 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][86]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 6.541      ;
; 13.402 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 6.547      ;
; 13.402 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[2]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 6.548      ;
; 13.402 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][53]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 6.541      ;
; 13.402 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|count[0]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 6.543      ;
; 13.402 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|use_reg                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 6.543      ;
; 13.402 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 6.547      ;
; 13.402 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[2]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 6.547      ;
; 13.402 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[0]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 6.546      ;
; 13.402 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[1]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 6.546      ;
; 13.402 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|packet_in_progress                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 6.548      ;
; 13.402 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|locked[1]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 6.547      ;
; 13.402 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][19]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 6.544      ;
; 13.402 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[1]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 6.543      ;
; 13.402 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][60]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 6.543      ;
; 13.402 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][87]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 6.544      ;
; 13.402 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|endofpacket_reg                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 6.543      ;
; 13.402 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][70]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 6.544      ;
; 13.402 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:bridge_avalon_master_agent|hold_waitrequest                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 6.547      ;
; 13.403 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][8]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.517      ;
; 13.403 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][7]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.517      ;
; 13.403 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][6]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.517      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 93.793 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 6.083      ;
; 93.793 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 6.083      ;
; 93.793 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 6.083      ;
; 93.793 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 6.083      ;
; 93.793 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 6.083      ;
; 93.793 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 6.083      ;
; 93.793 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 6.077      ;
; 93.793 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 6.077      ;
; 93.793 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 6.077      ;
; 93.793 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 6.077      ;
; 93.793 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 6.077      ;
; 93.793 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 6.077      ;
; 93.793 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 6.077      ;
; 93.793 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 6.080      ;
; 93.793 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 6.080      ;
; 93.793 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 6.080      ;
; 93.793 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 6.080      ;
; 93.793 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 6.080      ;
; 93.793 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 6.080      ;
; 93.793 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 6.080      ;
; 93.793 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 6.081      ;
; 93.793 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 6.081      ;
; 93.793 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 6.081      ;
; 93.793 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 6.081      ;
; 93.793 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 6.081      ;
; 93.793 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 6.082      ;
; 93.793 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 6.082      ;
; 93.793 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 6.082      ;
; 93.793 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 6.082      ;
; 93.793 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 6.082      ;
; 93.793 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 6.082      ;
; 93.793 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 6.076      ;
; 93.793 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 6.076      ;
; 93.793 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 6.076      ;
; 93.793 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 6.076      ;
; 93.793 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 6.076      ;
; 93.793 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 6.087      ;
; 93.793 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 6.087      ;
; 93.793 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 6.087      ;
; 93.793 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 6.087      ;
; 93.793 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 6.087      ;
; 93.793 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 6.087      ;
; 93.793 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 6.087      ;
; 93.793 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 6.087      ;
; 93.794 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.137     ; 6.068      ;
; 93.794 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.137     ; 6.068      ;
; 93.794 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.137     ; 6.068      ;
; 93.794 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.137     ; 6.068      ;
; 93.794 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.137     ; 6.068      ;
; 93.794 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.137     ; 6.068      ;
; 93.794 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.137     ; 6.068      ;
; 93.794 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.137     ; 6.068      ;
; 93.794 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.137     ; 6.068      ;
; 93.794 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 6.076      ;
; 93.794 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 6.076      ;
; 93.794 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 6.076      ;
; 93.794 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 6.076      ;
; 93.794 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 6.076      ;
; 93.794 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 6.076      ;
; 93.794 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 6.076      ;
; 93.794 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.138     ; 6.067      ;
; 93.794 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.139     ; 6.066      ;
; 93.794 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.139     ; 6.066      ;
; 93.794 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.139     ; 6.066      ;
; 93.794 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.139     ; 6.066      ;
; 93.794 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.139     ; 6.066      ;
; 93.794 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.138     ; 6.067      ;
; 93.794 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.138     ; 6.067      ;
; 93.794 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.138     ; 6.067      ;
; 93.794 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.138     ; 6.067      ;
; 93.794 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.138     ; 6.067      ;
; 93.794 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.138     ; 6.067      ;
; 93.794 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.138     ; 6.067      ;
; 93.794 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 6.080      ;
; 93.794 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 6.080      ;
; 93.794 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 6.080      ;
; 93.794 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 6.080      ;
; 93.794 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 6.080      ;
; 93.794 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 6.080      ;
; 93.794 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 6.080      ;
; 93.794 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 6.081      ;
; 93.794 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 6.081      ;
; 93.794 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 6.081      ;
; 93.794 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 6.081      ;
; 93.794 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 6.081      ;
; 93.794 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 6.081      ;
; 93.794 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 6.081      ;
; 93.794 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.137     ; 6.068      ;
; 93.794 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.137     ; 6.068      ;
; 93.794 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.137     ; 6.068      ;
; 93.794 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.137     ; 6.068      ;
; 93.794 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.138     ; 6.067      ;
; 93.794 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.138     ; 6.067      ;
; 93.794 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.139     ; 6.066      ;
; 93.794 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.139     ; 6.066      ;
; 93.794 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.139     ; 6.066      ;
; 93.794 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.139     ; 6.066      ;
; 93.794 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.139     ; 6.066      ;
; 93.794 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.139     ; 6.066      ;
; 93.794 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.138     ; 6.067      ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.938 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6] ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sensor                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.181      ;
; 3.625 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 3.904      ;
; 3.625 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 3.904      ;
; 3.625 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 3.904      ;
; 3.625 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 3.904      ;
; 3.625 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 3.904      ;
; 3.625 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 3.904      ;
; 3.625 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 3.904      ;
; 3.625 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|edge_detector_register                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 3.904      ;
; 3.625 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 3.903      ;
; 3.625 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 3.903      ;
; 3.625 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 3.903      ;
; 3.625 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 3.903      ;
; 3.625 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 3.903      ;
; 3.625 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 3.903      ;
; 3.625 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 3.903      ;
; 3.625 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[0]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 3.895      ;
; 3.625 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[1]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 3.895      ;
; 3.625 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[2]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 3.895      ;
; 3.625 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[3]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 3.895      ;
; 3.625 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[5]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 3.895      ;
; 3.625 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[4]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 3.895      ;
; 3.625 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_valid                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 3.894      ;
; 3.625 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[0]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 3.894      ;
; 3.625 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 3.894      ;
; 3.625 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[2]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 3.894      ;
; 3.625 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[3]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 3.894      ;
; 3.625 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[4]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 3.894      ;
; 3.625 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|full                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 3.894      ;
; 3.625 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[5]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 3.894      ;
; 3.625 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 3.894      ;
; 3.625 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|internal_out_valid                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 3.894      ;
; 3.625 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|out_valid                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 3.895      ;
; 3.625 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 3.903      ;
; 3.625 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 3.894      ;
; 3.625 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 3.894      ;
; 3.625 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 3.894      ;
; 3.625 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 3.894      ;
; 3.625 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[4]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 3.892      ;
; 3.625 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[5]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 3.892      ;
; 3.625 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[6]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 3.892      ;
; 3.625 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 3.892      ;
; 3.625 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 3.894      ;
; 3.625 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 3.894      ;
; 3.625 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[10]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 3.894      ;
; 3.625 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[12]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 3.892      ;
; 3.625 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[13]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 3.892      ;
; 3.625 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 3.892      ;
; 3.625 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 3.892      ;
; 3.625 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 3.894      ;
; 3.626 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[1]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 3.891      ;
; 3.626 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[0]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 3.891      ;
; 3.626 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 3.891      ;
; 3.626 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[5]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 3.891      ;
; 3.626 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[7]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 3.891      ;
; 3.626 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[6]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 3.891      ;
; 3.626 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[3]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 3.891      ;
; 3.626 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[4]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 3.891      ;
; 3.626 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|received_channel                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 3.891      ;
; 3.626 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|out_endofpacket                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 3.891      ;
; 3.626 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_ASSERT                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.883      ;
; 3.626 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_ISSUE                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.883      ;
; 3.626 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_endofpacket                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 3.884      ;
; 3.626 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.883      ;
; 3.626 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|first_trans                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 3.884      ;
; 3.626 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 3.884      ;
; 3.626 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.882      ;
; 3.626 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.882      ;
; 3.626 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.882      ;
; 3.626 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[2]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.876      ;
; 3.626 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[18]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.876      ;
; 3.626 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[2]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 3.892      ;
; 3.626 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[10]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.876      ;
; 3.626 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 3.884      ;
; 3.626 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[4]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.876      ;
; 3.626 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[12]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.876      ;
; 3.626 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[20]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.876      ;
; 3.626 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.883      ;
; 3.626 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|in_ready_0                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.883      ;
; 3.626 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|out_startofpacket                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 3.891      ;
; 3.626 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 3.884      ;
; 3.626 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_valid                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 3.884      ;
; 3.626 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|out_data[2]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.882      ;
; 3.626 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[2]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 3.892      ;
; 3.626 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|out_data[4]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.882      ;
; 3.626 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[4]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 3.892      ;
; 3.626 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|out_data[3]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.882      ;
; 3.626 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[3]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 3.892      ;
; 3.626 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|out_data[6]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.882      ;
; 3.626 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[6]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 3.892      ;
; 3.626 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|out_data[5]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.882      ;
; 3.626 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[5]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 3.892      ;
; 3.626 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|out_data[7]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.882      ;
; 3.626 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_buffer[7]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 3.892      ;
; 3.626 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[8]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 3.888      ;
; 3.626 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 3.888      ;
; 3.626 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 3.888      ;
; 3.626 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[24]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 3.888      ;
; 3.626 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[25]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 3.888      ;
; 3.626 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[26]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 3.888      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.150 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.394      ;
; 1.250 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.496      ;
; 1.260 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.505      ;
; 1.260 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.505      ;
; 1.260 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.505      ;
; 1.272 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.510      ;
; 1.272 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.510      ;
; 1.272 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.510      ;
; 1.272 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.510      ;
; 1.272 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.510      ;
; 1.272 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.510      ;
; 1.272 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.510      ;
; 1.272 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.510      ;
; 1.272 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.510      ;
; 1.272 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.510      ;
; 1.272 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.510      ;
; 1.272 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.510      ;
; 1.303 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.546      ;
; 1.303 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.546      ;
; 1.303 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.546      ;
; 1.303 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.546      ;
; 1.303 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.546      ;
; 1.303 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.546      ;
; 1.303 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.546      ;
; 1.303 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.548      ;
; 1.303 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.548      ;
; 1.303 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.548      ;
; 1.303 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.548      ;
; 1.303 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.548      ;
; 1.312 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.567      ;
; 1.312 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_valid_buffer                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.567      ;
; 1.313 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[7]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.554      ;
; 1.313 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[5]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.554      ;
; 1.313 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[6]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.554      ;
; 1.313 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.554      ;
; 1.313 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[4]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.554      ;
; 1.313 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.554      ;
; 1.313 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.554      ;
; 1.313 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.554      ;
; 1.336 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.578      ;
; 1.336 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.578      ;
; 1.336 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.578      ;
; 1.336 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.578      ;
; 1.336 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.578      ;
; 1.336 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.578      ;
; 1.336 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.578      ;
; 1.336 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.578      ;
; 1.336 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[7]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.578      ;
; 1.336 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[5]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.578      ;
; 1.336 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[6]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.578      ;
; 1.336 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[3]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.578      ;
; 1.336 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[4]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.578      ;
; 1.336 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[0]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.578      ;
; 1.336 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[1]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.578      ;
; 1.336 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[2]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.578      ;
; 1.369 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][3]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.598      ;
; 1.369 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][3]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.598      ;
; 1.519 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[5]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.772      ;
; 1.519 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[7]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.772      ;
; 1.519 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[6]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.772      ;
; 1.519 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[4]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.772      ;
; 1.519 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[3]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.772      ;
; 1.519 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.772      ;
; 1.519 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.772      ;
; 1.519 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.772      ;
; 1.524 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.766      ;
; 1.524 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.766      ;
; 1.524 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.766      ;
; 1.524 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.766      ;
; 1.524 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.766      ;
; 1.581 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][4]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.823      ;
; 1.581 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][4]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.823      ;
; 1.581 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][4]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.823      ;
; 1.581 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][4]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.823      ;
; 1.581 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][4]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.823      ;
; 1.667 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.904      ;
; 1.769 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                      ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.015      ;
; 2.098 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.344      ;
; 2.161 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.402      ;
; 2.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[0]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.402      ;
; 2.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|bypass_reg                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.402      ;
; 2.216 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[1]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.449      ;
; 2.216 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[2]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.449      ;
; 2.216 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[3]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.449      ;
; 2.216 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[4]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.449      ;
; 2.216 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[5]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.449      ;
; 2.216 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[6]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.449      ;
; 2.216 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[7]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.449      ;
; 2.216 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[8]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.449      ;
; 2.216 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[9]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.449      ;
; 2.216 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[10]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.449      ;
; 2.216 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[11]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.449      ;
; 2.252 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][3]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.489      ;
; 2.252 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][3]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.489      ;
; 2.252 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][3]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.489      ;
; 2.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][4]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.564      ;
; 2.313 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.555      ;
; 2.313 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.555      ;
; 2.313 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.555      ;
; 2.313 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.555      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                     ;
+-------+-----------+-------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                               ; Launch Clock ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; 2.174 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[12][11]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.951      ; 5.032      ;
; 2.174 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[12][10]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.951      ; 5.032      ;
; 2.174 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[12][9]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.951      ; 5.032      ;
; 2.174 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[12][8]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.951      ; 5.032      ;
; 2.174 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[12][7]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.951      ; 5.032      ;
; 2.174 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[12][6]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.951      ; 5.032      ;
; 2.174 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[12][5]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.951      ; 5.032      ;
; 2.174 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[12][4]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.951      ; 5.032      ;
; 2.174 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[12][3]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.951      ; 5.032      ;
; 2.174 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[12][2]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.951      ; 5.032      ;
; 2.174 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[12][1]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.951      ; 5.032      ;
; 2.174 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[12][0]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.951      ; 5.032      ;
; 2.179 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][11]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.940      ; 5.026      ;
; 2.179 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][10]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.940      ; 5.026      ;
; 2.179 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][9]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.940      ; 5.026      ;
; 2.179 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][8]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.940      ; 5.026      ;
; 2.179 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][7]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.940      ; 5.026      ;
; 2.179 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][6]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.940      ; 5.026      ;
; 2.179 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][5]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.940      ; 5.026      ;
; 2.179 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][4]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.940      ; 5.026      ;
; 2.179 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][3]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.940      ; 5.026      ;
; 2.179 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][2]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.940      ; 5.026      ;
; 2.179 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][1]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.940      ; 5.026      ;
; 2.179 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][0]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.940      ; 5.026      ;
; 2.331 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][11]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.962      ; 5.200      ;
; 2.331 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][10]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.962      ; 5.200      ;
; 2.331 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][9]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.962      ; 5.200      ;
; 2.331 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][8]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.962      ; 5.200      ;
; 2.331 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][7]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.962      ; 5.200      ;
; 2.331 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][6]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.962      ; 5.200      ;
; 2.331 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][5]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.962      ; 5.200      ;
; 2.331 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][4]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.962      ; 5.200      ;
; 2.331 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][3]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.962      ; 5.200      ;
; 2.331 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][2]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.962      ; 5.200      ;
; 2.331 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][1]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.962      ; 5.200      ;
; 2.331 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][0]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.962      ; 5.200      ;
; 2.900 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[0][3]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.974      ; 5.781      ;
; 2.900 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[0][2]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.974      ; 5.781      ;
; 2.900 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[0][1]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.974      ; 5.781      ;
; 2.900 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[0][0]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.974      ; 5.781      ;
; 2.900 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][11]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.974      ; 5.781      ;
; 2.900 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][10]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.974      ; 5.781      ;
; 2.900 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][9]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.974      ; 5.781      ;
; 2.900 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][8]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.974      ; 5.781      ;
; 2.900 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][7]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.974      ; 5.781      ;
; 2.900 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][6]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.974      ; 5.781      ;
; 2.900 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][5]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.974      ; 5.781      ;
; 2.900 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][4]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.974      ; 5.781      ;
; 2.900 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][3]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.974      ; 5.781      ;
; 2.900 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][2]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.974      ; 5.781      ;
; 2.900 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][1]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.974      ; 5.781      ;
; 2.900 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[0][0]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.974      ; 5.781      ;
; 2.900 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[0][15]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.974      ; 5.781      ;
; 2.900 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[0][14]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.974      ; 5.781      ;
; 2.900 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[0][13]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.974      ; 5.781      ;
; 2.900 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[0][12]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.974      ; 5.781      ;
; 2.900 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[0][11]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.974      ; 5.781      ;
; 2.900 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[0][10]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.974      ; 5.781      ;
; 2.900 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[0][9]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.974      ; 5.781      ;
; 2.900 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[0][8]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.974      ; 5.781      ;
; 2.900 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[0][7]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.974      ; 5.781      ;
; 2.900 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[0][6]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.974      ; 5.781      ;
; 2.900 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[0][5]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.974      ; 5.781      ;
; 2.900 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[0][4]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.974      ; 5.781      ;
; 2.905 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[1][3]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.975      ; 5.787      ;
; 2.905 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[1][2]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.975      ; 5.787      ;
; 2.905 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[1][1]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.975      ; 5.787      ;
; 2.905 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[1][0]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.975      ; 5.787      ;
; 2.905 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][11]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.975      ; 5.787      ;
; 2.905 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][10]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.975      ; 5.787      ;
; 2.905 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][9]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.975      ; 5.787      ;
; 2.905 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][8]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.975      ; 5.787      ;
; 2.905 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][7]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.975      ; 5.787      ;
; 2.905 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][6]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.975      ; 5.787      ;
; 2.905 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][5]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.975      ; 5.787      ;
; 2.905 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][4]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.975      ; 5.787      ;
; 2.905 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][3]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.975      ; 5.787      ;
; 2.905 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][2]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.975      ; 5.787      ;
; 2.905 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][1]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.975      ; 5.787      ;
; 2.905 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[1][0]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.975      ; 5.787      ;
; 2.905 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[1][15]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.975      ; 5.787      ;
; 2.905 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[1][14]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.975      ; 5.787      ;
; 2.905 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[1][13]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.975      ; 5.787      ;
; 2.905 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[1][12]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.975      ; 5.787      ;
; 2.905 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[1][11]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.975      ; 5.787      ;
; 2.905 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[1][10]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.975      ; 5.787      ;
; 2.905 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[1][9]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.975      ; 5.787      ;
; 2.905 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[1][8]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.975      ; 5.787      ;
; 2.905 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[1][7]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.975      ; 5.787      ;
; 2.905 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[1][6]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.975      ; 5.787      ;
; 2.905 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[1][5]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.975      ; 5.787      ;
; 2.905 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[1][4]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.975      ; 5.787      ;
; 2.984 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_1[13]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.089      ; 6.334      ;
; 2.984 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_1[12]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.089      ; 6.334      ;
; 2.984 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_1[11]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.089      ; 6.334      ;
; 2.984 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_1[10]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.089      ; 6.334      ;
; 2.984 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_1[9]                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.089      ; 6.334      ;
; 2.984 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_1[8]                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.089      ; 6.334      ;
; 2.984 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_1[6]                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.089      ; 6.334      ;
; 2.984 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_1[5]                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.089      ; 6.334      ;
+-------+-----------+-------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'ADA_DCO'                                                                  ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 2.422 ; KEY[3]    ; per_a2da_d[3]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.775      ; 6.408      ;
; 2.422 ; KEY[3]    ; per_a2da_d[2]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.775      ; 6.408      ;
; 2.485 ; KEY[3]    ; per_a2da_d[0]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.752      ; 6.448      ;
; 2.485 ; KEY[3]    ; per_a2da_d[4]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.752      ; 6.448      ;
; 2.485 ; KEY[3]    ; per_a2da_d[11] ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.752      ; 6.448      ;
; 2.805 ; KEY[3]    ; per_a2da_d[8]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.746      ; 6.762      ;
; 2.805 ; KEY[3]    ; per_a2da_d[10] ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.746      ; 6.762      ;
; 2.829 ; KEY[3]    ; per_a2da_d[9]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.751      ; 6.791      ;
; 2.829 ; KEY[3]    ; per_a2da_d[1]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.751      ; 6.791      ;
; 3.062 ; KEY[3]    ; per_a2da_d[13] ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.774      ; 7.047      ;
; 3.085 ; KEY[3]    ; per_a2da_d[6]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.723      ; 7.019      ;
; 3.790 ; KEY[3]    ; per_a2da_d[5]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.749      ; 7.750      ;
; 4.381 ; KEY[3]    ; per_a2da_d[7]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.782      ; 8.374      ;
; 4.381 ; KEY[3]    ; per_a2da_d[12] ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.782      ; 8.374      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'ADB_DCO'                                                                  ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 2.562 ; KEY[3]    ; per_a2db_d[11] ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 2.763      ; 6.536      ;
; 2.562 ; KEY[3]    ; per_a2db_d[3]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 2.763      ; 6.536      ;
; 2.744 ; KEY[3]    ; per_a2db_d[5]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 2.758      ; 6.713      ;
; 2.752 ; KEY[3]    ; per_a2db_d[9]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 2.780      ; 6.743      ;
; 2.777 ; KEY[3]    ; per_a2db_d[7]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 2.769      ; 6.757      ;
; 3.054 ; KEY[3]    ; per_a2db_d[0]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 2.725      ; 6.990      ;
; 3.054 ; KEY[3]    ; per_a2db_d[1]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 2.725      ; 6.990      ;
; 3.849 ; KEY[3]    ; per_a2db_d[10] ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 2.753      ; 7.813      ;
; 4.084 ; KEY[3]    ; per_a2db_d[6]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 2.795      ; 8.090      ;
; 4.156 ; KEY[3]    ; per_a2db_d[4]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 2.797      ; 8.164      ;
; 4.193 ; KEY[3]    ; per_a2db_d[8]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 2.784      ; 8.188      ;
; 4.364 ; KEY[3]    ; per_a2db_d[2]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 2.775      ; 8.350      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 98
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.755
Worst Case Available Settling Time: 19.259 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                        ;
+----------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                            ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                         ; 3.934  ; 0.000         ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; 13.824 ; 0.000         ;
; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 37.024 ; 0.000         ;
; altera_reserved_tck                                                              ; 41.130 ; 0.000         ;
; ADA_DCO                                                                          ; 46.184 ; 0.000         ;
; ADB_DCO                                                                          ; 46.191 ; 0.000         ;
; GPIO[8]                                                                          ; 93.426 ; 0.000         ;
+----------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                        ;
+----------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                            ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------------+-------+---------------+
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; 0.082 ; 0.000         ;
; CLOCK_50                                                                         ; 0.133 ; 0.000         ;
; altera_reserved_tck                                                              ; 0.157 ; 0.000         ;
; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.182 ; 0.000         ;
; GPIO[8]                                                                          ; 0.196 ; 0.000         ;
; ADA_DCO                                                                          ; 0.484 ; 0.000         ;
; ADB_DCO                                                                          ; 0.508 ; 0.000         ;
+----------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; ADA_DCO                                                     ; 4.853  ; 0.000         ;
; ADB_DCO                                                     ; 4.865  ; 0.000         ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.815 ; 0.000         ;
; CLOCK_50                                                    ; 15.884 ; 0.000         ;
; altera_reserved_tck                                         ; 96.245 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                    ; 0.486 ; 0.000         ;
; altera_reserved_tck                                         ; 0.580 ; 0.000         ;
; ADA_DCO                                                     ; 0.762 ; 0.000         ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.819 ; 0.000         ;
; ADB_DCO                                                     ; 0.857 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                           ;
+----------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                            ; Slack   ; End Point TNS ;
+----------------------------------------------------------------------------------+---------+---------------+
; CLOCK_50                                                                         ; 9.202   ; 0.000         ;
; CLOCK2_50                                                                        ; 16.000  ; 0.000         ;
; CLOCK3_50                                                                        ; 16.000  ; 0.000         ;
; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 19.765  ; 0.000         ;
; ADA_DCO                                                                          ; 24.440  ; 0.000         ;
; ADB_DCO                                                                          ; 24.440  ; 0.000         ;
; FPGA_CLK_A_N                                                                     ; 46.000  ; 0.000         ;
; FPGA_CLK_A_P                                                                     ; 46.000  ; 0.000         ;
; GPIO[8]                                                                          ; 49.169  ; 0.000         ;
; altera_reserved_tck                                                              ; 49.286  ; 0.000         ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; 499.750 ; 0.000         ;
+----------------------------------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                              ;
+--------+--------------------------------------------------------------+------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                ; Launch Clock                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; 3.934  ; ADB_OR                                                       ; LEDG[4]                ; ADB_DCO                                                     ; CLOCK_50    ; 10.000       ; 0.000      ; 4.026      ;
; 3.972  ; ADA_OR                                                       ; LEDG[3]                ; ADA_DCO                                                     ; CLOCK_50    ; 10.000       ; 0.000      ; 3.988      ;
; 12.583 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[12]     ; SRAM_ADDR[12]          ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -1.553     ; 5.844      ;
; 13.139 ; adaptive_fir:adaptive_fir_inst|y_out[3]                      ; adaptive_out_data[3]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.071     ; 4.700      ;
; 13.188 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[15]     ; SRAM_ADDR[15]          ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -1.553     ; 5.239      ;
; 13.461 ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[13] ; SRAM_DQ[13]            ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -1.537     ; 4.982      ;
; 13.477 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[19]     ; SRAM_ADDR[19]          ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -1.556     ; 4.947      ;
; 13.757 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[1]      ; SRAM_ADDR[1]           ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -1.555     ; 4.668      ;
; 13.772 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[9]      ; SRAM_ADDR[9]           ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -1.555     ; 4.653      ;
; 13.840 ; adaptive_fir:adaptive_fir_inst|e_out[28]                     ; error_adaptive_out[28] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.074     ; 3.996      ;
; 13.846 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[7]      ; SRAM_ADDR[7]           ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -1.555     ; 4.579      ;
; 13.856 ; adaptive_fir:adaptive_fir_inst|y_out[33]                     ; adaptive_out_data[33]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.076     ; 3.978      ;
; 13.902 ; adaptive_fir:adaptive_fir_inst|y_out[31]                     ; adaptive_out_data[31]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.076     ; 3.932      ;
; 13.934 ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[0]  ; SRAM_DQ[0]             ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -1.535     ; 4.511      ;
; 13.935 ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[3]  ; SRAM_DQ[3]             ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -1.537     ; 4.508      ;
; 13.949 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[17]     ; SRAM_ADDR[17]          ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -1.556     ; 4.475      ;
; 13.954 ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[4]  ; SRAM_DQ[4]             ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -1.535     ; 4.491      ;
; 13.997 ; adaptive_fir:adaptive_fir_inst|e_out[13]                     ; error_adaptive_out[13] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.074     ; 3.839      ;
; 14.002 ; adaptive_fir:adaptive_fir_inst|e_out[12]                     ; error_adaptive_out[12] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.074     ; 3.834      ;
; 14.066 ; adaptive_fir:adaptive_fir_inst|y_out[7]                      ; adaptive_out_data[7]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.071     ; 3.773      ;
; 14.102 ; adaptive_fir:adaptive_fir_inst|e_out[29]                     ; error_adaptive_out[29] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.074     ; 3.734      ;
; 14.120 ; adaptive_fir:adaptive_fir_inst|y_out[19]                     ; adaptive_out_data[19]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.073     ; 3.717      ;
; 14.122 ; adaptive_fir:adaptive_fir_inst|e_out[21]                     ; error_adaptive_out[21] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.074     ; 3.714      ;
; 14.155 ; adaptive_fir:adaptive_fir_inst|y_out[32]                     ; adaptive_out_data[32]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.076     ; 3.679      ;
; 14.160 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[10]     ; SRAM_ADDR[10]          ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -1.560     ; 4.260      ;
; 14.175 ; adaptive_fir:adaptive_fir_inst|e_out[17]                     ; error_adaptive_out[17] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.074     ; 3.661      ;
; 14.180 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[6]      ; SRAM_ADDR[6]           ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -1.550     ; 4.250      ;
; 14.180 ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[14] ; SRAM_DQ[14]            ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -1.535     ; 4.265      ;
; 14.198 ; adaptive_fir:adaptive_fir_inst|y_out[26]                     ; adaptive_out_data[26]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.073     ; 3.639      ;
; 14.198 ; adaptive_fir:adaptive_fir_inst|y_out[21]                     ; adaptive_out_data[21]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.073     ; 3.639      ;
; 14.204 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[5]      ; SRAM_ADDR[5]           ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -1.548     ; 4.228      ;
; 14.264 ; adaptive_fir:adaptive_fir_inst|y_out[28]                     ; adaptive_out_data[28]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.073     ; 3.573      ;
; 14.281 ; adaptive_fir:adaptive_fir_inst|y_out[42]                     ; adaptive_out_data[42]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.076     ; 3.553      ;
; 14.293 ; adaptive_fir:adaptive_fir_inst|y_out[27]                     ; adaptive_out_data[27]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.073     ; 3.544      ;
; 14.293 ; adaptive_fir:adaptive_fir_inst|y_out[6]                      ; adaptive_out_data[6]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.071     ; 3.546      ;
; 14.310 ; adaptive_fir:adaptive_fir_inst|e_out[20]                     ; error_adaptive_out[20] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.074     ; 3.526      ;
; 14.314 ; adaptive_fir:adaptive_fir_inst|y_out[23]                     ; adaptive_out_data[23]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.073     ; 3.523      ;
; 14.327 ; adaptive_fir:adaptive_fir_inst|y_out[17]                     ; adaptive_out_data[17]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.073     ; 3.510      ;
; 14.329 ; adaptive_fir:adaptive_fir_inst|y_out[2]                      ; adaptive_out_data[2]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.071     ; 3.510      ;
; 14.336 ; adaptive_fir:adaptive_fir_inst|y_out[12]                     ; adaptive_out_data[12]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.071     ; 3.503      ;
; 14.339 ; adaptive_fir:adaptive_fir_inst|y_out[9]                      ; adaptive_out_data[9]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.071     ; 3.500      ;
; 14.358 ; adaptive_fir:adaptive_fir_inst|e_out[14]                     ; error_adaptive_out[14] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.074     ; 3.478      ;
; 14.366 ; adaptive_fir:adaptive_fir_inst|e_out[11]                     ; error_adaptive_out[11] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.074     ; 3.470      ;
; 14.401 ; adaptive_fir:adaptive_fir_inst|e_out[30]                     ; error_adaptive_out[30] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.074     ; 3.435      ;
; 14.425 ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[15] ; SRAM_DQ[15]            ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -1.537     ; 4.018      ;
; 14.427 ; adaptive_fir:adaptive_fir_inst|y_out[1]                      ; adaptive_out_data[1]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.071     ; 3.412      ;
; 14.432 ; adaptive_fir:adaptive_fir_inst|y_out[10]                     ; adaptive_out_data[10]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.071     ; 3.407      ;
; 14.443 ; adaptive_fir:adaptive_fir_inst|e_out[27]                     ; error_adaptive_out[27] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.074     ; 3.393      ;
; 14.448 ; adaptive_fir:adaptive_fir_inst|e_out[26]                     ; error_adaptive_out[26] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.074     ; 3.388      ;
; 14.496 ; adaptive_fir:adaptive_fir_inst|e_out[24]                     ; error_adaptive_out[24] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.074     ; 3.340      ;
; 14.504 ; adaptive_fir:adaptive_fir_inst|e_out[5]                      ; error_adaptive_out[5]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.071     ; 3.335      ;
; 14.519 ; adaptive_fir:adaptive_fir_inst|e_out[16]                     ; error_adaptive_out[16] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.074     ; 3.317      ;
; 14.568 ; adaptive_fir:adaptive_fir_inst|y_out[41]                     ; adaptive_out_data[41]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.076     ; 3.266      ;
; 14.582 ; adaptive_fir:adaptive_fir_inst|e_out[3]                      ; error_adaptive_out[3]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.071     ; 3.257      ;
; 14.591 ; adaptive_fir:adaptive_fir_inst|e_out[9]                      ; error_adaptive_out[9]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.074     ; 3.245      ;
; 14.597 ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[9]  ; SRAM_DQ[9]             ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -1.537     ; 3.846      ;
; 14.602 ; adaptive_fir:adaptive_fir_inst|e_out[7]                      ; error_adaptive_out[7]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.071     ; 3.237      ;
; 14.607 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[0]      ; SRAM_ADDR[0]           ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -1.548     ; 3.825      ;
; 14.609 ; adaptive_fir:adaptive_fir_inst|y_out[30]                     ; adaptive_out_data[30]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.076     ; 3.225      ;
; 14.612 ; adaptive_fir:adaptive_fir_inst|e_out[0]                      ; error_adaptive_out[0]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.071     ; 3.227      ;
; 14.621 ; adaptive_fir:adaptive_fir_inst|y_out[38]                     ; adaptive_out_data[38]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.076     ; 3.213      ;
; 14.627 ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[8]  ; SRAM_DQ[8]             ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -1.535     ; 3.818      ;
; 14.633 ; adaptive_fir:adaptive_fir_inst|y_out[13]                     ; adaptive_out_data[13]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.073     ; 3.204      ;
; 14.635 ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[5]  ; SRAM_DQ[5]             ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -1.535     ; 3.810      ;
; 14.642 ; adaptive_fir:adaptive_fir_inst|y_out[8]                      ; adaptive_out_data[8]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.071     ; 3.197      ;
; 14.649 ; adaptive_fir:adaptive_fir_inst|y_out[39]                     ; adaptive_out_data[39]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.076     ; 3.185      ;
; 14.655 ; adaptive_fir:adaptive_fir_inst|e_out[32]                     ; error_adaptive_out[32] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.074     ; 3.181      ;
; 14.659 ; adaptive_fir:adaptive_fir_inst|e_out[1]                      ; error_adaptive_out[1]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.071     ; 3.180      ;
; 14.667 ; adaptive_fir:adaptive_fir_inst|e_out[25]                     ; error_adaptive_out[25] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.074     ; 3.169      ;
; 14.677 ; adaptive_fir:adaptive_fir_inst|y_out[18]                     ; adaptive_out_data[18]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.073     ; 3.160      ;
; 14.686 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_UB_N         ; SRAM_UB_N              ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -1.546     ; 3.748      ;
; 14.703 ; adaptive_fir:adaptive_fir_inst|e_out[2]                      ; error_adaptive_out[2]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.071     ; 3.136      ;
; 14.730 ; o_sine_p[12]                                                 ; DA[12]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.101     ; 3.079      ;
; 14.746 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[16]     ; SRAM_ADDR[16]          ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -1.555     ; 3.679      ;
; 14.756 ; adaptive_fir:adaptive_fir_inst|y_out[25]                     ; adaptive_out_data[25]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.073     ; 3.081      ;
; 14.761 ; o_sine_p[13]                                                 ; DA[13]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.101     ; 3.048      ;
; 14.769 ; adaptive_fir:adaptive_fir_inst|y_out[34]                     ; adaptive_out_data[34]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.076     ; 3.065      ;
; 14.795 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[11]     ; SRAM_ADDR[11]          ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -1.537     ; 3.648      ;
; 14.815 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[14]     ; SRAM_ADDR[14]          ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -1.555     ; 3.610      ;
; 14.820 ; adaptive_fir:adaptive_fir_inst|y_out[5]                      ; adaptive_out_data[5]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.071     ; 3.019      ;
; 14.821 ; adaptive_fir:adaptive_fir_inst|e_out[10]                     ; error_adaptive_out[10] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.074     ; 3.015      ;
; 14.826 ; adaptive_fir:adaptive_fir_inst|e_out[8]                      ; error_adaptive_out[8]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.074     ; 3.010      ;
; 14.831 ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[12] ; SRAM_DQ[12]            ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -1.535     ; 3.614      ;
; 14.835 ; adaptive_fir:adaptive_fir_inst|y_out[16]                     ; adaptive_out_data[16]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.073     ; 3.002      ;
; 14.841 ; adaptive_fir:adaptive_fir_inst|e_out[23]                     ; error_adaptive_out[23] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.074     ; 2.995      ;
; 14.847 ; adaptive_fir:adaptive_fir_inst|y_out[22]                     ; adaptive_out_data[22]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.073     ; 2.990      ;
; 14.847 ; adaptive_fir:adaptive_fir_inst|y_out[15]                     ; adaptive_out_data[15]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.073     ; 2.990      ;
; 14.850 ; adaptive_fir:adaptive_fir_inst|y_out[11]                     ; adaptive_out_data[11]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.071     ; 2.989      ;
; 14.854 ; adaptive_fir:adaptive_fir_inst|y_out[35]                     ; adaptive_out_data[35]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.076     ; 2.980      ;
; 14.857 ; adaptive_fir:adaptive_fir_inst|e_out[19]                     ; error_adaptive_out[19] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.074     ; 2.979      ;
; 14.860 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[13]     ; SRAM_ADDR[13]          ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -1.536     ; 3.584      ;
; 14.864 ; sram_access:sram_abc|sram_access_sram:sram|is_write          ; SRAM_DQ[7]             ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -1.515     ; 3.601      ;
; 14.864 ; sram_access:sram_abc|sram_access_sram:sram|is_write          ; SRAM_DQ[2]             ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -1.515     ; 3.601      ;
; 14.864 ; sram_access:sram_abc|sram_access_sram:sram|is_write          ; SRAM_DQ[3]             ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -1.515     ; 3.601      ;
; 14.869 ; adaptive_fir:adaptive_fir_inst|y_out[0]                      ; adaptive_out_data[0]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.071     ; 2.970      ;
; 14.876 ; sram_access:sram_abc|sram_access_sram:sram|is_write          ; SRAM_DQ[4]             ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -1.515     ; 3.589      ;
; 14.876 ; sram_access:sram_abc|sram_access_sram:sram|is_write          ; SRAM_DQ[14]            ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -1.515     ; 3.589      ;
; 14.879 ; adaptive_fir:adaptive_fir_inst|e_out[22]                     ; error_adaptive_out[22] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; -1.074     ; 2.957      ;
; 14.881 ; sram_access:sram_abc|sram_access_sram:sram|is_write          ; SRAM_DQ[6]             ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -1.515     ; 3.584      ;
; 14.881 ; sram_access:sram_abc|sram_access_sram:sram|is_write          ; SRAM_DQ[5]             ; CLOCK_50                                                    ; CLOCK_50    ; 20.000       ; -1.515     ; 3.584      ;
+--------+--------------------------------------------------------------+------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                             ;
+--------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; 13.824 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[0] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.884      ; 6.007      ;
; 13.824 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[1] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.884      ; 6.007      ;
; 13.824 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[3] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.884      ; 6.007      ;
; 13.824 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[2] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.884      ; 6.007      ;
; 13.824 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[4] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.884      ; 6.007      ;
; 13.924 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.878      ; 5.901      ;
; 13.924 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[0]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.878      ; 5.901      ;
; 13.924 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.878      ; 5.901      ;
; 13.924 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.878      ; 5.901      ;
; 13.924 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.878      ; 5.901      ;
; 13.946 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|source_valid_s                                                                                                                            ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.815      ; 5.816      ;
; 14.068 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|rd_ptr_lsb                                                                       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.878      ; 5.757      ;
; 14.086 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.872      ; 5.733      ;
; 14.086 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.872      ; 5.733      ;
; 14.086 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.872      ; 5.733      ;
; 14.086 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.872      ; 5.733      ;
; 14.086 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.872      ; 5.733      ;
; 14.086 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.872      ; 5.733      ;
; 14.086 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.872      ; 5.733      ;
; 14.086 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.872      ; 5.733      ;
; 14.086 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.872      ; 5.733      ;
; 14.086 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.872      ; 5.733      ;
; 14.086 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.872      ; 5.733      ;
; 14.093 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.881      ; 5.735      ;
; 14.093 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.881      ; 5.735      ;
; 14.093 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.881      ; 5.735      ;
; 14.093 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.881      ; 5.735      ;
; 14.093 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.881      ; 5.735      ;
; 14.093 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.881      ; 5.735      ;
; 14.093 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.881      ; 5.735      ;
; 14.093 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.881      ; 5.735      ;
; 14.093 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.881      ; 5.735      ;
; 14.093 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.881      ; 5.735      ;
; 14.093 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][20]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.881      ; 5.735      ;
; 14.102 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.879      ; 5.724      ;
; 14.102 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.879      ; 5.724      ;
; 14.102 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.879      ; 5.724      ;
; 14.102 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.879      ; 5.724      ;
; 14.102 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.879      ; 5.724      ;
; 14.102 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.879      ; 5.724      ;
; 14.102 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.879      ; 5.724      ;
; 14.102 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.879      ; 5.724      ;
; 14.102 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.879      ; 5.724      ;
; 14.102 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.879      ; 5.724      ;
; 14.102 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][20]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.879      ; 5.724      ;
; 14.129 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.876      ; 5.694      ;
; 14.129 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.876      ; 5.694      ;
; 14.129 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.876      ; 5.694      ;
; 14.129 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.876      ; 5.694      ;
; 14.129 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.876      ; 5.694      ;
; 14.129 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.876      ; 5.694      ;
; 14.129 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.876      ; 5.694      ;
; 14.129 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.876      ; 5.694      ;
; 14.129 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.876      ; 5.694      ;
; 14.129 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.876      ; 5.694      ;
; 14.129 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.876      ; 5.694      ;
; 14.129 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|cntr_r9b:rd_ptr_msb|counter_reg_bit[1]                                           ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.873      ; 5.691      ;
; 14.129 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|cntr_r9b:rd_ptr_msb|counter_reg_bit[0]                                           ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.873      ; 5.691      ;
; 14.130 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|rd_ptr_lsb                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.879      ; 5.696      ;
; 14.132 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.880      ; 5.695      ;
; 14.132 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.880      ; 5.695      ;
; 14.132 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.880      ; 5.695      ;
; 14.132 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.880      ; 5.695      ;
; 14.132 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.880      ; 5.695      ;
; 14.132 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.880      ; 5.695      ;
; 14.132 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.880      ; 5.695      ;
; 14.132 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.880      ; 5.695      ;
; 14.132 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.880      ; 5.695      ;
; 14.132 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.880      ; 5.695      ;
; 14.132 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.880      ; 5.695      ;
; 14.135 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.881      ; 5.693      ;
; 14.135 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.881      ; 5.693      ;
; 14.135 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.881      ; 5.693      ;
; 14.135 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.881      ; 5.693      ;
; 14.135 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.881      ; 5.693      ;
; 14.135 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.881      ; 5.693      ;
; 14.135 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.881      ; 5.693      ;
; 14.135 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.881      ; 5.693      ;
; 14.135 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.881      ; 5.693      ;
; 14.135 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]        ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.881      ; 5.693      ;
; 14.135 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.881      ; 5.693      ;
; 14.138 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.878      ; 5.687      ;
; 14.138 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.878      ; 5.687      ;
; 14.138 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.878      ; 5.687      ;
; 14.138 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.878      ; 5.687      ;
; 14.138 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.878      ; 5.687      ;
; 14.138 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.878      ; 5.687      ;
; 14.138 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.878      ; 5.687      ;
; 14.138 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.878      ; 5.687      ;
; 14.138 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.878      ; 5.687      ;
; 14.138 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.878      ; 5.687      ;
; 14.138 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][20]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.878      ; 5.687      ;
; 14.144 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[11].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.879      ; 5.682      ;
; 14.144 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[11].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.879      ; 5.682      ;
; 14.144 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[11].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.879      ; 5.682      ;
; 14.144 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[11].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.879      ; 5.682      ;
; 14.144 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[11].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.879      ; 5.682      ;
; 14.144 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[11].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.879      ; 5.682      ;
; 14.144 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[11].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.879      ; 5.682      ;
; 14.144 ; KEY[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[11].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]       ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.879      ; 5.682      ;
+--------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock                                                                     ; Latch Clock                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+
; 37.024 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.195     ; 2.768      ;
; 37.024 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.195     ; 2.768      ;
; 37.024 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.195     ; 2.768      ;
; 37.024 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.195     ; 2.768      ;
; 37.056 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.195     ; 2.736      ;
; 37.259 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.195     ; 2.533      ;
; 37.332 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 2.637      ;
; 37.358 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.197     ; 2.432      ;
; 37.364 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.197     ; 2.426      ;
; 37.365 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.197     ; 2.425      ;
; 37.365 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.197     ; 2.425      ;
; 37.397 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.218     ; 2.372      ;
; 37.417 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.221     ; 2.349      ;
; 37.440 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.505      ;
; 37.440 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.505      ;
; 37.440 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.505      ;
; 37.440 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.505      ;
; 37.440 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.505      ;
; 37.440 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.505      ;
; 37.440 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.505      ;
; 37.440 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.505      ;
; 37.440 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.505      ;
; 37.440 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.505      ;
; 37.467 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2                      ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.197     ; 2.323      ;
; 37.467 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.197     ; 2.323      ;
; 37.467 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[0]              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.197     ; 2.323      ;
; 37.467 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.197     ; 2.323      ;
; 37.467 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.197     ; 2.323      ;
; 37.467 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.197     ; 2.323      ;
; 37.467 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.197     ; 2.323      ;
; 37.479 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.221     ; 2.287      ;
; 37.510 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.435      ;
; 37.510 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.435      ;
; 37.510 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.435      ;
; 37.510 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.435      ;
; 37.510 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.435      ;
; 37.510 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.435      ;
; 37.510 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.435      ;
; 37.510 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.435      ;
; 37.510 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.435      ;
; 37.510 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.435      ;
; 37.535 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.197     ; 2.255      ;
; 37.536 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.197     ; 2.254      ;
; 37.537 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                               ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 2.409      ;
; 37.547 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.197     ; 2.243      ;
; 37.563 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.382      ;
; 37.563 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.382      ;
; 37.563 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.382      ;
; 37.563 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.382      ;
; 37.563 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.382      ;
; 37.563 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.382      ;
; 37.563 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.382      ;
; 37.563 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.382      ;
; 37.563 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.382      ;
; 37.563 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.382      ;
; 37.566 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.221     ; 2.200      ;
; 37.569 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.218     ; 2.200      ;
; 37.571 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                               ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 2.375      ;
; 37.583 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.362      ;
; 37.583 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.362      ;
; 37.583 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.362      ;
; 37.583 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.362      ;
; 37.583 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.362      ;
; 37.583 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.362      ;
; 37.583 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.362      ;
; 37.583 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.362      ;
; 37.583 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.362      ;
; 37.583 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.362      ;
; 37.584 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.361      ;
; 37.584 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.361      ;
; 37.584 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.361      ;
; 37.584 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.361      ;
; 37.584 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.361      ;
; 37.584 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.361      ;
; 37.584 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.361      ;
; 37.584 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.361      ;
; 37.584 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.361      ;
; 37.584 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.361      ;
; 37.592 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.218     ; 2.177      ;
; 37.600 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.218     ; 2.169      ;
; 37.654 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|s_mode                                                                                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.193     ; 2.140      ;
; 37.668 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.218     ; 2.101      ;
; 37.674 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.271      ;
; 37.674 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.271      ;
; 37.674 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.271      ;
; 37.674 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.271      ;
; 37.674 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.271      ;
; 37.674 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.271      ;
; 37.674 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.271      ;
; 37.674 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.271      ;
; 37.674 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.271      ;
; 37.674 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.271      ;
; 37.682 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.198     ; 2.107      ;
; 37.704 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.241      ;
; 37.704 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.241      ;
; 37.704 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.241      ;
; 37.704 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.241      ;
; 37.704 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.241      ;
; 37.704 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.241      ;
; 37.704 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.241      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 41.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tdo                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -2.662     ; 5.188      ;
; 44.044 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[10][7]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.411      ; 6.354      ;
; 44.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[10][3]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.411      ; 6.206      ;
; 44.530 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.422      ; 5.879      ;
; 44.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[10][6]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.410      ; 5.708      ;
; 44.721 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.408      ; 5.674      ;
; 44.776 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[10][1]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.411      ; 5.622      ;
; 44.886 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.424      ; 5.525      ;
; 45.063 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.420      ; 5.344      ;
; 45.155 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.407      ; 5.239      ;
; 45.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_9[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.428      ; 5.223      ;
; 45.264 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.409      ; 5.132      ;
; 45.321 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[10][4]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.410      ; 5.076      ;
; 45.370 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.407      ; 5.024      ;
; 45.591 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.414      ; 4.810      ;
; 45.714 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.414      ; 4.687      ;
; 45.738 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[10][5]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.411      ; 4.660      ;
; 45.760 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[10][9]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.411      ; 4.638      ;
; 45.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.414      ; 4.603      ;
; 45.868 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 4.554      ;
; 45.947 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[10][8]                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.411      ; 4.451      ;
; 45.954 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.414      ; 4.447      ;
; 45.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_5[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.428      ; 4.423      ;
; 46.029 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.428      ; 4.386      ;
; 46.047 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.408      ; 4.348      ;
; 46.109 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.412      ; 4.290      ;
; 46.170 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 4.252      ;
; 46.176 ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 4.260      ;
; 46.219 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.426      ; 4.194      ;
; 46.220 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.428      ; 4.195      ;
; 46.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_8[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.428      ; 4.134      ;
; 46.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.412      ; 4.115      ;
; 46.302 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.426      ; 4.111      ;
; 46.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.415      ; 4.064      ;
; 46.400 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.426      ; 4.013      ;
; 46.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.428      ; 4.007      ;
; 46.439 ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|bypass_reg                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 3.984      ;
; 46.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.426      ; 3.969      ;
; 46.470 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.415      ; 3.932      ;
; 46.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.418      ; 3.923      ;
; 46.485 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.426      ; 3.928      ;
; 46.492 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.451      ; 3.946      ;
; 46.515 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.430      ; 3.902      ;
; 46.525 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.451      ; 3.913      ;
; 46.544 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 3.891      ;
; 46.563 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.432      ; 3.856      ;
; 46.615 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 3.814      ;
; 46.633 ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[0]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 3.790      ;
; 46.633 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.428      ; 3.782      ;
; 46.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.430      ; 3.765      ;
; 46.669 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.405      ; 3.723      ;
; 46.675 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.430      ; 3.742      ;
; 46.677 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.428      ; 3.738      ;
; 46.692 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.414      ; 3.709      ;
; 46.707 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 3.715      ;
; 46.737 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.455      ; 3.705      ;
; 46.782 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.405      ; 3.610      ;
; 46.784 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.454      ; 3.657      ;
; 46.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.428      ; 3.617      ;
; 46.824 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 3.611      ;
; 46.867 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.427      ; 3.547      ;
; 46.892 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.407      ; 3.502      ;
; 46.894 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.430      ; 3.523      ;
; 46.897 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 3.539      ;
; 46.948 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.456      ; 3.495      ;
; 46.956 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR[0]                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.428      ; 3.459      ;
; 46.957 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|bypass_reg                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 3.480      ;
; 47.039 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.412      ; 3.360      ;
; 47.050 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 3.376      ;
; 47.073 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 3.357      ;
; 47.082 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|bypass_reg                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.434      ; 3.339      ;
; 47.144 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 3.280      ;
; 47.152 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.407      ; 3.242      ;
; 47.162 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[0]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 3.275      ;
; 47.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.410      ; 3.190      ;
; 47.291 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.415      ; 3.111      ;
; 47.367 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.410      ; 3.030      ;
; 47.391 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[0]                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.434      ; 3.030      ;
; 47.409 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.404      ; 2.982      ;
; 47.441 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.404      ; 2.950      ;
; 47.531 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.405      ; 2.861      ;
; 47.581 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.427      ; 2.833      ;
; 47.594 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.451      ; 2.844      ;
; 47.678 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[13]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.427      ; 2.736      ;
; 47.818 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.402      ; 2.571      ;
; 47.819 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.405      ; 2.573      ;
; 47.888 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 2.542      ;
; 47.892 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.423      ; 2.518      ;
; 47.921 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 2.502      ;
; 47.928 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.404      ; 2.463      ;
; 48.028 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 2.395      ;
; 48.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.404      ; 2.355      ;
; 48.037 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.411      ; 2.361      ;
; 48.087 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.427      ; 2.327      ;
; 48.088 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.410      ; 2.309      ;
; 48.115 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.406      ; 2.278      ;
; 48.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.410      ; 2.248      ;
; 48.211 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.427      ; 2.203      ;
; 48.386 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.412      ; 2.013      ;
; 48.594 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.412      ; 1.805      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ADA_DCO'                                                                     ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 46.184 ; ADA_D[0]  ; per_a2da_d[0]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 1.541      ; 4.344      ;
; 46.267 ; ADA_D[1]  ; per_a2da_d[1]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 1.536      ; 4.256      ;
; 46.272 ; ADA_D[5]  ; per_a2da_d[5]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 1.539      ; 4.254      ;
; 46.312 ; ADA_D[10] ; per_a2da_d[10] ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 1.535      ; 4.210      ;
; 46.328 ; ADA_D[12] ; per_a2da_d[12] ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 1.569      ; 4.228      ;
; 46.329 ; ADA_D[11] ; per_a2da_d[11] ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 1.541      ; 4.199      ;
; 46.342 ; ADA_D[13] ; per_a2da_d[13] ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 1.561      ; 4.206      ;
; 46.353 ; ADA_D[3]  ; per_a2da_d[3]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 1.563      ; 4.197      ;
; 46.384 ; ADA_D[6]  ; per_a2da_d[6]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 1.515      ; 4.118      ;
; 46.388 ; ADA_D[8]  ; per_a2da_d[8]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 1.535      ; 4.134      ;
; 46.398 ; ADA_D[2]  ; per_a2da_d[2]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 1.563      ; 4.152      ;
; 46.401 ; ADA_D[7]  ; per_a2da_d[7]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 1.569      ; 4.155      ;
; 46.414 ; ADA_D[9]  ; per_a2da_d[9]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 1.536      ; 4.109      ;
; 46.443 ; ADA_D[4]  ; per_a2da_d[4]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 1.541      ; 4.085      ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ADB_DCO'                                                                     ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 46.191 ; ADB_D[6]  ; per_a2db_d[6]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 1.581      ; 4.377      ;
; 46.210 ; ADB_D[3]  ; per_a2db_d[3]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 1.549      ; 4.326      ;
; 46.221 ; ADB_D[10] ; per_a2db_d[10] ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 1.540      ; 4.306      ;
; 46.227 ; ADB_D[11] ; per_a2db_d[11] ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 1.549      ; 4.309      ;
; 46.298 ; ADB_D[8]  ; per_a2db_d[8]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 1.574      ; 4.263      ;
; 46.320 ; ADB_D[5]  ; per_a2db_d[5]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 1.548      ; 4.215      ;
; 46.324 ; ADB_D[2]  ; per_a2db_d[2]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 1.565      ; 4.228      ;
; 46.327 ; ADB_D[7]  ; per_a2db_d[7]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 1.556      ; 4.216      ;
; 46.369 ; ADB_D[4]  ; per_a2db_d[4]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 1.584      ; 4.202      ;
; 46.392 ; ADB_D[9]  ; per_a2db_d[9]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 1.568      ; 4.163      ;
; 46.401 ; ADB_D[0]  ; per_a2db_d[0]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 1.518      ; 4.104      ;
; 46.419 ; ADB_D[1]  ; per_a2db_d[1]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 1.518      ; 4.086      ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'GPIO[8]'                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                     ; To Node                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 93.426 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[8]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.017     ; 6.564      ;
; 93.430 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[8]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.024     ; 6.553      ;
; 93.587 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[8]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.024     ; 6.396      ;
; 93.672 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[8]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.010     ; 6.325      ;
; 93.799 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[1]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.017     ; 6.191      ;
; 93.842 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[1]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.024     ; 6.141      ;
; 93.854 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[8]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.010     ; 6.143      ;
; 93.885 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[2]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.031     ; 6.091      ;
; 93.893 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[2]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.012     ; 6.102      ;
; 93.993 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[3]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.037     ; 5.977      ;
; 93.999 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[1]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.024     ; 5.984      ;
; 94.000 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[0]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.033     ; 5.974      ;
; 94.008 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[0]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.014     ; 5.985      ;
; 94.042 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[2]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.031     ; 5.934      ;
; 94.062 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[4]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.002     ; 5.943      ;
; 94.066 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[4]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.021     ; 5.920      ;
; 94.084 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[1]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.010     ; 5.913      ;
; 94.101 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[0]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.015     ; 5.891      ;
; 94.131 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[2]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.013     ; 5.863      ;
; 94.132 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[3]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.019     ; 5.856      ;
; 94.132 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[9]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.037     ; 5.838      ;
; 94.136 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[1] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[8]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.032     ; 5.839      ;
; 94.138 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[0] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[0]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.029     ; 5.840      ;
; 94.157 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[0]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.033     ; 5.817      ;
; 94.205 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[4]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.003     ; 5.799      ;
; 94.246 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[0]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.015     ; 5.746      ;
; 94.260 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[8]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.035     ; 5.712      ;
; 94.268 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[3]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.037     ; 5.702      ;
; 94.271 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[9]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.019     ; 5.717      ;
; 94.272 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[0]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.015     ; 5.720      ;
; 94.294 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[1]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.010     ; 5.703      ;
; 94.300 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[9]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.019     ; 5.688      ;
; 94.302 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[4]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.021     ; 5.684      ;
; 94.337 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[0] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[9]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.033     ; 5.637      ;
; 94.357 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[3]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.019     ; 5.631      ;
; 94.375 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[9]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.037     ; 5.595      ;
; 94.377 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[4]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.003     ; 5.627      ;
; 94.392 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[3]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.011     ; 5.604      ;
; 94.394 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[0] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[3]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.033     ; 5.580      ;
; 94.401 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[8]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.010     ; 5.596      ;
; 94.422 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[1] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[3]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.033     ; 5.552      ;
; 94.430 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[0] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[8]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.032     ; 5.545      ;
; 94.431 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[10] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.033     ; 5.543      ;
; 94.470 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[6]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.002     ; 5.535      ;
; 94.485 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[6]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.021     ; 5.501      ;
; 94.491 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[9]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.011     ; 5.505      ;
; 94.495 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[1] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[4]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.017     ; 5.495      ;
; 94.507 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[3] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[8]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.010     ; 5.490      ;
; 94.548 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[1]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.010     ; 5.449      ;
; 94.561 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[1] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[9]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.033     ; 5.413      ;
; 94.562 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[1] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[0]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.029     ; 5.416      ;
; 94.563 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[2]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.013     ; 5.431      ;
; 94.570 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[10] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.015     ; 5.422      ;
; 94.576 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[1] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[1]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.032     ; 5.399      ;
; 94.577 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[0] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[1]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.032     ; 5.398      ;
; 94.594 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[10] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.014     ; 5.399      ;
; 94.623 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[3]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.019     ; 5.365      ;
; 94.630 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[4]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.003     ; 5.374      ;
; 94.642 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[6]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.021     ; 5.344      ;
; 94.667 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[0] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[4]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.017     ; 5.323      ;
; 94.672 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[1]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.035     ; 5.300      ;
; 94.706 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[10] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.033     ; 5.268      ;
; 94.723 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[2]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.013     ; 5.271      ;
; 94.726 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[10] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.015     ; 5.266      ;
; 94.727 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[2]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.030     ; 5.250      ;
; 94.731 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[6]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.003     ; 5.273      ;
; 94.731 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[6]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.003     ; 5.273      ;
; 94.735 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[5]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.264      ; 5.536      ;
; 94.753 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[0]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.032     ; 5.222      ;
; 94.754 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[4]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.020     ; 5.233      ;
; 94.760 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[0] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[2]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.027     ; 5.220      ;
; 94.763 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[0] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[10] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.029     ; 5.215      ;
; 94.783 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[9]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.019     ; 5.205      ;
; 94.789 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[5]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.245      ; 5.463      ;
; 94.853 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[1] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[2]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.027     ; 5.127      ;
; 94.860 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[1] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[10] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.029     ; 5.118      ;
; 94.873 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[6]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.003     ; 5.131      ;
; 94.909 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[10] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.015     ; 5.083      ;
; 94.910 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[0] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[6]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.017     ; 5.080      ;
; 94.915 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[7]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.264      ; 5.356      ;
; 94.919 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[3] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[1]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.010     ; 5.078      ;
; 94.942 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[7]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.245      ; 5.310      ;
; 94.946 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[5]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.245      ; 5.306      ;
; 94.966 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[3] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[2]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.013     ; 5.028      ;
; 95.021 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[1] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[6]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.017     ; 4.969      ;
; 95.035 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[5]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.263      ; 5.235      ;
; 95.036 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[2]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[0]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.032     ; 4.939      ;
; 95.069 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[3] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[0]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.015     ; 4.923      ;
; 95.070 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[3] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[4]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.003     ; 4.934      ;
; 95.099 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[7]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.245      ; 5.153      ;
; 95.161 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[9]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.025     ; 4.821      ;
; 95.188 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[7]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.263      ; 5.082      ;
; 95.223 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[7]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.263      ; 5.047      ;
; 95.230 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[3]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.025     ; 4.752      ;
; 95.248 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[5]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.263      ; 5.022      ;
; 95.327 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[6]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.020     ; 4.660      ;
; 95.352 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[10] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.032     ; 4.623      ;
; 95.378 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[2]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[3]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.025     ; 4.604      ;
; 95.430 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[5]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.263      ; 4.840      ;
; 95.451 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[4] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[0]  ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.015     ; 4.541      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                  ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.082 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][25]                                                                                                           ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~porta_datain_reg0                                            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.425      ;
; 0.094 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                            ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~porta_datain_reg0                                            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.430      ;
; 0.105 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[0]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.439      ;
; 0.106 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.440      ;
; 0.107 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.441      ;
; 0.110 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                       ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a36~porta_address_reg0                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.438      ;
; 0.119 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                       ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a36~porta_address_reg0                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.447      ;
; 0.119 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.453      ;
; 0.130 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                        ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a18~porta_address_reg0                           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 0.479      ;
; 0.131 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                        ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a18~porta_address_reg0                           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.247      ; 0.482      ;
; 0.132 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                                                                           ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~porta_datain_reg0                                            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.467      ;
; 0.132 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                        ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a18~porta_address_reg0                           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 0.481      ;
; 0.137 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][36]                                                                                                           ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a36~porta_datain_reg0                                           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.468      ;
; 0.137 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][35]                                                                                                           ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~porta_datain_reg0                                            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.468      ;
; 0.137 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                             ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a0~porta_datain_reg0                             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.465      ;
; 0.138 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.468      ;
; 0.138 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][40]                                                                                                           ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a36~porta_datain_reg0                                           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.469      ;
; 0.139 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                            ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~porta_datain_reg0                                            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.475      ;
; 0.139 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                        ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a18~porta_address_reg0                           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 0.488      ;
; 0.139 ; adaptive_fir:adaptive_fir_inst|f_4[12]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.471      ;
; 0.139 ; adaptive_fir:adaptive_fir_inst|f_4[15]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.471      ;
; 0.139 ; adaptive_fir:adaptive_fir_inst|f_14[14]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.471      ;
; 0.139 ; adaptive_fir:adaptive_fir_inst|f_14[15]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.471      ;
; 0.140 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.471      ;
; 0.140 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                                           ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a36~porta_datain_reg0                                           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.471      ;
; 0.140 ; adaptive_fir:adaptive_fir_inst|f_11[13]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.471      ;
; 0.140 ; adaptive_fir:adaptive_fir_inst|f_13[11]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.471      ;
; 0.140 ; adaptive_fir:adaptive_fir_inst|f_13[15]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.471      ;
; 0.140 ; adaptive_fir:adaptive_fir_inst|f_15[11]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.471      ;
; 0.140 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                        ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a0~porta_address_reg0                            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.480      ;
; 0.140 ; adaptive_fir:adaptive_fir_inst|f_14[8]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.470      ;
; 0.140 ; adaptive_fir:adaptive_fir_inst|f_3[12]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.472      ;
; 0.140 ; adaptive_fir:adaptive_fir_inst|f_6[14]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.472      ;
; 0.140 ; adaptive_fir:adaptive_fir_inst|f_14[11]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.472      ;
; 0.140 ; adaptive_fir:adaptive_fir_inst|f_14[13]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.472      ;
; 0.141 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4]                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|altsyncram_5ah1:FIFOram|ram_block1a0~porta_address_reg0                               ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.248      ; 0.493      ;
; 0.141 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                                            ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~porta_datain_reg0                                            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 0.487      ;
; 0.141 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][37]                                                                                                           ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a36~porta_datain_reg0                                           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.472      ;
; 0.141 ; adaptive_fir:adaptive_fir_inst|f_5[13]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.472      ;
; 0.141 ; adaptive_fir:adaptive_fir_inst|f_7[13]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.472      ;
; 0.141 ; adaptive_fir:adaptive_fir_inst|f_13[13]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.472      ;
; 0.141 ; adaptive_fir:adaptive_fir_inst|f_15[14]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.472      ;
; 0.141 ; adaptive_fir:adaptive_fir_inst|f_14[7]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.471      ;
; 0.141 ; adaptive_fir:adaptive_fir_inst|f_14[10]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.471      ;
; 0.141 ; adaptive_fir:adaptive_fir_inst|f_3[13]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.473      ;
; 0.141 ; adaptive_fir:adaptive_fir_inst|f_14[12]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.473      ;
; 0.142 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.473      ;
; 0.142 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.472      ;
; 0.142 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.475      ;
; 0.142 ; adaptive_fir:adaptive_fir_inst|f_15[12]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.473      ;
; 0.142 ; adaptive_fir:adaptive_fir_inst|f_15[15]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.473      ;
; 0.142 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.480      ;
; 0.142 ; adaptive_fir:adaptive_fir_inst|f_6[5]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.472      ;
; 0.142 ; adaptive_fir:adaptive_fir_inst|f_6[6]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.472      ;
; 0.142 ; adaptive_fir:adaptive_fir_inst|f_6[10]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.472      ;
; 0.142 ; adaptive_fir:adaptive_fir_inst|f_14[5]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.472      ;
; 0.143 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.474      ;
; 0.143 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.474      ;
; 0.143 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.476      ;
; 0.143 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.476      ;
; 0.143 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.476      ;
; 0.143 ; adaptive_fir:adaptive_fir_inst|f_2[15]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.474      ;
; 0.143 ; adaptive_fir:adaptive_fir_inst|f_5[15]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.474      ;
; 0.143 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                        ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a9~porta_address_reg0                            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.476      ;
; 0.143 ; adaptive_fir:adaptive_fir_inst|f_2[9]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.473      ;
; 0.143 ; adaptive_fir:adaptive_fir_inst|f_10[5]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.473      ;
; 0.144 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.474      ;
; 0.144 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[13].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.475      ;
; 0.144 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.474      ;
; 0.144 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[11].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.474      ;
; 0.144 ; adaptive_fir:adaptive_fir_inst|f_13[14]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.475      ;
; 0.144 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                        ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a18~porta_address_reg0                           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 0.493      ;
; 0.144 ; adaptive_fir:adaptive_fir_inst|f_14[6]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.474      ;
; 0.145 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.476      ;
; 0.145 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.476      ;
; 0.145 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.476      ;
; 0.145 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.476      ;
; 0.145 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][20] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.478      ;
; 0.145 ; adaptive_fir:adaptive_fir_inst|f_6[8]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.475      ;
; 0.145 ; adaptive_fir:adaptive_fir_inst|f_14[9]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.475      ;
; 0.145 ; adaptive_fir:adaptive_fir_inst|f_3[15]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.477      ;
; 0.146 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.475      ;
; 0.146 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[13].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.477      ;
; 0.146 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.476      ;
; 0.146 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.477      ;
; 0.146 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                            ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~porta_datain_reg0                                            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.482      ;
; 0.146 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                                           ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~porta_datain_reg0                                            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.481      ;
; 0.146 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.479      ;
; 0.146 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.479      ;
; 0.146 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.479      ;
; 0.146 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.479      ;
; 0.147 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.478      ;
; 0.147 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[13].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.478      ;
; 0.147 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[11].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.477      ;
; 0.147 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[12].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.480      ;
; 0.147 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.478      ;
; 0.147 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.480      ;
; 0.147 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.478      ;
; 0.147 ; adaptive_fir:adaptive_fir_inst|f_14[4]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a36~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.477      ;
; 0.148 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.479      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.133 ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_data[5]                                                                                                        ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~porta_datain_reg0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.246      ; 0.483      ;
; 0.140 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4] ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_datain_reg0                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.469      ;
; 0.141 ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_data[25]                                                                                                       ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~porta_datain_reg0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.246      ; 0.491      ;
; 0.143 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3] ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_datain_reg0                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.472      ;
; 0.144 ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_data[16]                                                                                                       ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~porta_datain_reg0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.246      ; 0.494      ;
; 0.145 ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_data[26]                                                                                                       ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~porta_datain_reg0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.246      ; 0.495      ;
; 0.147 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0] ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_datain_reg0                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.476      ;
; 0.149 ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_data[17]                                                                                                       ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~porta_datain_reg0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.246      ; 0.499      ;
; 0.150 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1] ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_datain_reg0                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.479      ;
; 0.152 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2] ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_datain_reg0                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.481      ;
; 0.152 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[0]                                                                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_address_reg0                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.483      ;
; 0.153 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5] ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_datain_reg0                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.482      ;
; 0.154 ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_data[14]                                                                                                       ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~porta_datain_reg0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.246      ; 0.504      ;
; 0.154 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6] ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_datain_reg0                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.483      ;
; 0.154 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_address_reg0                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.485      ;
; 0.156 ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_data[4]                                                                                                        ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~porta_datain_reg0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.246      ; 0.506      ;
; 0.156 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7] ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_datain_reg0                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.485      ;
; 0.157 ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_data[3]                                                                                                        ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~porta_datain_reg0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.246      ; 0.507      ;
; 0.158 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|wrptr_g[3]                                                                                        ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~porta_address_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.489      ;
; 0.160 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[5]                                                                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_address_reg0                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.491      ;
; 0.161 ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_data[24]                                                                                                       ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~porta_datain_reg0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.246      ; 0.511      ;
; 0.162 ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_data[23]                                                                                                       ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~porta_datain_reg0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.246      ; 0.512      ;
; 0.163 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|wrptr_g[2]                                                                                        ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~porta_address_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.494      ;
; 0.164 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|wrptr_g[4]                                                                                        ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~porta_address_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.495      ;
; 0.169 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]                                          ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_ftb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.493      ;
; 0.171 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[4]                                                                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_address_reg0                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.502      ;
; 0.175 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|wrptr_g[5]                                                                                        ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~porta_address_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.506      ;
; 0.177 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]                                          ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_ftb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.501      ;
; 0.181 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                   ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                       ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                       ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                                       ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE1                                                                                       ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE1                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2                                                                                       ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                                       ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[5]                                                                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[5]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[2]                                                                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[2]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[0]                                                                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[0]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[1]                                                                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[1]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[3]                                                                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[3]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[4]                                                                                                                                  ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[4]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write                                                                                                 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[3]                                                                                         ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[3]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]                                                                                         ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[1]                                                                                         ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[2]                                                                                         ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[2]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[0]                                                                              ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[0]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[8]                                                                              ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[8]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_sop                                                                                                                        ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_sop                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                    ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char                                                                                                               ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                       ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_esc                                                                                                                        ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_esc                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_eop                                                                                                                        ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_eop                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|out_valid                                                                                                                       ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|out_valid                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|full                                                                                                                                       ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|full                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|empty                                                                                                                                      ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|empty                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                    ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|first_trans                                                                                           ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|first_trans                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[10]                                                                             ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[10]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[2]                                                                              ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[9]                                                                              ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[9]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[1]                                                                              ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[5]                                                                              ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[5]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[13]                                                                             ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[13]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[12]                                                                             ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[12]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[4]                                                                              ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[4]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[15]                                                                             ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[15]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[7]                                                                              ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[7]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[3]                                                                              ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[3]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[11]                                                                             ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[11]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[6]                                                                              ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[6]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[14]                                                                             ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[14]                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][83]                                                                                    ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][83]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|pending_reads[0]                                                                                                                                ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|pending_reads[0]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|reading_first_pixel_in_image                                                                                                                    ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|reading_first_pixel_in_image                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][84]                                                                                    ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][84]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem_used[2]                                                                                 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem_used[2]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem_used[2]                                                                                   ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem_used[2]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_avalon_sram_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                     ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_avalon_sram_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][53]                                                                                    ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][53]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|count[0]                                                                                 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|count[0]                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|use_reg                                                                                  ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|use_reg                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                               ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][19]                                                                                    ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][19]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[1]                                                                           ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[1]                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][60]                                                                                    ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][60]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][87]                                                                                    ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][87]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|endofpacket_reg                                                                          ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|endofpacket_reg                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_height_valid                                               ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_height_valid                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters|inner_height_valid                                                  ; sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters|inner_height_valid                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a0                                                            ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a0                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a1                                                            ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a1                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a4                                                            ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a4                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a3                                                            ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a3                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a7                                                            ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a7                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a5                                                            ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter4a5                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.157 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[1]                                                                                          ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.182      ; 0.443      ;
; 0.159 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[0]                                                                                          ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.182      ; 0.445      ;
; 0.161 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[4]                                                                                          ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.182      ; 0.447      ;
; 0.162 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[5]                                                                                          ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.182      ; 0.448      ;
; 0.166 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[6]                                                                                          ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.182      ; 0.452      ;
; 0.169 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[3]                                                                                          ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.182      ; 0.455      ;
; 0.174 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|altsyncram_q2d2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.179      ; 0.457      ;
; 0.181 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                  ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                                              ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[8]                                                                                                                           ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[8]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                     ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                          ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                          ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                          ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                        ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                          ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                           ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                       ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                                     ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|altsyncram_36d2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.184      ; 0.470      ;
; 0.182 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                       ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]                                                                                                                  ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]                                                                                                                                                                ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]                                                                                                                                                                ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                            ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                       ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                            ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                            ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                            ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                             ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2]                                                                                        ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[1]                                                                                        ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]                                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                                      ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                         ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                         ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]                                                                                                                  ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]                                                                                                                                         ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                        ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|altsyncram_q2d2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.198      ; 0.486      ;
; 0.185 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                                       ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|altsyncram_nrc2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.188      ; 0.477      ;
; 0.185 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|altsyncram_q2d2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.198      ; 0.487      ;
; 0.185 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                 ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|altsyncram_q2d2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.198      ; 0.487      ;
; 0.187 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                              ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                                           ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                       ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|altsyncram_nrc2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.188      ; 0.479      ;
; 0.187 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                                             ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                             ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.188 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                            ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                            ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                              ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                                             ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                                                                                             ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                           ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                             ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                                             ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[3]                                                                                                                       ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[2]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                   ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                                                              ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][6]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][6]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][6]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][6]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                              ; To Node                                                                                                                                                                                ; Launch Clock                                                                     ; Latch Clock                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+
; 0.182 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                              ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                              ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|s_mode                                                                                                      ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|s_mode                                                                                                      ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.184 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.197      ; 0.485      ;
; 0.188 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                   ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_G[0]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_VS                                                                                                      ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                   ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_G[2]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.313      ;
; 0.189 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_R[1]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_B[5]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_B[2]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_R[5]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_HS                                                                                                      ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                   ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_G[4]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                   ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_G[3]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                 ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[1] ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.315      ;
; 0.190 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_R[0]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_B[4]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_R[4]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                   ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_G[6]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                   ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_G[1]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                      ; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                      ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.315      ;
; 0.191 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_B[6]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]               ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2                       ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.316      ;
; 0.193 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                              ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.318      ;
; 0.195 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.320      ;
; 0.196 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.197      ; 0.497      ;
; 0.197 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.197      ; 0.498      ;
; 0.199 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.197      ; 0.500      ;
; 0.199 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a0~portb_address_reg0  ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.197      ; 0.500      ;
; 0.202 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.328      ;
; 0.212 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.337      ;
; 0.249 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_R[7]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.376      ;
; 0.251 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                   ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_G[5]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.376      ;
; 0.251 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                              ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.376      ;
; 0.262 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_B[1]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_B[0]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.387      ;
; 0.263 ; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                      ; sram_access:sram_abc|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.388      ;
; 0.264 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[5] ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[5] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.389      ;
; 0.264 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a[7] ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_k9l:rs_dgwp|dffpipe_5v8:dffpipe6|dffe8a[7] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.389      ;
; 0.265 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_R[6]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.389      ;
; 0.265 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                    ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_B[3]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.390      ;
; 0.268 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.393      ;
; 0.269 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                   ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_G[7]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.392      ;
; 0.271 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                     ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_R[3]                                                                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.394      ;
; 0.272 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                      ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|VGA_BLANK                                                                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.394      ;
; 0.273 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[0]               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.398      ;
; 0.275 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                              ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.402      ;
; 0.282 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.407      ;
; 0.286 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.411      ;
; 0.290 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.415      ;
; 0.291 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.416      ;
; 0.292 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                              ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.417      ;
; 0.292 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.417      ;
; 0.293 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.418      ;
; 0.294 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.419      ;
; 0.297 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.423      ;
; 0.299 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.424      ;
; 0.300 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.425      ;
; 0.302 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.428      ;
; 0.302 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                            ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|s_mode                                                                                                      ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.427      ;
; 0.303 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.428      ;
; 0.304 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.430      ;
; 0.304 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.430      ;
; 0.304 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.430      ;
; 0.305 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.431      ;
; 0.306 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.431      ;
; 0.308 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.434      ;
; 0.308 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.434      ;
; 0.310 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.435      ;
; 0.312 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a5                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a6                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.437      ;
; 0.312 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2                       ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.437      ;
; 0.312 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a1                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[0]               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.437      ;
; 0.313 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                 ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.438      ;
; 0.315 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                               ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.440      ;
; 0.317 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[0]               ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity2                       ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.442      ;
; 0.322 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.447      ;
; 0.323 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.448      ;
; 0.323 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[0]               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.448      ;
; 0.324 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a2                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a3                    ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.449      ;
; 0.324 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a4                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity3a[1]               ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.449      ;
; 0.338 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a0                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.463      ;
; 0.346 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                     ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.471      ;
; 0.349 ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter1a7                    ; sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.476      ;
; 0.349 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                 ; sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                   ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.474      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'GPIO[8]'                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.196 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity1                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[1]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.047      ; 0.327      ;
; 0.201 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[3]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[3]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[5]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[5]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[0]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[4]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[4]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[1]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[2]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[2]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 0.307      ;
; 0.206 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity2a0            ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity1                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.025      ; 0.315      ;
; 0.220 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity1                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[0]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.025      ; 0.329      ;
; 0.224 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[3]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[5]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.025      ; 0.333      ;
; 0.224 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[3]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[4]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.025      ; 0.333      ;
; 0.230 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[5]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity2a1            ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.011      ; 0.325      ;
; 0.264 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity2a1            ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity1                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.025      ; 0.373      ;
; 0.280 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[0] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.049      ; 0.413      ;
; 0.320 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 0.426      ;
; 0.344 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[3]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity2a0            ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.011      ; 0.439      ;
; 0.353 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[1] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.049      ; 0.486      ;
; 0.362 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity2a0            ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.011      ; 0.457      ;
; 0.367 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[2] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.037      ; 0.488      ;
; 0.370 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdptr_g[0]                                           ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.037      ; 0.491      ;
; 0.372 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[3] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.019      ; 0.475      ;
; 0.372 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdptr_g[1]                                           ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.019      ; 0.475      ;
; 0.374 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[5]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdptr_g[5]                                           ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.019      ; 0.477      ;
; 0.394 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[2]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.025      ; 0.503      ;
; 0.394 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[2]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[3]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.025      ; 0.503      ;
; 0.396 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[3]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.025      ; 0.505      ;
; 0.401 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdptr_g[3]                                           ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.040      ; 0.525      ;
; 0.403 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[2]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity2a0            ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.011      ; 0.498      ;
; 0.405 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[6] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[1]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.045      ; 0.534      ;
; 0.411 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[4]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity2a1            ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.011      ; 0.506      ;
; 0.454 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdptr_g[4]                                           ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.045      ; 0.583      ;
; 0.463 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[2]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[4] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.019      ; 0.566      ;
; 0.463 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[2]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdptr_g[2]                                           ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.019      ; 0.566      ;
; 0.464 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdptr_g[5]                                           ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.045      ; 0.593      ;
; 0.468 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.023      ; 0.575      ;
; 0.472 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[3]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[5] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.033      ; 0.589      ;
; 0.473 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[3]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdptr_g[3]                                           ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.033      ; 0.590      ;
; 0.477 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.023      ; 0.584      ;
; 0.495 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[2]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[4]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.025      ; 0.604      ;
; 0.499 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[4]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdptr_g[4]                                           ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.019      ; 0.602      ;
; 0.511 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[1]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.047      ; 0.642      ;
; 0.516 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[2]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[5]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.025      ; 0.625      ;
; 0.516 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[1]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.035      ; 0.635      ;
; 0.527 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[5]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[6] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.019      ; 0.630      ;
; 0.527 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.024      ; 0.635      ;
; 0.533 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity2a0            ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.025      ; 0.642      ;
; 0.557 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[1]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.035      ; 0.676      ;
; 0.569 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[6] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[2]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.059      ; 0.712      ;
; 0.570 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity1                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[4]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.047      ; 0.701      ;
; 0.583 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity1                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[2]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.047      ; 0.714      ;
; 0.592 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity1                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[3]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.047      ; 0.723      ;
; 0.596 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity1                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[5]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.047      ; 0.727      ;
; 0.637 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[4]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.025      ; 0.746      ;
; 0.639 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[5]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[1]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.037      ; 0.760      ;
; 0.650 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.024      ; 0.758      ;
; 0.662 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[6] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[6]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.069      ; 0.815      ;
; 0.664 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[5]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.025      ; 0.773      ;
; 0.670 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[5]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.037      ; 0.791      ;
; 0.679 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[4]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.035      ; 0.798      ;
; 0.698 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[3]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.047      ; 0.829      ;
; 0.705 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[5]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.035      ; 0.824      ;
; 0.709 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[2]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.047      ; 0.840      ;
; 0.717 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[4]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[6] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.019      ; 0.820      ;
; 0.720 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[4]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.035      ; 0.839      ;
; 0.746 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[5]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.035      ; 0.865      ;
; 0.747 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdptr_g[3]                                           ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.032      ; 0.863      ;
; 0.747 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[1] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.032      ; 0.863      ;
; 0.747 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[0] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.032      ; 0.863      ;
; 0.747 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[5] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.032      ; 0.863      ;
; 0.750 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[3]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.037      ; 0.871      ;
; 0.765 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[4]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[1]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.037      ; 0.886      ;
; 0.802 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdptr_g[2]                                           ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.045      ; 0.931      ;
; 0.807 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[1]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.024      ; 0.915      ;
; 0.807 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdptr_g[3]                                           ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.032      ; 0.923      ;
; 0.807 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[1] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.032      ; 0.923      ;
; 0.807 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[0] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.032      ; 0.923      ;
; 0.807 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[5] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.032      ; 0.923      ;
; 0.811 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[5]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[2]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 0.938      ;
; 0.816 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[4]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.037      ; 0.937      ;
; 0.818 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[4]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.047      ; 0.949      ;
; 0.841 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[6] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[10]       ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.056      ; 0.981      ;
; 0.845 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[5]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.047      ; 0.976      ;
; 0.857 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.024      ; 0.965      ;
; 0.857 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[6] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[5]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.346      ; 1.287      ;
; 0.857 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[6] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[7]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.346      ; 1.287      ;
; 0.867 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[1]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.024      ; 0.975      ;
; 0.869 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdptr_g[1]                                           ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.045      ; 0.998      ;
; 0.904 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[5]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[6]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.053      ; 1.041      ;
; 0.937 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[4]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[2]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 1.064      ;
; 0.942 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|address_stall_emulator_b[4] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[10]       ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.056      ; 1.082      ;
; 0.950 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity1                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.017      ; 1.051      ;
; 0.950 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[0]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.017      ; 1.051      ;
; 0.950 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity2a0            ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.017      ; 1.051      ;
; 0.950 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity2a1            ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.017      ; 1.051      ;
; 0.967 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|altsyncram_c761:fifo_ram|rd_data_out_latch[2]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.042      ; 1.093      ;
; 0.968 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[2]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.035      ; 1.087      ;
; 0.977 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[3]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.035      ; 1.096      ;
; 0.991 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|parity1                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.017      ; 1.092      ;
; 0.991 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|counter3a[0]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.017      ; 1.092      ;
; 0.991 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_0gj1:auto_generated|a_graycounter_nn6:rdptr_g1p|sub_parity2a0            ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.017      ; 1.092      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ADA_DCO'                                                                     ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 0.484 ; ADA_D[4]  ; per_a2da_d[4]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 1.601      ; 3.169      ;
; 0.495 ; ADA_D[7]  ; per_a2da_d[7]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 1.630      ; 3.209      ;
; 0.527 ; ADA_D[8]  ; per_a2da_d[8]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 1.595      ; 3.206      ;
; 0.527 ; ADA_D[2]  ; per_a2da_d[2]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 1.624      ; 3.235      ;
; 0.544 ; ADA_D[9]  ; per_a2da_d[9]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 1.596      ; 3.224      ;
; 0.559 ; ADA_D[13] ; per_a2da_d[13] ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 1.622      ; 3.265      ;
; 0.561 ; ADA_D[11] ; per_a2da_d[11] ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 1.601      ; 3.246      ;
; 0.561 ; ADA_D[3]  ; per_a2da_d[3]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 1.624      ; 3.269      ;
; 0.583 ; ADA_D[10] ; per_a2da_d[10] ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 1.595      ; 3.262      ;
; 0.594 ; ADA_D[12] ; per_a2da_d[12] ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 1.630      ; 3.308      ;
; 0.604 ; ADA_D[6]  ; per_a2da_d[6]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 1.574      ; 3.262      ;
; 0.613 ; ADA_D[5]  ; per_a2da_d[5]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 1.599      ; 3.296      ;
; 0.657 ; ADA_D[1]  ; per_a2da_d[1]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 1.596      ; 3.337      ;
; 0.676 ; ADA_D[0]  ; per_a2da_d[0]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 1.601      ; 3.361      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ADB_DCO'                                                                     ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 0.508 ; ADB_D[9]  ; per_a2db_d[9]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 1.628      ; 3.220      ;
; 0.509 ; ADB_D[4]  ; per_a2db_d[4]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 1.645      ; 3.238      ;
; 0.528 ; ADB_D[1]  ; per_a2db_d[1]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 1.577      ; 3.189      ;
; 0.540 ; ADB_D[0]  ; per_a2db_d[0]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 1.577      ; 3.201      ;
; 0.560 ; ADB_D[7]  ; per_a2db_d[7]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 1.616      ; 3.260      ;
; 0.569 ; ADB_D[2]  ; per_a2db_d[2]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 1.626      ; 3.279      ;
; 0.575 ; ADB_D[8]  ; per_a2db_d[8]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 1.635      ; 3.294      ;
; 0.622 ; ADB_D[5]  ; per_a2db_d[5]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 1.608      ; 3.314      ;
; 0.635 ; ADB_D[11] ; per_a2db_d[11] ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 1.609      ; 3.328      ;
; 0.644 ; ADB_D[10] ; per_a2db_d[10] ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 1.600      ; 3.328      ;
; 0.659 ; ADB_D[6]  ; per_a2db_d[6]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 1.643      ; 3.386      ;
; 0.697 ; ADB_D[3]  ; per_a2db_d[3]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 1.609      ; 3.390      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'ADA_DCO'                                                                 ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 4.853 ; KEY[3]    ; per_a2da_d[7]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 1.569      ; 5.683      ;
; 4.853 ; KEY[3]    ; per_a2da_d[12] ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 1.569      ; 5.683      ;
; 5.234 ; KEY[3]    ; per_a2da_d[5]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 1.539      ; 5.272      ;
; 5.657 ; KEY[3]    ; per_a2da_d[6]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 1.515      ; 4.825      ;
; 5.665 ; KEY[3]    ; per_a2da_d[13] ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 1.561      ; 4.863      ;
; 5.788 ; KEY[3]    ; per_a2da_d[9]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 1.536      ; 4.715      ;
; 5.788 ; KEY[3]    ; per_a2da_d[1]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 1.536      ; 4.715      ;
; 5.792 ; KEY[3]    ; per_a2da_d[8]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 1.535      ; 4.710      ;
; 5.792 ; KEY[3]    ; per_a2da_d[10] ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 1.535      ; 4.710      ;
; 5.997 ; KEY[3]    ; per_a2da_d[0]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 1.541      ; 4.511      ;
; 5.997 ; KEY[3]    ; per_a2da_d[4]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 1.541      ; 4.511      ;
; 5.997 ; KEY[3]    ; per_a2da_d[11] ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 1.541      ; 4.511      ;
; 6.073 ; KEY[3]    ; per_a2da_d[3]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 1.563      ; 4.457      ;
; 6.073 ; KEY[3]    ; per_a2da_d[2]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 1.563      ; 4.457      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'ADB_DCO'                                                                 ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 4.865 ; KEY[3]    ; per_a2db_d[2]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 1.565      ; 5.667      ;
; 4.990 ; KEY[3]    ; per_a2db_d[8]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 1.574      ; 5.551      ;
; 4.995 ; KEY[3]    ; per_a2db_d[4]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 1.584      ; 5.556      ;
; 5.062 ; KEY[3]    ; per_a2db_d[6]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 1.581      ; 5.486      ;
; 5.199 ; KEY[3]    ; per_a2db_d[10] ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 1.540      ; 5.308      ;
; 5.679 ; KEY[3]    ; per_a2db_d[0]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 1.518      ; 4.806      ;
; 5.679 ; KEY[3]    ; per_a2db_d[1]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 1.518      ; 4.806      ;
; 5.824 ; KEY[3]    ; per_a2db_d[7]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 1.556      ; 4.699      ;
; 5.848 ; KEY[3]    ; per_a2db_d[5]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 1.548      ; 4.667      ;
; 5.862 ; KEY[3]    ; per_a2db_d[9]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 1.568      ; 4.673      ;
; 5.951 ; KEY[3]    ; per_a2db_d[11] ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 1.549      ; 4.565      ;
; 5.951 ; KEY[3]    ; per_a2db_d[3]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 1.549      ; 4.565      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                     ;
+--------+-----------+-------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                               ; Launch Clock ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; 13.815 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[10][11]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.799      ; 5.816      ;
; 13.815 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[10][10]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.799      ; 5.816      ;
; 13.815 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[10][9]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.799      ; 5.816      ;
; 13.815 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[10][8]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.799      ; 5.816      ;
; 13.815 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[10][7]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.799      ; 5.816      ;
; 13.815 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[10][6]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.799      ; 5.816      ;
; 13.815 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[10][5]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.799      ; 5.816      ;
; 13.815 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[10][4]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.799      ; 5.816      ;
; 13.815 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[10][3]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.799      ; 5.816      ;
; 13.815 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[10][2]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.799      ; 5.816      ;
; 13.815 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[10][1]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.799      ; 5.816      ;
; 13.815 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[10][0]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.799      ; 5.816      ;
; 13.950 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][11]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.781      ; 5.663      ;
; 13.950 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][10]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.781      ; 5.663      ;
; 13.950 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][9]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.781      ; 5.663      ;
; 13.950 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][8]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.781      ; 5.663      ;
; 13.950 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][7]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.781      ; 5.663      ;
; 13.950 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][6]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.781      ; 5.663      ;
; 13.950 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][5]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.781      ; 5.663      ;
; 13.950 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][4]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.781      ; 5.663      ;
; 13.950 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][3]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.781      ; 5.663      ;
; 13.950 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][2]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.781      ; 5.663      ;
; 13.950 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][1]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.781      ; 5.663      ;
; 13.950 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][0]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.781      ; 5.663      ;
; 13.958 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][11]~_Duplicate_2 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.762      ; 5.636      ;
; 13.958 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][10]~_Duplicate_2 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.762      ; 5.636      ;
; 13.958 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][9]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.762      ; 5.636      ;
; 13.958 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][8]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.762      ; 5.636      ;
; 13.958 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][7]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.762      ; 5.636      ;
; 13.958 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][6]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.762      ; 5.636      ;
; 13.958 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][5]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.762      ; 5.636      ;
; 13.958 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][4]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.762      ; 5.636      ;
; 13.958 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][3]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.762      ; 5.636      ;
; 13.958 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][2]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.762      ; 5.636      ;
; 13.958 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][1]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.762      ; 5.636      ;
; 13.958 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][0]~_Duplicate_2  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.762      ; 5.636      ;
; 13.985 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[13][11]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.798      ; 5.645      ;
; 13.985 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[13][10]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.798      ; 5.645      ;
; 13.985 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[13][9]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.798      ; 5.645      ;
; 13.985 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[13][8]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.798      ; 5.645      ;
; 13.985 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[13][7]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.798      ; 5.645      ;
; 13.985 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[13][6]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.798      ; 5.645      ;
; 13.985 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[13][5]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.798      ; 5.645      ;
; 13.985 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[13][4]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.798      ; 5.645      ;
; 13.985 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[13][3]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.798      ; 5.645      ;
; 13.985 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[13][2]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.798      ; 5.645      ;
; 13.985 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[13][1]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.798      ; 5.645      ;
; 13.985 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[13][0]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.798      ; 5.645      ;
; 13.992 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][11]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.770      ; 5.610      ;
; 13.992 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][10]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.770      ; 5.610      ;
; 13.992 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][9]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.770      ; 5.610      ;
; 13.992 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][8]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.770      ; 5.610      ;
; 13.992 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][7]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.770      ; 5.610      ;
; 13.992 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][6]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.770      ; 5.610      ;
; 13.992 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][5]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.770      ; 5.610      ;
; 13.992 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][4]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.770      ; 5.610      ;
; 13.992 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][3]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.770      ; 5.610      ;
; 13.992 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][2]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.770      ; 5.610      ;
; 13.992 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][1]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.770      ; 5.610      ;
; 13.992 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[15][0]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.770      ; 5.610      ;
; 14.000 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[5][3]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.799      ; 5.631      ;
; 14.000 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[5][2]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.799      ; 5.631      ;
; 14.000 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[5][1]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.799      ; 5.631      ;
; 14.000 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[5][0]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.799      ; 5.631      ;
; 14.000 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[5][11]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.799      ; 5.631      ;
; 14.000 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[5][10]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.799      ; 5.631      ;
; 14.000 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[5][9]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.799      ; 5.631      ;
; 14.000 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[5][8]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.799      ; 5.631      ;
; 14.000 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[5][7]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.799      ; 5.631      ;
; 14.000 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[5][6]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.799      ; 5.631      ;
; 14.000 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[5][5]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.799      ; 5.631      ;
; 14.000 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[5][4]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.799      ; 5.631      ;
; 14.000 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[5][3]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.799      ; 5.631      ;
; 14.000 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[5][2]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.799      ; 5.631      ;
; 14.000 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[5][1]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.799      ; 5.631      ;
; 14.000 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[5][0]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.799      ; 5.631      ;
; 14.000 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[5][15]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.799      ; 5.631      ;
; 14.000 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[5][14]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.799      ; 5.631      ;
; 14.000 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[5][13]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.799      ; 5.631      ;
; 14.000 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[5][12]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.799      ; 5.631      ;
; 14.000 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[5][11]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.799      ; 5.631      ;
; 14.000 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[5][10]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.799      ; 5.631      ;
; 14.000 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[5][9]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.799      ; 5.631      ;
; 14.000 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[5][8]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.799      ; 5.631      ;
; 14.000 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[5][7]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.799      ; 5.631      ;
; 14.000 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[5][6]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.799      ; 5.631      ;
; 14.000 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[5][5]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.799      ; 5.631      ;
; 14.000 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[5][4]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.799      ; 5.631      ;
; 14.001 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][11]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.745      ; 5.576      ;
; 14.001 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][10]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.745      ; 5.576      ;
; 14.001 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][9]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.745      ; 5.576      ;
; 14.001 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][8]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.745      ; 5.576      ;
; 14.001 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][7]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.745      ; 5.576      ;
; 14.001 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][6]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.745      ; 5.576      ;
; 14.001 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][5]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.745      ; 5.576      ;
; 14.001 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][4]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.745      ; 5.576      ;
; 14.001 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][3]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.745      ; 5.576      ;
; 14.001 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][2]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.745      ; 5.576      ;
; 14.001 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][1]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.745      ; 5.576      ;
; 14.001 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][0]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.745      ; 5.576      ;
+--------+-----------+-------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                      ; To Node                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.884 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[7]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 4.087      ;
; 15.884 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[6]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 4.087      ;
; 15.884 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[5]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 4.087      ;
; 15.884 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[4]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 4.087      ;
; 15.884 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[3]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 4.087      ;
; 15.884 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[2]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 4.087      ;
; 15.884 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[1]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 4.087      ;
; 15.884 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[0]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 4.087      ;
; 15.905 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[10]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.028     ; 4.054      ;
; 15.905 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[2]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.028     ; 4.054      ;
; 15.905 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[12]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.028     ; 4.054      ;
; 15.905 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[4]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.028     ; 4.054      ;
; 15.920 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[14]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 4.050      ;
; 15.925 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[9]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 4.040      ;
; 15.925 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[1]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 4.040      ;
; 15.925 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[5]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 4.040      ;
; 15.925 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[13]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 4.040      ;
; 16.122 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[0]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 3.842      ;
; 16.122 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[8]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 3.842      ;
; 16.122 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[15]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 3.842      ;
; 16.122 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[7]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 3.842      ;
; 16.122 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[3]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 3.841      ;
; 16.122 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[11]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 3.841      ;
; 16.122 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[6]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 3.841      ;
; 16.122 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter|data_reg[14]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 3.841      ;
; 16.122 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_avalon_sram_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 3.836      ;
; 16.122 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_avalon_sram_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 3.836      ;
; 16.122 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram_avalon_sram_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.029     ; 3.836      ;
; 16.123 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[15]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 3.843      ;
; 16.123 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[14]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 3.846      ;
; 16.123 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[13]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 3.843      ;
; 16.123 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[12]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 3.843      ;
; 16.123 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[11]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 3.843      ;
; 16.123 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[10]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 3.843      ;
; 16.123 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[9]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 3.843      ;
; 16.123 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|data_reg[8]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 3.843      ;
; 16.123 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[20]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 3.848      ;
; 16.123 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[19]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 3.848      ;
; 16.123 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[18]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 3.848      ;
; 16.123 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[17]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 3.848      ;
; 16.123 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[16]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 3.846      ;
; 16.123 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[15]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 3.846      ;
; 16.123 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[13]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 3.848      ;
; 16.123 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[12]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 3.843      ;
; 16.123 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[11]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 3.846      ;
; 16.123 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[10]                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 3.846      ;
; 16.123 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[9]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 3.846      ;
; 16.123 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[8]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 3.846      ;
; 16.123 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[7]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 3.846      ;
; 16.123 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[6]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 3.846      ;
; 16.123 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[5]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 3.846      ;
; 16.123 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[4]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 3.846      ;
; 16.123 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[3]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 3.846      ;
; 16.123 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[2]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 3.846      ;
; 16.123 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][83]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 3.845      ;
; 16.123 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][83]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 3.844      ;
; 16.123 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][83]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 3.844      ;
; 16.123 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][69]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 3.845      ;
; 16.123 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][69]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 3.844      ;
; 16.123 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][84]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 3.844      ;
; 16.123 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem_used[2]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 3.830      ;
; 16.123 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem_used[1]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 3.830      ;
; 16.123 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem_used[0]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 3.830      ;
; 16.123 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][70]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 3.844      ;
; 16.123 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][87]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 3.844      ;
; 16.123 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][60]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 3.845      ;
; 16.123 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][19]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 3.844      ;
; 16.123 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][70]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 3.845      ;
; 16.123 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][87]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 3.845      ;
; 16.123 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][60]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 3.845      ;
; 16.123 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][19]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 3.845      ;
; 16.123 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 3.847      ;
; 16.123 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[2]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 3.848      ;
; 16.123 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 3.847      ;
; 16.123 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[2]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 3.847      ;
; 16.123 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[0]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 3.846      ;
; 16.123 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[1]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 3.846      ;
; 16.123 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|packet_in_progress                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 3.848      ;
; 16.123 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|sram_access_mm_interconnect_0_cmd_mux:cmd_mux|locked[1]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 3.847      ;
; 16.123 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][19]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 3.844      ;
; 16.123 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][87]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 3.844      ;
; 16.123 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|byteen_reg[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 3.846      ;
; 16.123 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|byteen_reg[0]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 3.848      ;
; 16.123 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][70]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 3.844      ;
; 16.123 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:bridge_avalon_master_agent|hold_waitrequest                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 3.847      ;
; 16.124 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem_used[2]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 3.842      ;
; 16.124 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 3.842      ;
; 16.124 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem_used[1]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 3.842      ;
; 16.124 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][53]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 3.841      ;
; 16.124 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[1][86]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 3.841      ;
; 16.124 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][86]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 3.831      ;
; 16.124 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[0][53]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 3.831      ;
; 16.124 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][86]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 3.841      ;
; 16.124 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][53]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 3.841      ;
; 16.124 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|count[0]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 3.843      ;
; 16.124 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|use_reg                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 3.843      ;
; 16.124 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|address_reg[1]                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 3.843      ;
; 16.124 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo|mem[2][60]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 3.843      ;
; 16.124 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter|endofpacket_reg                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 3.843      ;
; 16.125 ; sram_access:sram_abc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo|mem[0][8]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.815      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 96.245 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.661      ;
; 96.245 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.661      ;
; 96.245 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.661      ;
; 96.245 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.661      ;
; 96.245 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.661      ;
; 96.245 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.661      ;
; 96.245 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.661      ;
; 96.245 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.660      ;
; 96.245 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.660      ;
; 96.245 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.660      ;
; 96.245 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.660      ;
; 96.245 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.660      ;
; 96.245 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.660      ;
; 96.246 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.655      ;
; 96.246 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.655      ;
; 96.246 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.654      ;
; 96.246 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.654      ;
; 96.246 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.654      ;
; 96.246 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.654      ;
; 96.246 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.654      ;
; 96.246 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.654      ;
; 96.246 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.655      ;
; 96.246 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.655      ;
; 96.246 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.655      ;
; 96.246 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.655      ;
; 96.246 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.655      ;
; 96.246 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.655      ;
; 96.246 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.655      ;
; 96.246 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.656      ;
; 96.246 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.656      ;
; 96.246 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.656      ;
; 96.246 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.661      ;
; 96.246 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.661      ;
; 96.246 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.661      ;
; 96.246 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.661      ;
; 96.246 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.661      ;
; 96.246 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.661      ;
; 96.246 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.667      ;
; 96.246 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.667      ;
; 96.246 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.667      ;
; 96.246 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.667      ;
; 96.246 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.667      ;
; 96.246 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.667      ;
; 96.246 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.667      ;
; 96.246 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.667      ;
; 96.247 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.656      ;
; 96.247 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.656      ;
; 96.247 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.656      ;
; 96.247 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.656      ;
; 96.247 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.656      ;
; 96.247 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.656      ;
; 96.247 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.656      ;
; 96.247 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.656      ;
; 96.247 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.656      ;
; 96.247 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.654      ;
; 96.247 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.653      ;
; 96.247 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.653      ;
; 96.247 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.653      ;
; 96.247 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.653      ;
; 96.247 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.653      ;
; 96.247 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.654      ;
; 96.247 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.654      ;
; 96.247 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.654      ;
; 96.247 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.654      ;
; 96.247 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.654      ;
; 96.247 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.654      ;
; 96.247 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.654      ;
; 96.247 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.656      ;
; 96.247 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.656      ;
; 96.247 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.656      ;
; 96.247 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.656      ;
; 96.247 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.656      ;
; 96.247 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.656      ;
; 96.247 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.656      ;
; 96.247 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.656      ;
; 96.247 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.656      ;
; 96.247 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.656      ;
; 96.247 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.656      ;
; 96.247 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.654      ;
; 96.247 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.654      ;
; 96.247 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.654      ;
; 96.247 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.654      ;
; 96.247 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.654      ;
; 96.247 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.654      ;
; 96.247 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.660      ;
; 96.247 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.660      ;
; 96.247 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.660      ;
; 96.247 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.660      ;
; 96.247 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.660      ;
; 96.247 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.661      ;
; 96.247 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.661      ;
; 96.247 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.661      ;
; 96.247 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.661      ;
; 96.247 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.661      ;
; 96.247 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.661      ;
; 96.247 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.661      ;
; 96.247 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.655      ;
; 96.247 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.655      ;
; 96.247 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.655      ;
; 96.247 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.655      ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.486 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6] ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sensor                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.612      ;
; 2.094 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.234      ;
; 2.094 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.233      ;
; 2.094 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.233      ;
; 2.094 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.234      ;
; 2.094 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.233      ;
; 2.094 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.233      ;
; 2.094 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE1                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.234      ;
; 2.094 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.234      ;
; 2.094 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.234      ;
; 2.094 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.234      ;
; 2.094 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.234      ;
; 2.094 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.233      ;
; 2.095 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.247      ;
; 2.095 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.247      ;
; 2.095 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.247      ;
; 2.095 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.247      ;
; 2.095 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.247      ;
; 2.095 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.247      ;
; 2.095 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.247      ;
; 2.095 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.247      ;
; 2.095 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.238      ;
; 2.095 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|received_channel                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.238      ;
; 2.095 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|out_endofpacket                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.238      ;
; 2.095 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[0]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.236      ;
; 2.095 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.236      ;
; 2.095 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[1]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.236      ;
; 2.095 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[1]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.236      ;
; 2.095 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[2]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.236      ;
; 2.095 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[2]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.236      ;
; 2.095 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[3]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.236      ;
; 2.095 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[3]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.236      ;
; 2.095 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.229      ;
; 2.095 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.229      ;
; 2.095 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.229      ;
; 2.095 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.236      ;
; 2.095 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|out_startofpacket                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.238      ;
; 2.095 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|out_data[2]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.229      ;
; 2.095 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|out_data[4]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.229      ;
; 2.095 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|out_data[3]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.229      ;
; 2.095 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|out_data[6]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.229      ;
; 2.095 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|out_data[5]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.229      ;
; 2.095 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|out_data[7]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.229      ;
; 2.095 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.235      ;
; 2.095 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.235      ;
; 2.095 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.235      ;
; 2.095 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.235      ;
; 2.095 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.235      ;
; 2.095 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.235      ;
; 2.095 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[8]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.234      ;
; 2.095 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.234      ;
; 2.095 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.234      ;
; 2.095 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[11]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.231      ;
; 2.095 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[12]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.231      ;
; 2.095 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.231      ;
; 2.095 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[14]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.231      ;
; 2.095 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.231      ;
; 2.095 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[24]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.234      ;
; 2.095 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[25]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.234      ;
; 2.095 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[26]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 2.234      ;
; 2.095 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[27]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.235      ;
; 2.095 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[28]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.235      ;
; 2.095 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[29]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.235      ;
; 2.095 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[30]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.235      ;
; 2.095 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[31]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.235      ;
; 2.096 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.236      ;
; 2.096 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.236      ;
; 2.096 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.236      ;
; 2.096 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.236      ;
; 2.096 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[3]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.236      ;
; 2.096 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[4]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.236      ;
; 2.096 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[5]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.236      ;
; 2.096 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[6]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.236      ;
; 2.096 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.248      ;
; 2.096 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.248      ;
; 2.096 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.248      ;
; 2.096 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.248      ;
; 2.096 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.248      ;
; 2.096 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.248      ;
; 2.096 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.248      ;
; 2.096 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|edge_detector_register                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.248      ;
; 2.096 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[0]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.244      ;
; 2.096 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[1]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.244      ;
; 2.096 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[2]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.244      ;
; 2.096 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[3]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.244      ;
; 2.096 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[5]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.244      ;
; 2.096 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|rd_ptr[4]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.244      ;
; 2.096 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_valid                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.243      ;
; 2.096 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[0]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.243      ;
; 2.096 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.243      ;
; 2.096 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[2]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.243      ;
; 2.096 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[3]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.243      ;
; 2.096 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[4]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.243      ;
; 2.096 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|full                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.243      ;
; 2.096 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[5]                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.243      ;
; 2.096 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.243      ;
; 2.096 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|internal_out_valid                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.243      ;
; 2.096 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|out_valid                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.244      ;
; 2.096 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[1]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.239      ;
; 2.096 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[0]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.239      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.580 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.707      ;
; 0.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.777      ;
; 0.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.780      ;
; 0.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.780      ;
; 0.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.780      ;
; 0.657 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.778      ;
; 0.657 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.778      ;
; 0.657 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.778      ;
; 0.657 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.778      ;
; 0.657 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.778      ;
; 0.657 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.778      ;
; 0.657 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.778      ;
; 0.657 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.778      ;
; 0.657 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.778      ;
; 0.657 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.778      ;
; 0.657 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.778      ;
; 0.657 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.778      ;
; 0.666 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.792      ;
; 0.666 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.792      ;
; 0.666 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.792      ;
; 0.666 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.792      ;
; 0.666 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.792      ;
; 0.666 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.792      ;
; 0.666 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.792      ;
; 0.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.799      ;
; 0.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.799      ;
; 0.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.799      ;
; 0.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.799      ;
; 0.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.799      ;
; 0.674 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[7]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.799      ;
; 0.674 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[5]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.799      ;
; 0.674 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[6]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.799      ;
; 0.674 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.799      ;
; 0.674 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[4]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.799      ;
; 0.674 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.799      ;
; 0.674 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.799      ;
; 0.674 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.799      ;
; 0.680 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.805      ;
; 0.680 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.805      ;
; 0.680 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.805      ;
; 0.680 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.805      ;
; 0.680 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.805      ;
; 0.680 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.805      ;
; 0.680 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.805      ;
; 0.680 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.805      ;
; 0.680 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[7]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.805      ;
; 0.680 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[5]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.805      ;
; 0.680 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[6]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.805      ;
; 0.680 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[3]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.805      ;
; 0.680 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[4]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.805      ;
; 0.680 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[0]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.805      ;
; 0.680 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[1]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.805      ;
; 0.680 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[2]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.805      ;
; 0.680 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.817      ;
; 0.680 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_valid_buffer                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.817      ;
; 0.730 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][3]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.842      ;
; 0.730 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][3]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.842      ;
; 0.782 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.906      ;
; 0.782 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.906      ;
; 0.782 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.906      ;
; 0.782 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.906      ;
; 0.782 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.906      ;
; 0.793 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[5]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.929      ;
; 0.793 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[7]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.929      ;
; 0.793 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[6]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.929      ;
; 0.793 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[4]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.929      ;
; 0.793 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[3]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.929      ;
; 0.793 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.929      ;
; 0.793 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.929      ;
; 0.793 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.929      ;
; 0.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][4]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.934      ;
; 0.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][4]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.934      ;
; 0.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][4]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.934      ;
; 0.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][4]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.934      ;
; 0.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][4]                      ; sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma|SRAM_offset:SRAm_INST_ABC|altsyncram:altsyncram_component|altsyncram_7ob1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.934      ;
; 0.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.000      ;
; 0.904 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                      ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.032      ;
; 1.069 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.197      ;
; 1.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.251      ;
; 1.184 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][4]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.318      ;
; 1.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[0]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.300      ;
; 1.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|bypass_reg                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.300      ;
; 1.203 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][3]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.326      ;
; 1.203 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][3]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.326      ;
; 1.203 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][3]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.326      ;
; 1.206 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.331      ;
; 1.206 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.331      ;
; 1.206 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.331      ;
; 1.206 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.331      ;
; 1.217 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[1]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.335      ;
; 1.217 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[2]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.335      ;
; 1.217 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[3]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.335      ;
; 1.217 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[4]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.335      ;
; 1.217 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[5]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.335      ;
; 1.217 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[6]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.335      ;
; 1.217 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[7]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.335      ;
; 1.217 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[8]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.335      ;
; 1.217 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[9]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.335      ;
; 1.217 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[10]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.335      ;
; 1.217 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[11]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.335      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'ADA_DCO'                                                                  ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 0.762 ; KEY[3]    ; per_a2da_d[3]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 1.624      ; 3.510      ;
; 0.762 ; KEY[3]    ; per_a2da_d[2]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 1.624      ; 3.510      ;
; 0.815 ; KEY[3]    ; per_a2da_d[0]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 1.601      ; 3.540      ;
; 0.815 ; KEY[3]    ; per_a2da_d[4]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 1.601      ; 3.540      ;
; 0.815 ; KEY[3]    ; per_a2da_d[11] ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 1.601      ; 3.540      ;
; 0.988 ; KEY[3]    ; per_a2da_d[8]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 1.595      ; 3.707      ;
; 0.988 ; KEY[3]    ; per_a2da_d[10] ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 1.595      ; 3.707      ;
; 0.990 ; KEY[3]    ; per_a2da_d[9]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 1.596      ; 3.710      ;
; 0.990 ; KEY[3]    ; per_a2da_d[1]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 1.596      ; 3.710      ;
; 1.088 ; KEY[3]    ; per_a2da_d[13] ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 1.622      ; 3.834      ;
; 1.118 ; KEY[3]    ; per_a2da_d[6]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 1.574      ; 3.816      ;
; 1.486 ; KEY[3]    ; per_a2da_d[5]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 1.599      ; 4.209      ;
; 1.803 ; KEY[3]    ; per_a2da_d[7]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 1.630      ; 4.557      ;
; 1.803 ; KEY[3]    ; per_a2da_d[12] ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 1.630      ; 4.557      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                     ;
+-------+-----------+-------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                               ; Launch Clock ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.819 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[12][11]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.048      ; 2.834      ;
; 0.819 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[12][10]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.048      ; 2.834      ;
; 0.819 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[12][9]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.048      ; 2.834      ;
; 0.819 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[12][8]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.048      ; 2.834      ;
; 0.819 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[12][7]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.048      ; 2.834      ;
; 0.819 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[12][6]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.048      ; 2.834      ;
; 0.819 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[12][5]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.048      ; 2.834      ;
; 0.819 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[12][4]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.048      ; 2.834      ;
; 0.819 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[12][3]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.048      ; 2.834      ;
; 0.819 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[12][2]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.048      ; 2.834      ;
; 0.819 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[12][1]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.048      ; 2.834      ;
; 0.819 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[12][0]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.048      ; 2.834      ;
; 0.828 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][11]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.036      ; 2.831      ;
; 0.828 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][10]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.036      ; 2.831      ;
; 0.828 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][9]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.036      ; 2.831      ;
; 0.828 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][8]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.036      ; 2.831      ;
; 0.828 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][7]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.036      ; 2.831      ;
; 0.828 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][6]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.036      ; 2.831      ;
; 0.828 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][5]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.036      ; 2.831      ;
; 0.828 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][4]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.036      ; 2.831      ;
; 0.828 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][3]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.036      ; 2.831      ;
; 0.828 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][2]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.036      ; 2.831      ;
; 0.828 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][1]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.036      ; 2.831      ;
; 0.828 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][0]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.036      ; 2.831      ;
; 0.844 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][11]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.054      ; 2.865      ;
; 0.844 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][10]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.054      ; 2.865      ;
; 0.844 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][9]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.054      ; 2.865      ;
; 0.844 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][8]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.054      ; 2.865      ;
; 0.844 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][7]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.054      ; 2.865      ;
; 0.844 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][6]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.054      ; 2.865      ;
; 0.844 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][5]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.054      ; 2.865      ;
; 0.844 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][4]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.054      ; 2.865      ;
; 0.844 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][3]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.054      ; 2.865      ;
; 0.844 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][2]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.054      ; 2.865      ;
; 0.844 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][1]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.054      ; 2.865      ;
; 0.844 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][0]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.054      ; 2.865      ;
; 1.150 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_1[13]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.117      ; 3.441      ;
; 1.150 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_1[12]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.117      ; 3.441      ;
; 1.150 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_1[11]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.117      ; 3.441      ;
; 1.150 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_1[10]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.117      ; 3.441      ;
; 1.150 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_1[9]                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.117      ; 3.441      ;
; 1.150 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_1[8]                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.117      ; 3.441      ;
; 1.150 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_1[6]                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.117      ; 3.441      ;
; 1.150 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_1[5]                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.117      ; 3.441      ;
; 1.150 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_1[4]                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.117      ; 3.441      ;
; 1.150 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_0[15]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.117      ; 3.441      ;
; 1.150 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_0[13]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.117      ; 3.441      ;
; 1.183 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_9[4]                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.107      ; 3.464      ;
; 1.192 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_9[6]                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.114      ; 3.480      ;
; 1.192 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_12[15]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.114      ; 3.480      ;
; 1.192 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_12[14]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.114      ; 3.480      ;
; 1.192 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_12[13]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.114      ; 3.480      ;
; 1.192 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_12[12]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.114      ; 3.480      ;
; 1.192 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_12[11]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.114      ; 3.480      ;
; 1.192 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_11[14]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.114      ; 3.480      ;
; 1.192 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_9[15]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.114      ; 3.480      ;
; 1.192 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_9[14]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.114      ; 3.480      ;
; 1.192 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_9[13]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.114      ; 3.480      ;
; 1.192 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_9[12]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.114      ; 3.480      ;
; 1.192 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_0[7]                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.114      ; 3.480      ;
; 1.192 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_10[13]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.114      ; 3.480      ;
; 1.197 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_13[10]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.108      ; 3.479      ;
; 1.197 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_13[9]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.108      ; 3.479      ;
; 1.197 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_9[10]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.108      ; 3.479      ;
; 1.197 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_9[9]                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.108      ; 3.479      ;
; 1.197 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_9[7]                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.108      ; 3.479      ;
; 1.197 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_7[7]                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.108      ; 3.479      ;
; 1.197 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_7[5]                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.108      ; 3.479      ;
; 1.197 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_5[10]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.108      ; 3.479      ;
; 1.197 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_5[9]                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.108      ; 3.479      ;
; 1.197 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_5[7]                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.108      ; 3.479      ;
; 1.197 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_5[6]                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.108      ; 3.479      ;
; 1.197 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_8[15]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.108      ; 3.479      ;
; 1.197 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_8[14]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.108      ; 3.479      ;
; 1.197 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_8[13]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.108      ; 3.479      ;
; 1.197 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_7[14]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.108      ; 3.479      ;
; 1.197 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_13[8]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.108      ; 3.479      ;
; 1.198 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_0[6]                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.114      ; 3.486      ;
; 1.198 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_10[15]               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.114      ; 3.486      ;
; 1.202 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[13][0]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.110      ; 3.486      ;
; 1.202 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[13][1]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.110      ; 3.486      ;
; 1.202 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[13][2]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.110      ; 3.486      ;
; 1.202 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[13][3]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.110      ; 3.486      ;
; 1.202 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[13][4]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.110      ; 3.486      ;
; 1.202 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[13][5]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.110      ; 3.486      ;
; 1.202 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[13][6]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.110      ; 3.486      ;
; 1.202 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[13][7]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.110      ; 3.486      ;
; 1.202 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[13][8]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.110      ; 3.486      ;
; 1.202 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[13][9]~_Duplicate_1  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.110      ; 3.486      ;
; 1.202 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[13][10]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.110      ; 3.486      ;
; 1.202 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[13][11]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.110      ; 3.486      ;
; 1.202 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[13][12]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.110      ; 3.486      ;
; 1.202 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[13][13]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.110      ; 3.486      ;
; 1.202 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[13][14]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.110      ; 3.486      ;
; 1.202 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[13][15]~_Duplicate_1 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.110      ; 3.486      ;
; 1.204 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[9][0]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.107      ; 3.485      ;
; 1.204 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[9][1]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.107      ; 3.485      ;
; 1.204 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[9][2]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.107      ; 3.485      ;
; 1.204 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[9][3]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.107      ; 3.485      ;
; 1.204 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f[9][4]~_Duplicate_1   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.107      ; 3.485      ;
+-------+-----------+-------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'ADB_DCO'                                                                  ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 0.857 ; KEY[3]    ; per_a2db_d[11] ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 1.609      ; 3.590      ;
; 0.857 ; KEY[3]    ; per_a2db_d[3]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 1.609      ; 3.590      ;
; 0.932 ; KEY[3]    ; per_a2db_d[9]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 1.628      ; 3.684      ;
; 0.955 ; KEY[3]    ; per_a2db_d[5]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 1.608      ; 3.687      ;
; 0.955 ; KEY[3]    ; per_a2db_d[7]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 1.616      ; 3.695      ;
; 1.103 ; KEY[3]    ; per_a2db_d[0]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 1.577      ; 3.804      ;
; 1.103 ; KEY[3]    ; per_a2db_d[1]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 1.577      ; 3.804      ;
; 1.509 ; KEY[3]    ; per_a2db_d[10] ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 1.600      ; 4.233      ;
; 1.629 ; KEY[3]    ; per_a2db_d[6]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 1.643      ; 4.396      ;
; 1.678 ; KEY[3]    ; per_a2db_d[4]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 1.645      ; 4.447      ;
; 1.687 ; KEY[3]    ; per_a2db_d[8]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 1.635      ; 4.446      ;
; 1.795 ; KEY[3]    ; per_a2db_d[2]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 1.626      ; 4.545      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 98
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.755
Worst Case Available Settling Time: 19.571 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                           ;
+-----------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                                             ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                                  ; 1.181  ; 0.082 ; 2.060    ; 0.486   ; 9.202               ;
;  ADA_DCO                                                                          ; 44.438 ; 0.484 ; 2.060    ; 0.762   ; 24.440              ;
;  ADB_DCO                                                                          ; 44.465 ; 0.508 ; 2.082    ; 0.857   ; 24.440              ;
;  CLOCK2_50                                                                        ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK3_50                                                                        ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK_50                                                                         ; 1.181  ; 0.133 ; 12.408   ; 0.486   ; 9.202               ;
;  FPGA_CLK_A_N                                                                     ; N/A    ; N/A   ; N/A      ; N/A     ; 45.790              ;
;  FPGA_CLK_A_P                                                                     ; N/A    ; N/A   ; N/A      ; N/A     ; 45.790              ;
;  GPIO[8]                                                                          ; 86.964 ; 0.196 ; N/A      ; N/A     ; 49.169              ;
;  PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; 10.130 ; 0.082 ; 10.308   ; 0.819   ; 499.611             ;
;  altera_reserved_tck                                                              ; 34.803 ; 0.157 ; 93.223   ; 0.580   ; 49.286              ;
;  sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 33.497 ; 0.182 ; N/A      ; N/A     ; 19.699              ;
; Design-wide TNS                                                                   ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  ADA_DCO                                                                          ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  ADB_DCO                                                                          ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  CLOCK2_50                                                                        ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK3_50                                                                        ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                                                         ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  FPGA_CLK_A_N                                                                     ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  FPGA_CLK_A_P                                                                     ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  GPIO[8]                                                                          ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck                                                              ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                    ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_BLON               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_EN                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_ON                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CLK                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[7]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[8]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[9]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[10]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[11]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[12]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[13]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[14]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[15]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[16]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[17]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[18]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[19]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[20]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[21]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[22]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_CE_N                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_OE_N                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_RST_N               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WE_N                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WP_N                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[13]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[14]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[15]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[16]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[17]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[18]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[19]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADA_OE                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADA_SPI_CS             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADB_OE                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADB_SPI_CS             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AIC_DIN                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AIC_SPI_CS             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AIC_XCLK               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CLKOUT0                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[0]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[1]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[2]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[3]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[4]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[5]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[6]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[7]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[8]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[9]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[10]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[11]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[12]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[13]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DB[0]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DB[1]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DB[2]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DB[3]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DB[4]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DB[5]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DB[6]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DB[7]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DB[8]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DB[9]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DB[10]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DB[11]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DB[12]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DB[13]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[4]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[5]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[6]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[7]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[8]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[9]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[10]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[11]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[12]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[13]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[14]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[15]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[16]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[17]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[18]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[19]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[20]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[21]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[22]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[23]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[24]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[25]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[26]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[27]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[28]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[29]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[30]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[31]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[32]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[33]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[34]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[35]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[36]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[37]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[38]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[39]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[40]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[41]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[42]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[13] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[14] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[15] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[16] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[17] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[18] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[19] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[20] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[21] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[22] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[23] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[24] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[25] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[26] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[27] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[28] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[29] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[30] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[31] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[32] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[9]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[16]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[17]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[18]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[19]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[20]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[21]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[22]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[23]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[24]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[25]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[26]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[27]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[28]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[29]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[30]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[31]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[32]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[33]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[34]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[35]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[0]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[1]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[2]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[3]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[0]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[1]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[2]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[3]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[4]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[5]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[6]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[7]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AIC_BCLK               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AIC_LRCIN              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AIC_LRCOUT             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; J1_152                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[0]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[1]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[2]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[3]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[4]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[5]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[6]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[7]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[8]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[10]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[11]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[12]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[13]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[14]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[15]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AD_SCLK                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AD_SDIO                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_CLK_A_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_CLK_A_P           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_CLK_B_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_CLK_B_P           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK2_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK3_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SD_WP_N                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_RY                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADB_D[12]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_D[13]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AIC_DOUT                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLKIN1                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; XT_IN_N                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; XT_IN_P                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[9]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[16]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[17]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[18]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[19]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[20]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[21]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[22]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[23]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[24]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[25]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[26]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[27]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[28]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[29]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[30]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[31]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[32]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[33]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[34]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[35]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_CMD                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AIC_BCLK                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AIC_LRCIN               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AIC_LRCOUT              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; J1_152                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO[0]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[1]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[2]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[3]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[4]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[5]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[6]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[7]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[8]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[10]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[11]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[12]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[13]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[14]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[15]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AD_SCLK                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AD_SDIO                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_CLK_A_N            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_CLK_A_P            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_CLK_B_N            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_CLK_B_P            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_OR                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_OR                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADA_D[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_DCO                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_D[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_DCO                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_D[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_D[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[4]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[5]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[6]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[7]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[8]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[9]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[10]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[11]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[12]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[13]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_D[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_D[4]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_D[5]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_D[6]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_D[7]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_D[8]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_D[9]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_D[10]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_D[11]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                    ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX3[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX5[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX6[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_BLON               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_EN                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_ON                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; LCD_RS                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_RW                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SD_CLK                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SCLK               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_CE_N                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_OE_N                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_RST_N               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WE_N                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WP_N                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SRAM_ADDR[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_CE_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_OE_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_UB_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ADA_OE                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADA_SPI_CS             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADB_OE                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADB_SPI_CS             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; AIC_DIN                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; AIC_SPI_CS             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; AIC_XCLK               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; CLKOUT0                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DA[0]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DA[1]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DA[2]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DA[3]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DA[4]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DA[5]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DA[6]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DA[7]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DA[8]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DA[9]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DA[10]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DA[11]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DA[12]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DA[13]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DB[0]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DB[1]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DB[2]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DB[3]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DB[4]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DB[5]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DB[6]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DB[7]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DB[8]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DB[9]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DB[10]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DB[11]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DB[12]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DB[13]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; adaptive_out_data[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; adaptive_out_data[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[12]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[13]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[14]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[15]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[16]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[17]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[18]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[19]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[20]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[21]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[22]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[23]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[24]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[25]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[26]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[27]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[28]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[29]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[30]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[31]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[32]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[33]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[34]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[35]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[36]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[37]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[38]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[39]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[40]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[41]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[42]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[20] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[21] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[22] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[23] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[24] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[25] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[26] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[27] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[28] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[29] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[30] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[31] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[32] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; GPIO[9]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[16]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[17]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[18]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[19]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[20]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[21]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[22]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[23]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[24]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[25]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[26]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[27]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[28]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[29]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[30]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[31]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[32]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[33]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[34]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[35]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_CMD                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SDAT               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[0]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[1]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[2]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[3]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[4]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[5]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[6]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[7]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AIC_BCLK               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; AIC_LRCIN              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; AIC_LRCOUT             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; J1_152                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[7]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[8]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[10]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[11]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[12]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[13]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[14]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[15]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AD_SCLK                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; AD_SDIO                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_CLK_A_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_CLK_A_P           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_CLK_B_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_CLK_B_P           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.33e-08 V                   ; 3.11 V              ; -0.0128 V           ; 0.235 V                              ; 0.229 V                              ; 6.79e-10 s                  ; 1.6e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.33e-08 V                  ; 3.11 V             ; -0.0128 V          ; 0.235 V                             ; 0.229 V                             ; 6.79e-10 s                 ; 1.6e-09 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
+------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                    ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_BLON               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_EN                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_ON                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; LCD_RS                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_RW                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SD_CLK                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_CE_N                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_OE_N                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_RST_N               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WE_N                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WP_N                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_LB_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_OE_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_UB_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_WE_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ADA_OE                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADA_SPI_CS             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADB_OE                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADB_SPI_CS             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; AIC_DIN                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; AIC_SPI_CS             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; AIC_XCLK               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; CLKOUT0                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DA[0]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DA[1]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DA[2]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DA[3]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DA[4]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DA[5]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DA[6]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DA[7]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DA[8]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DA[9]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DA[10]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DA[11]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DA[12]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DA[13]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DB[0]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DB[1]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DB[2]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DB[3]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DB[4]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DB[5]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DB[6]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DB[7]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DB[8]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DB[9]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DB[10]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DB[11]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DB[12]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DB[13]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; adaptive_out_data[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; adaptive_out_data[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; adaptive_out_data[12]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[13]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[14]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[15]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[16]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[17]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[18]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[19]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[20]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[21]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[22]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[23]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; adaptive_out_data[24]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[25]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[26]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[27]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[28]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[29]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[30]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[31]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[32]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[33]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[34]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[35]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[36]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[37]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[38]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[39]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[40]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[41]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[42]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; error_adaptive_out[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; error_adaptive_out[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; error_adaptive_out[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[20] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[21] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[22] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[23] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[24] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[25] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[26] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[27] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[28] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[29] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; error_adaptive_out[30] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[31] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[32] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; GPIO[9]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[16]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[17]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[18]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[19]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[20]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[21]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[22]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[23]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[24]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[25]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[26]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[27]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[28]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[29]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[30]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[31]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[32]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[33]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[34]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[35]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_CMD                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[0]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[1]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[2]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[3]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[4]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[5]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[6]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[7]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AIC_BCLK               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; AIC_LRCIN              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; AIC_LRCOUT             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; J1_152                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[7]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[8]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[10]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[11]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[12]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[13]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[14]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[15]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AD_SCLK                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; AD_SDIO                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_CLK_A_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_CLK_A_P           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_CLK_B_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_CLK_B_P           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.00287 V          ; 0.055 V                              ; 0.123 V                              ; 8.59e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.00287 V         ; 0.055 V                             ; 0.123 V                             ; 8.59e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
+------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                    ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX2[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX3[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX5[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX6[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_BLON               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_EN                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_ON                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LCD_RS                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_RW                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SD_CLK                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SCLK               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_CE_N                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_OE_N                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_RST_N               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WE_N                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WP_N                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_CE_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_LB_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_OE_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_UB_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADA_OE                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADA_SPI_CS             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADB_OE                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADB_SPI_CS             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; AIC_DIN                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; AIC_SPI_CS             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; AIC_XCLK               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; CLKOUT0                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DA[0]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DA[1]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DA[2]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DA[3]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DA[4]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DA[5]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DA[6]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DA[7]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DA[8]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DA[9]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DA[10]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DA[11]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DA[12]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DA[13]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DB[0]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DB[1]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DB[2]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DB[3]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DB[4]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DB[5]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DB[6]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DB[7]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DB[8]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DB[9]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DB[10]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DB[11]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DB[12]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DB[13]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; adaptive_out_data[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; adaptive_out_data[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; adaptive_out_data[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; adaptive_out_data[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[12]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; adaptive_out_data[13]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[14]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[15]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[16]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[17]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; adaptive_out_data[18]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; adaptive_out_data[19]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; adaptive_out_data[20]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[21]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[22]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[23]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[24]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[25]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[26]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[27]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[28]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[29]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[30]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[31]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; adaptive_out_data[32]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[33]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[34]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[35]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[36]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[37]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[38]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[39]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[40]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[41]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[42]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; error_adaptive_out[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; error_adaptive_out[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; error_adaptive_out[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[20] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[21] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[22] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[23] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; error_adaptive_out[24] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[25] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[26] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[27] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[28] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[29] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[30] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[31] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[32] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO[9]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[16]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[17]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[18]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[19]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[20]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[21]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[22]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[23]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[24]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[25]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[26]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[27]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[28]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[29]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[30]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[31]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[32]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[33]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[34]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[35]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_CMD                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SDAT               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[0]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[1]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[2]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[3]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[4]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[5]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[6]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[7]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AIC_BCLK               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; AIC_LRCIN              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; AIC_LRCOUT             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; J1_152                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; GPIO[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[7]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[8]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[10]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[11]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[12]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[13]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[14]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[15]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AD_SCLK                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; AD_SDIO                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FPGA_CLK_A_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FPGA_CLK_A_P           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FPGA_CLK_B_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FPGA_CLK_B_P           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                                       ; To Clock                                                                         ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+----------+----------+----------+
; ADA_DCO                                                                          ; ADA_DCO                                                                          ; 14           ; 0        ; 0        ; 0        ;
; ADB_DCO                                                                          ; ADB_DCO                                                                          ; 12           ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                              ; altera_reserved_tck                                                              ; 21460        ; 1        ; 166      ; 0        ;
; CLOCK_50                                                                         ; altera_reserved_tck                                                              ; false path   ; 0        ; 0        ; 0        ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; altera_reserved_tck                                                              ; false path   ; 0        ; 0        ; 0        ;
; ADA_DCO                                                                          ; CLOCK_50                                                                         ; 1            ; 0        ; 0        ; 0        ;
; ADB_DCO                                                                          ; CLOCK_50                                                                         ; 1            ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                              ; CLOCK_50                                                                         ; false path   ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                         ; CLOCK_50                                                                         ; 19278        ; 0        ; 0        ; 0        ;
; GPIO[8]                                                                          ; CLOCK_50                                                                         ; false path   ; 0        ; 0        ; 0        ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50                                                                         ; 164          ; 4        ; 0        ; 0        ;
; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; CLOCK_50                                                                         ; 36           ; 1        ; 0        ; 0        ;
; GPIO[8]                                                                          ; GPIO[8]                                                                          ; 9495         ; 0        ; 0        ; 0        ;
; ADA_DCO                                                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; 14           ; 0        ; 0        ; 0        ;
; ADB_DCO                                                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; 12           ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; false path   ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; 2142         ; 0        ; 0        ; 0        ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; > 2147483647 ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                         ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 8            ; 0        ; 0        ; 0        ;
; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 897          ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                                       ; To Clock                                                                         ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+----------+----------+----------+
; ADA_DCO                                                                          ; ADA_DCO                                                                          ; 14           ; 0        ; 0        ; 0        ;
; ADB_DCO                                                                          ; ADB_DCO                                                                          ; 12           ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                              ; altera_reserved_tck                                                              ; 21460        ; 1        ; 166      ; 0        ;
; CLOCK_50                                                                         ; altera_reserved_tck                                                              ; false path   ; 0        ; 0        ; 0        ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; altera_reserved_tck                                                              ; false path   ; 0        ; 0        ; 0        ;
; ADA_DCO                                                                          ; CLOCK_50                                                                         ; 1            ; 0        ; 0        ; 0        ;
; ADB_DCO                                                                          ; CLOCK_50                                                                         ; 1            ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                              ; CLOCK_50                                                                         ; false path   ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                         ; CLOCK_50                                                                         ; 19278        ; 0        ; 0        ; 0        ;
; GPIO[8]                                                                          ; CLOCK_50                                                                         ; false path   ; 0        ; 0        ; 0        ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; CLOCK_50                                                                         ; 164          ; 4        ; 0        ; 0        ;
; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; CLOCK_50                                                                         ; 36           ; 1        ; 0        ; 0        ;
; GPIO[8]                                                                          ; GPIO[8]                                                                          ; 9495         ; 0        ; 0        ; 0        ;
; ADA_DCO                                                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; 14           ; 0        ; 0        ; 0        ;
; ADB_DCO                                                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; 12           ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; false path   ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; 2142         ; 0        ; 0        ; 0        ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; > 2147483647 ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                         ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 8            ; 0        ; 0        ; 0        ;
; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 897          ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                   ;
+---------------------+----------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock          ; To Clock                                                                         ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+----------------------------------------------------------------------------------+------------+----------+----------+----------+
; CLOCK_50            ; ADA_DCO                                                                          ; 14         ; 0        ; 0        ; 0        ;
; CLOCK_50            ; ADB_DCO                                                                          ; 12         ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; altera_reserved_tck                                                              ; 667        ; 0        ; 0        ; 0        ;
; CLOCK_50            ; altera_reserved_tck                                                              ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; CLOCK_50                                                                         ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50                                                                         ; 375        ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; 1505       ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
+---------------------+----------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                    ;
+---------------------+----------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock          ; To Clock                                                                         ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+----------------------------------------------------------------------------------+------------+----------+----------+----------+
; CLOCK_50            ; ADA_DCO                                                                          ; 14         ; 0        ; 0        ; 0        ;
; CLOCK_50            ; ADB_DCO                                                                          ; 12         ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; altera_reserved_tck                                                              ; 667        ; 0        ; 0        ; 0        ;
; CLOCK_50            ; altera_reserved_tck                                                              ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; CLOCK_50                                                                         ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50                                                                         ; 375        ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; 1505       ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
+---------------------+----------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-----------+---------------+
; Target                                                                                                          ; Clock                                                                            ; Type      ; Status        ;
+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-----------+---------------+
; ADA_DCO                                                                                                         ; ADA_DCO                                                                          ; Base      ; Constrained   ;
; ADB_DCO                                                                                                         ; ADB_DCO                                                                          ; Base      ; Constrained   ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|source_valid_s ;                                                                                  ; Base      ; Unconstrained ;
; CLOCK2_50                                                                                                       ; CLOCK2_50                                                                        ; Base      ; Constrained   ;
; CLOCK3_50                                                                                                       ; CLOCK3_50                                                                        ; Base      ; Constrained   ;
; CLOCK_50                                                                                                        ; CLOCK_50                                                                         ; Base      ; Constrained   ;
; FPGA_CLK_A_N                                                                                                    ; FPGA_CLK_A_N                                                                     ; Base      ; Constrained   ;
; FPGA_CLK_A_P                                                                                                    ; FPGA_CLK_A_P                                                                     ; Base      ; Constrained   ;
; GPIO[8]                                                                                                         ; GPIO[8]                                                                          ; Base      ; Constrained   ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                                                     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                      ; Generated ; Constrained   ;
; altera_reserved_tck                                                                                             ; altera_reserved_tck                                                              ; Base      ; Constrained   ;
; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]                                ; sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Generated ; Constrained   ;
+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-----------+---------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Tue Sep 26 16:43:04 2017
Info: Command: quartus_sta a2dv2 -c a2dv2
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored 2 assignments for entity "dcfifo_vcg1" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name CUT ON -from delayed_wrptr_g -to "rs_dgwp|dffpipe_1v8:dffpipe5|dffe6a" -entity dcfifo_vcg1 -tag quartusii was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CUT ON -from rdptr_g -to "ws_dgrp|dffpipe_2v8:dffpipe8|dffe9a" -entity dcfifo_vcg1 -tag quartusii was ignored
Warning (20013): Ignored 16 assignments for entity "fir_IP" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_IP -sip fir_IP.sip -library lib_fir_IP was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.0 -entity fir_IP -sip fir_IP.sip -library lib_fir_IP was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_IP -sip fir_IP.sip -library lib_fir_IP was ignored
Warning (20013): Ignored 71 assignments for entity "fir_IP_0002" -- entity does not exist in design
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_nsj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_6v8:dffpipe9|dffe10a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_5v8:dffpipe6|dffe7a* 
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'sram_access/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'sram_access/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'
Info (332104): Reading SDC File: 'a2dv2.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {PLL_200MHz_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -duty_cycle 50.00 -name {PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]} {sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at a2dv2.sdc(70): emu[*] could not be matched with a port File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.sdc Line: 70
Warning (332174): Ignored filter at a2dv2.sdc(70): get_ports could not be matched with a port File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.sdc Line: 70
Warning (332174): Ignored filter at a2dv2.sdc(72): emu[*] could not be matched with a port File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.sdc Line: 72
Warning (332174): Ignored filter at a2dv2.sdc(72): get_ports could not be matched with a port File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.sdc Line: 72
Warning (332174): Ignored filter at a2dv2.sdc(78): get_ports could not be matched with a port File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.sdc Line: 78
Warning (332174): Ignored filter at a2dv2.sdc(82): get_ports could not be matched with a port File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.sdc Line: 82
Warning (332174): Ignored filter at a2dv2.sdc(84): get_ports could not be matched with a port File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.sdc Line: 84
Warning (332060): Node: CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|source_valid_s was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sram_address[21] is being clocked by CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|source_valid_s
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.181
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.181               0.000 CLOCK_50 
    Info (332119):    10.130               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    33.497               0.000 sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):    34.803               0.000 altera_reserved_tck 
    Info (332119):    44.438               0.000 ADA_DCO 
    Info (332119):    44.465               0.000 ADB_DCO 
    Info (332119):    86.964               0.000 GPIO[8] 
Info (332146): Worst-case hold slack is 0.252
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.252               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.345               0.000 CLOCK_50 
    Info (332119):     0.373               0.000 altera_reserved_tck 
    Info (332119):     0.403               0.000 sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):     0.426               0.000 GPIO[8] 
    Info (332119):     2.101               0.000 ADA_DCO 
    Info (332119):     2.134               0.000 ADB_DCO 
Info (332146): Worst-case recovery slack is 2.060
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.060               0.000 ADA_DCO 
    Info (332119):     2.082               0.000 ADB_DCO 
    Info (332119):    10.308               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    12.408               0.000 CLOCK_50 
    Info (332119):    93.223               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.026
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.026               0.000 CLOCK_50 
    Info (332119):     1.248               0.000 altera_reserved_tck 
    Info (332119):     2.572               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.752               0.000 ADA_DCO 
    Info (332119):     2.905               0.000 ADB_DCO 
Info (332146): Worst-case minimum pulse width slack is 9.554
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.554               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    19.699               0.000 sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):    24.757               0.000 ADB_DCO 
    Info (332119):    24.759               0.000 ADA_DCO 
    Info (332119):    45.790               0.000 FPGA_CLK_A_N 
    Info (332119):    45.790               0.000 FPGA_CLK_A_P 
    Info (332119):    49.499               0.000 altera_reserved_tck 
    Info (332119):    49.669               0.000 GPIO[8] 
    Info (332119):   499.611               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 98 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 98
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.755
    Info (332114): Worst Case Available Settling Time: 19.207 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|source_valid_s was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sram_address[21] is being clocked by CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|source_valid_s
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.891
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.891               0.000 CLOCK_50 
    Info (332119):    11.116               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    34.083               0.000 sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):    35.949               0.000 altera_reserved_tck 
    Info (332119):    45.044               0.000 ADA_DCO 
    Info (332119):    45.066               0.000 ADB_DCO 
    Info (332119):    88.026               0.000 GPIO[8] 
Info (332146): Worst-case hold slack is 0.257
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.257               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.349               0.000 CLOCK_50 
    Info (332119):     0.353               0.000 altera_reserved_tck 
    Info (332119):     0.354               0.000 sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):     0.380               0.000 GPIO[8] 
    Info (332119):     1.815               0.000 ADA_DCO 
    Info (332119):     1.852               0.000 ADB_DCO 
Info (332146): Worst-case recovery slack is 2.809
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.809               0.000 ADA_DCO 
    Info (332119):     2.817               0.000 ADB_DCO 
    Info (332119):    11.317               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    12.979               0.000 CLOCK_50 
    Info (332119):    93.793               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.938
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.938               0.000 CLOCK_50 
    Info (332119):     1.150               0.000 altera_reserved_tck 
    Info (332119):     2.174               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.422               0.000 ADA_DCO 
    Info (332119):     2.562               0.000 ADB_DCO 
Info (332146): Worst-case minimum pulse width slack is 9.560
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.560               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    19.703               0.000 sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):    24.778               0.000 ADB_DCO 
    Info (332119):    24.780               0.000 ADA_DCO 
    Info (332119):    45.790               0.000 FPGA_CLK_A_N 
    Info (332119):    45.790               0.000 FPGA_CLK_A_P 
    Info (332119):    49.413               0.000 altera_reserved_tck 
    Info (332119):    49.733               0.000 GPIO[8] 
    Info (332119):   499.631               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 98 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 98
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.755
    Info (332114): Worst Case Available Settling Time: 19.259 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|source_valid_s was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sram_address[21] is being clocked by CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|source_valid_s
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 3.934
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.934               0.000 CLOCK_50 
    Info (332119):    13.824               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    37.024               0.000 sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):    41.130               0.000 altera_reserved_tck 
    Info (332119):    46.184               0.000 ADA_DCO 
    Info (332119):    46.191               0.000 ADB_DCO 
    Info (332119):    93.426               0.000 GPIO[8] 
Info (332146): Worst-case hold slack is 0.082
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.082               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.133               0.000 CLOCK_50 
    Info (332119):     0.157               0.000 altera_reserved_tck 
    Info (332119):     0.182               0.000 sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):     0.196               0.000 GPIO[8] 
    Info (332119):     0.484               0.000 ADA_DCO 
    Info (332119):     0.508               0.000 ADB_DCO 
Info (332146): Worst-case recovery slack is 4.853
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.853               0.000 ADA_DCO 
    Info (332119):     4.865               0.000 ADB_DCO 
    Info (332119):    13.815               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    15.884               0.000 CLOCK_50 
    Info (332119):    96.245               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.486
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.486               0.000 CLOCK_50 
    Info (332119):     0.580               0.000 altera_reserved_tck 
    Info (332119):     0.762               0.000 ADA_DCO 
    Info (332119):     0.819               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.857               0.000 ADB_DCO 
Info (332146): Worst-case minimum pulse width slack is 9.202
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.202               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    19.765               0.000 sram_abc|vga_clock|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):    24.440               0.000 ADA_DCO 
    Info (332119):    24.440               0.000 ADB_DCO 
    Info (332119):    46.000               0.000 FPGA_CLK_A_N 
    Info (332119):    46.000               0.000 FPGA_CLK_A_P 
    Info (332119):    49.169               0.000 GPIO[8] 
    Info (332119):    49.286               0.000 altera_reserved_tck 
    Info (332119):   499.750               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 98 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 98
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.755
    Info (332114): Worst Case Available Settling Time: 19.571 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 18 warnings
    Info: Peak virtual memory: 1057 megabytes
    Info: Processing ended: Tue Sep 26 16:43:14 2017
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:12


