Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto d4541e408e69481883ac86c5d66a9167 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sequence_detector_tb_behav xil_defaultlib.sequence_detector_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.stimulus_generator [\stimulus_generator(sample_width...]
Compiling architecture moore of entity xil_defaultlib.sequence_detector [sequence_detector_default_uniq_0]
Compiling architecture mealy of entity xil_defaultlib.sequence_detector [sequence_detector_default_uniq_1]
Compiling architecture behavioral of entity xil_defaultlib.sequence_detector_tb
Built simulation snapshot sequence_detector_tb_behav
