
Potenciometro_Motorizado.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004364  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00404364  00404364  00014364  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009c0  20400000  0040436c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          0000018c  204009c0  00404d2c  000209c0  2**2
                  ALLOC
  4 .stack        00002004  20400b4c  00404eb8  000209c0  2**0
                  ALLOC
  5 .heap         00000200  20402b50  00406ebc  000209c0  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209c0  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209ee  2**0
                  CONTENTS, READONLY
  8 .debug_info   00016eb3  00000000  00000000  00020a47  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000302b  00000000  00000000  000378fa  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00004a31  00000000  00000000  0003a925  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000aa0  00000000  00000000  0003f356  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000ac0  00000000  00000000  0003fdf6  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0001eb5f  00000000  00000000  000408b6  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000c4b4  00000000  00000000  0005f415  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008c423  00000000  00000000  0006b8c9  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00002348  00000000  00000000  000f7cec  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	50 2b 40 20 b9 0a 40 00 b5 0a 40 00 b5 0a 40 00     P+@ ..@...@...@.
  400010:	b5 0a 40 00 b5 0a 40 00 b5 0a 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	b5 0a 40 00 b5 0a 40 00 00 00 00 00 b5 0a 40 00     ..@...@.......@.
  40003c:	b5 0a 40 00 b5 0a 40 00 b5 0a 40 00 b5 0a 40 00     ..@...@...@...@.
  40004c:	b5 0a 40 00 b5 0a 40 00 b5 0a 40 00 b5 0a 40 00     ..@...@...@...@.
  40005c:	b5 0a 40 00 b5 0a 40 00 00 00 00 00 dd 08 40 00     ..@...@.......@.
  40006c:	f1 08 40 00 05 09 40 00 b5 0a 40 00 b5 0a 40 00     ..@...@...@...@.
  40007c:	b5 0a 40 00 19 09 40 00 2d 09 40 00 b5 0a 40 00     ..@...@.-.@...@.
  40008c:	b5 0a 40 00 b5 0a 40 00 b5 0a 40 00 b5 0a 40 00     ..@...@...@...@.
  40009c:	b5 0a 40 00 b5 0a 40 00 b5 0a 40 00 b5 0a 40 00     ..@...@...@...@.
  4000ac:	b5 0a 40 00 b5 0a 40 00 99 05 40 00 b5 0a 40 00     ..@...@...@...@.
  4000bc:	b5 0a 40 00 b5 0a 40 00 b5 0a 40 00 b5 0a 40 00     ..@...@...@...@.
  4000cc:	b5 0a 40 00 00 00 00 00 b5 0a 40 00 00 00 00 00     ..@.......@.....
  4000dc:	b5 0a 40 00 ad 05 40 00 b5 0a 40 00 b5 0a 40 00     ..@...@...@...@.
  4000ec:	b5 0a 40 00 b5 0a 40 00 b5 0a 40 00 b5 0a 40 00     ..@...@...@...@.
  4000fc:	b5 0a 40 00 b5 0a 40 00 b5 0a 40 00 b5 0a 40 00     ..@...@...@...@.
  40010c:	b5 0a 40 00 b5 0a 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 b5 0a 40 00 b5 0a 40 00 b5 0a 40 00     ......@...@...@.
  40012c:	b5 0a 40 00 b5 0a 40 00 00 00 00 00 b5 0a 40 00     ..@...@.......@.
  40013c:	b5 0a 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009c0 	.word	0x204009c0
  40015c:	00000000 	.word	0x00000000
  400160:	0040436c 	.word	0x0040436c

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	0040436c 	.word	0x0040436c
  4001a0:	204009c4 	.word	0x204009c4
  4001a4:	0040436c 	.word	0x0040436c
  4001a8:	00000000 	.word	0x00000000

004001ac <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  4001ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  4001b0:	b980      	cbnz	r0, 4001d4 <_read+0x28>
  4001b2:	460c      	mov	r4, r1
  4001b4:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  4001b6:	2a00      	cmp	r2, #0
  4001b8:	dd0f      	ble.n	4001da <_read+0x2e>
  4001ba:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  4001bc:	4e08      	ldr	r6, [pc, #32]	; (4001e0 <_read+0x34>)
  4001be:	4d09      	ldr	r5, [pc, #36]	; (4001e4 <_read+0x38>)
  4001c0:	6830      	ldr	r0, [r6, #0]
  4001c2:	4621      	mov	r1, r4
  4001c4:	682b      	ldr	r3, [r5, #0]
  4001c6:	4798      	blx	r3
		ptr++;
  4001c8:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  4001ca:	42bc      	cmp	r4, r7
  4001cc:	d1f8      	bne.n	4001c0 <_read+0x14>
		nChars++;
	}
	return nChars;
}
  4001ce:	4640      	mov	r0, r8
  4001d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  4001d4:	f04f 38ff 	mov.w	r8, #4294967295
  4001d8:	e7f9      	b.n	4001ce <_read+0x22>
	for (; len > 0; --len) {
  4001da:	4680      	mov	r8, r0
  4001dc:	e7f7      	b.n	4001ce <_read+0x22>
  4001de:	bf00      	nop
  4001e0:	20400a98 	.word	0x20400a98
  4001e4:	20400a90 	.word	0x20400a90

004001e8 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  4001e8:	3801      	subs	r0, #1
  4001ea:	2802      	cmp	r0, #2
  4001ec:	d815      	bhi.n	40021a <_write+0x32>
{
  4001ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4001f2:	460e      	mov	r6, r1
  4001f4:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  4001f6:	b19a      	cbz	r2, 400220 <_write+0x38>
  4001f8:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4001fa:	f8df 8038 	ldr.w	r8, [pc, #56]	; 400234 <_write+0x4c>
  4001fe:	4f0c      	ldr	r7, [pc, #48]	; (400230 <_write+0x48>)
  400200:	f8d8 0000 	ldr.w	r0, [r8]
  400204:	f815 1b01 	ldrb.w	r1, [r5], #1
  400208:	683b      	ldr	r3, [r7, #0]
  40020a:	4798      	blx	r3
  40020c:	2800      	cmp	r0, #0
  40020e:	db0a      	blt.n	400226 <_write+0x3e>
  400210:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  400212:	3c01      	subs	r4, #1
  400214:	d1f4      	bne.n	400200 <_write+0x18>
  400216:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  40021a:	f04f 30ff 	mov.w	r0, #4294967295
  40021e:	4770      	bx	lr
	for (; len != 0; --len) {
  400220:	4610      	mov	r0, r2
  400222:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  400226:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  40022a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40022e:	bf00      	nop
  400230:	20400a94 	.word	0x20400a94
  400234:	20400a98 	.word	0x20400a98

00400238 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  400238:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  40023a:	010b      	lsls	r3, r1, #4
  40023c:	4293      	cmp	r3, r2
  40023e:	d914      	bls.n	40026a <usart_set_async_baudrate+0x32>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  400240:	00c9      	lsls	r1, r1, #3
  400242:	084b      	lsrs	r3, r1, #1
  400244:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  400248:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  40024c:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  40024e:	1e5c      	subs	r4, r3, #1
  400250:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  400254:	428c      	cmp	r4, r1
  400256:	d901      	bls.n	40025c <usart_set_async_baudrate+0x24>
		return 1;
  400258:	2001      	movs	r0, #1
  40025a:	e017      	b.n	40028c <usart_set_async_baudrate+0x54>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  40025c:	6841      	ldr	r1, [r0, #4]
  40025e:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  400262:	6041      	str	r1, [r0, #4]
  400264:	e00c      	b.n	400280 <usart_set_async_baudrate+0x48>
		return 1;
  400266:	2001      	movs	r0, #1
  400268:	e010      	b.n	40028c <usart_set_async_baudrate+0x54>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  40026a:	0859      	lsrs	r1, r3, #1
  40026c:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  400270:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
  400274:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  400276:	1e5c      	subs	r4, r3, #1
  400278:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  40027c:	428c      	cmp	r4, r1
  40027e:	d8f2      	bhi.n	400266 <usart_set_async_baudrate+0x2e>
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  400280:	0412      	lsls	r2, r2, #16
  400282:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  400286:	431a      	orrs	r2, r3
  400288:	6202      	str	r2, [r0, #32]

	return 0;
  40028a:	2000      	movs	r0, #0
}
  40028c:	f85d 4b04 	ldr.w	r4, [sp], #4
  400290:	4770      	bx	lr
	...

00400294 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  400294:	4b08      	ldr	r3, [pc, #32]	; (4002b8 <usart_reset+0x24>)
  400296:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	p_usart->US_MR = 0;
  40029a:	2300      	movs	r3, #0
  40029c:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  40029e:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  4002a0:	6283      	str	r3, [r0, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  4002a2:	2388      	movs	r3, #136	; 0x88
  4002a4:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  4002a6:	2324      	movs	r3, #36	; 0x24
  4002a8:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  4002aa:	f44f 7380 	mov.w	r3, #256	; 0x100
  4002ae:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RTSDIS;
  4002b0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  4002b4:	6003      	str	r3, [r0, #0]
  4002b6:	4770      	bx	lr
  4002b8:	55534100 	.word	0x55534100

004002bc <usart_init_rs232>:
{
  4002bc:	b570      	push	{r4, r5, r6, lr}
  4002be:	4605      	mov	r5, r0
  4002c0:	460c      	mov	r4, r1
  4002c2:	4616      	mov	r6, r2
	usart_reset(p_usart);
  4002c4:	4b0f      	ldr	r3, [pc, #60]	; (400304 <usart_init_rs232+0x48>)
  4002c6:	4798      	blx	r3
	ul_reg_val = 0;
  4002c8:	2200      	movs	r2, #0
  4002ca:	4b0f      	ldr	r3, [pc, #60]	; (400308 <usart_init_rs232+0x4c>)
  4002cc:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  4002ce:	b1a4      	cbz	r4, 4002fa <usart_init_rs232+0x3e>
  4002d0:	4632      	mov	r2, r6
  4002d2:	6821      	ldr	r1, [r4, #0]
  4002d4:	4628      	mov	r0, r5
  4002d6:	4b0d      	ldr	r3, [pc, #52]	; (40030c <usart_init_rs232+0x50>)
  4002d8:	4798      	blx	r3
  4002da:	4602      	mov	r2, r0
  4002dc:	b978      	cbnz	r0, 4002fe <usart_init_rs232+0x42>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4002de:	6863      	ldr	r3, [r4, #4]
  4002e0:	68a1      	ldr	r1, [r4, #8]
  4002e2:	430b      	orrs	r3, r1
  4002e4:	6921      	ldr	r1, [r4, #16]
  4002e6:	430b      	orrs	r3, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  4002e8:	68e1      	ldr	r1, [r4, #12]
  4002ea:	430b      	orrs	r3, r1
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4002ec:	4906      	ldr	r1, [pc, #24]	; (400308 <usart_init_rs232+0x4c>)
  4002ee:	600b      	str	r3, [r1, #0]
	p_usart->US_MR |= ul_reg_val;
  4002f0:	6869      	ldr	r1, [r5, #4]
  4002f2:	430b      	orrs	r3, r1
  4002f4:	606b      	str	r3, [r5, #4]
}
  4002f6:	4610      	mov	r0, r2
  4002f8:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
  4002fa:	2201      	movs	r2, #1
  4002fc:	e7fb      	b.n	4002f6 <usart_init_rs232+0x3a>
  4002fe:	2201      	movs	r2, #1
  400300:	e7f9      	b.n	4002f6 <usart_init_rs232+0x3a>
  400302:	bf00      	nop
  400304:	00400295 	.word	0x00400295
  400308:	204009dc 	.word	0x204009dc
  40030c:	00400239 	.word	0x00400239

00400310 <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  400310:	2340      	movs	r3, #64	; 0x40
  400312:	6003      	str	r3, [r0, #0]
  400314:	4770      	bx	lr

00400316 <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  400316:	2310      	movs	r3, #16
  400318:	6003      	str	r3, [r0, #0]
  40031a:	4770      	bx	lr

0040031c <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  40031c:	6943      	ldr	r3, [r0, #20]
  40031e:	f013 0f02 	tst.w	r3, #2
  400322:	d004      	beq.n	40032e <usart_write+0x12>
	p_usart->US_THR = US_THR_TXCHR(c);
  400324:	f3c1 0108 	ubfx	r1, r1, #0, #9
  400328:	61c1      	str	r1, [r0, #28]
	return 0;
  40032a:	2000      	movs	r0, #0
  40032c:	4770      	bx	lr
		return 1;
  40032e:	2001      	movs	r0, #1
}
  400330:	4770      	bx	lr

00400332 <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  400332:	6943      	ldr	r3, [r0, #20]
  400334:	f013 0f01 	tst.w	r3, #1
  400338:	d005      	beq.n	400346 <usart_read+0x14>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  40033a:	6983      	ldr	r3, [r0, #24]
  40033c:	f3c3 0308 	ubfx	r3, r3, #0, #9
  400340:	600b      	str	r3, [r1, #0]
	return 0;
  400342:	2000      	movs	r0, #0
  400344:	4770      	bx	lr
		return 1;
  400346:	2001      	movs	r0, #1
}
  400348:	4770      	bx	lr
	...

0040034c <afec_process_callback>:
 * \brief Call the callback function if the corresponding interrupt is asserted
 *
 * \param afec  Base address of the AFEC.
 */
static void afec_process_callback(Afec *const afec)
{
  40034c:	b570      	push	{r4, r5, r6, lr}
  40034e:	b082      	sub	sp, #8
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
	return afec->AFEC_ISR;
  400350:	6b02      	ldr	r2, [r0, #48]	; 0x30
 *
 * \return The interrupt mask value.
 */
static inline uint32_t afec_get_interrupt_mask(Afec *const afec)
{
	return afec->AFEC_IMR;
  400352:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
	volatile uint32_t status;
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
  400354:	4013      	ands	r3, r2
  400356:	9301      	str	r3, [sp, #4]
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  400358:	2400      	movs	r4, #0
	if (afec_callback_pointer[inst_num][source]) {
  40035a:	4e1c      	ldr	r6, [pc, #112]	; (4003cc <afec_process_callback+0x80>)
  40035c:	4d1c      	ldr	r5, [pc, #112]	; (4003d0 <afec_process_callback+0x84>)
  40035e:	42a8      	cmp	r0, r5
  400360:	bf14      	ite	ne
  400362:	2000      	movne	r0, #0
  400364:	2001      	moveq	r0, #1
  400366:	0105      	lsls	r5, r0, #4
  400368:	e00b      	b.n	400382 <afec_process_callback+0x36>
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		#endif
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
  40036a:	2c0e      	cmp	r4, #14
  40036c:	d81e      	bhi.n	4003ac <afec_process_callback+0x60>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
  40036e:	9a01      	ldr	r2, [sp, #4]
  400370:	f104 010c 	add.w	r1, r4, #12
  400374:	2301      	movs	r3, #1
  400376:	408b      	lsls	r3, r1
  400378:	4213      	tst	r3, r2
  40037a:	d110      	bne.n	40039e <afec_process_callback+0x52>
	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  40037c:	3401      	adds	r4, #1
  40037e:	2c10      	cmp	r4, #16
  400380:	d022      	beq.n	4003c8 <afec_process_callback+0x7c>
		if (cnt < AFEC_INTERRUPT_DATA_READY) {
  400382:	2c0b      	cmp	r4, #11
  400384:	d8f1      	bhi.n	40036a <afec_process_callback+0x1e>
			if (status & (1 << cnt)) {
  400386:	9a01      	ldr	r2, [sp, #4]
  400388:	2301      	movs	r3, #1
  40038a:	40a3      	lsls	r3, r4
  40038c:	4213      	tst	r3, r2
  40038e:	d0f5      	beq.n	40037c <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  400390:	192b      	adds	r3, r5, r4
  400392:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400396:	2b00      	cmp	r3, #0
  400398:	d0f0      	beq.n	40037c <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  40039a:	4798      	blx	r3
  40039c:	e7ee      	b.n	40037c <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  40039e:	192b      	adds	r3, r5, r4
  4003a0:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  4003a4:	2b00      	cmp	r3, #0
  4003a6:	d0e9      	beq.n	40037c <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  4003a8:	4798      	blx	r3
  4003aa:	e7e7      	b.n	40037c <afec_process_callback+0x30>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		} else {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
  4003ac:	9a01      	ldr	r2, [sp, #4]
  4003ae:	f104 010f 	add.w	r1, r4, #15
  4003b2:	2301      	movs	r3, #1
  4003b4:	408b      	lsls	r3, r1
  4003b6:	4213      	tst	r3, r2
  4003b8:	d0e0      	beq.n	40037c <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  4003ba:	192b      	adds	r3, r5, r4
  4003bc:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  4003c0:	2b00      	cmp	r3, #0
  4003c2:	d0db      	beq.n	40037c <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  4003c4:	4798      	blx	r3
  4003c6:	e7d9      	b.n	40037c <afec_process_callback+0x30>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		}
	}
}
  4003c8:	b002      	add	sp, #8
  4003ca:	bd70      	pop	{r4, r5, r6, pc}
  4003cc:	20400aa4 	.word	0x20400aa4
  4003d0:	40064000 	.word	0x40064000

004003d4 <afec_ch_set_config>:
{
  4003d4:	b430      	push	{r4, r5}
	reg = afec->AFEC_DIFFR;
  4003d6:	6e04      	ldr	r4, [r0, #96]	; 0x60
	reg &= ~(0x1u << channel);
  4003d8:	2301      	movs	r3, #1
  4003da:	408b      	lsls	r3, r1
  4003dc:	ea24 0403 	bic.w	r4, r4, r3
	reg |= (config->diff) ? (0x1u << channel) : 0;
  4003e0:	7815      	ldrb	r5, [r2, #0]
  4003e2:	2d00      	cmp	r5, #0
  4003e4:	bf08      	it	eq
  4003e6:	2300      	moveq	r3, #0
  4003e8:	4323      	orrs	r3, r4
	afec->AFEC_DIFFR = reg;
  4003ea:	6603      	str	r3, [r0, #96]	; 0x60
	reg = afec->AFEC_CGR;
  4003ec:	6d44      	ldr	r4, [r0, #84]	; 0x54
	reg &= ~(0x03u << (2 * channel));
  4003ee:	004b      	lsls	r3, r1, #1
  4003f0:	2103      	movs	r1, #3
  4003f2:	4099      	lsls	r1, r3
  4003f4:	ea24 0401 	bic.w	r4, r4, r1
	reg |= (config->gain) << (2 * channel);
  4003f8:	7851      	ldrb	r1, [r2, #1]
  4003fa:	4099      	lsls	r1, r3
  4003fc:	4321      	orrs	r1, r4
	afec->AFEC_CGR = reg;
  4003fe:	6541      	str	r1, [r0, #84]	; 0x54
}
  400400:	bc30      	pop	{r4, r5}
  400402:	4770      	bx	lr

00400404 <afec_get_config_defaults>:
	cfg->resolution = AFEC_12_BITS;
  400404:	2200      	movs	r2, #0
  400406:	6002      	str	r2, [r0, #0]
	cfg->mck = sysclk_get_cpu_hz();
  400408:	4b08      	ldr	r3, [pc, #32]	; (40042c <afec_get_config_defaults+0x28>)
  40040a:	6043      	str	r3, [r0, #4]
		cfg->afec_clock = 6000000UL;
  40040c:	4b08      	ldr	r3, [pc, #32]	; (400430 <afec_get_config_defaults+0x2c>)
  40040e:	6083      	str	r3, [r0, #8]
		cfg->startup_time = AFEC_STARTUP_TIME_4;
  400410:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  400414:	60c3      	str	r3, [r0, #12]
		cfg->tracktim = 2;
  400416:	2302      	movs	r3, #2
  400418:	7403      	strb	r3, [r0, #16]
		cfg->transfer = 1;
  40041a:	2301      	movs	r3, #1
  40041c:	7443      	strb	r3, [r0, #17]
		cfg->anach = true;
  40041e:	7483      	strb	r3, [r0, #18]
		cfg->useq = false;
  400420:	74c2      	strb	r2, [r0, #19]
		cfg->tag = true;
  400422:	7503      	strb	r3, [r0, #20]
		cfg->stm = true;
  400424:	7543      	strb	r3, [r0, #21]
		cfg->ibctl = 1;
  400426:	7583      	strb	r3, [r0, #22]
  400428:	4770      	bx	lr
  40042a:	bf00      	nop
  40042c:	11e1a300 	.word	0x11e1a300
  400430:	005b8d80 	.word	0x005b8d80

00400434 <afec_ch_get_config_defaults>:
	cfg->diff = false;
  400434:	2300      	movs	r3, #0
  400436:	7003      	strb	r3, [r0, #0]
   	cfg->gain = AFEC_GAINVALUE_1;
  400438:	2301      	movs	r3, #1
  40043a:	7043      	strb	r3, [r0, #1]
  40043c:	4770      	bx	lr
	...

00400440 <afec_init>:
	return afec->AFEC_ISR;
  400440:	6b02      	ldr	r2, [r0, #48]	; 0x30
	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
  400442:	f012 7280 	ands.w	r2, r2, #16777216	; 0x1000000
  400446:	d001      	beq.n	40044c <afec_init+0xc>
		return STATUS_ERR_BUSY;
  400448:	2019      	movs	r0, #25
  40044a:	4770      	bx	lr
{
  40044c:	b410      	push	{r4}
	afec->AFEC_CR = AFEC_CR_SWRST;
  40044e:	2301      	movs	r3, #1
  400450:	6003      	str	r3, [r0, #0]
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400452:	7ccb      	ldrb	r3, [r1, #19]
  400454:	2b00      	cmp	r3, #0
  400456:	bf18      	it	ne
  400458:	f04f 4200 	movne.w	r2, #2147483648	; 0x80000000
			AFEC_MR_PRESCAL((config->mck / config->afec_clock )- 1) |
  40045c:	684b      	ldr	r3, [r1, #4]
  40045e:	688c      	ldr	r4, [r1, #8]
  400460:	fbb3 f3f4 	udiv	r3, r3, r4
  400464:	3b01      	subs	r3, #1
  400466:	021b      	lsls	r3, r3, #8
  400468:	b29b      	uxth	r3, r3
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  40046a:	68cc      	ldr	r4, [r1, #12]
  40046c:	f444 0400 	orr.w	r4, r4, #8388608	; 0x800000
  400470:	4323      	orrs	r3, r4
			AFEC_MR_TRACKTIM(config->tracktim) |
  400472:	7c0c      	ldrb	r4, [r1, #16]
  400474:	0624      	lsls	r4, r4, #24
  400476:	f004 6470 	and.w	r4, r4, #251658240	; 0xf000000
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  40047a:	4323      	orrs	r3, r4
			AFEC_MR_TRANSFER(config->transfer) |
  40047c:	7c4c      	ldrb	r4, [r1, #17]
  40047e:	0724      	lsls	r4, r4, #28
  400480:	f004 5440 	and.w	r4, r4, #805306368	; 0x30000000
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400484:	4323      	orrs	r3, r4
  400486:	4313      	orrs	r3, r2
	afec->AFEC_MR = reg;
  400488:	6043      	str	r3, [r0, #4]
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  40048a:	7d0b      	ldrb	r3, [r1, #20]
  40048c:	2b00      	cmp	r3, #0
  40048e:	bf14      	ite	ne
  400490:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
  400494:	2300      	moveq	r3, #0
  400496:	680a      	ldr	r2, [r1, #0]
  400498:	4313      	orrs	r3, r2
			(config->stm ? AFEC_EMR_STM : 0);
  40049a:	7d4a      	ldrb	r2, [r1, #21]
  40049c:	2a00      	cmp	r2, #0
  40049e:	bf14      	ite	ne
  4004a0:	f04f 7200 	movne.w	r2, #33554432	; 0x2000000
  4004a4:	2200      	moveq	r2, #0
			(config->resolution) |
  4004a6:	4313      	orrs	r3, r2
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  4004a8:	6083      	str	r3, [r0, #8]
	afec->AFEC_ACR = AFEC_ACR_IBCTL(config->ibctl) | AFEC_ACR_PGA0EN | AFEC_ACR_PGA1EN;
  4004aa:	7d8b      	ldrb	r3, [r1, #22]
  4004ac:	021b      	lsls	r3, r3, #8
  4004ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
  4004b2:	f043 030c 	orr.w	r3, r3, #12
  4004b6:	f8c0 3094 	str.w	r3, [r0, #148]	; 0x94
	if(afec == AFEC0) {
  4004ba:	4b0f      	ldr	r3, [pc, #60]	; (4004f8 <afec_init+0xb8>)
  4004bc:	4298      	cmp	r0, r3
  4004be:	d006      	beq.n	4004ce <afec_init+0x8e>
	if(afec == AFEC1) {
  4004c0:	4b0e      	ldr	r3, [pc, #56]	; (4004fc <afec_init+0xbc>)
  4004c2:	4298      	cmp	r0, r3
  4004c4:	d00d      	beq.n	4004e2 <afec_init+0xa2>
	return STATUS_OK;
  4004c6:	2000      	movs	r0, #0
}
  4004c8:	f85d 4b04 	ldr.w	r4, [sp], #4
  4004cc:	4770      	bx	lr
  4004ce:	4b0c      	ldr	r3, [pc, #48]	; (400500 <afec_init+0xc0>)
  4004d0:	f103 0140 	add.w	r1, r3, #64	; 0x40
			afec_callback_pointer[0][i] = 0;
  4004d4:	2200      	movs	r2, #0
  4004d6:	f843 2f04 	str.w	r2, [r3, #4]!
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  4004da:	428b      	cmp	r3, r1
  4004dc:	d1fb      	bne.n	4004d6 <afec_init+0x96>
	return STATUS_OK;
  4004de:	2000      	movs	r0, #0
  4004e0:	e7f2      	b.n	4004c8 <afec_init+0x88>
  4004e2:	4b08      	ldr	r3, [pc, #32]	; (400504 <afec_init+0xc4>)
  4004e4:	f103 0140 	add.w	r1, r3, #64	; 0x40
			afec_callback_pointer[1][i] = 0;
  4004e8:	2200      	movs	r2, #0
  4004ea:	f843 2b04 	str.w	r2, [r3], #4
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  4004ee:	428b      	cmp	r3, r1
  4004f0:	d1fb      	bne.n	4004ea <afec_init+0xaa>
	return STATUS_OK;
  4004f2:	2000      	movs	r0, #0
  4004f4:	e7e8      	b.n	4004c8 <afec_init+0x88>
  4004f6:	bf00      	nop
  4004f8:	4003c000 	.word	0x4003c000
  4004fc:	40064000 	.word	0x40064000
  400500:	20400aa0 	.word	0x20400aa0
  400504:	20400ae4 	.word	0x20400ae4

00400508 <afec_enable_interrupt>:
	if (interrupt_source == AFEC_INTERRUPT_ALL) {
  400508:	4b0c      	ldr	r3, [pc, #48]	; (40053c <afec_enable_interrupt+0x34>)
  40050a:	4299      	cmp	r1, r3
  40050c:	d007      	beq.n	40051e <afec_enable_interrupt+0x16>
	if (interrupt_source < AFEC_INTERRUPT_DATA_READY) {
  40050e:	290b      	cmp	r1, #11
  400510:	d80b      	bhi.n	40052a <afec_enable_interrupt+0x22>
		if (interrupt_source == AFEC_INTERRUPT_EOC_11) {
  400512:	d006      	beq.n	400522 <afec_enable_interrupt+0x1a>
			afec->AFEC_IER = 1 << interrupt_source;
  400514:	2301      	movs	r3, #1
  400516:	fa03 f101 	lsl.w	r1, r3, r1
  40051a:	6241      	str	r1, [r0, #36]	; 0x24
  40051c:	4770      	bx	lr
		afec->AFEC_IER = AFEC_INTERRUPT_ALL;
  40051e:	6243      	str	r3, [r0, #36]	; 0x24
		return;
  400520:	4770      	bx	lr
			afec->AFEC_IER = 1 << AFEC_TEMP_INT_SOURCE_NUM;
  400522:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400526:	6243      	str	r3, [r0, #36]	; 0x24
  400528:	4770      	bx	lr
	} else if (interrupt_source < AFEC_INTERRUPT_TEMP_CHANGE) {
  40052a:	290e      	cmp	r1, #14
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1);
  40052c:	bf94      	ite	ls
  40052e:	310c      	addls	r1, #12
				+ AFEC_INTERRUPT_GAP2);
  400530:	310f      	addhi	r1, #15
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1
  400532:	2301      	movs	r3, #1
  400534:	fa03 f101 	lsl.w	r1, r3, r1
  400538:	6241      	str	r1, [r0, #36]	; 0x24
  40053a:	4770      	bx	lr
  40053c:	47000fff 	.word	0x47000fff

00400540 <afec_set_callback>:
{
  400540:	b538      	push	{r3, r4, r5, lr}
	if (afec == AFEC1) {
  400542:	4c11      	ldr	r4, [pc, #68]	; (400588 <afec_set_callback+0x48>)
  400544:	42a0      	cmp	r0, r4
	afec_callback_pointer[i][source] = callback;
  400546:	bf0c      	ite	eq
  400548:	2410      	moveq	r4, #16
  40054a:	2400      	movne	r4, #0
  40054c:	440c      	add	r4, r1
  40054e:	4d0f      	ldr	r5, [pc, #60]	; (40058c <afec_set_callback+0x4c>)
  400550:	f845 2024 	str.w	r2, [r5, r4, lsl #2]
	if (!i) {
  400554:	d10a      	bne.n	40056c <afec_set_callback+0x2c>

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400556:	4a0e      	ldr	r2, [pc, #56]	; (400590 <afec_set_callback+0x50>)
  400558:	f44f 7480 	mov.w	r4, #256	; 0x100
  40055c:	f8c2 4184 	str.w	r4, [r2, #388]	; 0x184
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400560:	015b      	lsls	r3, r3, #5
  400562:	b2db      	uxtb	r3, r3
  400564:	f882 3328 	strb.w	r3, [r2, #808]	; 0x328
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400568:	6054      	str	r4, [r2, #4]
  40056a:	e009      	b.n	400580 <afec_set_callback+0x40>
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  40056c:	4a08      	ldr	r2, [pc, #32]	; (400590 <afec_set_callback+0x50>)
  40056e:	f04f 5400 	mov.w	r4, #536870912	; 0x20000000
  400572:	f8c2 4180 	str.w	r4, [r2, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400576:	015b      	lsls	r3, r3, #5
  400578:	b2db      	uxtb	r3, r3
  40057a:	f882 331d 	strb.w	r3, [r2, #797]	; 0x31d
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40057e:	6014      	str	r4, [r2, #0]
	afec_enable_interrupt(afec, source);
  400580:	4b04      	ldr	r3, [pc, #16]	; (400594 <afec_set_callback+0x54>)
  400582:	4798      	blx	r3
  400584:	bd38      	pop	{r3, r4, r5, pc}
  400586:	bf00      	nop
  400588:	40064000 	.word	0x40064000
  40058c:	20400aa4 	.word	0x20400aa4
  400590:	e000e100 	.word	0xe000e100
  400594:	00400509 	.word	0x00400509

00400598 <AFEC0_Handler>:

/**
 * \brief Interrupt handler for AFEC0.
 */
void AFEC0_Handler(void)
{
  400598:	b508      	push	{r3, lr}
	afec_process_callback(AFEC0);
  40059a:	4802      	ldr	r0, [pc, #8]	; (4005a4 <AFEC0_Handler+0xc>)
  40059c:	4b02      	ldr	r3, [pc, #8]	; (4005a8 <AFEC0_Handler+0x10>)
  40059e:	4798      	blx	r3
  4005a0:	bd08      	pop	{r3, pc}
  4005a2:	bf00      	nop
  4005a4:	4003c000 	.word	0x4003c000
  4005a8:	0040034d 	.word	0x0040034d

004005ac <AFEC1_Handler>:

/**
 * \brief Interrupt handler for AFEC1.
 */
void AFEC1_Handler(void)
{
  4005ac:	b508      	push	{r3, lr}
	afec_process_callback(AFEC1);
  4005ae:	4802      	ldr	r0, [pc, #8]	; (4005b8 <AFEC1_Handler+0xc>)
  4005b0:	4b02      	ldr	r3, [pc, #8]	; (4005bc <AFEC1_Handler+0x10>)
  4005b2:	4798      	blx	r3
  4005b4:	bd08      	pop	{r3, pc}
  4005b6:	bf00      	nop
  4005b8:	40064000 	.word	0x40064000
  4005bc:	0040034d 	.word	0x0040034d

004005c0 <afec_enable>:
 * \brief Enable AFEC Module.
 *
 * \param afec  Base address of the AFEC
 */
void afec_enable(Afec *const afec)
{
  4005c0:	b500      	push	{lr}
  4005c2:	b083      	sub	sp, #12
	Assert(afec);
	uint32_t pid;

	pid = afec_find_pid(afec);
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(pid);
  4005c4:	4b13      	ldr	r3, [pc, #76]	; (400614 <afec_enable+0x54>)
  4005c6:	4298      	cmp	r0, r3
  4005c8:	bf0c      	ite	eq
  4005ca:	2028      	moveq	r0, #40	; 0x28
  4005cc:	201d      	movne	r0, #29
  4005ce:	4b12      	ldr	r3, [pc, #72]	; (400618 <afec_enable+0x58>)
  4005d0:	4798      	blx	r3
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
  4005d2:	4b12      	ldr	r3, [pc, #72]	; (40061c <afec_enable+0x5c>)
  4005d4:	789b      	ldrb	r3, [r3, #2]
  4005d6:	2bff      	cmp	r3, #255	; 0xff
  4005d8:	d01a      	beq.n	400610 <afec_enable+0x50>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4005da:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4005de:	fab3 f383 	clz	r3, r3
  4005e2:	095b      	lsrs	r3, r3, #5
  4005e4:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  4005e6:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  4005e8:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4005ec:	2200      	movs	r2, #0
  4005ee:	4b0c      	ldr	r3, [pc, #48]	; (400620 <afec_enable+0x60>)
  4005f0:	701a      	strb	r2, [r3, #0]
	return flags;
  4005f2:	9901      	ldr	r1, [sp, #4]
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
  4005f4:	4a09      	ldr	r2, [pc, #36]	; (40061c <afec_enable+0x5c>)
  4005f6:	7893      	ldrb	r3, [r2, #2]
  4005f8:	3301      	adds	r3, #1
  4005fa:	7093      	strb	r3, [r2, #2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  4005fc:	b129      	cbz	r1, 40060a <afec_enable+0x4a>
		cpu_irq_enable();
  4005fe:	2201      	movs	r2, #1
  400600:	4b07      	ldr	r3, [pc, #28]	; (400620 <afec_enable+0x60>)
  400602:	701a      	strb	r2, [r3, #0]
  400604:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400608:	b662      	cpsie	i
	sleepmgr_lock_mode(SLEEPMGR_SLEEP_WFI);
}
  40060a:	b003      	add	sp, #12
  40060c:	f85d fb04 	ldr.w	pc, [sp], #4
  400610:	e7fe      	b.n	400610 <afec_enable+0x50>
  400612:	bf00      	nop
  400614:	40064000 	.word	0x40064000
  400618:	00400a61 	.word	0x00400a61
  40061c:	20400a9c 	.word	0x20400a9c
  400620:	2040000a 	.word	0x2040000a

00400624 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  400624:	6943      	ldr	r3, [r0, #20]
  400626:	f013 0f02 	tst.w	r3, #2
  40062a:	d002      	beq.n	400632 <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  40062c:	61c1      	str	r1, [r0, #28]
	return 0;
  40062e:	2000      	movs	r0, #0
  400630:	4770      	bx	lr
		return 1;
  400632:	2001      	movs	r0, #1
}
  400634:	4770      	bx	lr

00400636 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  400636:	6943      	ldr	r3, [r0, #20]
  400638:	f013 0f01 	tst.w	r3, #1
  40063c:	d003      	beq.n	400646 <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  40063e:	6983      	ldr	r3, [r0, #24]
  400640:	700b      	strb	r3, [r1, #0]
	return 0;
  400642:	2000      	movs	r0, #0
  400644:	4770      	bx	lr
		return 1;
  400646:	2001      	movs	r0, #1
}
  400648:	4770      	bx	lr
	...

0040064c <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  40064c:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40064e:	4810      	ldr	r0, [pc, #64]	; (400690 <sysclk_init+0x44>)
  400650:	4b10      	ldr	r3, [pc, #64]	; (400694 <sysclk_init+0x48>)
  400652:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400654:	213e      	movs	r1, #62	; 0x3e
  400656:	2000      	movs	r0, #0
  400658:	4b0f      	ldr	r3, [pc, #60]	; (400698 <sysclk_init+0x4c>)
  40065a:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40065c:	4c0f      	ldr	r4, [pc, #60]	; (40069c <sysclk_init+0x50>)
  40065e:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400660:	2800      	cmp	r0, #0
  400662:	d0fc      	beq.n	40065e <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400664:	4b0e      	ldr	r3, [pc, #56]	; (4006a0 <sysclk_init+0x54>)
  400666:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400668:	4a0e      	ldr	r2, [pc, #56]	; (4006a4 <sysclk_init+0x58>)
  40066a:	4b0f      	ldr	r3, [pc, #60]	; (4006a8 <sysclk_init+0x5c>)
  40066c:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  40066e:	4c0f      	ldr	r4, [pc, #60]	; (4006ac <sysclk_init+0x60>)
  400670:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400672:	2800      	cmp	r0, #0
  400674:	d0fc      	beq.n	400670 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  400676:	2002      	movs	r0, #2
  400678:	4b0d      	ldr	r3, [pc, #52]	; (4006b0 <sysclk_init+0x64>)
  40067a:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  40067c:	2000      	movs	r0, #0
  40067e:	4b0d      	ldr	r3, [pc, #52]	; (4006b4 <sysclk_init+0x68>)
  400680:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400682:	4b0d      	ldr	r3, [pc, #52]	; (4006b8 <sysclk_init+0x6c>)
  400684:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400686:	4802      	ldr	r0, [pc, #8]	; (400690 <sysclk_init+0x44>)
  400688:	4b02      	ldr	r3, [pc, #8]	; (400694 <sysclk_init+0x48>)
  40068a:	4798      	blx	r3
  40068c:	bd10      	pop	{r4, pc}
  40068e:	bf00      	nop
  400690:	11e1a300 	.word	0x11e1a300
  400694:	00400c8d 	.word	0x00400c8d
  400698:	004009dd 	.word	0x004009dd
  40069c:	00400a31 	.word	0x00400a31
  4006a0:	00400a41 	.word	0x00400a41
  4006a4:	20183f01 	.word	0x20183f01
  4006a8:	400e0600 	.word	0x400e0600
  4006ac:	00400a51 	.word	0x00400a51
  4006b0:	00400941 	.word	0x00400941
  4006b4:	00400979 	.word	0x00400979
  4006b8:	00400b81 	.word	0x00400b81

004006bc <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  4006bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  4006be:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4006c2:	4b5c      	ldr	r3, [pc, #368]	; (400834 <board_init+0x178>)
  4006c4:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb");
  4006c6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4006ca:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  4006ce:	4b5a      	ldr	r3, [pc, #360]	; (400838 <board_init+0x17c>)
  4006d0:	2200      	movs	r2, #0
  4006d2:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  4006d6:	695a      	ldr	r2, [r3, #20]
  4006d8:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  4006dc:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  4006de:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4006e2:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  4006e6:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  4006ea:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  4006ee:	f007 0007 	and.w	r0, r7, #7
  4006f2:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  4006f4:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  4006f8:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  4006fc:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  400700:	f3bf 8f4f 	dsb	sy
  400704:	f04f 34ff 	mov.w	r4, #4294967295
  400708:	fa04 fc00 	lsl.w	ip, r4, r0
  40070c:	fa06 f000 	lsl.w	r0, r6, r0
  400710:	fa04 f40e 	lsl.w	r4, r4, lr
  400714:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  400718:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  40071a:	463a      	mov	r2, r7
  40071c:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  40071e:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  400722:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  400726:	3a01      	subs	r2, #1
  400728:	4423      	add	r3, r4
  40072a:	f1b2 3fff 	cmp.w	r2, #4294967295
  40072e:	d1f6      	bne.n	40071e <board_init+0x62>
        } while(sets--);
  400730:	3e01      	subs	r6, #1
  400732:	4460      	add	r0, ip
  400734:	f1b6 3fff 	cmp.w	r6, #4294967295
  400738:	d1ef      	bne.n	40071a <board_init+0x5e>
  40073a:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  40073e:	4b3e      	ldr	r3, [pc, #248]	; (400838 <board_init+0x17c>)
  400740:	695a      	ldr	r2, [r3, #20]
  400742:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  400746:	615a      	str	r2, [r3, #20]
  400748:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40074c:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400750:	4a3a      	ldr	r2, [pc, #232]	; (40083c <board_init+0x180>)
  400752:	493b      	ldr	r1, [pc, #236]	; (400840 <board_init+0x184>)
  400754:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400756:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  40075a:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  40075c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400760:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400764:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  400768:	f022 0201 	bic.w	r2, r2, #1
  40076c:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400770:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  400774:	f022 0201 	bic.w	r2, r2, #1
  400778:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  40077c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400780:	f3bf 8f6f 	isb	sy
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400784:	200a      	movs	r0, #10
  400786:	4c2f      	ldr	r4, [pc, #188]	; (400844 <board_init+0x188>)
  400788:	47a0      	blx	r4
  40078a:	200b      	movs	r0, #11
  40078c:	47a0      	blx	r4
  40078e:	200c      	movs	r0, #12
  400790:	47a0      	blx	r4
  400792:	2010      	movs	r0, #16
  400794:	47a0      	blx	r4
  400796:	2011      	movs	r0, #17
  400798:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40079a:	4b2b      	ldr	r3, [pc, #172]	; (400848 <board_init+0x18c>)
  40079c:	f44f 7280 	mov.w	r2, #256	; 0x100
  4007a0:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4007a2:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4007a6:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4007a8:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  4007ac:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4007b0:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4007b2:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  4007b6:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4007b8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4007bc:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  4007be:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  4007c0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  4007c4:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4007c6:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  4007ca:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4007cc:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4007ce:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  4007d2:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  4007d4:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  4007d8:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  4007dc:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		base->PIO_PUDR = mask;
  4007e0:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4007e4:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  4007e6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4007ea:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4007ec:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4007ee:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4007f2:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4007f4:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  4007f8:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4007fa:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4007fc:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  400800:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400802:	605a      	str	r2, [r3, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  400804:	4a11      	ldr	r2, [pc, #68]	; (40084c <board_init+0x190>)
  400806:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  40080a:	f043 0310 	orr.w	r3, r3, #16
  40080e:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
		base->PIO_PUDR = mask;
  400812:	4b0f      	ldr	r3, [pc, #60]	; (400850 <board_init+0x194>)
  400814:	2210      	movs	r2, #16
  400816:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400818:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  40081c:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  40081e:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400820:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  400824:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400826:	4311      	orrs	r1, r2
  400828:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  40082a:	6f59      	ldr	r1, [r3, #116]	; 0x74
  40082c:	4311      	orrs	r1, r2
  40082e:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400830:	605a      	str	r2, [r3, #4]
  400832:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400834:	400e1850 	.word	0x400e1850
  400838:	e000ed00 	.word	0xe000ed00
  40083c:	400e0c00 	.word	0x400e0c00
  400840:	5a00080c 	.word	0x5a00080c
  400844:	00400a61 	.word	0x00400a61
  400848:	400e1200 	.word	0x400e1200
  40084c:	40088000 	.word	0x40088000
  400850:	400e1000 	.word	0x400e1000

00400854 <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  400854:	6301      	str	r1, [r0, #48]	; 0x30
  400856:	4770      	bx	lr

00400858 <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  400858:	6341      	str	r1, [r0, #52]	; 0x34
  40085a:	4770      	bx	lr

0040085c <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  40085c:	b410      	push	{r4}
  40085e:	9c01      	ldr	r4, [sp, #4]
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400860:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400862:	b94c      	cbnz	r4, 400878 <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  400864:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  400866:	b14b      	cbz	r3, 40087c <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  400868:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  40086a:	b94a      	cbnz	r2, 400880 <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  40086c:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  40086e:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400870:	6001      	str	r1, [r0, #0]
}
  400872:	f85d 4b04 	ldr.w	r4, [sp], #4
  400876:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400878:	6641      	str	r1, [r0, #100]	; 0x64
  40087a:	e7f4      	b.n	400866 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  40087c:	6541      	str	r1, [r0, #84]	; 0x54
  40087e:	e7f4      	b.n	40086a <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400880:	6301      	str	r1, [r0, #48]	; 0x30
  400882:	e7f4      	b.n	40086e <pio_set_output+0x12>

00400884 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400884:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400886:	4770      	bx	lr

00400888 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400888:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  40088a:	4770      	bx	lr

0040088c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  40088c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400890:	4604      	mov	r4, r0
  400892:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400894:	4b0e      	ldr	r3, [pc, #56]	; (4008d0 <pio_handler_process+0x44>)
  400896:	4798      	blx	r3
  400898:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  40089a:	4620      	mov	r0, r4
  40089c:	4b0d      	ldr	r3, [pc, #52]	; (4008d4 <pio_handler_process+0x48>)
  40089e:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  4008a0:	4005      	ands	r5, r0
  4008a2:	d013      	beq.n	4008cc <pio_handler_process+0x40>
  4008a4:	4c0c      	ldr	r4, [pc, #48]	; (4008d8 <pio_handler_process+0x4c>)
  4008a6:	f104 0660 	add.w	r6, r4, #96	; 0x60
  4008aa:	e003      	b.n	4008b4 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  4008ac:	42b4      	cmp	r4, r6
  4008ae:	d00d      	beq.n	4008cc <pio_handler_process+0x40>
  4008b0:	3410      	adds	r4, #16
		while (status != 0) {
  4008b2:	b15d      	cbz	r5, 4008cc <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  4008b4:	6820      	ldr	r0, [r4, #0]
  4008b6:	4540      	cmp	r0, r8
  4008b8:	d1f8      	bne.n	4008ac <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4008ba:	6861      	ldr	r1, [r4, #4]
  4008bc:	4229      	tst	r1, r5
  4008be:	d0f5      	beq.n	4008ac <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4008c0:	68e3      	ldr	r3, [r4, #12]
  4008c2:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  4008c4:	6863      	ldr	r3, [r4, #4]
  4008c6:	ea25 0503 	bic.w	r5, r5, r3
  4008ca:	e7ef      	b.n	4008ac <pio_handler_process+0x20>
  4008cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4008d0:	00400885 	.word	0x00400885
  4008d4:	00400889 	.word	0x00400889
  4008d8:	204009e0 	.word	0x204009e0

004008dc <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4008dc:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  4008de:	210a      	movs	r1, #10
  4008e0:	4801      	ldr	r0, [pc, #4]	; (4008e8 <PIOA_Handler+0xc>)
  4008e2:	4b02      	ldr	r3, [pc, #8]	; (4008ec <PIOA_Handler+0x10>)
  4008e4:	4798      	blx	r3
  4008e6:	bd08      	pop	{r3, pc}
  4008e8:	400e0e00 	.word	0x400e0e00
  4008ec:	0040088d 	.word	0x0040088d

004008f0 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4008f0:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  4008f2:	210b      	movs	r1, #11
  4008f4:	4801      	ldr	r0, [pc, #4]	; (4008fc <PIOB_Handler+0xc>)
  4008f6:	4b02      	ldr	r3, [pc, #8]	; (400900 <PIOB_Handler+0x10>)
  4008f8:	4798      	blx	r3
  4008fa:	bd08      	pop	{r3, pc}
  4008fc:	400e1000 	.word	0x400e1000
  400900:	0040088d 	.word	0x0040088d

00400904 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400904:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400906:	210c      	movs	r1, #12
  400908:	4801      	ldr	r0, [pc, #4]	; (400910 <PIOC_Handler+0xc>)
  40090a:	4b02      	ldr	r3, [pc, #8]	; (400914 <PIOC_Handler+0x10>)
  40090c:	4798      	blx	r3
  40090e:	bd08      	pop	{r3, pc}
  400910:	400e1200 	.word	0x400e1200
  400914:	0040088d 	.word	0x0040088d

00400918 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400918:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  40091a:	2110      	movs	r1, #16
  40091c:	4801      	ldr	r0, [pc, #4]	; (400924 <PIOD_Handler+0xc>)
  40091e:	4b02      	ldr	r3, [pc, #8]	; (400928 <PIOD_Handler+0x10>)
  400920:	4798      	blx	r3
  400922:	bd08      	pop	{r3, pc}
  400924:	400e1400 	.word	0x400e1400
  400928:	0040088d 	.word	0x0040088d

0040092c <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  40092c:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  40092e:	2111      	movs	r1, #17
  400930:	4801      	ldr	r0, [pc, #4]	; (400938 <PIOE_Handler+0xc>)
  400932:	4b02      	ldr	r3, [pc, #8]	; (40093c <PIOE_Handler+0x10>)
  400934:	4798      	blx	r3
  400936:	bd08      	pop	{r3, pc}
  400938:	400e1600 	.word	0x400e1600
  40093c:	0040088d 	.word	0x0040088d

00400940 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  400940:	2803      	cmp	r0, #3
  400942:	d011      	beq.n	400968 <pmc_mck_set_division+0x28>
  400944:	2804      	cmp	r0, #4
  400946:	d012      	beq.n	40096e <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400948:	2802      	cmp	r0, #2
  40094a:	bf0c      	ite	eq
  40094c:	f44f 7180 	moveq.w	r1, #256	; 0x100
  400950:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400952:	4a08      	ldr	r2, [pc, #32]	; (400974 <pmc_mck_set_division+0x34>)
  400954:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400956:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  40095a:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  40095c:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40095e:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400960:	f013 0f08 	tst.w	r3, #8
  400964:	d0fb      	beq.n	40095e <pmc_mck_set_division+0x1e>
}
  400966:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400968:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  40096c:	e7f1      	b.n	400952 <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  40096e:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  400972:	e7ee      	b.n	400952 <pmc_mck_set_division+0x12>
  400974:	400e0600 	.word	0x400e0600

00400978 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400978:	4a17      	ldr	r2, [pc, #92]	; (4009d8 <pmc_switch_mck_to_pllack+0x60>)
  40097a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40097c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400980:	4318      	orrs	r0, r3
  400982:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400984:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400986:	f013 0f08 	tst.w	r3, #8
  40098a:	d10a      	bne.n	4009a2 <pmc_switch_mck_to_pllack+0x2a>
  40098c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400990:	4911      	ldr	r1, [pc, #68]	; (4009d8 <pmc_switch_mck_to_pllack+0x60>)
  400992:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400994:	f012 0f08 	tst.w	r2, #8
  400998:	d103      	bne.n	4009a2 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40099a:	3b01      	subs	r3, #1
  40099c:	d1f9      	bne.n	400992 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  40099e:	2001      	movs	r0, #1
  4009a0:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4009a2:	4a0d      	ldr	r2, [pc, #52]	; (4009d8 <pmc_switch_mck_to_pllack+0x60>)
  4009a4:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4009a6:	f023 0303 	bic.w	r3, r3, #3
  4009aa:	f043 0302 	orr.w	r3, r3, #2
  4009ae:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4009b0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4009b2:	f013 0f08 	tst.w	r3, #8
  4009b6:	d10a      	bne.n	4009ce <pmc_switch_mck_to_pllack+0x56>
  4009b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4009bc:	4906      	ldr	r1, [pc, #24]	; (4009d8 <pmc_switch_mck_to_pllack+0x60>)
  4009be:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4009c0:	f012 0f08 	tst.w	r2, #8
  4009c4:	d105      	bne.n	4009d2 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4009c6:	3b01      	subs	r3, #1
  4009c8:	d1f9      	bne.n	4009be <pmc_switch_mck_to_pllack+0x46>
			return 1;
  4009ca:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  4009cc:	4770      	bx	lr
	return 0;
  4009ce:	2000      	movs	r0, #0
  4009d0:	4770      	bx	lr
  4009d2:	2000      	movs	r0, #0
  4009d4:	4770      	bx	lr
  4009d6:	bf00      	nop
  4009d8:	400e0600 	.word	0x400e0600

004009dc <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4009dc:	b9a0      	cbnz	r0, 400a08 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4009de:	480e      	ldr	r0, [pc, #56]	; (400a18 <pmc_switch_mainck_to_xtal+0x3c>)
  4009e0:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  4009e2:	0209      	lsls	r1, r1, #8
  4009e4:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4009e6:	4a0d      	ldr	r2, [pc, #52]	; (400a1c <pmc_switch_mainck_to_xtal+0x40>)
  4009e8:	401a      	ands	r2, r3
  4009ea:	4b0d      	ldr	r3, [pc, #52]	; (400a20 <pmc_switch_mainck_to_xtal+0x44>)
  4009ec:	4313      	orrs	r3, r2
  4009ee:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4009f0:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4009f2:	4602      	mov	r2, r0
  4009f4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4009f6:	f013 0f01 	tst.w	r3, #1
  4009fa:	d0fb      	beq.n	4009f4 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4009fc:	4a06      	ldr	r2, [pc, #24]	; (400a18 <pmc_switch_mainck_to_xtal+0x3c>)
  4009fe:	6a11      	ldr	r1, [r2, #32]
  400a00:	4b08      	ldr	r3, [pc, #32]	; (400a24 <pmc_switch_mainck_to_xtal+0x48>)
  400a02:	430b      	orrs	r3, r1
  400a04:	6213      	str	r3, [r2, #32]
  400a06:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400a08:	4903      	ldr	r1, [pc, #12]	; (400a18 <pmc_switch_mainck_to_xtal+0x3c>)
  400a0a:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400a0c:	4a06      	ldr	r2, [pc, #24]	; (400a28 <pmc_switch_mainck_to_xtal+0x4c>)
  400a0e:	401a      	ands	r2, r3
  400a10:	4b06      	ldr	r3, [pc, #24]	; (400a2c <pmc_switch_mainck_to_xtal+0x50>)
  400a12:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400a14:	620b      	str	r3, [r1, #32]
  400a16:	4770      	bx	lr
  400a18:	400e0600 	.word	0x400e0600
  400a1c:	ffc8fffc 	.word	0xffc8fffc
  400a20:	00370001 	.word	0x00370001
  400a24:	01370000 	.word	0x01370000
  400a28:	fec8fffc 	.word	0xfec8fffc
  400a2c:	01370002 	.word	0x01370002

00400a30 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400a30:	4b02      	ldr	r3, [pc, #8]	; (400a3c <pmc_osc_is_ready_mainck+0xc>)
  400a32:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400a34:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400a38:	4770      	bx	lr
  400a3a:	bf00      	nop
  400a3c:	400e0600 	.word	0x400e0600

00400a40 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400a40:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400a44:	4b01      	ldr	r3, [pc, #4]	; (400a4c <pmc_disable_pllack+0xc>)
  400a46:	629a      	str	r2, [r3, #40]	; 0x28
  400a48:	4770      	bx	lr
  400a4a:	bf00      	nop
  400a4c:	400e0600 	.word	0x400e0600

00400a50 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400a50:	4b02      	ldr	r3, [pc, #8]	; (400a5c <pmc_is_locked_pllack+0xc>)
  400a52:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400a54:	f000 0002 	and.w	r0, r0, #2
  400a58:	4770      	bx	lr
  400a5a:	bf00      	nop
  400a5c:	400e0600 	.word	0x400e0600

00400a60 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400a60:	283f      	cmp	r0, #63	; 0x3f
  400a62:	d81e      	bhi.n	400aa2 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400a64:	281f      	cmp	r0, #31
  400a66:	d80c      	bhi.n	400a82 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400a68:	4b11      	ldr	r3, [pc, #68]	; (400ab0 <pmc_enable_periph_clk+0x50>)
  400a6a:	699a      	ldr	r2, [r3, #24]
  400a6c:	2301      	movs	r3, #1
  400a6e:	4083      	lsls	r3, r0
  400a70:	4393      	bics	r3, r2
  400a72:	d018      	beq.n	400aa6 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400a74:	2301      	movs	r3, #1
  400a76:	fa03 f000 	lsl.w	r0, r3, r0
  400a7a:	4b0d      	ldr	r3, [pc, #52]	; (400ab0 <pmc_enable_periph_clk+0x50>)
  400a7c:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400a7e:	2000      	movs	r0, #0
  400a80:	4770      	bx	lr
		ul_id -= 32;
  400a82:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400a84:	4b0a      	ldr	r3, [pc, #40]	; (400ab0 <pmc_enable_periph_clk+0x50>)
  400a86:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400a8a:	2301      	movs	r3, #1
  400a8c:	4083      	lsls	r3, r0
  400a8e:	4393      	bics	r3, r2
  400a90:	d00b      	beq.n	400aaa <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  400a92:	2301      	movs	r3, #1
  400a94:	fa03 f000 	lsl.w	r0, r3, r0
  400a98:	4b05      	ldr	r3, [pc, #20]	; (400ab0 <pmc_enable_periph_clk+0x50>)
  400a9a:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  400a9e:	2000      	movs	r0, #0
  400aa0:	4770      	bx	lr
		return 1;
  400aa2:	2001      	movs	r0, #1
  400aa4:	4770      	bx	lr
	return 0;
  400aa6:	2000      	movs	r0, #0
  400aa8:	4770      	bx	lr
  400aaa:	2000      	movs	r0, #0
}
  400aac:	4770      	bx	lr
  400aae:	bf00      	nop
  400ab0:	400e0600 	.word	0x400e0600

00400ab4 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  400ab4:	e7fe      	b.n	400ab4 <Dummy_Handler>
	...

00400ab8 <Reset_Handler>:
{
  400ab8:	b500      	push	{lr}
  400aba:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  400abc:	4b25      	ldr	r3, [pc, #148]	; (400b54 <Reset_Handler+0x9c>)
  400abe:	4a26      	ldr	r2, [pc, #152]	; (400b58 <Reset_Handler+0xa0>)
  400ac0:	429a      	cmp	r2, r3
  400ac2:	d010      	beq.n	400ae6 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  400ac4:	4b25      	ldr	r3, [pc, #148]	; (400b5c <Reset_Handler+0xa4>)
  400ac6:	4a23      	ldr	r2, [pc, #140]	; (400b54 <Reset_Handler+0x9c>)
  400ac8:	429a      	cmp	r2, r3
  400aca:	d20c      	bcs.n	400ae6 <Reset_Handler+0x2e>
  400acc:	3b01      	subs	r3, #1
  400ace:	1a9b      	subs	r3, r3, r2
  400ad0:	f023 0303 	bic.w	r3, r3, #3
  400ad4:	3304      	adds	r3, #4
  400ad6:	4413      	add	r3, r2
  400ad8:	491f      	ldr	r1, [pc, #124]	; (400b58 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  400ada:	f851 0b04 	ldr.w	r0, [r1], #4
  400ade:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  400ae2:	429a      	cmp	r2, r3
  400ae4:	d1f9      	bne.n	400ada <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  400ae6:	4b1e      	ldr	r3, [pc, #120]	; (400b60 <Reset_Handler+0xa8>)
  400ae8:	4a1e      	ldr	r2, [pc, #120]	; (400b64 <Reset_Handler+0xac>)
  400aea:	429a      	cmp	r2, r3
  400aec:	d20a      	bcs.n	400b04 <Reset_Handler+0x4c>
  400aee:	3b01      	subs	r3, #1
  400af0:	1a9b      	subs	r3, r3, r2
  400af2:	f023 0303 	bic.w	r3, r3, #3
  400af6:	3304      	adds	r3, #4
  400af8:	4413      	add	r3, r2
                *pDest++ = 0;
  400afa:	2100      	movs	r1, #0
  400afc:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  400b00:	4293      	cmp	r3, r2
  400b02:	d1fb      	bne.n	400afc <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  400b04:	4a18      	ldr	r2, [pc, #96]	; (400b68 <Reset_Handler+0xb0>)
  400b06:	4b19      	ldr	r3, [pc, #100]	; (400b6c <Reset_Handler+0xb4>)
  400b08:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  400b0c:	6093      	str	r3, [r2, #8]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400b0e:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400b12:	fab3 f383 	clz	r3, r3
  400b16:	095b      	lsrs	r3, r3, #5
  400b18:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  400b1a:	b672      	cpsid	i
  __ASM volatile ("dmb");
  400b1c:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400b20:	2200      	movs	r2, #0
  400b22:	4b13      	ldr	r3, [pc, #76]	; (400b70 <Reset_Handler+0xb8>)
  400b24:	701a      	strb	r2, [r3, #0]
	return flags;
  400b26:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  400b28:	4a12      	ldr	r2, [pc, #72]	; (400b74 <Reset_Handler+0xbc>)
  400b2a:	6813      	ldr	r3, [r2, #0]
  400b2c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  400b30:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  400b32:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400b36:	f3bf 8f6f 	isb	sy
	if (cpu_irq_is_enabled_flags(flags))
  400b3a:	b129      	cbz	r1, 400b48 <Reset_Handler+0x90>
		cpu_irq_enable();
  400b3c:	2201      	movs	r2, #1
  400b3e:	4b0c      	ldr	r3, [pc, #48]	; (400b70 <Reset_Handler+0xb8>)
  400b40:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  400b42:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400b46:	b662      	cpsie	i
        __libc_init_array();
  400b48:	4b0b      	ldr	r3, [pc, #44]	; (400b78 <Reset_Handler+0xc0>)
  400b4a:	4798      	blx	r3
        main();
  400b4c:	4b0b      	ldr	r3, [pc, #44]	; (400b7c <Reset_Handler+0xc4>)
  400b4e:	4798      	blx	r3
  400b50:	e7fe      	b.n	400b50 <Reset_Handler+0x98>
  400b52:	bf00      	nop
  400b54:	20400000 	.word	0x20400000
  400b58:	0040436c 	.word	0x0040436c
  400b5c:	204009c0 	.word	0x204009c0
  400b60:	20400b4c 	.word	0x20400b4c
  400b64:	204009c0 	.word	0x204009c0
  400b68:	e000ed00 	.word	0xe000ed00
  400b6c:	00400000 	.word	0x00400000
  400b70:	2040000a 	.word	0x2040000a
  400b74:	e000ed88 	.word	0xe000ed88
  400b78:	00401239 	.word	0x00401239
  400b7c:	00401145 	.word	0x00401145

00400b80 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  400b80:	4b3b      	ldr	r3, [pc, #236]	; (400c70 <SystemCoreClockUpdate+0xf0>)
  400b82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400b84:	f003 0303 	and.w	r3, r3, #3
  400b88:	2b01      	cmp	r3, #1
  400b8a:	d01d      	beq.n	400bc8 <SystemCoreClockUpdate+0x48>
  400b8c:	b183      	cbz	r3, 400bb0 <SystemCoreClockUpdate+0x30>
  400b8e:	2b02      	cmp	r3, #2
  400b90:	d036      	beq.n	400c00 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  400b92:	4b37      	ldr	r3, [pc, #220]	; (400c70 <SystemCoreClockUpdate+0xf0>)
  400b94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400b96:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400b9a:	2b70      	cmp	r3, #112	; 0x70
  400b9c:	d05f      	beq.n	400c5e <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400b9e:	4b34      	ldr	r3, [pc, #208]	; (400c70 <SystemCoreClockUpdate+0xf0>)
  400ba0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  400ba2:	4934      	ldr	r1, [pc, #208]	; (400c74 <SystemCoreClockUpdate+0xf4>)
  400ba4:	f3c2 1202 	ubfx	r2, r2, #4, #3
  400ba8:	680b      	ldr	r3, [r1, #0]
  400baa:	40d3      	lsrs	r3, r2
  400bac:	600b      	str	r3, [r1, #0]
  400bae:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  400bb0:	4b31      	ldr	r3, [pc, #196]	; (400c78 <SystemCoreClockUpdate+0xf8>)
  400bb2:	695b      	ldr	r3, [r3, #20]
  400bb4:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400bb8:	bf14      	ite	ne
  400bba:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  400bbe:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  400bc2:	4b2c      	ldr	r3, [pc, #176]	; (400c74 <SystemCoreClockUpdate+0xf4>)
  400bc4:	601a      	str	r2, [r3, #0]
  400bc6:	e7e4      	b.n	400b92 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400bc8:	4b29      	ldr	r3, [pc, #164]	; (400c70 <SystemCoreClockUpdate+0xf0>)
  400bca:	6a1b      	ldr	r3, [r3, #32]
  400bcc:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400bd0:	d003      	beq.n	400bda <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  400bd2:	4a2a      	ldr	r2, [pc, #168]	; (400c7c <SystemCoreClockUpdate+0xfc>)
  400bd4:	4b27      	ldr	r3, [pc, #156]	; (400c74 <SystemCoreClockUpdate+0xf4>)
  400bd6:	601a      	str	r2, [r3, #0]
  400bd8:	e7db      	b.n	400b92 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400bda:	4a29      	ldr	r2, [pc, #164]	; (400c80 <SystemCoreClockUpdate+0x100>)
  400bdc:	4b25      	ldr	r3, [pc, #148]	; (400c74 <SystemCoreClockUpdate+0xf4>)
  400bde:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  400be0:	4b23      	ldr	r3, [pc, #140]	; (400c70 <SystemCoreClockUpdate+0xf0>)
  400be2:	6a1b      	ldr	r3, [r3, #32]
  400be4:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400be8:	2b10      	cmp	r3, #16
  400bea:	d005      	beq.n	400bf8 <SystemCoreClockUpdate+0x78>
  400bec:	2b20      	cmp	r3, #32
  400bee:	d1d0      	bne.n	400b92 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  400bf0:	4a22      	ldr	r2, [pc, #136]	; (400c7c <SystemCoreClockUpdate+0xfc>)
  400bf2:	4b20      	ldr	r3, [pc, #128]	; (400c74 <SystemCoreClockUpdate+0xf4>)
  400bf4:	601a      	str	r2, [r3, #0]
          break;
  400bf6:	e7cc      	b.n	400b92 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  400bf8:	4a22      	ldr	r2, [pc, #136]	; (400c84 <SystemCoreClockUpdate+0x104>)
  400bfa:	4b1e      	ldr	r3, [pc, #120]	; (400c74 <SystemCoreClockUpdate+0xf4>)
  400bfc:	601a      	str	r2, [r3, #0]
          break;
  400bfe:	e7c8      	b.n	400b92 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400c00:	4b1b      	ldr	r3, [pc, #108]	; (400c70 <SystemCoreClockUpdate+0xf0>)
  400c02:	6a1b      	ldr	r3, [r3, #32]
  400c04:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400c08:	d016      	beq.n	400c38 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  400c0a:	4a1c      	ldr	r2, [pc, #112]	; (400c7c <SystemCoreClockUpdate+0xfc>)
  400c0c:	4b19      	ldr	r3, [pc, #100]	; (400c74 <SystemCoreClockUpdate+0xf4>)
  400c0e:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  400c10:	4b17      	ldr	r3, [pc, #92]	; (400c70 <SystemCoreClockUpdate+0xf0>)
  400c12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400c14:	f003 0303 	and.w	r3, r3, #3
  400c18:	2b02      	cmp	r3, #2
  400c1a:	d1ba      	bne.n	400b92 <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  400c1c:	4a14      	ldr	r2, [pc, #80]	; (400c70 <SystemCoreClockUpdate+0xf0>)
  400c1e:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  400c20:	6a92      	ldr	r2, [r2, #40]	; 0x28
  400c22:	4814      	ldr	r0, [pc, #80]	; (400c74 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  400c24:	f3c1 410a 	ubfx	r1, r1, #16, #11
  400c28:	6803      	ldr	r3, [r0, #0]
  400c2a:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  400c2e:	b2d2      	uxtb	r2, r2
  400c30:	fbb3 f3f2 	udiv	r3, r3, r2
  400c34:	6003      	str	r3, [r0, #0]
  400c36:	e7ac      	b.n	400b92 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400c38:	4a11      	ldr	r2, [pc, #68]	; (400c80 <SystemCoreClockUpdate+0x100>)
  400c3a:	4b0e      	ldr	r3, [pc, #56]	; (400c74 <SystemCoreClockUpdate+0xf4>)
  400c3c:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  400c3e:	4b0c      	ldr	r3, [pc, #48]	; (400c70 <SystemCoreClockUpdate+0xf0>)
  400c40:	6a1b      	ldr	r3, [r3, #32]
  400c42:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400c46:	2b10      	cmp	r3, #16
  400c48:	d005      	beq.n	400c56 <SystemCoreClockUpdate+0xd6>
  400c4a:	2b20      	cmp	r3, #32
  400c4c:	d1e0      	bne.n	400c10 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  400c4e:	4a0b      	ldr	r2, [pc, #44]	; (400c7c <SystemCoreClockUpdate+0xfc>)
  400c50:	4b08      	ldr	r3, [pc, #32]	; (400c74 <SystemCoreClockUpdate+0xf4>)
  400c52:	601a      	str	r2, [r3, #0]
          break;
  400c54:	e7dc      	b.n	400c10 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  400c56:	4a0b      	ldr	r2, [pc, #44]	; (400c84 <SystemCoreClockUpdate+0x104>)
  400c58:	4b06      	ldr	r3, [pc, #24]	; (400c74 <SystemCoreClockUpdate+0xf4>)
  400c5a:	601a      	str	r2, [r3, #0]
          break;
  400c5c:	e7d8      	b.n	400c10 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  400c5e:	4a05      	ldr	r2, [pc, #20]	; (400c74 <SystemCoreClockUpdate+0xf4>)
  400c60:	6813      	ldr	r3, [r2, #0]
  400c62:	4909      	ldr	r1, [pc, #36]	; (400c88 <SystemCoreClockUpdate+0x108>)
  400c64:	fba1 1303 	umull	r1, r3, r1, r3
  400c68:	085b      	lsrs	r3, r3, #1
  400c6a:	6013      	str	r3, [r2, #0]
  400c6c:	4770      	bx	lr
  400c6e:	bf00      	nop
  400c70:	400e0600 	.word	0x400e0600
  400c74:	2040000c 	.word	0x2040000c
  400c78:	400e1810 	.word	0x400e1810
  400c7c:	00b71b00 	.word	0x00b71b00
  400c80:	003d0900 	.word	0x003d0900
  400c84:	007a1200 	.word	0x007a1200
  400c88:	aaaaaaab 	.word	0xaaaaaaab

00400c8c <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  400c8c:	4b16      	ldr	r3, [pc, #88]	; (400ce8 <system_init_flash+0x5c>)
  400c8e:	4298      	cmp	r0, r3
  400c90:	d913      	bls.n	400cba <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  400c92:	4b16      	ldr	r3, [pc, #88]	; (400cec <system_init_flash+0x60>)
  400c94:	4298      	cmp	r0, r3
  400c96:	d915      	bls.n	400cc4 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  400c98:	4b15      	ldr	r3, [pc, #84]	; (400cf0 <system_init_flash+0x64>)
  400c9a:	4298      	cmp	r0, r3
  400c9c:	d916      	bls.n	400ccc <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  400c9e:	4b15      	ldr	r3, [pc, #84]	; (400cf4 <system_init_flash+0x68>)
  400ca0:	4298      	cmp	r0, r3
  400ca2:	d917      	bls.n	400cd4 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  400ca4:	4b14      	ldr	r3, [pc, #80]	; (400cf8 <system_init_flash+0x6c>)
  400ca6:	4298      	cmp	r0, r3
  400ca8:	d918      	bls.n	400cdc <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  400caa:	4b14      	ldr	r3, [pc, #80]	; (400cfc <system_init_flash+0x70>)
  400cac:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400cae:	bf94      	ite	ls
  400cb0:	4a13      	ldrls	r2, [pc, #76]	; (400d00 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  400cb2:	4a14      	ldrhi	r2, [pc, #80]	; (400d04 <system_init_flash+0x78>)
  400cb4:	4b14      	ldr	r3, [pc, #80]	; (400d08 <system_init_flash+0x7c>)
  400cb6:	601a      	str	r2, [r3, #0]
  400cb8:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400cba:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  400cbe:	4b12      	ldr	r3, [pc, #72]	; (400d08 <system_init_flash+0x7c>)
  400cc0:	601a      	str	r2, [r3, #0]
  400cc2:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400cc4:	4a11      	ldr	r2, [pc, #68]	; (400d0c <system_init_flash+0x80>)
  400cc6:	4b10      	ldr	r3, [pc, #64]	; (400d08 <system_init_flash+0x7c>)
  400cc8:	601a      	str	r2, [r3, #0]
  400cca:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400ccc:	4a10      	ldr	r2, [pc, #64]	; (400d10 <system_init_flash+0x84>)
  400cce:	4b0e      	ldr	r3, [pc, #56]	; (400d08 <system_init_flash+0x7c>)
  400cd0:	601a      	str	r2, [r3, #0]
  400cd2:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400cd4:	4a0f      	ldr	r2, [pc, #60]	; (400d14 <system_init_flash+0x88>)
  400cd6:	4b0c      	ldr	r3, [pc, #48]	; (400d08 <system_init_flash+0x7c>)
  400cd8:	601a      	str	r2, [r3, #0]
  400cda:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  400cdc:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  400ce0:	4b09      	ldr	r3, [pc, #36]	; (400d08 <system_init_flash+0x7c>)
  400ce2:	601a      	str	r2, [r3, #0]
  400ce4:	4770      	bx	lr
  400ce6:	bf00      	nop
  400ce8:	015ef3bf 	.word	0x015ef3bf
  400cec:	02bde77f 	.word	0x02bde77f
  400cf0:	041cdb3f 	.word	0x041cdb3f
  400cf4:	057bceff 	.word	0x057bceff
  400cf8:	06dac2bf 	.word	0x06dac2bf
  400cfc:	0839b67f 	.word	0x0839b67f
  400d00:	04000500 	.word	0x04000500
  400d04:	04000600 	.word	0x04000600
  400d08:	400e0c00 	.word	0x400e0c00
  400d0c:	04000100 	.word	0x04000100
  400d10:	04000200 	.word	0x04000200
  400d14:	04000300 	.word	0x04000300

00400d18 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  400d18:	4b0a      	ldr	r3, [pc, #40]	; (400d44 <_sbrk+0x2c>)
  400d1a:	681b      	ldr	r3, [r3, #0]
  400d1c:	b153      	cbz	r3, 400d34 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  400d1e:	4b09      	ldr	r3, [pc, #36]	; (400d44 <_sbrk+0x2c>)
  400d20:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  400d22:	181a      	adds	r2, r3, r0
  400d24:	4908      	ldr	r1, [pc, #32]	; (400d48 <_sbrk+0x30>)
  400d26:	4291      	cmp	r1, r2
  400d28:	db08      	blt.n	400d3c <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  400d2a:	4610      	mov	r0, r2
  400d2c:	4a05      	ldr	r2, [pc, #20]	; (400d44 <_sbrk+0x2c>)
  400d2e:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  400d30:	4618      	mov	r0, r3
  400d32:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  400d34:	4a05      	ldr	r2, [pc, #20]	; (400d4c <_sbrk+0x34>)
  400d36:	4b03      	ldr	r3, [pc, #12]	; (400d44 <_sbrk+0x2c>)
  400d38:	601a      	str	r2, [r3, #0]
  400d3a:	e7f0      	b.n	400d1e <_sbrk+0x6>
		return (caddr_t) -1;	
  400d3c:	f04f 30ff 	mov.w	r0, #4294967295
}
  400d40:	4770      	bx	lr
  400d42:	bf00      	nop
  400d44:	20400a50 	.word	0x20400a50
  400d48:	2045fffc 	.word	0x2045fffc
  400d4c:	20402d50 	.word	0x20402d50

00400d50 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  400d50:	f04f 30ff 	mov.w	r0, #4294967295
  400d54:	4770      	bx	lr

00400d56 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  400d56:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  400d5a:	604b      	str	r3, [r1, #4]

	return 0;
}
  400d5c:	2000      	movs	r0, #0
  400d5e:	4770      	bx	lr

00400d60 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  400d60:	2001      	movs	r0, #1
  400d62:	4770      	bx	lr

00400d64 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  400d64:	2000      	movs	r0, #0
  400d66:	4770      	bx	lr

00400d68 <afec_pot_end_conversion>:
	afec->AFEC_CSELR = afec_ch;
  400d68:	4b04      	ldr	r3, [pc, #16]	; (400d7c <afec_pot_end_conversion+0x14>)
  400d6a:	2205      	movs	r2, #5
  400d6c:	665a      	str	r2, [r3, #100]	; 0x64
	return afec->AFEC_CDR;
  400d6e:	6e9a      	ldr	r2, [r3, #104]	; 0x68
	stdio_serial_init(CONF_UART, &uart_serial_options);
}

static void afec_pot_end_conversion(void)
{
	g_ul_value = afec_channel_get_value(POT_AFEC, POT_AFEC_CH);
  400d70:	4b03      	ldr	r3, [pc, #12]	; (400d80 <afec_pot_end_conversion+0x18>)
  400d72:	601a      	str	r2, [r3, #0]
	is_conversion_done = true;
  400d74:	2201      	movs	r2, #1
  400d76:	4b03      	ldr	r3, [pc, #12]	; (400d84 <afec_pot_end_conversion+0x1c>)
  400d78:	701a      	strb	r2, [r3, #0]
  400d7a:	4770      	bx	lr
  400d7c:	4003c000 	.word	0x4003c000
  400d80:	20400a54 	.word	0x20400a54
  400d84:	20400a58 	.word	0x20400a58

00400d88 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  400d88:	b5f0      	push	{r4, r5, r6, r7, lr}
  400d8a:	b083      	sub	sp, #12
  400d8c:	4605      	mov	r5, r0
  400d8e:	460c      	mov	r4, r1
	uint32_t val = 0;
  400d90:	2300      	movs	r3, #0
  400d92:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400d94:	4b2a      	ldr	r3, [pc, #168]	; (400e40 <usart_serial_getchar+0xb8>)
  400d96:	4298      	cmp	r0, r3
  400d98:	d013      	beq.n	400dc2 <usart_serial_getchar+0x3a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400d9a:	4b2a      	ldr	r3, [pc, #168]	; (400e44 <usart_serial_getchar+0xbc>)
  400d9c:	4298      	cmp	r0, r3
  400d9e:	d018      	beq.n	400dd2 <usart_serial_getchar+0x4a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  400da0:	4b29      	ldr	r3, [pc, #164]	; (400e48 <usart_serial_getchar+0xc0>)
  400da2:	4298      	cmp	r0, r3
  400da4:	d01d      	beq.n	400de2 <usart_serial_getchar+0x5a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  400da6:	4b29      	ldr	r3, [pc, #164]	; (400e4c <usart_serial_getchar+0xc4>)
  400da8:	429d      	cmp	r5, r3
  400daa:	d022      	beq.n	400df2 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400dac:	4b28      	ldr	r3, [pc, #160]	; (400e50 <usart_serial_getchar+0xc8>)
  400dae:	429d      	cmp	r5, r3
  400db0:	d027      	beq.n	400e02 <usart_serial_getchar+0x7a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400db2:	4b28      	ldr	r3, [pc, #160]	; (400e54 <usart_serial_getchar+0xcc>)
  400db4:	429d      	cmp	r5, r3
  400db6:	d02e      	beq.n	400e16 <usart_serial_getchar+0x8e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  400db8:	4b27      	ldr	r3, [pc, #156]	; (400e58 <usart_serial_getchar+0xd0>)
  400dba:	429d      	cmp	r5, r3
  400dbc:	d035      	beq.n	400e2a <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  400dbe:	b003      	add	sp, #12
  400dc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  400dc2:	461f      	mov	r7, r3
  400dc4:	4e25      	ldr	r6, [pc, #148]	; (400e5c <usart_serial_getchar+0xd4>)
  400dc6:	4621      	mov	r1, r4
  400dc8:	4638      	mov	r0, r7
  400dca:	47b0      	blx	r6
  400dcc:	2800      	cmp	r0, #0
  400dce:	d1fa      	bne.n	400dc6 <usart_serial_getchar+0x3e>
  400dd0:	e7e9      	b.n	400da6 <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  400dd2:	461f      	mov	r7, r3
  400dd4:	4e21      	ldr	r6, [pc, #132]	; (400e5c <usart_serial_getchar+0xd4>)
  400dd6:	4621      	mov	r1, r4
  400dd8:	4638      	mov	r0, r7
  400dda:	47b0      	blx	r6
  400ddc:	2800      	cmp	r0, #0
  400dde:	d1fa      	bne.n	400dd6 <usart_serial_getchar+0x4e>
  400de0:	e7e4      	b.n	400dac <usart_serial_getchar+0x24>
		while (uart_read((Uart*)p_usart, data));
  400de2:	461f      	mov	r7, r3
  400de4:	4e1d      	ldr	r6, [pc, #116]	; (400e5c <usart_serial_getchar+0xd4>)
  400de6:	4621      	mov	r1, r4
  400de8:	4638      	mov	r0, r7
  400dea:	47b0      	blx	r6
  400dec:	2800      	cmp	r0, #0
  400dee:	d1fa      	bne.n	400de6 <usart_serial_getchar+0x5e>
  400df0:	e7df      	b.n	400db2 <usart_serial_getchar+0x2a>
		while (uart_read((Uart*)p_usart, data));
  400df2:	461f      	mov	r7, r3
  400df4:	4e19      	ldr	r6, [pc, #100]	; (400e5c <usart_serial_getchar+0xd4>)
  400df6:	4621      	mov	r1, r4
  400df8:	4638      	mov	r0, r7
  400dfa:	47b0      	blx	r6
  400dfc:	2800      	cmp	r0, #0
  400dfe:	d1fa      	bne.n	400df6 <usart_serial_getchar+0x6e>
  400e00:	e7da      	b.n	400db8 <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
  400e02:	461e      	mov	r6, r3
  400e04:	4d16      	ldr	r5, [pc, #88]	; (400e60 <usart_serial_getchar+0xd8>)
  400e06:	a901      	add	r1, sp, #4
  400e08:	4630      	mov	r0, r6
  400e0a:	47a8      	blx	r5
  400e0c:	2800      	cmp	r0, #0
  400e0e:	d1fa      	bne.n	400e06 <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
  400e10:	9b01      	ldr	r3, [sp, #4]
  400e12:	7023      	strb	r3, [r4, #0]
  400e14:	e7d3      	b.n	400dbe <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  400e16:	461e      	mov	r6, r3
  400e18:	4d11      	ldr	r5, [pc, #68]	; (400e60 <usart_serial_getchar+0xd8>)
  400e1a:	a901      	add	r1, sp, #4
  400e1c:	4630      	mov	r0, r6
  400e1e:	47a8      	blx	r5
  400e20:	2800      	cmp	r0, #0
  400e22:	d1fa      	bne.n	400e1a <usart_serial_getchar+0x92>
		*data = (uint8_t)(val & 0xFF);
  400e24:	9b01      	ldr	r3, [sp, #4]
  400e26:	7023      	strb	r3, [r4, #0]
  400e28:	e7c9      	b.n	400dbe <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  400e2a:	461e      	mov	r6, r3
  400e2c:	4d0c      	ldr	r5, [pc, #48]	; (400e60 <usart_serial_getchar+0xd8>)
  400e2e:	a901      	add	r1, sp, #4
  400e30:	4630      	mov	r0, r6
  400e32:	47a8      	blx	r5
  400e34:	2800      	cmp	r0, #0
  400e36:	d1fa      	bne.n	400e2e <usart_serial_getchar+0xa6>
		*data = (uint8_t)(val & 0xFF);
  400e38:	9b01      	ldr	r3, [sp, #4]
  400e3a:	7023      	strb	r3, [r4, #0]
}
  400e3c:	e7bf      	b.n	400dbe <usart_serial_getchar+0x36>
  400e3e:	bf00      	nop
  400e40:	400e0800 	.word	0x400e0800
  400e44:	400e0a00 	.word	0x400e0a00
  400e48:	400e1a00 	.word	0x400e1a00
  400e4c:	400e1c00 	.word	0x400e1c00
  400e50:	40024000 	.word	0x40024000
  400e54:	40028000 	.word	0x40028000
  400e58:	4002c000 	.word	0x4002c000
  400e5c:	00400637 	.word	0x00400637
  400e60:	00400333 	.word	0x00400333

00400e64 <usart_serial_putchar>:
{
  400e64:	b570      	push	{r4, r5, r6, lr}
  400e66:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  400e68:	4b2a      	ldr	r3, [pc, #168]	; (400f14 <usart_serial_putchar+0xb0>)
  400e6a:	4298      	cmp	r0, r3
  400e6c:	d013      	beq.n	400e96 <usart_serial_putchar+0x32>
	if (UART1 == (Uart*)p_usart) {
  400e6e:	4b2a      	ldr	r3, [pc, #168]	; (400f18 <usart_serial_putchar+0xb4>)
  400e70:	4298      	cmp	r0, r3
  400e72:	d019      	beq.n	400ea8 <usart_serial_putchar+0x44>
	if (UART2 == (Uart*)p_usart) {
  400e74:	4b29      	ldr	r3, [pc, #164]	; (400f1c <usart_serial_putchar+0xb8>)
  400e76:	4298      	cmp	r0, r3
  400e78:	d01f      	beq.n	400eba <usart_serial_putchar+0x56>
	if (UART3 == (Uart*)p_usart) {
  400e7a:	4b29      	ldr	r3, [pc, #164]	; (400f20 <usart_serial_putchar+0xbc>)
  400e7c:	4298      	cmp	r0, r3
  400e7e:	d025      	beq.n	400ecc <usart_serial_putchar+0x68>
	if (USART0 == p_usart) {
  400e80:	4b28      	ldr	r3, [pc, #160]	; (400f24 <usart_serial_putchar+0xc0>)
  400e82:	4298      	cmp	r0, r3
  400e84:	d02b      	beq.n	400ede <usart_serial_putchar+0x7a>
	if (USART1 == p_usart) {
  400e86:	4b28      	ldr	r3, [pc, #160]	; (400f28 <usart_serial_putchar+0xc4>)
  400e88:	4298      	cmp	r0, r3
  400e8a:	d031      	beq.n	400ef0 <usart_serial_putchar+0x8c>
	if (USART2 == p_usart) {
  400e8c:	4b27      	ldr	r3, [pc, #156]	; (400f2c <usart_serial_putchar+0xc8>)
  400e8e:	4298      	cmp	r0, r3
  400e90:	d037      	beq.n	400f02 <usart_serial_putchar+0x9e>
	return 0;
  400e92:	2000      	movs	r0, #0
}
  400e94:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  400e96:	461e      	mov	r6, r3
  400e98:	4d25      	ldr	r5, [pc, #148]	; (400f30 <usart_serial_putchar+0xcc>)
  400e9a:	4621      	mov	r1, r4
  400e9c:	4630      	mov	r0, r6
  400e9e:	47a8      	blx	r5
  400ea0:	2800      	cmp	r0, #0
  400ea2:	d1fa      	bne.n	400e9a <usart_serial_putchar+0x36>
		return 1;
  400ea4:	2001      	movs	r0, #1
  400ea6:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  400ea8:	461e      	mov	r6, r3
  400eaa:	4d21      	ldr	r5, [pc, #132]	; (400f30 <usart_serial_putchar+0xcc>)
  400eac:	4621      	mov	r1, r4
  400eae:	4630      	mov	r0, r6
  400eb0:	47a8      	blx	r5
  400eb2:	2800      	cmp	r0, #0
  400eb4:	d1fa      	bne.n	400eac <usart_serial_putchar+0x48>
		return 1;
  400eb6:	2001      	movs	r0, #1
  400eb8:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  400eba:	461e      	mov	r6, r3
  400ebc:	4d1c      	ldr	r5, [pc, #112]	; (400f30 <usart_serial_putchar+0xcc>)
  400ebe:	4621      	mov	r1, r4
  400ec0:	4630      	mov	r0, r6
  400ec2:	47a8      	blx	r5
  400ec4:	2800      	cmp	r0, #0
  400ec6:	d1fa      	bne.n	400ebe <usart_serial_putchar+0x5a>
		return 1;
  400ec8:	2001      	movs	r0, #1
  400eca:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  400ecc:	461e      	mov	r6, r3
  400ece:	4d18      	ldr	r5, [pc, #96]	; (400f30 <usart_serial_putchar+0xcc>)
  400ed0:	4621      	mov	r1, r4
  400ed2:	4630      	mov	r0, r6
  400ed4:	47a8      	blx	r5
  400ed6:	2800      	cmp	r0, #0
  400ed8:	d1fa      	bne.n	400ed0 <usart_serial_putchar+0x6c>
		return 1;
  400eda:	2001      	movs	r0, #1
  400edc:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400ede:	461e      	mov	r6, r3
  400ee0:	4d14      	ldr	r5, [pc, #80]	; (400f34 <usart_serial_putchar+0xd0>)
  400ee2:	4621      	mov	r1, r4
  400ee4:	4630      	mov	r0, r6
  400ee6:	47a8      	blx	r5
  400ee8:	2800      	cmp	r0, #0
  400eea:	d1fa      	bne.n	400ee2 <usart_serial_putchar+0x7e>
		return 1;
  400eec:	2001      	movs	r0, #1
  400eee:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400ef0:	461e      	mov	r6, r3
  400ef2:	4d10      	ldr	r5, [pc, #64]	; (400f34 <usart_serial_putchar+0xd0>)
  400ef4:	4621      	mov	r1, r4
  400ef6:	4630      	mov	r0, r6
  400ef8:	47a8      	blx	r5
  400efa:	2800      	cmp	r0, #0
  400efc:	d1fa      	bne.n	400ef4 <usart_serial_putchar+0x90>
		return 1;
  400efe:	2001      	movs	r0, #1
  400f00:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400f02:	461e      	mov	r6, r3
  400f04:	4d0b      	ldr	r5, [pc, #44]	; (400f34 <usart_serial_putchar+0xd0>)
  400f06:	4621      	mov	r1, r4
  400f08:	4630      	mov	r0, r6
  400f0a:	47a8      	blx	r5
  400f0c:	2800      	cmp	r0, #0
  400f0e:	d1fa      	bne.n	400f06 <usart_serial_putchar+0xa2>
		return 1;
  400f10:	2001      	movs	r0, #1
  400f12:	bd70      	pop	{r4, r5, r6, pc}
  400f14:	400e0800 	.word	0x400e0800
  400f18:	400e0a00 	.word	0x400e0a00
  400f1c:	400e1a00 	.word	0x400e1a00
  400f20:	400e1c00 	.word	0x400e1c00
  400f24:	40024000 	.word	0x40024000
  400f28:	40028000 	.word	0x40028000
  400f2c:	4002c000 	.word	0x4002c000
  400f30:	00400625 	.word	0x00400625
  400f34:	0040031d 	.word	0x0040031d

00400f38 <pot_init>:
}

void pot_init(void){
  400f38:	b530      	push	{r4, r5, lr}
  400f3a:	b089      	sub	sp, #36	; 0x24
	pmc_enable_periph_clk(POT_AFEC_ID);
  400f3c:	201d      	movs	r0, #29
  400f3e:	4b17      	ldr	r3, [pc, #92]	; (400f9c <pot_init+0x64>)
  400f40:	4798      	blx	r3
	afec_enable(POT_AFEC);
  400f42:	4c17      	ldr	r4, [pc, #92]	; (400fa0 <pot_init+0x68>)
  400f44:	4620      	mov	r0, r4
  400f46:	4b17      	ldr	r3, [pc, #92]	; (400fa4 <pot_init+0x6c>)
  400f48:	4798      	blx	r3
	struct afec_config afec_cfg;
	afec_get_config_defaults(&afec_cfg);
  400f4a:	a802      	add	r0, sp, #8
  400f4c:	4b16      	ldr	r3, [pc, #88]	; (400fa8 <pot_init+0x70>)
  400f4e:	4798      	blx	r3
	afec_init(POT_AFEC, &afec_cfg);
  400f50:	a902      	add	r1, sp, #8
  400f52:	4620      	mov	r0, r4
  400f54:	4b15      	ldr	r3, [pc, #84]	; (400fac <pot_init+0x74>)
  400f56:	4798      	blx	r3
	reg = afec->AFEC_MR;
  400f58:	6863      	ldr	r3, [r4, #4]
		reg &= ~(AFEC_MR_TRGSEL_Msk | AFEC_MR_TRGEN | AFEC_MR_FREERUN_ON);
  400f5a:	f023 038f 	bic.w	r3, r3, #143	; 0x8f
	afec->AFEC_MR = reg;
  400f5e:	6063      	str	r3, [r4, #4]
	afec_set_trigger(POT_AFEC, AFEC_TRIG_SW);

	struct afec_ch_config afec_ch_cfg;
	afec_ch_get_config_defaults(&afec_ch_cfg);
  400f60:	a801      	add	r0, sp, #4
  400f62:	4b13      	ldr	r3, [pc, #76]	; (400fb0 <pot_init+0x78>)
  400f64:	4798      	blx	r3
	afec_ch_cfg.gain = AFEC_GAINVALUE_0;
  400f66:	2300      	movs	r3, #0
  400f68:	f88d 3005 	strb.w	r3, [sp, #5]
	afec_ch_set_config(POT_AFEC, POT_AFEC_CH, &afec_ch_cfg);
  400f6c:	aa01      	add	r2, sp, #4
  400f6e:	2105      	movs	r1, #5
  400f70:	4620      	mov	r0, r4
  400f72:	4b10      	ldr	r3, [pc, #64]	; (400fb4 <pot_init+0x7c>)
  400f74:	4798      	blx	r3
	afec->AFEC_CSELR = afec_ch;
  400f76:	2105      	movs	r1, #5
  400f78:	6661      	str	r1, [r4, #100]	; 0x64
	afec->AFEC_COCR = (aoffset & AFEC_COCR_AOFF_Msk);
  400f7a:	f44f 7300 	mov.w	r3, #512	; 0x200
  400f7e:	66e3      	str	r3, [r4, #108]	; 0x6c
	afec_channel_set_analog_offset(AFEC0, AFEC_CHANNEL_5, 0x200); // internal ADC offset is 0x200, it should cancel it and shift to 0
	afec_set_callback(POT_AFEC, POT_AFEC_CH_IR, afec_pot_end_conversion, 1);
  400f80:	2301      	movs	r3, #1
  400f82:	4a0d      	ldr	r2, [pc, #52]	; (400fb8 <pot_init+0x80>)
  400f84:	4620      	mov	r0, r4
  400f86:	4d0d      	ldr	r5, [pc, #52]	; (400fbc <pot_init+0x84>)
  400f88:	47a8      	blx	r5
	afec->AFEC_CHER = (afec_ch == AFEC_CHANNEL_ALL) ?
  400f8a:	2320      	movs	r3, #32
  400f8c:	6163      	str	r3, [r4, #20]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400f8e:	2240      	movs	r2, #64	; 0x40
  400f90:	4b0b      	ldr	r3, [pc, #44]	; (400fc0 <pot_init+0x88>)
  400f92:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
	afec_channel_enable(POT_AFEC, POT_AFEC_CH);
	NVIC_SetPriority(AFEC0_IRQn, 10);
}
  400f96:	b009      	add	sp, #36	; 0x24
  400f98:	bd30      	pop	{r4, r5, pc}
  400f9a:	bf00      	nop
  400f9c:	00400a61 	.word	0x00400a61
  400fa0:	4003c000 	.word	0x4003c000
  400fa4:	004005c1 	.word	0x004005c1
  400fa8:	00400405 	.word	0x00400405
  400fac:	00400441 	.word	0x00400441
  400fb0:	00400435 	.word	0x00400435
  400fb4:	004003d5 	.word	0x004003d5
  400fb8:	00400d69 	.word	0x00400d69
  400fbc:	00400541 	.word	0x00400541
  400fc0:	e000e100 	.word	0xe000e100

00400fc4 <pot_enable_interrupt>:

void pot_enable_interrupt(void){
  400fc4:	b508      	push	{r3, lr}
	afec_enable_interrupt(POT_AFEC, POT_AFEC_CH_IR);
  400fc6:	2105      	movs	r1, #5
  400fc8:	4803      	ldr	r0, [pc, #12]	; (400fd8 <pot_enable_interrupt+0x14>)
  400fca:	4b04      	ldr	r3, [pc, #16]	; (400fdc <pot_enable_interrupt+0x18>)
  400fcc:	4798      	blx	r3
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400fce:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400fd2:	4b03      	ldr	r3, [pc, #12]	; (400fe0 <pot_enable_interrupt+0x1c>)
  400fd4:	601a      	str	r2, [r3, #0]
  400fd6:	bd08      	pop	{r3, pc}
  400fd8:	4003c000 	.word	0x4003c000
  400fdc:	00400509 	.word	0x00400509
  400fe0:	e000e100 	.word	0xe000e100

00400fe4 <pot_convert>:
	NVIC_EnableIRQ(AFEC0_IRQn);
}

void pot_convert(void){
	if(!is_conversion_done){
  400fe4:	4b03      	ldr	r3, [pc, #12]	; (400ff4 <pot_convert+0x10>)
  400fe6:	781b      	ldrb	r3, [r3, #0]
  400fe8:	b913      	cbnz	r3, 400ff0 <pot_convert+0xc>
	afec->AFEC_CR = AFEC_CR_START;
  400fea:	2202      	movs	r2, #2
  400fec:	4b02      	ldr	r3, [pc, #8]	; (400ff8 <pot_convert+0x14>)
  400fee:	601a      	str	r2, [r3, #0]
  400ff0:	4770      	bx	lr
  400ff2:	bf00      	nop
  400ff4:	20400a58 	.word	0x20400a58
  400ff8:	4003c000 	.word	0x4003c000

00400ffc <init>:
		afec_start_software_conversion(AFEC0);
	}
}

void init()
{
  400ffc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  401000:	b089      	sub	sp, #36	; 0x24
	
	sysclk_init();
  401002:	4b39      	ldr	r3, [pc, #228]	; (4010e8 <init+0xec>)
  401004:	4798      	blx	r3
	
	board_init();
  401006:	4b39      	ldr	r3, [pc, #228]	; (4010ec <init+0xf0>)
  401008:	4798      	blx	r3
  40100a:	200e      	movs	r0, #14
  40100c:	4d38      	ldr	r5, [pc, #224]	; (4010f0 <init+0xf4>)
  40100e:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  401010:	4e38      	ldr	r6, [pc, #224]	; (4010f4 <init+0xf8>)
  401012:	4b39      	ldr	r3, [pc, #228]	; (4010f8 <init+0xfc>)
  401014:	601e      	str	r6, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  401016:	4a39      	ldr	r2, [pc, #228]	; (4010fc <init+0x100>)
  401018:	4b39      	ldr	r3, [pc, #228]	; (401100 <init+0x104>)
  40101a:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  40101c:	4a39      	ldr	r2, [pc, #228]	; (401104 <init+0x108>)
  40101e:	4b3a      	ldr	r3, [pc, #232]	; (401108 <init+0x10c>)
  401020:	601a      	str	r2, [r3, #0]
	usart_settings.baudrate = opt->baudrate;
  401022:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  401026:	9302      	str	r3, [sp, #8]
	usart_settings.char_length = opt->charlength;
  401028:	23c0      	movs	r3, #192	; 0xc0
  40102a:	9303      	str	r3, [sp, #12]
	usart_settings.parity_type = opt->paritytype;
  40102c:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401030:	9304      	str	r3, [sp, #16]
	usart_settings.stop_bits= opt->stopbits;
  401032:	2400      	movs	r4, #0
  401034:	9405      	str	r4, [sp, #20]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  401036:	9406      	str	r4, [sp, #24]
  401038:	200e      	movs	r0, #14
  40103a:	47a8      	blx	r5
		usart_init_rs232(p_usart, &usart_settings,
  40103c:	4a33      	ldr	r2, [pc, #204]	; (40110c <init+0x110>)
  40103e:	a902      	add	r1, sp, #8
  401040:	4630      	mov	r0, r6
  401042:	4b33      	ldr	r3, [pc, #204]	; (401110 <init+0x114>)
  401044:	4798      	blx	r3
		usart_enable_tx(p_usart);
  401046:	4630      	mov	r0, r6
  401048:	4b32      	ldr	r3, [pc, #200]	; (401114 <init+0x118>)
  40104a:	4798      	blx	r3
		usart_enable_rx(p_usart);
  40104c:	4630      	mov	r0, r6
  40104e:	4b32      	ldr	r3, [pc, #200]	; (401118 <init+0x11c>)
  401050:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  401052:	4f32      	ldr	r7, [pc, #200]	; (40111c <init+0x120>)
  401054:	683b      	ldr	r3, [r7, #0]
  401056:	4621      	mov	r1, r4
  401058:	6898      	ldr	r0, [r3, #8]
  40105a:	4e31      	ldr	r6, [pc, #196]	; (401120 <init+0x124>)
  40105c:	47b0      	blx	r6
	setbuf(stdin, NULL);
  40105e:	683b      	ldr	r3, [r7, #0]
  401060:	4621      	mov	r1, r4
  401062:	6858      	ldr	r0, [r3, #4]
  401064:	47b0      	blx	r6
	#define IN4_VERM			PIOC
	#define IN4_VERM_ID			ID_PIOC
	#define IN4_VERM_IDX		17
	#define IN4_VERM_IDX_MASK (1 << IN4_VERM_IDX)
	
	pmc_enable_periph_clk(IN1_M1_A_ID);
  401066:	2010      	movs	r0, #16
  401068:	47a8      	blx	r5
	pio_set_output(IN1_M1_A, IN1_M1_A_IDX_MASK, 1, 0, 0);
  40106a:	f8df 90d0 	ldr.w	r9, [pc, #208]	; 40113c <init+0x140>
  40106e:	9400      	str	r4, [sp, #0]
  401070:	4623      	mov	r3, r4
  401072:	2201      	movs	r2, #1
  401074:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401078:	4648      	mov	r0, r9
  40107a:	4f2a      	ldr	r7, [pc, #168]	; (401124 <init+0x128>)
  40107c:	47b8      	blx	r7
	
	pmc_enable_periph_clk(IN2_M1_B_ID);
  40107e:	200a      	movs	r0, #10
  401080:	47a8      	blx	r5
	pio_set_output(IN2_M1_B, IN2_M1_B_IDX_MASK, 1, 0, 0);
  401082:	f8df 80bc 	ldr.w	r8, [pc, #188]	; 401140 <init+0x144>
  401086:	9400      	str	r4, [sp, #0]
  401088:	4623      	mov	r3, r4
  40108a:	2201      	movs	r2, #1
  40108c:	4611      	mov	r1, r2
  40108e:	4640      	mov	r0, r8
  401090:	47b8      	blx	r7
	
	pmc_enable_periph_clk(IN3_VERD_ID);
  401092:	200c      	movs	r0, #12
  401094:	47a8      	blx	r5
	pio_set_output(IN3_VERD, IN3_VERD_IDX_MASK, 1, 0, 0);
  401096:	4e24      	ldr	r6, [pc, #144]	; (401128 <init+0x12c>)
  401098:	9400      	str	r4, [sp, #0]
  40109a:	4623      	mov	r3, r4
  40109c:	2201      	movs	r2, #1
  40109e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  4010a2:	4630      	mov	r0, r6
  4010a4:	47b8      	blx	r7
	
	pmc_enable_periph_clk(IN4_VERM_ID);
  4010a6:	200c      	movs	r0, #12
  4010a8:	47a8      	blx	r5
	pio_set_output(IN4_VERM, IN4_VERM_IDX_MASK, 1, 0, 0);
  4010aa:	9400      	str	r4, [sp, #0]
  4010ac:	4623      	mov	r3, r4
  4010ae:	2201      	movs	r2, #1
  4010b0:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  4010b4:	4630      	mov	r0, r6
  4010b6:	47b8      	blx	r7
	
	pio_clear(IN1_M1_A, IN1_M1_A_IDX_MASK); //Desaciona Motor M1_A
  4010b8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4010bc:	4648      	mov	r0, r9
  4010be:	4c1b      	ldr	r4, [pc, #108]	; (40112c <init+0x130>)
  4010c0:	47a0      	blx	r4
	pio_clear(IN2_M1_B, IN2_M1_B_IDX_MASK); //Desaciona Motor M1_B
  4010c2:	2101      	movs	r1, #1
  4010c4:	4640      	mov	r0, r8
  4010c6:	47a0      	blx	r4
	pio_set(IN3_VERD, IN3_VERD_IDX_MASK); //Desaciona a cor VERDE da fita
  4010c8:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  4010cc:	4630      	mov	r0, r6
  4010ce:	4c18      	ldr	r4, [pc, #96]	; (401130 <init+0x134>)
  4010d0:	47a0      	blx	r4
	pio_set(IN4_VERM, IN4_VERM_IDX_MASK); //Desaciona a cor VERMELHA da fita
  4010d2:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  4010d6:	4630      	mov	r0, r6
  4010d8:	47a0      	blx	r4
	
	pot_init(); //Chama funo de inicializao do potenciometro (AFEC0 / CHANNEL5) -> Pino PB2 
  4010da:	4b16      	ldr	r3, [pc, #88]	; (401134 <init+0x138>)
  4010dc:	4798      	blx	r3
	pot_enable_interrupt(); //Habilita interrupo para a leitura analgica do AFEC0
  4010de:	4b16      	ldr	r3, [pc, #88]	; (401138 <init+0x13c>)
  4010e0:	4798      	blx	r3
	
}
  4010e2:	b009      	add	sp, #36	; 0x24
  4010e4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4010e8:	0040064d 	.word	0x0040064d
  4010ec:	004006bd 	.word	0x004006bd
  4010f0:	00400a61 	.word	0x00400a61
  4010f4:	40028000 	.word	0x40028000
  4010f8:	20400a98 	.word	0x20400a98
  4010fc:	00400e65 	.word	0x00400e65
  401100:	20400a94 	.word	0x20400a94
  401104:	00400d89 	.word	0x00400d89
  401108:	20400a90 	.word	0x20400a90
  40110c:	08f0d180 	.word	0x08f0d180
  401110:	004002bd 	.word	0x004002bd
  401114:	00400311 	.word	0x00400311
  401118:	00400317 	.word	0x00400317
  40111c:	20400010 	.word	0x20400010
  401120:	0040134d 	.word	0x0040134d
  401124:	0040085d 	.word	0x0040085d
  401128:	400e1200 	.word	0x400e1200
  40112c:	00400859 	.word	0x00400859
  401130:	00400855 	.word	0x00400855
  401134:	00400f39 	.word	0x00400f39
  401138:	00400fc5 	.word	0x00400fc5
  40113c:	400e1400 	.word	0x400e1400
  401140:	400e0e00 	.word	0x400e0e00

00401144 <main>:



int main (void)
{
  401144:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	init();
  401148:	4b2f      	ldr	r3, [pc, #188]	; (401208 <main+0xc4>)
  40114a:	4798      	blx	r3

	uint32_t g_percentage = 0;
  40114c:	2500      	movs	r5, #0

	while(1){
		
		pot_convert();
  40114e:	f8df a0dc 	ldr.w	sl, [pc, #220]	; 40122c <main+0xe8>
		
		if(is_conversion_done){
  401152:	f8df 90dc 	ldr.w	r9, [pc, #220]	; 401230 <main+0xec>
			delay_us(500);
		}
		
		else{
			//Desaciona cor VERMELHO e aciona cor VERDE
			pio_clear(IN3_VERD, IN3_VERD_IDX_MASK);
  401156:	4e2d      	ldr	r6, [pc, #180]	; (40120c <main+0xc8>)
  401158:	4c2d      	ldr	r4, [pc, #180]	; (401210 <main+0xcc>)
			pio_clear(IN1_M1_A, IN1_M1_A_IDX_MASK);
  40115a:	f8df 80d8 	ldr.w	r8, [pc, #216]	; 401234 <main+0xf0>
			pio_set(IN2_M1_B, IN2_M1_B_IDX_MASK);
  40115e:	4f2d      	ldr	r7, [pc, #180]	; (401214 <main+0xd0>)
  401160:	e033      	b.n	4011ca <main+0x86>
			g_percentage = (100*g_ul_value) / 4096; //Converte o valor lido em porcentagem
  401162:	4b2d      	ldr	r3, [pc, #180]	; (401218 <main+0xd4>)
  401164:	681b      	ldr	r3, [r3, #0]
  401166:	2564      	movs	r5, #100	; 0x64
  401168:	fb05 f503 	mul.w	r5, r5, r3
  40116c:	0b2d      	lsrs	r5, r5, #12
			printf("temp 0 : %d\r\n", g_percentage);
  40116e:	4629      	mov	r1, r5
  401170:	482a      	ldr	r0, [pc, #168]	; (40121c <main+0xd8>)
  401172:	4b2b      	ldr	r3, [pc, #172]	; (401220 <main+0xdc>)
  401174:	4798      	blx	r3
			is_conversion_done = false;
  401176:	2300      	movs	r3, #0
  401178:	f889 3000 	strb.w	r3, [r9]
  40117c:	e02a      	b.n	4011d4 <main+0x90>
			pio_set(IN1_M1_A, IN1_M1_A_IDX_MASK);
  40117e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401182:	4640      	mov	r0, r8
  401184:	f8df b0a0 	ldr.w	fp, [pc, #160]	; 401228 <main+0xe4>
  401188:	47d8      	blx	fp
			pio_clear(IN2_M1_B, IN2_M1_B_IDX_MASK);
  40118a:	2101      	movs	r1, #1
  40118c:	4638      	mov	r0, r7
  40118e:	47a0      	blx	r4
			pio_set(IN3_VERD, IN3_VERD_IDX_MASK);
  401190:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  401194:	4630      	mov	r0, r6
  401196:	47d8      	blx	fp
			pio_clear(IN4_VERM, IN4_VERM_IDX_MASK);
  401198:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  40119c:	4630      	mov	r0, r6
  40119e:	47a0      	blx	r4
			delay_us(500);
  4011a0:	f246 20c7 	movw	r0, #25287	; 0x62c7
  4011a4:	4b1f      	ldr	r3, [pc, #124]	; (401224 <main+0xe0>)
  4011a6:	4798      	blx	r3
  4011a8:	e008      	b.n	4011bc <main+0x78>
			pio_clear(IN3_VERD, IN3_VERD_IDX_MASK);
  4011aa:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  4011ae:	4630      	mov	r0, r6
  4011b0:	47a0      	blx	r4
			pio_set(IN4_VERM, IN4_VERM_IDX_MASK);
  4011b2:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  4011b6:	4630      	mov	r0, r6
  4011b8:	4b1b      	ldr	r3, [pc, #108]	; (401228 <main+0xe4>)
  4011ba:	4798      	blx	r3
			//=================================
		}
		
		//Desaciona Motor
		pio_clear(IN1_M1_A, IN1_M1_A_IDX_MASK);
  4011bc:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4011c0:	4640      	mov	r0, r8
  4011c2:	47a0      	blx	r4
		pio_clear(IN2_M1_B, IN2_M1_B_IDX_MASK);
  4011c4:	2101      	movs	r1, #1
  4011c6:	4638      	mov	r0, r7
  4011c8:	47a0      	blx	r4
		pot_convert();
  4011ca:	47d0      	blx	sl
		if(is_conversion_done){
  4011cc:	f899 3000 	ldrb.w	r3, [r9]
  4011d0:	2b00      	cmp	r3, #0
  4011d2:	d1c6      	bne.n	401162 <main+0x1e>
		if(g_percentage>51){
  4011d4:	2d33      	cmp	r5, #51	; 0x33
  4011d6:	d8d2      	bhi.n	40117e <main+0x3a>
		else if (g_percentage<49){
  4011d8:	2d30      	cmp	r5, #48	; 0x30
  4011da:	d8e6      	bhi.n	4011aa <main+0x66>
			pio_clear(IN1_M1_A, IN1_M1_A_IDX_MASK);
  4011dc:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4011e0:	4640      	mov	r0, r8
  4011e2:	47a0      	blx	r4
			pio_set(IN2_M1_B, IN2_M1_B_IDX_MASK);
  4011e4:	2101      	movs	r1, #1
  4011e6:	4638      	mov	r0, r7
  4011e8:	f8df b03c 	ldr.w	fp, [pc, #60]	; 401228 <main+0xe4>
  4011ec:	47d8      	blx	fp
			pio_set(IN3_VERD, IN3_VERD_IDX_MASK);
  4011ee:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  4011f2:	4630      	mov	r0, r6
  4011f4:	47d8      	blx	fp
			pio_clear(IN4_VERM, IN4_VERM_IDX_MASK);
  4011f6:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  4011fa:	4630      	mov	r0, r6
  4011fc:	47a0      	blx	r4
			delay_us(500);
  4011fe:	f246 20c7 	movw	r0, #25287	; 0x62c7
  401202:	4b08      	ldr	r3, [pc, #32]	; (401224 <main+0xe0>)
  401204:	4798      	blx	r3
  401206:	e7d9      	b.n	4011bc <main+0x78>
  401208:	00400ffd 	.word	0x00400ffd
  40120c:	400e1200 	.word	0x400e1200
  401210:	00400859 	.word	0x00400859
  401214:	400e0e00 	.word	0x400e0e00
  401218:	20400a54 	.word	0x20400a54
  40121c:	004041c8 	.word	0x004041c8
  401220:	00401289 	.word	0x00401289
  401224:	20400001 	.word	0x20400001
  401228:	00400855 	.word	0x00400855
  40122c:	00400fe5 	.word	0x00400fe5
  401230:	20400a58 	.word	0x20400a58
  401234:	400e1400 	.word	0x400e1400

00401238 <__libc_init_array>:
  401238:	b570      	push	{r4, r5, r6, lr}
  40123a:	4e0f      	ldr	r6, [pc, #60]	; (401278 <__libc_init_array+0x40>)
  40123c:	4d0f      	ldr	r5, [pc, #60]	; (40127c <__libc_init_array+0x44>)
  40123e:	1b76      	subs	r6, r6, r5
  401240:	10b6      	asrs	r6, r6, #2
  401242:	bf18      	it	ne
  401244:	2400      	movne	r4, #0
  401246:	d005      	beq.n	401254 <__libc_init_array+0x1c>
  401248:	3401      	adds	r4, #1
  40124a:	f855 3b04 	ldr.w	r3, [r5], #4
  40124e:	4798      	blx	r3
  401250:	42a6      	cmp	r6, r4
  401252:	d1f9      	bne.n	401248 <__libc_init_array+0x10>
  401254:	4e0a      	ldr	r6, [pc, #40]	; (401280 <__libc_init_array+0x48>)
  401256:	4d0b      	ldr	r5, [pc, #44]	; (401284 <__libc_init_array+0x4c>)
  401258:	1b76      	subs	r6, r6, r5
  40125a:	f003 f871 	bl	404340 <_init>
  40125e:	10b6      	asrs	r6, r6, #2
  401260:	bf18      	it	ne
  401262:	2400      	movne	r4, #0
  401264:	d006      	beq.n	401274 <__libc_init_array+0x3c>
  401266:	3401      	adds	r4, #1
  401268:	f855 3b04 	ldr.w	r3, [r5], #4
  40126c:	4798      	blx	r3
  40126e:	42a6      	cmp	r6, r4
  401270:	d1f9      	bne.n	401266 <__libc_init_array+0x2e>
  401272:	bd70      	pop	{r4, r5, r6, pc}
  401274:	bd70      	pop	{r4, r5, r6, pc}
  401276:	bf00      	nop
  401278:	0040434c 	.word	0x0040434c
  40127c:	0040434c 	.word	0x0040434c
  401280:	00404354 	.word	0x00404354
  401284:	0040434c 	.word	0x0040434c

00401288 <iprintf>:
  401288:	b40f      	push	{r0, r1, r2, r3}
  40128a:	b500      	push	{lr}
  40128c:	4907      	ldr	r1, [pc, #28]	; (4012ac <iprintf+0x24>)
  40128e:	b083      	sub	sp, #12
  401290:	ab04      	add	r3, sp, #16
  401292:	6808      	ldr	r0, [r1, #0]
  401294:	f853 2b04 	ldr.w	r2, [r3], #4
  401298:	6881      	ldr	r1, [r0, #8]
  40129a:	9301      	str	r3, [sp, #4]
  40129c:	f000 f966 	bl	40156c <_vfiprintf_r>
  4012a0:	b003      	add	sp, #12
  4012a2:	f85d eb04 	ldr.w	lr, [sp], #4
  4012a6:	b004      	add	sp, #16
  4012a8:	4770      	bx	lr
  4012aa:	bf00      	nop
  4012ac:	20400010 	.word	0x20400010

004012b0 <memset>:
  4012b0:	b470      	push	{r4, r5, r6}
  4012b2:	0786      	lsls	r6, r0, #30
  4012b4:	d046      	beq.n	401344 <memset+0x94>
  4012b6:	1e54      	subs	r4, r2, #1
  4012b8:	2a00      	cmp	r2, #0
  4012ba:	d041      	beq.n	401340 <memset+0x90>
  4012bc:	b2ca      	uxtb	r2, r1
  4012be:	4603      	mov	r3, r0
  4012c0:	e002      	b.n	4012c8 <memset+0x18>
  4012c2:	f114 34ff 	adds.w	r4, r4, #4294967295
  4012c6:	d33b      	bcc.n	401340 <memset+0x90>
  4012c8:	f803 2b01 	strb.w	r2, [r3], #1
  4012cc:	079d      	lsls	r5, r3, #30
  4012ce:	d1f8      	bne.n	4012c2 <memset+0x12>
  4012d0:	2c03      	cmp	r4, #3
  4012d2:	d92e      	bls.n	401332 <memset+0x82>
  4012d4:	b2cd      	uxtb	r5, r1
  4012d6:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  4012da:	2c0f      	cmp	r4, #15
  4012dc:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  4012e0:	d919      	bls.n	401316 <memset+0x66>
  4012e2:	f103 0210 	add.w	r2, r3, #16
  4012e6:	4626      	mov	r6, r4
  4012e8:	3e10      	subs	r6, #16
  4012ea:	2e0f      	cmp	r6, #15
  4012ec:	f842 5c10 	str.w	r5, [r2, #-16]
  4012f0:	f842 5c0c 	str.w	r5, [r2, #-12]
  4012f4:	f842 5c08 	str.w	r5, [r2, #-8]
  4012f8:	f842 5c04 	str.w	r5, [r2, #-4]
  4012fc:	f102 0210 	add.w	r2, r2, #16
  401300:	d8f2      	bhi.n	4012e8 <memset+0x38>
  401302:	f1a4 0210 	sub.w	r2, r4, #16
  401306:	f022 020f 	bic.w	r2, r2, #15
  40130a:	f004 040f 	and.w	r4, r4, #15
  40130e:	3210      	adds	r2, #16
  401310:	2c03      	cmp	r4, #3
  401312:	4413      	add	r3, r2
  401314:	d90d      	bls.n	401332 <memset+0x82>
  401316:	461e      	mov	r6, r3
  401318:	4622      	mov	r2, r4
  40131a:	3a04      	subs	r2, #4
  40131c:	2a03      	cmp	r2, #3
  40131e:	f846 5b04 	str.w	r5, [r6], #4
  401322:	d8fa      	bhi.n	40131a <memset+0x6a>
  401324:	1f22      	subs	r2, r4, #4
  401326:	f022 0203 	bic.w	r2, r2, #3
  40132a:	3204      	adds	r2, #4
  40132c:	4413      	add	r3, r2
  40132e:	f004 0403 	and.w	r4, r4, #3
  401332:	b12c      	cbz	r4, 401340 <memset+0x90>
  401334:	b2c9      	uxtb	r1, r1
  401336:	441c      	add	r4, r3
  401338:	f803 1b01 	strb.w	r1, [r3], #1
  40133c:	429c      	cmp	r4, r3
  40133e:	d1fb      	bne.n	401338 <memset+0x88>
  401340:	bc70      	pop	{r4, r5, r6}
  401342:	4770      	bx	lr
  401344:	4614      	mov	r4, r2
  401346:	4603      	mov	r3, r0
  401348:	e7c2      	b.n	4012d0 <memset+0x20>
  40134a:	bf00      	nop

0040134c <setbuf>:
  40134c:	2900      	cmp	r1, #0
  40134e:	bf0c      	ite	eq
  401350:	2202      	moveq	r2, #2
  401352:	2200      	movne	r2, #0
  401354:	f44f 6380 	mov.w	r3, #1024	; 0x400
  401358:	f000 b800 	b.w	40135c <setvbuf>

0040135c <setvbuf>:
  40135c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  401360:	4c61      	ldr	r4, [pc, #388]	; (4014e8 <setvbuf+0x18c>)
  401362:	6825      	ldr	r5, [r4, #0]
  401364:	b083      	sub	sp, #12
  401366:	4604      	mov	r4, r0
  401368:	460f      	mov	r7, r1
  40136a:	4690      	mov	r8, r2
  40136c:	461e      	mov	r6, r3
  40136e:	b115      	cbz	r5, 401376 <setvbuf+0x1a>
  401370:	6bab      	ldr	r3, [r5, #56]	; 0x38
  401372:	2b00      	cmp	r3, #0
  401374:	d064      	beq.n	401440 <setvbuf+0xe4>
  401376:	f1b8 0f02 	cmp.w	r8, #2
  40137a:	d006      	beq.n	40138a <setvbuf+0x2e>
  40137c:	f1b8 0f01 	cmp.w	r8, #1
  401380:	f200 809f 	bhi.w	4014c2 <setvbuf+0x166>
  401384:	2e00      	cmp	r6, #0
  401386:	f2c0 809c 	blt.w	4014c2 <setvbuf+0x166>
  40138a:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40138c:	07d8      	lsls	r0, r3, #31
  40138e:	d534      	bpl.n	4013fa <setvbuf+0x9e>
  401390:	4621      	mov	r1, r4
  401392:	4628      	mov	r0, r5
  401394:	f001 f888 	bl	4024a8 <_fflush_r>
  401398:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40139a:	b141      	cbz	r1, 4013ae <setvbuf+0x52>
  40139c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4013a0:	4299      	cmp	r1, r3
  4013a2:	d002      	beq.n	4013aa <setvbuf+0x4e>
  4013a4:	4628      	mov	r0, r5
  4013a6:	f001 f9fd 	bl	4027a4 <_free_r>
  4013aa:	2300      	movs	r3, #0
  4013ac:	6323      	str	r3, [r4, #48]	; 0x30
  4013ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4013b2:	2200      	movs	r2, #0
  4013b4:	61a2      	str	r2, [r4, #24]
  4013b6:	6062      	str	r2, [r4, #4]
  4013b8:	061a      	lsls	r2, r3, #24
  4013ba:	d43a      	bmi.n	401432 <setvbuf+0xd6>
  4013bc:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  4013c0:	f023 0303 	bic.w	r3, r3, #3
  4013c4:	f1b8 0f02 	cmp.w	r8, #2
  4013c8:	81a3      	strh	r3, [r4, #12]
  4013ca:	d01d      	beq.n	401408 <setvbuf+0xac>
  4013cc:	ab01      	add	r3, sp, #4
  4013ce:	466a      	mov	r2, sp
  4013d0:	4621      	mov	r1, r4
  4013d2:	4628      	mov	r0, r5
  4013d4:	f001 fc84 	bl	402ce0 <__swhatbuf_r>
  4013d8:	89a3      	ldrh	r3, [r4, #12]
  4013da:	4318      	orrs	r0, r3
  4013dc:	81a0      	strh	r0, [r4, #12]
  4013de:	2e00      	cmp	r6, #0
  4013e0:	d132      	bne.n	401448 <setvbuf+0xec>
  4013e2:	9e00      	ldr	r6, [sp, #0]
  4013e4:	4630      	mov	r0, r6
  4013e6:	f001 fcf3 	bl	402dd0 <malloc>
  4013ea:	4607      	mov	r7, r0
  4013ec:	2800      	cmp	r0, #0
  4013ee:	d06b      	beq.n	4014c8 <setvbuf+0x16c>
  4013f0:	89a3      	ldrh	r3, [r4, #12]
  4013f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4013f6:	81a3      	strh	r3, [r4, #12]
  4013f8:	e028      	b.n	40144c <setvbuf+0xf0>
  4013fa:	89a3      	ldrh	r3, [r4, #12]
  4013fc:	0599      	lsls	r1, r3, #22
  4013fe:	d4c7      	bmi.n	401390 <setvbuf+0x34>
  401400:	6da0      	ldr	r0, [r4, #88]	; 0x58
  401402:	f001 fc69 	bl	402cd8 <__retarget_lock_acquire_recursive>
  401406:	e7c3      	b.n	401390 <setvbuf+0x34>
  401408:	2500      	movs	r5, #0
  40140a:	6e61      	ldr	r1, [r4, #100]	; 0x64
  40140c:	2600      	movs	r6, #0
  40140e:	f104 0243 	add.w	r2, r4, #67	; 0x43
  401412:	f043 0302 	orr.w	r3, r3, #2
  401416:	2001      	movs	r0, #1
  401418:	60a6      	str	r6, [r4, #8]
  40141a:	07ce      	lsls	r6, r1, #31
  40141c:	81a3      	strh	r3, [r4, #12]
  40141e:	6022      	str	r2, [r4, #0]
  401420:	6122      	str	r2, [r4, #16]
  401422:	6160      	str	r0, [r4, #20]
  401424:	d401      	bmi.n	40142a <setvbuf+0xce>
  401426:	0598      	lsls	r0, r3, #22
  401428:	d53e      	bpl.n	4014a8 <setvbuf+0x14c>
  40142a:	4628      	mov	r0, r5
  40142c:	b003      	add	sp, #12
  40142e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401432:	6921      	ldr	r1, [r4, #16]
  401434:	4628      	mov	r0, r5
  401436:	f001 f9b5 	bl	4027a4 <_free_r>
  40143a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40143e:	e7bd      	b.n	4013bc <setvbuf+0x60>
  401440:	4628      	mov	r0, r5
  401442:	f001 f889 	bl	402558 <__sinit>
  401446:	e796      	b.n	401376 <setvbuf+0x1a>
  401448:	2f00      	cmp	r7, #0
  40144a:	d0cb      	beq.n	4013e4 <setvbuf+0x88>
  40144c:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40144e:	2b00      	cmp	r3, #0
  401450:	d033      	beq.n	4014ba <setvbuf+0x15e>
  401452:	9b00      	ldr	r3, [sp, #0]
  401454:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  401458:	6027      	str	r7, [r4, #0]
  40145a:	429e      	cmp	r6, r3
  40145c:	bf1c      	itt	ne
  40145e:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  401462:	81a2      	strhne	r2, [r4, #12]
  401464:	f1b8 0f01 	cmp.w	r8, #1
  401468:	bf04      	itt	eq
  40146a:	f042 0201 	orreq.w	r2, r2, #1
  40146e:	81a2      	strheq	r2, [r4, #12]
  401470:	b292      	uxth	r2, r2
  401472:	f012 0308 	ands.w	r3, r2, #8
  401476:	6127      	str	r7, [r4, #16]
  401478:	6166      	str	r6, [r4, #20]
  40147a:	d00e      	beq.n	40149a <setvbuf+0x13e>
  40147c:	07d1      	lsls	r1, r2, #31
  40147e:	d51a      	bpl.n	4014b6 <setvbuf+0x15a>
  401480:	6e65      	ldr	r5, [r4, #100]	; 0x64
  401482:	4276      	negs	r6, r6
  401484:	2300      	movs	r3, #0
  401486:	f015 0501 	ands.w	r5, r5, #1
  40148a:	61a6      	str	r6, [r4, #24]
  40148c:	60a3      	str	r3, [r4, #8]
  40148e:	d009      	beq.n	4014a4 <setvbuf+0x148>
  401490:	2500      	movs	r5, #0
  401492:	4628      	mov	r0, r5
  401494:	b003      	add	sp, #12
  401496:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40149a:	60a3      	str	r3, [r4, #8]
  40149c:	6e65      	ldr	r5, [r4, #100]	; 0x64
  40149e:	f015 0501 	ands.w	r5, r5, #1
  4014a2:	d1f5      	bne.n	401490 <setvbuf+0x134>
  4014a4:	0593      	lsls	r3, r2, #22
  4014a6:	d4c0      	bmi.n	40142a <setvbuf+0xce>
  4014a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4014aa:	f001 fc17 	bl	402cdc <__retarget_lock_release_recursive>
  4014ae:	4628      	mov	r0, r5
  4014b0:	b003      	add	sp, #12
  4014b2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4014b6:	60a6      	str	r6, [r4, #8]
  4014b8:	e7f0      	b.n	40149c <setvbuf+0x140>
  4014ba:	4628      	mov	r0, r5
  4014bc:	f001 f84c 	bl	402558 <__sinit>
  4014c0:	e7c7      	b.n	401452 <setvbuf+0xf6>
  4014c2:	f04f 35ff 	mov.w	r5, #4294967295
  4014c6:	e7b0      	b.n	40142a <setvbuf+0xce>
  4014c8:	f8dd 9000 	ldr.w	r9, [sp]
  4014cc:	45b1      	cmp	r9, r6
  4014ce:	d004      	beq.n	4014da <setvbuf+0x17e>
  4014d0:	4648      	mov	r0, r9
  4014d2:	f001 fc7d 	bl	402dd0 <malloc>
  4014d6:	4607      	mov	r7, r0
  4014d8:	b920      	cbnz	r0, 4014e4 <setvbuf+0x188>
  4014da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4014de:	f04f 35ff 	mov.w	r5, #4294967295
  4014e2:	e792      	b.n	40140a <setvbuf+0xae>
  4014e4:	464e      	mov	r6, r9
  4014e6:	e783      	b.n	4013f0 <setvbuf+0x94>
  4014e8:	20400010 	.word	0x20400010

004014ec <__sprint_r.part.0>:
  4014ec:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4014f0:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  4014f2:	049c      	lsls	r4, r3, #18
  4014f4:	4693      	mov	fp, r2
  4014f6:	d52f      	bpl.n	401558 <__sprint_r.part.0+0x6c>
  4014f8:	6893      	ldr	r3, [r2, #8]
  4014fa:	6812      	ldr	r2, [r2, #0]
  4014fc:	b353      	cbz	r3, 401554 <__sprint_r.part.0+0x68>
  4014fe:	460e      	mov	r6, r1
  401500:	4607      	mov	r7, r0
  401502:	f102 0908 	add.w	r9, r2, #8
  401506:	e919 0420 	ldmdb	r9, {r5, sl}
  40150a:	ea5f 089a 	movs.w	r8, sl, lsr #2
  40150e:	d017      	beq.n	401540 <__sprint_r.part.0+0x54>
  401510:	3d04      	subs	r5, #4
  401512:	2400      	movs	r4, #0
  401514:	e001      	b.n	40151a <__sprint_r.part.0+0x2e>
  401516:	45a0      	cmp	r8, r4
  401518:	d010      	beq.n	40153c <__sprint_r.part.0+0x50>
  40151a:	4632      	mov	r2, r6
  40151c:	f855 1f04 	ldr.w	r1, [r5, #4]!
  401520:	4638      	mov	r0, r7
  401522:	f001 f8bb 	bl	40269c <_fputwc_r>
  401526:	1c43      	adds	r3, r0, #1
  401528:	f104 0401 	add.w	r4, r4, #1
  40152c:	d1f3      	bne.n	401516 <__sprint_r.part.0+0x2a>
  40152e:	2300      	movs	r3, #0
  401530:	f8cb 3008 	str.w	r3, [fp, #8]
  401534:	f8cb 3004 	str.w	r3, [fp, #4]
  401538:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40153c:	f8db 3008 	ldr.w	r3, [fp, #8]
  401540:	f02a 0a03 	bic.w	sl, sl, #3
  401544:	eba3 030a 	sub.w	r3, r3, sl
  401548:	f8cb 3008 	str.w	r3, [fp, #8]
  40154c:	f109 0908 	add.w	r9, r9, #8
  401550:	2b00      	cmp	r3, #0
  401552:	d1d8      	bne.n	401506 <__sprint_r.part.0+0x1a>
  401554:	2000      	movs	r0, #0
  401556:	e7ea      	b.n	40152e <__sprint_r.part.0+0x42>
  401558:	f001 fa0a 	bl	402970 <__sfvwrite_r>
  40155c:	2300      	movs	r3, #0
  40155e:	f8cb 3008 	str.w	r3, [fp, #8]
  401562:	f8cb 3004 	str.w	r3, [fp, #4]
  401566:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40156a:	bf00      	nop

0040156c <_vfiprintf_r>:
  40156c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401570:	b0ad      	sub	sp, #180	; 0xb4
  401572:	461d      	mov	r5, r3
  401574:	468b      	mov	fp, r1
  401576:	4690      	mov	r8, r2
  401578:	9307      	str	r3, [sp, #28]
  40157a:	9006      	str	r0, [sp, #24]
  40157c:	b118      	cbz	r0, 401586 <_vfiprintf_r+0x1a>
  40157e:	6b83      	ldr	r3, [r0, #56]	; 0x38
  401580:	2b00      	cmp	r3, #0
  401582:	f000 80f3 	beq.w	40176c <_vfiprintf_r+0x200>
  401586:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  40158a:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  40158e:	07df      	lsls	r7, r3, #31
  401590:	b281      	uxth	r1, r0
  401592:	d402      	bmi.n	40159a <_vfiprintf_r+0x2e>
  401594:	058e      	lsls	r6, r1, #22
  401596:	f140 80fc 	bpl.w	401792 <_vfiprintf_r+0x226>
  40159a:	048c      	lsls	r4, r1, #18
  40159c:	d40a      	bmi.n	4015b4 <_vfiprintf_r+0x48>
  40159e:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4015a2:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  4015a6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  4015aa:	f8ab 100c 	strh.w	r1, [fp, #12]
  4015ae:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  4015b2:	b289      	uxth	r1, r1
  4015b4:	0708      	lsls	r0, r1, #28
  4015b6:	f140 80b3 	bpl.w	401720 <_vfiprintf_r+0x1b4>
  4015ba:	f8db 3010 	ldr.w	r3, [fp, #16]
  4015be:	2b00      	cmp	r3, #0
  4015c0:	f000 80ae 	beq.w	401720 <_vfiprintf_r+0x1b4>
  4015c4:	f001 031a 	and.w	r3, r1, #26
  4015c8:	2b0a      	cmp	r3, #10
  4015ca:	f000 80b5 	beq.w	401738 <_vfiprintf_r+0x1cc>
  4015ce:	2300      	movs	r3, #0
  4015d0:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  4015d4:	930b      	str	r3, [sp, #44]	; 0x2c
  4015d6:	9311      	str	r3, [sp, #68]	; 0x44
  4015d8:	9310      	str	r3, [sp, #64]	; 0x40
  4015da:	9303      	str	r3, [sp, #12]
  4015dc:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  4015e0:	46ca      	mov	sl, r9
  4015e2:	f8cd b010 	str.w	fp, [sp, #16]
  4015e6:	f898 3000 	ldrb.w	r3, [r8]
  4015ea:	4644      	mov	r4, r8
  4015ec:	b1fb      	cbz	r3, 40162e <_vfiprintf_r+0xc2>
  4015ee:	2b25      	cmp	r3, #37	; 0x25
  4015f0:	d102      	bne.n	4015f8 <_vfiprintf_r+0x8c>
  4015f2:	e01c      	b.n	40162e <_vfiprintf_r+0xc2>
  4015f4:	2b25      	cmp	r3, #37	; 0x25
  4015f6:	d003      	beq.n	401600 <_vfiprintf_r+0x94>
  4015f8:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4015fc:	2b00      	cmp	r3, #0
  4015fe:	d1f9      	bne.n	4015f4 <_vfiprintf_r+0x88>
  401600:	eba4 0508 	sub.w	r5, r4, r8
  401604:	b19d      	cbz	r5, 40162e <_vfiprintf_r+0xc2>
  401606:	9b10      	ldr	r3, [sp, #64]	; 0x40
  401608:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40160a:	f8ca 8000 	str.w	r8, [sl]
  40160e:	3301      	adds	r3, #1
  401610:	442a      	add	r2, r5
  401612:	2b07      	cmp	r3, #7
  401614:	f8ca 5004 	str.w	r5, [sl, #4]
  401618:	9211      	str	r2, [sp, #68]	; 0x44
  40161a:	9310      	str	r3, [sp, #64]	; 0x40
  40161c:	dd7a      	ble.n	401714 <_vfiprintf_r+0x1a8>
  40161e:	2a00      	cmp	r2, #0
  401620:	f040 84b0 	bne.w	401f84 <_vfiprintf_r+0xa18>
  401624:	9b03      	ldr	r3, [sp, #12]
  401626:	9210      	str	r2, [sp, #64]	; 0x40
  401628:	442b      	add	r3, r5
  40162a:	46ca      	mov	sl, r9
  40162c:	9303      	str	r3, [sp, #12]
  40162e:	7823      	ldrb	r3, [r4, #0]
  401630:	2b00      	cmp	r3, #0
  401632:	f000 83e0 	beq.w	401df6 <_vfiprintf_r+0x88a>
  401636:	2000      	movs	r0, #0
  401638:	f04f 0300 	mov.w	r3, #0
  40163c:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  401640:	f104 0801 	add.w	r8, r4, #1
  401644:	7862      	ldrb	r2, [r4, #1]
  401646:	4605      	mov	r5, r0
  401648:	4606      	mov	r6, r0
  40164a:	4603      	mov	r3, r0
  40164c:	f04f 34ff 	mov.w	r4, #4294967295
  401650:	f108 0801 	add.w	r8, r8, #1
  401654:	f1a2 0120 	sub.w	r1, r2, #32
  401658:	2958      	cmp	r1, #88	; 0x58
  40165a:	f200 82de 	bhi.w	401c1a <_vfiprintf_r+0x6ae>
  40165e:	e8df f011 	tbh	[pc, r1, lsl #1]
  401662:	0221      	.short	0x0221
  401664:	02dc02dc 	.word	0x02dc02dc
  401668:	02dc0229 	.word	0x02dc0229
  40166c:	02dc02dc 	.word	0x02dc02dc
  401670:	02dc02dc 	.word	0x02dc02dc
  401674:	028902dc 	.word	0x028902dc
  401678:	02dc0295 	.word	0x02dc0295
  40167c:	02bd00a2 	.word	0x02bd00a2
  401680:	019f02dc 	.word	0x019f02dc
  401684:	01a401a4 	.word	0x01a401a4
  401688:	01a401a4 	.word	0x01a401a4
  40168c:	01a401a4 	.word	0x01a401a4
  401690:	01a401a4 	.word	0x01a401a4
  401694:	02dc01a4 	.word	0x02dc01a4
  401698:	02dc02dc 	.word	0x02dc02dc
  40169c:	02dc02dc 	.word	0x02dc02dc
  4016a0:	02dc02dc 	.word	0x02dc02dc
  4016a4:	02dc02dc 	.word	0x02dc02dc
  4016a8:	01b202dc 	.word	0x01b202dc
  4016ac:	02dc02dc 	.word	0x02dc02dc
  4016b0:	02dc02dc 	.word	0x02dc02dc
  4016b4:	02dc02dc 	.word	0x02dc02dc
  4016b8:	02dc02dc 	.word	0x02dc02dc
  4016bc:	02dc02dc 	.word	0x02dc02dc
  4016c0:	02dc0197 	.word	0x02dc0197
  4016c4:	02dc02dc 	.word	0x02dc02dc
  4016c8:	02dc02dc 	.word	0x02dc02dc
  4016cc:	02dc019b 	.word	0x02dc019b
  4016d0:	025302dc 	.word	0x025302dc
  4016d4:	02dc02dc 	.word	0x02dc02dc
  4016d8:	02dc02dc 	.word	0x02dc02dc
  4016dc:	02dc02dc 	.word	0x02dc02dc
  4016e0:	02dc02dc 	.word	0x02dc02dc
  4016e4:	02dc02dc 	.word	0x02dc02dc
  4016e8:	021b025a 	.word	0x021b025a
  4016ec:	02dc02dc 	.word	0x02dc02dc
  4016f0:	026e02dc 	.word	0x026e02dc
  4016f4:	02dc021b 	.word	0x02dc021b
  4016f8:	027302dc 	.word	0x027302dc
  4016fc:	01f502dc 	.word	0x01f502dc
  401700:	02090182 	.word	0x02090182
  401704:	02dc02d7 	.word	0x02dc02d7
  401708:	02dc029a 	.word	0x02dc029a
  40170c:	02dc00a7 	.word	0x02dc00a7
  401710:	022e02dc 	.word	0x022e02dc
  401714:	f10a 0a08 	add.w	sl, sl, #8
  401718:	9b03      	ldr	r3, [sp, #12]
  40171a:	442b      	add	r3, r5
  40171c:	9303      	str	r3, [sp, #12]
  40171e:	e786      	b.n	40162e <_vfiprintf_r+0xc2>
  401720:	4659      	mov	r1, fp
  401722:	9806      	ldr	r0, [sp, #24]
  401724:	f000 fdac 	bl	402280 <__swsetup_r>
  401728:	bb18      	cbnz	r0, 401772 <_vfiprintf_r+0x206>
  40172a:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  40172e:	f001 031a 	and.w	r3, r1, #26
  401732:	2b0a      	cmp	r3, #10
  401734:	f47f af4b 	bne.w	4015ce <_vfiprintf_r+0x62>
  401738:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  40173c:	2b00      	cmp	r3, #0
  40173e:	f6ff af46 	blt.w	4015ce <_vfiprintf_r+0x62>
  401742:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  401746:	07db      	lsls	r3, r3, #31
  401748:	d405      	bmi.n	401756 <_vfiprintf_r+0x1ea>
  40174a:	058f      	lsls	r7, r1, #22
  40174c:	d403      	bmi.n	401756 <_vfiprintf_r+0x1ea>
  40174e:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  401752:	f001 fac3 	bl	402cdc <__retarget_lock_release_recursive>
  401756:	462b      	mov	r3, r5
  401758:	4642      	mov	r2, r8
  40175a:	4659      	mov	r1, fp
  40175c:	9806      	ldr	r0, [sp, #24]
  40175e:	f000 fd4d 	bl	4021fc <__sbprintf>
  401762:	9003      	str	r0, [sp, #12]
  401764:	9803      	ldr	r0, [sp, #12]
  401766:	b02d      	add	sp, #180	; 0xb4
  401768:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40176c:	f000 fef4 	bl	402558 <__sinit>
  401770:	e709      	b.n	401586 <_vfiprintf_r+0x1a>
  401772:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  401776:	07d9      	lsls	r1, r3, #31
  401778:	d404      	bmi.n	401784 <_vfiprintf_r+0x218>
  40177a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  40177e:	059a      	lsls	r2, r3, #22
  401780:	f140 84aa 	bpl.w	4020d8 <_vfiprintf_r+0xb6c>
  401784:	f04f 33ff 	mov.w	r3, #4294967295
  401788:	9303      	str	r3, [sp, #12]
  40178a:	9803      	ldr	r0, [sp, #12]
  40178c:	b02d      	add	sp, #180	; 0xb4
  40178e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401792:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  401796:	f001 fa9f 	bl	402cd8 <__retarget_lock_acquire_recursive>
  40179a:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  40179e:	b281      	uxth	r1, r0
  4017a0:	e6fb      	b.n	40159a <_vfiprintf_r+0x2e>
  4017a2:	4276      	negs	r6, r6
  4017a4:	9207      	str	r2, [sp, #28]
  4017a6:	f043 0304 	orr.w	r3, r3, #4
  4017aa:	f898 2000 	ldrb.w	r2, [r8]
  4017ae:	e74f      	b.n	401650 <_vfiprintf_r+0xe4>
  4017b0:	9608      	str	r6, [sp, #32]
  4017b2:	069e      	lsls	r6, r3, #26
  4017b4:	f100 8450 	bmi.w	402058 <_vfiprintf_r+0xaec>
  4017b8:	9907      	ldr	r1, [sp, #28]
  4017ba:	06dd      	lsls	r5, r3, #27
  4017bc:	460a      	mov	r2, r1
  4017be:	f100 83ef 	bmi.w	401fa0 <_vfiprintf_r+0xa34>
  4017c2:	0658      	lsls	r0, r3, #25
  4017c4:	f140 83ec 	bpl.w	401fa0 <_vfiprintf_r+0xa34>
  4017c8:	880e      	ldrh	r6, [r1, #0]
  4017ca:	3104      	adds	r1, #4
  4017cc:	2700      	movs	r7, #0
  4017ce:	2201      	movs	r2, #1
  4017d0:	9107      	str	r1, [sp, #28]
  4017d2:	f04f 0100 	mov.w	r1, #0
  4017d6:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  4017da:	2500      	movs	r5, #0
  4017dc:	1c61      	adds	r1, r4, #1
  4017de:	f000 8116 	beq.w	401a0e <_vfiprintf_r+0x4a2>
  4017e2:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  4017e6:	9102      	str	r1, [sp, #8]
  4017e8:	ea56 0107 	orrs.w	r1, r6, r7
  4017ec:	f040 8114 	bne.w	401a18 <_vfiprintf_r+0x4ac>
  4017f0:	2c00      	cmp	r4, #0
  4017f2:	f040 835c 	bne.w	401eae <_vfiprintf_r+0x942>
  4017f6:	2a00      	cmp	r2, #0
  4017f8:	f040 83b7 	bne.w	401f6a <_vfiprintf_r+0x9fe>
  4017fc:	f013 0301 	ands.w	r3, r3, #1
  401800:	9305      	str	r3, [sp, #20]
  401802:	f000 8457 	beq.w	4020b4 <_vfiprintf_r+0xb48>
  401806:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  40180a:	2330      	movs	r3, #48	; 0x30
  40180c:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  401810:	9b05      	ldr	r3, [sp, #20]
  401812:	42a3      	cmp	r3, r4
  401814:	bfb8      	it	lt
  401816:	4623      	movlt	r3, r4
  401818:	9301      	str	r3, [sp, #4]
  40181a:	b10d      	cbz	r5, 401820 <_vfiprintf_r+0x2b4>
  40181c:	3301      	adds	r3, #1
  40181e:	9301      	str	r3, [sp, #4]
  401820:	9b02      	ldr	r3, [sp, #8]
  401822:	f013 0302 	ands.w	r3, r3, #2
  401826:	9309      	str	r3, [sp, #36]	; 0x24
  401828:	d002      	beq.n	401830 <_vfiprintf_r+0x2c4>
  40182a:	9b01      	ldr	r3, [sp, #4]
  40182c:	3302      	adds	r3, #2
  40182e:	9301      	str	r3, [sp, #4]
  401830:	9b02      	ldr	r3, [sp, #8]
  401832:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  401836:	930a      	str	r3, [sp, #40]	; 0x28
  401838:	f040 8217 	bne.w	401c6a <_vfiprintf_r+0x6fe>
  40183c:	9b08      	ldr	r3, [sp, #32]
  40183e:	9a01      	ldr	r2, [sp, #4]
  401840:	1a9d      	subs	r5, r3, r2
  401842:	2d00      	cmp	r5, #0
  401844:	f340 8211 	ble.w	401c6a <_vfiprintf_r+0x6fe>
  401848:	2d10      	cmp	r5, #16
  40184a:	f340 8490 	ble.w	40216e <_vfiprintf_r+0xc02>
  40184e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  401850:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401852:	4ec4      	ldr	r6, [pc, #784]	; (401b64 <_vfiprintf_r+0x5f8>)
  401854:	46d6      	mov	lr, sl
  401856:	2710      	movs	r7, #16
  401858:	46a2      	mov	sl, r4
  40185a:	4619      	mov	r1, r3
  40185c:	9c06      	ldr	r4, [sp, #24]
  40185e:	e007      	b.n	401870 <_vfiprintf_r+0x304>
  401860:	f101 0c02 	add.w	ip, r1, #2
  401864:	f10e 0e08 	add.w	lr, lr, #8
  401868:	4601      	mov	r1, r0
  40186a:	3d10      	subs	r5, #16
  40186c:	2d10      	cmp	r5, #16
  40186e:	dd11      	ble.n	401894 <_vfiprintf_r+0x328>
  401870:	1c48      	adds	r0, r1, #1
  401872:	3210      	adds	r2, #16
  401874:	2807      	cmp	r0, #7
  401876:	9211      	str	r2, [sp, #68]	; 0x44
  401878:	e88e 00c0 	stmia.w	lr, {r6, r7}
  40187c:	9010      	str	r0, [sp, #64]	; 0x40
  40187e:	ddef      	ble.n	401860 <_vfiprintf_r+0x2f4>
  401880:	2a00      	cmp	r2, #0
  401882:	f040 81e4 	bne.w	401c4e <_vfiprintf_r+0x6e2>
  401886:	3d10      	subs	r5, #16
  401888:	2d10      	cmp	r5, #16
  40188a:	4611      	mov	r1, r2
  40188c:	f04f 0c01 	mov.w	ip, #1
  401890:	46ce      	mov	lr, r9
  401892:	dced      	bgt.n	401870 <_vfiprintf_r+0x304>
  401894:	4654      	mov	r4, sl
  401896:	4661      	mov	r1, ip
  401898:	46f2      	mov	sl, lr
  40189a:	442a      	add	r2, r5
  40189c:	2907      	cmp	r1, #7
  40189e:	9211      	str	r2, [sp, #68]	; 0x44
  4018a0:	f8ca 6000 	str.w	r6, [sl]
  4018a4:	f8ca 5004 	str.w	r5, [sl, #4]
  4018a8:	9110      	str	r1, [sp, #64]	; 0x40
  4018aa:	f300 82ec 	bgt.w	401e86 <_vfiprintf_r+0x91a>
  4018ae:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4018b2:	f10a 0a08 	add.w	sl, sl, #8
  4018b6:	1c48      	adds	r0, r1, #1
  4018b8:	2d00      	cmp	r5, #0
  4018ba:	f040 81de 	bne.w	401c7a <_vfiprintf_r+0x70e>
  4018be:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4018c0:	2b00      	cmp	r3, #0
  4018c2:	f000 81f8 	beq.w	401cb6 <_vfiprintf_r+0x74a>
  4018c6:	3202      	adds	r2, #2
  4018c8:	a90e      	add	r1, sp, #56	; 0x38
  4018ca:	2302      	movs	r3, #2
  4018cc:	2807      	cmp	r0, #7
  4018ce:	9211      	str	r2, [sp, #68]	; 0x44
  4018d0:	9010      	str	r0, [sp, #64]	; 0x40
  4018d2:	e88a 000a 	stmia.w	sl, {r1, r3}
  4018d6:	f340 81ea 	ble.w	401cae <_vfiprintf_r+0x742>
  4018da:	2a00      	cmp	r2, #0
  4018dc:	f040 838c 	bne.w	401ff8 <_vfiprintf_r+0xa8c>
  4018e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4018e2:	2b80      	cmp	r3, #128	; 0x80
  4018e4:	f04f 0001 	mov.w	r0, #1
  4018e8:	4611      	mov	r1, r2
  4018ea:	46ca      	mov	sl, r9
  4018ec:	f040 81e7 	bne.w	401cbe <_vfiprintf_r+0x752>
  4018f0:	9b08      	ldr	r3, [sp, #32]
  4018f2:	9d01      	ldr	r5, [sp, #4]
  4018f4:	1b5e      	subs	r6, r3, r5
  4018f6:	2e00      	cmp	r6, #0
  4018f8:	f340 81e1 	ble.w	401cbe <_vfiprintf_r+0x752>
  4018fc:	2e10      	cmp	r6, #16
  4018fe:	4d9a      	ldr	r5, [pc, #616]	; (401b68 <_vfiprintf_r+0x5fc>)
  401900:	f340 8450 	ble.w	4021a4 <_vfiprintf_r+0xc38>
  401904:	46d4      	mov	ip, sl
  401906:	2710      	movs	r7, #16
  401908:	46a2      	mov	sl, r4
  40190a:	9c06      	ldr	r4, [sp, #24]
  40190c:	e007      	b.n	40191e <_vfiprintf_r+0x3b2>
  40190e:	f101 0e02 	add.w	lr, r1, #2
  401912:	f10c 0c08 	add.w	ip, ip, #8
  401916:	4601      	mov	r1, r0
  401918:	3e10      	subs	r6, #16
  40191a:	2e10      	cmp	r6, #16
  40191c:	dd11      	ble.n	401942 <_vfiprintf_r+0x3d6>
  40191e:	1c48      	adds	r0, r1, #1
  401920:	3210      	adds	r2, #16
  401922:	2807      	cmp	r0, #7
  401924:	9211      	str	r2, [sp, #68]	; 0x44
  401926:	e88c 00a0 	stmia.w	ip, {r5, r7}
  40192a:	9010      	str	r0, [sp, #64]	; 0x40
  40192c:	ddef      	ble.n	40190e <_vfiprintf_r+0x3a2>
  40192e:	2a00      	cmp	r2, #0
  401930:	f040 829d 	bne.w	401e6e <_vfiprintf_r+0x902>
  401934:	3e10      	subs	r6, #16
  401936:	2e10      	cmp	r6, #16
  401938:	f04f 0e01 	mov.w	lr, #1
  40193c:	4611      	mov	r1, r2
  40193e:	46cc      	mov	ip, r9
  401940:	dced      	bgt.n	40191e <_vfiprintf_r+0x3b2>
  401942:	4654      	mov	r4, sl
  401944:	46e2      	mov	sl, ip
  401946:	4432      	add	r2, r6
  401948:	f1be 0f07 	cmp.w	lr, #7
  40194c:	9211      	str	r2, [sp, #68]	; 0x44
  40194e:	e88a 0060 	stmia.w	sl, {r5, r6}
  401952:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  401956:	f300 8369 	bgt.w	40202c <_vfiprintf_r+0xac0>
  40195a:	f10a 0a08 	add.w	sl, sl, #8
  40195e:	f10e 0001 	add.w	r0, lr, #1
  401962:	4671      	mov	r1, lr
  401964:	e1ab      	b.n	401cbe <_vfiprintf_r+0x752>
  401966:	9608      	str	r6, [sp, #32]
  401968:	f013 0220 	ands.w	r2, r3, #32
  40196c:	f040 838c 	bne.w	402088 <_vfiprintf_r+0xb1c>
  401970:	f013 0110 	ands.w	r1, r3, #16
  401974:	f040 831a 	bne.w	401fac <_vfiprintf_r+0xa40>
  401978:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  40197c:	f000 8316 	beq.w	401fac <_vfiprintf_r+0xa40>
  401980:	9807      	ldr	r0, [sp, #28]
  401982:	460a      	mov	r2, r1
  401984:	4601      	mov	r1, r0
  401986:	3104      	adds	r1, #4
  401988:	8806      	ldrh	r6, [r0, #0]
  40198a:	9107      	str	r1, [sp, #28]
  40198c:	2700      	movs	r7, #0
  40198e:	e720      	b.n	4017d2 <_vfiprintf_r+0x266>
  401990:	9608      	str	r6, [sp, #32]
  401992:	f043 0310 	orr.w	r3, r3, #16
  401996:	e7e7      	b.n	401968 <_vfiprintf_r+0x3fc>
  401998:	9608      	str	r6, [sp, #32]
  40199a:	f043 0310 	orr.w	r3, r3, #16
  40199e:	e708      	b.n	4017b2 <_vfiprintf_r+0x246>
  4019a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4019a4:	f898 2000 	ldrb.w	r2, [r8]
  4019a8:	e652      	b.n	401650 <_vfiprintf_r+0xe4>
  4019aa:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4019ae:	2600      	movs	r6, #0
  4019b0:	f818 2b01 	ldrb.w	r2, [r8], #1
  4019b4:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  4019b8:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  4019bc:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4019c0:	2909      	cmp	r1, #9
  4019c2:	d9f5      	bls.n	4019b0 <_vfiprintf_r+0x444>
  4019c4:	e646      	b.n	401654 <_vfiprintf_r+0xe8>
  4019c6:	9608      	str	r6, [sp, #32]
  4019c8:	2800      	cmp	r0, #0
  4019ca:	f040 8408 	bne.w	4021de <_vfiprintf_r+0xc72>
  4019ce:	f043 0310 	orr.w	r3, r3, #16
  4019d2:	069e      	lsls	r6, r3, #26
  4019d4:	f100 834c 	bmi.w	402070 <_vfiprintf_r+0xb04>
  4019d8:	06dd      	lsls	r5, r3, #27
  4019da:	f100 82f3 	bmi.w	401fc4 <_vfiprintf_r+0xa58>
  4019de:	0658      	lsls	r0, r3, #25
  4019e0:	f140 82f0 	bpl.w	401fc4 <_vfiprintf_r+0xa58>
  4019e4:	9d07      	ldr	r5, [sp, #28]
  4019e6:	f9b5 6000 	ldrsh.w	r6, [r5]
  4019ea:	462a      	mov	r2, r5
  4019ec:	17f7      	asrs	r7, r6, #31
  4019ee:	3204      	adds	r2, #4
  4019f0:	4630      	mov	r0, r6
  4019f2:	4639      	mov	r1, r7
  4019f4:	9207      	str	r2, [sp, #28]
  4019f6:	2800      	cmp	r0, #0
  4019f8:	f171 0200 	sbcs.w	r2, r1, #0
  4019fc:	f2c0 835d 	blt.w	4020ba <_vfiprintf_r+0xb4e>
  401a00:	1c61      	adds	r1, r4, #1
  401a02:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401a06:	f04f 0201 	mov.w	r2, #1
  401a0a:	f47f aeea 	bne.w	4017e2 <_vfiprintf_r+0x276>
  401a0e:	ea56 0107 	orrs.w	r1, r6, r7
  401a12:	f000 824d 	beq.w	401eb0 <_vfiprintf_r+0x944>
  401a16:	9302      	str	r3, [sp, #8]
  401a18:	2a01      	cmp	r2, #1
  401a1a:	f000 828c 	beq.w	401f36 <_vfiprintf_r+0x9ca>
  401a1e:	2a02      	cmp	r2, #2
  401a20:	f040 825c 	bne.w	401edc <_vfiprintf_r+0x970>
  401a24:	980b      	ldr	r0, [sp, #44]	; 0x2c
  401a26:	46cb      	mov	fp, r9
  401a28:	0933      	lsrs	r3, r6, #4
  401a2a:	f006 010f 	and.w	r1, r6, #15
  401a2e:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  401a32:	093a      	lsrs	r2, r7, #4
  401a34:	461e      	mov	r6, r3
  401a36:	4617      	mov	r7, r2
  401a38:	5c43      	ldrb	r3, [r0, r1]
  401a3a:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  401a3e:	ea56 0307 	orrs.w	r3, r6, r7
  401a42:	d1f1      	bne.n	401a28 <_vfiprintf_r+0x4bc>
  401a44:	eba9 030b 	sub.w	r3, r9, fp
  401a48:	9305      	str	r3, [sp, #20]
  401a4a:	e6e1      	b.n	401810 <_vfiprintf_r+0x2a4>
  401a4c:	2800      	cmp	r0, #0
  401a4e:	f040 83c0 	bne.w	4021d2 <_vfiprintf_r+0xc66>
  401a52:	0699      	lsls	r1, r3, #26
  401a54:	f100 8367 	bmi.w	402126 <_vfiprintf_r+0xbba>
  401a58:	06da      	lsls	r2, r3, #27
  401a5a:	f100 80f1 	bmi.w	401c40 <_vfiprintf_r+0x6d4>
  401a5e:	065b      	lsls	r3, r3, #25
  401a60:	f140 80ee 	bpl.w	401c40 <_vfiprintf_r+0x6d4>
  401a64:	9a07      	ldr	r2, [sp, #28]
  401a66:	6813      	ldr	r3, [r2, #0]
  401a68:	3204      	adds	r2, #4
  401a6a:	9207      	str	r2, [sp, #28]
  401a6c:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  401a70:	801a      	strh	r2, [r3, #0]
  401a72:	e5b8      	b.n	4015e6 <_vfiprintf_r+0x7a>
  401a74:	9807      	ldr	r0, [sp, #28]
  401a76:	4a3d      	ldr	r2, [pc, #244]	; (401b6c <_vfiprintf_r+0x600>)
  401a78:	9608      	str	r6, [sp, #32]
  401a7a:	920b      	str	r2, [sp, #44]	; 0x2c
  401a7c:	6806      	ldr	r6, [r0, #0]
  401a7e:	2278      	movs	r2, #120	; 0x78
  401a80:	2130      	movs	r1, #48	; 0x30
  401a82:	3004      	adds	r0, #4
  401a84:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  401a88:	f043 0302 	orr.w	r3, r3, #2
  401a8c:	9007      	str	r0, [sp, #28]
  401a8e:	2700      	movs	r7, #0
  401a90:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  401a94:	2202      	movs	r2, #2
  401a96:	e69c      	b.n	4017d2 <_vfiprintf_r+0x266>
  401a98:	9608      	str	r6, [sp, #32]
  401a9a:	2800      	cmp	r0, #0
  401a9c:	d099      	beq.n	4019d2 <_vfiprintf_r+0x466>
  401a9e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  401aa2:	e796      	b.n	4019d2 <_vfiprintf_r+0x466>
  401aa4:	f898 2000 	ldrb.w	r2, [r8]
  401aa8:	2d00      	cmp	r5, #0
  401aaa:	f47f add1 	bne.w	401650 <_vfiprintf_r+0xe4>
  401aae:	2001      	movs	r0, #1
  401ab0:	2520      	movs	r5, #32
  401ab2:	e5cd      	b.n	401650 <_vfiprintf_r+0xe4>
  401ab4:	f043 0301 	orr.w	r3, r3, #1
  401ab8:	f898 2000 	ldrb.w	r2, [r8]
  401abc:	e5c8      	b.n	401650 <_vfiprintf_r+0xe4>
  401abe:	9608      	str	r6, [sp, #32]
  401ac0:	2800      	cmp	r0, #0
  401ac2:	f040 8393 	bne.w	4021ec <_vfiprintf_r+0xc80>
  401ac6:	4929      	ldr	r1, [pc, #164]	; (401b6c <_vfiprintf_r+0x600>)
  401ac8:	910b      	str	r1, [sp, #44]	; 0x2c
  401aca:	069f      	lsls	r7, r3, #26
  401acc:	f100 82e8 	bmi.w	4020a0 <_vfiprintf_r+0xb34>
  401ad0:	9807      	ldr	r0, [sp, #28]
  401ad2:	06de      	lsls	r6, r3, #27
  401ad4:	4601      	mov	r1, r0
  401ad6:	f100 8270 	bmi.w	401fba <_vfiprintf_r+0xa4e>
  401ada:	065d      	lsls	r5, r3, #25
  401adc:	f140 826d 	bpl.w	401fba <_vfiprintf_r+0xa4e>
  401ae0:	3104      	adds	r1, #4
  401ae2:	8806      	ldrh	r6, [r0, #0]
  401ae4:	9107      	str	r1, [sp, #28]
  401ae6:	2700      	movs	r7, #0
  401ae8:	07d8      	lsls	r0, r3, #31
  401aea:	f140 8222 	bpl.w	401f32 <_vfiprintf_r+0x9c6>
  401aee:	ea56 0107 	orrs.w	r1, r6, r7
  401af2:	f000 821e 	beq.w	401f32 <_vfiprintf_r+0x9c6>
  401af6:	2130      	movs	r1, #48	; 0x30
  401af8:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  401afc:	f043 0302 	orr.w	r3, r3, #2
  401b00:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  401b04:	2202      	movs	r2, #2
  401b06:	e664      	b.n	4017d2 <_vfiprintf_r+0x266>
  401b08:	9608      	str	r6, [sp, #32]
  401b0a:	2800      	cmp	r0, #0
  401b0c:	f040 836b 	bne.w	4021e6 <_vfiprintf_r+0xc7a>
  401b10:	4917      	ldr	r1, [pc, #92]	; (401b70 <_vfiprintf_r+0x604>)
  401b12:	910b      	str	r1, [sp, #44]	; 0x2c
  401b14:	e7d9      	b.n	401aca <_vfiprintf_r+0x55e>
  401b16:	9907      	ldr	r1, [sp, #28]
  401b18:	9608      	str	r6, [sp, #32]
  401b1a:	680a      	ldr	r2, [r1, #0]
  401b1c:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  401b20:	f04f 0000 	mov.w	r0, #0
  401b24:	460a      	mov	r2, r1
  401b26:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  401b2a:	3204      	adds	r2, #4
  401b2c:	2001      	movs	r0, #1
  401b2e:	9001      	str	r0, [sp, #4]
  401b30:	9207      	str	r2, [sp, #28]
  401b32:	9005      	str	r0, [sp, #20]
  401b34:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  401b38:	9302      	str	r3, [sp, #8]
  401b3a:	2400      	movs	r4, #0
  401b3c:	e670      	b.n	401820 <_vfiprintf_r+0x2b4>
  401b3e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  401b42:	f898 2000 	ldrb.w	r2, [r8]
  401b46:	e583      	b.n	401650 <_vfiprintf_r+0xe4>
  401b48:	f898 2000 	ldrb.w	r2, [r8]
  401b4c:	2a6c      	cmp	r2, #108	; 0x6c
  401b4e:	bf03      	ittte	eq
  401b50:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  401b54:	f043 0320 	orreq.w	r3, r3, #32
  401b58:	f108 0801 	addeq.w	r8, r8, #1
  401b5c:	f043 0310 	orrne.w	r3, r3, #16
  401b60:	e576      	b.n	401650 <_vfiprintf_r+0xe4>
  401b62:	bf00      	nop
  401b64:	0040420c 	.word	0x0040420c
  401b68:	0040421c 	.word	0x0040421c
  401b6c:	004041f0 	.word	0x004041f0
  401b70:	004041dc 	.word	0x004041dc
  401b74:	9907      	ldr	r1, [sp, #28]
  401b76:	680e      	ldr	r6, [r1, #0]
  401b78:	460a      	mov	r2, r1
  401b7a:	2e00      	cmp	r6, #0
  401b7c:	f102 0204 	add.w	r2, r2, #4
  401b80:	f6ff ae0f 	blt.w	4017a2 <_vfiprintf_r+0x236>
  401b84:	9207      	str	r2, [sp, #28]
  401b86:	f898 2000 	ldrb.w	r2, [r8]
  401b8a:	e561      	b.n	401650 <_vfiprintf_r+0xe4>
  401b8c:	f898 2000 	ldrb.w	r2, [r8]
  401b90:	2001      	movs	r0, #1
  401b92:	252b      	movs	r5, #43	; 0x2b
  401b94:	e55c      	b.n	401650 <_vfiprintf_r+0xe4>
  401b96:	9907      	ldr	r1, [sp, #28]
  401b98:	9608      	str	r6, [sp, #32]
  401b9a:	f8d1 b000 	ldr.w	fp, [r1]
  401b9e:	f04f 0200 	mov.w	r2, #0
  401ba2:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  401ba6:	1d0e      	adds	r6, r1, #4
  401ba8:	f1bb 0f00 	cmp.w	fp, #0
  401bac:	f000 82e5 	beq.w	40217a <_vfiprintf_r+0xc0e>
  401bb0:	1c67      	adds	r7, r4, #1
  401bb2:	f000 82c4 	beq.w	40213e <_vfiprintf_r+0xbd2>
  401bb6:	4622      	mov	r2, r4
  401bb8:	2100      	movs	r1, #0
  401bba:	4658      	mov	r0, fp
  401bbc:	9301      	str	r3, [sp, #4]
  401bbe:	f001 fbd7 	bl	403370 <memchr>
  401bc2:	9b01      	ldr	r3, [sp, #4]
  401bc4:	2800      	cmp	r0, #0
  401bc6:	f000 82e5 	beq.w	402194 <_vfiprintf_r+0xc28>
  401bca:	eba0 020b 	sub.w	r2, r0, fp
  401bce:	9205      	str	r2, [sp, #20]
  401bd0:	9607      	str	r6, [sp, #28]
  401bd2:	9302      	str	r3, [sp, #8]
  401bd4:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401bd8:	2400      	movs	r4, #0
  401bda:	e619      	b.n	401810 <_vfiprintf_r+0x2a4>
  401bdc:	f898 2000 	ldrb.w	r2, [r8]
  401be0:	2a2a      	cmp	r2, #42	; 0x2a
  401be2:	f108 0701 	add.w	r7, r8, #1
  401be6:	f000 82e9 	beq.w	4021bc <_vfiprintf_r+0xc50>
  401bea:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  401bee:	2909      	cmp	r1, #9
  401bf0:	46b8      	mov	r8, r7
  401bf2:	f04f 0400 	mov.w	r4, #0
  401bf6:	f63f ad2d 	bhi.w	401654 <_vfiprintf_r+0xe8>
  401bfa:	f818 2b01 	ldrb.w	r2, [r8], #1
  401bfe:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  401c02:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  401c06:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  401c0a:	2909      	cmp	r1, #9
  401c0c:	d9f5      	bls.n	401bfa <_vfiprintf_r+0x68e>
  401c0e:	e521      	b.n	401654 <_vfiprintf_r+0xe8>
  401c10:	f043 0320 	orr.w	r3, r3, #32
  401c14:	f898 2000 	ldrb.w	r2, [r8]
  401c18:	e51a      	b.n	401650 <_vfiprintf_r+0xe4>
  401c1a:	9608      	str	r6, [sp, #32]
  401c1c:	2800      	cmp	r0, #0
  401c1e:	f040 82db 	bne.w	4021d8 <_vfiprintf_r+0xc6c>
  401c22:	2a00      	cmp	r2, #0
  401c24:	f000 80e7 	beq.w	401df6 <_vfiprintf_r+0x88a>
  401c28:	2101      	movs	r1, #1
  401c2a:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  401c2e:	f04f 0200 	mov.w	r2, #0
  401c32:	9101      	str	r1, [sp, #4]
  401c34:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  401c38:	9105      	str	r1, [sp, #20]
  401c3a:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  401c3e:	e77b      	b.n	401b38 <_vfiprintf_r+0x5cc>
  401c40:	9a07      	ldr	r2, [sp, #28]
  401c42:	6813      	ldr	r3, [r2, #0]
  401c44:	3204      	adds	r2, #4
  401c46:	9207      	str	r2, [sp, #28]
  401c48:	9a03      	ldr	r2, [sp, #12]
  401c4a:	601a      	str	r2, [r3, #0]
  401c4c:	e4cb      	b.n	4015e6 <_vfiprintf_r+0x7a>
  401c4e:	aa0f      	add	r2, sp, #60	; 0x3c
  401c50:	9904      	ldr	r1, [sp, #16]
  401c52:	4620      	mov	r0, r4
  401c54:	f7ff fc4a 	bl	4014ec <__sprint_r.part.0>
  401c58:	2800      	cmp	r0, #0
  401c5a:	f040 8139 	bne.w	401ed0 <_vfiprintf_r+0x964>
  401c5e:	9910      	ldr	r1, [sp, #64]	; 0x40
  401c60:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401c62:	f101 0c01 	add.w	ip, r1, #1
  401c66:	46ce      	mov	lr, r9
  401c68:	e5ff      	b.n	40186a <_vfiprintf_r+0x2fe>
  401c6a:	9910      	ldr	r1, [sp, #64]	; 0x40
  401c6c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401c6e:	1c48      	adds	r0, r1, #1
  401c70:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401c74:	2d00      	cmp	r5, #0
  401c76:	f43f ae22 	beq.w	4018be <_vfiprintf_r+0x352>
  401c7a:	3201      	adds	r2, #1
  401c7c:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  401c80:	2101      	movs	r1, #1
  401c82:	2807      	cmp	r0, #7
  401c84:	9211      	str	r2, [sp, #68]	; 0x44
  401c86:	9010      	str	r0, [sp, #64]	; 0x40
  401c88:	f8ca 5000 	str.w	r5, [sl]
  401c8c:	f8ca 1004 	str.w	r1, [sl, #4]
  401c90:	f340 8108 	ble.w	401ea4 <_vfiprintf_r+0x938>
  401c94:	2a00      	cmp	r2, #0
  401c96:	f040 81bc 	bne.w	402012 <_vfiprintf_r+0xaa6>
  401c9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401c9c:	2b00      	cmp	r3, #0
  401c9e:	f43f ae1f 	beq.w	4018e0 <_vfiprintf_r+0x374>
  401ca2:	ab0e      	add	r3, sp, #56	; 0x38
  401ca4:	2202      	movs	r2, #2
  401ca6:	4608      	mov	r0, r1
  401ca8:	931c      	str	r3, [sp, #112]	; 0x70
  401caa:	921d      	str	r2, [sp, #116]	; 0x74
  401cac:	46ca      	mov	sl, r9
  401cae:	4601      	mov	r1, r0
  401cb0:	f10a 0a08 	add.w	sl, sl, #8
  401cb4:	3001      	adds	r0, #1
  401cb6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401cb8:	2b80      	cmp	r3, #128	; 0x80
  401cba:	f43f ae19 	beq.w	4018f0 <_vfiprintf_r+0x384>
  401cbe:	9b05      	ldr	r3, [sp, #20]
  401cc0:	1ae4      	subs	r4, r4, r3
  401cc2:	2c00      	cmp	r4, #0
  401cc4:	dd2e      	ble.n	401d24 <_vfiprintf_r+0x7b8>
  401cc6:	2c10      	cmp	r4, #16
  401cc8:	4db3      	ldr	r5, [pc, #716]	; (401f98 <_vfiprintf_r+0xa2c>)
  401cca:	dd1e      	ble.n	401d0a <_vfiprintf_r+0x79e>
  401ccc:	46d6      	mov	lr, sl
  401cce:	2610      	movs	r6, #16
  401cd0:	9f06      	ldr	r7, [sp, #24]
  401cd2:	f8dd a010 	ldr.w	sl, [sp, #16]
  401cd6:	e006      	b.n	401ce6 <_vfiprintf_r+0x77a>
  401cd8:	1c88      	adds	r0, r1, #2
  401cda:	f10e 0e08 	add.w	lr, lr, #8
  401cde:	4619      	mov	r1, r3
  401ce0:	3c10      	subs	r4, #16
  401ce2:	2c10      	cmp	r4, #16
  401ce4:	dd10      	ble.n	401d08 <_vfiprintf_r+0x79c>
  401ce6:	1c4b      	adds	r3, r1, #1
  401ce8:	3210      	adds	r2, #16
  401cea:	2b07      	cmp	r3, #7
  401cec:	9211      	str	r2, [sp, #68]	; 0x44
  401cee:	e88e 0060 	stmia.w	lr, {r5, r6}
  401cf2:	9310      	str	r3, [sp, #64]	; 0x40
  401cf4:	ddf0      	ble.n	401cd8 <_vfiprintf_r+0x76c>
  401cf6:	2a00      	cmp	r2, #0
  401cf8:	d165      	bne.n	401dc6 <_vfiprintf_r+0x85a>
  401cfa:	3c10      	subs	r4, #16
  401cfc:	2c10      	cmp	r4, #16
  401cfe:	f04f 0001 	mov.w	r0, #1
  401d02:	4611      	mov	r1, r2
  401d04:	46ce      	mov	lr, r9
  401d06:	dcee      	bgt.n	401ce6 <_vfiprintf_r+0x77a>
  401d08:	46f2      	mov	sl, lr
  401d0a:	4422      	add	r2, r4
  401d0c:	2807      	cmp	r0, #7
  401d0e:	9211      	str	r2, [sp, #68]	; 0x44
  401d10:	f8ca 5000 	str.w	r5, [sl]
  401d14:	f8ca 4004 	str.w	r4, [sl, #4]
  401d18:	9010      	str	r0, [sp, #64]	; 0x40
  401d1a:	f300 8085 	bgt.w	401e28 <_vfiprintf_r+0x8bc>
  401d1e:	f10a 0a08 	add.w	sl, sl, #8
  401d22:	3001      	adds	r0, #1
  401d24:	9905      	ldr	r1, [sp, #20]
  401d26:	f8ca b000 	str.w	fp, [sl]
  401d2a:	440a      	add	r2, r1
  401d2c:	2807      	cmp	r0, #7
  401d2e:	9211      	str	r2, [sp, #68]	; 0x44
  401d30:	f8ca 1004 	str.w	r1, [sl, #4]
  401d34:	9010      	str	r0, [sp, #64]	; 0x40
  401d36:	f340 8082 	ble.w	401e3e <_vfiprintf_r+0x8d2>
  401d3a:	2a00      	cmp	r2, #0
  401d3c:	f040 8118 	bne.w	401f70 <_vfiprintf_r+0xa04>
  401d40:	9b02      	ldr	r3, [sp, #8]
  401d42:	9210      	str	r2, [sp, #64]	; 0x40
  401d44:	0758      	lsls	r0, r3, #29
  401d46:	d535      	bpl.n	401db4 <_vfiprintf_r+0x848>
  401d48:	9b08      	ldr	r3, [sp, #32]
  401d4a:	9901      	ldr	r1, [sp, #4]
  401d4c:	1a5c      	subs	r4, r3, r1
  401d4e:	2c00      	cmp	r4, #0
  401d50:	f340 80e7 	ble.w	401f22 <_vfiprintf_r+0x9b6>
  401d54:	46ca      	mov	sl, r9
  401d56:	2c10      	cmp	r4, #16
  401d58:	f340 8218 	ble.w	40218c <_vfiprintf_r+0xc20>
  401d5c:	9910      	ldr	r1, [sp, #64]	; 0x40
  401d5e:	4e8f      	ldr	r6, [pc, #572]	; (401f9c <_vfiprintf_r+0xa30>)
  401d60:	9f06      	ldr	r7, [sp, #24]
  401d62:	f8dd b010 	ldr.w	fp, [sp, #16]
  401d66:	2510      	movs	r5, #16
  401d68:	e006      	b.n	401d78 <_vfiprintf_r+0x80c>
  401d6a:	1c88      	adds	r0, r1, #2
  401d6c:	f10a 0a08 	add.w	sl, sl, #8
  401d70:	4619      	mov	r1, r3
  401d72:	3c10      	subs	r4, #16
  401d74:	2c10      	cmp	r4, #16
  401d76:	dd11      	ble.n	401d9c <_vfiprintf_r+0x830>
  401d78:	1c4b      	adds	r3, r1, #1
  401d7a:	3210      	adds	r2, #16
  401d7c:	2b07      	cmp	r3, #7
  401d7e:	9211      	str	r2, [sp, #68]	; 0x44
  401d80:	f8ca 6000 	str.w	r6, [sl]
  401d84:	f8ca 5004 	str.w	r5, [sl, #4]
  401d88:	9310      	str	r3, [sp, #64]	; 0x40
  401d8a:	ddee      	ble.n	401d6a <_vfiprintf_r+0x7fe>
  401d8c:	bb42      	cbnz	r2, 401de0 <_vfiprintf_r+0x874>
  401d8e:	3c10      	subs	r4, #16
  401d90:	2c10      	cmp	r4, #16
  401d92:	f04f 0001 	mov.w	r0, #1
  401d96:	4611      	mov	r1, r2
  401d98:	46ca      	mov	sl, r9
  401d9a:	dced      	bgt.n	401d78 <_vfiprintf_r+0x80c>
  401d9c:	4422      	add	r2, r4
  401d9e:	2807      	cmp	r0, #7
  401da0:	9211      	str	r2, [sp, #68]	; 0x44
  401da2:	f8ca 6000 	str.w	r6, [sl]
  401da6:	f8ca 4004 	str.w	r4, [sl, #4]
  401daa:	9010      	str	r0, [sp, #64]	; 0x40
  401dac:	dd51      	ble.n	401e52 <_vfiprintf_r+0x8e6>
  401dae:	2a00      	cmp	r2, #0
  401db0:	f040 819b 	bne.w	4020ea <_vfiprintf_r+0xb7e>
  401db4:	9b03      	ldr	r3, [sp, #12]
  401db6:	9a08      	ldr	r2, [sp, #32]
  401db8:	9901      	ldr	r1, [sp, #4]
  401dba:	428a      	cmp	r2, r1
  401dbc:	bfac      	ite	ge
  401dbe:	189b      	addge	r3, r3, r2
  401dc0:	185b      	addlt	r3, r3, r1
  401dc2:	9303      	str	r3, [sp, #12]
  401dc4:	e04e      	b.n	401e64 <_vfiprintf_r+0x8f8>
  401dc6:	aa0f      	add	r2, sp, #60	; 0x3c
  401dc8:	4651      	mov	r1, sl
  401dca:	4638      	mov	r0, r7
  401dcc:	f7ff fb8e 	bl	4014ec <__sprint_r.part.0>
  401dd0:	2800      	cmp	r0, #0
  401dd2:	f040 813f 	bne.w	402054 <_vfiprintf_r+0xae8>
  401dd6:	9910      	ldr	r1, [sp, #64]	; 0x40
  401dd8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401dda:	1c48      	adds	r0, r1, #1
  401ddc:	46ce      	mov	lr, r9
  401dde:	e77f      	b.n	401ce0 <_vfiprintf_r+0x774>
  401de0:	aa0f      	add	r2, sp, #60	; 0x3c
  401de2:	4659      	mov	r1, fp
  401de4:	4638      	mov	r0, r7
  401de6:	f7ff fb81 	bl	4014ec <__sprint_r.part.0>
  401dea:	b960      	cbnz	r0, 401e06 <_vfiprintf_r+0x89a>
  401dec:	9910      	ldr	r1, [sp, #64]	; 0x40
  401dee:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401df0:	1c48      	adds	r0, r1, #1
  401df2:	46ca      	mov	sl, r9
  401df4:	e7bd      	b.n	401d72 <_vfiprintf_r+0x806>
  401df6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  401df8:	f8dd b010 	ldr.w	fp, [sp, #16]
  401dfc:	2b00      	cmp	r3, #0
  401dfe:	f040 81d4 	bne.w	4021aa <_vfiprintf_r+0xc3e>
  401e02:	2300      	movs	r3, #0
  401e04:	9310      	str	r3, [sp, #64]	; 0x40
  401e06:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  401e0a:	f013 0f01 	tst.w	r3, #1
  401e0e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  401e12:	d102      	bne.n	401e1a <_vfiprintf_r+0x8ae>
  401e14:	059a      	lsls	r2, r3, #22
  401e16:	f140 80de 	bpl.w	401fd6 <_vfiprintf_r+0xa6a>
  401e1a:	065b      	lsls	r3, r3, #25
  401e1c:	f53f acb2 	bmi.w	401784 <_vfiprintf_r+0x218>
  401e20:	9803      	ldr	r0, [sp, #12]
  401e22:	b02d      	add	sp, #180	; 0xb4
  401e24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401e28:	2a00      	cmp	r2, #0
  401e2a:	f040 8106 	bne.w	40203a <_vfiprintf_r+0xace>
  401e2e:	9a05      	ldr	r2, [sp, #20]
  401e30:	921d      	str	r2, [sp, #116]	; 0x74
  401e32:	2301      	movs	r3, #1
  401e34:	9211      	str	r2, [sp, #68]	; 0x44
  401e36:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  401e3a:	9310      	str	r3, [sp, #64]	; 0x40
  401e3c:	46ca      	mov	sl, r9
  401e3e:	f10a 0a08 	add.w	sl, sl, #8
  401e42:	9b02      	ldr	r3, [sp, #8]
  401e44:	0759      	lsls	r1, r3, #29
  401e46:	d504      	bpl.n	401e52 <_vfiprintf_r+0x8e6>
  401e48:	9b08      	ldr	r3, [sp, #32]
  401e4a:	9901      	ldr	r1, [sp, #4]
  401e4c:	1a5c      	subs	r4, r3, r1
  401e4e:	2c00      	cmp	r4, #0
  401e50:	dc81      	bgt.n	401d56 <_vfiprintf_r+0x7ea>
  401e52:	9b03      	ldr	r3, [sp, #12]
  401e54:	9908      	ldr	r1, [sp, #32]
  401e56:	9801      	ldr	r0, [sp, #4]
  401e58:	4281      	cmp	r1, r0
  401e5a:	bfac      	ite	ge
  401e5c:	185b      	addge	r3, r3, r1
  401e5e:	181b      	addlt	r3, r3, r0
  401e60:	9303      	str	r3, [sp, #12]
  401e62:	bb72      	cbnz	r2, 401ec2 <_vfiprintf_r+0x956>
  401e64:	2300      	movs	r3, #0
  401e66:	9310      	str	r3, [sp, #64]	; 0x40
  401e68:	46ca      	mov	sl, r9
  401e6a:	f7ff bbbc 	b.w	4015e6 <_vfiprintf_r+0x7a>
  401e6e:	aa0f      	add	r2, sp, #60	; 0x3c
  401e70:	9904      	ldr	r1, [sp, #16]
  401e72:	4620      	mov	r0, r4
  401e74:	f7ff fb3a 	bl	4014ec <__sprint_r.part.0>
  401e78:	bb50      	cbnz	r0, 401ed0 <_vfiprintf_r+0x964>
  401e7a:	9910      	ldr	r1, [sp, #64]	; 0x40
  401e7c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401e7e:	f101 0e01 	add.w	lr, r1, #1
  401e82:	46cc      	mov	ip, r9
  401e84:	e548      	b.n	401918 <_vfiprintf_r+0x3ac>
  401e86:	2a00      	cmp	r2, #0
  401e88:	f040 8140 	bne.w	40210c <_vfiprintf_r+0xba0>
  401e8c:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  401e90:	2900      	cmp	r1, #0
  401e92:	f000 811b 	beq.w	4020cc <_vfiprintf_r+0xb60>
  401e96:	2201      	movs	r2, #1
  401e98:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  401e9c:	4610      	mov	r0, r2
  401e9e:	921d      	str	r2, [sp, #116]	; 0x74
  401ea0:	911c      	str	r1, [sp, #112]	; 0x70
  401ea2:	46ca      	mov	sl, r9
  401ea4:	4601      	mov	r1, r0
  401ea6:	f10a 0a08 	add.w	sl, sl, #8
  401eaa:	3001      	adds	r0, #1
  401eac:	e507      	b.n	4018be <_vfiprintf_r+0x352>
  401eae:	9b02      	ldr	r3, [sp, #8]
  401eb0:	2a01      	cmp	r2, #1
  401eb2:	f000 8098 	beq.w	401fe6 <_vfiprintf_r+0xa7a>
  401eb6:	2a02      	cmp	r2, #2
  401eb8:	d10d      	bne.n	401ed6 <_vfiprintf_r+0x96a>
  401eba:	9302      	str	r3, [sp, #8]
  401ebc:	2600      	movs	r6, #0
  401ebe:	2700      	movs	r7, #0
  401ec0:	e5b0      	b.n	401a24 <_vfiprintf_r+0x4b8>
  401ec2:	aa0f      	add	r2, sp, #60	; 0x3c
  401ec4:	9904      	ldr	r1, [sp, #16]
  401ec6:	9806      	ldr	r0, [sp, #24]
  401ec8:	f7ff fb10 	bl	4014ec <__sprint_r.part.0>
  401ecc:	2800      	cmp	r0, #0
  401ece:	d0c9      	beq.n	401e64 <_vfiprintf_r+0x8f8>
  401ed0:	f8dd b010 	ldr.w	fp, [sp, #16]
  401ed4:	e797      	b.n	401e06 <_vfiprintf_r+0x89a>
  401ed6:	9302      	str	r3, [sp, #8]
  401ed8:	2600      	movs	r6, #0
  401eda:	2700      	movs	r7, #0
  401edc:	4649      	mov	r1, r9
  401ede:	e000      	b.n	401ee2 <_vfiprintf_r+0x976>
  401ee0:	4659      	mov	r1, fp
  401ee2:	08f2      	lsrs	r2, r6, #3
  401ee4:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  401ee8:	08f8      	lsrs	r0, r7, #3
  401eea:	f006 0307 	and.w	r3, r6, #7
  401eee:	4607      	mov	r7, r0
  401ef0:	4616      	mov	r6, r2
  401ef2:	3330      	adds	r3, #48	; 0x30
  401ef4:	ea56 0207 	orrs.w	r2, r6, r7
  401ef8:	f801 3c01 	strb.w	r3, [r1, #-1]
  401efc:	f101 3bff 	add.w	fp, r1, #4294967295
  401f00:	d1ee      	bne.n	401ee0 <_vfiprintf_r+0x974>
  401f02:	9a02      	ldr	r2, [sp, #8]
  401f04:	07d6      	lsls	r6, r2, #31
  401f06:	f57f ad9d 	bpl.w	401a44 <_vfiprintf_r+0x4d8>
  401f0a:	2b30      	cmp	r3, #48	; 0x30
  401f0c:	f43f ad9a 	beq.w	401a44 <_vfiprintf_r+0x4d8>
  401f10:	3902      	subs	r1, #2
  401f12:	2330      	movs	r3, #48	; 0x30
  401f14:	f80b 3c01 	strb.w	r3, [fp, #-1]
  401f18:	eba9 0301 	sub.w	r3, r9, r1
  401f1c:	9305      	str	r3, [sp, #20]
  401f1e:	468b      	mov	fp, r1
  401f20:	e476      	b.n	401810 <_vfiprintf_r+0x2a4>
  401f22:	9b03      	ldr	r3, [sp, #12]
  401f24:	9a08      	ldr	r2, [sp, #32]
  401f26:	428a      	cmp	r2, r1
  401f28:	bfac      	ite	ge
  401f2a:	189b      	addge	r3, r3, r2
  401f2c:	185b      	addlt	r3, r3, r1
  401f2e:	9303      	str	r3, [sp, #12]
  401f30:	e798      	b.n	401e64 <_vfiprintf_r+0x8f8>
  401f32:	2202      	movs	r2, #2
  401f34:	e44d      	b.n	4017d2 <_vfiprintf_r+0x266>
  401f36:	2f00      	cmp	r7, #0
  401f38:	bf08      	it	eq
  401f3a:	2e0a      	cmpeq	r6, #10
  401f3c:	d352      	bcc.n	401fe4 <_vfiprintf_r+0xa78>
  401f3e:	46cb      	mov	fp, r9
  401f40:	4630      	mov	r0, r6
  401f42:	4639      	mov	r1, r7
  401f44:	220a      	movs	r2, #10
  401f46:	2300      	movs	r3, #0
  401f48:	f001 ffb6 	bl	403eb8 <__aeabi_uldivmod>
  401f4c:	3230      	adds	r2, #48	; 0x30
  401f4e:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  401f52:	4630      	mov	r0, r6
  401f54:	4639      	mov	r1, r7
  401f56:	2300      	movs	r3, #0
  401f58:	220a      	movs	r2, #10
  401f5a:	f001 ffad 	bl	403eb8 <__aeabi_uldivmod>
  401f5e:	4606      	mov	r6, r0
  401f60:	460f      	mov	r7, r1
  401f62:	ea56 0307 	orrs.w	r3, r6, r7
  401f66:	d1eb      	bne.n	401f40 <_vfiprintf_r+0x9d4>
  401f68:	e56c      	b.n	401a44 <_vfiprintf_r+0x4d8>
  401f6a:	9405      	str	r4, [sp, #20]
  401f6c:	46cb      	mov	fp, r9
  401f6e:	e44f      	b.n	401810 <_vfiprintf_r+0x2a4>
  401f70:	aa0f      	add	r2, sp, #60	; 0x3c
  401f72:	9904      	ldr	r1, [sp, #16]
  401f74:	9806      	ldr	r0, [sp, #24]
  401f76:	f7ff fab9 	bl	4014ec <__sprint_r.part.0>
  401f7a:	2800      	cmp	r0, #0
  401f7c:	d1a8      	bne.n	401ed0 <_vfiprintf_r+0x964>
  401f7e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401f80:	46ca      	mov	sl, r9
  401f82:	e75e      	b.n	401e42 <_vfiprintf_r+0x8d6>
  401f84:	aa0f      	add	r2, sp, #60	; 0x3c
  401f86:	9904      	ldr	r1, [sp, #16]
  401f88:	9806      	ldr	r0, [sp, #24]
  401f8a:	f7ff faaf 	bl	4014ec <__sprint_r.part.0>
  401f8e:	2800      	cmp	r0, #0
  401f90:	d19e      	bne.n	401ed0 <_vfiprintf_r+0x964>
  401f92:	46ca      	mov	sl, r9
  401f94:	f7ff bbc0 	b.w	401718 <_vfiprintf_r+0x1ac>
  401f98:	0040421c 	.word	0x0040421c
  401f9c:	0040420c 	.word	0x0040420c
  401fa0:	3104      	adds	r1, #4
  401fa2:	6816      	ldr	r6, [r2, #0]
  401fa4:	9107      	str	r1, [sp, #28]
  401fa6:	2201      	movs	r2, #1
  401fa8:	2700      	movs	r7, #0
  401faa:	e412      	b.n	4017d2 <_vfiprintf_r+0x266>
  401fac:	9807      	ldr	r0, [sp, #28]
  401fae:	4601      	mov	r1, r0
  401fb0:	3104      	adds	r1, #4
  401fb2:	6806      	ldr	r6, [r0, #0]
  401fb4:	9107      	str	r1, [sp, #28]
  401fb6:	2700      	movs	r7, #0
  401fb8:	e40b      	b.n	4017d2 <_vfiprintf_r+0x266>
  401fba:	680e      	ldr	r6, [r1, #0]
  401fbc:	3104      	adds	r1, #4
  401fbe:	9107      	str	r1, [sp, #28]
  401fc0:	2700      	movs	r7, #0
  401fc2:	e591      	b.n	401ae8 <_vfiprintf_r+0x57c>
  401fc4:	9907      	ldr	r1, [sp, #28]
  401fc6:	680e      	ldr	r6, [r1, #0]
  401fc8:	460a      	mov	r2, r1
  401fca:	17f7      	asrs	r7, r6, #31
  401fcc:	3204      	adds	r2, #4
  401fce:	9207      	str	r2, [sp, #28]
  401fd0:	4630      	mov	r0, r6
  401fd2:	4639      	mov	r1, r7
  401fd4:	e50f      	b.n	4019f6 <_vfiprintf_r+0x48a>
  401fd6:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  401fda:	f000 fe7f 	bl	402cdc <__retarget_lock_release_recursive>
  401fde:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  401fe2:	e71a      	b.n	401e1a <_vfiprintf_r+0x8ae>
  401fe4:	9b02      	ldr	r3, [sp, #8]
  401fe6:	9302      	str	r3, [sp, #8]
  401fe8:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  401fec:	3630      	adds	r6, #48	; 0x30
  401fee:	2301      	movs	r3, #1
  401ff0:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  401ff4:	9305      	str	r3, [sp, #20]
  401ff6:	e40b      	b.n	401810 <_vfiprintf_r+0x2a4>
  401ff8:	aa0f      	add	r2, sp, #60	; 0x3c
  401ffa:	9904      	ldr	r1, [sp, #16]
  401ffc:	9806      	ldr	r0, [sp, #24]
  401ffe:	f7ff fa75 	bl	4014ec <__sprint_r.part.0>
  402002:	2800      	cmp	r0, #0
  402004:	f47f af64 	bne.w	401ed0 <_vfiprintf_r+0x964>
  402008:	9910      	ldr	r1, [sp, #64]	; 0x40
  40200a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40200c:	1c48      	adds	r0, r1, #1
  40200e:	46ca      	mov	sl, r9
  402010:	e651      	b.n	401cb6 <_vfiprintf_r+0x74a>
  402012:	aa0f      	add	r2, sp, #60	; 0x3c
  402014:	9904      	ldr	r1, [sp, #16]
  402016:	9806      	ldr	r0, [sp, #24]
  402018:	f7ff fa68 	bl	4014ec <__sprint_r.part.0>
  40201c:	2800      	cmp	r0, #0
  40201e:	f47f af57 	bne.w	401ed0 <_vfiprintf_r+0x964>
  402022:	9910      	ldr	r1, [sp, #64]	; 0x40
  402024:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402026:	1c48      	adds	r0, r1, #1
  402028:	46ca      	mov	sl, r9
  40202a:	e448      	b.n	4018be <_vfiprintf_r+0x352>
  40202c:	2a00      	cmp	r2, #0
  40202e:	f040 8091 	bne.w	402154 <_vfiprintf_r+0xbe8>
  402032:	2001      	movs	r0, #1
  402034:	4611      	mov	r1, r2
  402036:	46ca      	mov	sl, r9
  402038:	e641      	b.n	401cbe <_vfiprintf_r+0x752>
  40203a:	aa0f      	add	r2, sp, #60	; 0x3c
  40203c:	9904      	ldr	r1, [sp, #16]
  40203e:	9806      	ldr	r0, [sp, #24]
  402040:	f7ff fa54 	bl	4014ec <__sprint_r.part.0>
  402044:	2800      	cmp	r0, #0
  402046:	f47f af43 	bne.w	401ed0 <_vfiprintf_r+0x964>
  40204a:	9810      	ldr	r0, [sp, #64]	; 0x40
  40204c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40204e:	3001      	adds	r0, #1
  402050:	46ca      	mov	sl, r9
  402052:	e667      	b.n	401d24 <_vfiprintf_r+0x7b8>
  402054:	46d3      	mov	fp, sl
  402056:	e6d6      	b.n	401e06 <_vfiprintf_r+0x89a>
  402058:	9e07      	ldr	r6, [sp, #28]
  40205a:	3607      	adds	r6, #7
  40205c:	f026 0207 	bic.w	r2, r6, #7
  402060:	f102 0108 	add.w	r1, r2, #8
  402064:	e9d2 6700 	ldrd	r6, r7, [r2]
  402068:	9107      	str	r1, [sp, #28]
  40206a:	2201      	movs	r2, #1
  40206c:	f7ff bbb1 	b.w	4017d2 <_vfiprintf_r+0x266>
  402070:	9e07      	ldr	r6, [sp, #28]
  402072:	3607      	adds	r6, #7
  402074:	f026 0607 	bic.w	r6, r6, #7
  402078:	e9d6 0100 	ldrd	r0, r1, [r6]
  40207c:	f106 0208 	add.w	r2, r6, #8
  402080:	9207      	str	r2, [sp, #28]
  402082:	4606      	mov	r6, r0
  402084:	460f      	mov	r7, r1
  402086:	e4b6      	b.n	4019f6 <_vfiprintf_r+0x48a>
  402088:	9e07      	ldr	r6, [sp, #28]
  40208a:	3607      	adds	r6, #7
  40208c:	f026 0207 	bic.w	r2, r6, #7
  402090:	f102 0108 	add.w	r1, r2, #8
  402094:	e9d2 6700 	ldrd	r6, r7, [r2]
  402098:	9107      	str	r1, [sp, #28]
  40209a:	2200      	movs	r2, #0
  40209c:	f7ff bb99 	b.w	4017d2 <_vfiprintf_r+0x266>
  4020a0:	9e07      	ldr	r6, [sp, #28]
  4020a2:	3607      	adds	r6, #7
  4020a4:	f026 0107 	bic.w	r1, r6, #7
  4020a8:	f101 0008 	add.w	r0, r1, #8
  4020ac:	9007      	str	r0, [sp, #28]
  4020ae:	e9d1 6700 	ldrd	r6, r7, [r1]
  4020b2:	e519      	b.n	401ae8 <_vfiprintf_r+0x57c>
  4020b4:	46cb      	mov	fp, r9
  4020b6:	f7ff bbab 	b.w	401810 <_vfiprintf_r+0x2a4>
  4020ba:	252d      	movs	r5, #45	; 0x2d
  4020bc:	4276      	negs	r6, r6
  4020be:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  4020c2:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4020c6:	2201      	movs	r2, #1
  4020c8:	f7ff bb88 	b.w	4017dc <_vfiprintf_r+0x270>
  4020cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4020ce:	b9b3      	cbnz	r3, 4020fe <_vfiprintf_r+0xb92>
  4020d0:	4611      	mov	r1, r2
  4020d2:	2001      	movs	r0, #1
  4020d4:	46ca      	mov	sl, r9
  4020d6:	e5f2      	b.n	401cbe <_vfiprintf_r+0x752>
  4020d8:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  4020dc:	f000 fdfe 	bl	402cdc <__retarget_lock_release_recursive>
  4020e0:	f04f 33ff 	mov.w	r3, #4294967295
  4020e4:	9303      	str	r3, [sp, #12]
  4020e6:	f7ff bb50 	b.w	40178a <_vfiprintf_r+0x21e>
  4020ea:	aa0f      	add	r2, sp, #60	; 0x3c
  4020ec:	9904      	ldr	r1, [sp, #16]
  4020ee:	9806      	ldr	r0, [sp, #24]
  4020f0:	f7ff f9fc 	bl	4014ec <__sprint_r.part.0>
  4020f4:	2800      	cmp	r0, #0
  4020f6:	f47f aeeb 	bne.w	401ed0 <_vfiprintf_r+0x964>
  4020fa:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4020fc:	e6a9      	b.n	401e52 <_vfiprintf_r+0x8e6>
  4020fe:	ab0e      	add	r3, sp, #56	; 0x38
  402100:	2202      	movs	r2, #2
  402102:	931c      	str	r3, [sp, #112]	; 0x70
  402104:	921d      	str	r2, [sp, #116]	; 0x74
  402106:	2001      	movs	r0, #1
  402108:	46ca      	mov	sl, r9
  40210a:	e5d0      	b.n	401cae <_vfiprintf_r+0x742>
  40210c:	aa0f      	add	r2, sp, #60	; 0x3c
  40210e:	9904      	ldr	r1, [sp, #16]
  402110:	9806      	ldr	r0, [sp, #24]
  402112:	f7ff f9eb 	bl	4014ec <__sprint_r.part.0>
  402116:	2800      	cmp	r0, #0
  402118:	f47f aeda 	bne.w	401ed0 <_vfiprintf_r+0x964>
  40211c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40211e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402120:	1c48      	adds	r0, r1, #1
  402122:	46ca      	mov	sl, r9
  402124:	e5a4      	b.n	401c70 <_vfiprintf_r+0x704>
  402126:	9a07      	ldr	r2, [sp, #28]
  402128:	9903      	ldr	r1, [sp, #12]
  40212a:	6813      	ldr	r3, [r2, #0]
  40212c:	17cd      	asrs	r5, r1, #31
  40212e:	4608      	mov	r0, r1
  402130:	3204      	adds	r2, #4
  402132:	4629      	mov	r1, r5
  402134:	9207      	str	r2, [sp, #28]
  402136:	e9c3 0100 	strd	r0, r1, [r3]
  40213a:	f7ff ba54 	b.w	4015e6 <_vfiprintf_r+0x7a>
  40213e:	4658      	mov	r0, fp
  402140:	9607      	str	r6, [sp, #28]
  402142:	9302      	str	r3, [sp, #8]
  402144:	f001 fc7c 	bl	403a40 <strlen>
  402148:	2400      	movs	r4, #0
  40214a:	9005      	str	r0, [sp, #20]
  40214c:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  402150:	f7ff bb5e 	b.w	401810 <_vfiprintf_r+0x2a4>
  402154:	aa0f      	add	r2, sp, #60	; 0x3c
  402156:	9904      	ldr	r1, [sp, #16]
  402158:	9806      	ldr	r0, [sp, #24]
  40215a:	f7ff f9c7 	bl	4014ec <__sprint_r.part.0>
  40215e:	2800      	cmp	r0, #0
  402160:	f47f aeb6 	bne.w	401ed0 <_vfiprintf_r+0x964>
  402164:	9910      	ldr	r1, [sp, #64]	; 0x40
  402166:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402168:	1c48      	adds	r0, r1, #1
  40216a:	46ca      	mov	sl, r9
  40216c:	e5a7      	b.n	401cbe <_vfiprintf_r+0x752>
  40216e:	9910      	ldr	r1, [sp, #64]	; 0x40
  402170:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402172:	4e20      	ldr	r6, [pc, #128]	; (4021f4 <_vfiprintf_r+0xc88>)
  402174:	3101      	adds	r1, #1
  402176:	f7ff bb90 	b.w	40189a <_vfiprintf_r+0x32e>
  40217a:	2c06      	cmp	r4, #6
  40217c:	bf28      	it	cs
  40217e:	2406      	movcs	r4, #6
  402180:	9405      	str	r4, [sp, #20]
  402182:	9607      	str	r6, [sp, #28]
  402184:	9401      	str	r4, [sp, #4]
  402186:	f8df b070 	ldr.w	fp, [pc, #112]	; 4021f8 <_vfiprintf_r+0xc8c>
  40218a:	e4d5      	b.n	401b38 <_vfiprintf_r+0x5cc>
  40218c:	9810      	ldr	r0, [sp, #64]	; 0x40
  40218e:	4e19      	ldr	r6, [pc, #100]	; (4021f4 <_vfiprintf_r+0xc88>)
  402190:	3001      	adds	r0, #1
  402192:	e603      	b.n	401d9c <_vfiprintf_r+0x830>
  402194:	9405      	str	r4, [sp, #20]
  402196:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40219a:	9607      	str	r6, [sp, #28]
  40219c:	9302      	str	r3, [sp, #8]
  40219e:	4604      	mov	r4, r0
  4021a0:	f7ff bb36 	b.w	401810 <_vfiprintf_r+0x2a4>
  4021a4:	4686      	mov	lr, r0
  4021a6:	f7ff bbce 	b.w	401946 <_vfiprintf_r+0x3da>
  4021aa:	9806      	ldr	r0, [sp, #24]
  4021ac:	aa0f      	add	r2, sp, #60	; 0x3c
  4021ae:	4659      	mov	r1, fp
  4021b0:	f7ff f99c 	bl	4014ec <__sprint_r.part.0>
  4021b4:	2800      	cmp	r0, #0
  4021b6:	f43f ae24 	beq.w	401e02 <_vfiprintf_r+0x896>
  4021ba:	e624      	b.n	401e06 <_vfiprintf_r+0x89a>
  4021bc:	9907      	ldr	r1, [sp, #28]
  4021be:	f898 2001 	ldrb.w	r2, [r8, #1]
  4021c2:	680c      	ldr	r4, [r1, #0]
  4021c4:	3104      	adds	r1, #4
  4021c6:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  4021ca:	46b8      	mov	r8, r7
  4021cc:	9107      	str	r1, [sp, #28]
  4021ce:	f7ff ba3f 	b.w	401650 <_vfiprintf_r+0xe4>
  4021d2:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4021d6:	e43c      	b.n	401a52 <_vfiprintf_r+0x4e6>
  4021d8:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4021dc:	e521      	b.n	401c22 <_vfiprintf_r+0x6b6>
  4021de:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4021e2:	f7ff bbf4 	b.w	4019ce <_vfiprintf_r+0x462>
  4021e6:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4021ea:	e491      	b.n	401b10 <_vfiprintf_r+0x5a4>
  4021ec:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4021f0:	e469      	b.n	401ac6 <_vfiprintf_r+0x55a>
  4021f2:	bf00      	nop
  4021f4:	0040420c 	.word	0x0040420c
  4021f8:	00404204 	.word	0x00404204

004021fc <__sbprintf>:
  4021fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402200:	460c      	mov	r4, r1
  402202:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  402206:	8989      	ldrh	r1, [r1, #12]
  402208:	6e66      	ldr	r6, [r4, #100]	; 0x64
  40220a:	89e5      	ldrh	r5, [r4, #14]
  40220c:	9619      	str	r6, [sp, #100]	; 0x64
  40220e:	f021 0102 	bic.w	r1, r1, #2
  402212:	4606      	mov	r6, r0
  402214:	69e0      	ldr	r0, [r4, #28]
  402216:	f8ad 100c 	strh.w	r1, [sp, #12]
  40221a:	4617      	mov	r7, r2
  40221c:	f44f 6180 	mov.w	r1, #1024	; 0x400
  402220:	6a62      	ldr	r2, [r4, #36]	; 0x24
  402222:	f8ad 500e 	strh.w	r5, [sp, #14]
  402226:	4698      	mov	r8, r3
  402228:	ad1a      	add	r5, sp, #104	; 0x68
  40222a:	2300      	movs	r3, #0
  40222c:	9007      	str	r0, [sp, #28]
  40222e:	a816      	add	r0, sp, #88	; 0x58
  402230:	9209      	str	r2, [sp, #36]	; 0x24
  402232:	9306      	str	r3, [sp, #24]
  402234:	9500      	str	r5, [sp, #0]
  402236:	9504      	str	r5, [sp, #16]
  402238:	9102      	str	r1, [sp, #8]
  40223a:	9105      	str	r1, [sp, #20]
  40223c:	f000 fd48 	bl	402cd0 <__retarget_lock_init_recursive>
  402240:	4643      	mov	r3, r8
  402242:	463a      	mov	r2, r7
  402244:	4669      	mov	r1, sp
  402246:	4630      	mov	r0, r6
  402248:	f7ff f990 	bl	40156c <_vfiprintf_r>
  40224c:	1e05      	subs	r5, r0, #0
  40224e:	db07      	blt.n	402260 <__sbprintf+0x64>
  402250:	4630      	mov	r0, r6
  402252:	4669      	mov	r1, sp
  402254:	f000 f928 	bl	4024a8 <_fflush_r>
  402258:	2800      	cmp	r0, #0
  40225a:	bf18      	it	ne
  40225c:	f04f 35ff 	movne.w	r5, #4294967295
  402260:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  402264:	065b      	lsls	r3, r3, #25
  402266:	d503      	bpl.n	402270 <__sbprintf+0x74>
  402268:	89a3      	ldrh	r3, [r4, #12]
  40226a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40226e:	81a3      	strh	r3, [r4, #12]
  402270:	9816      	ldr	r0, [sp, #88]	; 0x58
  402272:	f000 fd2f 	bl	402cd4 <__retarget_lock_close_recursive>
  402276:	4628      	mov	r0, r5
  402278:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  40227c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00402280 <__swsetup_r>:
  402280:	b538      	push	{r3, r4, r5, lr}
  402282:	4b30      	ldr	r3, [pc, #192]	; (402344 <__swsetup_r+0xc4>)
  402284:	681b      	ldr	r3, [r3, #0]
  402286:	4605      	mov	r5, r0
  402288:	460c      	mov	r4, r1
  40228a:	b113      	cbz	r3, 402292 <__swsetup_r+0x12>
  40228c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40228e:	2a00      	cmp	r2, #0
  402290:	d038      	beq.n	402304 <__swsetup_r+0x84>
  402292:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  402296:	b293      	uxth	r3, r2
  402298:	0718      	lsls	r0, r3, #28
  40229a:	d50c      	bpl.n	4022b6 <__swsetup_r+0x36>
  40229c:	6920      	ldr	r0, [r4, #16]
  40229e:	b1a8      	cbz	r0, 4022cc <__swsetup_r+0x4c>
  4022a0:	f013 0201 	ands.w	r2, r3, #1
  4022a4:	d01e      	beq.n	4022e4 <__swsetup_r+0x64>
  4022a6:	6963      	ldr	r3, [r4, #20]
  4022a8:	2200      	movs	r2, #0
  4022aa:	425b      	negs	r3, r3
  4022ac:	61a3      	str	r3, [r4, #24]
  4022ae:	60a2      	str	r2, [r4, #8]
  4022b0:	b1f0      	cbz	r0, 4022f0 <__swsetup_r+0x70>
  4022b2:	2000      	movs	r0, #0
  4022b4:	bd38      	pop	{r3, r4, r5, pc}
  4022b6:	06d9      	lsls	r1, r3, #27
  4022b8:	d53c      	bpl.n	402334 <__swsetup_r+0xb4>
  4022ba:	0758      	lsls	r0, r3, #29
  4022bc:	d426      	bmi.n	40230c <__swsetup_r+0x8c>
  4022be:	6920      	ldr	r0, [r4, #16]
  4022c0:	f042 0308 	orr.w	r3, r2, #8
  4022c4:	81a3      	strh	r3, [r4, #12]
  4022c6:	b29b      	uxth	r3, r3
  4022c8:	2800      	cmp	r0, #0
  4022ca:	d1e9      	bne.n	4022a0 <__swsetup_r+0x20>
  4022cc:	f403 7220 	and.w	r2, r3, #640	; 0x280
  4022d0:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  4022d4:	d0e4      	beq.n	4022a0 <__swsetup_r+0x20>
  4022d6:	4628      	mov	r0, r5
  4022d8:	4621      	mov	r1, r4
  4022da:	f000 fd2f 	bl	402d3c <__smakebuf_r>
  4022de:	89a3      	ldrh	r3, [r4, #12]
  4022e0:	6920      	ldr	r0, [r4, #16]
  4022e2:	e7dd      	b.n	4022a0 <__swsetup_r+0x20>
  4022e4:	0799      	lsls	r1, r3, #30
  4022e6:	bf58      	it	pl
  4022e8:	6962      	ldrpl	r2, [r4, #20]
  4022ea:	60a2      	str	r2, [r4, #8]
  4022ec:	2800      	cmp	r0, #0
  4022ee:	d1e0      	bne.n	4022b2 <__swsetup_r+0x32>
  4022f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4022f4:	061a      	lsls	r2, r3, #24
  4022f6:	d5dd      	bpl.n	4022b4 <__swsetup_r+0x34>
  4022f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4022fc:	81a3      	strh	r3, [r4, #12]
  4022fe:	f04f 30ff 	mov.w	r0, #4294967295
  402302:	bd38      	pop	{r3, r4, r5, pc}
  402304:	4618      	mov	r0, r3
  402306:	f000 f927 	bl	402558 <__sinit>
  40230a:	e7c2      	b.n	402292 <__swsetup_r+0x12>
  40230c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40230e:	b151      	cbz	r1, 402326 <__swsetup_r+0xa6>
  402310:	f104 0340 	add.w	r3, r4, #64	; 0x40
  402314:	4299      	cmp	r1, r3
  402316:	d004      	beq.n	402322 <__swsetup_r+0xa2>
  402318:	4628      	mov	r0, r5
  40231a:	f000 fa43 	bl	4027a4 <_free_r>
  40231e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  402322:	2300      	movs	r3, #0
  402324:	6323      	str	r3, [r4, #48]	; 0x30
  402326:	2300      	movs	r3, #0
  402328:	6920      	ldr	r0, [r4, #16]
  40232a:	6063      	str	r3, [r4, #4]
  40232c:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  402330:	6020      	str	r0, [r4, #0]
  402332:	e7c5      	b.n	4022c0 <__swsetup_r+0x40>
  402334:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  402338:	2309      	movs	r3, #9
  40233a:	602b      	str	r3, [r5, #0]
  40233c:	f04f 30ff 	mov.w	r0, #4294967295
  402340:	81a2      	strh	r2, [r4, #12]
  402342:	bd38      	pop	{r3, r4, r5, pc}
  402344:	20400010 	.word	0x20400010

00402348 <register_fini>:
  402348:	4b02      	ldr	r3, [pc, #8]	; (402354 <register_fini+0xc>)
  40234a:	b113      	cbz	r3, 402352 <register_fini+0xa>
  40234c:	4802      	ldr	r0, [pc, #8]	; (402358 <register_fini+0x10>)
  40234e:	f000 b805 	b.w	40235c <atexit>
  402352:	4770      	bx	lr
  402354:	00000000 	.word	0x00000000
  402358:	004025c9 	.word	0x004025c9

0040235c <atexit>:
  40235c:	2300      	movs	r3, #0
  40235e:	4601      	mov	r1, r0
  402360:	461a      	mov	r2, r3
  402362:	4618      	mov	r0, r3
  402364:	f001 bc80 	b.w	403c68 <__register_exitproc>

00402368 <__sflush_r>:
  402368:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  40236c:	b29a      	uxth	r2, r3
  40236e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402372:	460d      	mov	r5, r1
  402374:	0711      	lsls	r1, r2, #28
  402376:	4680      	mov	r8, r0
  402378:	d43a      	bmi.n	4023f0 <__sflush_r+0x88>
  40237a:	686a      	ldr	r2, [r5, #4]
  40237c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  402380:	2a00      	cmp	r2, #0
  402382:	81ab      	strh	r3, [r5, #12]
  402384:	dd6f      	ble.n	402466 <__sflush_r+0xfe>
  402386:	6aac      	ldr	r4, [r5, #40]	; 0x28
  402388:	2c00      	cmp	r4, #0
  40238a:	d049      	beq.n	402420 <__sflush_r+0xb8>
  40238c:	2200      	movs	r2, #0
  40238e:	b29b      	uxth	r3, r3
  402390:	f8d8 6000 	ldr.w	r6, [r8]
  402394:	f8c8 2000 	str.w	r2, [r8]
  402398:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  40239c:	d067      	beq.n	40246e <__sflush_r+0x106>
  40239e:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  4023a0:	075f      	lsls	r7, r3, #29
  4023a2:	d505      	bpl.n	4023b0 <__sflush_r+0x48>
  4023a4:	6869      	ldr	r1, [r5, #4]
  4023a6:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  4023a8:	1a52      	subs	r2, r2, r1
  4023aa:	b10b      	cbz	r3, 4023b0 <__sflush_r+0x48>
  4023ac:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  4023ae:	1ad2      	subs	r2, r2, r3
  4023b0:	2300      	movs	r3, #0
  4023b2:	69e9      	ldr	r1, [r5, #28]
  4023b4:	4640      	mov	r0, r8
  4023b6:	47a0      	blx	r4
  4023b8:	1c44      	adds	r4, r0, #1
  4023ba:	d03c      	beq.n	402436 <__sflush_r+0xce>
  4023bc:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  4023c0:	692a      	ldr	r2, [r5, #16]
  4023c2:	602a      	str	r2, [r5, #0]
  4023c4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4023c8:	2200      	movs	r2, #0
  4023ca:	81ab      	strh	r3, [r5, #12]
  4023cc:	04db      	lsls	r3, r3, #19
  4023ce:	606a      	str	r2, [r5, #4]
  4023d0:	d447      	bmi.n	402462 <__sflush_r+0xfa>
  4023d2:	6b29      	ldr	r1, [r5, #48]	; 0x30
  4023d4:	f8c8 6000 	str.w	r6, [r8]
  4023d8:	b311      	cbz	r1, 402420 <__sflush_r+0xb8>
  4023da:	f105 0340 	add.w	r3, r5, #64	; 0x40
  4023de:	4299      	cmp	r1, r3
  4023e0:	d002      	beq.n	4023e8 <__sflush_r+0x80>
  4023e2:	4640      	mov	r0, r8
  4023e4:	f000 f9de 	bl	4027a4 <_free_r>
  4023e8:	2000      	movs	r0, #0
  4023ea:	6328      	str	r0, [r5, #48]	; 0x30
  4023ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4023f0:	692e      	ldr	r6, [r5, #16]
  4023f2:	b1ae      	cbz	r6, 402420 <__sflush_r+0xb8>
  4023f4:	682c      	ldr	r4, [r5, #0]
  4023f6:	602e      	str	r6, [r5, #0]
  4023f8:	0791      	lsls	r1, r2, #30
  4023fa:	bf0c      	ite	eq
  4023fc:	696b      	ldreq	r3, [r5, #20]
  4023fe:	2300      	movne	r3, #0
  402400:	1ba4      	subs	r4, r4, r6
  402402:	60ab      	str	r3, [r5, #8]
  402404:	e00a      	b.n	40241c <__sflush_r+0xb4>
  402406:	4623      	mov	r3, r4
  402408:	4632      	mov	r2, r6
  40240a:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  40240c:	69e9      	ldr	r1, [r5, #28]
  40240e:	4640      	mov	r0, r8
  402410:	47b8      	blx	r7
  402412:	2800      	cmp	r0, #0
  402414:	eba4 0400 	sub.w	r4, r4, r0
  402418:	4406      	add	r6, r0
  40241a:	dd04      	ble.n	402426 <__sflush_r+0xbe>
  40241c:	2c00      	cmp	r4, #0
  40241e:	dcf2      	bgt.n	402406 <__sflush_r+0x9e>
  402420:	2000      	movs	r0, #0
  402422:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402426:	89ab      	ldrh	r3, [r5, #12]
  402428:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40242c:	81ab      	strh	r3, [r5, #12]
  40242e:	f04f 30ff 	mov.w	r0, #4294967295
  402432:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402436:	f8d8 4000 	ldr.w	r4, [r8]
  40243a:	2c1d      	cmp	r4, #29
  40243c:	d8f3      	bhi.n	402426 <__sflush_r+0xbe>
  40243e:	4b19      	ldr	r3, [pc, #100]	; (4024a4 <__sflush_r+0x13c>)
  402440:	40e3      	lsrs	r3, r4
  402442:	43db      	mvns	r3, r3
  402444:	f013 0301 	ands.w	r3, r3, #1
  402448:	d1ed      	bne.n	402426 <__sflush_r+0xbe>
  40244a:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  40244e:	606b      	str	r3, [r5, #4]
  402450:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  402454:	6929      	ldr	r1, [r5, #16]
  402456:	81ab      	strh	r3, [r5, #12]
  402458:	04da      	lsls	r2, r3, #19
  40245a:	6029      	str	r1, [r5, #0]
  40245c:	d5b9      	bpl.n	4023d2 <__sflush_r+0x6a>
  40245e:	2c00      	cmp	r4, #0
  402460:	d1b7      	bne.n	4023d2 <__sflush_r+0x6a>
  402462:	6528      	str	r0, [r5, #80]	; 0x50
  402464:	e7b5      	b.n	4023d2 <__sflush_r+0x6a>
  402466:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  402468:	2a00      	cmp	r2, #0
  40246a:	dc8c      	bgt.n	402386 <__sflush_r+0x1e>
  40246c:	e7d8      	b.n	402420 <__sflush_r+0xb8>
  40246e:	2301      	movs	r3, #1
  402470:	69e9      	ldr	r1, [r5, #28]
  402472:	4640      	mov	r0, r8
  402474:	47a0      	blx	r4
  402476:	1c43      	adds	r3, r0, #1
  402478:	4602      	mov	r2, r0
  40247a:	d002      	beq.n	402482 <__sflush_r+0x11a>
  40247c:	89ab      	ldrh	r3, [r5, #12]
  40247e:	6aac      	ldr	r4, [r5, #40]	; 0x28
  402480:	e78e      	b.n	4023a0 <__sflush_r+0x38>
  402482:	f8d8 3000 	ldr.w	r3, [r8]
  402486:	2b00      	cmp	r3, #0
  402488:	d0f8      	beq.n	40247c <__sflush_r+0x114>
  40248a:	2b1d      	cmp	r3, #29
  40248c:	d001      	beq.n	402492 <__sflush_r+0x12a>
  40248e:	2b16      	cmp	r3, #22
  402490:	d102      	bne.n	402498 <__sflush_r+0x130>
  402492:	f8c8 6000 	str.w	r6, [r8]
  402496:	e7c3      	b.n	402420 <__sflush_r+0xb8>
  402498:	89ab      	ldrh	r3, [r5, #12]
  40249a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40249e:	81ab      	strh	r3, [r5, #12]
  4024a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4024a4:	20400001 	.word	0x20400001

004024a8 <_fflush_r>:
  4024a8:	b538      	push	{r3, r4, r5, lr}
  4024aa:	460d      	mov	r5, r1
  4024ac:	4604      	mov	r4, r0
  4024ae:	b108      	cbz	r0, 4024b4 <_fflush_r+0xc>
  4024b0:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4024b2:	b1bb      	cbz	r3, 4024e4 <_fflush_r+0x3c>
  4024b4:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  4024b8:	b188      	cbz	r0, 4024de <_fflush_r+0x36>
  4024ba:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  4024bc:	07db      	lsls	r3, r3, #31
  4024be:	d401      	bmi.n	4024c4 <_fflush_r+0x1c>
  4024c0:	0581      	lsls	r1, r0, #22
  4024c2:	d517      	bpl.n	4024f4 <_fflush_r+0x4c>
  4024c4:	4620      	mov	r0, r4
  4024c6:	4629      	mov	r1, r5
  4024c8:	f7ff ff4e 	bl	402368 <__sflush_r>
  4024cc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  4024ce:	07da      	lsls	r2, r3, #31
  4024d0:	4604      	mov	r4, r0
  4024d2:	d402      	bmi.n	4024da <_fflush_r+0x32>
  4024d4:	89ab      	ldrh	r3, [r5, #12]
  4024d6:	059b      	lsls	r3, r3, #22
  4024d8:	d507      	bpl.n	4024ea <_fflush_r+0x42>
  4024da:	4620      	mov	r0, r4
  4024dc:	bd38      	pop	{r3, r4, r5, pc}
  4024de:	4604      	mov	r4, r0
  4024e0:	4620      	mov	r0, r4
  4024e2:	bd38      	pop	{r3, r4, r5, pc}
  4024e4:	f000 f838 	bl	402558 <__sinit>
  4024e8:	e7e4      	b.n	4024b4 <_fflush_r+0xc>
  4024ea:	6da8      	ldr	r0, [r5, #88]	; 0x58
  4024ec:	f000 fbf6 	bl	402cdc <__retarget_lock_release_recursive>
  4024f0:	4620      	mov	r0, r4
  4024f2:	bd38      	pop	{r3, r4, r5, pc}
  4024f4:	6da8      	ldr	r0, [r5, #88]	; 0x58
  4024f6:	f000 fbef 	bl	402cd8 <__retarget_lock_acquire_recursive>
  4024fa:	e7e3      	b.n	4024c4 <_fflush_r+0x1c>

004024fc <_cleanup_r>:
  4024fc:	4901      	ldr	r1, [pc, #4]	; (402504 <_cleanup_r+0x8>)
  4024fe:	f000 bbaf 	b.w	402c60 <_fwalk_reent>
  402502:	bf00      	nop
  402504:	00403d51 	.word	0x00403d51

00402508 <std.isra.0>:
  402508:	b510      	push	{r4, lr}
  40250a:	2300      	movs	r3, #0
  40250c:	4604      	mov	r4, r0
  40250e:	8181      	strh	r1, [r0, #12]
  402510:	81c2      	strh	r2, [r0, #14]
  402512:	6003      	str	r3, [r0, #0]
  402514:	6043      	str	r3, [r0, #4]
  402516:	6083      	str	r3, [r0, #8]
  402518:	6643      	str	r3, [r0, #100]	; 0x64
  40251a:	6103      	str	r3, [r0, #16]
  40251c:	6143      	str	r3, [r0, #20]
  40251e:	6183      	str	r3, [r0, #24]
  402520:	4619      	mov	r1, r3
  402522:	2208      	movs	r2, #8
  402524:	305c      	adds	r0, #92	; 0x5c
  402526:	f7fe fec3 	bl	4012b0 <memset>
  40252a:	4807      	ldr	r0, [pc, #28]	; (402548 <std.isra.0+0x40>)
  40252c:	4907      	ldr	r1, [pc, #28]	; (40254c <std.isra.0+0x44>)
  40252e:	4a08      	ldr	r2, [pc, #32]	; (402550 <std.isra.0+0x48>)
  402530:	4b08      	ldr	r3, [pc, #32]	; (402554 <std.isra.0+0x4c>)
  402532:	6220      	str	r0, [r4, #32]
  402534:	61e4      	str	r4, [r4, #28]
  402536:	6261      	str	r1, [r4, #36]	; 0x24
  402538:	62a2      	str	r2, [r4, #40]	; 0x28
  40253a:	62e3      	str	r3, [r4, #44]	; 0x2c
  40253c:	f104 0058 	add.w	r0, r4, #88	; 0x58
  402540:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  402544:	f000 bbc4 	b.w	402cd0 <__retarget_lock_init_recursive>
  402548:	00403995 	.word	0x00403995
  40254c:	004039b9 	.word	0x004039b9
  402550:	004039f5 	.word	0x004039f5
  402554:	00403a15 	.word	0x00403a15

00402558 <__sinit>:
  402558:	b510      	push	{r4, lr}
  40255a:	4604      	mov	r4, r0
  40255c:	4812      	ldr	r0, [pc, #72]	; (4025a8 <__sinit+0x50>)
  40255e:	f000 fbbb 	bl	402cd8 <__retarget_lock_acquire_recursive>
  402562:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  402564:	b9d2      	cbnz	r2, 40259c <__sinit+0x44>
  402566:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  40256a:	4810      	ldr	r0, [pc, #64]	; (4025ac <__sinit+0x54>)
  40256c:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  402570:	2103      	movs	r1, #3
  402572:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  402576:	63e0      	str	r0, [r4, #60]	; 0x3c
  402578:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  40257c:	6860      	ldr	r0, [r4, #4]
  40257e:	2104      	movs	r1, #4
  402580:	f7ff ffc2 	bl	402508 <std.isra.0>
  402584:	2201      	movs	r2, #1
  402586:	2109      	movs	r1, #9
  402588:	68a0      	ldr	r0, [r4, #8]
  40258a:	f7ff ffbd 	bl	402508 <std.isra.0>
  40258e:	2202      	movs	r2, #2
  402590:	2112      	movs	r1, #18
  402592:	68e0      	ldr	r0, [r4, #12]
  402594:	f7ff ffb8 	bl	402508 <std.isra.0>
  402598:	2301      	movs	r3, #1
  40259a:	63a3      	str	r3, [r4, #56]	; 0x38
  40259c:	4802      	ldr	r0, [pc, #8]	; (4025a8 <__sinit+0x50>)
  40259e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4025a2:	f000 bb9b 	b.w	402cdc <__retarget_lock_release_recursive>
  4025a6:	bf00      	nop
  4025a8:	20400b30 	.word	0x20400b30
  4025ac:	004024fd 	.word	0x004024fd

004025b0 <__sfp_lock_acquire>:
  4025b0:	4801      	ldr	r0, [pc, #4]	; (4025b8 <__sfp_lock_acquire+0x8>)
  4025b2:	f000 bb91 	b.w	402cd8 <__retarget_lock_acquire_recursive>
  4025b6:	bf00      	nop
  4025b8:	20400b44 	.word	0x20400b44

004025bc <__sfp_lock_release>:
  4025bc:	4801      	ldr	r0, [pc, #4]	; (4025c4 <__sfp_lock_release+0x8>)
  4025be:	f000 bb8d 	b.w	402cdc <__retarget_lock_release_recursive>
  4025c2:	bf00      	nop
  4025c4:	20400b44 	.word	0x20400b44

004025c8 <__libc_fini_array>:
  4025c8:	b538      	push	{r3, r4, r5, lr}
  4025ca:	4c0a      	ldr	r4, [pc, #40]	; (4025f4 <__libc_fini_array+0x2c>)
  4025cc:	4d0a      	ldr	r5, [pc, #40]	; (4025f8 <__libc_fini_array+0x30>)
  4025ce:	1b64      	subs	r4, r4, r5
  4025d0:	10a4      	asrs	r4, r4, #2
  4025d2:	d00a      	beq.n	4025ea <__libc_fini_array+0x22>
  4025d4:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  4025d8:	3b01      	subs	r3, #1
  4025da:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  4025de:	3c01      	subs	r4, #1
  4025e0:	f855 3904 	ldr.w	r3, [r5], #-4
  4025e4:	4798      	blx	r3
  4025e6:	2c00      	cmp	r4, #0
  4025e8:	d1f9      	bne.n	4025de <__libc_fini_array+0x16>
  4025ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4025ee:	f001 beb1 	b.w	404354 <_fini>
  4025f2:	bf00      	nop
  4025f4:	00404364 	.word	0x00404364
  4025f8:	00404360 	.word	0x00404360

004025fc <__fputwc>:
  4025fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402600:	b082      	sub	sp, #8
  402602:	4680      	mov	r8, r0
  402604:	4689      	mov	r9, r1
  402606:	4614      	mov	r4, r2
  402608:	f000 fb54 	bl	402cb4 <__locale_mb_cur_max>
  40260c:	2801      	cmp	r0, #1
  40260e:	d036      	beq.n	40267e <__fputwc+0x82>
  402610:	464a      	mov	r2, r9
  402612:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  402616:	a901      	add	r1, sp, #4
  402618:	4640      	mov	r0, r8
  40261a:	f001 fad7 	bl	403bcc <_wcrtomb_r>
  40261e:	1c42      	adds	r2, r0, #1
  402620:	4606      	mov	r6, r0
  402622:	d025      	beq.n	402670 <__fputwc+0x74>
  402624:	b3a8      	cbz	r0, 402692 <__fputwc+0x96>
  402626:	f89d e004 	ldrb.w	lr, [sp, #4]
  40262a:	2500      	movs	r5, #0
  40262c:	f10d 0a04 	add.w	sl, sp, #4
  402630:	e009      	b.n	402646 <__fputwc+0x4a>
  402632:	6823      	ldr	r3, [r4, #0]
  402634:	1c5a      	adds	r2, r3, #1
  402636:	6022      	str	r2, [r4, #0]
  402638:	f883 e000 	strb.w	lr, [r3]
  40263c:	3501      	adds	r5, #1
  40263e:	42b5      	cmp	r5, r6
  402640:	d227      	bcs.n	402692 <__fputwc+0x96>
  402642:	f815 e00a 	ldrb.w	lr, [r5, sl]
  402646:	68a3      	ldr	r3, [r4, #8]
  402648:	3b01      	subs	r3, #1
  40264a:	2b00      	cmp	r3, #0
  40264c:	60a3      	str	r3, [r4, #8]
  40264e:	daf0      	bge.n	402632 <__fputwc+0x36>
  402650:	69a7      	ldr	r7, [r4, #24]
  402652:	42bb      	cmp	r3, r7
  402654:	4671      	mov	r1, lr
  402656:	4622      	mov	r2, r4
  402658:	4640      	mov	r0, r8
  40265a:	db02      	blt.n	402662 <__fputwc+0x66>
  40265c:	f1be 0f0a 	cmp.w	lr, #10
  402660:	d1e7      	bne.n	402632 <__fputwc+0x36>
  402662:	f001 fa5b 	bl	403b1c <__swbuf_r>
  402666:	1c43      	adds	r3, r0, #1
  402668:	d1e8      	bne.n	40263c <__fputwc+0x40>
  40266a:	b002      	add	sp, #8
  40266c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402670:	89a3      	ldrh	r3, [r4, #12]
  402672:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402676:	81a3      	strh	r3, [r4, #12]
  402678:	b002      	add	sp, #8
  40267a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40267e:	f109 33ff 	add.w	r3, r9, #4294967295
  402682:	2bfe      	cmp	r3, #254	; 0xfe
  402684:	d8c4      	bhi.n	402610 <__fputwc+0x14>
  402686:	fa5f fe89 	uxtb.w	lr, r9
  40268a:	4606      	mov	r6, r0
  40268c:	f88d e004 	strb.w	lr, [sp, #4]
  402690:	e7cb      	b.n	40262a <__fputwc+0x2e>
  402692:	4648      	mov	r0, r9
  402694:	b002      	add	sp, #8
  402696:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40269a:	bf00      	nop

0040269c <_fputwc_r>:
  40269c:	b530      	push	{r4, r5, lr}
  40269e:	6e53      	ldr	r3, [r2, #100]	; 0x64
  4026a0:	f013 0f01 	tst.w	r3, #1
  4026a4:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  4026a8:	4614      	mov	r4, r2
  4026aa:	b083      	sub	sp, #12
  4026ac:	4605      	mov	r5, r0
  4026ae:	b29a      	uxth	r2, r3
  4026b0:	d101      	bne.n	4026b6 <_fputwc_r+0x1a>
  4026b2:	0590      	lsls	r0, r2, #22
  4026b4:	d51c      	bpl.n	4026f0 <_fputwc_r+0x54>
  4026b6:	0490      	lsls	r0, r2, #18
  4026b8:	d406      	bmi.n	4026c8 <_fputwc_r+0x2c>
  4026ba:	6e62      	ldr	r2, [r4, #100]	; 0x64
  4026bc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  4026c0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  4026c4:	81a3      	strh	r3, [r4, #12]
  4026c6:	6662      	str	r2, [r4, #100]	; 0x64
  4026c8:	4628      	mov	r0, r5
  4026ca:	4622      	mov	r2, r4
  4026cc:	f7ff ff96 	bl	4025fc <__fputwc>
  4026d0:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4026d2:	07da      	lsls	r2, r3, #31
  4026d4:	4605      	mov	r5, r0
  4026d6:	d402      	bmi.n	4026de <_fputwc_r+0x42>
  4026d8:	89a3      	ldrh	r3, [r4, #12]
  4026da:	059b      	lsls	r3, r3, #22
  4026dc:	d502      	bpl.n	4026e4 <_fputwc_r+0x48>
  4026de:	4628      	mov	r0, r5
  4026e0:	b003      	add	sp, #12
  4026e2:	bd30      	pop	{r4, r5, pc}
  4026e4:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4026e6:	f000 faf9 	bl	402cdc <__retarget_lock_release_recursive>
  4026ea:	4628      	mov	r0, r5
  4026ec:	b003      	add	sp, #12
  4026ee:	bd30      	pop	{r4, r5, pc}
  4026f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4026f2:	9101      	str	r1, [sp, #4]
  4026f4:	f000 faf0 	bl	402cd8 <__retarget_lock_acquire_recursive>
  4026f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4026fc:	9901      	ldr	r1, [sp, #4]
  4026fe:	b29a      	uxth	r2, r3
  402700:	e7d9      	b.n	4026b6 <_fputwc_r+0x1a>
  402702:	bf00      	nop

00402704 <_malloc_trim_r>:
  402704:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402706:	4f24      	ldr	r7, [pc, #144]	; (402798 <_malloc_trim_r+0x94>)
  402708:	460c      	mov	r4, r1
  40270a:	4606      	mov	r6, r0
  40270c:	f000 ff7e 	bl	40360c <__malloc_lock>
  402710:	68bb      	ldr	r3, [r7, #8]
  402712:	685d      	ldr	r5, [r3, #4]
  402714:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  402718:	310f      	adds	r1, #15
  40271a:	f025 0503 	bic.w	r5, r5, #3
  40271e:	4429      	add	r1, r5
  402720:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  402724:	f021 010f 	bic.w	r1, r1, #15
  402728:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  40272c:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  402730:	db07      	blt.n	402742 <_malloc_trim_r+0x3e>
  402732:	2100      	movs	r1, #0
  402734:	4630      	mov	r0, r6
  402736:	f001 f91b 	bl	403970 <_sbrk_r>
  40273a:	68bb      	ldr	r3, [r7, #8]
  40273c:	442b      	add	r3, r5
  40273e:	4298      	cmp	r0, r3
  402740:	d004      	beq.n	40274c <_malloc_trim_r+0x48>
  402742:	4630      	mov	r0, r6
  402744:	f000 ff68 	bl	403618 <__malloc_unlock>
  402748:	2000      	movs	r0, #0
  40274a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40274c:	4261      	negs	r1, r4
  40274e:	4630      	mov	r0, r6
  402750:	f001 f90e 	bl	403970 <_sbrk_r>
  402754:	3001      	adds	r0, #1
  402756:	d00d      	beq.n	402774 <_malloc_trim_r+0x70>
  402758:	4b10      	ldr	r3, [pc, #64]	; (40279c <_malloc_trim_r+0x98>)
  40275a:	68ba      	ldr	r2, [r7, #8]
  40275c:	6819      	ldr	r1, [r3, #0]
  40275e:	1b2d      	subs	r5, r5, r4
  402760:	f045 0501 	orr.w	r5, r5, #1
  402764:	4630      	mov	r0, r6
  402766:	1b09      	subs	r1, r1, r4
  402768:	6055      	str	r5, [r2, #4]
  40276a:	6019      	str	r1, [r3, #0]
  40276c:	f000 ff54 	bl	403618 <__malloc_unlock>
  402770:	2001      	movs	r0, #1
  402772:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402774:	2100      	movs	r1, #0
  402776:	4630      	mov	r0, r6
  402778:	f001 f8fa 	bl	403970 <_sbrk_r>
  40277c:	68ba      	ldr	r2, [r7, #8]
  40277e:	1a83      	subs	r3, r0, r2
  402780:	2b0f      	cmp	r3, #15
  402782:	ddde      	ble.n	402742 <_malloc_trim_r+0x3e>
  402784:	4c06      	ldr	r4, [pc, #24]	; (4027a0 <_malloc_trim_r+0x9c>)
  402786:	4905      	ldr	r1, [pc, #20]	; (40279c <_malloc_trim_r+0x98>)
  402788:	6824      	ldr	r4, [r4, #0]
  40278a:	f043 0301 	orr.w	r3, r3, #1
  40278e:	1b00      	subs	r0, r0, r4
  402790:	6053      	str	r3, [r2, #4]
  402792:	6008      	str	r0, [r1, #0]
  402794:	e7d5      	b.n	402742 <_malloc_trim_r+0x3e>
  402796:	bf00      	nop
  402798:	204005b0 	.word	0x204005b0
  40279c:	20400a5c 	.word	0x20400a5c
  4027a0:	204009b8 	.word	0x204009b8

004027a4 <_free_r>:
  4027a4:	2900      	cmp	r1, #0
  4027a6:	d044      	beq.n	402832 <_free_r+0x8e>
  4027a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4027ac:	460d      	mov	r5, r1
  4027ae:	4680      	mov	r8, r0
  4027b0:	f000 ff2c 	bl	40360c <__malloc_lock>
  4027b4:	f855 7c04 	ldr.w	r7, [r5, #-4]
  4027b8:	4969      	ldr	r1, [pc, #420]	; (402960 <_free_r+0x1bc>)
  4027ba:	f027 0301 	bic.w	r3, r7, #1
  4027be:	f1a5 0408 	sub.w	r4, r5, #8
  4027c2:	18e2      	adds	r2, r4, r3
  4027c4:	688e      	ldr	r6, [r1, #8]
  4027c6:	6850      	ldr	r0, [r2, #4]
  4027c8:	42b2      	cmp	r2, r6
  4027ca:	f020 0003 	bic.w	r0, r0, #3
  4027ce:	d05e      	beq.n	40288e <_free_r+0xea>
  4027d0:	07fe      	lsls	r6, r7, #31
  4027d2:	6050      	str	r0, [r2, #4]
  4027d4:	d40b      	bmi.n	4027ee <_free_r+0x4a>
  4027d6:	f855 7c08 	ldr.w	r7, [r5, #-8]
  4027da:	1be4      	subs	r4, r4, r7
  4027dc:	f101 0e08 	add.w	lr, r1, #8
  4027e0:	68a5      	ldr	r5, [r4, #8]
  4027e2:	4575      	cmp	r5, lr
  4027e4:	443b      	add	r3, r7
  4027e6:	d06d      	beq.n	4028c4 <_free_r+0x120>
  4027e8:	68e7      	ldr	r7, [r4, #12]
  4027ea:	60ef      	str	r7, [r5, #12]
  4027ec:	60bd      	str	r5, [r7, #8]
  4027ee:	1815      	adds	r5, r2, r0
  4027f0:	686d      	ldr	r5, [r5, #4]
  4027f2:	07ed      	lsls	r5, r5, #31
  4027f4:	d53e      	bpl.n	402874 <_free_r+0xd0>
  4027f6:	f043 0201 	orr.w	r2, r3, #1
  4027fa:	6062      	str	r2, [r4, #4]
  4027fc:	50e3      	str	r3, [r4, r3]
  4027fe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  402802:	d217      	bcs.n	402834 <_free_r+0x90>
  402804:	08db      	lsrs	r3, r3, #3
  402806:	1c58      	adds	r0, r3, #1
  402808:	109a      	asrs	r2, r3, #2
  40280a:	684d      	ldr	r5, [r1, #4]
  40280c:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  402810:	60a7      	str	r7, [r4, #8]
  402812:	2301      	movs	r3, #1
  402814:	4093      	lsls	r3, r2
  402816:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  40281a:	432b      	orrs	r3, r5
  40281c:	3a08      	subs	r2, #8
  40281e:	60e2      	str	r2, [r4, #12]
  402820:	604b      	str	r3, [r1, #4]
  402822:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  402826:	60fc      	str	r4, [r7, #12]
  402828:	4640      	mov	r0, r8
  40282a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40282e:	f000 bef3 	b.w	403618 <__malloc_unlock>
  402832:	4770      	bx	lr
  402834:	0a5a      	lsrs	r2, r3, #9
  402836:	2a04      	cmp	r2, #4
  402838:	d852      	bhi.n	4028e0 <_free_r+0x13c>
  40283a:	099a      	lsrs	r2, r3, #6
  40283c:	f102 0739 	add.w	r7, r2, #57	; 0x39
  402840:	00ff      	lsls	r7, r7, #3
  402842:	f102 0538 	add.w	r5, r2, #56	; 0x38
  402846:	19c8      	adds	r0, r1, r7
  402848:	59ca      	ldr	r2, [r1, r7]
  40284a:	3808      	subs	r0, #8
  40284c:	4290      	cmp	r0, r2
  40284e:	d04f      	beq.n	4028f0 <_free_r+0x14c>
  402850:	6851      	ldr	r1, [r2, #4]
  402852:	f021 0103 	bic.w	r1, r1, #3
  402856:	428b      	cmp	r3, r1
  402858:	d232      	bcs.n	4028c0 <_free_r+0x11c>
  40285a:	6892      	ldr	r2, [r2, #8]
  40285c:	4290      	cmp	r0, r2
  40285e:	d1f7      	bne.n	402850 <_free_r+0xac>
  402860:	68c3      	ldr	r3, [r0, #12]
  402862:	60a0      	str	r0, [r4, #8]
  402864:	60e3      	str	r3, [r4, #12]
  402866:	609c      	str	r4, [r3, #8]
  402868:	60c4      	str	r4, [r0, #12]
  40286a:	4640      	mov	r0, r8
  40286c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  402870:	f000 bed2 	b.w	403618 <__malloc_unlock>
  402874:	6895      	ldr	r5, [r2, #8]
  402876:	4f3b      	ldr	r7, [pc, #236]	; (402964 <_free_r+0x1c0>)
  402878:	42bd      	cmp	r5, r7
  40287a:	4403      	add	r3, r0
  40287c:	d040      	beq.n	402900 <_free_r+0x15c>
  40287e:	68d0      	ldr	r0, [r2, #12]
  402880:	60e8      	str	r0, [r5, #12]
  402882:	f043 0201 	orr.w	r2, r3, #1
  402886:	6085      	str	r5, [r0, #8]
  402888:	6062      	str	r2, [r4, #4]
  40288a:	50e3      	str	r3, [r4, r3]
  40288c:	e7b7      	b.n	4027fe <_free_r+0x5a>
  40288e:	07ff      	lsls	r7, r7, #31
  402890:	4403      	add	r3, r0
  402892:	d407      	bmi.n	4028a4 <_free_r+0x100>
  402894:	f855 2c08 	ldr.w	r2, [r5, #-8]
  402898:	1aa4      	subs	r4, r4, r2
  40289a:	4413      	add	r3, r2
  40289c:	68a0      	ldr	r0, [r4, #8]
  40289e:	68e2      	ldr	r2, [r4, #12]
  4028a0:	60c2      	str	r2, [r0, #12]
  4028a2:	6090      	str	r0, [r2, #8]
  4028a4:	4a30      	ldr	r2, [pc, #192]	; (402968 <_free_r+0x1c4>)
  4028a6:	6812      	ldr	r2, [r2, #0]
  4028a8:	f043 0001 	orr.w	r0, r3, #1
  4028ac:	4293      	cmp	r3, r2
  4028ae:	6060      	str	r0, [r4, #4]
  4028b0:	608c      	str	r4, [r1, #8]
  4028b2:	d3b9      	bcc.n	402828 <_free_r+0x84>
  4028b4:	4b2d      	ldr	r3, [pc, #180]	; (40296c <_free_r+0x1c8>)
  4028b6:	4640      	mov	r0, r8
  4028b8:	6819      	ldr	r1, [r3, #0]
  4028ba:	f7ff ff23 	bl	402704 <_malloc_trim_r>
  4028be:	e7b3      	b.n	402828 <_free_r+0x84>
  4028c0:	4610      	mov	r0, r2
  4028c2:	e7cd      	b.n	402860 <_free_r+0xbc>
  4028c4:	1811      	adds	r1, r2, r0
  4028c6:	6849      	ldr	r1, [r1, #4]
  4028c8:	07c9      	lsls	r1, r1, #31
  4028ca:	d444      	bmi.n	402956 <_free_r+0x1b2>
  4028cc:	6891      	ldr	r1, [r2, #8]
  4028ce:	68d2      	ldr	r2, [r2, #12]
  4028d0:	60ca      	str	r2, [r1, #12]
  4028d2:	4403      	add	r3, r0
  4028d4:	f043 0001 	orr.w	r0, r3, #1
  4028d8:	6091      	str	r1, [r2, #8]
  4028da:	6060      	str	r0, [r4, #4]
  4028dc:	50e3      	str	r3, [r4, r3]
  4028de:	e7a3      	b.n	402828 <_free_r+0x84>
  4028e0:	2a14      	cmp	r2, #20
  4028e2:	d816      	bhi.n	402912 <_free_r+0x16e>
  4028e4:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  4028e8:	00ff      	lsls	r7, r7, #3
  4028ea:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  4028ee:	e7aa      	b.n	402846 <_free_r+0xa2>
  4028f0:	10aa      	asrs	r2, r5, #2
  4028f2:	2301      	movs	r3, #1
  4028f4:	684d      	ldr	r5, [r1, #4]
  4028f6:	4093      	lsls	r3, r2
  4028f8:	432b      	orrs	r3, r5
  4028fa:	604b      	str	r3, [r1, #4]
  4028fc:	4603      	mov	r3, r0
  4028fe:	e7b0      	b.n	402862 <_free_r+0xbe>
  402900:	f043 0201 	orr.w	r2, r3, #1
  402904:	614c      	str	r4, [r1, #20]
  402906:	610c      	str	r4, [r1, #16]
  402908:	60e5      	str	r5, [r4, #12]
  40290a:	60a5      	str	r5, [r4, #8]
  40290c:	6062      	str	r2, [r4, #4]
  40290e:	50e3      	str	r3, [r4, r3]
  402910:	e78a      	b.n	402828 <_free_r+0x84>
  402912:	2a54      	cmp	r2, #84	; 0x54
  402914:	d806      	bhi.n	402924 <_free_r+0x180>
  402916:	0b1a      	lsrs	r2, r3, #12
  402918:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  40291c:	00ff      	lsls	r7, r7, #3
  40291e:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  402922:	e790      	b.n	402846 <_free_r+0xa2>
  402924:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  402928:	d806      	bhi.n	402938 <_free_r+0x194>
  40292a:	0bda      	lsrs	r2, r3, #15
  40292c:	f102 0778 	add.w	r7, r2, #120	; 0x78
  402930:	00ff      	lsls	r7, r7, #3
  402932:	f102 0577 	add.w	r5, r2, #119	; 0x77
  402936:	e786      	b.n	402846 <_free_r+0xa2>
  402938:	f240 5054 	movw	r0, #1364	; 0x554
  40293c:	4282      	cmp	r2, r0
  40293e:	d806      	bhi.n	40294e <_free_r+0x1aa>
  402940:	0c9a      	lsrs	r2, r3, #18
  402942:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  402946:	00ff      	lsls	r7, r7, #3
  402948:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  40294c:	e77b      	b.n	402846 <_free_r+0xa2>
  40294e:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  402952:	257e      	movs	r5, #126	; 0x7e
  402954:	e777      	b.n	402846 <_free_r+0xa2>
  402956:	f043 0101 	orr.w	r1, r3, #1
  40295a:	6061      	str	r1, [r4, #4]
  40295c:	6013      	str	r3, [r2, #0]
  40295e:	e763      	b.n	402828 <_free_r+0x84>
  402960:	204005b0 	.word	0x204005b0
  402964:	204005b8 	.word	0x204005b8
  402968:	204009bc 	.word	0x204009bc
  40296c:	20400a8c 	.word	0x20400a8c

00402970 <__sfvwrite_r>:
  402970:	6893      	ldr	r3, [r2, #8]
  402972:	2b00      	cmp	r3, #0
  402974:	d073      	beq.n	402a5e <__sfvwrite_r+0xee>
  402976:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40297a:	898b      	ldrh	r3, [r1, #12]
  40297c:	b083      	sub	sp, #12
  40297e:	460c      	mov	r4, r1
  402980:	0719      	lsls	r1, r3, #28
  402982:	9000      	str	r0, [sp, #0]
  402984:	4616      	mov	r6, r2
  402986:	d526      	bpl.n	4029d6 <__sfvwrite_r+0x66>
  402988:	6922      	ldr	r2, [r4, #16]
  40298a:	b322      	cbz	r2, 4029d6 <__sfvwrite_r+0x66>
  40298c:	f013 0002 	ands.w	r0, r3, #2
  402990:	6835      	ldr	r5, [r6, #0]
  402992:	d02c      	beq.n	4029ee <__sfvwrite_r+0x7e>
  402994:	f04f 0900 	mov.w	r9, #0
  402998:	4fb0      	ldr	r7, [pc, #704]	; (402c5c <__sfvwrite_r+0x2ec>)
  40299a:	46c8      	mov	r8, r9
  40299c:	46b2      	mov	sl, r6
  40299e:	45b8      	cmp	r8, r7
  4029a0:	4643      	mov	r3, r8
  4029a2:	464a      	mov	r2, r9
  4029a4:	bf28      	it	cs
  4029a6:	463b      	movcs	r3, r7
  4029a8:	9800      	ldr	r0, [sp, #0]
  4029aa:	f1b8 0f00 	cmp.w	r8, #0
  4029ae:	d050      	beq.n	402a52 <__sfvwrite_r+0xe2>
  4029b0:	69e1      	ldr	r1, [r4, #28]
  4029b2:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4029b4:	47b0      	blx	r6
  4029b6:	2800      	cmp	r0, #0
  4029b8:	dd58      	ble.n	402a6c <__sfvwrite_r+0xfc>
  4029ba:	f8da 3008 	ldr.w	r3, [sl, #8]
  4029be:	1a1b      	subs	r3, r3, r0
  4029c0:	4481      	add	r9, r0
  4029c2:	eba8 0800 	sub.w	r8, r8, r0
  4029c6:	f8ca 3008 	str.w	r3, [sl, #8]
  4029ca:	2b00      	cmp	r3, #0
  4029cc:	d1e7      	bne.n	40299e <__sfvwrite_r+0x2e>
  4029ce:	2000      	movs	r0, #0
  4029d0:	b003      	add	sp, #12
  4029d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4029d6:	4621      	mov	r1, r4
  4029d8:	9800      	ldr	r0, [sp, #0]
  4029da:	f7ff fc51 	bl	402280 <__swsetup_r>
  4029de:	2800      	cmp	r0, #0
  4029e0:	f040 8133 	bne.w	402c4a <__sfvwrite_r+0x2da>
  4029e4:	89a3      	ldrh	r3, [r4, #12]
  4029e6:	6835      	ldr	r5, [r6, #0]
  4029e8:	f013 0002 	ands.w	r0, r3, #2
  4029ec:	d1d2      	bne.n	402994 <__sfvwrite_r+0x24>
  4029ee:	f013 0901 	ands.w	r9, r3, #1
  4029f2:	d145      	bne.n	402a80 <__sfvwrite_r+0x110>
  4029f4:	464f      	mov	r7, r9
  4029f6:	9601      	str	r6, [sp, #4]
  4029f8:	b337      	cbz	r7, 402a48 <__sfvwrite_r+0xd8>
  4029fa:	059a      	lsls	r2, r3, #22
  4029fc:	f8d4 8008 	ldr.w	r8, [r4, #8]
  402a00:	f140 8083 	bpl.w	402b0a <__sfvwrite_r+0x19a>
  402a04:	4547      	cmp	r7, r8
  402a06:	46c3      	mov	fp, r8
  402a08:	f0c0 80ab 	bcc.w	402b62 <__sfvwrite_r+0x1f2>
  402a0c:	f413 6f90 	tst.w	r3, #1152	; 0x480
  402a10:	f040 80ac 	bne.w	402b6c <__sfvwrite_r+0x1fc>
  402a14:	6820      	ldr	r0, [r4, #0]
  402a16:	46ba      	mov	sl, r7
  402a18:	465a      	mov	r2, fp
  402a1a:	4649      	mov	r1, r9
  402a1c:	f000 fd92 	bl	403544 <memmove>
  402a20:	68a2      	ldr	r2, [r4, #8]
  402a22:	6823      	ldr	r3, [r4, #0]
  402a24:	eba2 0208 	sub.w	r2, r2, r8
  402a28:	445b      	add	r3, fp
  402a2a:	60a2      	str	r2, [r4, #8]
  402a2c:	6023      	str	r3, [r4, #0]
  402a2e:	9a01      	ldr	r2, [sp, #4]
  402a30:	6893      	ldr	r3, [r2, #8]
  402a32:	eba3 030a 	sub.w	r3, r3, sl
  402a36:	44d1      	add	r9, sl
  402a38:	eba7 070a 	sub.w	r7, r7, sl
  402a3c:	6093      	str	r3, [r2, #8]
  402a3e:	2b00      	cmp	r3, #0
  402a40:	d0c5      	beq.n	4029ce <__sfvwrite_r+0x5e>
  402a42:	89a3      	ldrh	r3, [r4, #12]
  402a44:	2f00      	cmp	r7, #0
  402a46:	d1d8      	bne.n	4029fa <__sfvwrite_r+0x8a>
  402a48:	f8d5 9000 	ldr.w	r9, [r5]
  402a4c:	686f      	ldr	r7, [r5, #4]
  402a4e:	3508      	adds	r5, #8
  402a50:	e7d2      	b.n	4029f8 <__sfvwrite_r+0x88>
  402a52:	f8d5 9000 	ldr.w	r9, [r5]
  402a56:	f8d5 8004 	ldr.w	r8, [r5, #4]
  402a5a:	3508      	adds	r5, #8
  402a5c:	e79f      	b.n	40299e <__sfvwrite_r+0x2e>
  402a5e:	2000      	movs	r0, #0
  402a60:	4770      	bx	lr
  402a62:	4621      	mov	r1, r4
  402a64:	9800      	ldr	r0, [sp, #0]
  402a66:	f7ff fd1f 	bl	4024a8 <_fflush_r>
  402a6a:	b370      	cbz	r0, 402aca <__sfvwrite_r+0x15a>
  402a6c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402a70:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402a74:	f04f 30ff 	mov.w	r0, #4294967295
  402a78:	81a3      	strh	r3, [r4, #12]
  402a7a:	b003      	add	sp, #12
  402a7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402a80:	4681      	mov	r9, r0
  402a82:	4633      	mov	r3, r6
  402a84:	464e      	mov	r6, r9
  402a86:	46a8      	mov	r8, r5
  402a88:	469a      	mov	sl, r3
  402a8a:	464d      	mov	r5, r9
  402a8c:	b34e      	cbz	r6, 402ae2 <__sfvwrite_r+0x172>
  402a8e:	b380      	cbz	r0, 402af2 <__sfvwrite_r+0x182>
  402a90:	6820      	ldr	r0, [r4, #0]
  402a92:	6923      	ldr	r3, [r4, #16]
  402a94:	6962      	ldr	r2, [r4, #20]
  402a96:	45b1      	cmp	r9, r6
  402a98:	46cb      	mov	fp, r9
  402a9a:	bf28      	it	cs
  402a9c:	46b3      	movcs	fp, r6
  402a9e:	4298      	cmp	r0, r3
  402aa0:	465f      	mov	r7, fp
  402aa2:	d904      	bls.n	402aae <__sfvwrite_r+0x13e>
  402aa4:	68a3      	ldr	r3, [r4, #8]
  402aa6:	4413      	add	r3, r2
  402aa8:	459b      	cmp	fp, r3
  402aaa:	f300 80a6 	bgt.w	402bfa <__sfvwrite_r+0x28a>
  402aae:	4593      	cmp	fp, r2
  402ab0:	db4b      	blt.n	402b4a <__sfvwrite_r+0x1da>
  402ab2:	4613      	mov	r3, r2
  402ab4:	6a67      	ldr	r7, [r4, #36]	; 0x24
  402ab6:	69e1      	ldr	r1, [r4, #28]
  402ab8:	9800      	ldr	r0, [sp, #0]
  402aba:	462a      	mov	r2, r5
  402abc:	47b8      	blx	r7
  402abe:	1e07      	subs	r7, r0, #0
  402ac0:	ddd4      	ble.n	402a6c <__sfvwrite_r+0xfc>
  402ac2:	ebb9 0907 	subs.w	r9, r9, r7
  402ac6:	d0cc      	beq.n	402a62 <__sfvwrite_r+0xf2>
  402ac8:	2001      	movs	r0, #1
  402aca:	f8da 3008 	ldr.w	r3, [sl, #8]
  402ace:	1bdb      	subs	r3, r3, r7
  402ad0:	443d      	add	r5, r7
  402ad2:	1bf6      	subs	r6, r6, r7
  402ad4:	f8ca 3008 	str.w	r3, [sl, #8]
  402ad8:	2b00      	cmp	r3, #0
  402ada:	f43f af78 	beq.w	4029ce <__sfvwrite_r+0x5e>
  402ade:	2e00      	cmp	r6, #0
  402ae0:	d1d5      	bne.n	402a8e <__sfvwrite_r+0x11e>
  402ae2:	f108 0308 	add.w	r3, r8, #8
  402ae6:	e913 0060 	ldmdb	r3, {r5, r6}
  402aea:	4698      	mov	r8, r3
  402aec:	3308      	adds	r3, #8
  402aee:	2e00      	cmp	r6, #0
  402af0:	d0f9      	beq.n	402ae6 <__sfvwrite_r+0x176>
  402af2:	4632      	mov	r2, r6
  402af4:	210a      	movs	r1, #10
  402af6:	4628      	mov	r0, r5
  402af8:	f000 fc3a 	bl	403370 <memchr>
  402afc:	2800      	cmp	r0, #0
  402afe:	f000 80a1 	beq.w	402c44 <__sfvwrite_r+0x2d4>
  402b02:	3001      	adds	r0, #1
  402b04:	eba0 0905 	sub.w	r9, r0, r5
  402b08:	e7c2      	b.n	402a90 <__sfvwrite_r+0x120>
  402b0a:	6820      	ldr	r0, [r4, #0]
  402b0c:	6923      	ldr	r3, [r4, #16]
  402b0e:	4298      	cmp	r0, r3
  402b10:	d802      	bhi.n	402b18 <__sfvwrite_r+0x1a8>
  402b12:	6963      	ldr	r3, [r4, #20]
  402b14:	429f      	cmp	r7, r3
  402b16:	d25d      	bcs.n	402bd4 <__sfvwrite_r+0x264>
  402b18:	45b8      	cmp	r8, r7
  402b1a:	bf28      	it	cs
  402b1c:	46b8      	movcs	r8, r7
  402b1e:	4642      	mov	r2, r8
  402b20:	4649      	mov	r1, r9
  402b22:	f000 fd0f 	bl	403544 <memmove>
  402b26:	68a3      	ldr	r3, [r4, #8]
  402b28:	6822      	ldr	r2, [r4, #0]
  402b2a:	eba3 0308 	sub.w	r3, r3, r8
  402b2e:	4442      	add	r2, r8
  402b30:	60a3      	str	r3, [r4, #8]
  402b32:	6022      	str	r2, [r4, #0]
  402b34:	b10b      	cbz	r3, 402b3a <__sfvwrite_r+0x1ca>
  402b36:	46c2      	mov	sl, r8
  402b38:	e779      	b.n	402a2e <__sfvwrite_r+0xbe>
  402b3a:	4621      	mov	r1, r4
  402b3c:	9800      	ldr	r0, [sp, #0]
  402b3e:	f7ff fcb3 	bl	4024a8 <_fflush_r>
  402b42:	2800      	cmp	r0, #0
  402b44:	d192      	bne.n	402a6c <__sfvwrite_r+0xfc>
  402b46:	46c2      	mov	sl, r8
  402b48:	e771      	b.n	402a2e <__sfvwrite_r+0xbe>
  402b4a:	465a      	mov	r2, fp
  402b4c:	4629      	mov	r1, r5
  402b4e:	f000 fcf9 	bl	403544 <memmove>
  402b52:	68a2      	ldr	r2, [r4, #8]
  402b54:	6823      	ldr	r3, [r4, #0]
  402b56:	eba2 020b 	sub.w	r2, r2, fp
  402b5a:	445b      	add	r3, fp
  402b5c:	60a2      	str	r2, [r4, #8]
  402b5e:	6023      	str	r3, [r4, #0]
  402b60:	e7af      	b.n	402ac2 <__sfvwrite_r+0x152>
  402b62:	6820      	ldr	r0, [r4, #0]
  402b64:	46b8      	mov	r8, r7
  402b66:	46ba      	mov	sl, r7
  402b68:	46bb      	mov	fp, r7
  402b6a:	e755      	b.n	402a18 <__sfvwrite_r+0xa8>
  402b6c:	6962      	ldr	r2, [r4, #20]
  402b6e:	6820      	ldr	r0, [r4, #0]
  402b70:	6921      	ldr	r1, [r4, #16]
  402b72:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  402b76:	eba0 0a01 	sub.w	sl, r0, r1
  402b7a:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  402b7e:	f10a 0001 	add.w	r0, sl, #1
  402b82:	ea4f 0868 	mov.w	r8, r8, asr #1
  402b86:	4438      	add	r0, r7
  402b88:	4540      	cmp	r0, r8
  402b8a:	4642      	mov	r2, r8
  402b8c:	bf84      	itt	hi
  402b8e:	4680      	movhi	r8, r0
  402b90:	4642      	movhi	r2, r8
  402b92:	055b      	lsls	r3, r3, #21
  402b94:	d544      	bpl.n	402c20 <__sfvwrite_r+0x2b0>
  402b96:	4611      	mov	r1, r2
  402b98:	9800      	ldr	r0, [sp, #0]
  402b9a:	f000 f921 	bl	402de0 <_malloc_r>
  402b9e:	4683      	mov	fp, r0
  402ba0:	2800      	cmp	r0, #0
  402ba2:	d055      	beq.n	402c50 <__sfvwrite_r+0x2e0>
  402ba4:	4652      	mov	r2, sl
  402ba6:	6921      	ldr	r1, [r4, #16]
  402ba8:	f000 fc32 	bl	403410 <memcpy>
  402bac:	89a3      	ldrh	r3, [r4, #12]
  402bae:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  402bb2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402bb6:	81a3      	strh	r3, [r4, #12]
  402bb8:	eb0b 000a 	add.w	r0, fp, sl
  402bbc:	eba8 030a 	sub.w	r3, r8, sl
  402bc0:	f8c4 b010 	str.w	fp, [r4, #16]
  402bc4:	f8c4 8014 	str.w	r8, [r4, #20]
  402bc8:	6020      	str	r0, [r4, #0]
  402bca:	60a3      	str	r3, [r4, #8]
  402bcc:	46b8      	mov	r8, r7
  402bce:	46ba      	mov	sl, r7
  402bd0:	46bb      	mov	fp, r7
  402bd2:	e721      	b.n	402a18 <__sfvwrite_r+0xa8>
  402bd4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  402bd8:	42b9      	cmp	r1, r7
  402bda:	bf28      	it	cs
  402bdc:	4639      	movcs	r1, r7
  402bde:	464a      	mov	r2, r9
  402be0:	fb91 f1f3 	sdiv	r1, r1, r3
  402be4:	9800      	ldr	r0, [sp, #0]
  402be6:	6a66      	ldr	r6, [r4, #36]	; 0x24
  402be8:	fb03 f301 	mul.w	r3, r3, r1
  402bec:	69e1      	ldr	r1, [r4, #28]
  402bee:	47b0      	blx	r6
  402bf0:	f1b0 0a00 	subs.w	sl, r0, #0
  402bf4:	f73f af1b 	bgt.w	402a2e <__sfvwrite_r+0xbe>
  402bf8:	e738      	b.n	402a6c <__sfvwrite_r+0xfc>
  402bfa:	461a      	mov	r2, r3
  402bfc:	4629      	mov	r1, r5
  402bfe:	9301      	str	r3, [sp, #4]
  402c00:	f000 fca0 	bl	403544 <memmove>
  402c04:	6822      	ldr	r2, [r4, #0]
  402c06:	9b01      	ldr	r3, [sp, #4]
  402c08:	9800      	ldr	r0, [sp, #0]
  402c0a:	441a      	add	r2, r3
  402c0c:	6022      	str	r2, [r4, #0]
  402c0e:	4621      	mov	r1, r4
  402c10:	f7ff fc4a 	bl	4024a8 <_fflush_r>
  402c14:	9b01      	ldr	r3, [sp, #4]
  402c16:	2800      	cmp	r0, #0
  402c18:	f47f af28 	bne.w	402a6c <__sfvwrite_r+0xfc>
  402c1c:	461f      	mov	r7, r3
  402c1e:	e750      	b.n	402ac2 <__sfvwrite_r+0x152>
  402c20:	9800      	ldr	r0, [sp, #0]
  402c22:	f000 fcff 	bl	403624 <_realloc_r>
  402c26:	4683      	mov	fp, r0
  402c28:	2800      	cmp	r0, #0
  402c2a:	d1c5      	bne.n	402bb8 <__sfvwrite_r+0x248>
  402c2c:	9d00      	ldr	r5, [sp, #0]
  402c2e:	6921      	ldr	r1, [r4, #16]
  402c30:	4628      	mov	r0, r5
  402c32:	f7ff fdb7 	bl	4027a4 <_free_r>
  402c36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402c3a:	220c      	movs	r2, #12
  402c3c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  402c40:	602a      	str	r2, [r5, #0]
  402c42:	e715      	b.n	402a70 <__sfvwrite_r+0x100>
  402c44:	f106 0901 	add.w	r9, r6, #1
  402c48:	e722      	b.n	402a90 <__sfvwrite_r+0x120>
  402c4a:	f04f 30ff 	mov.w	r0, #4294967295
  402c4e:	e6bf      	b.n	4029d0 <__sfvwrite_r+0x60>
  402c50:	9a00      	ldr	r2, [sp, #0]
  402c52:	230c      	movs	r3, #12
  402c54:	6013      	str	r3, [r2, #0]
  402c56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402c5a:	e709      	b.n	402a70 <__sfvwrite_r+0x100>
  402c5c:	7ffffc00 	.word	0x7ffffc00

00402c60 <_fwalk_reent>:
  402c60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  402c64:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  402c68:	d01f      	beq.n	402caa <_fwalk_reent+0x4a>
  402c6a:	4688      	mov	r8, r1
  402c6c:	4606      	mov	r6, r0
  402c6e:	f04f 0900 	mov.w	r9, #0
  402c72:	687d      	ldr	r5, [r7, #4]
  402c74:	68bc      	ldr	r4, [r7, #8]
  402c76:	3d01      	subs	r5, #1
  402c78:	d411      	bmi.n	402c9e <_fwalk_reent+0x3e>
  402c7a:	89a3      	ldrh	r3, [r4, #12]
  402c7c:	2b01      	cmp	r3, #1
  402c7e:	f105 35ff 	add.w	r5, r5, #4294967295
  402c82:	d908      	bls.n	402c96 <_fwalk_reent+0x36>
  402c84:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  402c88:	3301      	adds	r3, #1
  402c8a:	4621      	mov	r1, r4
  402c8c:	4630      	mov	r0, r6
  402c8e:	d002      	beq.n	402c96 <_fwalk_reent+0x36>
  402c90:	47c0      	blx	r8
  402c92:	ea49 0900 	orr.w	r9, r9, r0
  402c96:	1c6b      	adds	r3, r5, #1
  402c98:	f104 0468 	add.w	r4, r4, #104	; 0x68
  402c9c:	d1ed      	bne.n	402c7a <_fwalk_reent+0x1a>
  402c9e:	683f      	ldr	r7, [r7, #0]
  402ca0:	2f00      	cmp	r7, #0
  402ca2:	d1e6      	bne.n	402c72 <_fwalk_reent+0x12>
  402ca4:	4648      	mov	r0, r9
  402ca6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402caa:	46b9      	mov	r9, r7
  402cac:	4648      	mov	r0, r9
  402cae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402cb2:	bf00      	nop

00402cb4 <__locale_mb_cur_max>:
  402cb4:	4b04      	ldr	r3, [pc, #16]	; (402cc8 <__locale_mb_cur_max+0x14>)
  402cb6:	4a05      	ldr	r2, [pc, #20]	; (402ccc <__locale_mb_cur_max+0x18>)
  402cb8:	681b      	ldr	r3, [r3, #0]
  402cba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  402cbc:	2b00      	cmp	r3, #0
  402cbe:	bf08      	it	eq
  402cc0:	4613      	moveq	r3, r2
  402cc2:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  402cc6:	4770      	bx	lr
  402cc8:	20400010 	.word	0x20400010
  402ccc:	20400444 	.word	0x20400444

00402cd0 <__retarget_lock_init_recursive>:
  402cd0:	4770      	bx	lr
  402cd2:	bf00      	nop

00402cd4 <__retarget_lock_close_recursive>:
  402cd4:	4770      	bx	lr
  402cd6:	bf00      	nop

00402cd8 <__retarget_lock_acquire_recursive>:
  402cd8:	4770      	bx	lr
  402cda:	bf00      	nop

00402cdc <__retarget_lock_release_recursive>:
  402cdc:	4770      	bx	lr
  402cde:	bf00      	nop

00402ce0 <__swhatbuf_r>:
  402ce0:	b570      	push	{r4, r5, r6, lr}
  402ce2:	460c      	mov	r4, r1
  402ce4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  402ce8:	2900      	cmp	r1, #0
  402cea:	b090      	sub	sp, #64	; 0x40
  402cec:	4615      	mov	r5, r2
  402cee:	461e      	mov	r6, r3
  402cf0:	db14      	blt.n	402d1c <__swhatbuf_r+0x3c>
  402cf2:	aa01      	add	r2, sp, #4
  402cf4:	f001 f88e 	bl	403e14 <_fstat_r>
  402cf8:	2800      	cmp	r0, #0
  402cfa:	db0f      	blt.n	402d1c <__swhatbuf_r+0x3c>
  402cfc:	9a02      	ldr	r2, [sp, #8]
  402cfe:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  402d02:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  402d06:	fab2 f282 	clz	r2, r2
  402d0a:	0952      	lsrs	r2, r2, #5
  402d0c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  402d10:	f44f 6000 	mov.w	r0, #2048	; 0x800
  402d14:	6032      	str	r2, [r6, #0]
  402d16:	602b      	str	r3, [r5, #0]
  402d18:	b010      	add	sp, #64	; 0x40
  402d1a:	bd70      	pop	{r4, r5, r6, pc}
  402d1c:	89a2      	ldrh	r2, [r4, #12]
  402d1e:	2300      	movs	r3, #0
  402d20:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  402d24:	6033      	str	r3, [r6, #0]
  402d26:	d004      	beq.n	402d32 <__swhatbuf_r+0x52>
  402d28:	2240      	movs	r2, #64	; 0x40
  402d2a:	4618      	mov	r0, r3
  402d2c:	602a      	str	r2, [r5, #0]
  402d2e:	b010      	add	sp, #64	; 0x40
  402d30:	bd70      	pop	{r4, r5, r6, pc}
  402d32:	f44f 6380 	mov.w	r3, #1024	; 0x400
  402d36:	602b      	str	r3, [r5, #0]
  402d38:	b010      	add	sp, #64	; 0x40
  402d3a:	bd70      	pop	{r4, r5, r6, pc}

00402d3c <__smakebuf_r>:
  402d3c:	898a      	ldrh	r2, [r1, #12]
  402d3e:	0792      	lsls	r2, r2, #30
  402d40:	460b      	mov	r3, r1
  402d42:	d506      	bpl.n	402d52 <__smakebuf_r+0x16>
  402d44:	f101 0243 	add.w	r2, r1, #67	; 0x43
  402d48:	2101      	movs	r1, #1
  402d4a:	601a      	str	r2, [r3, #0]
  402d4c:	611a      	str	r2, [r3, #16]
  402d4e:	6159      	str	r1, [r3, #20]
  402d50:	4770      	bx	lr
  402d52:	b5f0      	push	{r4, r5, r6, r7, lr}
  402d54:	b083      	sub	sp, #12
  402d56:	ab01      	add	r3, sp, #4
  402d58:	466a      	mov	r2, sp
  402d5a:	460c      	mov	r4, r1
  402d5c:	4606      	mov	r6, r0
  402d5e:	f7ff ffbf 	bl	402ce0 <__swhatbuf_r>
  402d62:	9900      	ldr	r1, [sp, #0]
  402d64:	4605      	mov	r5, r0
  402d66:	4630      	mov	r0, r6
  402d68:	f000 f83a 	bl	402de0 <_malloc_r>
  402d6c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402d70:	b1d8      	cbz	r0, 402daa <__smakebuf_r+0x6e>
  402d72:	9a01      	ldr	r2, [sp, #4]
  402d74:	4f15      	ldr	r7, [pc, #84]	; (402dcc <__smakebuf_r+0x90>)
  402d76:	9900      	ldr	r1, [sp, #0]
  402d78:	63f7      	str	r7, [r6, #60]	; 0x3c
  402d7a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402d7e:	81a3      	strh	r3, [r4, #12]
  402d80:	6020      	str	r0, [r4, #0]
  402d82:	6120      	str	r0, [r4, #16]
  402d84:	6161      	str	r1, [r4, #20]
  402d86:	b91a      	cbnz	r2, 402d90 <__smakebuf_r+0x54>
  402d88:	432b      	orrs	r3, r5
  402d8a:	81a3      	strh	r3, [r4, #12]
  402d8c:	b003      	add	sp, #12
  402d8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402d90:	4630      	mov	r0, r6
  402d92:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  402d96:	f001 f851 	bl	403e3c <_isatty_r>
  402d9a:	b1a0      	cbz	r0, 402dc6 <__smakebuf_r+0x8a>
  402d9c:	89a3      	ldrh	r3, [r4, #12]
  402d9e:	f023 0303 	bic.w	r3, r3, #3
  402da2:	f043 0301 	orr.w	r3, r3, #1
  402da6:	b21b      	sxth	r3, r3
  402da8:	e7ee      	b.n	402d88 <__smakebuf_r+0x4c>
  402daa:	059a      	lsls	r2, r3, #22
  402dac:	d4ee      	bmi.n	402d8c <__smakebuf_r+0x50>
  402dae:	f023 0303 	bic.w	r3, r3, #3
  402db2:	f104 0243 	add.w	r2, r4, #67	; 0x43
  402db6:	f043 0302 	orr.w	r3, r3, #2
  402dba:	2101      	movs	r1, #1
  402dbc:	81a3      	strh	r3, [r4, #12]
  402dbe:	6022      	str	r2, [r4, #0]
  402dc0:	6122      	str	r2, [r4, #16]
  402dc2:	6161      	str	r1, [r4, #20]
  402dc4:	e7e2      	b.n	402d8c <__smakebuf_r+0x50>
  402dc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402dca:	e7dd      	b.n	402d88 <__smakebuf_r+0x4c>
  402dcc:	004024fd 	.word	0x004024fd

00402dd0 <malloc>:
  402dd0:	4b02      	ldr	r3, [pc, #8]	; (402ddc <malloc+0xc>)
  402dd2:	4601      	mov	r1, r0
  402dd4:	6818      	ldr	r0, [r3, #0]
  402dd6:	f000 b803 	b.w	402de0 <_malloc_r>
  402dda:	bf00      	nop
  402ddc:	20400010 	.word	0x20400010

00402de0 <_malloc_r>:
  402de0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402de4:	f101 060b 	add.w	r6, r1, #11
  402de8:	2e16      	cmp	r6, #22
  402dea:	b083      	sub	sp, #12
  402dec:	4605      	mov	r5, r0
  402dee:	f240 809e 	bls.w	402f2e <_malloc_r+0x14e>
  402df2:	f036 0607 	bics.w	r6, r6, #7
  402df6:	f100 80bd 	bmi.w	402f74 <_malloc_r+0x194>
  402dfa:	42b1      	cmp	r1, r6
  402dfc:	f200 80ba 	bhi.w	402f74 <_malloc_r+0x194>
  402e00:	f000 fc04 	bl	40360c <__malloc_lock>
  402e04:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  402e08:	f0c0 8293 	bcc.w	403332 <_malloc_r+0x552>
  402e0c:	0a73      	lsrs	r3, r6, #9
  402e0e:	f000 80b8 	beq.w	402f82 <_malloc_r+0x1a2>
  402e12:	2b04      	cmp	r3, #4
  402e14:	f200 8179 	bhi.w	40310a <_malloc_r+0x32a>
  402e18:	09b3      	lsrs	r3, r6, #6
  402e1a:	f103 0039 	add.w	r0, r3, #57	; 0x39
  402e1e:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  402e22:	00c3      	lsls	r3, r0, #3
  402e24:	4fbf      	ldr	r7, [pc, #764]	; (403124 <_malloc_r+0x344>)
  402e26:	443b      	add	r3, r7
  402e28:	f1a3 0108 	sub.w	r1, r3, #8
  402e2c:	685c      	ldr	r4, [r3, #4]
  402e2e:	42a1      	cmp	r1, r4
  402e30:	d106      	bne.n	402e40 <_malloc_r+0x60>
  402e32:	e00c      	b.n	402e4e <_malloc_r+0x6e>
  402e34:	2a00      	cmp	r2, #0
  402e36:	f280 80aa 	bge.w	402f8e <_malloc_r+0x1ae>
  402e3a:	68e4      	ldr	r4, [r4, #12]
  402e3c:	42a1      	cmp	r1, r4
  402e3e:	d006      	beq.n	402e4e <_malloc_r+0x6e>
  402e40:	6863      	ldr	r3, [r4, #4]
  402e42:	f023 0303 	bic.w	r3, r3, #3
  402e46:	1b9a      	subs	r2, r3, r6
  402e48:	2a0f      	cmp	r2, #15
  402e4a:	ddf3      	ble.n	402e34 <_malloc_r+0x54>
  402e4c:	4670      	mov	r0, lr
  402e4e:	693c      	ldr	r4, [r7, #16]
  402e50:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 403138 <_malloc_r+0x358>
  402e54:	4574      	cmp	r4, lr
  402e56:	f000 81ab 	beq.w	4031b0 <_malloc_r+0x3d0>
  402e5a:	6863      	ldr	r3, [r4, #4]
  402e5c:	f023 0303 	bic.w	r3, r3, #3
  402e60:	1b9a      	subs	r2, r3, r6
  402e62:	2a0f      	cmp	r2, #15
  402e64:	f300 8190 	bgt.w	403188 <_malloc_r+0x3a8>
  402e68:	2a00      	cmp	r2, #0
  402e6a:	f8c7 e014 	str.w	lr, [r7, #20]
  402e6e:	f8c7 e010 	str.w	lr, [r7, #16]
  402e72:	f280 809d 	bge.w	402fb0 <_malloc_r+0x1d0>
  402e76:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  402e7a:	f080 8161 	bcs.w	403140 <_malloc_r+0x360>
  402e7e:	08db      	lsrs	r3, r3, #3
  402e80:	f103 0c01 	add.w	ip, r3, #1
  402e84:	1099      	asrs	r1, r3, #2
  402e86:	687a      	ldr	r2, [r7, #4]
  402e88:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  402e8c:	f8c4 8008 	str.w	r8, [r4, #8]
  402e90:	2301      	movs	r3, #1
  402e92:	408b      	lsls	r3, r1
  402e94:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  402e98:	4313      	orrs	r3, r2
  402e9a:	3908      	subs	r1, #8
  402e9c:	60e1      	str	r1, [r4, #12]
  402e9e:	607b      	str	r3, [r7, #4]
  402ea0:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  402ea4:	f8c8 400c 	str.w	r4, [r8, #12]
  402ea8:	1082      	asrs	r2, r0, #2
  402eaa:	2401      	movs	r4, #1
  402eac:	4094      	lsls	r4, r2
  402eae:	429c      	cmp	r4, r3
  402eb0:	f200 808b 	bhi.w	402fca <_malloc_r+0x1ea>
  402eb4:	421c      	tst	r4, r3
  402eb6:	d106      	bne.n	402ec6 <_malloc_r+0xe6>
  402eb8:	f020 0003 	bic.w	r0, r0, #3
  402ebc:	0064      	lsls	r4, r4, #1
  402ebe:	421c      	tst	r4, r3
  402ec0:	f100 0004 	add.w	r0, r0, #4
  402ec4:	d0fa      	beq.n	402ebc <_malloc_r+0xdc>
  402ec6:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  402eca:	46cc      	mov	ip, r9
  402ecc:	4680      	mov	r8, r0
  402ece:	f8dc 300c 	ldr.w	r3, [ip, #12]
  402ed2:	459c      	cmp	ip, r3
  402ed4:	d107      	bne.n	402ee6 <_malloc_r+0x106>
  402ed6:	e16d      	b.n	4031b4 <_malloc_r+0x3d4>
  402ed8:	2a00      	cmp	r2, #0
  402eda:	f280 817b 	bge.w	4031d4 <_malloc_r+0x3f4>
  402ede:	68db      	ldr	r3, [r3, #12]
  402ee0:	459c      	cmp	ip, r3
  402ee2:	f000 8167 	beq.w	4031b4 <_malloc_r+0x3d4>
  402ee6:	6859      	ldr	r1, [r3, #4]
  402ee8:	f021 0103 	bic.w	r1, r1, #3
  402eec:	1b8a      	subs	r2, r1, r6
  402eee:	2a0f      	cmp	r2, #15
  402ef0:	ddf2      	ble.n	402ed8 <_malloc_r+0xf8>
  402ef2:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  402ef6:	f8d3 8008 	ldr.w	r8, [r3, #8]
  402efa:	9300      	str	r3, [sp, #0]
  402efc:	199c      	adds	r4, r3, r6
  402efe:	4628      	mov	r0, r5
  402f00:	f046 0601 	orr.w	r6, r6, #1
  402f04:	f042 0501 	orr.w	r5, r2, #1
  402f08:	605e      	str	r6, [r3, #4]
  402f0a:	f8c8 c00c 	str.w	ip, [r8, #12]
  402f0e:	f8cc 8008 	str.w	r8, [ip, #8]
  402f12:	617c      	str	r4, [r7, #20]
  402f14:	613c      	str	r4, [r7, #16]
  402f16:	f8c4 e00c 	str.w	lr, [r4, #12]
  402f1a:	f8c4 e008 	str.w	lr, [r4, #8]
  402f1e:	6065      	str	r5, [r4, #4]
  402f20:	505a      	str	r2, [r3, r1]
  402f22:	f000 fb79 	bl	403618 <__malloc_unlock>
  402f26:	9b00      	ldr	r3, [sp, #0]
  402f28:	f103 0408 	add.w	r4, r3, #8
  402f2c:	e01e      	b.n	402f6c <_malloc_r+0x18c>
  402f2e:	2910      	cmp	r1, #16
  402f30:	d820      	bhi.n	402f74 <_malloc_r+0x194>
  402f32:	f000 fb6b 	bl	40360c <__malloc_lock>
  402f36:	2610      	movs	r6, #16
  402f38:	2318      	movs	r3, #24
  402f3a:	2002      	movs	r0, #2
  402f3c:	4f79      	ldr	r7, [pc, #484]	; (403124 <_malloc_r+0x344>)
  402f3e:	443b      	add	r3, r7
  402f40:	f1a3 0208 	sub.w	r2, r3, #8
  402f44:	685c      	ldr	r4, [r3, #4]
  402f46:	4294      	cmp	r4, r2
  402f48:	f000 813d 	beq.w	4031c6 <_malloc_r+0x3e6>
  402f4c:	6863      	ldr	r3, [r4, #4]
  402f4e:	68e1      	ldr	r1, [r4, #12]
  402f50:	68a6      	ldr	r6, [r4, #8]
  402f52:	f023 0303 	bic.w	r3, r3, #3
  402f56:	4423      	add	r3, r4
  402f58:	4628      	mov	r0, r5
  402f5a:	685a      	ldr	r2, [r3, #4]
  402f5c:	60f1      	str	r1, [r6, #12]
  402f5e:	f042 0201 	orr.w	r2, r2, #1
  402f62:	608e      	str	r6, [r1, #8]
  402f64:	605a      	str	r2, [r3, #4]
  402f66:	f000 fb57 	bl	403618 <__malloc_unlock>
  402f6a:	3408      	adds	r4, #8
  402f6c:	4620      	mov	r0, r4
  402f6e:	b003      	add	sp, #12
  402f70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402f74:	2400      	movs	r4, #0
  402f76:	230c      	movs	r3, #12
  402f78:	4620      	mov	r0, r4
  402f7a:	602b      	str	r3, [r5, #0]
  402f7c:	b003      	add	sp, #12
  402f7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402f82:	2040      	movs	r0, #64	; 0x40
  402f84:	f44f 7300 	mov.w	r3, #512	; 0x200
  402f88:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  402f8c:	e74a      	b.n	402e24 <_malloc_r+0x44>
  402f8e:	4423      	add	r3, r4
  402f90:	68e1      	ldr	r1, [r4, #12]
  402f92:	685a      	ldr	r2, [r3, #4]
  402f94:	68a6      	ldr	r6, [r4, #8]
  402f96:	f042 0201 	orr.w	r2, r2, #1
  402f9a:	60f1      	str	r1, [r6, #12]
  402f9c:	4628      	mov	r0, r5
  402f9e:	608e      	str	r6, [r1, #8]
  402fa0:	605a      	str	r2, [r3, #4]
  402fa2:	f000 fb39 	bl	403618 <__malloc_unlock>
  402fa6:	3408      	adds	r4, #8
  402fa8:	4620      	mov	r0, r4
  402faa:	b003      	add	sp, #12
  402fac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402fb0:	4423      	add	r3, r4
  402fb2:	4628      	mov	r0, r5
  402fb4:	685a      	ldr	r2, [r3, #4]
  402fb6:	f042 0201 	orr.w	r2, r2, #1
  402fba:	605a      	str	r2, [r3, #4]
  402fbc:	f000 fb2c 	bl	403618 <__malloc_unlock>
  402fc0:	3408      	adds	r4, #8
  402fc2:	4620      	mov	r0, r4
  402fc4:	b003      	add	sp, #12
  402fc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402fca:	68bc      	ldr	r4, [r7, #8]
  402fcc:	6863      	ldr	r3, [r4, #4]
  402fce:	f023 0803 	bic.w	r8, r3, #3
  402fd2:	45b0      	cmp	r8, r6
  402fd4:	d304      	bcc.n	402fe0 <_malloc_r+0x200>
  402fd6:	eba8 0306 	sub.w	r3, r8, r6
  402fda:	2b0f      	cmp	r3, #15
  402fdc:	f300 8085 	bgt.w	4030ea <_malloc_r+0x30a>
  402fe0:	f8df 9158 	ldr.w	r9, [pc, #344]	; 40313c <_malloc_r+0x35c>
  402fe4:	4b50      	ldr	r3, [pc, #320]	; (403128 <_malloc_r+0x348>)
  402fe6:	f8d9 2000 	ldr.w	r2, [r9]
  402fea:	681b      	ldr	r3, [r3, #0]
  402fec:	3201      	adds	r2, #1
  402fee:	4433      	add	r3, r6
  402ff0:	eb04 0a08 	add.w	sl, r4, r8
  402ff4:	f000 8155 	beq.w	4032a2 <_malloc_r+0x4c2>
  402ff8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  402ffc:	330f      	adds	r3, #15
  402ffe:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  403002:	f02b 0b0f 	bic.w	fp, fp, #15
  403006:	4659      	mov	r1, fp
  403008:	4628      	mov	r0, r5
  40300a:	f000 fcb1 	bl	403970 <_sbrk_r>
  40300e:	1c41      	adds	r1, r0, #1
  403010:	4602      	mov	r2, r0
  403012:	f000 80fc 	beq.w	40320e <_malloc_r+0x42e>
  403016:	4582      	cmp	sl, r0
  403018:	f200 80f7 	bhi.w	40320a <_malloc_r+0x42a>
  40301c:	4b43      	ldr	r3, [pc, #268]	; (40312c <_malloc_r+0x34c>)
  40301e:	6819      	ldr	r1, [r3, #0]
  403020:	4459      	add	r1, fp
  403022:	6019      	str	r1, [r3, #0]
  403024:	f000 814d 	beq.w	4032c2 <_malloc_r+0x4e2>
  403028:	f8d9 0000 	ldr.w	r0, [r9]
  40302c:	3001      	adds	r0, #1
  40302e:	bf1b      	ittet	ne
  403030:	eba2 0a0a 	subne.w	sl, r2, sl
  403034:	4451      	addne	r1, sl
  403036:	f8c9 2000 	streq.w	r2, [r9]
  40303a:	6019      	strne	r1, [r3, #0]
  40303c:	f012 0107 	ands.w	r1, r2, #7
  403040:	f000 8115 	beq.w	40326e <_malloc_r+0x48e>
  403044:	f1c1 0008 	rsb	r0, r1, #8
  403048:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  40304c:	4402      	add	r2, r0
  40304e:	3108      	adds	r1, #8
  403050:	eb02 090b 	add.w	r9, r2, fp
  403054:	f3c9 090b 	ubfx	r9, r9, #0, #12
  403058:	eba1 0909 	sub.w	r9, r1, r9
  40305c:	4649      	mov	r1, r9
  40305e:	4628      	mov	r0, r5
  403060:	9301      	str	r3, [sp, #4]
  403062:	9200      	str	r2, [sp, #0]
  403064:	f000 fc84 	bl	403970 <_sbrk_r>
  403068:	1c43      	adds	r3, r0, #1
  40306a:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40306e:	f000 8143 	beq.w	4032f8 <_malloc_r+0x518>
  403072:	1a80      	subs	r0, r0, r2
  403074:	4448      	add	r0, r9
  403076:	f040 0001 	orr.w	r0, r0, #1
  40307a:	6819      	ldr	r1, [r3, #0]
  40307c:	60ba      	str	r2, [r7, #8]
  40307e:	4449      	add	r1, r9
  403080:	42bc      	cmp	r4, r7
  403082:	6050      	str	r0, [r2, #4]
  403084:	6019      	str	r1, [r3, #0]
  403086:	d017      	beq.n	4030b8 <_malloc_r+0x2d8>
  403088:	f1b8 0f0f 	cmp.w	r8, #15
  40308c:	f240 80fb 	bls.w	403286 <_malloc_r+0x4a6>
  403090:	6860      	ldr	r0, [r4, #4]
  403092:	f1a8 020c 	sub.w	r2, r8, #12
  403096:	f022 0207 	bic.w	r2, r2, #7
  40309a:	eb04 0e02 	add.w	lr, r4, r2
  40309e:	f000 0001 	and.w	r0, r0, #1
  4030a2:	f04f 0c05 	mov.w	ip, #5
  4030a6:	4310      	orrs	r0, r2
  4030a8:	2a0f      	cmp	r2, #15
  4030aa:	6060      	str	r0, [r4, #4]
  4030ac:	f8ce c004 	str.w	ip, [lr, #4]
  4030b0:	f8ce c008 	str.w	ip, [lr, #8]
  4030b4:	f200 8117 	bhi.w	4032e6 <_malloc_r+0x506>
  4030b8:	4b1d      	ldr	r3, [pc, #116]	; (403130 <_malloc_r+0x350>)
  4030ba:	68bc      	ldr	r4, [r7, #8]
  4030bc:	681a      	ldr	r2, [r3, #0]
  4030be:	4291      	cmp	r1, r2
  4030c0:	bf88      	it	hi
  4030c2:	6019      	strhi	r1, [r3, #0]
  4030c4:	4b1b      	ldr	r3, [pc, #108]	; (403134 <_malloc_r+0x354>)
  4030c6:	681a      	ldr	r2, [r3, #0]
  4030c8:	4291      	cmp	r1, r2
  4030ca:	6862      	ldr	r2, [r4, #4]
  4030cc:	bf88      	it	hi
  4030ce:	6019      	strhi	r1, [r3, #0]
  4030d0:	f022 0203 	bic.w	r2, r2, #3
  4030d4:	4296      	cmp	r6, r2
  4030d6:	eba2 0306 	sub.w	r3, r2, r6
  4030da:	d801      	bhi.n	4030e0 <_malloc_r+0x300>
  4030dc:	2b0f      	cmp	r3, #15
  4030de:	dc04      	bgt.n	4030ea <_malloc_r+0x30a>
  4030e0:	4628      	mov	r0, r5
  4030e2:	f000 fa99 	bl	403618 <__malloc_unlock>
  4030e6:	2400      	movs	r4, #0
  4030e8:	e740      	b.n	402f6c <_malloc_r+0x18c>
  4030ea:	19a2      	adds	r2, r4, r6
  4030ec:	f043 0301 	orr.w	r3, r3, #1
  4030f0:	f046 0601 	orr.w	r6, r6, #1
  4030f4:	6066      	str	r6, [r4, #4]
  4030f6:	4628      	mov	r0, r5
  4030f8:	60ba      	str	r2, [r7, #8]
  4030fa:	6053      	str	r3, [r2, #4]
  4030fc:	f000 fa8c 	bl	403618 <__malloc_unlock>
  403100:	3408      	adds	r4, #8
  403102:	4620      	mov	r0, r4
  403104:	b003      	add	sp, #12
  403106:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40310a:	2b14      	cmp	r3, #20
  40310c:	d971      	bls.n	4031f2 <_malloc_r+0x412>
  40310e:	2b54      	cmp	r3, #84	; 0x54
  403110:	f200 80a3 	bhi.w	40325a <_malloc_r+0x47a>
  403114:	0b33      	lsrs	r3, r6, #12
  403116:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  40311a:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  40311e:	00c3      	lsls	r3, r0, #3
  403120:	e680      	b.n	402e24 <_malloc_r+0x44>
  403122:	bf00      	nop
  403124:	204005b0 	.word	0x204005b0
  403128:	20400a8c 	.word	0x20400a8c
  40312c:	20400a5c 	.word	0x20400a5c
  403130:	20400a84 	.word	0x20400a84
  403134:	20400a88 	.word	0x20400a88
  403138:	204005b8 	.word	0x204005b8
  40313c:	204009b8 	.word	0x204009b8
  403140:	0a5a      	lsrs	r2, r3, #9
  403142:	2a04      	cmp	r2, #4
  403144:	d95b      	bls.n	4031fe <_malloc_r+0x41e>
  403146:	2a14      	cmp	r2, #20
  403148:	f200 80ae 	bhi.w	4032a8 <_malloc_r+0x4c8>
  40314c:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  403150:	00c9      	lsls	r1, r1, #3
  403152:	325b      	adds	r2, #91	; 0x5b
  403154:	eb07 0c01 	add.w	ip, r7, r1
  403158:	5879      	ldr	r1, [r7, r1]
  40315a:	f1ac 0c08 	sub.w	ip, ip, #8
  40315e:	458c      	cmp	ip, r1
  403160:	f000 8088 	beq.w	403274 <_malloc_r+0x494>
  403164:	684a      	ldr	r2, [r1, #4]
  403166:	f022 0203 	bic.w	r2, r2, #3
  40316a:	4293      	cmp	r3, r2
  40316c:	d273      	bcs.n	403256 <_malloc_r+0x476>
  40316e:	6889      	ldr	r1, [r1, #8]
  403170:	458c      	cmp	ip, r1
  403172:	d1f7      	bne.n	403164 <_malloc_r+0x384>
  403174:	f8dc 200c 	ldr.w	r2, [ip, #12]
  403178:	687b      	ldr	r3, [r7, #4]
  40317a:	60e2      	str	r2, [r4, #12]
  40317c:	f8c4 c008 	str.w	ip, [r4, #8]
  403180:	6094      	str	r4, [r2, #8]
  403182:	f8cc 400c 	str.w	r4, [ip, #12]
  403186:	e68f      	b.n	402ea8 <_malloc_r+0xc8>
  403188:	19a1      	adds	r1, r4, r6
  40318a:	f046 0c01 	orr.w	ip, r6, #1
  40318e:	f042 0601 	orr.w	r6, r2, #1
  403192:	f8c4 c004 	str.w	ip, [r4, #4]
  403196:	4628      	mov	r0, r5
  403198:	6179      	str	r1, [r7, #20]
  40319a:	6139      	str	r1, [r7, #16]
  40319c:	f8c1 e00c 	str.w	lr, [r1, #12]
  4031a0:	f8c1 e008 	str.w	lr, [r1, #8]
  4031a4:	604e      	str	r6, [r1, #4]
  4031a6:	50e2      	str	r2, [r4, r3]
  4031a8:	f000 fa36 	bl	403618 <__malloc_unlock>
  4031ac:	3408      	adds	r4, #8
  4031ae:	e6dd      	b.n	402f6c <_malloc_r+0x18c>
  4031b0:	687b      	ldr	r3, [r7, #4]
  4031b2:	e679      	b.n	402ea8 <_malloc_r+0xc8>
  4031b4:	f108 0801 	add.w	r8, r8, #1
  4031b8:	f018 0f03 	tst.w	r8, #3
  4031bc:	f10c 0c08 	add.w	ip, ip, #8
  4031c0:	f47f ae85 	bne.w	402ece <_malloc_r+0xee>
  4031c4:	e02d      	b.n	403222 <_malloc_r+0x442>
  4031c6:	68dc      	ldr	r4, [r3, #12]
  4031c8:	42a3      	cmp	r3, r4
  4031ca:	bf08      	it	eq
  4031cc:	3002      	addeq	r0, #2
  4031ce:	f43f ae3e 	beq.w	402e4e <_malloc_r+0x6e>
  4031d2:	e6bb      	b.n	402f4c <_malloc_r+0x16c>
  4031d4:	4419      	add	r1, r3
  4031d6:	461c      	mov	r4, r3
  4031d8:	684a      	ldr	r2, [r1, #4]
  4031da:	68db      	ldr	r3, [r3, #12]
  4031dc:	f854 6f08 	ldr.w	r6, [r4, #8]!
  4031e0:	f042 0201 	orr.w	r2, r2, #1
  4031e4:	604a      	str	r2, [r1, #4]
  4031e6:	4628      	mov	r0, r5
  4031e8:	60f3      	str	r3, [r6, #12]
  4031ea:	609e      	str	r6, [r3, #8]
  4031ec:	f000 fa14 	bl	403618 <__malloc_unlock>
  4031f0:	e6bc      	b.n	402f6c <_malloc_r+0x18c>
  4031f2:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  4031f6:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  4031fa:	00c3      	lsls	r3, r0, #3
  4031fc:	e612      	b.n	402e24 <_malloc_r+0x44>
  4031fe:	099a      	lsrs	r2, r3, #6
  403200:	f102 0139 	add.w	r1, r2, #57	; 0x39
  403204:	00c9      	lsls	r1, r1, #3
  403206:	3238      	adds	r2, #56	; 0x38
  403208:	e7a4      	b.n	403154 <_malloc_r+0x374>
  40320a:	42bc      	cmp	r4, r7
  40320c:	d054      	beq.n	4032b8 <_malloc_r+0x4d8>
  40320e:	68bc      	ldr	r4, [r7, #8]
  403210:	6862      	ldr	r2, [r4, #4]
  403212:	f022 0203 	bic.w	r2, r2, #3
  403216:	e75d      	b.n	4030d4 <_malloc_r+0x2f4>
  403218:	f859 3908 	ldr.w	r3, [r9], #-8
  40321c:	4599      	cmp	r9, r3
  40321e:	f040 8086 	bne.w	40332e <_malloc_r+0x54e>
  403222:	f010 0f03 	tst.w	r0, #3
  403226:	f100 30ff 	add.w	r0, r0, #4294967295
  40322a:	d1f5      	bne.n	403218 <_malloc_r+0x438>
  40322c:	687b      	ldr	r3, [r7, #4]
  40322e:	ea23 0304 	bic.w	r3, r3, r4
  403232:	607b      	str	r3, [r7, #4]
  403234:	0064      	lsls	r4, r4, #1
  403236:	429c      	cmp	r4, r3
  403238:	f63f aec7 	bhi.w	402fca <_malloc_r+0x1ea>
  40323c:	2c00      	cmp	r4, #0
  40323e:	f43f aec4 	beq.w	402fca <_malloc_r+0x1ea>
  403242:	421c      	tst	r4, r3
  403244:	4640      	mov	r0, r8
  403246:	f47f ae3e 	bne.w	402ec6 <_malloc_r+0xe6>
  40324a:	0064      	lsls	r4, r4, #1
  40324c:	421c      	tst	r4, r3
  40324e:	f100 0004 	add.w	r0, r0, #4
  403252:	d0fa      	beq.n	40324a <_malloc_r+0x46a>
  403254:	e637      	b.n	402ec6 <_malloc_r+0xe6>
  403256:	468c      	mov	ip, r1
  403258:	e78c      	b.n	403174 <_malloc_r+0x394>
  40325a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  40325e:	d815      	bhi.n	40328c <_malloc_r+0x4ac>
  403260:	0bf3      	lsrs	r3, r6, #15
  403262:	f103 0078 	add.w	r0, r3, #120	; 0x78
  403266:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  40326a:	00c3      	lsls	r3, r0, #3
  40326c:	e5da      	b.n	402e24 <_malloc_r+0x44>
  40326e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  403272:	e6ed      	b.n	403050 <_malloc_r+0x270>
  403274:	687b      	ldr	r3, [r7, #4]
  403276:	1092      	asrs	r2, r2, #2
  403278:	2101      	movs	r1, #1
  40327a:	fa01 f202 	lsl.w	r2, r1, r2
  40327e:	4313      	orrs	r3, r2
  403280:	607b      	str	r3, [r7, #4]
  403282:	4662      	mov	r2, ip
  403284:	e779      	b.n	40317a <_malloc_r+0x39a>
  403286:	2301      	movs	r3, #1
  403288:	6053      	str	r3, [r2, #4]
  40328a:	e729      	b.n	4030e0 <_malloc_r+0x300>
  40328c:	f240 5254 	movw	r2, #1364	; 0x554
  403290:	4293      	cmp	r3, r2
  403292:	d822      	bhi.n	4032da <_malloc_r+0x4fa>
  403294:	0cb3      	lsrs	r3, r6, #18
  403296:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  40329a:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  40329e:	00c3      	lsls	r3, r0, #3
  4032a0:	e5c0      	b.n	402e24 <_malloc_r+0x44>
  4032a2:	f103 0b10 	add.w	fp, r3, #16
  4032a6:	e6ae      	b.n	403006 <_malloc_r+0x226>
  4032a8:	2a54      	cmp	r2, #84	; 0x54
  4032aa:	d829      	bhi.n	403300 <_malloc_r+0x520>
  4032ac:	0b1a      	lsrs	r2, r3, #12
  4032ae:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  4032b2:	00c9      	lsls	r1, r1, #3
  4032b4:	326e      	adds	r2, #110	; 0x6e
  4032b6:	e74d      	b.n	403154 <_malloc_r+0x374>
  4032b8:	4b20      	ldr	r3, [pc, #128]	; (40333c <_malloc_r+0x55c>)
  4032ba:	6819      	ldr	r1, [r3, #0]
  4032bc:	4459      	add	r1, fp
  4032be:	6019      	str	r1, [r3, #0]
  4032c0:	e6b2      	b.n	403028 <_malloc_r+0x248>
  4032c2:	f3ca 000b 	ubfx	r0, sl, #0, #12
  4032c6:	2800      	cmp	r0, #0
  4032c8:	f47f aeae 	bne.w	403028 <_malloc_r+0x248>
  4032cc:	eb08 030b 	add.w	r3, r8, fp
  4032d0:	68ba      	ldr	r2, [r7, #8]
  4032d2:	f043 0301 	orr.w	r3, r3, #1
  4032d6:	6053      	str	r3, [r2, #4]
  4032d8:	e6ee      	b.n	4030b8 <_malloc_r+0x2d8>
  4032da:	207f      	movs	r0, #127	; 0x7f
  4032dc:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  4032e0:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  4032e4:	e59e      	b.n	402e24 <_malloc_r+0x44>
  4032e6:	f104 0108 	add.w	r1, r4, #8
  4032ea:	4628      	mov	r0, r5
  4032ec:	9300      	str	r3, [sp, #0]
  4032ee:	f7ff fa59 	bl	4027a4 <_free_r>
  4032f2:	9b00      	ldr	r3, [sp, #0]
  4032f4:	6819      	ldr	r1, [r3, #0]
  4032f6:	e6df      	b.n	4030b8 <_malloc_r+0x2d8>
  4032f8:	2001      	movs	r0, #1
  4032fa:	f04f 0900 	mov.w	r9, #0
  4032fe:	e6bc      	b.n	40307a <_malloc_r+0x29a>
  403300:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  403304:	d805      	bhi.n	403312 <_malloc_r+0x532>
  403306:	0bda      	lsrs	r2, r3, #15
  403308:	f102 0178 	add.w	r1, r2, #120	; 0x78
  40330c:	00c9      	lsls	r1, r1, #3
  40330e:	3277      	adds	r2, #119	; 0x77
  403310:	e720      	b.n	403154 <_malloc_r+0x374>
  403312:	f240 5154 	movw	r1, #1364	; 0x554
  403316:	428a      	cmp	r2, r1
  403318:	d805      	bhi.n	403326 <_malloc_r+0x546>
  40331a:	0c9a      	lsrs	r2, r3, #18
  40331c:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  403320:	00c9      	lsls	r1, r1, #3
  403322:	327c      	adds	r2, #124	; 0x7c
  403324:	e716      	b.n	403154 <_malloc_r+0x374>
  403326:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  40332a:	227e      	movs	r2, #126	; 0x7e
  40332c:	e712      	b.n	403154 <_malloc_r+0x374>
  40332e:	687b      	ldr	r3, [r7, #4]
  403330:	e780      	b.n	403234 <_malloc_r+0x454>
  403332:	08f0      	lsrs	r0, r6, #3
  403334:	f106 0308 	add.w	r3, r6, #8
  403338:	e600      	b.n	402f3c <_malloc_r+0x15c>
  40333a:	bf00      	nop
  40333c:	20400a5c 	.word	0x20400a5c

00403340 <__ascii_mbtowc>:
  403340:	b082      	sub	sp, #8
  403342:	b149      	cbz	r1, 403358 <__ascii_mbtowc+0x18>
  403344:	b15a      	cbz	r2, 40335e <__ascii_mbtowc+0x1e>
  403346:	b16b      	cbz	r3, 403364 <__ascii_mbtowc+0x24>
  403348:	7813      	ldrb	r3, [r2, #0]
  40334a:	600b      	str	r3, [r1, #0]
  40334c:	7812      	ldrb	r2, [r2, #0]
  40334e:	1c10      	adds	r0, r2, #0
  403350:	bf18      	it	ne
  403352:	2001      	movne	r0, #1
  403354:	b002      	add	sp, #8
  403356:	4770      	bx	lr
  403358:	a901      	add	r1, sp, #4
  40335a:	2a00      	cmp	r2, #0
  40335c:	d1f3      	bne.n	403346 <__ascii_mbtowc+0x6>
  40335e:	4610      	mov	r0, r2
  403360:	b002      	add	sp, #8
  403362:	4770      	bx	lr
  403364:	f06f 0001 	mvn.w	r0, #1
  403368:	e7f4      	b.n	403354 <__ascii_mbtowc+0x14>
  40336a:	bf00      	nop
  40336c:	0000      	movs	r0, r0
	...

00403370 <memchr>:
  403370:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  403374:	2a10      	cmp	r2, #16
  403376:	db2b      	blt.n	4033d0 <memchr+0x60>
  403378:	f010 0f07 	tst.w	r0, #7
  40337c:	d008      	beq.n	403390 <memchr+0x20>
  40337e:	f810 3b01 	ldrb.w	r3, [r0], #1
  403382:	3a01      	subs	r2, #1
  403384:	428b      	cmp	r3, r1
  403386:	d02d      	beq.n	4033e4 <memchr+0x74>
  403388:	f010 0f07 	tst.w	r0, #7
  40338c:	b342      	cbz	r2, 4033e0 <memchr+0x70>
  40338e:	d1f6      	bne.n	40337e <memchr+0xe>
  403390:	b4f0      	push	{r4, r5, r6, r7}
  403392:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  403396:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40339a:	f022 0407 	bic.w	r4, r2, #7
  40339e:	f07f 0700 	mvns.w	r7, #0
  4033a2:	2300      	movs	r3, #0
  4033a4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  4033a8:	3c08      	subs	r4, #8
  4033aa:	ea85 0501 	eor.w	r5, r5, r1
  4033ae:	ea86 0601 	eor.w	r6, r6, r1
  4033b2:	fa85 f547 	uadd8	r5, r5, r7
  4033b6:	faa3 f587 	sel	r5, r3, r7
  4033ba:	fa86 f647 	uadd8	r6, r6, r7
  4033be:	faa5 f687 	sel	r6, r5, r7
  4033c2:	b98e      	cbnz	r6, 4033e8 <memchr+0x78>
  4033c4:	d1ee      	bne.n	4033a4 <memchr+0x34>
  4033c6:	bcf0      	pop	{r4, r5, r6, r7}
  4033c8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4033cc:	f002 0207 	and.w	r2, r2, #7
  4033d0:	b132      	cbz	r2, 4033e0 <memchr+0x70>
  4033d2:	f810 3b01 	ldrb.w	r3, [r0], #1
  4033d6:	3a01      	subs	r2, #1
  4033d8:	ea83 0301 	eor.w	r3, r3, r1
  4033dc:	b113      	cbz	r3, 4033e4 <memchr+0x74>
  4033de:	d1f8      	bne.n	4033d2 <memchr+0x62>
  4033e0:	2000      	movs	r0, #0
  4033e2:	4770      	bx	lr
  4033e4:	3801      	subs	r0, #1
  4033e6:	4770      	bx	lr
  4033e8:	2d00      	cmp	r5, #0
  4033ea:	bf06      	itte	eq
  4033ec:	4635      	moveq	r5, r6
  4033ee:	3803      	subeq	r0, #3
  4033f0:	3807      	subne	r0, #7
  4033f2:	f015 0f01 	tst.w	r5, #1
  4033f6:	d107      	bne.n	403408 <memchr+0x98>
  4033f8:	3001      	adds	r0, #1
  4033fa:	f415 7f80 	tst.w	r5, #256	; 0x100
  4033fe:	bf02      	ittt	eq
  403400:	3001      	addeq	r0, #1
  403402:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  403406:	3001      	addeq	r0, #1
  403408:	bcf0      	pop	{r4, r5, r6, r7}
  40340a:	3801      	subs	r0, #1
  40340c:	4770      	bx	lr
  40340e:	bf00      	nop

00403410 <memcpy>:
  403410:	4684      	mov	ip, r0
  403412:	ea41 0300 	orr.w	r3, r1, r0
  403416:	f013 0303 	ands.w	r3, r3, #3
  40341a:	d16d      	bne.n	4034f8 <memcpy+0xe8>
  40341c:	3a40      	subs	r2, #64	; 0x40
  40341e:	d341      	bcc.n	4034a4 <memcpy+0x94>
  403420:	f851 3b04 	ldr.w	r3, [r1], #4
  403424:	f840 3b04 	str.w	r3, [r0], #4
  403428:	f851 3b04 	ldr.w	r3, [r1], #4
  40342c:	f840 3b04 	str.w	r3, [r0], #4
  403430:	f851 3b04 	ldr.w	r3, [r1], #4
  403434:	f840 3b04 	str.w	r3, [r0], #4
  403438:	f851 3b04 	ldr.w	r3, [r1], #4
  40343c:	f840 3b04 	str.w	r3, [r0], #4
  403440:	f851 3b04 	ldr.w	r3, [r1], #4
  403444:	f840 3b04 	str.w	r3, [r0], #4
  403448:	f851 3b04 	ldr.w	r3, [r1], #4
  40344c:	f840 3b04 	str.w	r3, [r0], #4
  403450:	f851 3b04 	ldr.w	r3, [r1], #4
  403454:	f840 3b04 	str.w	r3, [r0], #4
  403458:	f851 3b04 	ldr.w	r3, [r1], #4
  40345c:	f840 3b04 	str.w	r3, [r0], #4
  403460:	f851 3b04 	ldr.w	r3, [r1], #4
  403464:	f840 3b04 	str.w	r3, [r0], #4
  403468:	f851 3b04 	ldr.w	r3, [r1], #4
  40346c:	f840 3b04 	str.w	r3, [r0], #4
  403470:	f851 3b04 	ldr.w	r3, [r1], #4
  403474:	f840 3b04 	str.w	r3, [r0], #4
  403478:	f851 3b04 	ldr.w	r3, [r1], #4
  40347c:	f840 3b04 	str.w	r3, [r0], #4
  403480:	f851 3b04 	ldr.w	r3, [r1], #4
  403484:	f840 3b04 	str.w	r3, [r0], #4
  403488:	f851 3b04 	ldr.w	r3, [r1], #4
  40348c:	f840 3b04 	str.w	r3, [r0], #4
  403490:	f851 3b04 	ldr.w	r3, [r1], #4
  403494:	f840 3b04 	str.w	r3, [r0], #4
  403498:	f851 3b04 	ldr.w	r3, [r1], #4
  40349c:	f840 3b04 	str.w	r3, [r0], #4
  4034a0:	3a40      	subs	r2, #64	; 0x40
  4034a2:	d2bd      	bcs.n	403420 <memcpy+0x10>
  4034a4:	3230      	adds	r2, #48	; 0x30
  4034a6:	d311      	bcc.n	4034cc <memcpy+0xbc>
  4034a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4034ac:	f840 3b04 	str.w	r3, [r0], #4
  4034b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4034b4:	f840 3b04 	str.w	r3, [r0], #4
  4034b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4034bc:	f840 3b04 	str.w	r3, [r0], #4
  4034c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4034c4:	f840 3b04 	str.w	r3, [r0], #4
  4034c8:	3a10      	subs	r2, #16
  4034ca:	d2ed      	bcs.n	4034a8 <memcpy+0x98>
  4034cc:	320c      	adds	r2, #12
  4034ce:	d305      	bcc.n	4034dc <memcpy+0xcc>
  4034d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4034d4:	f840 3b04 	str.w	r3, [r0], #4
  4034d8:	3a04      	subs	r2, #4
  4034da:	d2f9      	bcs.n	4034d0 <memcpy+0xc0>
  4034dc:	3204      	adds	r2, #4
  4034de:	d008      	beq.n	4034f2 <memcpy+0xe2>
  4034e0:	07d2      	lsls	r2, r2, #31
  4034e2:	bf1c      	itt	ne
  4034e4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4034e8:	f800 3b01 	strbne.w	r3, [r0], #1
  4034ec:	d301      	bcc.n	4034f2 <memcpy+0xe2>
  4034ee:	880b      	ldrh	r3, [r1, #0]
  4034f0:	8003      	strh	r3, [r0, #0]
  4034f2:	4660      	mov	r0, ip
  4034f4:	4770      	bx	lr
  4034f6:	bf00      	nop
  4034f8:	2a08      	cmp	r2, #8
  4034fa:	d313      	bcc.n	403524 <memcpy+0x114>
  4034fc:	078b      	lsls	r3, r1, #30
  4034fe:	d08d      	beq.n	40341c <memcpy+0xc>
  403500:	f010 0303 	ands.w	r3, r0, #3
  403504:	d08a      	beq.n	40341c <memcpy+0xc>
  403506:	f1c3 0304 	rsb	r3, r3, #4
  40350a:	1ad2      	subs	r2, r2, r3
  40350c:	07db      	lsls	r3, r3, #31
  40350e:	bf1c      	itt	ne
  403510:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403514:	f800 3b01 	strbne.w	r3, [r0], #1
  403518:	d380      	bcc.n	40341c <memcpy+0xc>
  40351a:	f831 3b02 	ldrh.w	r3, [r1], #2
  40351e:	f820 3b02 	strh.w	r3, [r0], #2
  403522:	e77b      	b.n	40341c <memcpy+0xc>
  403524:	3a04      	subs	r2, #4
  403526:	d3d9      	bcc.n	4034dc <memcpy+0xcc>
  403528:	3a01      	subs	r2, #1
  40352a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40352e:	f800 3b01 	strb.w	r3, [r0], #1
  403532:	d2f9      	bcs.n	403528 <memcpy+0x118>
  403534:	780b      	ldrb	r3, [r1, #0]
  403536:	7003      	strb	r3, [r0, #0]
  403538:	784b      	ldrb	r3, [r1, #1]
  40353a:	7043      	strb	r3, [r0, #1]
  40353c:	788b      	ldrb	r3, [r1, #2]
  40353e:	7083      	strb	r3, [r0, #2]
  403540:	4660      	mov	r0, ip
  403542:	4770      	bx	lr

00403544 <memmove>:
  403544:	4288      	cmp	r0, r1
  403546:	b5f0      	push	{r4, r5, r6, r7, lr}
  403548:	d90d      	bls.n	403566 <memmove+0x22>
  40354a:	188b      	adds	r3, r1, r2
  40354c:	4298      	cmp	r0, r3
  40354e:	d20a      	bcs.n	403566 <memmove+0x22>
  403550:	1884      	adds	r4, r0, r2
  403552:	2a00      	cmp	r2, #0
  403554:	d051      	beq.n	4035fa <memmove+0xb6>
  403556:	4622      	mov	r2, r4
  403558:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40355c:	f802 4d01 	strb.w	r4, [r2, #-1]!
  403560:	4299      	cmp	r1, r3
  403562:	d1f9      	bne.n	403558 <memmove+0x14>
  403564:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403566:	2a0f      	cmp	r2, #15
  403568:	d948      	bls.n	4035fc <memmove+0xb8>
  40356a:	ea41 0300 	orr.w	r3, r1, r0
  40356e:	079b      	lsls	r3, r3, #30
  403570:	d146      	bne.n	403600 <memmove+0xbc>
  403572:	f100 0410 	add.w	r4, r0, #16
  403576:	f101 0310 	add.w	r3, r1, #16
  40357a:	4615      	mov	r5, r2
  40357c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  403580:	f844 6c10 	str.w	r6, [r4, #-16]
  403584:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  403588:	f844 6c0c 	str.w	r6, [r4, #-12]
  40358c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  403590:	f844 6c08 	str.w	r6, [r4, #-8]
  403594:	3d10      	subs	r5, #16
  403596:	f853 6c04 	ldr.w	r6, [r3, #-4]
  40359a:	f844 6c04 	str.w	r6, [r4, #-4]
  40359e:	2d0f      	cmp	r5, #15
  4035a0:	f103 0310 	add.w	r3, r3, #16
  4035a4:	f104 0410 	add.w	r4, r4, #16
  4035a8:	d8e8      	bhi.n	40357c <memmove+0x38>
  4035aa:	f1a2 0310 	sub.w	r3, r2, #16
  4035ae:	f023 030f 	bic.w	r3, r3, #15
  4035b2:	f002 0e0f 	and.w	lr, r2, #15
  4035b6:	3310      	adds	r3, #16
  4035b8:	f1be 0f03 	cmp.w	lr, #3
  4035bc:	4419      	add	r1, r3
  4035be:	4403      	add	r3, r0
  4035c0:	d921      	bls.n	403606 <memmove+0xc2>
  4035c2:	1f1e      	subs	r6, r3, #4
  4035c4:	460d      	mov	r5, r1
  4035c6:	4674      	mov	r4, lr
  4035c8:	3c04      	subs	r4, #4
  4035ca:	f855 7b04 	ldr.w	r7, [r5], #4
  4035ce:	f846 7f04 	str.w	r7, [r6, #4]!
  4035d2:	2c03      	cmp	r4, #3
  4035d4:	d8f8      	bhi.n	4035c8 <memmove+0x84>
  4035d6:	f1ae 0404 	sub.w	r4, lr, #4
  4035da:	f024 0403 	bic.w	r4, r4, #3
  4035de:	3404      	adds	r4, #4
  4035e0:	4421      	add	r1, r4
  4035e2:	4423      	add	r3, r4
  4035e4:	f002 0203 	and.w	r2, r2, #3
  4035e8:	b162      	cbz	r2, 403604 <memmove+0xc0>
  4035ea:	3b01      	subs	r3, #1
  4035ec:	440a      	add	r2, r1
  4035ee:	f811 4b01 	ldrb.w	r4, [r1], #1
  4035f2:	f803 4f01 	strb.w	r4, [r3, #1]!
  4035f6:	428a      	cmp	r2, r1
  4035f8:	d1f9      	bne.n	4035ee <memmove+0xaa>
  4035fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4035fc:	4603      	mov	r3, r0
  4035fe:	e7f3      	b.n	4035e8 <memmove+0xa4>
  403600:	4603      	mov	r3, r0
  403602:	e7f2      	b.n	4035ea <memmove+0xa6>
  403604:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403606:	4672      	mov	r2, lr
  403608:	e7ee      	b.n	4035e8 <memmove+0xa4>
  40360a:	bf00      	nop

0040360c <__malloc_lock>:
  40360c:	4801      	ldr	r0, [pc, #4]	; (403614 <__malloc_lock+0x8>)
  40360e:	f7ff bb63 	b.w	402cd8 <__retarget_lock_acquire_recursive>
  403612:	bf00      	nop
  403614:	20400b34 	.word	0x20400b34

00403618 <__malloc_unlock>:
  403618:	4801      	ldr	r0, [pc, #4]	; (403620 <__malloc_unlock+0x8>)
  40361a:	f7ff bb5f 	b.w	402cdc <__retarget_lock_release_recursive>
  40361e:	bf00      	nop
  403620:	20400b34 	.word	0x20400b34

00403624 <_realloc_r>:
  403624:	2900      	cmp	r1, #0
  403626:	f000 8095 	beq.w	403754 <_realloc_r+0x130>
  40362a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40362e:	460d      	mov	r5, r1
  403630:	4616      	mov	r6, r2
  403632:	b083      	sub	sp, #12
  403634:	4680      	mov	r8, r0
  403636:	f106 070b 	add.w	r7, r6, #11
  40363a:	f7ff ffe7 	bl	40360c <__malloc_lock>
  40363e:	f855 ec04 	ldr.w	lr, [r5, #-4]
  403642:	2f16      	cmp	r7, #22
  403644:	f02e 0403 	bic.w	r4, lr, #3
  403648:	f1a5 0908 	sub.w	r9, r5, #8
  40364c:	d83c      	bhi.n	4036c8 <_realloc_r+0xa4>
  40364e:	2210      	movs	r2, #16
  403650:	4617      	mov	r7, r2
  403652:	42be      	cmp	r6, r7
  403654:	d83d      	bhi.n	4036d2 <_realloc_r+0xae>
  403656:	4294      	cmp	r4, r2
  403658:	da43      	bge.n	4036e2 <_realloc_r+0xbe>
  40365a:	4bc4      	ldr	r3, [pc, #784]	; (40396c <_realloc_r+0x348>)
  40365c:	6899      	ldr	r1, [r3, #8]
  40365e:	eb09 0004 	add.w	r0, r9, r4
  403662:	4288      	cmp	r0, r1
  403664:	f000 80b4 	beq.w	4037d0 <_realloc_r+0x1ac>
  403668:	6843      	ldr	r3, [r0, #4]
  40366a:	f023 0101 	bic.w	r1, r3, #1
  40366e:	4401      	add	r1, r0
  403670:	6849      	ldr	r1, [r1, #4]
  403672:	07c9      	lsls	r1, r1, #31
  403674:	d54c      	bpl.n	403710 <_realloc_r+0xec>
  403676:	f01e 0f01 	tst.w	lr, #1
  40367a:	f000 809b 	beq.w	4037b4 <_realloc_r+0x190>
  40367e:	4631      	mov	r1, r6
  403680:	4640      	mov	r0, r8
  403682:	f7ff fbad 	bl	402de0 <_malloc_r>
  403686:	4606      	mov	r6, r0
  403688:	2800      	cmp	r0, #0
  40368a:	d03a      	beq.n	403702 <_realloc_r+0xde>
  40368c:	f855 3c04 	ldr.w	r3, [r5, #-4]
  403690:	f023 0301 	bic.w	r3, r3, #1
  403694:	444b      	add	r3, r9
  403696:	f1a0 0208 	sub.w	r2, r0, #8
  40369a:	429a      	cmp	r2, r3
  40369c:	f000 8121 	beq.w	4038e2 <_realloc_r+0x2be>
  4036a0:	1f22      	subs	r2, r4, #4
  4036a2:	2a24      	cmp	r2, #36	; 0x24
  4036a4:	f200 8107 	bhi.w	4038b6 <_realloc_r+0x292>
  4036a8:	2a13      	cmp	r2, #19
  4036aa:	f200 80db 	bhi.w	403864 <_realloc_r+0x240>
  4036ae:	4603      	mov	r3, r0
  4036b0:	462a      	mov	r2, r5
  4036b2:	6811      	ldr	r1, [r2, #0]
  4036b4:	6019      	str	r1, [r3, #0]
  4036b6:	6851      	ldr	r1, [r2, #4]
  4036b8:	6059      	str	r1, [r3, #4]
  4036ba:	6892      	ldr	r2, [r2, #8]
  4036bc:	609a      	str	r2, [r3, #8]
  4036be:	4629      	mov	r1, r5
  4036c0:	4640      	mov	r0, r8
  4036c2:	f7ff f86f 	bl	4027a4 <_free_r>
  4036c6:	e01c      	b.n	403702 <_realloc_r+0xde>
  4036c8:	f027 0707 	bic.w	r7, r7, #7
  4036cc:	2f00      	cmp	r7, #0
  4036ce:	463a      	mov	r2, r7
  4036d0:	dabf      	bge.n	403652 <_realloc_r+0x2e>
  4036d2:	2600      	movs	r6, #0
  4036d4:	230c      	movs	r3, #12
  4036d6:	4630      	mov	r0, r6
  4036d8:	f8c8 3000 	str.w	r3, [r8]
  4036dc:	b003      	add	sp, #12
  4036de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4036e2:	462e      	mov	r6, r5
  4036e4:	1be3      	subs	r3, r4, r7
  4036e6:	2b0f      	cmp	r3, #15
  4036e8:	d81e      	bhi.n	403728 <_realloc_r+0x104>
  4036ea:	f8d9 3004 	ldr.w	r3, [r9, #4]
  4036ee:	f003 0301 	and.w	r3, r3, #1
  4036f2:	4323      	orrs	r3, r4
  4036f4:	444c      	add	r4, r9
  4036f6:	f8c9 3004 	str.w	r3, [r9, #4]
  4036fa:	6863      	ldr	r3, [r4, #4]
  4036fc:	f043 0301 	orr.w	r3, r3, #1
  403700:	6063      	str	r3, [r4, #4]
  403702:	4640      	mov	r0, r8
  403704:	f7ff ff88 	bl	403618 <__malloc_unlock>
  403708:	4630      	mov	r0, r6
  40370a:	b003      	add	sp, #12
  40370c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403710:	f023 0303 	bic.w	r3, r3, #3
  403714:	18e1      	adds	r1, r4, r3
  403716:	4291      	cmp	r1, r2
  403718:	db1f      	blt.n	40375a <_realloc_r+0x136>
  40371a:	68c3      	ldr	r3, [r0, #12]
  40371c:	6882      	ldr	r2, [r0, #8]
  40371e:	462e      	mov	r6, r5
  403720:	60d3      	str	r3, [r2, #12]
  403722:	460c      	mov	r4, r1
  403724:	609a      	str	r2, [r3, #8]
  403726:	e7dd      	b.n	4036e4 <_realloc_r+0xc0>
  403728:	f8d9 2004 	ldr.w	r2, [r9, #4]
  40372c:	eb09 0107 	add.w	r1, r9, r7
  403730:	f002 0201 	and.w	r2, r2, #1
  403734:	444c      	add	r4, r9
  403736:	f043 0301 	orr.w	r3, r3, #1
  40373a:	4317      	orrs	r7, r2
  40373c:	f8c9 7004 	str.w	r7, [r9, #4]
  403740:	604b      	str	r3, [r1, #4]
  403742:	6863      	ldr	r3, [r4, #4]
  403744:	f043 0301 	orr.w	r3, r3, #1
  403748:	3108      	adds	r1, #8
  40374a:	6063      	str	r3, [r4, #4]
  40374c:	4640      	mov	r0, r8
  40374e:	f7ff f829 	bl	4027a4 <_free_r>
  403752:	e7d6      	b.n	403702 <_realloc_r+0xde>
  403754:	4611      	mov	r1, r2
  403756:	f7ff bb43 	b.w	402de0 <_malloc_r>
  40375a:	f01e 0f01 	tst.w	lr, #1
  40375e:	d18e      	bne.n	40367e <_realloc_r+0x5a>
  403760:	f855 1c08 	ldr.w	r1, [r5, #-8]
  403764:	eba9 0a01 	sub.w	sl, r9, r1
  403768:	f8da 1004 	ldr.w	r1, [sl, #4]
  40376c:	f021 0103 	bic.w	r1, r1, #3
  403770:	440b      	add	r3, r1
  403772:	4423      	add	r3, r4
  403774:	4293      	cmp	r3, r2
  403776:	db25      	blt.n	4037c4 <_realloc_r+0x1a0>
  403778:	68c2      	ldr	r2, [r0, #12]
  40377a:	6881      	ldr	r1, [r0, #8]
  40377c:	4656      	mov	r6, sl
  40377e:	60ca      	str	r2, [r1, #12]
  403780:	6091      	str	r1, [r2, #8]
  403782:	f8da 100c 	ldr.w	r1, [sl, #12]
  403786:	f856 0f08 	ldr.w	r0, [r6, #8]!
  40378a:	1f22      	subs	r2, r4, #4
  40378c:	2a24      	cmp	r2, #36	; 0x24
  40378e:	60c1      	str	r1, [r0, #12]
  403790:	6088      	str	r0, [r1, #8]
  403792:	f200 8094 	bhi.w	4038be <_realloc_r+0x29a>
  403796:	2a13      	cmp	r2, #19
  403798:	d96f      	bls.n	40387a <_realloc_r+0x256>
  40379a:	6829      	ldr	r1, [r5, #0]
  40379c:	f8ca 1008 	str.w	r1, [sl, #8]
  4037a0:	6869      	ldr	r1, [r5, #4]
  4037a2:	f8ca 100c 	str.w	r1, [sl, #12]
  4037a6:	2a1b      	cmp	r2, #27
  4037a8:	f200 80a2 	bhi.w	4038f0 <_realloc_r+0x2cc>
  4037ac:	3508      	adds	r5, #8
  4037ae:	f10a 0210 	add.w	r2, sl, #16
  4037b2:	e063      	b.n	40387c <_realloc_r+0x258>
  4037b4:	f855 3c08 	ldr.w	r3, [r5, #-8]
  4037b8:	eba9 0a03 	sub.w	sl, r9, r3
  4037bc:	f8da 1004 	ldr.w	r1, [sl, #4]
  4037c0:	f021 0103 	bic.w	r1, r1, #3
  4037c4:	1863      	adds	r3, r4, r1
  4037c6:	4293      	cmp	r3, r2
  4037c8:	f6ff af59 	blt.w	40367e <_realloc_r+0x5a>
  4037cc:	4656      	mov	r6, sl
  4037ce:	e7d8      	b.n	403782 <_realloc_r+0x15e>
  4037d0:	6841      	ldr	r1, [r0, #4]
  4037d2:	f021 0b03 	bic.w	fp, r1, #3
  4037d6:	44a3      	add	fp, r4
  4037d8:	f107 0010 	add.w	r0, r7, #16
  4037dc:	4583      	cmp	fp, r0
  4037de:	da56      	bge.n	40388e <_realloc_r+0x26a>
  4037e0:	f01e 0f01 	tst.w	lr, #1
  4037e4:	f47f af4b 	bne.w	40367e <_realloc_r+0x5a>
  4037e8:	f855 1c08 	ldr.w	r1, [r5, #-8]
  4037ec:	eba9 0a01 	sub.w	sl, r9, r1
  4037f0:	f8da 1004 	ldr.w	r1, [sl, #4]
  4037f4:	f021 0103 	bic.w	r1, r1, #3
  4037f8:	448b      	add	fp, r1
  4037fa:	4558      	cmp	r0, fp
  4037fc:	dce2      	bgt.n	4037c4 <_realloc_r+0x1a0>
  4037fe:	4656      	mov	r6, sl
  403800:	f8da 100c 	ldr.w	r1, [sl, #12]
  403804:	f856 0f08 	ldr.w	r0, [r6, #8]!
  403808:	1f22      	subs	r2, r4, #4
  40380a:	2a24      	cmp	r2, #36	; 0x24
  40380c:	60c1      	str	r1, [r0, #12]
  40380e:	6088      	str	r0, [r1, #8]
  403810:	f200 808f 	bhi.w	403932 <_realloc_r+0x30e>
  403814:	2a13      	cmp	r2, #19
  403816:	f240 808a 	bls.w	40392e <_realloc_r+0x30a>
  40381a:	6829      	ldr	r1, [r5, #0]
  40381c:	f8ca 1008 	str.w	r1, [sl, #8]
  403820:	6869      	ldr	r1, [r5, #4]
  403822:	f8ca 100c 	str.w	r1, [sl, #12]
  403826:	2a1b      	cmp	r2, #27
  403828:	f200 808a 	bhi.w	403940 <_realloc_r+0x31c>
  40382c:	3508      	adds	r5, #8
  40382e:	f10a 0210 	add.w	r2, sl, #16
  403832:	6829      	ldr	r1, [r5, #0]
  403834:	6011      	str	r1, [r2, #0]
  403836:	6869      	ldr	r1, [r5, #4]
  403838:	6051      	str	r1, [r2, #4]
  40383a:	68a9      	ldr	r1, [r5, #8]
  40383c:	6091      	str	r1, [r2, #8]
  40383e:	eb0a 0107 	add.w	r1, sl, r7
  403842:	ebab 0207 	sub.w	r2, fp, r7
  403846:	f042 0201 	orr.w	r2, r2, #1
  40384a:	6099      	str	r1, [r3, #8]
  40384c:	604a      	str	r2, [r1, #4]
  40384e:	f8da 3004 	ldr.w	r3, [sl, #4]
  403852:	f003 0301 	and.w	r3, r3, #1
  403856:	431f      	orrs	r7, r3
  403858:	4640      	mov	r0, r8
  40385a:	f8ca 7004 	str.w	r7, [sl, #4]
  40385e:	f7ff fedb 	bl	403618 <__malloc_unlock>
  403862:	e751      	b.n	403708 <_realloc_r+0xe4>
  403864:	682b      	ldr	r3, [r5, #0]
  403866:	6003      	str	r3, [r0, #0]
  403868:	686b      	ldr	r3, [r5, #4]
  40386a:	6043      	str	r3, [r0, #4]
  40386c:	2a1b      	cmp	r2, #27
  40386e:	d82d      	bhi.n	4038cc <_realloc_r+0x2a8>
  403870:	f100 0308 	add.w	r3, r0, #8
  403874:	f105 0208 	add.w	r2, r5, #8
  403878:	e71b      	b.n	4036b2 <_realloc_r+0x8e>
  40387a:	4632      	mov	r2, r6
  40387c:	6829      	ldr	r1, [r5, #0]
  40387e:	6011      	str	r1, [r2, #0]
  403880:	6869      	ldr	r1, [r5, #4]
  403882:	6051      	str	r1, [r2, #4]
  403884:	68a9      	ldr	r1, [r5, #8]
  403886:	6091      	str	r1, [r2, #8]
  403888:	461c      	mov	r4, r3
  40388a:	46d1      	mov	r9, sl
  40388c:	e72a      	b.n	4036e4 <_realloc_r+0xc0>
  40388e:	eb09 0107 	add.w	r1, r9, r7
  403892:	ebab 0b07 	sub.w	fp, fp, r7
  403896:	f04b 0201 	orr.w	r2, fp, #1
  40389a:	6099      	str	r1, [r3, #8]
  40389c:	604a      	str	r2, [r1, #4]
  40389e:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4038a2:	f003 0301 	and.w	r3, r3, #1
  4038a6:	431f      	orrs	r7, r3
  4038a8:	4640      	mov	r0, r8
  4038aa:	f845 7c04 	str.w	r7, [r5, #-4]
  4038ae:	f7ff feb3 	bl	403618 <__malloc_unlock>
  4038b2:	462e      	mov	r6, r5
  4038b4:	e728      	b.n	403708 <_realloc_r+0xe4>
  4038b6:	4629      	mov	r1, r5
  4038b8:	f7ff fe44 	bl	403544 <memmove>
  4038bc:	e6ff      	b.n	4036be <_realloc_r+0x9a>
  4038be:	4629      	mov	r1, r5
  4038c0:	4630      	mov	r0, r6
  4038c2:	461c      	mov	r4, r3
  4038c4:	46d1      	mov	r9, sl
  4038c6:	f7ff fe3d 	bl	403544 <memmove>
  4038ca:	e70b      	b.n	4036e4 <_realloc_r+0xc0>
  4038cc:	68ab      	ldr	r3, [r5, #8]
  4038ce:	6083      	str	r3, [r0, #8]
  4038d0:	68eb      	ldr	r3, [r5, #12]
  4038d2:	60c3      	str	r3, [r0, #12]
  4038d4:	2a24      	cmp	r2, #36	; 0x24
  4038d6:	d017      	beq.n	403908 <_realloc_r+0x2e4>
  4038d8:	f100 0310 	add.w	r3, r0, #16
  4038dc:	f105 0210 	add.w	r2, r5, #16
  4038e0:	e6e7      	b.n	4036b2 <_realloc_r+0x8e>
  4038e2:	f850 3c04 	ldr.w	r3, [r0, #-4]
  4038e6:	f023 0303 	bic.w	r3, r3, #3
  4038ea:	441c      	add	r4, r3
  4038ec:	462e      	mov	r6, r5
  4038ee:	e6f9      	b.n	4036e4 <_realloc_r+0xc0>
  4038f0:	68a9      	ldr	r1, [r5, #8]
  4038f2:	f8ca 1010 	str.w	r1, [sl, #16]
  4038f6:	68e9      	ldr	r1, [r5, #12]
  4038f8:	f8ca 1014 	str.w	r1, [sl, #20]
  4038fc:	2a24      	cmp	r2, #36	; 0x24
  4038fe:	d00c      	beq.n	40391a <_realloc_r+0x2f6>
  403900:	3510      	adds	r5, #16
  403902:	f10a 0218 	add.w	r2, sl, #24
  403906:	e7b9      	b.n	40387c <_realloc_r+0x258>
  403908:	692b      	ldr	r3, [r5, #16]
  40390a:	6103      	str	r3, [r0, #16]
  40390c:	696b      	ldr	r3, [r5, #20]
  40390e:	6143      	str	r3, [r0, #20]
  403910:	f105 0218 	add.w	r2, r5, #24
  403914:	f100 0318 	add.w	r3, r0, #24
  403918:	e6cb      	b.n	4036b2 <_realloc_r+0x8e>
  40391a:	692a      	ldr	r2, [r5, #16]
  40391c:	f8ca 2018 	str.w	r2, [sl, #24]
  403920:	696a      	ldr	r2, [r5, #20]
  403922:	f8ca 201c 	str.w	r2, [sl, #28]
  403926:	3518      	adds	r5, #24
  403928:	f10a 0220 	add.w	r2, sl, #32
  40392c:	e7a6      	b.n	40387c <_realloc_r+0x258>
  40392e:	4632      	mov	r2, r6
  403930:	e77f      	b.n	403832 <_realloc_r+0x20e>
  403932:	4629      	mov	r1, r5
  403934:	4630      	mov	r0, r6
  403936:	9301      	str	r3, [sp, #4]
  403938:	f7ff fe04 	bl	403544 <memmove>
  40393c:	9b01      	ldr	r3, [sp, #4]
  40393e:	e77e      	b.n	40383e <_realloc_r+0x21a>
  403940:	68a9      	ldr	r1, [r5, #8]
  403942:	f8ca 1010 	str.w	r1, [sl, #16]
  403946:	68e9      	ldr	r1, [r5, #12]
  403948:	f8ca 1014 	str.w	r1, [sl, #20]
  40394c:	2a24      	cmp	r2, #36	; 0x24
  40394e:	d003      	beq.n	403958 <_realloc_r+0x334>
  403950:	3510      	adds	r5, #16
  403952:	f10a 0218 	add.w	r2, sl, #24
  403956:	e76c      	b.n	403832 <_realloc_r+0x20e>
  403958:	692a      	ldr	r2, [r5, #16]
  40395a:	f8ca 2018 	str.w	r2, [sl, #24]
  40395e:	696a      	ldr	r2, [r5, #20]
  403960:	f8ca 201c 	str.w	r2, [sl, #28]
  403964:	3518      	adds	r5, #24
  403966:	f10a 0220 	add.w	r2, sl, #32
  40396a:	e762      	b.n	403832 <_realloc_r+0x20e>
  40396c:	204005b0 	.word	0x204005b0

00403970 <_sbrk_r>:
  403970:	b538      	push	{r3, r4, r5, lr}
  403972:	4c07      	ldr	r4, [pc, #28]	; (403990 <_sbrk_r+0x20>)
  403974:	2300      	movs	r3, #0
  403976:	4605      	mov	r5, r0
  403978:	4608      	mov	r0, r1
  40397a:	6023      	str	r3, [r4, #0]
  40397c:	f7fd f9cc 	bl	400d18 <_sbrk>
  403980:	1c43      	adds	r3, r0, #1
  403982:	d000      	beq.n	403986 <_sbrk_r+0x16>
  403984:	bd38      	pop	{r3, r4, r5, pc}
  403986:	6823      	ldr	r3, [r4, #0]
  403988:	2b00      	cmp	r3, #0
  40398a:	d0fb      	beq.n	403984 <_sbrk_r+0x14>
  40398c:	602b      	str	r3, [r5, #0]
  40398e:	bd38      	pop	{r3, r4, r5, pc}
  403990:	20400b48 	.word	0x20400b48

00403994 <__sread>:
  403994:	b510      	push	{r4, lr}
  403996:	460c      	mov	r4, r1
  403998:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40399c:	f000 fa76 	bl	403e8c <_read_r>
  4039a0:	2800      	cmp	r0, #0
  4039a2:	db03      	blt.n	4039ac <__sread+0x18>
  4039a4:	6d23      	ldr	r3, [r4, #80]	; 0x50
  4039a6:	4403      	add	r3, r0
  4039a8:	6523      	str	r3, [r4, #80]	; 0x50
  4039aa:	bd10      	pop	{r4, pc}
  4039ac:	89a3      	ldrh	r3, [r4, #12]
  4039ae:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  4039b2:	81a3      	strh	r3, [r4, #12]
  4039b4:	bd10      	pop	{r4, pc}
  4039b6:	bf00      	nop

004039b8 <__swrite>:
  4039b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4039bc:	4616      	mov	r6, r2
  4039be:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  4039c2:	461f      	mov	r7, r3
  4039c4:	05d3      	lsls	r3, r2, #23
  4039c6:	460c      	mov	r4, r1
  4039c8:	4605      	mov	r5, r0
  4039ca:	d507      	bpl.n	4039dc <__swrite+0x24>
  4039cc:	2200      	movs	r2, #0
  4039ce:	2302      	movs	r3, #2
  4039d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4039d4:	f000 fa44 	bl	403e60 <_lseek_r>
  4039d8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4039dc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4039e0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  4039e4:	81a2      	strh	r2, [r4, #12]
  4039e6:	463b      	mov	r3, r7
  4039e8:	4632      	mov	r2, r6
  4039ea:	4628      	mov	r0, r5
  4039ec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4039f0:	f000 b924 	b.w	403c3c <_write_r>

004039f4 <__sseek>:
  4039f4:	b510      	push	{r4, lr}
  4039f6:	460c      	mov	r4, r1
  4039f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4039fc:	f000 fa30 	bl	403e60 <_lseek_r>
  403a00:	89a3      	ldrh	r3, [r4, #12]
  403a02:	1c42      	adds	r2, r0, #1
  403a04:	bf0e      	itee	eq
  403a06:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  403a0a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  403a0e:	6520      	strne	r0, [r4, #80]	; 0x50
  403a10:	81a3      	strh	r3, [r4, #12]
  403a12:	bd10      	pop	{r4, pc}

00403a14 <__sclose>:
  403a14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403a18:	f000 b988 	b.w	403d2c <_close_r>
	...

00403a40 <strlen>:
  403a40:	f890 f000 	pld	[r0]
  403a44:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  403a48:	f020 0107 	bic.w	r1, r0, #7
  403a4c:	f06f 0c00 	mvn.w	ip, #0
  403a50:	f010 0407 	ands.w	r4, r0, #7
  403a54:	f891 f020 	pld	[r1, #32]
  403a58:	f040 8049 	bne.w	403aee <strlen+0xae>
  403a5c:	f04f 0400 	mov.w	r4, #0
  403a60:	f06f 0007 	mvn.w	r0, #7
  403a64:	e9d1 2300 	ldrd	r2, r3, [r1]
  403a68:	f891 f040 	pld	[r1, #64]	; 0x40
  403a6c:	f100 0008 	add.w	r0, r0, #8
  403a70:	fa82 f24c 	uadd8	r2, r2, ip
  403a74:	faa4 f28c 	sel	r2, r4, ip
  403a78:	fa83 f34c 	uadd8	r3, r3, ip
  403a7c:	faa2 f38c 	sel	r3, r2, ip
  403a80:	bb4b      	cbnz	r3, 403ad6 <strlen+0x96>
  403a82:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  403a86:	fa82 f24c 	uadd8	r2, r2, ip
  403a8a:	f100 0008 	add.w	r0, r0, #8
  403a8e:	faa4 f28c 	sel	r2, r4, ip
  403a92:	fa83 f34c 	uadd8	r3, r3, ip
  403a96:	faa2 f38c 	sel	r3, r2, ip
  403a9a:	b9e3      	cbnz	r3, 403ad6 <strlen+0x96>
  403a9c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  403aa0:	fa82 f24c 	uadd8	r2, r2, ip
  403aa4:	f100 0008 	add.w	r0, r0, #8
  403aa8:	faa4 f28c 	sel	r2, r4, ip
  403aac:	fa83 f34c 	uadd8	r3, r3, ip
  403ab0:	faa2 f38c 	sel	r3, r2, ip
  403ab4:	b97b      	cbnz	r3, 403ad6 <strlen+0x96>
  403ab6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  403aba:	f101 0120 	add.w	r1, r1, #32
  403abe:	fa82 f24c 	uadd8	r2, r2, ip
  403ac2:	f100 0008 	add.w	r0, r0, #8
  403ac6:	faa4 f28c 	sel	r2, r4, ip
  403aca:	fa83 f34c 	uadd8	r3, r3, ip
  403ace:	faa2 f38c 	sel	r3, r2, ip
  403ad2:	2b00      	cmp	r3, #0
  403ad4:	d0c6      	beq.n	403a64 <strlen+0x24>
  403ad6:	2a00      	cmp	r2, #0
  403ad8:	bf04      	itt	eq
  403ada:	3004      	addeq	r0, #4
  403adc:	461a      	moveq	r2, r3
  403ade:	ba12      	rev	r2, r2
  403ae0:	fab2 f282 	clz	r2, r2
  403ae4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  403ae8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  403aec:	4770      	bx	lr
  403aee:	e9d1 2300 	ldrd	r2, r3, [r1]
  403af2:	f004 0503 	and.w	r5, r4, #3
  403af6:	f1c4 0000 	rsb	r0, r4, #0
  403afa:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  403afe:	f014 0f04 	tst.w	r4, #4
  403b02:	f891 f040 	pld	[r1, #64]	; 0x40
  403b06:	fa0c f505 	lsl.w	r5, ip, r5
  403b0a:	ea62 0205 	orn	r2, r2, r5
  403b0e:	bf1c      	itt	ne
  403b10:	ea63 0305 	ornne	r3, r3, r5
  403b14:	4662      	movne	r2, ip
  403b16:	f04f 0400 	mov.w	r4, #0
  403b1a:	e7a9      	b.n	403a70 <strlen+0x30>

00403b1c <__swbuf_r>:
  403b1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403b1e:	460d      	mov	r5, r1
  403b20:	4614      	mov	r4, r2
  403b22:	4606      	mov	r6, r0
  403b24:	b110      	cbz	r0, 403b2c <__swbuf_r+0x10>
  403b26:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403b28:	2b00      	cmp	r3, #0
  403b2a:	d04b      	beq.n	403bc4 <__swbuf_r+0xa8>
  403b2c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403b30:	69a3      	ldr	r3, [r4, #24]
  403b32:	60a3      	str	r3, [r4, #8]
  403b34:	b291      	uxth	r1, r2
  403b36:	0708      	lsls	r0, r1, #28
  403b38:	d539      	bpl.n	403bae <__swbuf_r+0x92>
  403b3a:	6923      	ldr	r3, [r4, #16]
  403b3c:	2b00      	cmp	r3, #0
  403b3e:	d036      	beq.n	403bae <__swbuf_r+0x92>
  403b40:	b2ed      	uxtb	r5, r5
  403b42:	0489      	lsls	r1, r1, #18
  403b44:	462f      	mov	r7, r5
  403b46:	d515      	bpl.n	403b74 <__swbuf_r+0x58>
  403b48:	6822      	ldr	r2, [r4, #0]
  403b4a:	6961      	ldr	r1, [r4, #20]
  403b4c:	1ad3      	subs	r3, r2, r3
  403b4e:	428b      	cmp	r3, r1
  403b50:	da1c      	bge.n	403b8c <__swbuf_r+0x70>
  403b52:	3301      	adds	r3, #1
  403b54:	68a1      	ldr	r1, [r4, #8]
  403b56:	1c50      	adds	r0, r2, #1
  403b58:	3901      	subs	r1, #1
  403b5a:	60a1      	str	r1, [r4, #8]
  403b5c:	6020      	str	r0, [r4, #0]
  403b5e:	7015      	strb	r5, [r2, #0]
  403b60:	6962      	ldr	r2, [r4, #20]
  403b62:	429a      	cmp	r2, r3
  403b64:	d01a      	beq.n	403b9c <__swbuf_r+0x80>
  403b66:	89a3      	ldrh	r3, [r4, #12]
  403b68:	07db      	lsls	r3, r3, #31
  403b6a:	d501      	bpl.n	403b70 <__swbuf_r+0x54>
  403b6c:	2d0a      	cmp	r5, #10
  403b6e:	d015      	beq.n	403b9c <__swbuf_r+0x80>
  403b70:	4638      	mov	r0, r7
  403b72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403b74:	6e61      	ldr	r1, [r4, #100]	; 0x64
  403b76:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  403b7a:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  403b7e:	81a2      	strh	r2, [r4, #12]
  403b80:	6822      	ldr	r2, [r4, #0]
  403b82:	6661      	str	r1, [r4, #100]	; 0x64
  403b84:	6961      	ldr	r1, [r4, #20]
  403b86:	1ad3      	subs	r3, r2, r3
  403b88:	428b      	cmp	r3, r1
  403b8a:	dbe2      	blt.n	403b52 <__swbuf_r+0x36>
  403b8c:	4621      	mov	r1, r4
  403b8e:	4630      	mov	r0, r6
  403b90:	f7fe fc8a 	bl	4024a8 <_fflush_r>
  403b94:	b940      	cbnz	r0, 403ba8 <__swbuf_r+0x8c>
  403b96:	6822      	ldr	r2, [r4, #0]
  403b98:	2301      	movs	r3, #1
  403b9a:	e7db      	b.n	403b54 <__swbuf_r+0x38>
  403b9c:	4621      	mov	r1, r4
  403b9e:	4630      	mov	r0, r6
  403ba0:	f7fe fc82 	bl	4024a8 <_fflush_r>
  403ba4:	2800      	cmp	r0, #0
  403ba6:	d0e3      	beq.n	403b70 <__swbuf_r+0x54>
  403ba8:	f04f 37ff 	mov.w	r7, #4294967295
  403bac:	e7e0      	b.n	403b70 <__swbuf_r+0x54>
  403bae:	4621      	mov	r1, r4
  403bb0:	4630      	mov	r0, r6
  403bb2:	f7fe fb65 	bl	402280 <__swsetup_r>
  403bb6:	2800      	cmp	r0, #0
  403bb8:	d1f6      	bne.n	403ba8 <__swbuf_r+0x8c>
  403bba:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403bbe:	6923      	ldr	r3, [r4, #16]
  403bc0:	b291      	uxth	r1, r2
  403bc2:	e7bd      	b.n	403b40 <__swbuf_r+0x24>
  403bc4:	f7fe fcc8 	bl	402558 <__sinit>
  403bc8:	e7b0      	b.n	403b2c <__swbuf_r+0x10>
  403bca:	bf00      	nop

00403bcc <_wcrtomb_r>:
  403bcc:	b5f0      	push	{r4, r5, r6, r7, lr}
  403bce:	4606      	mov	r6, r0
  403bd0:	b085      	sub	sp, #20
  403bd2:	461f      	mov	r7, r3
  403bd4:	b189      	cbz	r1, 403bfa <_wcrtomb_r+0x2e>
  403bd6:	4c10      	ldr	r4, [pc, #64]	; (403c18 <_wcrtomb_r+0x4c>)
  403bd8:	4d10      	ldr	r5, [pc, #64]	; (403c1c <_wcrtomb_r+0x50>)
  403bda:	6824      	ldr	r4, [r4, #0]
  403bdc:	6b64      	ldr	r4, [r4, #52]	; 0x34
  403bde:	2c00      	cmp	r4, #0
  403be0:	bf08      	it	eq
  403be2:	462c      	moveq	r4, r5
  403be4:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  403be8:	47a0      	blx	r4
  403bea:	1c43      	adds	r3, r0, #1
  403bec:	d103      	bne.n	403bf6 <_wcrtomb_r+0x2a>
  403bee:	2200      	movs	r2, #0
  403bf0:	238a      	movs	r3, #138	; 0x8a
  403bf2:	603a      	str	r2, [r7, #0]
  403bf4:	6033      	str	r3, [r6, #0]
  403bf6:	b005      	add	sp, #20
  403bf8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403bfa:	460c      	mov	r4, r1
  403bfc:	4906      	ldr	r1, [pc, #24]	; (403c18 <_wcrtomb_r+0x4c>)
  403bfe:	4a07      	ldr	r2, [pc, #28]	; (403c1c <_wcrtomb_r+0x50>)
  403c00:	6809      	ldr	r1, [r1, #0]
  403c02:	6b49      	ldr	r1, [r1, #52]	; 0x34
  403c04:	2900      	cmp	r1, #0
  403c06:	bf08      	it	eq
  403c08:	4611      	moveq	r1, r2
  403c0a:	4622      	mov	r2, r4
  403c0c:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  403c10:	a901      	add	r1, sp, #4
  403c12:	47a0      	blx	r4
  403c14:	e7e9      	b.n	403bea <_wcrtomb_r+0x1e>
  403c16:	bf00      	nop
  403c18:	20400010 	.word	0x20400010
  403c1c:	20400444 	.word	0x20400444

00403c20 <__ascii_wctomb>:
  403c20:	b121      	cbz	r1, 403c2c <__ascii_wctomb+0xc>
  403c22:	2aff      	cmp	r2, #255	; 0xff
  403c24:	d804      	bhi.n	403c30 <__ascii_wctomb+0x10>
  403c26:	700a      	strb	r2, [r1, #0]
  403c28:	2001      	movs	r0, #1
  403c2a:	4770      	bx	lr
  403c2c:	4608      	mov	r0, r1
  403c2e:	4770      	bx	lr
  403c30:	238a      	movs	r3, #138	; 0x8a
  403c32:	6003      	str	r3, [r0, #0]
  403c34:	f04f 30ff 	mov.w	r0, #4294967295
  403c38:	4770      	bx	lr
  403c3a:	bf00      	nop

00403c3c <_write_r>:
  403c3c:	b570      	push	{r4, r5, r6, lr}
  403c3e:	460d      	mov	r5, r1
  403c40:	4c08      	ldr	r4, [pc, #32]	; (403c64 <_write_r+0x28>)
  403c42:	4611      	mov	r1, r2
  403c44:	4606      	mov	r6, r0
  403c46:	461a      	mov	r2, r3
  403c48:	4628      	mov	r0, r5
  403c4a:	2300      	movs	r3, #0
  403c4c:	6023      	str	r3, [r4, #0]
  403c4e:	f7fc facb 	bl	4001e8 <_write>
  403c52:	1c43      	adds	r3, r0, #1
  403c54:	d000      	beq.n	403c58 <_write_r+0x1c>
  403c56:	bd70      	pop	{r4, r5, r6, pc}
  403c58:	6823      	ldr	r3, [r4, #0]
  403c5a:	2b00      	cmp	r3, #0
  403c5c:	d0fb      	beq.n	403c56 <_write_r+0x1a>
  403c5e:	6033      	str	r3, [r6, #0]
  403c60:	bd70      	pop	{r4, r5, r6, pc}
  403c62:	bf00      	nop
  403c64:	20400b48 	.word	0x20400b48

00403c68 <__register_exitproc>:
  403c68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  403c6c:	4d2c      	ldr	r5, [pc, #176]	; (403d20 <__register_exitproc+0xb8>)
  403c6e:	4606      	mov	r6, r0
  403c70:	6828      	ldr	r0, [r5, #0]
  403c72:	4698      	mov	r8, r3
  403c74:	460f      	mov	r7, r1
  403c76:	4691      	mov	r9, r2
  403c78:	f7ff f82e 	bl	402cd8 <__retarget_lock_acquire_recursive>
  403c7c:	4b29      	ldr	r3, [pc, #164]	; (403d24 <__register_exitproc+0xbc>)
  403c7e:	681c      	ldr	r4, [r3, #0]
  403c80:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  403c84:	2b00      	cmp	r3, #0
  403c86:	d03e      	beq.n	403d06 <__register_exitproc+0x9e>
  403c88:	685a      	ldr	r2, [r3, #4]
  403c8a:	2a1f      	cmp	r2, #31
  403c8c:	dc1c      	bgt.n	403cc8 <__register_exitproc+0x60>
  403c8e:	f102 0e01 	add.w	lr, r2, #1
  403c92:	b176      	cbz	r6, 403cb2 <__register_exitproc+0x4a>
  403c94:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  403c98:	2401      	movs	r4, #1
  403c9a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  403c9e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  403ca2:	4094      	lsls	r4, r2
  403ca4:	4320      	orrs	r0, r4
  403ca6:	2e02      	cmp	r6, #2
  403ca8:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  403cac:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  403cb0:	d023      	beq.n	403cfa <__register_exitproc+0x92>
  403cb2:	3202      	adds	r2, #2
  403cb4:	f8c3 e004 	str.w	lr, [r3, #4]
  403cb8:	6828      	ldr	r0, [r5, #0]
  403cba:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  403cbe:	f7ff f80d 	bl	402cdc <__retarget_lock_release_recursive>
  403cc2:	2000      	movs	r0, #0
  403cc4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403cc8:	4b17      	ldr	r3, [pc, #92]	; (403d28 <__register_exitproc+0xc0>)
  403cca:	b30b      	cbz	r3, 403d10 <__register_exitproc+0xa8>
  403ccc:	f44f 70c8 	mov.w	r0, #400	; 0x190
  403cd0:	f7ff f87e 	bl	402dd0 <malloc>
  403cd4:	4603      	mov	r3, r0
  403cd6:	b1d8      	cbz	r0, 403d10 <__register_exitproc+0xa8>
  403cd8:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  403cdc:	6002      	str	r2, [r0, #0]
  403cde:	2100      	movs	r1, #0
  403ce0:	6041      	str	r1, [r0, #4]
  403ce2:	460a      	mov	r2, r1
  403ce4:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  403ce8:	f04f 0e01 	mov.w	lr, #1
  403cec:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  403cf0:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  403cf4:	2e00      	cmp	r6, #0
  403cf6:	d0dc      	beq.n	403cb2 <__register_exitproc+0x4a>
  403cf8:	e7cc      	b.n	403c94 <__register_exitproc+0x2c>
  403cfa:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  403cfe:	430c      	orrs	r4, r1
  403d00:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  403d04:	e7d5      	b.n	403cb2 <__register_exitproc+0x4a>
  403d06:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  403d0a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  403d0e:	e7bb      	b.n	403c88 <__register_exitproc+0x20>
  403d10:	6828      	ldr	r0, [r5, #0]
  403d12:	f7fe ffe3 	bl	402cdc <__retarget_lock_release_recursive>
  403d16:	f04f 30ff 	mov.w	r0, #4294967295
  403d1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403d1e:	bf00      	nop
  403d20:	20400440 	.word	0x20400440
  403d24:	004041d8 	.word	0x004041d8
  403d28:	00402dd1 	.word	0x00402dd1

00403d2c <_close_r>:
  403d2c:	b538      	push	{r3, r4, r5, lr}
  403d2e:	4c07      	ldr	r4, [pc, #28]	; (403d4c <_close_r+0x20>)
  403d30:	2300      	movs	r3, #0
  403d32:	4605      	mov	r5, r0
  403d34:	4608      	mov	r0, r1
  403d36:	6023      	str	r3, [r4, #0]
  403d38:	f7fd f80a 	bl	400d50 <_close>
  403d3c:	1c43      	adds	r3, r0, #1
  403d3e:	d000      	beq.n	403d42 <_close_r+0x16>
  403d40:	bd38      	pop	{r3, r4, r5, pc}
  403d42:	6823      	ldr	r3, [r4, #0]
  403d44:	2b00      	cmp	r3, #0
  403d46:	d0fb      	beq.n	403d40 <_close_r+0x14>
  403d48:	602b      	str	r3, [r5, #0]
  403d4a:	bd38      	pop	{r3, r4, r5, pc}
  403d4c:	20400b48 	.word	0x20400b48

00403d50 <_fclose_r>:
  403d50:	b570      	push	{r4, r5, r6, lr}
  403d52:	b159      	cbz	r1, 403d6c <_fclose_r+0x1c>
  403d54:	4605      	mov	r5, r0
  403d56:	460c      	mov	r4, r1
  403d58:	b110      	cbz	r0, 403d60 <_fclose_r+0x10>
  403d5a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403d5c:	2b00      	cmp	r3, #0
  403d5e:	d03c      	beq.n	403dda <_fclose_r+0x8a>
  403d60:	6e63      	ldr	r3, [r4, #100]	; 0x64
  403d62:	07d8      	lsls	r0, r3, #31
  403d64:	d505      	bpl.n	403d72 <_fclose_r+0x22>
  403d66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403d6a:	b92b      	cbnz	r3, 403d78 <_fclose_r+0x28>
  403d6c:	2600      	movs	r6, #0
  403d6e:	4630      	mov	r0, r6
  403d70:	bd70      	pop	{r4, r5, r6, pc}
  403d72:	89a3      	ldrh	r3, [r4, #12]
  403d74:	0599      	lsls	r1, r3, #22
  403d76:	d53c      	bpl.n	403df2 <_fclose_r+0xa2>
  403d78:	4621      	mov	r1, r4
  403d7a:	4628      	mov	r0, r5
  403d7c:	f7fe faf4 	bl	402368 <__sflush_r>
  403d80:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  403d82:	4606      	mov	r6, r0
  403d84:	b133      	cbz	r3, 403d94 <_fclose_r+0x44>
  403d86:	69e1      	ldr	r1, [r4, #28]
  403d88:	4628      	mov	r0, r5
  403d8a:	4798      	blx	r3
  403d8c:	2800      	cmp	r0, #0
  403d8e:	bfb8      	it	lt
  403d90:	f04f 36ff 	movlt.w	r6, #4294967295
  403d94:	89a3      	ldrh	r3, [r4, #12]
  403d96:	061a      	lsls	r2, r3, #24
  403d98:	d422      	bmi.n	403de0 <_fclose_r+0x90>
  403d9a:	6b21      	ldr	r1, [r4, #48]	; 0x30
  403d9c:	b141      	cbz	r1, 403db0 <_fclose_r+0x60>
  403d9e:	f104 0340 	add.w	r3, r4, #64	; 0x40
  403da2:	4299      	cmp	r1, r3
  403da4:	d002      	beq.n	403dac <_fclose_r+0x5c>
  403da6:	4628      	mov	r0, r5
  403da8:	f7fe fcfc 	bl	4027a4 <_free_r>
  403dac:	2300      	movs	r3, #0
  403dae:	6323      	str	r3, [r4, #48]	; 0x30
  403db0:	6c61      	ldr	r1, [r4, #68]	; 0x44
  403db2:	b121      	cbz	r1, 403dbe <_fclose_r+0x6e>
  403db4:	4628      	mov	r0, r5
  403db6:	f7fe fcf5 	bl	4027a4 <_free_r>
  403dba:	2300      	movs	r3, #0
  403dbc:	6463      	str	r3, [r4, #68]	; 0x44
  403dbe:	f7fe fbf7 	bl	4025b0 <__sfp_lock_acquire>
  403dc2:	6e63      	ldr	r3, [r4, #100]	; 0x64
  403dc4:	2200      	movs	r2, #0
  403dc6:	07db      	lsls	r3, r3, #31
  403dc8:	81a2      	strh	r2, [r4, #12]
  403dca:	d50e      	bpl.n	403dea <_fclose_r+0x9a>
  403dcc:	6da0      	ldr	r0, [r4, #88]	; 0x58
  403dce:	f7fe ff81 	bl	402cd4 <__retarget_lock_close_recursive>
  403dd2:	f7fe fbf3 	bl	4025bc <__sfp_lock_release>
  403dd6:	4630      	mov	r0, r6
  403dd8:	bd70      	pop	{r4, r5, r6, pc}
  403dda:	f7fe fbbd 	bl	402558 <__sinit>
  403dde:	e7bf      	b.n	403d60 <_fclose_r+0x10>
  403de0:	6921      	ldr	r1, [r4, #16]
  403de2:	4628      	mov	r0, r5
  403de4:	f7fe fcde 	bl	4027a4 <_free_r>
  403de8:	e7d7      	b.n	403d9a <_fclose_r+0x4a>
  403dea:	6da0      	ldr	r0, [r4, #88]	; 0x58
  403dec:	f7fe ff76 	bl	402cdc <__retarget_lock_release_recursive>
  403df0:	e7ec      	b.n	403dcc <_fclose_r+0x7c>
  403df2:	6da0      	ldr	r0, [r4, #88]	; 0x58
  403df4:	f7fe ff70 	bl	402cd8 <__retarget_lock_acquire_recursive>
  403df8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403dfc:	2b00      	cmp	r3, #0
  403dfe:	d1bb      	bne.n	403d78 <_fclose_r+0x28>
  403e00:	6e66      	ldr	r6, [r4, #100]	; 0x64
  403e02:	f016 0601 	ands.w	r6, r6, #1
  403e06:	d1b1      	bne.n	403d6c <_fclose_r+0x1c>
  403e08:	6da0      	ldr	r0, [r4, #88]	; 0x58
  403e0a:	f7fe ff67 	bl	402cdc <__retarget_lock_release_recursive>
  403e0e:	4630      	mov	r0, r6
  403e10:	bd70      	pop	{r4, r5, r6, pc}
  403e12:	bf00      	nop

00403e14 <_fstat_r>:
  403e14:	b538      	push	{r3, r4, r5, lr}
  403e16:	460b      	mov	r3, r1
  403e18:	4c07      	ldr	r4, [pc, #28]	; (403e38 <_fstat_r+0x24>)
  403e1a:	4605      	mov	r5, r0
  403e1c:	4611      	mov	r1, r2
  403e1e:	4618      	mov	r0, r3
  403e20:	2300      	movs	r3, #0
  403e22:	6023      	str	r3, [r4, #0]
  403e24:	f7fc ff97 	bl	400d56 <_fstat>
  403e28:	1c43      	adds	r3, r0, #1
  403e2a:	d000      	beq.n	403e2e <_fstat_r+0x1a>
  403e2c:	bd38      	pop	{r3, r4, r5, pc}
  403e2e:	6823      	ldr	r3, [r4, #0]
  403e30:	2b00      	cmp	r3, #0
  403e32:	d0fb      	beq.n	403e2c <_fstat_r+0x18>
  403e34:	602b      	str	r3, [r5, #0]
  403e36:	bd38      	pop	{r3, r4, r5, pc}
  403e38:	20400b48 	.word	0x20400b48

00403e3c <_isatty_r>:
  403e3c:	b538      	push	{r3, r4, r5, lr}
  403e3e:	4c07      	ldr	r4, [pc, #28]	; (403e5c <_isatty_r+0x20>)
  403e40:	2300      	movs	r3, #0
  403e42:	4605      	mov	r5, r0
  403e44:	4608      	mov	r0, r1
  403e46:	6023      	str	r3, [r4, #0]
  403e48:	f7fc ff8a 	bl	400d60 <_isatty>
  403e4c:	1c43      	adds	r3, r0, #1
  403e4e:	d000      	beq.n	403e52 <_isatty_r+0x16>
  403e50:	bd38      	pop	{r3, r4, r5, pc}
  403e52:	6823      	ldr	r3, [r4, #0]
  403e54:	2b00      	cmp	r3, #0
  403e56:	d0fb      	beq.n	403e50 <_isatty_r+0x14>
  403e58:	602b      	str	r3, [r5, #0]
  403e5a:	bd38      	pop	{r3, r4, r5, pc}
  403e5c:	20400b48 	.word	0x20400b48

00403e60 <_lseek_r>:
  403e60:	b570      	push	{r4, r5, r6, lr}
  403e62:	460d      	mov	r5, r1
  403e64:	4c08      	ldr	r4, [pc, #32]	; (403e88 <_lseek_r+0x28>)
  403e66:	4611      	mov	r1, r2
  403e68:	4606      	mov	r6, r0
  403e6a:	461a      	mov	r2, r3
  403e6c:	4628      	mov	r0, r5
  403e6e:	2300      	movs	r3, #0
  403e70:	6023      	str	r3, [r4, #0]
  403e72:	f7fc ff77 	bl	400d64 <_lseek>
  403e76:	1c43      	adds	r3, r0, #1
  403e78:	d000      	beq.n	403e7c <_lseek_r+0x1c>
  403e7a:	bd70      	pop	{r4, r5, r6, pc}
  403e7c:	6823      	ldr	r3, [r4, #0]
  403e7e:	2b00      	cmp	r3, #0
  403e80:	d0fb      	beq.n	403e7a <_lseek_r+0x1a>
  403e82:	6033      	str	r3, [r6, #0]
  403e84:	bd70      	pop	{r4, r5, r6, pc}
  403e86:	bf00      	nop
  403e88:	20400b48 	.word	0x20400b48

00403e8c <_read_r>:
  403e8c:	b570      	push	{r4, r5, r6, lr}
  403e8e:	460d      	mov	r5, r1
  403e90:	4c08      	ldr	r4, [pc, #32]	; (403eb4 <_read_r+0x28>)
  403e92:	4611      	mov	r1, r2
  403e94:	4606      	mov	r6, r0
  403e96:	461a      	mov	r2, r3
  403e98:	4628      	mov	r0, r5
  403e9a:	2300      	movs	r3, #0
  403e9c:	6023      	str	r3, [r4, #0]
  403e9e:	f7fc f985 	bl	4001ac <_read>
  403ea2:	1c43      	adds	r3, r0, #1
  403ea4:	d000      	beq.n	403ea8 <_read_r+0x1c>
  403ea6:	bd70      	pop	{r4, r5, r6, pc}
  403ea8:	6823      	ldr	r3, [r4, #0]
  403eaa:	2b00      	cmp	r3, #0
  403eac:	d0fb      	beq.n	403ea6 <_read_r+0x1a>
  403eae:	6033      	str	r3, [r6, #0]
  403eb0:	bd70      	pop	{r4, r5, r6, pc}
  403eb2:	bf00      	nop
  403eb4:	20400b48 	.word	0x20400b48

00403eb8 <__aeabi_uldivmod>:
  403eb8:	b953      	cbnz	r3, 403ed0 <__aeabi_uldivmod+0x18>
  403eba:	b94a      	cbnz	r2, 403ed0 <__aeabi_uldivmod+0x18>
  403ebc:	2900      	cmp	r1, #0
  403ebe:	bf08      	it	eq
  403ec0:	2800      	cmpeq	r0, #0
  403ec2:	bf1c      	itt	ne
  403ec4:	f04f 31ff 	movne.w	r1, #4294967295
  403ec8:	f04f 30ff 	movne.w	r0, #4294967295
  403ecc:	f000 b97a 	b.w	4041c4 <__aeabi_idiv0>
  403ed0:	f1ad 0c08 	sub.w	ip, sp, #8
  403ed4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  403ed8:	f000 f806 	bl	403ee8 <__udivmoddi4>
  403edc:	f8dd e004 	ldr.w	lr, [sp, #4]
  403ee0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403ee4:	b004      	add	sp, #16
  403ee6:	4770      	bx	lr

00403ee8 <__udivmoddi4>:
  403ee8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403eec:	468c      	mov	ip, r1
  403eee:	460d      	mov	r5, r1
  403ef0:	4604      	mov	r4, r0
  403ef2:	9e08      	ldr	r6, [sp, #32]
  403ef4:	2b00      	cmp	r3, #0
  403ef6:	d151      	bne.n	403f9c <__udivmoddi4+0xb4>
  403ef8:	428a      	cmp	r2, r1
  403efa:	4617      	mov	r7, r2
  403efc:	d96d      	bls.n	403fda <__udivmoddi4+0xf2>
  403efe:	fab2 fe82 	clz	lr, r2
  403f02:	f1be 0f00 	cmp.w	lr, #0
  403f06:	d00b      	beq.n	403f20 <__udivmoddi4+0x38>
  403f08:	f1ce 0c20 	rsb	ip, lr, #32
  403f0c:	fa01 f50e 	lsl.w	r5, r1, lr
  403f10:	fa20 fc0c 	lsr.w	ip, r0, ip
  403f14:	fa02 f70e 	lsl.w	r7, r2, lr
  403f18:	ea4c 0c05 	orr.w	ip, ip, r5
  403f1c:	fa00 f40e 	lsl.w	r4, r0, lr
  403f20:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  403f24:	0c25      	lsrs	r5, r4, #16
  403f26:	fbbc f8fa 	udiv	r8, ip, sl
  403f2a:	fa1f f987 	uxth.w	r9, r7
  403f2e:	fb0a cc18 	mls	ip, sl, r8, ip
  403f32:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  403f36:	fb08 f309 	mul.w	r3, r8, r9
  403f3a:	42ab      	cmp	r3, r5
  403f3c:	d90a      	bls.n	403f54 <__udivmoddi4+0x6c>
  403f3e:	19ed      	adds	r5, r5, r7
  403f40:	f108 32ff 	add.w	r2, r8, #4294967295
  403f44:	f080 8123 	bcs.w	40418e <__udivmoddi4+0x2a6>
  403f48:	42ab      	cmp	r3, r5
  403f4a:	f240 8120 	bls.w	40418e <__udivmoddi4+0x2a6>
  403f4e:	f1a8 0802 	sub.w	r8, r8, #2
  403f52:	443d      	add	r5, r7
  403f54:	1aed      	subs	r5, r5, r3
  403f56:	b2a4      	uxth	r4, r4
  403f58:	fbb5 f0fa 	udiv	r0, r5, sl
  403f5c:	fb0a 5510 	mls	r5, sl, r0, r5
  403f60:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  403f64:	fb00 f909 	mul.w	r9, r0, r9
  403f68:	45a1      	cmp	r9, r4
  403f6a:	d909      	bls.n	403f80 <__udivmoddi4+0x98>
  403f6c:	19e4      	adds	r4, r4, r7
  403f6e:	f100 33ff 	add.w	r3, r0, #4294967295
  403f72:	f080 810a 	bcs.w	40418a <__udivmoddi4+0x2a2>
  403f76:	45a1      	cmp	r9, r4
  403f78:	f240 8107 	bls.w	40418a <__udivmoddi4+0x2a2>
  403f7c:	3802      	subs	r0, #2
  403f7e:	443c      	add	r4, r7
  403f80:	eba4 0409 	sub.w	r4, r4, r9
  403f84:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  403f88:	2100      	movs	r1, #0
  403f8a:	2e00      	cmp	r6, #0
  403f8c:	d061      	beq.n	404052 <__udivmoddi4+0x16a>
  403f8e:	fa24 f40e 	lsr.w	r4, r4, lr
  403f92:	2300      	movs	r3, #0
  403f94:	6034      	str	r4, [r6, #0]
  403f96:	6073      	str	r3, [r6, #4]
  403f98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403f9c:	428b      	cmp	r3, r1
  403f9e:	d907      	bls.n	403fb0 <__udivmoddi4+0xc8>
  403fa0:	2e00      	cmp	r6, #0
  403fa2:	d054      	beq.n	40404e <__udivmoddi4+0x166>
  403fa4:	2100      	movs	r1, #0
  403fa6:	e886 0021 	stmia.w	r6, {r0, r5}
  403faa:	4608      	mov	r0, r1
  403fac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403fb0:	fab3 f183 	clz	r1, r3
  403fb4:	2900      	cmp	r1, #0
  403fb6:	f040 808e 	bne.w	4040d6 <__udivmoddi4+0x1ee>
  403fba:	42ab      	cmp	r3, r5
  403fbc:	d302      	bcc.n	403fc4 <__udivmoddi4+0xdc>
  403fbe:	4282      	cmp	r2, r0
  403fc0:	f200 80fa 	bhi.w	4041b8 <__udivmoddi4+0x2d0>
  403fc4:	1a84      	subs	r4, r0, r2
  403fc6:	eb65 0503 	sbc.w	r5, r5, r3
  403fca:	2001      	movs	r0, #1
  403fcc:	46ac      	mov	ip, r5
  403fce:	2e00      	cmp	r6, #0
  403fd0:	d03f      	beq.n	404052 <__udivmoddi4+0x16a>
  403fd2:	e886 1010 	stmia.w	r6, {r4, ip}
  403fd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403fda:	b912      	cbnz	r2, 403fe2 <__udivmoddi4+0xfa>
  403fdc:	2701      	movs	r7, #1
  403fde:	fbb7 f7f2 	udiv	r7, r7, r2
  403fe2:	fab7 fe87 	clz	lr, r7
  403fe6:	f1be 0f00 	cmp.w	lr, #0
  403fea:	d134      	bne.n	404056 <__udivmoddi4+0x16e>
  403fec:	1beb      	subs	r3, r5, r7
  403fee:	0c3a      	lsrs	r2, r7, #16
  403ff0:	fa1f fc87 	uxth.w	ip, r7
  403ff4:	2101      	movs	r1, #1
  403ff6:	fbb3 f8f2 	udiv	r8, r3, r2
  403ffa:	0c25      	lsrs	r5, r4, #16
  403ffc:	fb02 3318 	mls	r3, r2, r8, r3
  404000:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  404004:	fb0c f308 	mul.w	r3, ip, r8
  404008:	42ab      	cmp	r3, r5
  40400a:	d907      	bls.n	40401c <__udivmoddi4+0x134>
  40400c:	19ed      	adds	r5, r5, r7
  40400e:	f108 30ff 	add.w	r0, r8, #4294967295
  404012:	d202      	bcs.n	40401a <__udivmoddi4+0x132>
  404014:	42ab      	cmp	r3, r5
  404016:	f200 80d1 	bhi.w	4041bc <__udivmoddi4+0x2d4>
  40401a:	4680      	mov	r8, r0
  40401c:	1aed      	subs	r5, r5, r3
  40401e:	b2a3      	uxth	r3, r4
  404020:	fbb5 f0f2 	udiv	r0, r5, r2
  404024:	fb02 5510 	mls	r5, r2, r0, r5
  404028:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  40402c:	fb0c fc00 	mul.w	ip, ip, r0
  404030:	45a4      	cmp	ip, r4
  404032:	d907      	bls.n	404044 <__udivmoddi4+0x15c>
  404034:	19e4      	adds	r4, r4, r7
  404036:	f100 33ff 	add.w	r3, r0, #4294967295
  40403a:	d202      	bcs.n	404042 <__udivmoddi4+0x15a>
  40403c:	45a4      	cmp	ip, r4
  40403e:	f200 80b8 	bhi.w	4041b2 <__udivmoddi4+0x2ca>
  404042:	4618      	mov	r0, r3
  404044:	eba4 040c 	sub.w	r4, r4, ip
  404048:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  40404c:	e79d      	b.n	403f8a <__udivmoddi4+0xa2>
  40404e:	4631      	mov	r1, r6
  404050:	4630      	mov	r0, r6
  404052:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404056:	f1ce 0420 	rsb	r4, lr, #32
  40405a:	fa05 f30e 	lsl.w	r3, r5, lr
  40405e:	fa07 f70e 	lsl.w	r7, r7, lr
  404062:	fa20 f804 	lsr.w	r8, r0, r4
  404066:	0c3a      	lsrs	r2, r7, #16
  404068:	fa25 f404 	lsr.w	r4, r5, r4
  40406c:	ea48 0803 	orr.w	r8, r8, r3
  404070:	fbb4 f1f2 	udiv	r1, r4, r2
  404074:	ea4f 4518 	mov.w	r5, r8, lsr #16
  404078:	fb02 4411 	mls	r4, r2, r1, r4
  40407c:	fa1f fc87 	uxth.w	ip, r7
  404080:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  404084:	fb01 f30c 	mul.w	r3, r1, ip
  404088:	42ab      	cmp	r3, r5
  40408a:	fa00 f40e 	lsl.w	r4, r0, lr
  40408e:	d909      	bls.n	4040a4 <__udivmoddi4+0x1bc>
  404090:	19ed      	adds	r5, r5, r7
  404092:	f101 30ff 	add.w	r0, r1, #4294967295
  404096:	f080 808a 	bcs.w	4041ae <__udivmoddi4+0x2c6>
  40409a:	42ab      	cmp	r3, r5
  40409c:	f240 8087 	bls.w	4041ae <__udivmoddi4+0x2c6>
  4040a0:	3902      	subs	r1, #2
  4040a2:	443d      	add	r5, r7
  4040a4:	1aeb      	subs	r3, r5, r3
  4040a6:	fa1f f588 	uxth.w	r5, r8
  4040aa:	fbb3 f0f2 	udiv	r0, r3, r2
  4040ae:	fb02 3310 	mls	r3, r2, r0, r3
  4040b2:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4040b6:	fb00 f30c 	mul.w	r3, r0, ip
  4040ba:	42ab      	cmp	r3, r5
  4040bc:	d907      	bls.n	4040ce <__udivmoddi4+0x1e6>
  4040be:	19ed      	adds	r5, r5, r7
  4040c0:	f100 38ff 	add.w	r8, r0, #4294967295
  4040c4:	d26f      	bcs.n	4041a6 <__udivmoddi4+0x2be>
  4040c6:	42ab      	cmp	r3, r5
  4040c8:	d96d      	bls.n	4041a6 <__udivmoddi4+0x2be>
  4040ca:	3802      	subs	r0, #2
  4040cc:	443d      	add	r5, r7
  4040ce:	1aeb      	subs	r3, r5, r3
  4040d0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  4040d4:	e78f      	b.n	403ff6 <__udivmoddi4+0x10e>
  4040d6:	f1c1 0720 	rsb	r7, r1, #32
  4040da:	fa22 f807 	lsr.w	r8, r2, r7
  4040de:	408b      	lsls	r3, r1
  4040e0:	fa05 f401 	lsl.w	r4, r5, r1
  4040e4:	ea48 0303 	orr.w	r3, r8, r3
  4040e8:	fa20 fe07 	lsr.w	lr, r0, r7
  4040ec:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  4040f0:	40fd      	lsrs	r5, r7
  4040f2:	ea4e 0e04 	orr.w	lr, lr, r4
  4040f6:	fbb5 f9fc 	udiv	r9, r5, ip
  4040fa:	ea4f 441e 	mov.w	r4, lr, lsr #16
  4040fe:	fb0c 5519 	mls	r5, ip, r9, r5
  404102:	fa1f f883 	uxth.w	r8, r3
  404106:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  40410a:	fb09 f408 	mul.w	r4, r9, r8
  40410e:	42ac      	cmp	r4, r5
  404110:	fa02 f201 	lsl.w	r2, r2, r1
  404114:	fa00 fa01 	lsl.w	sl, r0, r1
  404118:	d908      	bls.n	40412c <__udivmoddi4+0x244>
  40411a:	18ed      	adds	r5, r5, r3
  40411c:	f109 30ff 	add.w	r0, r9, #4294967295
  404120:	d243      	bcs.n	4041aa <__udivmoddi4+0x2c2>
  404122:	42ac      	cmp	r4, r5
  404124:	d941      	bls.n	4041aa <__udivmoddi4+0x2c2>
  404126:	f1a9 0902 	sub.w	r9, r9, #2
  40412a:	441d      	add	r5, r3
  40412c:	1b2d      	subs	r5, r5, r4
  40412e:	fa1f fe8e 	uxth.w	lr, lr
  404132:	fbb5 f0fc 	udiv	r0, r5, ip
  404136:	fb0c 5510 	mls	r5, ip, r0, r5
  40413a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  40413e:	fb00 f808 	mul.w	r8, r0, r8
  404142:	45a0      	cmp	r8, r4
  404144:	d907      	bls.n	404156 <__udivmoddi4+0x26e>
  404146:	18e4      	adds	r4, r4, r3
  404148:	f100 35ff 	add.w	r5, r0, #4294967295
  40414c:	d229      	bcs.n	4041a2 <__udivmoddi4+0x2ba>
  40414e:	45a0      	cmp	r8, r4
  404150:	d927      	bls.n	4041a2 <__udivmoddi4+0x2ba>
  404152:	3802      	subs	r0, #2
  404154:	441c      	add	r4, r3
  404156:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  40415a:	eba4 0408 	sub.w	r4, r4, r8
  40415e:	fba0 8902 	umull	r8, r9, r0, r2
  404162:	454c      	cmp	r4, r9
  404164:	46c6      	mov	lr, r8
  404166:	464d      	mov	r5, r9
  404168:	d315      	bcc.n	404196 <__udivmoddi4+0x2ae>
  40416a:	d012      	beq.n	404192 <__udivmoddi4+0x2aa>
  40416c:	b156      	cbz	r6, 404184 <__udivmoddi4+0x29c>
  40416e:	ebba 030e 	subs.w	r3, sl, lr
  404172:	eb64 0405 	sbc.w	r4, r4, r5
  404176:	fa04 f707 	lsl.w	r7, r4, r7
  40417a:	40cb      	lsrs	r3, r1
  40417c:	431f      	orrs	r7, r3
  40417e:	40cc      	lsrs	r4, r1
  404180:	6037      	str	r7, [r6, #0]
  404182:	6074      	str	r4, [r6, #4]
  404184:	2100      	movs	r1, #0
  404186:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40418a:	4618      	mov	r0, r3
  40418c:	e6f8      	b.n	403f80 <__udivmoddi4+0x98>
  40418e:	4690      	mov	r8, r2
  404190:	e6e0      	b.n	403f54 <__udivmoddi4+0x6c>
  404192:	45c2      	cmp	sl, r8
  404194:	d2ea      	bcs.n	40416c <__udivmoddi4+0x284>
  404196:	ebb8 0e02 	subs.w	lr, r8, r2
  40419a:	eb69 0503 	sbc.w	r5, r9, r3
  40419e:	3801      	subs	r0, #1
  4041a0:	e7e4      	b.n	40416c <__udivmoddi4+0x284>
  4041a2:	4628      	mov	r0, r5
  4041a4:	e7d7      	b.n	404156 <__udivmoddi4+0x26e>
  4041a6:	4640      	mov	r0, r8
  4041a8:	e791      	b.n	4040ce <__udivmoddi4+0x1e6>
  4041aa:	4681      	mov	r9, r0
  4041ac:	e7be      	b.n	40412c <__udivmoddi4+0x244>
  4041ae:	4601      	mov	r1, r0
  4041b0:	e778      	b.n	4040a4 <__udivmoddi4+0x1bc>
  4041b2:	3802      	subs	r0, #2
  4041b4:	443c      	add	r4, r7
  4041b6:	e745      	b.n	404044 <__udivmoddi4+0x15c>
  4041b8:	4608      	mov	r0, r1
  4041ba:	e708      	b.n	403fce <__udivmoddi4+0xe6>
  4041bc:	f1a8 0802 	sub.w	r8, r8, #2
  4041c0:	443d      	add	r5, r7
  4041c2:	e72b      	b.n	40401c <__udivmoddi4+0x134>

004041c4 <__aeabi_idiv0>:
  4041c4:	4770      	bx	lr
  4041c6:	bf00      	nop
  4041c8:	706d6574 	.word	0x706d6574
  4041cc:	3a203020 	.word	0x3a203020
  4041d0:	0d642520 	.word	0x0d642520
  4041d4:	0000000a 	.word	0x0000000a

004041d8 <_global_impure_ptr>:
  4041d8:	20400018 33323130 37363534 42413938     ..@ 0123456789AB
  4041e8:	46454443 00000000 33323130 37363534     CDEF....01234567
  4041f8:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  404208:	0000296c                                l)..

0040420c <blanks.7217>:
  40420c:	20202020 20202020 20202020 20202020                     

0040421c <zeroes.7218>:
  40421c:	30303030 30303030 30303030 30303030     0000000000000000
  40422c:	00000043 49534f50 00000058 0000002e     C...POSIX.......

0040423c <_ctype_>:
  40423c:	20202000 20202020 28282020 20282828     .         ((((( 
  40424c:	20202020 20202020 20202020 20202020                     
  40425c:	10108820 10101010 10101010 10101010      ...............
  40426c:	04040410 04040404 10040404 10101010     ................
  40427c:	41411010 41414141 01010101 01010101     ..AAAAAA........
  40428c:	01010101 01010101 01010101 10101010     ................
  40429c:	42421010 42424242 02020202 02020202     ..BBBBBB........
  4042ac:	02020202 02020202 02020202 10101010     ................
  4042bc:	00000020 00000000 00000000 00000000      ...............
	...

00404340 <_init>:
  404340:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404342:	bf00      	nop
  404344:	bcf8      	pop	{r3, r4, r5, r6, r7}
  404346:	bc08      	pop	{r3}
  404348:	469e      	mov	lr, r3
  40434a:	4770      	bx	lr

0040434c <__init_array_start>:
  40434c:	00402349 	.word	0x00402349

00404350 <__frame_dummy_init_array_entry>:
  404350:	00400165                                e.@.

00404354 <_fini>:
  404354:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404356:	bf00      	nop
  404358:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40435a:	bc08      	pop	{r3}
  40435c:	469e      	mov	lr, r3
  40435e:	4770      	bx	lr

00404360 <__fini_array_start>:
  404360:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr

2040000a <g_interrupt_enabled>:
2040000a:	0001                                        ..

2040000c <SystemCoreClock>:
2040000c:	0900 003d                                   ..=.

20400010 <_impure_ptr>:
20400010:	0018 2040 0000 0000                         ..@ ....

20400018 <impure_data>:
20400018:	0000 0000 0304 2040 036c 2040 03d4 2040     ......@ l.@ ..@ 
	...
204000c0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000d0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400440 <__atexit_recursive_mutex>:
20400440:	0b24 2040                                   $.@ 

20400444 <__global_locale>:
20400444:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400464:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400484:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004a4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004c4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004e4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400504:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400524:	3c21 0040 3341 0040 0000 0000 423c 0040     !<@.A3@.....<B@.
20400534:	4238 0040 41ec 0040 41ec 0040 41ec 0040     8B@..A@..A@..A@.
20400544:	41ec 0040 41ec 0040 41ec 0040 41ec 0040     .A@..A@..A@..A@.
20400554:	41ec 0040 41ec 0040 ffff ffff ffff ffff     .A@..A@.........
20400564:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
2040058c:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...

204005b0 <__malloc_av_>:
	...
204005b8:	05b0 2040 05b0 2040 05b8 2040 05b8 2040     ..@ ..@ ..@ ..@ 
204005c8:	05c0 2040 05c0 2040 05c8 2040 05c8 2040     ..@ ..@ ..@ ..@ 
204005d8:	05d0 2040 05d0 2040 05d8 2040 05d8 2040     ..@ ..@ ..@ ..@ 
204005e8:	05e0 2040 05e0 2040 05e8 2040 05e8 2040     ..@ ..@ ..@ ..@ 
204005f8:	05f0 2040 05f0 2040 05f8 2040 05f8 2040     ..@ ..@ ..@ ..@ 
20400608:	0600 2040 0600 2040 0608 2040 0608 2040     ..@ ..@ ..@ ..@ 
20400618:	0610 2040 0610 2040 0618 2040 0618 2040     ..@ ..@ ..@ ..@ 
20400628:	0620 2040 0620 2040 0628 2040 0628 2040      .@  .@ (.@ (.@ 
20400638:	0630 2040 0630 2040 0638 2040 0638 2040     0.@ 0.@ 8.@ 8.@ 
20400648:	0640 2040 0640 2040 0648 2040 0648 2040     @.@ @.@ H.@ H.@ 
20400658:	0650 2040 0650 2040 0658 2040 0658 2040     P.@ P.@ X.@ X.@ 
20400668:	0660 2040 0660 2040 0668 2040 0668 2040     `.@ `.@ h.@ h.@ 
20400678:	0670 2040 0670 2040 0678 2040 0678 2040     p.@ p.@ x.@ x.@ 
20400688:	0680 2040 0680 2040 0688 2040 0688 2040     ..@ ..@ ..@ ..@ 
20400698:	0690 2040 0690 2040 0698 2040 0698 2040     ..@ ..@ ..@ ..@ 
204006a8:	06a0 2040 06a0 2040 06a8 2040 06a8 2040     ..@ ..@ ..@ ..@ 
204006b8:	06b0 2040 06b0 2040 06b8 2040 06b8 2040     ..@ ..@ ..@ ..@ 
204006c8:	06c0 2040 06c0 2040 06c8 2040 06c8 2040     ..@ ..@ ..@ ..@ 
204006d8:	06d0 2040 06d0 2040 06d8 2040 06d8 2040     ..@ ..@ ..@ ..@ 
204006e8:	06e0 2040 06e0 2040 06e8 2040 06e8 2040     ..@ ..@ ..@ ..@ 
204006f8:	06f0 2040 06f0 2040 06f8 2040 06f8 2040     ..@ ..@ ..@ ..@ 
20400708:	0700 2040 0700 2040 0708 2040 0708 2040     ..@ ..@ ..@ ..@ 
20400718:	0710 2040 0710 2040 0718 2040 0718 2040     ..@ ..@ ..@ ..@ 
20400728:	0720 2040 0720 2040 0728 2040 0728 2040      .@  .@ (.@ (.@ 
20400738:	0730 2040 0730 2040 0738 2040 0738 2040     0.@ 0.@ 8.@ 8.@ 
20400748:	0740 2040 0740 2040 0748 2040 0748 2040     @.@ @.@ H.@ H.@ 
20400758:	0750 2040 0750 2040 0758 2040 0758 2040     P.@ P.@ X.@ X.@ 
20400768:	0760 2040 0760 2040 0768 2040 0768 2040     `.@ `.@ h.@ h.@ 
20400778:	0770 2040 0770 2040 0778 2040 0778 2040     p.@ p.@ x.@ x.@ 
20400788:	0780 2040 0780 2040 0788 2040 0788 2040     ..@ ..@ ..@ ..@ 
20400798:	0790 2040 0790 2040 0798 2040 0798 2040     ..@ ..@ ..@ ..@ 
204007a8:	07a0 2040 07a0 2040 07a8 2040 07a8 2040     ..@ ..@ ..@ ..@ 
204007b8:	07b0 2040 07b0 2040 07b8 2040 07b8 2040     ..@ ..@ ..@ ..@ 
204007c8:	07c0 2040 07c0 2040 07c8 2040 07c8 2040     ..@ ..@ ..@ ..@ 
204007d8:	07d0 2040 07d0 2040 07d8 2040 07d8 2040     ..@ ..@ ..@ ..@ 
204007e8:	07e0 2040 07e0 2040 07e8 2040 07e8 2040     ..@ ..@ ..@ ..@ 
204007f8:	07f0 2040 07f0 2040 07f8 2040 07f8 2040     ..@ ..@ ..@ ..@ 
20400808:	0800 2040 0800 2040 0808 2040 0808 2040     ..@ ..@ ..@ ..@ 
20400818:	0810 2040 0810 2040 0818 2040 0818 2040     ..@ ..@ ..@ ..@ 
20400828:	0820 2040 0820 2040 0828 2040 0828 2040      .@  .@ (.@ (.@ 
20400838:	0830 2040 0830 2040 0838 2040 0838 2040     0.@ 0.@ 8.@ 8.@ 
20400848:	0840 2040 0840 2040 0848 2040 0848 2040     @.@ @.@ H.@ H.@ 
20400858:	0850 2040 0850 2040 0858 2040 0858 2040     P.@ P.@ X.@ X.@ 
20400868:	0860 2040 0860 2040 0868 2040 0868 2040     `.@ `.@ h.@ h.@ 
20400878:	0870 2040 0870 2040 0878 2040 0878 2040     p.@ p.@ x.@ x.@ 
20400888:	0880 2040 0880 2040 0888 2040 0888 2040     ..@ ..@ ..@ ..@ 
20400898:	0890 2040 0890 2040 0898 2040 0898 2040     ..@ ..@ ..@ ..@ 
204008a8:	08a0 2040 08a0 2040 08a8 2040 08a8 2040     ..@ ..@ ..@ ..@ 
204008b8:	08b0 2040 08b0 2040 08b8 2040 08b8 2040     ..@ ..@ ..@ ..@ 
204008c8:	08c0 2040 08c0 2040 08c8 2040 08c8 2040     ..@ ..@ ..@ ..@ 
204008d8:	08d0 2040 08d0 2040 08d8 2040 08d8 2040     ..@ ..@ ..@ ..@ 
204008e8:	08e0 2040 08e0 2040 08e8 2040 08e8 2040     ..@ ..@ ..@ ..@ 
204008f8:	08f0 2040 08f0 2040 08f8 2040 08f8 2040     ..@ ..@ ..@ ..@ 
20400908:	0900 2040 0900 2040 0908 2040 0908 2040     ..@ ..@ ..@ ..@ 
20400918:	0910 2040 0910 2040 0918 2040 0918 2040     ..@ ..@ ..@ ..@ 
20400928:	0920 2040 0920 2040 0928 2040 0928 2040      .@  .@ (.@ (.@ 
20400938:	0930 2040 0930 2040 0938 2040 0938 2040     0.@ 0.@ 8.@ 8.@ 
20400948:	0940 2040 0940 2040 0948 2040 0948 2040     @.@ @.@ H.@ H.@ 
20400958:	0950 2040 0950 2040 0958 2040 0958 2040     P.@ P.@ X.@ X.@ 
20400968:	0960 2040 0960 2040 0968 2040 0968 2040     `.@ `.@ h.@ h.@ 
20400978:	0970 2040 0970 2040 0978 2040 0978 2040     p.@ p.@ x.@ x.@ 
20400988:	0980 2040 0980 2040 0988 2040 0988 2040     ..@ ..@ ..@ ..@ 
20400998:	0990 2040 0990 2040 0998 2040 0998 2040     ..@ ..@ ..@ ..@ 
204009a8:	09a0 2040 09a0 2040 09a8 2040 09a8 2040     ..@ ..@ ..@ ..@ 

204009b8 <__malloc_sbrk_base>:
204009b8:	ffff ffff                                   ....

204009bc <__malloc_trim_threshold>:
204009bc:	0000 0002                                   ....
