|                        Enum Name | Enum value DEC | Enum value HEX |
| PHY_MIN_UL_ENC_REQ               |          39505 |         0x9a51 |
| PHY_PUSCH_ENC_REQ                |          39505 |         0x9a51 |
| PHY_PUSCH_ACK_REQ                |          39506 |         0x9a52 |
| PHY_PUCCH_ENC_REQ                |          39507 |         0x9a53 |
| PHY_PRACH_ENC_REQ                |          39508 |         0x9a54 |
| PHY_TDD_UL_CFG_REQ               |          39509 |         0x9a55 |
| PHY_SRS_CFG_REQ                  |          39510 |         0x9a56 |
| PHY_SRS_ENC_REQ                  |          39511 |         0x9a57 |
| PHY_PUSCH_RS_AND_HOPPING_CFG_REQ |          39512 |         0x9a58 |
| PHY_NPRACH_CFG_REQ               |          39513 |         0x9a59 |
| PHY_NPUSCH_ENC_REQ               |          39514 |         0x9a5a |
| PHY_NPRACH_ENC_REQ               |          39515 |         0x9a5b |
| PHY_NPUSCH_RS_CFG_REQ            |          39516 |         0x9a5c |
| PHY_MPUSCH_ENC_REQ               |          39517 |         0x9a5d |
| PHY_MPUCCH_ENC_REQ               |          39518 |         0x9a5e |
| PHY_MF_PRACH_ENC_REQ             |          39519 |         0x9a5f |
| PHY_MF_PUSCH_ENC_REQ             |          39568 |         0x9a90 |
| PHY_MF_PUSCH_RS_CFG_REQ          |          39521 |         0x9a61 |
| PHY_MF_PUCCH_ENC_REQ             |          39522 |         0x9a62 |
| PHY_MF_UL_CFG_REQ                |          39523 |         0x9a63 |
| PHY_UL_FADING_CFG_REQ            |          39524 |         0x9a64 |
| PHY_FAKE_NACK                    |          39535 |         0x9a6f |
| PHY_MAX_UL_ENC_REQ               |          39536 |         0x9a70 |
| PHY_PUSCH_PDU_FLUSH_REQ          |          39569 |         0x9a91 |
| PHY_MIN_DL_DEC_REQ               |          39537 |         0x9a71 |
| PHY_PHICH_DEC_REQ                |          39537 |         0x9a71 |
| PHY_PDSCH_BUFF_ALLOC_REQ         |          39538 |         0x9a72 |
| PHY_PDSCH_BUFF_ALLOC_RESP        |          39539 |         0x9a73 |
| PHY_PDSCH_DEC_REQ                |          39540 |         0x9a74 |
| PHY_PDCCH_CFG_REQ                |          39541 |         0x9a75 |
| PHY_PHICH_CFG_REQ                |          39542 |         0x9a76 |
| PHY_TDD_CFG_REQ                  |          39543 |         0x9a77 |
| PHY_PDSCH_CFG_REQ                |          39544 |         0x9a78 |
| PHY_SI_CFG_REQ                   |          39545 |         0x9a79 |
| PHY_NB_CFG_REQ                   |          39546 |         0x9a7a |
| PHY_NPDCCH_CFG_REQ               |          39547 |         0x9a7b |
| PHY_NB_SIB1_CFG_REQ              |          39548 |         0x9a7c |
| PHY_NB_SI_CFG_REQ                |          39549 |         0x9a7d |
| PHY_MPDCCH_CFG_REQ               |          39550 |         0x9a7e |
| PHY_CATM_SIB1_CFG_REQ            |          39551 |         0x9a7f |
| PHY_CATM_SI_CFG_REQ              |          39552 |         0x9a80 |
| PHY_BB_DATA_REQ                  |          39553 |         0x9a81 |
| PHY_CSI_CFG_REQ                  |          39554 |         0x9a82 |
| PHY_PRS_CFG_REQ                  |          39555 |         0x9a83 |
| PHY_PMCH_DEC_REQ                 |          39556 |         0x9a84 |
| PHY_MAX_DL_DEC_REQ               |          39557 |         0x9a85 |
| PHY_MIN_IND                      |          39761 |         0x9b51 |
| PHY_PBCH_DEC_IND                 |          39761 |         0x9b51 |
| PHY_PHICH_DEC_IND                |          39762 |         0x9b52 |
| PHY_PDSCH_DEC_IND                |          39763 |         0x9b53 |
| PHY_PDSCH_DEC_PAR_IND            |          39764 |         0x9b54 |
| PHY_PDCCH_DEC_IND                |          39765 |         0x9b55 |
| PHY_SYNC_LOST_IND                |          39766 |         0x9b56 |
| PHY_PRS_DEC_IND                  |          39767 |         0x9b57 |
| PHY_PMCH_DEC_IND                 |          39768 |         0x9b58 |
| PHY_SYNC_ACQUIRED_IND            |          39769 |         0x9b59 |
| PHY_DCI1C_CC_RNTI_DEC_IND        |          39776 |         0x9b60 |
| PHY_MAX_IND                      |          39777 |         0x9b61 |
| PHY_TIME_OFFSET_IND              |          39778 |         0x9b62 |
| PHY_REMOTE_UNIT_CONFIG_REQ       |          39936 |         0x9c00 |
| PHY_CELL_CONFIG_REQ              |          39937 |         0x9c01 |
| PHY_CELL_CONFIG_RSP              |          39938 |         0x9c02 |
| PHY_ADDRESS_CONFIG_REQ           |          39939 |         0x9c03 |
| PHY_ADDRESS_CONFIG_RSP           |          39940 |         0x9c04 |
| PHY_CELL_DECONFIG_REQ            |          39941 |         0x9c05 |
| PHY_CELL_DECONFIG_RSP            |          39942 |         0x9c06 |
| PHY_CELL_ANT_RECONFIG_REQ        |          39943 |         0x9c07 |
| PHY_CELL_ANT_RECONFIG_RSP        |          39944 |         0x9c08 |
| PHY_TIME_CONFIG_REQ              |          39945 |         0x9c09 |
| PHY_NB_TIME_CONFIG_REQ           |          39946 |         0x9c0a |
| PHY_UL_TIME_ALIGN_REQ            |          39952 |         0x9c10 |
| PHY_TTI_START_CONFIG_REQ         |          39953 |         0x9c11 |
| PHY_TTI_READY_CONFIG_REQ         |          39954 |         0x9c12 |
| PHY_TTI_START_CONFIG_RSP         |          39955 |         0x9c13 |
| PHY_TTI_READY_CONFIG_RSP         |          39956 |         0x9c14 |
| PHY_FSM4_WIRESHARK_CONFIG_REQ    |          39957 |         0x9c15 |
| PHY_TTI_READY_IND                |          40192 |         0x9d00 |
| PHY_TTI_START_IND                |          40193 |         0x9d01 |
| PHY_RP3_CTRL_RECV_IND            |          40208 |         0x9d10 |
| PHY_RP3_CTRL_SEND_REQ            |          40209 |         0x9d11 |
| PHY_RP3_CTRL_CONFIG_REQ          |          40210 |         0x9d12 |
| PHY_ECSAT_CONFIG_REQ             |          40224 |         0x9d20 |
| PHY_ECSAT_AIF_CONFIG_REQ         |          40225 |         0x9d21 |
| PHY_GENERIC_NAK_IND              |          40449 |         0x9e01 |
| PHY_IQ_DATA_AVAILABLE_IND        |          39030 |         0x9876 |
| PHY_CELL_CONFIG_IND              |          39031 |         0x9877 |
| PHY_CELL_DECONFIG_IND            |          39032 |         0x9878 |
| PHY_TX_BURST_IND                 |          39033 |         0x9879 |
| PHY_MF_FRAME_CFG                 |          39034 |         0x987a |
|           Enum Name | Enum value DEC | Enum value HEX |
| PHY_PARAM_BW_1_4MHZ |              0 |            0x0 |
| PHY_PARAM_BW_3MHZ   |              1 |            0x1 |
| PHY_PARAM_BW_5MHZ   |              2 |            0x2 |
| PHY_PARAM_BW_10MHZ  |              3 |            0x3 |
| PHY_PARAM_BW_15MHZ  |              4 |            0x4 |
| PHY_PARAM_BW_20MHZ  |              5 |            0x5 |
|           Enum Name | Enum value DEC | Enum value HEX |
| PHY_PARAM_CP_NORMAL |              0 |            0x0 |
| PHY_PARAM_CP_EXTEND |              1 |            0x1 |
|       Enum Name | Enum value DEC | Enum value HEX |
| PHY_PARAM_FDD   |              0 |            0x0 |
| PHY_PARAM_TDD   |              1 |            0x1 |
| PHY_PARAM_LAA   |              2 |            0x2 |
| PHY_PARAM_UNDEF |            255 |           0xff |
|            Enum Name | Enum value DEC | Enum value HEX |
| PHY_PARAM_BAND_LTE   |              0 |            0x0 |
| PHY_PARAM_BAND_LTE_U |              1 |            0x1 |
|             Enum Name | Enum value DEC | Enum value HEX |
| PHY_UE_BAND_CAP_LTE_L |              0 |            0x0 |
| PHY_UE_BAND_CAP_LTE_U |              1 |            0x1 |
| PHY_UE_BAND_CAP_LAA   |              2 |            0x2 |
| PHY_UE_BAND_CAP_MF    |              3 |            0x3 |
|              Enum Name | Enum value DEC | Enum value HEX |
| PHY_PARAM_DOMAIN_CPRI  |              0 |            0x0 |
| PHY_PARAM_DOMAIN_eCPRI |              1 |            0x1 |
|              Enum Name | Enum value DEC | Enum value HEX |
| PHY_PARAM_PHICH_NORMAL |              0 |            0x0 |
| PHY_PARAM_PHICH_EXTEND |              1 |            0x1 |
|           Enum Name | Enum value DEC | Enum value HEX |
| PHY_NPUSCH_FORMAT_1 |              0 |            0x0 |
| PHY_NPUSCH_FORMAT_2 |              1 |            0x1 |
| PHY_NPUSCH_INVALID  |              2 |            0x2 |
|           Enum Name | Enum value DEC | Enum value HEX |
| PHY_SPUCCH_FORMAT_0 |              0 |            0x0 |
| PHY_SPUCCH_FORMAT_1 |              1 |            0x1 |
| PHY_SPUCCH_FORMAT_2 |              2 |            0x2 |
| PHY_SPUCCH_FORMAT_3 |              3 |            0x3 |
| PHY_EPUCCH_FORMAT_1 |              4 |            0x4 |
|                   Enum Name | Enum value DEC | Enum value HEX |
| PHY_SRS_TRIGGER_TYPE0       |              0 |            0x0 |
| PHY_SRS_TRIGGER_TYPE1       |              1 |            0x1 |
| PHY_SRS_TRIGGER_TYPE0_TYPE1 |              2 |            0x2 |
|              Enum Name | Enum value DEC | Enum value HEX |
| PHY_UE_SINGLE_CELL_CFG |              0 |            0x0 |
| PHY_UE_MULTI_CELL_CFG  |              1 |            0x1 |
|           Enum Name | Enum value DEC | Enum value HEX |
| PHY_ANT_CFG_DISABLE |              0 |            0x0 |
| PHY_ANT_CFG_ENABLE  |              1 |            0x1 |
|           Enum Name | Enum value DEC | Enum value HEX |
| PHY_MOD_TYPE_QPSK   |              0 |            0x0 |
| PHY_MOD_TYPE_QAM16  |              1 |            0x1 |
| PHY_MOD_TYPE_QAM64  |              2 |            0x2 |
| PHY_MOD_TYPE_QAM256 |              3 |            0x3 |
| PHY_MOD_TYPE_BPSK   |              4 |            0x4 |
|  Enum Name | Enum value DEC | Enum value HEX |
| PHY_HI_NAK |              0 |            0x0 |
| PHY_HI_DTX |              0 |            0x0 |
| PHY_HI_ACK |              1 |            0x1 |
|  Enum Name | Enum value DEC | Enum value HEX |
| PHY_RANK_1 |              1 |            0x1 |
| PHY_RANK_2 |              2 |            0x2 |
| PHY_RANK_3 |              3 |            0x3 |
| PHY_RANK_4 |              4 |            0x4 |
| PHY_RANK_5 |              5 |            0x5 |
| PHY_RANK_6 |              6 |            0x6 |
| PHY_RANK_7 |              7 |            0x7 |
| PHY_RANK_8 |              8 |            0x8 |
|                       Enum Name | Enum value DEC | Enum value HEX |
| PHY_CELL_CONFIG_SUCCESS         |              0 |            0x0 |
| PHY_CELL_CONFIG_BAD_PARAM       |              1 |            0x1 |
| PHY_CELL_CONFIG_EIS_MISMATCH    |              2 |            0x2 |
| PHY_CELL_CONFIG_RTD_FAILURE     |              3 |            0x3 |
| PHY_CELL_CONFIG_RSP_FAIL        |              4 |            0x4 |
| PHY_CELL_CONFIG_FPGA_ACCESS_ERR |              5 |            0x5 |
| PHY_CELL_CONFIG_WRONG_STATE     |              6 |            0x6 |
| PHY_CELL_CONFIG_NO_CAPACITY     |              7 |            0x7 |
| PHY_CELL_CONFIG_SYNC_FAIL       |              8 |            0x8 |
| PHY_CELL_CONFIG_INT_PHY_FAIL    |              9 |            0x9 |
| PHY_CELL_CONFIG_BAD_TEST_MODE   |             10 |            0xa |
|             Enum Name | Enum value DEC | Enum value HEX |
| ACK_NACK_MULTIPLEXING |              0 |            0x0 |
| ACK_NACK_BUNDLING     |              1 |            0x1 |
|      Enum Name | Enum value DEC | Enum value HEX |
| PHY_LEGACY_LTE |              0 |            0x0 |
| PHY_CAT_M      |              1 |            0x1 |
| PHY_NARROWBAND |              2 |            0x2 |
|             Enum Name | Enum value DEC | Enum value HEX |
| PHY_C_RNTI            |              0 |            0x0 |
| PHY_P_RNTI            |              1 |            0x1 |
| PHY_RA_RNTI           |              2 |            0x2 |
| PHY_SI_RNTI           |              3 |            0x3 |
| PHY_SPS_C_RNTI        |              4 |            0x4 |
| PHY_T_C_RNTI          |              5 |            0x5 |
| PHY_TPC_PUSCH_RNTI    |              6 |            0x6 |
| PHY_TPC_PUCCH_RNTI    |              7 |            0x7 |
| PHY_M_RNTI            |              8 |            0x8 |
| PHY_NB_RNTI           |              9 |            0x9 |
| PHY_CC_RNTI           |             10 |            0xa |
| PHY_NUM_OF_RNTI_TYPES |             11 |            0xb |
|                Enum Name | Enum value DEC | Enum value HEX |
| PHY_SF10                 |              0 |            0x0 |
| PHY_SF20                 |              1 |            0x1 |
| PHY_SF32                 |              2 |            0x2 |
| PHY_SF40                 |              3 |            0x3 |
| PHY_SF64                 |              4 |            0x4 |
| PHY_SF80                 |              5 |            0x5 |
| PHY_SF128                |              6 |            0x6 |
| PHY_SF160                |              7 |            0x7 |
| PHY_SF320                |              8 |            0x8 |
| PHY_SF640                |              9 |            0x9 |
| PHY_INVALID_INTERVAL     |             10 |            0xa |
| PHY_NUM_OF_SPS_INTERVALS |             11 |            0xb |
|          Enum Name | Enum value DEC | Enum value HEX |
| PHY_NON_SPS        |              0 |            0x0 |
| PHY_SPS_ACTIVATION |              1 |            0x1 |
| PHY_SPS_RELEASE    |              2 |            0x2 |
| PHY_SPS_RETX       |              3 |            0x3 |
| PHY_SPS_FAKE       |              4 |            0x4 |
|                        Enum Name | Enum value DEC | Enum value HEX |
| PHY_SRS_SYMBOL_NORMAL            |              0 |            0x0 |
| PHY_SRS_SYMBOL_SPECIAL_SF_FIRST  |              1 |            0x1 |
| PHY_SRS_SYMBOL_SPECIAL_SF_SECOND |              2 |            0x2 |
|                Enum Name | Enum value DEC | Enum value HEX |
| PHY_ANTENNA_PORT_COUNT_1 |              1 |            0x1 |
| PHY_ANTENNA_PORT_COUNT_2 |              2 |            0x2 |
| PHY_ANTENNA_PORT_COUNT_4 |              4 |            0x4 |
| PHY_ANTENNA_PORT_COUNT_8 |              8 |            0x8 |
|                   Enum Name | Enum value DEC | Enum value HEX |
| PHY_NB_INBAND_SAME_PCI      |              0 |            0x0 |
| PHY_NB_INBAND_DIFFERENT_PCI |              1 |            0x1 |
| PHY_NB_GUARDBAND            |              2 |            0x2 |
| PHY_NB_STANDALONE           |              3 |            0x3 |
|            Enum Name | Enum value DEC | Enum value HEX |
| PHY_SPACING_3750_HZ  |              0 |            0x0 |
| PHY_SPACING_15000_HZ |              1 |            0x1 |
|                     Enum Name | Enum value DEC | Enum value HEX |
| PHY_DCI_FORMAT_0              |              0 |            0x0 |
| PHY_DCI_FORMAT_0A             |              1 |            0x1 |
| PHY_DCI_FORMAT_0B             |              2 |            0x2 |
| PHY_DCI_FORMAT_1              |             16 |           0x10 |
| PHY_DCI_FORMAT_1A             |             17 |           0x11 |
| PHY_DCI_FORMAT_1B             |             18 |           0x12 |
| PHY_DCI_FORMAT_1C             |             19 |           0x13 |
| PHY_DCI_FORMAT_1D             |             20 |           0x14 |
| PHY_DCI_FORMAT_1A_RACH_ORDER  |             21 |           0x15 |
| PHY_DCI_FORMAT_1C_MCCH_NOTIFY |             22 |           0x16 |
| PHY_DCI_FORMAT_1C_LAA         |             23 |           0x17 |
| PHY_DCI_FORMAT_2              |             32 |           0x20 |
| PHY_DCI_FORMAT_2A             |             33 |           0x21 |
| PHY_DCI_FORMAT_2B             |             34 |           0x22 |
| PHY_DCI_FORMAT_2C             |             35 |           0x23 |
| PHY_DCI_FORMAT_3_3A           |             48 |           0x30 |
| PHY_DCI_FORMAT_4              |             64 |           0x40 |
| PHY_DCI_FORMAT_4A             |             65 |           0x41 |
| PHY_DCI_FORMAT_4B             |             66 |           0x42 |
| PHY_DCI_FORMAT_5              |             80 |           0x50 |
| PHY_DCI_FORMAT_5A             |             81 |           0x51 |
| PHY_DCI_FORMAT_60A            |             96 |           0x60 |
| PHY_DCI_FORMAT_60B            |             97 |           0x61 |
| PHY_DCI_FORMAT_61A            |             98 |           0x62 |
| PHY_DCI_FORMAT_61B            |             99 |           0x63 |
| PHY_DCI_FORMAT_62             |            100 |           0x64 |
| PHY_DCI_FORMAT_62_DI          |            101 |           0x65 |
| PHY_DCI_FORMAT_61A_RACH_ORDER |            102 |           0x66 |
| PHY_DCI_FORMAT_61B_RACH_ORDER |            103 |           0x67 |
| PHY_NB_DCI_FORMAT_N0          |            112 |           0x70 |
| PHY_NB_DCI_FORMAT_N1          |            113 |           0x71 |
| PHY_NB_DCI_FORMAT_N2          |            114 |           0x72 |
| PHY_DCI_DL_SPS_FORMATS        |            128 |           0x80 |
| PHY_DCI_INVALID_FORMAT        |            255 |           0xff |
|           Enum Name | Enum value DEC | Enum value HEX |
| PHY_ADD_MODIFY_RNTI |              0 |            0x0 |
| PHY_DELETE_RNTI     |              1 |            0x1 |
|     Enum Name | Enum value DEC | Enum value HEX |
| PHY_CE_MODE_A |              1 |            0x1 |
| PHY_CE_MODE_B |              2 |            0x2 |
|            Enum Name | Enum value DEC | Enum value HEX |
| SR_NON_NOMIMAL       |              0 |            0x0 |
| SR_NOMINAL_SR_ONLY   |              1 |            0x1 |
| SR_NOMINAL_MULTIPLEX |              2 |            0x2 |
