Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Sun Dec 24 14:18:13 2023
| Host         : DESKTOP-R4EK37O running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file project_traffic_control_sets_placed.rpt
| Design       : project_traffic
| Device       : xc7a35t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    19 |
| Unused register locations in slices containing registers |    57 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             153 |           44 |
| No           | No                    | Yes                    |               3 |            2 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             141 |           40 |
| Yes          | No                    | Yes                    |              32 |           31 |
| Yes          | Yes                   | No                     |             134 |           38 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------+--------------------------------+------------------+----------------+
|  Clock Signal  |        Enable Signal        |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+----------------+-----------------------------+--------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | senorone/trig_i_1_n_0       | senorone/trig0_carry__1_n_1    |                1 |              1 |
|  clk_IBUF_BUFG | sensothree/trig_i_1__1_n_0  | sensothree/trig0_carry__1_n_1  |                1 |              1 |
|  clk_IBUF_BUFG | sensothfour/trig_i_1__2_n_0 | sensothfour/trig0_carry__1_n_1 |                1 |              1 |
|  clk_IBUF_BUFG | sensottwo/trig_i_1__0_n_0   | sensottwo/trig0_carry__1_n_1   |                1 |              1 |
|  clk_IBUF_BUFG | lcdd/lcd_e_i_2_n_0          | lcdd/lcd_e_i_1_n_0             |                1 |              1 |
|  clk_IBUF_BUFG | lcdd/lcd_rs_i_2_n_0         | lcdd/lcd_rs_i_1_n_0            |                1 |              1 |
|  clk_IBUF_BUFG |                             | clr_IBUF                       |                2 |              3 |
|  clk_IBUF_BUFG | lcdd/data_pos[4]_i_1_n_0    |                                |                2 |              5 |
|  clk_IBUF_BUFG | lcdd/lcd_e_i_1_n_0          |                                |                2 |              8 |
|  clk_IBUF_BUFG | techo_IBUF                  | sensothree/c2                  |                8 |             32 |
|  clk_IBUF_BUFG | echo_IBUF                   | sensottwo/c2                   |                8 |             32 |
|  clk_IBUF_BUFG | echoo_IBUF                  | senorone/c2                    |                8 |             32 |
|  clk_IBUF_BUFG | fecho_IBUF                  | sensothfour/c2                 |                8 |             32 |
|  clk_IBUF_BUFG | senorone/c2                 |                                |               10 |             32 |
|  clk_IBUF_BUFG | sensottwo/c2                |                                |               11 |             32 |
|  clk_IBUF_BUFG | sensothree/c2               |                                |                7 |             32 |
|  clk_IBUF_BUFG | sensothfour/c2              |                                |                8 |             32 |
|  clk_IBUF_BUFG | count                       | clr_IBUF                       |               31 |             32 |
|  clk_IBUF_BUFG |                             |                                |               44 |            153 |
+----------------+-----------------------------+--------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     6 |
| 3      |                     1 |
| 5      |                     1 |
| 8      |                     1 |
| 16+    |                    10 |
+--------+-----------------------+


