Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed May 22 14:38:35 2024
| Host         : HanBao running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file caCell_timing_summary_routed.rpt -pb caCell_timing_summary_routed.pb -rpx caCell_timing_summary_routed.rpx -warn_on_violation
| Design       : caCell
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: initialState (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rst (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.149        0.000                      0                    2        0.172        0.000                      0                    2        1.500        0.000                       0                     3  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.149        0.000                      0                    2        0.172        0.000                      0                    2        1.500        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.149ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.149ns  (required time - arrival time)
  Source:                 currentState_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            currentState_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        1.498ns  (logic 0.606ns (40.454%)  route 0.892ns (59.546%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 8.284 - 4.000 ) 
    Source Clock Delay      (SCD):    4.645ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.639     4.645    clk_IBUF_BUFG
    SLICE_X0Y2           FDPE                                         r  currentState_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDPE (Prop_fdpe_C_Q)         0.456     5.101 r  currentState_reg_P/Q
                         net (fo=2, routed)           0.510     5.611    currentState_reg_P_n_0
    SLICE_X0Y2           LUT5 (Prop_lut5_I1_O)        0.150     5.761 r  currentState_C_i_1/O
                         net (fo=2, routed)           0.382     6.143    nextState
    SLICE_X1Y2           FDCE                                         r  currentState_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    M18                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     4.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     6.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.520     8.284    clk_IBUF_BUFG
    SLICE_X1Y2           FDCE                                         r  currentState_reg_C/C
                         clock pessimism              0.339     8.623    
                         clock uncertainty           -0.035     8.588    
    SLICE_X1Y2           FDCE (Setup_fdce_C_D)       -0.296     8.292    currentState_reg_C
  -------------------------------------------------------------------
                         required time                          8.292    
                         arrival time                          -6.143    
  -------------------------------------------------------------------
                         slack                                  2.149    

Slack (MET) :             2.880ns  (required time - arrival time)
  Source:                 currentState_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            currentState_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.606ns (54.321%)  route 0.510ns (45.679%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 8.284 - 4.000 ) 
    Source Clock Delay      (SCD):    4.645ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.639     4.645    clk_IBUF_BUFG
    SLICE_X0Y2           FDPE                                         r  currentState_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDPE (Prop_fdpe_C_Q)         0.456     5.101 r  currentState_reg_P/Q
                         net (fo=2, routed)           0.510     5.611    currentState_reg_P_n_0
    SLICE_X0Y2           LUT5 (Prop_lut5_I1_O)        0.150     5.761 r  currentState_C_i_1/O
                         net (fo=2, routed)           0.000     5.761    nextState
    SLICE_X0Y2           FDPE                                         r  currentState_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    M18                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     4.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     6.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.520     8.284    clk_IBUF_BUFG
    SLICE_X0Y2           FDPE                                         r  currentState_reg_P/C
                         clock pessimism              0.361     8.645    
                         clock uncertainty           -0.035     8.610    
    SLICE_X0Y2           FDPE (Setup_fdpe_C_D)        0.031     8.641    currentState_reg_P
  -------------------------------------------------------------------
                         required time                          8.641    
                         arrival time                          -5.761    
  -------------------------------------------------------------------
                         slack                                  2.880    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 currentState_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            currentState_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.189ns (66.115%)  route 0.097ns (33.885%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.596     1.423    clk_IBUF_BUFG
    SLICE_X1Y2           FDCE                                         r  currentState_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDCE (Prop_fdce_C_Q)         0.141     1.564 r  currentState_reg_C/Q
                         net (fo=2, routed)           0.097     1.661    currentState_reg_C_n_0
    SLICE_X0Y2           LUT5 (Prop_lut5_I3_O)        0.048     1.709 r  currentState_C_i_1/O
                         net (fo=2, routed)           0.000     1.709    nextState
    SLICE_X0Y2           FDPE                                         r  currentState_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.867     1.940    clk_IBUF_BUFG
    SLICE_X0Y2           FDPE                                         r  currentState_reg_P/C
                         clock pessimism             -0.504     1.436    
    SLICE_X0Y2           FDPE (Hold_fdpe_C_D)         0.101     1.537    currentState_reg_P
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 currentState_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            currentState_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.189ns (46.635%)  route 0.216ns (53.365%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.596     1.423    clk_IBUF_BUFG
    SLICE_X1Y2           FDCE                                         r  currentState_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDCE (Prop_fdce_C_Q)         0.141     1.564 r  currentState_reg_C/Q
                         net (fo=2, routed)           0.097     1.661    currentState_reg_C_n_0
    SLICE_X0Y2           LUT5 (Prop_lut5_I3_O)        0.048     1.709 r  currentState_C_i_1/O
                         net (fo=2, routed)           0.119     1.828    nextState
    SLICE_X1Y2           FDCE                                         r  currentState_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.867     1.940    clk_IBUF_BUFG
    SLICE_X1Y2           FDCE                                         r  currentState_reg_C/C
                         clock pessimism             -0.517     1.423    
    SLICE_X1Y2           FDCE (Hold_fdce_C_D)         0.006     1.429    currentState_reg_C
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.399    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         4.000       1.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         4.000       3.000      SLICE_X1Y2     currentState_reg_C/C
Min Period        n/a     FDPE/C   n/a            1.000         4.000       3.000      SLICE_X0Y2     currentState_reg_P/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X1Y2     currentState_reg_C/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         2.000       1.500      SLICE_X0Y2     currentState_reg_P/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X1Y2     currentState_reg_C/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         2.000       1.500      SLICE_X0Y2     currentState_reg_P/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X1Y2     currentState_reg_C/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         2.000       1.500      SLICE_X0Y2     currentState_reg_P/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X1Y2     currentState_reg_C/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         2.000       1.500      SLICE_X0Y2     currentState_reg_P/C



