|ghrd_top
ADC_CS_N <> <UNC>
ADC_DIN <= <GND>
ADC_DOUT => ~NO_FANOUT~
ADC_SCLK <= <GND>
AUD_ADCDAT => ~NO_FANOUT~
AUD_ADCLRCK <> <UNC>
AUD_BCLK <> <UNC>
AUD_DACDAT <= <GND>
AUD_DACLRCK <> <UNC>
AUD_XCK <= <GND>
CLOCK2_50 => ~NO_FANOUT~
CLOCK3_50 => ~NO_FANOUT~
CLOCK4_50 => ~NO_FANOUT~
CLOCK_50 => CLOCK_50.IN3
DRAM_ADDR[0] <= <GND>
DRAM_ADDR[1] <= <GND>
DRAM_ADDR[2] <= <GND>
DRAM_ADDR[3] <= <GND>
DRAM_ADDR[4] <= <GND>
DRAM_ADDR[5] <= <GND>
DRAM_ADDR[6] <= <GND>
DRAM_ADDR[7] <= <GND>
DRAM_ADDR[8] <= <GND>
DRAM_ADDR[9] <= <GND>
DRAM_ADDR[10] <= <GND>
DRAM_ADDR[11] <= <GND>
DRAM_ADDR[12] <= <GND>
DRAM_BA[0] <= <GND>
DRAM_BA[1] <= <GND>
DRAM_CAS_N <= <GND>
DRAM_CKE <= <GND>
DRAM_CLK <= <GND>
DRAM_CS_N <= <GND>
DRAM_DQ[0] <> <UNC>
DRAM_DQ[1] <> <UNC>
DRAM_DQ[2] <> <UNC>
DRAM_DQ[3] <> <UNC>
DRAM_DQ[4] <> <UNC>
DRAM_DQ[5] <> <UNC>
DRAM_DQ[6] <> <UNC>
DRAM_DQ[7] <> <UNC>
DRAM_DQ[8] <> <UNC>
DRAM_DQ[9] <> <UNC>
DRAM_DQ[10] <> <UNC>
DRAM_DQ[11] <> <UNC>
DRAM_DQ[12] <> <UNC>
DRAM_DQ[13] <> <UNC>
DRAM_DQ[14] <> <UNC>
DRAM_DQ[15] <> <UNC>
DRAM_LDQM <= <GND>
DRAM_RAS_N <= <GND>
DRAM_UDQM <= <GND>
DRAM_WE_N <= <GND>
FAN_CTRL <= <GND>
FPGA_I2C_SCLK <= <GND>
FPGA_I2C_SDAT <> <UNC>
GPIO_0[0] <> <UNC>
GPIO_0[1] <> <UNC>
GPIO_0[2] <> <UNC>
GPIO_0[3] <> <UNC>
GPIO_0[4] <> <UNC>
GPIO_0[5] <> <UNC>
GPIO_0[6] <> <UNC>
GPIO_0[7] <> <UNC>
GPIO_0[8] <> <UNC>
GPIO_0[9] <> <UNC>
GPIO_0[10] <> <UNC>
GPIO_0[11] <> <UNC>
GPIO_0[12] <> <UNC>
GPIO_0[13] <> <UNC>
GPIO_0[14] <> <UNC>
GPIO_0[15] <> <UNC>
GPIO_0[16] <> <UNC>
GPIO_0[17] <> <UNC>
GPIO_0[18] <> <UNC>
GPIO_0[19] <> <UNC>
GPIO_0[20] <> <UNC>
GPIO_0[21] <> <UNC>
GPIO_0[22] <> <UNC>
GPIO_0[23] <> <UNC>
GPIO_0[24] <> <UNC>
GPIO_0[25] <> <UNC>
GPIO_0[26] <> <UNC>
GPIO_0[27] <> <UNC>
GPIO_0[28] <> <UNC>
GPIO_0[29] <> <UNC>
GPIO_0[30] <> <UNC>
GPIO_0[31] <> <UNC>
GPIO_0[32] <> <UNC>
GPIO_0[33] <> <UNC>
GPIO_0[34] <> <UNC>
GPIO_0[35] <> <UNC>
GPIO_1[0] <> <UNC>
GPIO_1[1] <> <UNC>
GPIO_1[2] <> <UNC>
GPIO_1[3] <> <UNC>
GPIO_1[4] <> <UNC>
GPIO_1[5] <> <UNC>
GPIO_1[6] <> <UNC>
GPIO_1[7] <> <UNC>
GPIO_1[8] <> <UNC>
GPIO_1[9] <> <UNC>
GPIO_1[10] <> <UNC>
GPIO_1[11] <> <UNC>
GPIO_1[12] <> <UNC>
GPIO_1[13] <> <UNC>
GPIO_1[14] <> <UNC>
GPIO_1[15] <> <UNC>
GPIO_1[16] <> <UNC>
GPIO_1[17] <> <UNC>
GPIO_1[18] <> <UNC>
GPIO_1[19] <> <UNC>
GPIO_1[20] <> <UNC>
GPIO_1[21] <> <UNC>
GPIO_1[22] <> <UNC>
GPIO_1[23] <> <UNC>
GPIO_1[24] <> <UNC>
GPIO_1[25] <> <UNC>
GPIO_1[26] <> <UNC>
GPIO_1[27] <> <UNC>
GPIO_1[28] <> <UNC>
GPIO_1[29] <> <UNC>
GPIO_1[30] <> <UNC>
GPIO_1[31] <> <UNC>
GPIO_1[32] <> <UNC>
GPIO_1[33] <> <UNC>
GPIO_1[34] <> <UNC>
GPIO_1[35] <> <UNC>
HEX0[0] <= <GND>
HEX0[1] <= <GND>
HEX0[2] <= <GND>
HEX0[3] <= <GND>
HEX0[4] <= <GND>
HEX0[5] <= <GND>
HEX0[6] <= <GND>
HEX1[0] <= <GND>
HEX1[1] <= <GND>
HEX1[2] <= <GND>
HEX1[3] <= <GND>
HEX1[4] <= <GND>
HEX1[5] <= <GND>
HEX1[6] <= <GND>
HEX2[0] <= <GND>
HEX2[1] <= <GND>
HEX2[2] <= <GND>
HEX2[3] <= <GND>
HEX2[4] <= <GND>
HEX2[5] <= <GND>
HEX2[6] <= <GND>
HEX3[0] <= <GND>
HEX3[1] <= <GND>
HEX3[2] <= <GND>
HEX3[3] <= <GND>
HEX3[4] <= <GND>
HEX3[5] <= <GND>
HEX3[6] <= <GND>
HEX4[0] <= <GND>
HEX4[1] <= <GND>
HEX4[2] <= <GND>
HEX4[3] <= <GND>
HEX4[4] <= <GND>
HEX4[5] <= <GND>
HEX4[6] <= <GND>
HEX5[0] <= <GND>
HEX5[1] <= <GND>
HEX5[2] <= <GND>
HEX5[3] <= <GND>
HEX5[4] <= <GND>
HEX5[5] <= <GND>
HEX5[6] <= <GND>
HPS_CONV_USB_N <> soc_system:soc_system_0.hps_0_hps_io_hps_io_gpio_inst_GPIO09
HPS_DDR3_ADDR[0] <= soc_system:soc_system_0.memory_mem_a
HPS_DDR3_ADDR[1] <= soc_system:soc_system_0.memory_mem_a
HPS_DDR3_ADDR[2] <= soc_system:soc_system_0.memory_mem_a
HPS_DDR3_ADDR[3] <= soc_system:soc_system_0.memory_mem_a
HPS_DDR3_ADDR[4] <= soc_system:soc_system_0.memory_mem_a
HPS_DDR3_ADDR[5] <= soc_system:soc_system_0.memory_mem_a
HPS_DDR3_ADDR[6] <= soc_system:soc_system_0.memory_mem_a
HPS_DDR3_ADDR[7] <= soc_system:soc_system_0.memory_mem_a
HPS_DDR3_ADDR[8] <= soc_system:soc_system_0.memory_mem_a
HPS_DDR3_ADDR[9] <= soc_system:soc_system_0.memory_mem_a
HPS_DDR3_ADDR[10] <= soc_system:soc_system_0.memory_mem_a
HPS_DDR3_ADDR[11] <= soc_system:soc_system_0.memory_mem_a
HPS_DDR3_ADDR[12] <= soc_system:soc_system_0.memory_mem_a
HPS_DDR3_ADDR[13] <= soc_system:soc_system_0.memory_mem_a
HPS_DDR3_ADDR[14] <= soc_system:soc_system_0.memory_mem_a
HPS_DDR3_BA[0] <= soc_system:soc_system_0.memory_mem_ba
HPS_DDR3_BA[1] <= soc_system:soc_system_0.memory_mem_ba
HPS_DDR3_BA[2] <= soc_system:soc_system_0.memory_mem_ba
HPS_DDR3_CAS_N <= soc_system:soc_system_0.memory_mem_cas_n
HPS_DDR3_CKE <= soc_system:soc_system_0.memory_mem_cke
HPS_DDR3_CK_N <= soc_system:soc_system_0.memory_mem_ck_n
HPS_DDR3_CK_P <= soc_system:soc_system_0.memory_mem_ck
HPS_DDR3_CS_N <= soc_system:soc_system_0.memory_mem_cs_n
HPS_DDR3_DM[0] <= soc_system:soc_system_0.memory_mem_dm
HPS_DDR3_DM[1] <= soc_system:soc_system_0.memory_mem_dm
HPS_DDR3_DM[2] <= soc_system:soc_system_0.memory_mem_dm
HPS_DDR3_DM[3] <= soc_system:soc_system_0.memory_mem_dm
HPS_DDR3_DQ[0] <> soc_system:soc_system_0.memory_mem_dq
HPS_DDR3_DQ[1] <> soc_system:soc_system_0.memory_mem_dq
HPS_DDR3_DQ[2] <> soc_system:soc_system_0.memory_mem_dq
HPS_DDR3_DQ[3] <> soc_system:soc_system_0.memory_mem_dq
HPS_DDR3_DQ[4] <> soc_system:soc_system_0.memory_mem_dq
HPS_DDR3_DQ[5] <> soc_system:soc_system_0.memory_mem_dq
HPS_DDR3_DQ[6] <> soc_system:soc_system_0.memory_mem_dq
HPS_DDR3_DQ[7] <> soc_system:soc_system_0.memory_mem_dq
HPS_DDR3_DQ[8] <> soc_system:soc_system_0.memory_mem_dq
HPS_DDR3_DQ[9] <> soc_system:soc_system_0.memory_mem_dq
HPS_DDR3_DQ[10] <> soc_system:soc_system_0.memory_mem_dq
HPS_DDR3_DQ[11] <> soc_system:soc_system_0.memory_mem_dq
HPS_DDR3_DQ[12] <> soc_system:soc_system_0.memory_mem_dq
HPS_DDR3_DQ[13] <> soc_system:soc_system_0.memory_mem_dq
HPS_DDR3_DQ[14] <> soc_system:soc_system_0.memory_mem_dq
HPS_DDR3_DQ[15] <> soc_system:soc_system_0.memory_mem_dq
HPS_DDR3_DQ[16] <> soc_system:soc_system_0.memory_mem_dq
HPS_DDR3_DQ[17] <> soc_system:soc_system_0.memory_mem_dq
HPS_DDR3_DQ[18] <> soc_system:soc_system_0.memory_mem_dq
HPS_DDR3_DQ[19] <> soc_system:soc_system_0.memory_mem_dq
HPS_DDR3_DQ[20] <> soc_system:soc_system_0.memory_mem_dq
HPS_DDR3_DQ[21] <> soc_system:soc_system_0.memory_mem_dq
HPS_DDR3_DQ[22] <> soc_system:soc_system_0.memory_mem_dq
HPS_DDR3_DQ[23] <> soc_system:soc_system_0.memory_mem_dq
HPS_DDR3_DQ[24] <> soc_system:soc_system_0.memory_mem_dq
HPS_DDR3_DQ[25] <> soc_system:soc_system_0.memory_mem_dq
HPS_DDR3_DQ[26] <> soc_system:soc_system_0.memory_mem_dq
HPS_DDR3_DQ[27] <> soc_system:soc_system_0.memory_mem_dq
HPS_DDR3_DQ[28] <> soc_system:soc_system_0.memory_mem_dq
HPS_DDR3_DQ[29] <> soc_system:soc_system_0.memory_mem_dq
HPS_DDR3_DQ[30] <> soc_system:soc_system_0.memory_mem_dq
HPS_DDR3_DQ[31] <> soc_system:soc_system_0.memory_mem_dq
HPS_DDR3_DQS_N[0] <> soc_system:soc_system_0.memory_mem_dqs_n
HPS_DDR3_DQS_N[1] <> soc_system:soc_system_0.memory_mem_dqs_n
HPS_DDR3_DQS_N[2] <> soc_system:soc_system_0.memory_mem_dqs_n
HPS_DDR3_DQS_N[3] <> soc_system:soc_system_0.memory_mem_dqs_n
HPS_DDR3_DQS_P[0] <> soc_system:soc_system_0.memory_mem_dqs
HPS_DDR3_DQS_P[1] <> soc_system:soc_system_0.memory_mem_dqs
HPS_DDR3_DQS_P[2] <> soc_system:soc_system_0.memory_mem_dqs
HPS_DDR3_DQS_P[3] <> soc_system:soc_system_0.memory_mem_dqs
HPS_DDR3_ODT <= soc_system:soc_system_0.memory_mem_odt
HPS_DDR3_RAS_N <= soc_system:soc_system_0.memory_mem_ras_n
HPS_DDR3_RESET_N <= soc_system:soc_system_0.memory_mem_reset_n
HPS_DDR3_RZQ => HPS_DDR3_RZQ.IN1
HPS_DDR3_WE_N <= soc_system:soc_system_0.memory_mem_we_n
HPS_ENET_GTX_CLK <= soc_system:soc_system_0.hps_0_hps_io_hps_io_emac1_inst_TX_CLK
HPS_ENET_INT_N <> soc_system:soc_system_0.hps_0_hps_io_hps_io_gpio_inst_GPIO35
HPS_ENET_MDC <= soc_system:soc_system_0.hps_0_hps_io_hps_io_emac1_inst_MDC
HPS_ENET_MDIO <> soc_system:soc_system_0.hps_0_hps_io_hps_io_emac1_inst_MDIO
HPS_ENET_RX_CLK => HPS_ENET_RX_CLK.IN1
HPS_ENET_RX_DATA[0] => HPS_ENET_RX_DATA[0].IN1
HPS_ENET_RX_DATA[1] => HPS_ENET_RX_DATA[1].IN1
HPS_ENET_RX_DATA[2] => HPS_ENET_RX_DATA[2].IN1
HPS_ENET_RX_DATA[3] => HPS_ENET_RX_DATA[3].IN1
HPS_ENET_RX_DV => HPS_ENET_RX_DV.IN1
HPS_ENET_TX_DATA[0] <= soc_system:soc_system_0.hps_0_hps_io_hps_io_emac1_inst_TXD0
HPS_ENET_TX_DATA[1] <= soc_system:soc_system_0.hps_0_hps_io_hps_io_emac1_inst_TXD1
HPS_ENET_TX_DATA[2] <= soc_system:soc_system_0.hps_0_hps_io_hps_io_emac1_inst_TXD2
HPS_ENET_TX_DATA[3] <= soc_system:soc_system_0.hps_0_hps_io_hps_io_emac1_inst_TXD3
HPS_ENET_TX_EN <= soc_system:soc_system_0.hps_0_hps_io_hps_io_emac1_inst_TX_CTL
HPS_FLASH_DATA[0] <> soc_system:soc_system_0.hps_0_hps_io_hps_io_qspi_inst_IO0
HPS_FLASH_DATA[1] <> soc_system:soc_system_0.hps_0_hps_io_hps_io_qspi_inst_IO1
HPS_FLASH_DATA[2] <> soc_system:soc_system_0.hps_0_hps_io_hps_io_qspi_inst_IO2
HPS_FLASH_DATA[3] <> soc_system:soc_system_0.hps_0_hps_io_hps_io_qspi_inst_IO3
HPS_FLASH_DCLK <= soc_system:soc_system_0.hps_0_hps_io_hps_io_qspi_inst_CLK
HPS_FLASH_NCSO <= soc_system:soc_system_0.hps_0_hps_io_hps_io_qspi_inst_SS0
HPS_GSENSOR_INT <> soc_system:soc_system_0.hps_0_hps_io_hps_io_gpio_inst_GPIO61
HPS_I2C1_SCLK <> soc_system:soc_system_0.hps_0_hps_io_hps_io_i2c0_inst_SCL
HPS_I2C1_SDAT <> soc_system:soc_system_0.hps_0_hps_io_hps_io_i2c0_inst_SDA
HPS_I2C2_SCLK <> soc_system:soc_system_0.hps_0_hps_io_hps_io_i2c1_inst_SCL
HPS_I2C2_SDAT <> soc_system:soc_system_0.hps_0_hps_io_hps_io_i2c1_inst_SDA
HPS_I2C_CONTROL <> soc_system:soc_system_0.hps_0_hps_io_hps_io_gpio_inst_GPIO48
HPS_KEY <> soc_system:soc_system_0.hps_0_hps_io_hps_io_gpio_inst_GPIO54
HPS_LED <> soc_system:soc_system_0.hps_0_hps_io_hps_io_gpio_inst_GPIO53
HPS_LTC_GPIO <> soc_system:soc_system_0.hps_0_hps_io_hps_io_gpio_inst_GPIO40
HPS_SD_CLK <= soc_system:soc_system_0.hps_0_hps_io_hps_io_sdio_inst_CLK
HPS_SD_CMD <> soc_system:soc_system_0.hps_0_hps_io_hps_io_sdio_inst_CMD
HPS_SD_DATA[0] <> soc_system:soc_system_0.hps_0_hps_io_hps_io_sdio_inst_D0
HPS_SD_DATA[1] <> soc_system:soc_system_0.hps_0_hps_io_hps_io_sdio_inst_D1
HPS_SD_DATA[2] <> soc_system:soc_system_0.hps_0_hps_io_hps_io_sdio_inst_D2
HPS_SD_DATA[3] <> soc_system:soc_system_0.hps_0_hps_io_hps_io_sdio_inst_D3
HPS_SPIM_CLK <= soc_system:soc_system_0.hps_0_hps_io_hps_io_spim1_inst_CLK
HPS_SPIM_MISO => HPS_SPIM_MISO.IN1
HPS_SPIM_MOSI <= soc_system:soc_system_0.hps_0_hps_io_hps_io_spim1_inst_MOSI
HPS_SPIM_SS <> soc_system:soc_system_0.hps_0_hps_io_hps_io_spim1_inst_SS0
HPS_UART_RX => HPS_UART_RX.IN1
HPS_UART_TX <= soc_system:soc_system_0.hps_0_hps_io_hps_io_uart0_inst_TX
HPS_USB_CLKOUT => HPS_USB_CLKOUT.IN1
HPS_USB_DATA[0] <> soc_system:soc_system_0.hps_0_hps_io_hps_io_usb1_inst_D0
HPS_USB_DATA[1] <> soc_system:soc_system_0.hps_0_hps_io_hps_io_usb1_inst_D1
HPS_USB_DATA[2] <> soc_system:soc_system_0.hps_0_hps_io_hps_io_usb1_inst_D2
HPS_USB_DATA[3] <> soc_system:soc_system_0.hps_0_hps_io_hps_io_usb1_inst_D3
HPS_USB_DATA[4] <> soc_system:soc_system_0.hps_0_hps_io_hps_io_usb1_inst_D4
HPS_USB_DATA[5] <> soc_system:soc_system_0.hps_0_hps_io_hps_io_usb1_inst_D5
HPS_USB_DATA[6] <> soc_system:soc_system_0.hps_0_hps_io_hps_io_usb1_inst_D6
HPS_USB_DATA[7] <> soc_system:soc_system_0.hps_0_hps_io_hps_io_usb1_inst_D7
HPS_USB_DIR => HPS_USB_DIR.IN1
HPS_USB_NXT => HPS_USB_NXT.IN1
HPS_USB_STP <= soc_system:soc_system_0.hps_0_hps_io_hps_io_usb1_inst_STP
IRDA_RXD => ~NO_FANOUT~
IRDA_TXD <= <GND>
KEY[0] => vga_addr.OUTPUTSELECT
KEY[0] => vga_addr.OUTPUTSELECT
KEY[0] => vga_addr.OUTPUTSELECT
KEY[0] => vga_addr.OUTPUTSELECT
KEY[0] => vga_addr.OUTPUTSELECT
KEY[0] => vga_addr.OUTPUTSELECT
KEY[0] => vga_addr.OUTPUTSELECT
KEY[0] => vga_addr.OUTPUTSELECT
KEY[0] => vga_addr.OUTPUTSELECT
KEY[0] => vga_addr.OUTPUTSELECT
KEY[0] => vga_addr.OUTPUTSELECT
KEY[0] => vga_addr.OUTPUTSELECT
KEY[0] => vga_addr.OUTPUTSELECT
KEY[0] => vga_addr.OUTPUTSELECT
KEY[0] => vga_addr.OUTPUTSELECT
KEY[0] => vga_addr.OUTPUTSELECT
KEY[0] => vga_addr.OUTPUTSELECT
KEY[0] => vga_addr.OUTPUTSELECT
KEY[0] => vga_addr.OUTPUTSELECT
KEY[0] => vga_we.OUTPUTSELECT
KEY[0] => vga_data.OUTPUTSELECT
KEY[0] => vga_data.OUTPUTSELECT
KEY[0] => vga_data.OUTPUTSELECT
KEY[0] => vga_data.OUTPUTSELECT
KEY[0] => vga_data.OUTPUTSELECT
KEY[0] => vga_data.OUTPUTSELECT
KEY[0] => vga_data.OUTPUTSELECT
KEY[0] => vga_data.OUTPUTSELECT
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
LEDR[0] <= soc_system:soc_system_0.pio_led_external_connection_export
LEDR[1] <= soc_system:soc_system_0.pio_led_external_connection_export
LEDR[2] <= soc_system:soc_system_0.pio_led_external_connection_export
LEDR[3] <= soc_system:soc_system_0.pio_led_external_connection_export
LEDR[4] <= soc_system:soc_system_0.pio_led_external_connection_export
LEDR[5] <= soc_system:soc_system_0.pio_led_external_connection_export
LEDR[6] <= soc_system:soc_system_0.pio_led_external_connection_export
LEDR[7] <= soc_system:soc_system_0.pio_led_external_connection_export
LEDR[8] <= soc_system:soc_system_0.pio_led_external_connection_export
LEDR[9] <= soc_system:soc_system_0.pio_led_external_connection_export
PS2_CLK <> <UNC>
PS2_CLK2 <> <UNC>
PS2_DAT <> <UNC>
PS2_DAT2 <> <UNC>
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
SW[4] => SW[4].IN1
SW[5] => SW[5].IN1
SW[6] => SW[6].IN1
SW[7] => SW[7].IN1
SW[8] => SW[8].IN1
SW[9] => SW[9].IN1
TD_CLK27 => ~NO_FANOUT~
TD_DATA[0] => ~NO_FANOUT~
TD_DATA[1] => ~NO_FANOUT~
TD_DATA[2] => ~NO_FANOUT~
TD_DATA[3] => ~NO_FANOUT~
TD_DATA[4] => ~NO_FANOUT~
TD_DATA[5] => ~NO_FANOUT~
TD_DATA[6] => ~NO_FANOUT~
TD_DATA[7] => ~NO_FANOUT~
TD_HS => ~NO_FANOUT~
TD_RESET_N <= <GND>
TD_VS => ~NO_FANOUT~
VGA_B[0] <= VGA_Controller:vga_controller_0.oVGA_B
VGA_B[1] <= VGA_Controller:vga_controller_0.oVGA_B
VGA_B[2] <= VGA_Controller:vga_controller_0.oVGA_B
VGA_B[3] <= VGA_Controller:vga_controller_0.oVGA_B
VGA_B[4] <= VGA_Controller:vga_controller_0.oVGA_B
VGA_B[5] <= VGA_Controller:vga_controller_0.oVGA_B
VGA_B[6] <= VGA_Controller:vga_controller_0.oVGA_B
VGA_B[7] <= VGA_Controller:vga_controller_0.oVGA_B
VGA_BLANK_N <= VGA_Controller:vga_controller_0.oVGA_BLANK
VGA_CLK <= VGA_PLL:vga_pll_0.outclk_1
VGA_G[0] <= VGA_Controller:vga_controller_0.oVGA_G
VGA_G[1] <= VGA_Controller:vga_controller_0.oVGA_G
VGA_G[2] <= VGA_Controller:vga_controller_0.oVGA_G
VGA_G[3] <= VGA_Controller:vga_controller_0.oVGA_G
VGA_G[4] <= VGA_Controller:vga_controller_0.oVGA_G
VGA_G[5] <= VGA_Controller:vga_controller_0.oVGA_G
VGA_G[6] <= VGA_Controller:vga_controller_0.oVGA_G
VGA_G[7] <= VGA_Controller:vga_controller_0.oVGA_G
VGA_HS <= VGA_Controller:vga_controller_0.oVGA_H_SYNC
VGA_R[0] <= VGA_Controller:vga_controller_0.oVGA_R
VGA_R[1] <= VGA_Controller:vga_controller_0.oVGA_R
VGA_R[2] <= VGA_Controller:vga_controller_0.oVGA_R
VGA_R[3] <= VGA_Controller:vga_controller_0.oVGA_R
VGA_R[4] <= VGA_Controller:vga_controller_0.oVGA_R
VGA_R[5] <= VGA_Controller:vga_controller_0.oVGA_R
VGA_R[6] <= VGA_Controller:vga_controller_0.oVGA_R
VGA_R[7] <= VGA_Controller:vga_controller_0.oVGA_R
VGA_SYNC_N <= VGA_Controller:vga_controller_0.oVGA_SYNC
VGA_VS <= VGA_Controller:vga_controller_0.oVGA_V_SYNC


|ghrd_top|Reset_Delay:reset_delay_0
iCLK => oRESET~reg0.CLK
iCLK => Cont[0].CLK
iCLK => Cont[1].CLK
iCLK => Cont[2].CLK
iCLK => Cont[3].CLK
iCLK => Cont[4].CLK
iCLK => Cont[5].CLK
iCLK => Cont[6].CLK
iCLK => Cont[7].CLK
iCLK => Cont[8].CLK
iCLK => Cont[9].CLK
iCLK => Cont[10].CLK
iCLK => Cont[11].CLK
iCLK => Cont[12].CLK
iCLK => Cont[13].CLK
iCLK => Cont[14].CLK
iCLK => Cont[15].CLK
iCLK => Cont[16].CLK
iCLK => Cont[17].CLK
iCLK => Cont[18].CLK
iCLK => Cont[19].CLK
oRESET <= oRESET~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ghrd_top|VGA_PLL:vga_pll_0
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= VGA_PLL_0002:vga_pll_inst.outclk_0
outclk_1 <= VGA_PLL_0002:vga_pll_inst.outclk_1


|ghrd_top|VGA_PLL:vga_pll_0|VGA_PLL_0002:vga_pll_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
outclk_1 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|ghrd_top|VGA_PLL:vga_pll_0|VGA_PLL_0002:vga_pll_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk => general[1].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
rst => general[1].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
outclk[1] <= general[1].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
cascade_out[1] <= <GND>
zdbfbclk <> <GND>


|ghrd_top|VGA_Buffer:vga_buffer_0
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_a[9] => address_a[9].IN1
address_a[10] => address_a[10].IN1
address_a[11] => address_a[11].IN1
address_a[12] => address_a[12].IN1
address_a[13] => address_a[13].IN1
address_a[14] => address_a[14].IN1
address_a[15] => address_a[15].IN1
address_a[16] => address_a[16].IN1
address_a[17] => address_a[17].IN1
address_a[18] => address_a[18].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
address_b[9] => address_b[9].IN1
address_b[10] => address_b[10].IN1
address_b[11] => address_b[11].IN1
address_b[12] => address_b[12].IN1
address_b[13] => address_b[13].IN1
address_b[14] => address_b[14].IN1
address_b[15] => address_b[15].IN1
address_b[16] => address_b[16].IN1
address_b[17] => address_b[17].IN1
address_b[18] => address_b[18].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b


|ghrd_top|VGA_Buffer:vga_buffer_0|altsyncram:altsyncram_component
wren_a => altsyncram_6op2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_6op2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_6op2:auto_generated.data_a[0]
data_a[1] => altsyncram_6op2:auto_generated.data_a[1]
data_a[2] => altsyncram_6op2:auto_generated.data_a[2]
data_a[3] => altsyncram_6op2:auto_generated.data_a[3]
data_a[4] => altsyncram_6op2:auto_generated.data_a[4]
data_a[5] => altsyncram_6op2:auto_generated.data_a[5]
data_a[6] => altsyncram_6op2:auto_generated.data_a[6]
data_a[7] => altsyncram_6op2:auto_generated.data_a[7]
data_b[0] => altsyncram_6op2:auto_generated.data_b[0]
data_b[1] => altsyncram_6op2:auto_generated.data_b[1]
data_b[2] => altsyncram_6op2:auto_generated.data_b[2]
data_b[3] => altsyncram_6op2:auto_generated.data_b[3]
data_b[4] => altsyncram_6op2:auto_generated.data_b[4]
data_b[5] => altsyncram_6op2:auto_generated.data_b[5]
data_b[6] => altsyncram_6op2:auto_generated.data_b[6]
data_b[7] => altsyncram_6op2:auto_generated.data_b[7]
address_a[0] => altsyncram_6op2:auto_generated.address_a[0]
address_a[1] => altsyncram_6op2:auto_generated.address_a[1]
address_a[2] => altsyncram_6op2:auto_generated.address_a[2]
address_a[3] => altsyncram_6op2:auto_generated.address_a[3]
address_a[4] => altsyncram_6op2:auto_generated.address_a[4]
address_a[5] => altsyncram_6op2:auto_generated.address_a[5]
address_a[6] => altsyncram_6op2:auto_generated.address_a[6]
address_a[7] => altsyncram_6op2:auto_generated.address_a[7]
address_a[8] => altsyncram_6op2:auto_generated.address_a[8]
address_a[9] => altsyncram_6op2:auto_generated.address_a[9]
address_a[10] => altsyncram_6op2:auto_generated.address_a[10]
address_a[11] => altsyncram_6op2:auto_generated.address_a[11]
address_a[12] => altsyncram_6op2:auto_generated.address_a[12]
address_a[13] => altsyncram_6op2:auto_generated.address_a[13]
address_a[14] => altsyncram_6op2:auto_generated.address_a[14]
address_a[15] => altsyncram_6op2:auto_generated.address_a[15]
address_a[16] => altsyncram_6op2:auto_generated.address_a[16]
address_a[17] => altsyncram_6op2:auto_generated.address_a[17]
address_a[18] => altsyncram_6op2:auto_generated.address_a[18]
address_b[0] => altsyncram_6op2:auto_generated.address_b[0]
address_b[1] => altsyncram_6op2:auto_generated.address_b[1]
address_b[2] => altsyncram_6op2:auto_generated.address_b[2]
address_b[3] => altsyncram_6op2:auto_generated.address_b[3]
address_b[4] => altsyncram_6op2:auto_generated.address_b[4]
address_b[5] => altsyncram_6op2:auto_generated.address_b[5]
address_b[6] => altsyncram_6op2:auto_generated.address_b[6]
address_b[7] => altsyncram_6op2:auto_generated.address_b[7]
address_b[8] => altsyncram_6op2:auto_generated.address_b[8]
address_b[9] => altsyncram_6op2:auto_generated.address_b[9]
address_b[10] => altsyncram_6op2:auto_generated.address_b[10]
address_b[11] => altsyncram_6op2:auto_generated.address_b[11]
address_b[12] => altsyncram_6op2:auto_generated.address_b[12]
address_b[13] => altsyncram_6op2:auto_generated.address_b[13]
address_b[14] => altsyncram_6op2:auto_generated.address_b[14]
address_b[15] => altsyncram_6op2:auto_generated.address_b[15]
address_b[16] => altsyncram_6op2:auto_generated.address_b[16]
address_b[17] => altsyncram_6op2:auto_generated.address_b[17]
address_b[18] => altsyncram_6op2:auto_generated.address_b[18]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_6op2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_6op2:auto_generated.q_a[0]
q_a[1] <= altsyncram_6op2:auto_generated.q_a[1]
q_a[2] <= altsyncram_6op2:auto_generated.q_a[2]
q_a[3] <= altsyncram_6op2:auto_generated.q_a[3]
q_a[4] <= altsyncram_6op2:auto_generated.q_a[4]
q_a[5] <= altsyncram_6op2:auto_generated.q_a[5]
q_a[6] <= altsyncram_6op2:auto_generated.q_a[6]
q_a[7] <= altsyncram_6op2:auto_generated.q_a[7]
q_b[0] <= altsyncram_6op2:auto_generated.q_b[0]
q_b[1] <= altsyncram_6op2:auto_generated.q_b[1]
q_b[2] <= altsyncram_6op2:auto_generated.q_b[2]
q_b[3] <= altsyncram_6op2:auto_generated.q_b[3]
q_b[4] <= altsyncram_6op2:auto_generated.q_b[4]
q_b[5] <= altsyncram_6op2:auto_generated.q_b[5]
q_b[6] <= altsyncram_6op2:auto_generated.q_b[6]
q_b[7] <= altsyncram_6op2:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ghrd_top|VGA_Buffer:vga_buffer_0|altsyncram:altsyncram_component|altsyncram_6op2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[0] => ram_block1a76.PORTAADDR
address_a[0] => ram_block1a77.PORTAADDR
address_a[0] => ram_block1a78.PORTAADDR
address_a[0] => ram_block1a79.PORTAADDR
address_a[0] => ram_block1a80.PORTAADDR
address_a[0] => ram_block1a81.PORTAADDR
address_a[0] => ram_block1a82.PORTAADDR
address_a[0] => ram_block1a83.PORTAADDR
address_a[0] => ram_block1a84.PORTAADDR
address_a[0] => ram_block1a85.PORTAADDR
address_a[0] => ram_block1a86.PORTAADDR
address_a[0] => ram_block1a87.PORTAADDR
address_a[0] => ram_block1a88.PORTAADDR
address_a[0] => ram_block1a89.PORTAADDR
address_a[0] => ram_block1a90.PORTAADDR
address_a[0] => ram_block1a91.PORTAADDR
address_a[0] => ram_block1a92.PORTAADDR
address_a[0] => ram_block1a93.PORTAADDR
address_a[0] => ram_block1a94.PORTAADDR
address_a[0] => ram_block1a95.PORTAADDR
address_a[0] => ram_block1a96.PORTAADDR
address_a[0] => ram_block1a97.PORTAADDR
address_a[0] => ram_block1a98.PORTAADDR
address_a[0] => ram_block1a99.PORTAADDR
address_a[0] => ram_block1a100.PORTAADDR
address_a[0] => ram_block1a101.PORTAADDR
address_a[0] => ram_block1a102.PORTAADDR
address_a[0] => ram_block1a103.PORTAADDR
address_a[0] => ram_block1a104.PORTAADDR
address_a[0] => ram_block1a105.PORTAADDR
address_a[0] => ram_block1a106.PORTAADDR
address_a[0] => ram_block1a107.PORTAADDR
address_a[0] => ram_block1a108.PORTAADDR
address_a[0] => ram_block1a109.PORTAADDR
address_a[0] => ram_block1a110.PORTAADDR
address_a[0] => ram_block1a111.PORTAADDR
address_a[0] => ram_block1a112.PORTAADDR
address_a[0] => ram_block1a113.PORTAADDR
address_a[0] => ram_block1a114.PORTAADDR
address_a[0] => ram_block1a115.PORTAADDR
address_a[0] => ram_block1a116.PORTAADDR
address_a[0] => ram_block1a117.PORTAADDR
address_a[0] => ram_block1a118.PORTAADDR
address_a[0] => ram_block1a119.PORTAADDR
address_a[0] => ram_block1a120.PORTAADDR
address_a[0] => ram_block1a121.PORTAADDR
address_a[0] => ram_block1a122.PORTAADDR
address_a[0] => ram_block1a123.PORTAADDR
address_a[0] => ram_block1a124.PORTAADDR
address_a[0] => ram_block1a125.PORTAADDR
address_a[0] => ram_block1a126.PORTAADDR
address_a[0] => ram_block1a127.PORTAADDR
address_a[0] => ram_block1a128.PORTAADDR
address_a[0] => ram_block1a129.PORTAADDR
address_a[0] => ram_block1a130.PORTAADDR
address_a[0] => ram_block1a131.PORTAADDR
address_a[0] => ram_block1a132.PORTAADDR
address_a[0] => ram_block1a133.PORTAADDR
address_a[0] => ram_block1a134.PORTAADDR
address_a[0] => ram_block1a135.PORTAADDR
address_a[0] => ram_block1a136.PORTAADDR
address_a[0] => ram_block1a137.PORTAADDR
address_a[0] => ram_block1a138.PORTAADDR
address_a[0] => ram_block1a139.PORTAADDR
address_a[0] => ram_block1a140.PORTAADDR
address_a[0] => ram_block1a141.PORTAADDR
address_a[0] => ram_block1a142.PORTAADDR
address_a[0] => ram_block1a143.PORTAADDR
address_a[0] => ram_block1a144.PORTAADDR
address_a[0] => ram_block1a145.PORTAADDR
address_a[0] => ram_block1a146.PORTAADDR
address_a[0] => ram_block1a147.PORTAADDR
address_a[0] => ram_block1a148.PORTAADDR
address_a[0] => ram_block1a149.PORTAADDR
address_a[0] => ram_block1a150.PORTAADDR
address_a[0] => ram_block1a151.PORTAADDR
address_a[0] => ram_block1a152.PORTAADDR
address_a[0] => ram_block1a153.PORTAADDR
address_a[0] => ram_block1a154.PORTAADDR
address_a[0] => ram_block1a155.PORTAADDR
address_a[0] => ram_block1a156.PORTAADDR
address_a[0] => ram_block1a157.PORTAADDR
address_a[0] => ram_block1a158.PORTAADDR
address_a[0] => ram_block1a159.PORTAADDR
address_a[0] => ram_block1a160.PORTAADDR
address_a[0] => ram_block1a161.PORTAADDR
address_a[0] => ram_block1a162.PORTAADDR
address_a[0] => ram_block1a163.PORTAADDR
address_a[0] => ram_block1a164.PORTAADDR
address_a[0] => ram_block1a165.PORTAADDR
address_a[0] => ram_block1a166.PORTAADDR
address_a[0] => ram_block1a167.PORTAADDR
address_a[0] => ram_block1a168.PORTAADDR
address_a[0] => ram_block1a169.PORTAADDR
address_a[0] => ram_block1a170.PORTAADDR
address_a[0] => ram_block1a171.PORTAADDR
address_a[0] => ram_block1a172.PORTAADDR
address_a[0] => ram_block1a173.PORTAADDR
address_a[0] => ram_block1a174.PORTAADDR
address_a[0] => ram_block1a175.PORTAADDR
address_a[0] => ram_block1a176.PORTAADDR
address_a[0] => ram_block1a177.PORTAADDR
address_a[0] => ram_block1a178.PORTAADDR
address_a[0] => ram_block1a179.PORTAADDR
address_a[0] => ram_block1a180.PORTAADDR
address_a[0] => ram_block1a181.PORTAADDR
address_a[0] => ram_block1a182.PORTAADDR
address_a[0] => ram_block1a183.PORTAADDR
address_a[0] => ram_block1a184.PORTAADDR
address_a[0] => ram_block1a185.PORTAADDR
address_a[0] => ram_block1a186.PORTAADDR
address_a[0] => ram_block1a187.PORTAADDR
address_a[0] => ram_block1a188.PORTAADDR
address_a[0] => ram_block1a189.PORTAADDR
address_a[0] => ram_block1a190.PORTAADDR
address_a[0] => ram_block1a191.PORTAADDR
address_a[0] => ram_block1a192.PORTAADDR
address_a[0] => ram_block1a193.PORTAADDR
address_a[0] => ram_block1a194.PORTAADDR
address_a[0] => ram_block1a195.PORTAADDR
address_a[0] => ram_block1a196.PORTAADDR
address_a[0] => ram_block1a197.PORTAADDR
address_a[0] => ram_block1a198.PORTAADDR
address_a[0] => ram_block1a199.PORTAADDR
address_a[0] => ram_block1a200.PORTAADDR
address_a[0] => ram_block1a201.PORTAADDR
address_a[0] => ram_block1a202.PORTAADDR
address_a[0] => ram_block1a203.PORTAADDR
address_a[0] => ram_block1a204.PORTAADDR
address_a[0] => ram_block1a205.PORTAADDR
address_a[0] => ram_block1a206.PORTAADDR
address_a[0] => ram_block1a207.PORTAADDR
address_a[0] => ram_block1a208.PORTAADDR
address_a[0] => ram_block1a209.PORTAADDR
address_a[0] => ram_block1a210.PORTAADDR
address_a[0] => ram_block1a211.PORTAADDR
address_a[0] => ram_block1a212.PORTAADDR
address_a[0] => ram_block1a213.PORTAADDR
address_a[0] => ram_block1a214.PORTAADDR
address_a[0] => ram_block1a215.PORTAADDR
address_a[0] => ram_block1a216.PORTAADDR
address_a[0] => ram_block1a217.PORTAADDR
address_a[0] => ram_block1a218.PORTAADDR
address_a[0] => ram_block1a219.PORTAADDR
address_a[0] => ram_block1a220.PORTAADDR
address_a[0] => ram_block1a221.PORTAADDR
address_a[0] => ram_block1a222.PORTAADDR
address_a[0] => ram_block1a223.PORTAADDR
address_a[0] => ram_block1a224.PORTAADDR
address_a[0] => ram_block1a225.PORTAADDR
address_a[0] => ram_block1a226.PORTAADDR
address_a[0] => ram_block1a227.PORTAADDR
address_a[0] => ram_block1a228.PORTAADDR
address_a[0] => ram_block1a229.PORTAADDR
address_a[0] => ram_block1a230.PORTAADDR
address_a[0] => ram_block1a231.PORTAADDR
address_a[0] => ram_block1a232.PORTAADDR
address_a[0] => ram_block1a233.PORTAADDR
address_a[0] => ram_block1a234.PORTAADDR
address_a[0] => ram_block1a235.PORTAADDR
address_a[0] => ram_block1a236.PORTAADDR
address_a[0] => ram_block1a237.PORTAADDR
address_a[0] => ram_block1a238.PORTAADDR
address_a[0] => ram_block1a239.PORTAADDR
address_a[0] => ram_block1a240.PORTAADDR
address_a[0] => ram_block1a241.PORTAADDR
address_a[0] => ram_block1a242.PORTAADDR
address_a[0] => ram_block1a243.PORTAADDR
address_a[0] => ram_block1a244.PORTAADDR
address_a[0] => ram_block1a245.PORTAADDR
address_a[0] => ram_block1a246.PORTAADDR
address_a[0] => ram_block1a247.PORTAADDR
address_a[0] => ram_block1a248.PORTAADDR
address_a[0] => ram_block1a249.PORTAADDR
address_a[0] => ram_block1a250.PORTAADDR
address_a[0] => ram_block1a251.PORTAADDR
address_a[0] => ram_block1a252.PORTAADDR
address_a[0] => ram_block1a253.PORTAADDR
address_a[0] => ram_block1a254.PORTAADDR
address_a[0] => ram_block1a255.PORTAADDR
address_a[0] => ram_block1a256.PORTAADDR
address_a[0] => ram_block1a257.PORTAADDR
address_a[0] => ram_block1a258.PORTAADDR
address_a[0] => ram_block1a259.PORTAADDR
address_a[0] => ram_block1a260.PORTAADDR
address_a[0] => ram_block1a261.PORTAADDR
address_a[0] => ram_block1a262.PORTAADDR
address_a[0] => ram_block1a263.PORTAADDR
address_a[0] => ram_block1a264.PORTAADDR
address_a[0] => ram_block1a265.PORTAADDR
address_a[0] => ram_block1a266.PORTAADDR
address_a[0] => ram_block1a267.PORTAADDR
address_a[0] => ram_block1a268.PORTAADDR
address_a[0] => ram_block1a269.PORTAADDR
address_a[0] => ram_block1a270.PORTAADDR
address_a[0] => ram_block1a271.PORTAADDR
address_a[0] => ram_block1a272.PORTAADDR
address_a[0] => ram_block1a273.PORTAADDR
address_a[0] => ram_block1a274.PORTAADDR
address_a[0] => ram_block1a275.PORTAADDR
address_a[0] => ram_block1a276.PORTAADDR
address_a[0] => ram_block1a277.PORTAADDR
address_a[0] => ram_block1a278.PORTAADDR
address_a[0] => ram_block1a279.PORTAADDR
address_a[0] => ram_block1a280.PORTAADDR
address_a[0] => ram_block1a281.PORTAADDR
address_a[0] => ram_block1a282.PORTAADDR
address_a[0] => ram_block1a283.PORTAADDR
address_a[0] => ram_block1a284.PORTAADDR
address_a[0] => ram_block1a285.PORTAADDR
address_a[0] => ram_block1a286.PORTAADDR
address_a[0] => ram_block1a287.PORTAADDR
address_a[0] => ram_block1a288.PORTAADDR
address_a[0] => ram_block1a289.PORTAADDR
address_a[0] => ram_block1a290.PORTAADDR
address_a[0] => ram_block1a291.PORTAADDR
address_a[0] => ram_block1a292.PORTAADDR
address_a[0] => ram_block1a293.PORTAADDR
address_a[0] => ram_block1a294.PORTAADDR
address_a[0] => ram_block1a295.PORTAADDR
address_a[0] => ram_block1a296.PORTAADDR
address_a[0] => ram_block1a297.PORTAADDR
address_a[0] => ram_block1a298.PORTAADDR
address_a[0] => ram_block1a299.PORTAADDR
address_a[0] => ram_block1a300.PORTAADDR
address_a[0] => ram_block1a301.PORTAADDR
address_a[0] => ram_block1a302.PORTAADDR
address_a[0] => ram_block1a303.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[1] => ram_block1a72.PORTAADDR1
address_a[1] => ram_block1a73.PORTAADDR1
address_a[1] => ram_block1a74.PORTAADDR1
address_a[1] => ram_block1a75.PORTAADDR1
address_a[1] => ram_block1a76.PORTAADDR1
address_a[1] => ram_block1a77.PORTAADDR1
address_a[1] => ram_block1a78.PORTAADDR1
address_a[1] => ram_block1a79.PORTAADDR1
address_a[1] => ram_block1a80.PORTAADDR1
address_a[1] => ram_block1a81.PORTAADDR1
address_a[1] => ram_block1a82.PORTAADDR1
address_a[1] => ram_block1a83.PORTAADDR1
address_a[1] => ram_block1a84.PORTAADDR1
address_a[1] => ram_block1a85.PORTAADDR1
address_a[1] => ram_block1a86.PORTAADDR1
address_a[1] => ram_block1a87.PORTAADDR1
address_a[1] => ram_block1a88.PORTAADDR1
address_a[1] => ram_block1a89.PORTAADDR1
address_a[1] => ram_block1a90.PORTAADDR1
address_a[1] => ram_block1a91.PORTAADDR1
address_a[1] => ram_block1a92.PORTAADDR1
address_a[1] => ram_block1a93.PORTAADDR1
address_a[1] => ram_block1a94.PORTAADDR1
address_a[1] => ram_block1a95.PORTAADDR1
address_a[1] => ram_block1a96.PORTAADDR1
address_a[1] => ram_block1a97.PORTAADDR1
address_a[1] => ram_block1a98.PORTAADDR1
address_a[1] => ram_block1a99.PORTAADDR1
address_a[1] => ram_block1a100.PORTAADDR1
address_a[1] => ram_block1a101.PORTAADDR1
address_a[1] => ram_block1a102.PORTAADDR1
address_a[1] => ram_block1a103.PORTAADDR1
address_a[1] => ram_block1a104.PORTAADDR1
address_a[1] => ram_block1a105.PORTAADDR1
address_a[1] => ram_block1a106.PORTAADDR1
address_a[1] => ram_block1a107.PORTAADDR1
address_a[1] => ram_block1a108.PORTAADDR1
address_a[1] => ram_block1a109.PORTAADDR1
address_a[1] => ram_block1a110.PORTAADDR1
address_a[1] => ram_block1a111.PORTAADDR1
address_a[1] => ram_block1a112.PORTAADDR1
address_a[1] => ram_block1a113.PORTAADDR1
address_a[1] => ram_block1a114.PORTAADDR1
address_a[1] => ram_block1a115.PORTAADDR1
address_a[1] => ram_block1a116.PORTAADDR1
address_a[1] => ram_block1a117.PORTAADDR1
address_a[1] => ram_block1a118.PORTAADDR1
address_a[1] => ram_block1a119.PORTAADDR1
address_a[1] => ram_block1a120.PORTAADDR1
address_a[1] => ram_block1a121.PORTAADDR1
address_a[1] => ram_block1a122.PORTAADDR1
address_a[1] => ram_block1a123.PORTAADDR1
address_a[1] => ram_block1a124.PORTAADDR1
address_a[1] => ram_block1a125.PORTAADDR1
address_a[1] => ram_block1a126.PORTAADDR1
address_a[1] => ram_block1a127.PORTAADDR1
address_a[1] => ram_block1a128.PORTAADDR1
address_a[1] => ram_block1a129.PORTAADDR1
address_a[1] => ram_block1a130.PORTAADDR1
address_a[1] => ram_block1a131.PORTAADDR1
address_a[1] => ram_block1a132.PORTAADDR1
address_a[1] => ram_block1a133.PORTAADDR1
address_a[1] => ram_block1a134.PORTAADDR1
address_a[1] => ram_block1a135.PORTAADDR1
address_a[1] => ram_block1a136.PORTAADDR1
address_a[1] => ram_block1a137.PORTAADDR1
address_a[1] => ram_block1a138.PORTAADDR1
address_a[1] => ram_block1a139.PORTAADDR1
address_a[1] => ram_block1a140.PORTAADDR1
address_a[1] => ram_block1a141.PORTAADDR1
address_a[1] => ram_block1a142.PORTAADDR1
address_a[1] => ram_block1a143.PORTAADDR1
address_a[1] => ram_block1a144.PORTAADDR1
address_a[1] => ram_block1a145.PORTAADDR1
address_a[1] => ram_block1a146.PORTAADDR1
address_a[1] => ram_block1a147.PORTAADDR1
address_a[1] => ram_block1a148.PORTAADDR1
address_a[1] => ram_block1a149.PORTAADDR1
address_a[1] => ram_block1a150.PORTAADDR1
address_a[1] => ram_block1a151.PORTAADDR1
address_a[1] => ram_block1a152.PORTAADDR1
address_a[1] => ram_block1a153.PORTAADDR1
address_a[1] => ram_block1a154.PORTAADDR1
address_a[1] => ram_block1a155.PORTAADDR1
address_a[1] => ram_block1a156.PORTAADDR1
address_a[1] => ram_block1a157.PORTAADDR1
address_a[1] => ram_block1a158.PORTAADDR1
address_a[1] => ram_block1a159.PORTAADDR1
address_a[1] => ram_block1a160.PORTAADDR1
address_a[1] => ram_block1a161.PORTAADDR1
address_a[1] => ram_block1a162.PORTAADDR1
address_a[1] => ram_block1a163.PORTAADDR1
address_a[1] => ram_block1a164.PORTAADDR1
address_a[1] => ram_block1a165.PORTAADDR1
address_a[1] => ram_block1a166.PORTAADDR1
address_a[1] => ram_block1a167.PORTAADDR1
address_a[1] => ram_block1a168.PORTAADDR1
address_a[1] => ram_block1a169.PORTAADDR1
address_a[1] => ram_block1a170.PORTAADDR1
address_a[1] => ram_block1a171.PORTAADDR1
address_a[1] => ram_block1a172.PORTAADDR1
address_a[1] => ram_block1a173.PORTAADDR1
address_a[1] => ram_block1a174.PORTAADDR1
address_a[1] => ram_block1a175.PORTAADDR1
address_a[1] => ram_block1a176.PORTAADDR1
address_a[1] => ram_block1a177.PORTAADDR1
address_a[1] => ram_block1a178.PORTAADDR1
address_a[1] => ram_block1a179.PORTAADDR1
address_a[1] => ram_block1a180.PORTAADDR1
address_a[1] => ram_block1a181.PORTAADDR1
address_a[1] => ram_block1a182.PORTAADDR1
address_a[1] => ram_block1a183.PORTAADDR1
address_a[1] => ram_block1a184.PORTAADDR1
address_a[1] => ram_block1a185.PORTAADDR1
address_a[1] => ram_block1a186.PORTAADDR1
address_a[1] => ram_block1a187.PORTAADDR1
address_a[1] => ram_block1a188.PORTAADDR1
address_a[1] => ram_block1a189.PORTAADDR1
address_a[1] => ram_block1a190.PORTAADDR1
address_a[1] => ram_block1a191.PORTAADDR1
address_a[1] => ram_block1a192.PORTAADDR1
address_a[1] => ram_block1a193.PORTAADDR1
address_a[1] => ram_block1a194.PORTAADDR1
address_a[1] => ram_block1a195.PORTAADDR1
address_a[1] => ram_block1a196.PORTAADDR1
address_a[1] => ram_block1a197.PORTAADDR1
address_a[1] => ram_block1a198.PORTAADDR1
address_a[1] => ram_block1a199.PORTAADDR1
address_a[1] => ram_block1a200.PORTAADDR1
address_a[1] => ram_block1a201.PORTAADDR1
address_a[1] => ram_block1a202.PORTAADDR1
address_a[1] => ram_block1a203.PORTAADDR1
address_a[1] => ram_block1a204.PORTAADDR1
address_a[1] => ram_block1a205.PORTAADDR1
address_a[1] => ram_block1a206.PORTAADDR1
address_a[1] => ram_block1a207.PORTAADDR1
address_a[1] => ram_block1a208.PORTAADDR1
address_a[1] => ram_block1a209.PORTAADDR1
address_a[1] => ram_block1a210.PORTAADDR1
address_a[1] => ram_block1a211.PORTAADDR1
address_a[1] => ram_block1a212.PORTAADDR1
address_a[1] => ram_block1a213.PORTAADDR1
address_a[1] => ram_block1a214.PORTAADDR1
address_a[1] => ram_block1a215.PORTAADDR1
address_a[1] => ram_block1a216.PORTAADDR1
address_a[1] => ram_block1a217.PORTAADDR1
address_a[1] => ram_block1a218.PORTAADDR1
address_a[1] => ram_block1a219.PORTAADDR1
address_a[1] => ram_block1a220.PORTAADDR1
address_a[1] => ram_block1a221.PORTAADDR1
address_a[1] => ram_block1a222.PORTAADDR1
address_a[1] => ram_block1a223.PORTAADDR1
address_a[1] => ram_block1a224.PORTAADDR1
address_a[1] => ram_block1a225.PORTAADDR1
address_a[1] => ram_block1a226.PORTAADDR1
address_a[1] => ram_block1a227.PORTAADDR1
address_a[1] => ram_block1a228.PORTAADDR1
address_a[1] => ram_block1a229.PORTAADDR1
address_a[1] => ram_block1a230.PORTAADDR1
address_a[1] => ram_block1a231.PORTAADDR1
address_a[1] => ram_block1a232.PORTAADDR1
address_a[1] => ram_block1a233.PORTAADDR1
address_a[1] => ram_block1a234.PORTAADDR1
address_a[1] => ram_block1a235.PORTAADDR1
address_a[1] => ram_block1a236.PORTAADDR1
address_a[1] => ram_block1a237.PORTAADDR1
address_a[1] => ram_block1a238.PORTAADDR1
address_a[1] => ram_block1a239.PORTAADDR1
address_a[1] => ram_block1a240.PORTAADDR1
address_a[1] => ram_block1a241.PORTAADDR1
address_a[1] => ram_block1a242.PORTAADDR1
address_a[1] => ram_block1a243.PORTAADDR1
address_a[1] => ram_block1a244.PORTAADDR1
address_a[1] => ram_block1a245.PORTAADDR1
address_a[1] => ram_block1a246.PORTAADDR1
address_a[1] => ram_block1a247.PORTAADDR1
address_a[1] => ram_block1a248.PORTAADDR1
address_a[1] => ram_block1a249.PORTAADDR1
address_a[1] => ram_block1a250.PORTAADDR1
address_a[1] => ram_block1a251.PORTAADDR1
address_a[1] => ram_block1a252.PORTAADDR1
address_a[1] => ram_block1a253.PORTAADDR1
address_a[1] => ram_block1a254.PORTAADDR1
address_a[1] => ram_block1a255.PORTAADDR1
address_a[1] => ram_block1a256.PORTAADDR1
address_a[1] => ram_block1a257.PORTAADDR1
address_a[1] => ram_block1a258.PORTAADDR1
address_a[1] => ram_block1a259.PORTAADDR1
address_a[1] => ram_block1a260.PORTAADDR1
address_a[1] => ram_block1a261.PORTAADDR1
address_a[1] => ram_block1a262.PORTAADDR1
address_a[1] => ram_block1a263.PORTAADDR1
address_a[1] => ram_block1a264.PORTAADDR1
address_a[1] => ram_block1a265.PORTAADDR1
address_a[1] => ram_block1a266.PORTAADDR1
address_a[1] => ram_block1a267.PORTAADDR1
address_a[1] => ram_block1a268.PORTAADDR1
address_a[1] => ram_block1a269.PORTAADDR1
address_a[1] => ram_block1a270.PORTAADDR1
address_a[1] => ram_block1a271.PORTAADDR1
address_a[1] => ram_block1a272.PORTAADDR1
address_a[1] => ram_block1a273.PORTAADDR1
address_a[1] => ram_block1a274.PORTAADDR1
address_a[1] => ram_block1a275.PORTAADDR1
address_a[1] => ram_block1a276.PORTAADDR1
address_a[1] => ram_block1a277.PORTAADDR1
address_a[1] => ram_block1a278.PORTAADDR1
address_a[1] => ram_block1a279.PORTAADDR1
address_a[1] => ram_block1a280.PORTAADDR1
address_a[1] => ram_block1a281.PORTAADDR1
address_a[1] => ram_block1a282.PORTAADDR1
address_a[1] => ram_block1a283.PORTAADDR1
address_a[1] => ram_block1a284.PORTAADDR1
address_a[1] => ram_block1a285.PORTAADDR1
address_a[1] => ram_block1a286.PORTAADDR1
address_a[1] => ram_block1a287.PORTAADDR1
address_a[1] => ram_block1a288.PORTAADDR1
address_a[1] => ram_block1a289.PORTAADDR1
address_a[1] => ram_block1a290.PORTAADDR1
address_a[1] => ram_block1a291.PORTAADDR1
address_a[1] => ram_block1a292.PORTAADDR1
address_a[1] => ram_block1a293.PORTAADDR1
address_a[1] => ram_block1a294.PORTAADDR1
address_a[1] => ram_block1a295.PORTAADDR1
address_a[1] => ram_block1a296.PORTAADDR1
address_a[1] => ram_block1a297.PORTAADDR1
address_a[1] => ram_block1a298.PORTAADDR1
address_a[1] => ram_block1a299.PORTAADDR1
address_a[1] => ram_block1a300.PORTAADDR1
address_a[1] => ram_block1a301.PORTAADDR1
address_a[1] => ram_block1a302.PORTAADDR1
address_a[1] => ram_block1a303.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[2] => ram_block1a72.PORTAADDR2
address_a[2] => ram_block1a73.PORTAADDR2
address_a[2] => ram_block1a74.PORTAADDR2
address_a[2] => ram_block1a75.PORTAADDR2
address_a[2] => ram_block1a76.PORTAADDR2
address_a[2] => ram_block1a77.PORTAADDR2
address_a[2] => ram_block1a78.PORTAADDR2
address_a[2] => ram_block1a79.PORTAADDR2
address_a[2] => ram_block1a80.PORTAADDR2
address_a[2] => ram_block1a81.PORTAADDR2
address_a[2] => ram_block1a82.PORTAADDR2
address_a[2] => ram_block1a83.PORTAADDR2
address_a[2] => ram_block1a84.PORTAADDR2
address_a[2] => ram_block1a85.PORTAADDR2
address_a[2] => ram_block1a86.PORTAADDR2
address_a[2] => ram_block1a87.PORTAADDR2
address_a[2] => ram_block1a88.PORTAADDR2
address_a[2] => ram_block1a89.PORTAADDR2
address_a[2] => ram_block1a90.PORTAADDR2
address_a[2] => ram_block1a91.PORTAADDR2
address_a[2] => ram_block1a92.PORTAADDR2
address_a[2] => ram_block1a93.PORTAADDR2
address_a[2] => ram_block1a94.PORTAADDR2
address_a[2] => ram_block1a95.PORTAADDR2
address_a[2] => ram_block1a96.PORTAADDR2
address_a[2] => ram_block1a97.PORTAADDR2
address_a[2] => ram_block1a98.PORTAADDR2
address_a[2] => ram_block1a99.PORTAADDR2
address_a[2] => ram_block1a100.PORTAADDR2
address_a[2] => ram_block1a101.PORTAADDR2
address_a[2] => ram_block1a102.PORTAADDR2
address_a[2] => ram_block1a103.PORTAADDR2
address_a[2] => ram_block1a104.PORTAADDR2
address_a[2] => ram_block1a105.PORTAADDR2
address_a[2] => ram_block1a106.PORTAADDR2
address_a[2] => ram_block1a107.PORTAADDR2
address_a[2] => ram_block1a108.PORTAADDR2
address_a[2] => ram_block1a109.PORTAADDR2
address_a[2] => ram_block1a110.PORTAADDR2
address_a[2] => ram_block1a111.PORTAADDR2
address_a[2] => ram_block1a112.PORTAADDR2
address_a[2] => ram_block1a113.PORTAADDR2
address_a[2] => ram_block1a114.PORTAADDR2
address_a[2] => ram_block1a115.PORTAADDR2
address_a[2] => ram_block1a116.PORTAADDR2
address_a[2] => ram_block1a117.PORTAADDR2
address_a[2] => ram_block1a118.PORTAADDR2
address_a[2] => ram_block1a119.PORTAADDR2
address_a[2] => ram_block1a120.PORTAADDR2
address_a[2] => ram_block1a121.PORTAADDR2
address_a[2] => ram_block1a122.PORTAADDR2
address_a[2] => ram_block1a123.PORTAADDR2
address_a[2] => ram_block1a124.PORTAADDR2
address_a[2] => ram_block1a125.PORTAADDR2
address_a[2] => ram_block1a126.PORTAADDR2
address_a[2] => ram_block1a127.PORTAADDR2
address_a[2] => ram_block1a128.PORTAADDR2
address_a[2] => ram_block1a129.PORTAADDR2
address_a[2] => ram_block1a130.PORTAADDR2
address_a[2] => ram_block1a131.PORTAADDR2
address_a[2] => ram_block1a132.PORTAADDR2
address_a[2] => ram_block1a133.PORTAADDR2
address_a[2] => ram_block1a134.PORTAADDR2
address_a[2] => ram_block1a135.PORTAADDR2
address_a[2] => ram_block1a136.PORTAADDR2
address_a[2] => ram_block1a137.PORTAADDR2
address_a[2] => ram_block1a138.PORTAADDR2
address_a[2] => ram_block1a139.PORTAADDR2
address_a[2] => ram_block1a140.PORTAADDR2
address_a[2] => ram_block1a141.PORTAADDR2
address_a[2] => ram_block1a142.PORTAADDR2
address_a[2] => ram_block1a143.PORTAADDR2
address_a[2] => ram_block1a144.PORTAADDR2
address_a[2] => ram_block1a145.PORTAADDR2
address_a[2] => ram_block1a146.PORTAADDR2
address_a[2] => ram_block1a147.PORTAADDR2
address_a[2] => ram_block1a148.PORTAADDR2
address_a[2] => ram_block1a149.PORTAADDR2
address_a[2] => ram_block1a150.PORTAADDR2
address_a[2] => ram_block1a151.PORTAADDR2
address_a[2] => ram_block1a152.PORTAADDR2
address_a[2] => ram_block1a153.PORTAADDR2
address_a[2] => ram_block1a154.PORTAADDR2
address_a[2] => ram_block1a155.PORTAADDR2
address_a[2] => ram_block1a156.PORTAADDR2
address_a[2] => ram_block1a157.PORTAADDR2
address_a[2] => ram_block1a158.PORTAADDR2
address_a[2] => ram_block1a159.PORTAADDR2
address_a[2] => ram_block1a160.PORTAADDR2
address_a[2] => ram_block1a161.PORTAADDR2
address_a[2] => ram_block1a162.PORTAADDR2
address_a[2] => ram_block1a163.PORTAADDR2
address_a[2] => ram_block1a164.PORTAADDR2
address_a[2] => ram_block1a165.PORTAADDR2
address_a[2] => ram_block1a166.PORTAADDR2
address_a[2] => ram_block1a167.PORTAADDR2
address_a[2] => ram_block1a168.PORTAADDR2
address_a[2] => ram_block1a169.PORTAADDR2
address_a[2] => ram_block1a170.PORTAADDR2
address_a[2] => ram_block1a171.PORTAADDR2
address_a[2] => ram_block1a172.PORTAADDR2
address_a[2] => ram_block1a173.PORTAADDR2
address_a[2] => ram_block1a174.PORTAADDR2
address_a[2] => ram_block1a175.PORTAADDR2
address_a[2] => ram_block1a176.PORTAADDR2
address_a[2] => ram_block1a177.PORTAADDR2
address_a[2] => ram_block1a178.PORTAADDR2
address_a[2] => ram_block1a179.PORTAADDR2
address_a[2] => ram_block1a180.PORTAADDR2
address_a[2] => ram_block1a181.PORTAADDR2
address_a[2] => ram_block1a182.PORTAADDR2
address_a[2] => ram_block1a183.PORTAADDR2
address_a[2] => ram_block1a184.PORTAADDR2
address_a[2] => ram_block1a185.PORTAADDR2
address_a[2] => ram_block1a186.PORTAADDR2
address_a[2] => ram_block1a187.PORTAADDR2
address_a[2] => ram_block1a188.PORTAADDR2
address_a[2] => ram_block1a189.PORTAADDR2
address_a[2] => ram_block1a190.PORTAADDR2
address_a[2] => ram_block1a191.PORTAADDR2
address_a[2] => ram_block1a192.PORTAADDR2
address_a[2] => ram_block1a193.PORTAADDR2
address_a[2] => ram_block1a194.PORTAADDR2
address_a[2] => ram_block1a195.PORTAADDR2
address_a[2] => ram_block1a196.PORTAADDR2
address_a[2] => ram_block1a197.PORTAADDR2
address_a[2] => ram_block1a198.PORTAADDR2
address_a[2] => ram_block1a199.PORTAADDR2
address_a[2] => ram_block1a200.PORTAADDR2
address_a[2] => ram_block1a201.PORTAADDR2
address_a[2] => ram_block1a202.PORTAADDR2
address_a[2] => ram_block1a203.PORTAADDR2
address_a[2] => ram_block1a204.PORTAADDR2
address_a[2] => ram_block1a205.PORTAADDR2
address_a[2] => ram_block1a206.PORTAADDR2
address_a[2] => ram_block1a207.PORTAADDR2
address_a[2] => ram_block1a208.PORTAADDR2
address_a[2] => ram_block1a209.PORTAADDR2
address_a[2] => ram_block1a210.PORTAADDR2
address_a[2] => ram_block1a211.PORTAADDR2
address_a[2] => ram_block1a212.PORTAADDR2
address_a[2] => ram_block1a213.PORTAADDR2
address_a[2] => ram_block1a214.PORTAADDR2
address_a[2] => ram_block1a215.PORTAADDR2
address_a[2] => ram_block1a216.PORTAADDR2
address_a[2] => ram_block1a217.PORTAADDR2
address_a[2] => ram_block1a218.PORTAADDR2
address_a[2] => ram_block1a219.PORTAADDR2
address_a[2] => ram_block1a220.PORTAADDR2
address_a[2] => ram_block1a221.PORTAADDR2
address_a[2] => ram_block1a222.PORTAADDR2
address_a[2] => ram_block1a223.PORTAADDR2
address_a[2] => ram_block1a224.PORTAADDR2
address_a[2] => ram_block1a225.PORTAADDR2
address_a[2] => ram_block1a226.PORTAADDR2
address_a[2] => ram_block1a227.PORTAADDR2
address_a[2] => ram_block1a228.PORTAADDR2
address_a[2] => ram_block1a229.PORTAADDR2
address_a[2] => ram_block1a230.PORTAADDR2
address_a[2] => ram_block1a231.PORTAADDR2
address_a[2] => ram_block1a232.PORTAADDR2
address_a[2] => ram_block1a233.PORTAADDR2
address_a[2] => ram_block1a234.PORTAADDR2
address_a[2] => ram_block1a235.PORTAADDR2
address_a[2] => ram_block1a236.PORTAADDR2
address_a[2] => ram_block1a237.PORTAADDR2
address_a[2] => ram_block1a238.PORTAADDR2
address_a[2] => ram_block1a239.PORTAADDR2
address_a[2] => ram_block1a240.PORTAADDR2
address_a[2] => ram_block1a241.PORTAADDR2
address_a[2] => ram_block1a242.PORTAADDR2
address_a[2] => ram_block1a243.PORTAADDR2
address_a[2] => ram_block1a244.PORTAADDR2
address_a[2] => ram_block1a245.PORTAADDR2
address_a[2] => ram_block1a246.PORTAADDR2
address_a[2] => ram_block1a247.PORTAADDR2
address_a[2] => ram_block1a248.PORTAADDR2
address_a[2] => ram_block1a249.PORTAADDR2
address_a[2] => ram_block1a250.PORTAADDR2
address_a[2] => ram_block1a251.PORTAADDR2
address_a[2] => ram_block1a252.PORTAADDR2
address_a[2] => ram_block1a253.PORTAADDR2
address_a[2] => ram_block1a254.PORTAADDR2
address_a[2] => ram_block1a255.PORTAADDR2
address_a[2] => ram_block1a256.PORTAADDR2
address_a[2] => ram_block1a257.PORTAADDR2
address_a[2] => ram_block1a258.PORTAADDR2
address_a[2] => ram_block1a259.PORTAADDR2
address_a[2] => ram_block1a260.PORTAADDR2
address_a[2] => ram_block1a261.PORTAADDR2
address_a[2] => ram_block1a262.PORTAADDR2
address_a[2] => ram_block1a263.PORTAADDR2
address_a[2] => ram_block1a264.PORTAADDR2
address_a[2] => ram_block1a265.PORTAADDR2
address_a[2] => ram_block1a266.PORTAADDR2
address_a[2] => ram_block1a267.PORTAADDR2
address_a[2] => ram_block1a268.PORTAADDR2
address_a[2] => ram_block1a269.PORTAADDR2
address_a[2] => ram_block1a270.PORTAADDR2
address_a[2] => ram_block1a271.PORTAADDR2
address_a[2] => ram_block1a272.PORTAADDR2
address_a[2] => ram_block1a273.PORTAADDR2
address_a[2] => ram_block1a274.PORTAADDR2
address_a[2] => ram_block1a275.PORTAADDR2
address_a[2] => ram_block1a276.PORTAADDR2
address_a[2] => ram_block1a277.PORTAADDR2
address_a[2] => ram_block1a278.PORTAADDR2
address_a[2] => ram_block1a279.PORTAADDR2
address_a[2] => ram_block1a280.PORTAADDR2
address_a[2] => ram_block1a281.PORTAADDR2
address_a[2] => ram_block1a282.PORTAADDR2
address_a[2] => ram_block1a283.PORTAADDR2
address_a[2] => ram_block1a284.PORTAADDR2
address_a[2] => ram_block1a285.PORTAADDR2
address_a[2] => ram_block1a286.PORTAADDR2
address_a[2] => ram_block1a287.PORTAADDR2
address_a[2] => ram_block1a288.PORTAADDR2
address_a[2] => ram_block1a289.PORTAADDR2
address_a[2] => ram_block1a290.PORTAADDR2
address_a[2] => ram_block1a291.PORTAADDR2
address_a[2] => ram_block1a292.PORTAADDR2
address_a[2] => ram_block1a293.PORTAADDR2
address_a[2] => ram_block1a294.PORTAADDR2
address_a[2] => ram_block1a295.PORTAADDR2
address_a[2] => ram_block1a296.PORTAADDR2
address_a[2] => ram_block1a297.PORTAADDR2
address_a[2] => ram_block1a298.PORTAADDR2
address_a[2] => ram_block1a299.PORTAADDR2
address_a[2] => ram_block1a300.PORTAADDR2
address_a[2] => ram_block1a301.PORTAADDR2
address_a[2] => ram_block1a302.PORTAADDR2
address_a[2] => ram_block1a303.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[3] => ram_block1a72.PORTAADDR3
address_a[3] => ram_block1a73.PORTAADDR3
address_a[3] => ram_block1a74.PORTAADDR3
address_a[3] => ram_block1a75.PORTAADDR3
address_a[3] => ram_block1a76.PORTAADDR3
address_a[3] => ram_block1a77.PORTAADDR3
address_a[3] => ram_block1a78.PORTAADDR3
address_a[3] => ram_block1a79.PORTAADDR3
address_a[3] => ram_block1a80.PORTAADDR3
address_a[3] => ram_block1a81.PORTAADDR3
address_a[3] => ram_block1a82.PORTAADDR3
address_a[3] => ram_block1a83.PORTAADDR3
address_a[3] => ram_block1a84.PORTAADDR3
address_a[3] => ram_block1a85.PORTAADDR3
address_a[3] => ram_block1a86.PORTAADDR3
address_a[3] => ram_block1a87.PORTAADDR3
address_a[3] => ram_block1a88.PORTAADDR3
address_a[3] => ram_block1a89.PORTAADDR3
address_a[3] => ram_block1a90.PORTAADDR3
address_a[3] => ram_block1a91.PORTAADDR3
address_a[3] => ram_block1a92.PORTAADDR3
address_a[3] => ram_block1a93.PORTAADDR3
address_a[3] => ram_block1a94.PORTAADDR3
address_a[3] => ram_block1a95.PORTAADDR3
address_a[3] => ram_block1a96.PORTAADDR3
address_a[3] => ram_block1a97.PORTAADDR3
address_a[3] => ram_block1a98.PORTAADDR3
address_a[3] => ram_block1a99.PORTAADDR3
address_a[3] => ram_block1a100.PORTAADDR3
address_a[3] => ram_block1a101.PORTAADDR3
address_a[3] => ram_block1a102.PORTAADDR3
address_a[3] => ram_block1a103.PORTAADDR3
address_a[3] => ram_block1a104.PORTAADDR3
address_a[3] => ram_block1a105.PORTAADDR3
address_a[3] => ram_block1a106.PORTAADDR3
address_a[3] => ram_block1a107.PORTAADDR3
address_a[3] => ram_block1a108.PORTAADDR3
address_a[3] => ram_block1a109.PORTAADDR3
address_a[3] => ram_block1a110.PORTAADDR3
address_a[3] => ram_block1a111.PORTAADDR3
address_a[3] => ram_block1a112.PORTAADDR3
address_a[3] => ram_block1a113.PORTAADDR3
address_a[3] => ram_block1a114.PORTAADDR3
address_a[3] => ram_block1a115.PORTAADDR3
address_a[3] => ram_block1a116.PORTAADDR3
address_a[3] => ram_block1a117.PORTAADDR3
address_a[3] => ram_block1a118.PORTAADDR3
address_a[3] => ram_block1a119.PORTAADDR3
address_a[3] => ram_block1a120.PORTAADDR3
address_a[3] => ram_block1a121.PORTAADDR3
address_a[3] => ram_block1a122.PORTAADDR3
address_a[3] => ram_block1a123.PORTAADDR3
address_a[3] => ram_block1a124.PORTAADDR3
address_a[3] => ram_block1a125.PORTAADDR3
address_a[3] => ram_block1a126.PORTAADDR3
address_a[3] => ram_block1a127.PORTAADDR3
address_a[3] => ram_block1a128.PORTAADDR3
address_a[3] => ram_block1a129.PORTAADDR3
address_a[3] => ram_block1a130.PORTAADDR3
address_a[3] => ram_block1a131.PORTAADDR3
address_a[3] => ram_block1a132.PORTAADDR3
address_a[3] => ram_block1a133.PORTAADDR3
address_a[3] => ram_block1a134.PORTAADDR3
address_a[3] => ram_block1a135.PORTAADDR3
address_a[3] => ram_block1a136.PORTAADDR3
address_a[3] => ram_block1a137.PORTAADDR3
address_a[3] => ram_block1a138.PORTAADDR3
address_a[3] => ram_block1a139.PORTAADDR3
address_a[3] => ram_block1a140.PORTAADDR3
address_a[3] => ram_block1a141.PORTAADDR3
address_a[3] => ram_block1a142.PORTAADDR3
address_a[3] => ram_block1a143.PORTAADDR3
address_a[3] => ram_block1a144.PORTAADDR3
address_a[3] => ram_block1a145.PORTAADDR3
address_a[3] => ram_block1a146.PORTAADDR3
address_a[3] => ram_block1a147.PORTAADDR3
address_a[3] => ram_block1a148.PORTAADDR3
address_a[3] => ram_block1a149.PORTAADDR3
address_a[3] => ram_block1a150.PORTAADDR3
address_a[3] => ram_block1a151.PORTAADDR3
address_a[3] => ram_block1a152.PORTAADDR3
address_a[3] => ram_block1a153.PORTAADDR3
address_a[3] => ram_block1a154.PORTAADDR3
address_a[3] => ram_block1a155.PORTAADDR3
address_a[3] => ram_block1a156.PORTAADDR3
address_a[3] => ram_block1a157.PORTAADDR3
address_a[3] => ram_block1a158.PORTAADDR3
address_a[3] => ram_block1a159.PORTAADDR3
address_a[3] => ram_block1a160.PORTAADDR3
address_a[3] => ram_block1a161.PORTAADDR3
address_a[3] => ram_block1a162.PORTAADDR3
address_a[3] => ram_block1a163.PORTAADDR3
address_a[3] => ram_block1a164.PORTAADDR3
address_a[3] => ram_block1a165.PORTAADDR3
address_a[3] => ram_block1a166.PORTAADDR3
address_a[3] => ram_block1a167.PORTAADDR3
address_a[3] => ram_block1a168.PORTAADDR3
address_a[3] => ram_block1a169.PORTAADDR3
address_a[3] => ram_block1a170.PORTAADDR3
address_a[3] => ram_block1a171.PORTAADDR3
address_a[3] => ram_block1a172.PORTAADDR3
address_a[3] => ram_block1a173.PORTAADDR3
address_a[3] => ram_block1a174.PORTAADDR3
address_a[3] => ram_block1a175.PORTAADDR3
address_a[3] => ram_block1a176.PORTAADDR3
address_a[3] => ram_block1a177.PORTAADDR3
address_a[3] => ram_block1a178.PORTAADDR3
address_a[3] => ram_block1a179.PORTAADDR3
address_a[3] => ram_block1a180.PORTAADDR3
address_a[3] => ram_block1a181.PORTAADDR3
address_a[3] => ram_block1a182.PORTAADDR3
address_a[3] => ram_block1a183.PORTAADDR3
address_a[3] => ram_block1a184.PORTAADDR3
address_a[3] => ram_block1a185.PORTAADDR3
address_a[3] => ram_block1a186.PORTAADDR3
address_a[3] => ram_block1a187.PORTAADDR3
address_a[3] => ram_block1a188.PORTAADDR3
address_a[3] => ram_block1a189.PORTAADDR3
address_a[3] => ram_block1a190.PORTAADDR3
address_a[3] => ram_block1a191.PORTAADDR3
address_a[3] => ram_block1a192.PORTAADDR3
address_a[3] => ram_block1a193.PORTAADDR3
address_a[3] => ram_block1a194.PORTAADDR3
address_a[3] => ram_block1a195.PORTAADDR3
address_a[3] => ram_block1a196.PORTAADDR3
address_a[3] => ram_block1a197.PORTAADDR3
address_a[3] => ram_block1a198.PORTAADDR3
address_a[3] => ram_block1a199.PORTAADDR3
address_a[3] => ram_block1a200.PORTAADDR3
address_a[3] => ram_block1a201.PORTAADDR3
address_a[3] => ram_block1a202.PORTAADDR3
address_a[3] => ram_block1a203.PORTAADDR3
address_a[3] => ram_block1a204.PORTAADDR3
address_a[3] => ram_block1a205.PORTAADDR3
address_a[3] => ram_block1a206.PORTAADDR3
address_a[3] => ram_block1a207.PORTAADDR3
address_a[3] => ram_block1a208.PORTAADDR3
address_a[3] => ram_block1a209.PORTAADDR3
address_a[3] => ram_block1a210.PORTAADDR3
address_a[3] => ram_block1a211.PORTAADDR3
address_a[3] => ram_block1a212.PORTAADDR3
address_a[3] => ram_block1a213.PORTAADDR3
address_a[3] => ram_block1a214.PORTAADDR3
address_a[3] => ram_block1a215.PORTAADDR3
address_a[3] => ram_block1a216.PORTAADDR3
address_a[3] => ram_block1a217.PORTAADDR3
address_a[3] => ram_block1a218.PORTAADDR3
address_a[3] => ram_block1a219.PORTAADDR3
address_a[3] => ram_block1a220.PORTAADDR3
address_a[3] => ram_block1a221.PORTAADDR3
address_a[3] => ram_block1a222.PORTAADDR3
address_a[3] => ram_block1a223.PORTAADDR3
address_a[3] => ram_block1a224.PORTAADDR3
address_a[3] => ram_block1a225.PORTAADDR3
address_a[3] => ram_block1a226.PORTAADDR3
address_a[3] => ram_block1a227.PORTAADDR3
address_a[3] => ram_block1a228.PORTAADDR3
address_a[3] => ram_block1a229.PORTAADDR3
address_a[3] => ram_block1a230.PORTAADDR3
address_a[3] => ram_block1a231.PORTAADDR3
address_a[3] => ram_block1a232.PORTAADDR3
address_a[3] => ram_block1a233.PORTAADDR3
address_a[3] => ram_block1a234.PORTAADDR3
address_a[3] => ram_block1a235.PORTAADDR3
address_a[3] => ram_block1a236.PORTAADDR3
address_a[3] => ram_block1a237.PORTAADDR3
address_a[3] => ram_block1a238.PORTAADDR3
address_a[3] => ram_block1a239.PORTAADDR3
address_a[3] => ram_block1a240.PORTAADDR3
address_a[3] => ram_block1a241.PORTAADDR3
address_a[3] => ram_block1a242.PORTAADDR3
address_a[3] => ram_block1a243.PORTAADDR3
address_a[3] => ram_block1a244.PORTAADDR3
address_a[3] => ram_block1a245.PORTAADDR3
address_a[3] => ram_block1a246.PORTAADDR3
address_a[3] => ram_block1a247.PORTAADDR3
address_a[3] => ram_block1a248.PORTAADDR3
address_a[3] => ram_block1a249.PORTAADDR3
address_a[3] => ram_block1a250.PORTAADDR3
address_a[3] => ram_block1a251.PORTAADDR3
address_a[3] => ram_block1a252.PORTAADDR3
address_a[3] => ram_block1a253.PORTAADDR3
address_a[3] => ram_block1a254.PORTAADDR3
address_a[3] => ram_block1a255.PORTAADDR3
address_a[3] => ram_block1a256.PORTAADDR3
address_a[3] => ram_block1a257.PORTAADDR3
address_a[3] => ram_block1a258.PORTAADDR3
address_a[3] => ram_block1a259.PORTAADDR3
address_a[3] => ram_block1a260.PORTAADDR3
address_a[3] => ram_block1a261.PORTAADDR3
address_a[3] => ram_block1a262.PORTAADDR3
address_a[3] => ram_block1a263.PORTAADDR3
address_a[3] => ram_block1a264.PORTAADDR3
address_a[3] => ram_block1a265.PORTAADDR3
address_a[3] => ram_block1a266.PORTAADDR3
address_a[3] => ram_block1a267.PORTAADDR3
address_a[3] => ram_block1a268.PORTAADDR3
address_a[3] => ram_block1a269.PORTAADDR3
address_a[3] => ram_block1a270.PORTAADDR3
address_a[3] => ram_block1a271.PORTAADDR3
address_a[3] => ram_block1a272.PORTAADDR3
address_a[3] => ram_block1a273.PORTAADDR3
address_a[3] => ram_block1a274.PORTAADDR3
address_a[3] => ram_block1a275.PORTAADDR3
address_a[3] => ram_block1a276.PORTAADDR3
address_a[3] => ram_block1a277.PORTAADDR3
address_a[3] => ram_block1a278.PORTAADDR3
address_a[3] => ram_block1a279.PORTAADDR3
address_a[3] => ram_block1a280.PORTAADDR3
address_a[3] => ram_block1a281.PORTAADDR3
address_a[3] => ram_block1a282.PORTAADDR3
address_a[3] => ram_block1a283.PORTAADDR3
address_a[3] => ram_block1a284.PORTAADDR3
address_a[3] => ram_block1a285.PORTAADDR3
address_a[3] => ram_block1a286.PORTAADDR3
address_a[3] => ram_block1a287.PORTAADDR3
address_a[3] => ram_block1a288.PORTAADDR3
address_a[3] => ram_block1a289.PORTAADDR3
address_a[3] => ram_block1a290.PORTAADDR3
address_a[3] => ram_block1a291.PORTAADDR3
address_a[3] => ram_block1a292.PORTAADDR3
address_a[3] => ram_block1a293.PORTAADDR3
address_a[3] => ram_block1a294.PORTAADDR3
address_a[3] => ram_block1a295.PORTAADDR3
address_a[3] => ram_block1a296.PORTAADDR3
address_a[3] => ram_block1a297.PORTAADDR3
address_a[3] => ram_block1a298.PORTAADDR3
address_a[3] => ram_block1a299.PORTAADDR3
address_a[3] => ram_block1a300.PORTAADDR3
address_a[3] => ram_block1a301.PORTAADDR3
address_a[3] => ram_block1a302.PORTAADDR3
address_a[3] => ram_block1a303.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_a[4] => ram_block1a69.PORTAADDR4
address_a[4] => ram_block1a70.PORTAADDR4
address_a[4] => ram_block1a71.PORTAADDR4
address_a[4] => ram_block1a72.PORTAADDR4
address_a[4] => ram_block1a73.PORTAADDR4
address_a[4] => ram_block1a74.PORTAADDR4
address_a[4] => ram_block1a75.PORTAADDR4
address_a[4] => ram_block1a76.PORTAADDR4
address_a[4] => ram_block1a77.PORTAADDR4
address_a[4] => ram_block1a78.PORTAADDR4
address_a[4] => ram_block1a79.PORTAADDR4
address_a[4] => ram_block1a80.PORTAADDR4
address_a[4] => ram_block1a81.PORTAADDR4
address_a[4] => ram_block1a82.PORTAADDR4
address_a[4] => ram_block1a83.PORTAADDR4
address_a[4] => ram_block1a84.PORTAADDR4
address_a[4] => ram_block1a85.PORTAADDR4
address_a[4] => ram_block1a86.PORTAADDR4
address_a[4] => ram_block1a87.PORTAADDR4
address_a[4] => ram_block1a88.PORTAADDR4
address_a[4] => ram_block1a89.PORTAADDR4
address_a[4] => ram_block1a90.PORTAADDR4
address_a[4] => ram_block1a91.PORTAADDR4
address_a[4] => ram_block1a92.PORTAADDR4
address_a[4] => ram_block1a93.PORTAADDR4
address_a[4] => ram_block1a94.PORTAADDR4
address_a[4] => ram_block1a95.PORTAADDR4
address_a[4] => ram_block1a96.PORTAADDR4
address_a[4] => ram_block1a97.PORTAADDR4
address_a[4] => ram_block1a98.PORTAADDR4
address_a[4] => ram_block1a99.PORTAADDR4
address_a[4] => ram_block1a100.PORTAADDR4
address_a[4] => ram_block1a101.PORTAADDR4
address_a[4] => ram_block1a102.PORTAADDR4
address_a[4] => ram_block1a103.PORTAADDR4
address_a[4] => ram_block1a104.PORTAADDR4
address_a[4] => ram_block1a105.PORTAADDR4
address_a[4] => ram_block1a106.PORTAADDR4
address_a[4] => ram_block1a107.PORTAADDR4
address_a[4] => ram_block1a108.PORTAADDR4
address_a[4] => ram_block1a109.PORTAADDR4
address_a[4] => ram_block1a110.PORTAADDR4
address_a[4] => ram_block1a111.PORTAADDR4
address_a[4] => ram_block1a112.PORTAADDR4
address_a[4] => ram_block1a113.PORTAADDR4
address_a[4] => ram_block1a114.PORTAADDR4
address_a[4] => ram_block1a115.PORTAADDR4
address_a[4] => ram_block1a116.PORTAADDR4
address_a[4] => ram_block1a117.PORTAADDR4
address_a[4] => ram_block1a118.PORTAADDR4
address_a[4] => ram_block1a119.PORTAADDR4
address_a[4] => ram_block1a120.PORTAADDR4
address_a[4] => ram_block1a121.PORTAADDR4
address_a[4] => ram_block1a122.PORTAADDR4
address_a[4] => ram_block1a123.PORTAADDR4
address_a[4] => ram_block1a124.PORTAADDR4
address_a[4] => ram_block1a125.PORTAADDR4
address_a[4] => ram_block1a126.PORTAADDR4
address_a[4] => ram_block1a127.PORTAADDR4
address_a[4] => ram_block1a128.PORTAADDR4
address_a[4] => ram_block1a129.PORTAADDR4
address_a[4] => ram_block1a130.PORTAADDR4
address_a[4] => ram_block1a131.PORTAADDR4
address_a[4] => ram_block1a132.PORTAADDR4
address_a[4] => ram_block1a133.PORTAADDR4
address_a[4] => ram_block1a134.PORTAADDR4
address_a[4] => ram_block1a135.PORTAADDR4
address_a[4] => ram_block1a136.PORTAADDR4
address_a[4] => ram_block1a137.PORTAADDR4
address_a[4] => ram_block1a138.PORTAADDR4
address_a[4] => ram_block1a139.PORTAADDR4
address_a[4] => ram_block1a140.PORTAADDR4
address_a[4] => ram_block1a141.PORTAADDR4
address_a[4] => ram_block1a142.PORTAADDR4
address_a[4] => ram_block1a143.PORTAADDR4
address_a[4] => ram_block1a144.PORTAADDR4
address_a[4] => ram_block1a145.PORTAADDR4
address_a[4] => ram_block1a146.PORTAADDR4
address_a[4] => ram_block1a147.PORTAADDR4
address_a[4] => ram_block1a148.PORTAADDR4
address_a[4] => ram_block1a149.PORTAADDR4
address_a[4] => ram_block1a150.PORTAADDR4
address_a[4] => ram_block1a151.PORTAADDR4
address_a[4] => ram_block1a152.PORTAADDR4
address_a[4] => ram_block1a153.PORTAADDR4
address_a[4] => ram_block1a154.PORTAADDR4
address_a[4] => ram_block1a155.PORTAADDR4
address_a[4] => ram_block1a156.PORTAADDR4
address_a[4] => ram_block1a157.PORTAADDR4
address_a[4] => ram_block1a158.PORTAADDR4
address_a[4] => ram_block1a159.PORTAADDR4
address_a[4] => ram_block1a160.PORTAADDR4
address_a[4] => ram_block1a161.PORTAADDR4
address_a[4] => ram_block1a162.PORTAADDR4
address_a[4] => ram_block1a163.PORTAADDR4
address_a[4] => ram_block1a164.PORTAADDR4
address_a[4] => ram_block1a165.PORTAADDR4
address_a[4] => ram_block1a166.PORTAADDR4
address_a[4] => ram_block1a167.PORTAADDR4
address_a[4] => ram_block1a168.PORTAADDR4
address_a[4] => ram_block1a169.PORTAADDR4
address_a[4] => ram_block1a170.PORTAADDR4
address_a[4] => ram_block1a171.PORTAADDR4
address_a[4] => ram_block1a172.PORTAADDR4
address_a[4] => ram_block1a173.PORTAADDR4
address_a[4] => ram_block1a174.PORTAADDR4
address_a[4] => ram_block1a175.PORTAADDR4
address_a[4] => ram_block1a176.PORTAADDR4
address_a[4] => ram_block1a177.PORTAADDR4
address_a[4] => ram_block1a178.PORTAADDR4
address_a[4] => ram_block1a179.PORTAADDR4
address_a[4] => ram_block1a180.PORTAADDR4
address_a[4] => ram_block1a181.PORTAADDR4
address_a[4] => ram_block1a182.PORTAADDR4
address_a[4] => ram_block1a183.PORTAADDR4
address_a[4] => ram_block1a184.PORTAADDR4
address_a[4] => ram_block1a185.PORTAADDR4
address_a[4] => ram_block1a186.PORTAADDR4
address_a[4] => ram_block1a187.PORTAADDR4
address_a[4] => ram_block1a188.PORTAADDR4
address_a[4] => ram_block1a189.PORTAADDR4
address_a[4] => ram_block1a190.PORTAADDR4
address_a[4] => ram_block1a191.PORTAADDR4
address_a[4] => ram_block1a192.PORTAADDR4
address_a[4] => ram_block1a193.PORTAADDR4
address_a[4] => ram_block1a194.PORTAADDR4
address_a[4] => ram_block1a195.PORTAADDR4
address_a[4] => ram_block1a196.PORTAADDR4
address_a[4] => ram_block1a197.PORTAADDR4
address_a[4] => ram_block1a198.PORTAADDR4
address_a[4] => ram_block1a199.PORTAADDR4
address_a[4] => ram_block1a200.PORTAADDR4
address_a[4] => ram_block1a201.PORTAADDR4
address_a[4] => ram_block1a202.PORTAADDR4
address_a[4] => ram_block1a203.PORTAADDR4
address_a[4] => ram_block1a204.PORTAADDR4
address_a[4] => ram_block1a205.PORTAADDR4
address_a[4] => ram_block1a206.PORTAADDR4
address_a[4] => ram_block1a207.PORTAADDR4
address_a[4] => ram_block1a208.PORTAADDR4
address_a[4] => ram_block1a209.PORTAADDR4
address_a[4] => ram_block1a210.PORTAADDR4
address_a[4] => ram_block1a211.PORTAADDR4
address_a[4] => ram_block1a212.PORTAADDR4
address_a[4] => ram_block1a213.PORTAADDR4
address_a[4] => ram_block1a214.PORTAADDR4
address_a[4] => ram_block1a215.PORTAADDR4
address_a[4] => ram_block1a216.PORTAADDR4
address_a[4] => ram_block1a217.PORTAADDR4
address_a[4] => ram_block1a218.PORTAADDR4
address_a[4] => ram_block1a219.PORTAADDR4
address_a[4] => ram_block1a220.PORTAADDR4
address_a[4] => ram_block1a221.PORTAADDR4
address_a[4] => ram_block1a222.PORTAADDR4
address_a[4] => ram_block1a223.PORTAADDR4
address_a[4] => ram_block1a224.PORTAADDR4
address_a[4] => ram_block1a225.PORTAADDR4
address_a[4] => ram_block1a226.PORTAADDR4
address_a[4] => ram_block1a227.PORTAADDR4
address_a[4] => ram_block1a228.PORTAADDR4
address_a[4] => ram_block1a229.PORTAADDR4
address_a[4] => ram_block1a230.PORTAADDR4
address_a[4] => ram_block1a231.PORTAADDR4
address_a[4] => ram_block1a232.PORTAADDR4
address_a[4] => ram_block1a233.PORTAADDR4
address_a[4] => ram_block1a234.PORTAADDR4
address_a[4] => ram_block1a235.PORTAADDR4
address_a[4] => ram_block1a236.PORTAADDR4
address_a[4] => ram_block1a237.PORTAADDR4
address_a[4] => ram_block1a238.PORTAADDR4
address_a[4] => ram_block1a239.PORTAADDR4
address_a[4] => ram_block1a240.PORTAADDR4
address_a[4] => ram_block1a241.PORTAADDR4
address_a[4] => ram_block1a242.PORTAADDR4
address_a[4] => ram_block1a243.PORTAADDR4
address_a[4] => ram_block1a244.PORTAADDR4
address_a[4] => ram_block1a245.PORTAADDR4
address_a[4] => ram_block1a246.PORTAADDR4
address_a[4] => ram_block1a247.PORTAADDR4
address_a[4] => ram_block1a248.PORTAADDR4
address_a[4] => ram_block1a249.PORTAADDR4
address_a[4] => ram_block1a250.PORTAADDR4
address_a[4] => ram_block1a251.PORTAADDR4
address_a[4] => ram_block1a252.PORTAADDR4
address_a[4] => ram_block1a253.PORTAADDR4
address_a[4] => ram_block1a254.PORTAADDR4
address_a[4] => ram_block1a255.PORTAADDR4
address_a[4] => ram_block1a256.PORTAADDR4
address_a[4] => ram_block1a257.PORTAADDR4
address_a[4] => ram_block1a258.PORTAADDR4
address_a[4] => ram_block1a259.PORTAADDR4
address_a[4] => ram_block1a260.PORTAADDR4
address_a[4] => ram_block1a261.PORTAADDR4
address_a[4] => ram_block1a262.PORTAADDR4
address_a[4] => ram_block1a263.PORTAADDR4
address_a[4] => ram_block1a264.PORTAADDR4
address_a[4] => ram_block1a265.PORTAADDR4
address_a[4] => ram_block1a266.PORTAADDR4
address_a[4] => ram_block1a267.PORTAADDR4
address_a[4] => ram_block1a268.PORTAADDR4
address_a[4] => ram_block1a269.PORTAADDR4
address_a[4] => ram_block1a270.PORTAADDR4
address_a[4] => ram_block1a271.PORTAADDR4
address_a[4] => ram_block1a272.PORTAADDR4
address_a[4] => ram_block1a273.PORTAADDR4
address_a[4] => ram_block1a274.PORTAADDR4
address_a[4] => ram_block1a275.PORTAADDR4
address_a[4] => ram_block1a276.PORTAADDR4
address_a[4] => ram_block1a277.PORTAADDR4
address_a[4] => ram_block1a278.PORTAADDR4
address_a[4] => ram_block1a279.PORTAADDR4
address_a[4] => ram_block1a280.PORTAADDR4
address_a[4] => ram_block1a281.PORTAADDR4
address_a[4] => ram_block1a282.PORTAADDR4
address_a[4] => ram_block1a283.PORTAADDR4
address_a[4] => ram_block1a284.PORTAADDR4
address_a[4] => ram_block1a285.PORTAADDR4
address_a[4] => ram_block1a286.PORTAADDR4
address_a[4] => ram_block1a287.PORTAADDR4
address_a[4] => ram_block1a288.PORTAADDR4
address_a[4] => ram_block1a289.PORTAADDR4
address_a[4] => ram_block1a290.PORTAADDR4
address_a[4] => ram_block1a291.PORTAADDR4
address_a[4] => ram_block1a292.PORTAADDR4
address_a[4] => ram_block1a293.PORTAADDR4
address_a[4] => ram_block1a294.PORTAADDR4
address_a[4] => ram_block1a295.PORTAADDR4
address_a[4] => ram_block1a296.PORTAADDR4
address_a[4] => ram_block1a297.PORTAADDR4
address_a[4] => ram_block1a298.PORTAADDR4
address_a[4] => ram_block1a299.PORTAADDR4
address_a[4] => ram_block1a300.PORTAADDR4
address_a[4] => ram_block1a301.PORTAADDR4
address_a[4] => ram_block1a302.PORTAADDR4
address_a[4] => ram_block1a303.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[5] => ram_block1a66.PORTAADDR5
address_a[5] => ram_block1a67.PORTAADDR5
address_a[5] => ram_block1a68.PORTAADDR5
address_a[5] => ram_block1a69.PORTAADDR5
address_a[5] => ram_block1a70.PORTAADDR5
address_a[5] => ram_block1a71.PORTAADDR5
address_a[5] => ram_block1a72.PORTAADDR5
address_a[5] => ram_block1a73.PORTAADDR5
address_a[5] => ram_block1a74.PORTAADDR5
address_a[5] => ram_block1a75.PORTAADDR5
address_a[5] => ram_block1a76.PORTAADDR5
address_a[5] => ram_block1a77.PORTAADDR5
address_a[5] => ram_block1a78.PORTAADDR5
address_a[5] => ram_block1a79.PORTAADDR5
address_a[5] => ram_block1a80.PORTAADDR5
address_a[5] => ram_block1a81.PORTAADDR5
address_a[5] => ram_block1a82.PORTAADDR5
address_a[5] => ram_block1a83.PORTAADDR5
address_a[5] => ram_block1a84.PORTAADDR5
address_a[5] => ram_block1a85.PORTAADDR5
address_a[5] => ram_block1a86.PORTAADDR5
address_a[5] => ram_block1a87.PORTAADDR5
address_a[5] => ram_block1a88.PORTAADDR5
address_a[5] => ram_block1a89.PORTAADDR5
address_a[5] => ram_block1a90.PORTAADDR5
address_a[5] => ram_block1a91.PORTAADDR5
address_a[5] => ram_block1a92.PORTAADDR5
address_a[5] => ram_block1a93.PORTAADDR5
address_a[5] => ram_block1a94.PORTAADDR5
address_a[5] => ram_block1a95.PORTAADDR5
address_a[5] => ram_block1a96.PORTAADDR5
address_a[5] => ram_block1a97.PORTAADDR5
address_a[5] => ram_block1a98.PORTAADDR5
address_a[5] => ram_block1a99.PORTAADDR5
address_a[5] => ram_block1a100.PORTAADDR5
address_a[5] => ram_block1a101.PORTAADDR5
address_a[5] => ram_block1a102.PORTAADDR5
address_a[5] => ram_block1a103.PORTAADDR5
address_a[5] => ram_block1a104.PORTAADDR5
address_a[5] => ram_block1a105.PORTAADDR5
address_a[5] => ram_block1a106.PORTAADDR5
address_a[5] => ram_block1a107.PORTAADDR5
address_a[5] => ram_block1a108.PORTAADDR5
address_a[5] => ram_block1a109.PORTAADDR5
address_a[5] => ram_block1a110.PORTAADDR5
address_a[5] => ram_block1a111.PORTAADDR5
address_a[5] => ram_block1a112.PORTAADDR5
address_a[5] => ram_block1a113.PORTAADDR5
address_a[5] => ram_block1a114.PORTAADDR5
address_a[5] => ram_block1a115.PORTAADDR5
address_a[5] => ram_block1a116.PORTAADDR5
address_a[5] => ram_block1a117.PORTAADDR5
address_a[5] => ram_block1a118.PORTAADDR5
address_a[5] => ram_block1a119.PORTAADDR5
address_a[5] => ram_block1a120.PORTAADDR5
address_a[5] => ram_block1a121.PORTAADDR5
address_a[5] => ram_block1a122.PORTAADDR5
address_a[5] => ram_block1a123.PORTAADDR5
address_a[5] => ram_block1a124.PORTAADDR5
address_a[5] => ram_block1a125.PORTAADDR5
address_a[5] => ram_block1a126.PORTAADDR5
address_a[5] => ram_block1a127.PORTAADDR5
address_a[5] => ram_block1a128.PORTAADDR5
address_a[5] => ram_block1a129.PORTAADDR5
address_a[5] => ram_block1a130.PORTAADDR5
address_a[5] => ram_block1a131.PORTAADDR5
address_a[5] => ram_block1a132.PORTAADDR5
address_a[5] => ram_block1a133.PORTAADDR5
address_a[5] => ram_block1a134.PORTAADDR5
address_a[5] => ram_block1a135.PORTAADDR5
address_a[5] => ram_block1a136.PORTAADDR5
address_a[5] => ram_block1a137.PORTAADDR5
address_a[5] => ram_block1a138.PORTAADDR5
address_a[5] => ram_block1a139.PORTAADDR5
address_a[5] => ram_block1a140.PORTAADDR5
address_a[5] => ram_block1a141.PORTAADDR5
address_a[5] => ram_block1a142.PORTAADDR5
address_a[5] => ram_block1a143.PORTAADDR5
address_a[5] => ram_block1a144.PORTAADDR5
address_a[5] => ram_block1a145.PORTAADDR5
address_a[5] => ram_block1a146.PORTAADDR5
address_a[5] => ram_block1a147.PORTAADDR5
address_a[5] => ram_block1a148.PORTAADDR5
address_a[5] => ram_block1a149.PORTAADDR5
address_a[5] => ram_block1a150.PORTAADDR5
address_a[5] => ram_block1a151.PORTAADDR5
address_a[5] => ram_block1a152.PORTAADDR5
address_a[5] => ram_block1a153.PORTAADDR5
address_a[5] => ram_block1a154.PORTAADDR5
address_a[5] => ram_block1a155.PORTAADDR5
address_a[5] => ram_block1a156.PORTAADDR5
address_a[5] => ram_block1a157.PORTAADDR5
address_a[5] => ram_block1a158.PORTAADDR5
address_a[5] => ram_block1a159.PORTAADDR5
address_a[5] => ram_block1a160.PORTAADDR5
address_a[5] => ram_block1a161.PORTAADDR5
address_a[5] => ram_block1a162.PORTAADDR5
address_a[5] => ram_block1a163.PORTAADDR5
address_a[5] => ram_block1a164.PORTAADDR5
address_a[5] => ram_block1a165.PORTAADDR5
address_a[5] => ram_block1a166.PORTAADDR5
address_a[5] => ram_block1a167.PORTAADDR5
address_a[5] => ram_block1a168.PORTAADDR5
address_a[5] => ram_block1a169.PORTAADDR5
address_a[5] => ram_block1a170.PORTAADDR5
address_a[5] => ram_block1a171.PORTAADDR5
address_a[5] => ram_block1a172.PORTAADDR5
address_a[5] => ram_block1a173.PORTAADDR5
address_a[5] => ram_block1a174.PORTAADDR5
address_a[5] => ram_block1a175.PORTAADDR5
address_a[5] => ram_block1a176.PORTAADDR5
address_a[5] => ram_block1a177.PORTAADDR5
address_a[5] => ram_block1a178.PORTAADDR5
address_a[5] => ram_block1a179.PORTAADDR5
address_a[5] => ram_block1a180.PORTAADDR5
address_a[5] => ram_block1a181.PORTAADDR5
address_a[5] => ram_block1a182.PORTAADDR5
address_a[5] => ram_block1a183.PORTAADDR5
address_a[5] => ram_block1a184.PORTAADDR5
address_a[5] => ram_block1a185.PORTAADDR5
address_a[5] => ram_block1a186.PORTAADDR5
address_a[5] => ram_block1a187.PORTAADDR5
address_a[5] => ram_block1a188.PORTAADDR5
address_a[5] => ram_block1a189.PORTAADDR5
address_a[5] => ram_block1a190.PORTAADDR5
address_a[5] => ram_block1a191.PORTAADDR5
address_a[5] => ram_block1a192.PORTAADDR5
address_a[5] => ram_block1a193.PORTAADDR5
address_a[5] => ram_block1a194.PORTAADDR5
address_a[5] => ram_block1a195.PORTAADDR5
address_a[5] => ram_block1a196.PORTAADDR5
address_a[5] => ram_block1a197.PORTAADDR5
address_a[5] => ram_block1a198.PORTAADDR5
address_a[5] => ram_block1a199.PORTAADDR5
address_a[5] => ram_block1a200.PORTAADDR5
address_a[5] => ram_block1a201.PORTAADDR5
address_a[5] => ram_block1a202.PORTAADDR5
address_a[5] => ram_block1a203.PORTAADDR5
address_a[5] => ram_block1a204.PORTAADDR5
address_a[5] => ram_block1a205.PORTAADDR5
address_a[5] => ram_block1a206.PORTAADDR5
address_a[5] => ram_block1a207.PORTAADDR5
address_a[5] => ram_block1a208.PORTAADDR5
address_a[5] => ram_block1a209.PORTAADDR5
address_a[5] => ram_block1a210.PORTAADDR5
address_a[5] => ram_block1a211.PORTAADDR5
address_a[5] => ram_block1a212.PORTAADDR5
address_a[5] => ram_block1a213.PORTAADDR5
address_a[5] => ram_block1a214.PORTAADDR5
address_a[5] => ram_block1a215.PORTAADDR5
address_a[5] => ram_block1a216.PORTAADDR5
address_a[5] => ram_block1a217.PORTAADDR5
address_a[5] => ram_block1a218.PORTAADDR5
address_a[5] => ram_block1a219.PORTAADDR5
address_a[5] => ram_block1a220.PORTAADDR5
address_a[5] => ram_block1a221.PORTAADDR5
address_a[5] => ram_block1a222.PORTAADDR5
address_a[5] => ram_block1a223.PORTAADDR5
address_a[5] => ram_block1a224.PORTAADDR5
address_a[5] => ram_block1a225.PORTAADDR5
address_a[5] => ram_block1a226.PORTAADDR5
address_a[5] => ram_block1a227.PORTAADDR5
address_a[5] => ram_block1a228.PORTAADDR5
address_a[5] => ram_block1a229.PORTAADDR5
address_a[5] => ram_block1a230.PORTAADDR5
address_a[5] => ram_block1a231.PORTAADDR5
address_a[5] => ram_block1a232.PORTAADDR5
address_a[5] => ram_block1a233.PORTAADDR5
address_a[5] => ram_block1a234.PORTAADDR5
address_a[5] => ram_block1a235.PORTAADDR5
address_a[5] => ram_block1a236.PORTAADDR5
address_a[5] => ram_block1a237.PORTAADDR5
address_a[5] => ram_block1a238.PORTAADDR5
address_a[5] => ram_block1a239.PORTAADDR5
address_a[5] => ram_block1a240.PORTAADDR5
address_a[5] => ram_block1a241.PORTAADDR5
address_a[5] => ram_block1a242.PORTAADDR5
address_a[5] => ram_block1a243.PORTAADDR5
address_a[5] => ram_block1a244.PORTAADDR5
address_a[5] => ram_block1a245.PORTAADDR5
address_a[5] => ram_block1a246.PORTAADDR5
address_a[5] => ram_block1a247.PORTAADDR5
address_a[5] => ram_block1a248.PORTAADDR5
address_a[5] => ram_block1a249.PORTAADDR5
address_a[5] => ram_block1a250.PORTAADDR5
address_a[5] => ram_block1a251.PORTAADDR5
address_a[5] => ram_block1a252.PORTAADDR5
address_a[5] => ram_block1a253.PORTAADDR5
address_a[5] => ram_block1a254.PORTAADDR5
address_a[5] => ram_block1a255.PORTAADDR5
address_a[5] => ram_block1a256.PORTAADDR5
address_a[5] => ram_block1a257.PORTAADDR5
address_a[5] => ram_block1a258.PORTAADDR5
address_a[5] => ram_block1a259.PORTAADDR5
address_a[5] => ram_block1a260.PORTAADDR5
address_a[5] => ram_block1a261.PORTAADDR5
address_a[5] => ram_block1a262.PORTAADDR5
address_a[5] => ram_block1a263.PORTAADDR5
address_a[5] => ram_block1a264.PORTAADDR5
address_a[5] => ram_block1a265.PORTAADDR5
address_a[5] => ram_block1a266.PORTAADDR5
address_a[5] => ram_block1a267.PORTAADDR5
address_a[5] => ram_block1a268.PORTAADDR5
address_a[5] => ram_block1a269.PORTAADDR5
address_a[5] => ram_block1a270.PORTAADDR5
address_a[5] => ram_block1a271.PORTAADDR5
address_a[5] => ram_block1a272.PORTAADDR5
address_a[5] => ram_block1a273.PORTAADDR5
address_a[5] => ram_block1a274.PORTAADDR5
address_a[5] => ram_block1a275.PORTAADDR5
address_a[5] => ram_block1a276.PORTAADDR5
address_a[5] => ram_block1a277.PORTAADDR5
address_a[5] => ram_block1a278.PORTAADDR5
address_a[5] => ram_block1a279.PORTAADDR5
address_a[5] => ram_block1a280.PORTAADDR5
address_a[5] => ram_block1a281.PORTAADDR5
address_a[5] => ram_block1a282.PORTAADDR5
address_a[5] => ram_block1a283.PORTAADDR5
address_a[5] => ram_block1a284.PORTAADDR5
address_a[5] => ram_block1a285.PORTAADDR5
address_a[5] => ram_block1a286.PORTAADDR5
address_a[5] => ram_block1a287.PORTAADDR5
address_a[5] => ram_block1a288.PORTAADDR5
address_a[5] => ram_block1a289.PORTAADDR5
address_a[5] => ram_block1a290.PORTAADDR5
address_a[5] => ram_block1a291.PORTAADDR5
address_a[5] => ram_block1a292.PORTAADDR5
address_a[5] => ram_block1a293.PORTAADDR5
address_a[5] => ram_block1a294.PORTAADDR5
address_a[5] => ram_block1a295.PORTAADDR5
address_a[5] => ram_block1a296.PORTAADDR5
address_a[5] => ram_block1a297.PORTAADDR5
address_a[5] => ram_block1a298.PORTAADDR5
address_a[5] => ram_block1a299.PORTAADDR5
address_a[5] => ram_block1a300.PORTAADDR5
address_a[5] => ram_block1a301.PORTAADDR5
address_a[5] => ram_block1a302.PORTAADDR5
address_a[5] => ram_block1a303.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[6] => ram_block1a64.PORTAADDR6
address_a[6] => ram_block1a65.PORTAADDR6
address_a[6] => ram_block1a66.PORTAADDR6
address_a[6] => ram_block1a67.PORTAADDR6
address_a[6] => ram_block1a68.PORTAADDR6
address_a[6] => ram_block1a69.PORTAADDR6
address_a[6] => ram_block1a70.PORTAADDR6
address_a[6] => ram_block1a71.PORTAADDR6
address_a[6] => ram_block1a72.PORTAADDR6
address_a[6] => ram_block1a73.PORTAADDR6
address_a[6] => ram_block1a74.PORTAADDR6
address_a[6] => ram_block1a75.PORTAADDR6
address_a[6] => ram_block1a76.PORTAADDR6
address_a[6] => ram_block1a77.PORTAADDR6
address_a[6] => ram_block1a78.PORTAADDR6
address_a[6] => ram_block1a79.PORTAADDR6
address_a[6] => ram_block1a80.PORTAADDR6
address_a[6] => ram_block1a81.PORTAADDR6
address_a[6] => ram_block1a82.PORTAADDR6
address_a[6] => ram_block1a83.PORTAADDR6
address_a[6] => ram_block1a84.PORTAADDR6
address_a[6] => ram_block1a85.PORTAADDR6
address_a[6] => ram_block1a86.PORTAADDR6
address_a[6] => ram_block1a87.PORTAADDR6
address_a[6] => ram_block1a88.PORTAADDR6
address_a[6] => ram_block1a89.PORTAADDR6
address_a[6] => ram_block1a90.PORTAADDR6
address_a[6] => ram_block1a91.PORTAADDR6
address_a[6] => ram_block1a92.PORTAADDR6
address_a[6] => ram_block1a93.PORTAADDR6
address_a[6] => ram_block1a94.PORTAADDR6
address_a[6] => ram_block1a95.PORTAADDR6
address_a[6] => ram_block1a96.PORTAADDR6
address_a[6] => ram_block1a97.PORTAADDR6
address_a[6] => ram_block1a98.PORTAADDR6
address_a[6] => ram_block1a99.PORTAADDR6
address_a[6] => ram_block1a100.PORTAADDR6
address_a[6] => ram_block1a101.PORTAADDR6
address_a[6] => ram_block1a102.PORTAADDR6
address_a[6] => ram_block1a103.PORTAADDR6
address_a[6] => ram_block1a104.PORTAADDR6
address_a[6] => ram_block1a105.PORTAADDR6
address_a[6] => ram_block1a106.PORTAADDR6
address_a[6] => ram_block1a107.PORTAADDR6
address_a[6] => ram_block1a108.PORTAADDR6
address_a[6] => ram_block1a109.PORTAADDR6
address_a[6] => ram_block1a110.PORTAADDR6
address_a[6] => ram_block1a111.PORTAADDR6
address_a[6] => ram_block1a112.PORTAADDR6
address_a[6] => ram_block1a113.PORTAADDR6
address_a[6] => ram_block1a114.PORTAADDR6
address_a[6] => ram_block1a115.PORTAADDR6
address_a[6] => ram_block1a116.PORTAADDR6
address_a[6] => ram_block1a117.PORTAADDR6
address_a[6] => ram_block1a118.PORTAADDR6
address_a[6] => ram_block1a119.PORTAADDR6
address_a[6] => ram_block1a120.PORTAADDR6
address_a[6] => ram_block1a121.PORTAADDR6
address_a[6] => ram_block1a122.PORTAADDR6
address_a[6] => ram_block1a123.PORTAADDR6
address_a[6] => ram_block1a124.PORTAADDR6
address_a[6] => ram_block1a125.PORTAADDR6
address_a[6] => ram_block1a126.PORTAADDR6
address_a[6] => ram_block1a127.PORTAADDR6
address_a[6] => ram_block1a128.PORTAADDR6
address_a[6] => ram_block1a129.PORTAADDR6
address_a[6] => ram_block1a130.PORTAADDR6
address_a[6] => ram_block1a131.PORTAADDR6
address_a[6] => ram_block1a132.PORTAADDR6
address_a[6] => ram_block1a133.PORTAADDR6
address_a[6] => ram_block1a134.PORTAADDR6
address_a[6] => ram_block1a135.PORTAADDR6
address_a[6] => ram_block1a136.PORTAADDR6
address_a[6] => ram_block1a137.PORTAADDR6
address_a[6] => ram_block1a138.PORTAADDR6
address_a[6] => ram_block1a139.PORTAADDR6
address_a[6] => ram_block1a140.PORTAADDR6
address_a[6] => ram_block1a141.PORTAADDR6
address_a[6] => ram_block1a142.PORTAADDR6
address_a[6] => ram_block1a143.PORTAADDR6
address_a[6] => ram_block1a144.PORTAADDR6
address_a[6] => ram_block1a145.PORTAADDR6
address_a[6] => ram_block1a146.PORTAADDR6
address_a[6] => ram_block1a147.PORTAADDR6
address_a[6] => ram_block1a148.PORTAADDR6
address_a[6] => ram_block1a149.PORTAADDR6
address_a[6] => ram_block1a150.PORTAADDR6
address_a[6] => ram_block1a151.PORTAADDR6
address_a[6] => ram_block1a152.PORTAADDR6
address_a[6] => ram_block1a153.PORTAADDR6
address_a[6] => ram_block1a154.PORTAADDR6
address_a[6] => ram_block1a155.PORTAADDR6
address_a[6] => ram_block1a156.PORTAADDR6
address_a[6] => ram_block1a157.PORTAADDR6
address_a[6] => ram_block1a158.PORTAADDR6
address_a[6] => ram_block1a159.PORTAADDR6
address_a[6] => ram_block1a160.PORTAADDR6
address_a[6] => ram_block1a161.PORTAADDR6
address_a[6] => ram_block1a162.PORTAADDR6
address_a[6] => ram_block1a163.PORTAADDR6
address_a[6] => ram_block1a164.PORTAADDR6
address_a[6] => ram_block1a165.PORTAADDR6
address_a[6] => ram_block1a166.PORTAADDR6
address_a[6] => ram_block1a167.PORTAADDR6
address_a[6] => ram_block1a168.PORTAADDR6
address_a[6] => ram_block1a169.PORTAADDR6
address_a[6] => ram_block1a170.PORTAADDR6
address_a[6] => ram_block1a171.PORTAADDR6
address_a[6] => ram_block1a172.PORTAADDR6
address_a[6] => ram_block1a173.PORTAADDR6
address_a[6] => ram_block1a174.PORTAADDR6
address_a[6] => ram_block1a175.PORTAADDR6
address_a[6] => ram_block1a176.PORTAADDR6
address_a[6] => ram_block1a177.PORTAADDR6
address_a[6] => ram_block1a178.PORTAADDR6
address_a[6] => ram_block1a179.PORTAADDR6
address_a[6] => ram_block1a180.PORTAADDR6
address_a[6] => ram_block1a181.PORTAADDR6
address_a[6] => ram_block1a182.PORTAADDR6
address_a[6] => ram_block1a183.PORTAADDR6
address_a[6] => ram_block1a184.PORTAADDR6
address_a[6] => ram_block1a185.PORTAADDR6
address_a[6] => ram_block1a186.PORTAADDR6
address_a[6] => ram_block1a187.PORTAADDR6
address_a[6] => ram_block1a188.PORTAADDR6
address_a[6] => ram_block1a189.PORTAADDR6
address_a[6] => ram_block1a190.PORTAADDR6
address_a[6] => ram_block1a191.PORTAADDR6
address_a[6] => ram_block1a192.PORTAADDR6
address_a[6] => ram_block1a193.PORTAADDR6
address_a[6] => ram_block1a194.PORTAADDR6
address_a[6] => ram_block1a195.PORTAADDR6
address_a[6] => ram_block1a196.PORTAADDR6
address_a[6] => ram_block1a197.PORTAADDR6
address_a[6] => ram_block1a198.PORTAADDR6
address_a[6] => ram_block1a199.PORTAADDR6
address_a[6] => ram_block1a200.PORTAADDR6
address_a[6] => ram_block1a201.PORTAADDR6
address_a[6] => ram_block1a202.PORTAADDR6
address_a[6] => ram_block1a203.PORTAADDR6
address_a[6] => ram_block1a204.PORTAADDR6
address_a[6] => ram_block1a205.PORTAADDR6
address_a[6] => ram_block1a206.PORTAADDR6
address_a[6] => ram_block1a207.PORTAADDR6
address_a[6] => ram_block1a208.PORTAADDR6
address_a[6] => ram_block1a209.PORTAADDR6
address_a[6] => ram_block1a210.PORTAADDR6
address_a[6] => ram_block1a211.PORTAADDR6
address_a[6] => ram_block1a212.PORTAADDR6
address_a[6] => ram_block1a213.PORTAADDR6
address_a[6] => ram_block1a214.PORTAADDR6
address_a[6] => ram_block1a215.PORTAADDR6
address_a[6] => ram_block1a216.PORTAADDR6
address_a[6] => ram_block1a217.PORTAADDR6
address_a[6] => ram_block1a218.PORTAADDR6
address_a[6] => ram_block1a219.PORTAADDR6
address_a[6] => ram_block1a220.PORTAADDR6
address_a[6] => ram_block1a221.PORTAADDR6
address_a[6] => ram_block1a222.PORTAADDR6
address_a[6] => ram_block1a223.PORTAADDR6
address_a[6] => ram_block1a224.PORTAADDR6
address_a[6] => ram_block1a225.PORTAADDR6
address_a[6] => ram_block1a226.PORTAADDR6
address_a[6] => ram_block1a227.PORTAADDR6
address_a[6] => ram_block1a228.PORTAADDR6
address_a[6] => ram_block1a229.PORTAADDR6
address_a[6] => ram_block1a230.PORTAADDR6
address_a[6] => ram_block1a231.PORTAADDR6
address_a[6] => ram_block1a232.PORTAADDR6
address_a[6] => ram_block1a233.PORTAADDR6
address_a[6] => ram_block1a234.PORTAADDR6
address_a[6] => ram_block1a235.PORTAADDR6
address_a[6] => ram_block1a236.PORTAADDR6
address_a[6] => ram_block1a237.PORTAADDR6
address_a[6] => ram_block1a238.PORTAADDR6
address_a[6] => ram_block1a239.PORTAADDR6
address_a[6] => ram_block1a240.PORTAADDR6
address_a[6] => ram_block1a241.PORTAADDR6
address_a[6] => ram_block1a242.PORTAADDR6
address_a[6] => ram_block1a243.PORTAADDR6
address_a[6] => ram_block1a244.PORTAADDR6
address_a[6] => ram_block1a245.PORTAADDR6
address_a[6] => ram_block1a246.PORTAADDR6
address_a[6] => ram_block1a247.PORTAADDR6
address_a[6] => ram_block1a248.PORTAADDR6
address_a[6] => ram_block1a249.PORTAADDR6
address_a[6] => ram_block1a250.PORTAADDR6
address_a[6] => ram_block1a251.PORTAADDR6
address_a[6] => ram_block1a252.PORTAADDR6
address_a[6] => ram_block1a253.PORTAADDR6
address_a[6] => ram_block1a254.PORTAADDR6
address_a[6] => ram_block1a255.PORTAADDR6
address_a[6] => ram_block1a256.PORTAADDR6
address_a[6] => ram_block1a257.PORTAADDR6
address_a[6] => ram_block1a258.PORTAADDR6
address_a[6] => ram_block1a259.PORTAADDR6
address_a[6] => ram_block1a260.PORTAADDR6
address_a[6] => ram_block1a261.PORTAADDR6
address_a[6] => ram_block1a262.PORTAADDR6
address_a[6] => ram_block1a263.PORTAADDR6
address_a[6] => ram_block1a264.PORTAADDR6
address_a[6] => ram_block1a265.PORTAADDR6
address_a[6] => ram_block1a266.PORTAADDR6
address_a[6] => ram_block1a267.PORTAADDR6
address_a[6] => ram_block1a268.PORTAADDR6
address_a[6] => ram_block1a269.PORTAADDR6
address_a[6] => ram_block1a270.PORTAADDR6
address_a[6] => ram_block1a271.PORTAADDR6
address_a[6] => ram_block1a272.PORTAADDR6
address_a[6] => ram_block1a273.PORTAADDR6
address_a[6] => ram_block1a274.PORTAADDR6
address_a[6] => ram_block1a275.PORTAADDR6
address_a[6] => ram_block1a276.PORTAADDR6
address_a[6] => ram_block1a277.PORTAADDR6
address_a[6] => ram_block1a278.PORTAADDR6
address_a[6] => ram_block1a279.PORTAADDR6
address_a[6] => ram_block1a280.PORTAADDR6
address_a[6] => ram_block1a281.PORTAADDR6
address_a[6] => ram_block1a282.PORTAADDR6
address_a[6] => ram_block1a283.PORTAADDR6
address_a[6] => ram_block1a284.PORTAADDR6
address_a[6] => ram_block1a285.PORTAADDR6
address_a[6] => ram_block1a286.PORTAADDR6
address_a[6] => ram_block1a287.PORTAADDR6
address_a[6] => ram_block1a288.PORTAADDR6
address_a[6] => ram_block1a289.PORTAADDR6
address_a[6] => ram_block1a290.PORTAADDR6
address_a[6] => ram_block1a291.PORTAADDR6
address_a[6] => ram_block1a292.PORTAADDR6
address_a[6] => ram_block1a293.PORTAADDR6
address_a[6] => ram_block1a294.PORTAADDR6
address_a[6] => ram_block1a295.PORTAADDR6
address_a[6] => ram_block1a296.PORTAADDR6
address_a[6] => ram_block1a297.PORTAADDR6
address_a[6] => ram_block1a298.PORTAADDR6
address_a[6] => ram_block1a299.PORTAADDR6
address_a[6] => ram_block1a300.PORTAADDR6
address_a[6] => ram_block1a301.PORTAADDR6
address_a[6] => ram_block1a302.PORTAADDR6
address_a[6] => ram_block1a303.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[7] => ram_block1a64.PORTAADDR7
address_a[7] => ram_block1a65.PORTAADDR7
address_a[7] => ram_block1a66.PORTAADDR7
address_a[7] => ram_block1a67.PORTAADDR7
address_a[7] => ram_block1a68.PORTAADDR7
address_a[7] => ram_block1a69.PORTAADDR7
address_a[7] => ram_block1a70.PORTAADDR7
address_a[7] => ram_block1a71.PORTAADDR7
address_a[7] => ram_block1a72.PORTAADDR7
address_a[7] => ram_block1a73.PORTAADDR7
address_a[7] => ram_block1a74.PORTAADDR7
address_a[7] => ram_block1a75.PORTAADDR7
address_a[7] => ram_block1a76.PORTAADDR7
address_a[7] => ram_block1a77.PORTAADDR7
address_a[7] => ram_block1a78.PORTAADDR7
address_a[7] => ram_block1a79.PORTAADDR7
address_a[7] => ram_block1a80.PORTAADDR7
address_a[7] => ram_block1a81.PORTAADDR7
address_a[7] => ram_block1a82.PORTAADDR7
address_a[7] => ram_block1a83.PORTAADDR7
address_a[7] => ram_block1a84.PORTAADDR7
address_a[7] => ram_block1a85.PORTAADDR7
address_a[7] => ram_block1a86.PORTAADDR7
address_a[7] => ram_block1a87.PORTAADDR7
address_a[7] => ram_block1a88.PORTAADDR7
address_a[7] => ram_block1a89.PORTAADDR7
address_a[7] => ram_block1a90.PORTAADDR7
address_a[7] => ram_block1a91.PORTAADDR7
address_a[7] => ram_block1a92.PORTAADDR7
address_a[7] => ram_block1a93.PORTAADDR7
address_a[7] => ram_block1a94.PORTAADDR7
address_a[7] => ram_block1a95.PORTAADDR7
address_a[7] => ram_block1a96.PORTAADDR7
address_a[7] => ram_block1a97.PORTAADDR7
address_a[7] => ram_block1a98.PORTAADDR7
address_a[7] => ram_block1a99.PORTAADDR7
address_a[7] => ram_block1a100.PORTAADDR7
address_a[7] => ram_block1a101.PORTAADDR7
address_a[7] => ram_block1a102.PORTAADDR7
address_a[7] => ram_block1a103.PORTAADDR7
address_a[7] => ram_block1a104.PORTAADDR7
address_a[7] => ram_block1a105.PORTAADDR7
address_a[7] => ram_block1a106.PORTAADDR7
address_a[7] => ram_block1a107.PORTAADDR7
address_a[7] => ram_block1a108.PORTAADDR7
address_a[7] => ram_block1a109.PORTAADDR7
address_a[7] => ram_block1a110.PORTAADDR7
address_a[7] => ram_block1a111.PORTAADDR7
address_a[7] => ram_block1a112.PORTAADDR7
address_a[7] => ram_block1a113.PORTAADDR7
address_a[7] => ram_block1a114.PORTAADDR7
address_a[7] => ram_block1a115.PORTAADDR7
address_a[7] => ram_block1a116.PORTAADDR7
address_a[7] => ram_block1a117.PORTAADDR7
address_a[7] => ram_block1a118.PORTAADDR7
address_a[7] => ram_block1a119.PORTAADDR7
address_a[7] => ram_block1a120.PORTAADDR7
address_a[7] => ram_block1a121.PORTAADDR7
address_a[7] => ram_block1a122.PORTAADDR7
address_a[7] => ram_block1a123.PORTAADDR7
address_a[7] => ram_block1a124.PORTAADDR7
address_a[7] => ram_block1a125.PORTAADDR7
address_a[7] => ram_block1a126.PORTAADDR7
address_a[7] => ram_block1a127.PORTAADDR7
address_a[7] => ram_block1a128.PORTAADDR7
address_a[7] => ram_block1a129.PORTAADDR7
address_a[7] => ram_block1a130.PORTAADDR7
address_a[7] => ram_block1a131.PORTAADDR7
address_a[7] => ram_block1a132.PORTAADDR7
address_a[7] => ram_block1a133.PORTAADDR7
address_a[7] => ram_block1a134.PORTAADDR7
address_a[7] => ram_block1a135.PORTAADDR7
address_a[7] => ram_block1a136.PORTAADDR7
address_a[7] => ram_block1a137.PORTAADDR7
address_a[7] => ram_block1a138.PORTAADDR7
address_a[7] => ram_block1a139.PORTAADDR7
address_a[7] => ram_block1a140.PORTAADDR7
address_a[7] => ram_block1a141.PORTAADDR7
address_a[7] => ram_block1a142.PORTAADDR7
address_a[7] => ram_block1a143.PORTAADDR7
address_a[7] => ram_block1a144.PORTAADDR7
address_a[7] => ram_block1a145.PORTAADDR7
address_a[7] => ram_block1a146.PORTAADDR7
address_a[7] => ram_block1a147.PORTAADDR7
address_a[7] => ram_block1a148.PORTAADDR7
address_a[7] => ram_block1a149.PORTAADDR7
address_a[7] => ram_block1a150.PORTAADDR7
address_a[7] => ram_block1a151.PORTAADDR7
address_a[7] => ram_block1a152.PORTAADDR7
address_a[7] => ram_block1a153.PORTAADDR7
address_a[7] => ram_block1a154.PORTAADDR7
address_a[7] => ram_block1a155.PORTAADDR7
address_a[7] => ram_block1a156.PORTAADDR7
address_a[7] => ram_block1a157.PORTAADDR7
address_a[7] => ram_block1a158.PORTAADDR7
address_a[7] => ram_block1a159.PORTAADDR7
address_a[7] => ram_block1a160.PORTAADDR7
address_a[7] => ram_block1a161.PORTAADDR7
address_a[7] => ram_block1a162.PORTAADDR7
address_a[7] => ram_block1a163.PORTAADDR7
address_a[7] => ram_block1a164.PORTAADDR7
address_a[7] => ram_block1a165.PORTAADDR7
address_a[7] => ram_block1a166.PORTAADDR7
address_a[7] => ram_block1a167.PORTAADDR7
address_a[7] => ram_block1a168.PORTAADDR7
address_a[7] => ram_block1a169.PORTAADDR7
address_a[7] => ram_block1a170.PORTAADDR7
address_a[7] => ram_block1a171.PORTAADDR7
address_a[7] => ram_block1a172.PORTAADDR7
address_a[7] => ram_block1a173.PORTAADDR7
address_a[7] => ram_block1a174.PORTAADDR7
address_a[7] => ram_block1a175.PORTAADDR7
address_a[7] => ram_block1a176.PORTAADDR7
address_a[7] => ram_block1a177.PORTAADDR7
address_a[7] => ram_block1a178.PORTAADDR7
address_a[7] => ram_block1a179.PORTAADDR7
address_a[7] => ram_block1a180.PORTAADDR7
address_a[7] => ram_block1a181.PORTAADDR7
address_a[7] => ram_block1a182.PORTAADDR7
address_a[7] => ram_block1a183.PORTAADDR7
address_a[7] => ram_block1a184.PORTAADDR7
address_a[7] => ram_block1a185.PORTAADDR7
address_a[7] => ram_block1a186.PORTAADDR7
address_a[7] => ram_block1a187.PORTAADDR7
address_a[7] => ram_block1a188.PORTAADDR7
address_a[7] => ram_block1a189.PORTAADDR7
address_a[7] => ram_block1a190.PORTAADDR7
address_a[7] => ram_block1a191.PORTAADDR7
address_a[7] => ram_block1a192.PORTAADDR7
address_a[7] => ram_block1a193.PORTAADDR7
address_a[7] => ram_block1a194.PORTAADDR7
address_a[7] => ram_block1a195.PORTAADDR7
address_a[7] => ram_block1a196.PORTAADDR7
address_a[7] => ram_block1a197.PORTAADDR7
address_a[7] => ram_block1a198.PORTAADDR7
address_a[7] => ram_block1a199.PORTAADDR7
address_a[7] => ram_block1a200.PORTAADDR7
address_a[7] => ram_block1a201.PORTAADDR7
address_a[7] => ram_block1a202.PORTAADDR7
address_a[7] => ram_block1a203.PORTAADDR7
address_a[7] => ram_block1a204.PORTAADDR7
address_a[7] => ram_block1a205.PORTAADDR7
address_a[7] => ram_block1a206.PORTAADDR7
address_a[7] => ram_block1a207.PORTAADDR7
address_a[7] => ram_block1a208.PORTAADDR7
address_a[7] => ram_block1a209.PORTAADDR7
address_a[7] => ram_block1a210.PORTAADDR7
address_a[7] => ram_block1a211.PORTAADDR7
address_a[7] => ram_block1a212.PORTAADDR7
address_a[7] => ram_block1a213.PORTAADDR7
address_a[7] => ram_block1a214.PORTAADDR7
address_a[7] => ram_block1a215.PORTAADDR7
address_a[7] => ram_block1a216.PORTAADDR7
address_a[7] => ram_block1a217.PORTAADDR7
address_a[7] => ram_block1a218.PORTAADDR7
address_a[7] => ram_block1a219.PORTAADDR7
address_a[7] => ram_block1a220.PORTAADDR7
address_a[7] => ram_block1a221.PORTAADDR7
address_a[7] => ram_block1a222.PORTAADDR7
address_a[7] => ram_block1a223.PORTAADDR7
address_a[7] => ram_block1a224.PORTAADDR7
address_a[7] => ram_block1a225.PORTAADDR7
address_a[7] => ram_block1a226.PORTAADDR7
address_a[7] => ram_block1a227.PORTAADDR7
address_a[7] => ram_block1a228.PORTAADDR7
address_a[7] => ram_block1a229.PORTAADDR7
address_a[7] => ram_block1a230.PORTAADDR7
address_a[7] => ram_block1a231.PORTAADDR7
address_a[7] => ram_block1a232.PORTAADDR7
address_a[7] => ram_block1a233.PORTAADDR7
address_a[7] => ram_block1a234.PORTAADDR7
address_a[7] => ram_block1a235.PORTAADDR7
address_a[7] => ram_block1a236.PORTAADDR7
address_a[7] => ram_block1a237.PORTAADDR7
address_a[7] => ram_block1a238.PORTAADDR7
address_a[7] => ram_block1a239.PORTAADDR7
address_a[7] => ram_block1a240.PORTAADDR7
address_a[7] => ram_block1a241.PORTAADDR7
address_a[7] => ram_block1a242.PORTAADDR7
address_a[7] => ram_block1a243.PORTAADDR7
address_a[7] => ram_block1a244.PORTAADDR7
address_a[7] => ram_block1a245.PORTAADDR7
address_a[7] => ram_block1a246.PORTAADDR7
address_a[7] => ram_block1a247.PORTAADDR7
address_a[7] => ram_block1a248.PORTAADDR7
address_a[7] => ram_block1a249.PORTAADDR7
address_a[7] => ram_block1a250.PORTAADDR7
address_a[7] => ram_block1a251.PORTAADDR7
address_a[7] => ram_block1a252.PORTAADDR7
address_a[7] => ram_block1a253.PORTAADDR7
address_a[7] => ram_block1a254.PORTAADDR7
address_a[7] => ram_block1a255.PORTAADDR7
address_a[7] => ram_block1a256.PORTAADDR7
address_a[7] => ram_block1a257.PORTAADDR7
address_a[7] => ram_block1a258.PORTAADDR7
address_a[7] => ram_block1a259.PORTAADDR7
address_a[7] => ram_block1a260.PORTAADDR7
address_a[7] => ram_block1a261.PORTAADDR7
address_a[7] => ram_block1a262.PORTAADDR7
address_a[7] => ram_block1a263.PORTAADDR7
address_a[7] => ram_block1a264.PORTAADDR7
address_a[7] => ram_block1a265.PORTAADDR7
address_a[7] => ram_block1a266.PORTAADDR7
address_a[7] => ram_block1a267.PORTAADDR7
address_a[7] => ram_block1a268.PORTAADDR7
address_a[7] => ram_block1a269.PORTAADDR7
address_a[7] => ram_block1a270.PORTAADDR7
address_a[7] => ram_block1a271.PORTAADDR7
address_a[7] => ram_block1a272.PORTAADDR7
address_a[7] => ram_block1a273.PORTAADDR7
address_a[7] => ram_block1a274.PORTAADDR7
address_a[7] => ram_block1a275.PORTAADDR7
address_a[7] => ram_block1a276.PORTAADDR7
address_a[7] => ram_block1a277.PORTAADDR7
address_a[7] => ram_block1a278.PORTAADDR7
address_a[7] => ram_block1a279.PORTAADDR7
address_a[7] => ram_block1a280.PORTAADDR7
address_a[7] => ram_block1a281.PORTAADDR7
address_a[7] => ram_block1a282.PORTAADDR7
address_a[7] => ram_block1a283.PORTAADDR7
address_a[7] => ram_block1a284.PORTAADDR7
address_a[7] => ram_block1a285.PORTAADDR7
address_a[7] => ram_block1a286.PORTAADDR7
address_a[7] => ram_block1a287.PORTAADDR7
address_a[7] => ram_block1a288.PORTAADDR7
address_a[7] => ram_block1a289.PORTAADDR7
address_a[7] => ram_block1a290.PORTAADDR7
address_a[7] => ram_block1a291.PORTAADDR7
address_a[7] => ram_block1a292.PORTAADDR7
address_a[7] => ram_block1a293.PORTAADDR7
address_a[7] => ram_block1a294.PORTAADDR7
address_a[7] => ram_block1a295.PORTAADDR7
address_a[7] => ram_block1a296.PORTAADDR7
address_a[7] => ram_block1a297.PORTAADDR7
address_a[7] => ram_block1a298.PORTAADDR7
address_a[7] => ram_block1a299.PORTAADDR7
address_a[7] => ram_block1a300.PORTAADDR7
address_a[7] => ram_block1a301.PORTAADDR7
address_a[7] => ram_block1a302.PORTAADDR7
address_a[7] => ram_block1a303.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[8] => ram_block1a64.PORTAADDR8
address_a[8] => ram_block1a65.PORTAADDR8
address_a[8] => ram_block1a66.PORTAADDR8
address_a[8] => ram_block1a67.PORTAADDR8
address_a[8] => ram_block1a68.PORTAADDR8
address_a[8] => ram_block1a69.PORTAADDR8
address_a[8] => ram_block1a70.PORTAADDR8
address_a[8] => ram_block1a71.PORTAADDR8
address_a[8] => ram_block1a72.PORTAADDR8
address_a[8] => ram_block1a73.PORTAADDR8
address_a[8] => ram_block1a74.PORTAADDR8
address_a[8] => ram_block1a75.PORTAADDR8
address_a[8] => ram_block1a76.PORTAADDR8
address_a[8] => ram_block1a77.PORTAADDR8
address_a[8] => ram_block1a78.PORTAADDR8
address_a[8] => ram_block1a79.PORTAADDR8
address_a[8] => ram_block1a80.PORTAADDR8
address_a[8] => ram_block1a81.PORTAADDR8
address_a[8] => ram_block1a82.PORTAADDR8
address_a[8] => ram_block1a83.PORTAADDR8
address_a[8] => ram_block1a84.PORTAADDR8
address_a[8] => ram_block1a85.PORTAADDR8
address_a[8] => ram_block1a86.PORTAADDR8
address_a[8] => ram_block1a87.PORTAADDR8
address_a[8] => ram_block1a88.PORTAADDR8
address_a[8] => ram_block1a89.PORTAADDR8
address_a[8] => ram_block1a90.PORTAADDR8
address_a[8] => ram_block1a91.PORTAADDR8
address_a[8] => ram_block1a92.PORTAADDR8
address_a[8] => ram_block1a93.PORTAADDR8
address_a[8] => ram_block1a94.PORTAADDR8
address_a[8] => ram_block1a95.PORTAADDR8
address_a[8] => ram_block1a96.PORTAADDR8
address_a[8] => ram_block1a97.PORTAADDR8
address_a[8] => ram_block1a98.PORTAADDR8
address_a[8] => ram_block1a99.PORTAADDR8
address_a[8] => ram_block1a100.PORTAADDR8
address_a[8] => ram_block1a101.PORTAADDR8
address_a[8] => ram_block1a102.PORTAADDR8
address_a[8] => ram_block1a103.PORTAADDR8
address_a[8] => ram_block1a104.PORTAADDR8
address_a[8] => ram_block1a105.PORTAADDR8
address_a[8] => ram_block1a106.PORTAADDR8
address_a[8] => ram_block1a107.PORTAADDR8
address_a[8] => ram_block1a108.PORTAADDR8
address_a[8] => ram_block1a109.PORTAADDR8
address_a[8] => ram_block1a110.PORTAADDR8
address_a[8] => ram_block1a111.PORTAADDR8
address_a[8] => ram_block1a112.PORTAADDR8
address_a[8] => ram_block1a113.PORTAADDR8
address_a[8] => ram_block1a114.PORTAADDR8
address_a[8] => ram_block1a115.PORTAADDR8
address_a[8] => ram_block1a116.PORTAADDR8
address_a[8] => ram_block1a117.PORTAADDR8
address_a[8] => ram_block1a118.PORTAADDR8
address_a[8] => ram_block1a119.PORTAADDR8
address_a[8] => ram_block1a120.PORTAADDR8
address_a[8] => ram_block1a121.PORTAADDR8
address_a[8] => ram_block1a122.PORTAADDR8
address_a[8] => ram_block1a123.PORTAADDR8
address_a[8] => ram_block1a124.PORTAADDR8
address_a[8] => ram_block1a125.PORTAADDR8
address_a[8] => ram_block1a126.PORTAADDR8
address_a[8] => ram_block1a127.PORTAADDR8
address_a[8] => ram_block1a128.PORTAADDR8
address_a[8] => ram_block1a129.PORTAADDR8
address_a[8] => ram_block1a130.PORTAADDR8
address_a[8] => ram_block1a131.PORTAADDR8
address_a[8] => ram_block1a132.PORTAADDR8
address_a[8] => ram_block1a133.PORTAADDR8
address_a[8] => ram_block1a134.PORTAADDR8
address_a[8] => ram_block1a135.PORTAADDR8
address_a[8] => ram_block1a136.PORTAADDR8
address_a[8] => ram_block1a137.PORTAADDR8
address_a[8] => ram_block1a138.PORTAADDR8
address_a[8] => ram_block1a139.PORTAADDR8
address_a[8] => ram_block1a140.PORTAADDR8
address_a[8] => ram_block1a141.PORTAADDR8
address_a[8] => ram_block1a142.PORTAADDR8
address_a[8] => ram_block1a143.PORTAADDR8
address_a[8] => ram_block1a144.PORTAADDR8
address_a[8] => ram_block1a145.PORTAADDR8
address_a[8] => ram_block1a146.PORTAADDR8
address_a[8] => ram_block1a147.PORTAADDR8
address_a[8] => ram_block1a148.PORTAADDR8
address_a[8] => ram_block1a149.PORTAADDR8
address_a[8] => ram_block1a150.PORTAADDR8
address_a[8] => ram_block1a151.PORTAADDR8
address_a[8] => ram_block1a152.PORTAADDR8
address_a[8] => ram_block1a153.PORTAADDR8
address_a[8] => ram_block1a154.PORTAADDR8
address_a[8] => ram_block1a155.PORTAADDR8
address_a[8] => ram_block1a156.PORTAADDR8
address_a[8] => ram_block1a157.PORTAADDR8
address_a[8] => ram_block1a158.PORTAADDR8
address_a[8] => ram_block1a159.PORTAADDR8
address_a[8] => ram_block1a160.PORTAADDR8
address_a[8] => ram_block1a161.PORTAADDR8
address_a[8] => ram_block1a162.PORTAADDR8
address_a[8] => ram_block1a163.PORTAADDR8
address_a[8] => ram_block1a164.PORTAADDR8
address_a[8] => ram_block1a165.PORTAADDR8
address_a[8] => ram_block1a166.PORTAADDR8
address_a[8] => ram_block1a167.PORTAADDR8
address_a[8] => ram_block1a168.PORTAADDR8
address_a[8] => ram_block1a169.PORTAADDR8
address_a[8] => ram_block1a170.PORTAADDR8
address_a[8] => ram_block1a171.PORTAADDR8
address_a[8] => ram_block1a172.PORTAADDR8
address_a[8] => ram_block1a173.PORTAADDR8
address_a[8] => ram_block1a174.PORTAADDR8
address_a[8] => ram_block1a175.PORTAADDR8
address_a[8] => ram_block1a176.PORTAADDR8
address_a[8] => ram_block1a177.PORTAADDR8
address_a[8] => ram_block1a178.PORTAADDR8
address_a[8] => ram_block1a179.PORTAADDR8
address_a[8] => ram_block1a180.PORTAADDR8
address_a[8] => ram_block1a181.PORTAADDR8
address_a[8] => ram_block1a182.PORTAADDR8
address_a[8] => ram_block1a183.PORTAADDR8
address_a[8] => ram_block1a184.PORTAADDR8
address_a[8] => ram_block1a185.PORTAADDR8
address_a[8] => ram_block1a186.PORTAADDR8
address_a[8] => ram_block1a187.PORTAADDR8
address_a[8] => ram_block1a188.PORTAADDR8
address_a[8] => ram_block1a189.PORTAADDR8
address_a[8] => ram_block1a190.PORTAADDR8
address_a[8] => ram_block1a191.PORTAADDR8
address_a[8] => ram_block1a192.PORTAADDR8
address_a[8] => ram_block1a193.PORTAADDR8
address_a[8] => ram_block1a194.PORTAADDR8
address_a[8] => ram_block1a195.PORTAADDR8
address_a[8] => ram_block1a196.PORTAADDR8
address_a[8] => ram_block1a197.PORTAADDR8
address_a[8] => ram_block1a198.PORTAADDR8
address_a[8] => ram_block1a199.PORTAADDR8
address_a[8] => ram_block1a200.PORTAADDR8
address_a[8] => ram_block1a201.PORTAADDR8
address_a[8] => ram_block1a202.PORTAADDR8
address_a[8] => ram_block1a203.PORTAADDR8
address_a[8] => ram_block1a204.PORTAADDR8
address_a[8] => ram_block1a205.PORTAADDR8
address_a[8] => ram_block1a206.PORTAADDR8
address_a[8] => ram_block1a207.PORTAADDR8
address_a[8] => ram_block1a208.PORTAADDR8
address_a[8] => ram_block1a209.PORTAADDR8
address_a[8] => ram_block1a210.PORTAADDR8
address_a[8] => ram_block1a211.PORTAADDR8
address_a[8] => ram_block1a212.PORTAADDR8
address_a[8] => ram_block1a213.PORTAADDR8
address_a[8] => ram_block1a214.PORTAADDR8
address_a[8] => ram_block1a215.PORTAADDR8
address_a[8] => ram_block1a216.PORTAADDR8
address_a[8] => ram_block1a217.PORTAADDR8
address_a[8] => ram_block1a218.PORTAADDR8
address_a[8] => ram_block1a219.PORTAADDR8
address_a[8] => ram_block1a220.PORTAADDR8
address_a[8] => ram_block1a221.PORTAADDR8
address_a[8] => ram_block1a222.PORTAADDR8
address_a[8] => ram_block1a223.PORTAADDR8
address_a[8] => ram_block1a224.PORTAADDR8
address_a[8] => ram_block1a225.PORTAADDR8
address_a[8] => ram_block1a226.PORTAADDR8
address_a[8] => ram_block1a227.PORTAADDR8
address_a[8] => ram_block1a228.PORTAADDR8
address_a[8] => ram_block1a229.PORTAADDR8
address_a[8] => ram_block1a230.PORTAADDR8
address_a[8] => ram_block1a231.PORTAADDR8
address_a[8] => ram_block1a232.PORTAADDR8
address_a[8] => ram_block1a233.PORTAADDR8
address_a[8] => ram_block1a234.PORTAADDR8
address_a[8] => ram_block1a235.PORTAADDR8
address_a[8] => ram_block1a236.PORTAADDR8
address_a[8] => ram_block1a237.PORTAADDR8
address_a[8] => ram_block1a238.PORTAADDR8
address_a[8] => ram_block1a239.PORTAADDR8
address_a[8] => ram_block1a240.PORTAADDR8
address_a[8] => ram_block1a241.PORTAADDR8
address_a[8] => ram_block1a242.PORTAADDR8
address_a[8] => ram_block1a243.PORTAADDR8
address_a[8] => ram_block1a244.PORTAADDR8
address_a[8] => ram_block1a245.PORTAADDR8
address_a[8] => ram_block1a246.PORTAADDR8
address_a[8] => ram_block1a247.PORTAADDR8
address_a[8] => ram_block1a248.PORTAADDR8
address_a[8] => ram_block1a249.PORTAADDR8
address_a[8] => ram_block1a250.PORTAADDR8
address_a[8] => ram_block1a251.PORTAADDR8
address_a[8] => ram_block1a252.PORTAADDR8
address_a[8] => ram_block1a253.PORTAADDR8
address_a[8] => ram_block1a254.PORTAADDR8
address_a[8] => ram_block1a255.PORTAADDR8
address_a[8] => ram_block1a256.PORTAADDR8
address_a[8] => ram_block1a257.PORTAADDR8
address_a[8] => ram_block1a258.PORTAADDR8
address_a[8] => ram_block1a259.PORTAADDR8
address_a[8] => ram_block1a260.PORTAADDR8
address_a[8] => ram_block1a261.PORTAADDR8
address_a[8] => ram_block1a262.PORTAADDR8
address_a[8] => ram_block1a263.PORTAADDR8
address_a[8] => ram_block1a264.PORTAADDR8
address_a[8] => ram_block1a265.PORTAADDR8
address_a[8] => ram_block1a266.PORTAADDR8
address_a[8] => ram_block1a267.PORTAADDR8
address_a[8] => ram_block1a268.PORTAADDR8
address_a[8] => ram_block1a269.PORTAADDR8
address_a[8] => ram_block1a270.PORTAADDR8
address_a[8] => ram_block1a271.PORTAADDR8
address_a[8] => ram_block1a272.PORTAADDR8
address_a[8] => ram_block1a273.PORTAADDR8
address_a[8] => ram_block1a274.PORTAADDR8
address_a[8] => ram_block1a275.PORTAADDR8
address_a[8] => ram_block1a276.PORTAADDR8
address_a[8] => ram_block1a277.PORTAADDR8
address_a[8] => ram_block1a278.PORTAADDR8
address_a[8] => ram_block1a279.PORTAADDR8
address_a[8] => ram_block1a280.PORTAADDR8
address_a[8] => ram_block1a281.PORTAADDR8
address_a[8] => ram_block1a282.PORTAADDR8
address_a[8] => ram_block1a283.PORTAADDR8
address_a[8] => ram_block1a284.PORTAADDR8
address_a[8] => ram_block1a285.PORTAADDR8
address_a[8] => ram_block1a286.PORTAADDR8
address_a[8] => ram_block1a287.PORTAADDR8
address_a[8] => ram_block1a288.PORTAADDR8
address_a[8] => ram_block1a289.PORTAADDR8
address_a[8] => ram_block1a290.PORTAADDR8
address_a[8] => ram_block1a291.PORTAADDR8
address_a[8] => ram_block1a292.PORTAADDR8
address_a[8] => ram_block1a293.PORTAADDR8
address_a[8] => ram_block1a294.PORTAADDR8
address_a[8] => ram_block1a295.PORTAADDR8
address_a[8] => ram_block1a296.PORTAADDR8
address_a[8] => ram_block1a297.PORTAADDR8
address_a[8] => ram_block1a298.PORTAADDR8
address_a[8] => ram_block1a299.PORTAADDR8
address_a[8] => ram_block1a300.PORTAADDR8
address_a[8] => ram_block1a301.PORTAADDR8
address_a[8] => ram_block1a302.PORTAADDR8
address_a[8] => ram_block1a303.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[9] => ram_block1a64.PORTAADDR9
address_a[9] => ram_block1a65.PORTAADDR9
address_a[9] => ram_block1a66.PORTAADDR9
address_a[9] => ram_block1a67.PORTAADDR9
address_a[9] => ram_block1a68.PORTAADDR9
address_a[9] => ram_block1a69.PORTAADDR9
address_a[9] => ram_block1a70.PORTAADDR9
address_a[9] => ram_block1a71.PORTAADDR9
address_a[9] => ram_block1a72.PORTAADDR9
address_a[9] => ram_block1a73.PORTAADDR9
address_a[9] => ram_block1a74.PORTAADDR9
address_a[9] => ram_block1a75.PORTAADDR9
address_a[9] => ram_block1a76.PORTAADDR9
address_a[9] => ram_block1a77.PORTAADDR9
address_a[9] => ram_block1a78.PORTAADDR9
address_a[9] => ram_block1a79.PORTAADDR9
address_a[9] => ram_block1a80.PORTAADDR9
address_a[9] => ram_block1a81.PORTAADDR9
address_a[9] => ram_block1a82.PORTAADDR9
address_a[9] => ram_block1a83.PORTAADDR9
address_a[9] => ram_block1a84.PORTAADDR9
address_a[9] => ram_block1a85.PORTAADDR9
address_a[9] => ram_block1a86.PORTAADDR9
address_a[9] => ram_block1a87.PORTAADDR9
address_a[9] => ram_block1a88.PORTAADDR9
address_a[9] => ram_block1a89.PORTAADDR9
address_a[9] => ram_block1a90.PORTAADDR9
address_a[9] => ram_block1a91.PORTAADDR9
address_a[9] => ram_block1a92.PORTAADDR9
address_a[9] => ram_block1a93.PORTAADDR9
address_a[9] => ram_block1a94.PORTAADDR9
address_a[9] => ram_block1a95.PORTAADDR9
address_a[9] => ram_block1a96.PORTAADDR9
address_a[9] => ram_block1a97.PORTAADDR9
address_a[9] => ram_block1a98.PORTAADDR9
address_a[9] => ram_block1a99.PORTAADDR9
address_a[9] => ram_block1a100.PORTAADDR9
address_a[9] => ram_block1a101.PORTAADDR9
address_a[9] => ram_block1a102.PORTAADDR9
address_a[9] => ram_block1a103.PORTAADDR9
address_a[9] => ram_block1a104.PORTAADDR9
address_a[9] => ram_block1a105.PORTAADDR9
address_a[9] => ram_block1a106.PORTAADDR9
address_a[9] => ram_block1a107.PORTAADDR9
address_a[9] => ram_block1a108.PORTAADDR9
address_a[9] => ram_block1a109.PORTAADDR9
address_a[9] => ram_block1a110.PORTAADDR9
address_a[9] => ram_block1a111.PORTAADDR9
address_a[9] => ram_block1a112.PORTAADDR9
address_a[9] => ram_block1a113.PORTAADDR9
address_a[9] => ram_block1a114.PORTAADDR9
address_a[9] => ram_block1a115.PORTAADDR9
address_a[9] => ram_block1a116.PORTAADDR9
address_a[9] => ram_block1a117.PORTAADDR9
address_a[9] => ram_block1a118.PORTAADDR9
address_a[9] => ram_block1a119.PORTAADDR9
address_a[9] => ram_block1a120.PORTAADDR9
address_a[9] => ram_block1a121.PORTAADDR9
address_a[9] => ram_block1a122.PORTAADDR9
address_a[9] => ram_block1a123.PORTAADDR9
address_a[9] => ram_block1a124.PORTAADDR9
address_a[9] => ram_block1a125.PORTAADDR9
address_a[9] => ram_block1a126.PORTAADDR9
address_a[9] => ram_block1a127.PORTAADDR9
address_a[9] => ram_block1a128.PORTAADDR9
address_a[9] => ram_block1a129.PORTAADDR9
address_a[9] => ram_block1a130.PORTAADDR9
address_a[9] => ram_block1a131.PORTAADDR9
address_a[9] => ram_block1a132.PORTAADDR9
address_a[9] => ram_block1a133.PORTAADDR9
address_a[9] => ram_block1a134.PORTAADDR9
address_a[9] => ram_block1a135.PORTAADDR9
address_a[9] => ram_block1a136.PORTAADDR9
address_a[9] => ram_block1a137.PORTAADDR9
address_a[9] => ram_block1a138.PORTAADDR9
address_a[9] => ram_block1a139.PORTAADDR9
address_a[9] => ram_block1a140.PORTAADDR9
address_a[9] => ram_block1a141.PORTAADDR9
address_a[9] => ram_block1a142.PORTAADDR9
address_a[9] => ram_block1a143.PORTAADDR9
address_a[9] => ram_block1a144.PORTAADDR9
address_a[9] => ram_block1a145.PORTAADDR9
address_a[9] => ram_block1a146.PORTAADDR9
address_a[9] => ram_block1a147.PORTAADDR9
address_a[9] => ram_block1a148.PORTAADDR9
address_a[9] => ram_block1a149.PORTAADDR9
address_a[9] => ram_block1a150.PORTAADDR9
address_a[9] => ram_block1a151.PORTAADDR9
address_a[9] => ram_block1a152.PORTAADDR9
address_a[9] => ram_block1a153.PORTAADDR9
address_a[9] => ram_block1a154.PORTAADDR9
address_a[9] => ram_block1a155.PORTAADDR9
address_a[9] => ram_block1a156.PORTAADDR9
address_a[9] => ram_block1a157.PORTAADDR9
address_a[9] => ram_block1a158.PORTAADDR9
address_a[9] => ram_block1a159.PORTAADDR9
address_a[9] => ram_block1a160.PORTAADDR9
address_a[9] => ram_block1a161.PORTAADDR9
address_a[9] => ram_block1a162.PORTAADDR9
address_a[9] => ram_block1a163.PORTAADDR9
address_a[9] => ram_block1a164.PORTAADDR9
address_a[9] => ram_block1a165.PORTAADDR9
address_a[9] => ram_block1a166.PORTAADDR9
address_a[9] => ram_block1a167.PORTAADDR9
address_a[9] => ram_block1a168.PORTAADDR9
address_a[9] => ram_block1a169.PORTAADDR9
address_a[9] => ram_block1a170.PORTAADDR9
address_a[9] => ram_block1a171.PORTAADDR9
address_a[9] => ram_block1a172.PORTAADDR9
address_a[9] => ram_block1a173.PORTAADDR9
address_a[9] => ram_block1a174.PORTAADDR9
address_a[9] => ram_block1a175.PORTAADDR9
address_a[9] => ram_block1a176.PORTAADDR9
address_a[9] => ram_block1a177.PORTAADDR9
address_a[9] => ram_block1a178.PORTAADDR9
address_a[9] => ram_block1a179.PORTAADDR9
address_a[9] => ram_block1a180.PORTAADDR9
address_a[9] => ram_block1a181.PORTAADDR9
address_a[9] => ram_block1a182.PORTAADDR9
address_a[9] => ram_block1a183.PORTAADDR9
address_a[9] => ram_block1a184.PORTAADDR9
address_a[9] => ram_block1a185.PORTAADDR9
address_a[9] => ram_block1a186.PORTAADDR9
address_a[9] => ram_block1a187.PORTAADDR9
address_a[9] => ram_block1a188.PORTAADDR9
address_a[9] => ram_block1a189.PORTAADDR9
address_a[9] => ram_block1a190.PORTAADDR9
address_a[9] => ram_block1a191.PORTAADDR9
address_a[9] => ram_block1a192.PORTAADDR9
address_a[9] => ram_block1a193.PORTAADDR9
address_a[9] => ram_block1a194.PORTAADDR9
address_a[9] => ram_block1a195.PORTAADDR9
address_a[9] => ram_block1a196.PORTAADDR9
address_a[9] => ram_block1a197.PORTAADDR9
address_a[9] => ram_block1a198.PORTAADDR9
address_a[9] => ram_block1a199.PORTAADDR9
address_a[9] => ram_block1a200.PORTAADDR9
address_a[9] => ram_block1a201.PORTAADDR9
address_a[9] => ram_block1a202.PORTAADDR9
address_a[9] => ram_block1a203.PORTAADDR9
address_a[9] => ram_block1a204.PORTAADDR9
address_a[9] => ram_block1a205.PORTAADDR9
address_a[9] => ram_block1a206.PORTAADDR9
address_a[9] => ram_block1a207.PORTAADDR9
address_a[9] => ram_block1a208.PORTAADDR9
address_a[9] => ram_block1a209.PORTAADDR9
address_a[9] => ram_block1a210.PORTAADDR9
address_a[9] => ram_block1a211.PORTAADDR9
address_a[9] => ram_block1a212.PORTAADDR9
address_a[9] => ram_block1a213.PORTAADDR9
address_a[9] => ram_block1a214.PORTAADDR9
address_a[9] => ram_block1a215.PORTAADDR9
address_a[9] => ram_block1a216.PORTAADDR9
address_a[9] => ram_block1a217.PORTAADDR9
address_a[9] => ram_block1a218.PORTAADDR9
address_a[9] => ram_block1a219.PORTAADDR9
address_a[9] => ram_block1a220.PORTAADDR9
address_a[9] => ram_block1a221.PORTAADDR9
address_a[9] => ram_block1a222.PORTAADDR9
address_a[9] => ram_block1a223.PORTAADDR9
address_a[9] => ram_block1a224.PORTAADDR9
address_a[9] => ram_block1a225.PORTAADDR9
address_a[9] => ram_block1a226.PORTAADDR9
address_a[9] => ram_block1a227.PORTAADDR9
address_a[9] => ram_block1a228.PORTAADDR9
address_a[9] => ram_block1a229.PORTAADDR9
address_a[9] => ram_block1a230.PORTAADDR9
address_a[9] => ram_block1a231.PORTAADDR9
address_a[9] => ram_block1a232.PORTAADDR9
address_a[9] => ram_block1a233.PORTAADDR9
address_a[9] => ram_block1a234.PORTAADDR9
address_a[9] => ram_block1a235.PORTAADDR9
address_a[9] => ram_block1a236.PORTAADDR9
address_a[9] => ram_block1a237.PORTAADDR9
address_a[9] => ram_block1a238.PORTAADDR9
address_a[9] => ram_block1a239.PORTAADDR9
address_a[9] => ram_block1a240.PORTAADDR9
address_a[9] => ram_block1a241.PORTAADDR9
address_a[9] => ram_block1a242.PORTAADDR9
address_a[9] => ram_block1a243.PORTAADDR9
address_a[9] => ram_block1a244.PORTAADDR9
address_a[9] => ram_block1a245.PORTAADDR9
address_a[9] => ram_block1a246.PORTAADDR9
address_a[9] => ram_block1a247.PORTAADDR9
address_a[9] => ram_block1a248.PORTAADDR9
address_a[9] => ram_block1a249.PORTAADDR9
address_a[9] => ram_block1a250.PORTAADDR9
address_a[9] => ram_block1a251.PORTAADDR9
address_a[9] => ram_block1a252.PORTAADDR9
address_a[9] => ram_block1a253.PORTAADDR9
address_a[9] => ram_block1a254.PORTAADDR9
address_a[9] => ram_block1a255.PORTAADDR9
address_a[9] => ram_block1a256.PORTAADDR9
address_a[9] => ram_block1a257.PORTAADDR9
address_a[9] => ram_block1a258.PORTAADDR9
address_a[9] => ram_block1a259.PORTAADDR9
address_a[9] => ram_block1a260.PORTAADDR9
address_a[9] => ram_block1a261.PORTAADDR9
address_a[9] => ram_block1a262.PORTAADDR9
address_a[9] => ram_block1a263.PORTAADDR9
address_a[9] => ram_block1a264.PORTAADDR9
address_a[9] => ram_block1a265.PORTAADDR9
address_a[9] => ram_block1a266.PORTAADDR9
address_a[9] => ram_block1a267.PORTAADDR9
address_a[9] => ram_block1a268.PORTAADDR9
address_a[9] => ram_block1a269.PORTAADDR9
address_a[9] => ram_block1a270.PORTAADDR9
address_a[9] => ram_block1a271.PORTAADDR9
address_a[9] => ram_block1a272.PORTAADDR9
address_a[9] => ram_block1a273.PORTAADDR9
address_a[9] => ram_block1a274.PORTAADDR9
address_a[9] => ram_block1a275.PORTAADDR9
address_a[9] => ram_block1a276.PORTAADDR9
address_a[9] => ram_block1a277.PORTAADDR9
address_a[9] => ram_block1a278.PORTAADDR9
address_a[9] => ram_block1a279.PORTAADDR9
address_a[9] => ram_block1a280.PORTAADDR9
address_a[9] => ram_block1a281.PORTAADDR9
address_a[9] => ram_block1a282.PORTAADDR9
address_a[9] => ram_block1a283.PORTAADDR9
address_a[9] => ram_block1a284.PORTAADDR9
address_a[9] => ram_block1a285.PORTAADDR9
address_a[9] => ram_block1a286.PORTAADDR9
address_a[9] => ram_block1a287.PORTAADDR9
address_a[9] => ram_block1a288.PORTAADDR9
address_a[9] => ram_block1a289.PORTAADDR9
address_a[9] => ram_block1a290.PORTAADDR9
address_a[9] => ram_block1a291.PORTAADDR9
address_a[9] => ram_block1a292.PORTAADDR9
address_a[9] => ram_block1a293.PORTAADDR9
address_a[9] => ram_block1a294.PORTAADDR9
address_a[9] => ram_block1a295.PORTAADDR9
address_a[9] => ram_block1a296.PORTAADDR9
address_a[9] => ram_block1a297.PORTAADDR9
address_a[9] => ram_block1a298.PORTAADDR9
address_a[9] => ram_block1a299.PORTAADDR9
address_a[9] => ram_block1a300.PORTAADDR9
address_a[9] => ram_block1a301.PORTAADDR9
address_a[9] => ram_block1a302.PORTAADDR9
address_a[9] => ram_block1a303.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[10] => ram_block1a64.PORTAADDR10
address_a[10] => ram_block1a65.PORTAADDR10
address_a[10] => ram_block1a66.PORTAADDR10
address_a[10] => ram_block1a67.PORTAADDR10
address_a[10] => ram_block1a68.PORTAADDR10
address_a[10] => ram_block1a69.PORTAADDR10
address_a[10] => ram_block1a70.PORTAADDR10
address_a[10] => ram_block1a71.PORTAADDR10
address_a[10] => ram_block1a72.PORTAADDR10
address_a[10] => ram_block1a73.PORTAADDR10
address_a[10] => ram_block1a74.PORTAADDR10
address_a[10] => ram_block1a75.PORTAADDR10
address_a[10] => ram_block1a76.PORTAADDR10
address_a[10] => ram_block1a77.PORTAADDR10
address_a[10] => ram_block1a78.PORTAADDR10
address_a[10] => ram_block1a79.PORTAADDR10
address_a[10] => ram_block1a80.PORTAADDR10
address_a[10] => ram_block1a81.PORTAADDR10
address_a[10] => ram_block1a82.PORTAADDR10
address_a[10] => ram_block1a83.PORTAADDR10
address_a[10] => ram_block1a84.PORTAADDR10
address_a[10] => ram_block1a85.PORTAADDR10
address_a[10] => ram_block1a86.PORTAADDR10
address_a[10] => ram_block1a87.PORTAADDR10
address_a[10] => ram_block1a88.PORTAADDR10
address_a[10] => ram_block1a89.PORTAADDR10
address_a[10] => ram_block1a90.PORTAADDR10
address_a[10] => ram_block1a91.PORTAADDR10
address_a[10] => ram_block1a92.PORTAADDR10
address_a[10] => ram_block1a93.PORTAADDR10
address_a[10] => ram_block1a94.PORTAADDR10
address_a[10] => ram_block1a95.PORTAADDR10
address_a[10] => ram_block1a96.PORTAADDR10
address_a[10] => ram_block1a97.PORTAADDR10
address_a[10] => ram_block1a98.PORTAADDR10
address_a[10] => ram_block1a99.PORTAADDR10
address_a[10] => ram_block1a100.PORTAADDR10
address_a[10] => ram_block1a101.PORTAADDR10
address_a[10] => ram_block1a102.PORTAADDR10
address_a[10] => ram_block1a103.PORTAADDR10
address_a[10] => ram_block1a104.PORTAADDR10
address_a[10] => ram_block1a105.PORTAADDR10
address_a[10] => ram_block1a106.PORTAADDR10
address_a[10] => ram_block1a107.PORTAADDR10
address_a[10] => ram_block1a108.PORTAADDR10
address_a[10] => ram_block1a109.PORTAADDR10
address_a[10] => ram_block1a110.PORTAADDR10
address_a[10] => ram_block1a111.PORTAADDR10
address_a[10] => ram_block1a112.PORTAADDR10
address_a[10] => ram_block1a113.PORTAADDR10
address_a[10] => ram_block1a114.PORTAADDR10
address_a[10] => ram_block1a115.PORTAADDR10
address_a[10] => ram_block1a116.PORTAADDR10
address_a[10] => ram_block1a117.PORTAADDR10
address_a[10] => ram_block1a118.PORTAADDR10
address_a[10] => ram_block1a119.PORTAADDR10
address_a[10] => ram_block1a120.PORTAADDR10
address_a[10] => ram_block1a121.PORTAADDR10
address_a[10] => ram_block1a122.PORTAADDR10
address_a[10] => ram_block1a123.PORTAADDR10
address_a[10] => ram_block1a124.PORTAADDR10
address_a[10] => ram_block1a125.PORTAADDR10
address_a[10] => ram_block1a126.PORTAADDR10
address_a[10] => ram_block1a127.PORTAADDR10
address_a[10] => ram_block1a128.PORTAADDR10
address_a[10] => ram_block1a129.PORTAADDR10
address_a[10] => ram_block1a130.PORTAADDR10
address_a[10] => ram_block1a131.PORTAADDR10
address_a[10] => ram_block1a132.PORTAADDR10
address_a[10] => ram_block1a133.PORTAADDR10
address_a[10] => ram_block1a134.PORTAADDR10
address_a[10] => ram_block1a135.PORTAADDR10
address_a[10] => ram_block1a136.PORTAADDR10
address_a[10] => ram_block1a137.PORTAADDR10
address_a[10] => ram_block1a138.PORTAADDR10
address_a[10] => ram_block1a139.PORTAADDR10
address_a[10] => ram_block1a140.PORTAADDR10
address_a[10] => ram_block1a141.PORTAADDR10
address_a[10] => ram_block1a142.PORTAADDR10
address_a[10] => ram_block1a143.PORTAADDR10
address_a[10] => ram_block1a144.PORTAADDR10
address_a[10] => ram_block1a145.PORTAADDR10
address_a[10] => ram_block1a146.PORTAADDR10
address_a[10] => ram_block1a147.PORTAADDR10
address_a[10] => ram_block1a148.PORTAADDR10
address_a[10] => ram_block1a149.PORTAADDR10
address_a[10] => ram_block1a150.PORTAADDR10
address_a[10] => ram_block1a151.PORTAADDR10
address_a[10] => ram_block1a152.PORTAADDR10
address_a[10] => ram_block1a153.PORTAADDR10
address_a[10] => ram_block1a154.PORTAADDR10
address_a[10] => ram_block1a155.PORTAADDR10
address_a[10] => ram_block1a156.PORTAADDR10
address_a[10] => ram_block1a157.PORTAADDR10
address_a[10] => ram_block1a158.PORTAADDR10
address_a[10] => ram_block1a159.PORTAADDR10
address_a[10] => ram_block1a160.PORTAADDR10
address_a[10] => ram_block1a161.PORTAADDR10
address_a[10] => ram_block1a162.PORTAADDR10
address_a[10] => ram_block1a163.PORTAADDR10
address_a[10] => ram_block1a164.PORTAADDR10
address_a[10] => ram_block1a165.PORTAADDR10
address_a[10] => ram_block1a166.PORTAADDR10
address_a[10] => ram_block1a167.PORTAADDR10
address_a[10] => ram_block1a168.PORTAADDR10
address_a[10] => ram_block1a169.PORTAADDR10
address_a[10] => ram_block1a170.PORTAADDR10
address_a[10] => ram_block1a171.PORTAADDR10
address_a[10] => ram_block1a172.PORTAADDR10
address_a[10] => ram_block1a173.PORTAADDR10
address_a[10] => ram_block1a174.PORTAADDR10
address_a[10] => ram_block1a175.PORTAADDR10
address_a[10] => ram_block1a176.PORTAADDR10
address_a[10] => ram_block1a177.PORTAADDR10
address_a[10] => ram_block1a178.PORTAADDR10
address_a[10] => ram_block1a179.PORTAADDR10
address_a[10] => ram_block1a180.PORTAADDR10
address_a[10] => ram_block1a181.PORTAADDR10
address_a[10] => ram_block1a182.PORTAADDR10
address_a[10] => ram_block1a183.PORTAADDR10
address_a[10] => ram_block1a184.PORTAADDR10
address_a[10] => ram_block1a185.PORTAADDR10
address_a[10] => ram_block1a186.PORTAADDR10
address_a[10] => ram_block1a187.PORTAADDR10
address_a[10] => ram_block1a188.PORTAADDR10
address_a[10] => ram_block1a189.PORTAADDR10
address_a[10] => ram_block1a190.PORTAADDR10
address_a[10] => ram_block1a191.PORTAADDR10
address_a[10] => ram_block1a192.PORTAADDR10
address_a[10] => ram_block1a193.PORTAADDR10
address_a[10] => ram_block1a194.PORTAADDR10
address_a[10] => ram_block1a195.PORTAADDR10
address_a[10] => ram_block1a196.PORTAADDR10
address_a[10] => ram_block1a197.PORTAADDR10
address_a[10] => ram_block1a198.PORTAADDR10
address_a[10] => ram_block1a199.PORTAADDR10
address_a[10] => ram_block1a200.PORTAADDR10
address_a[10] => ram_block1a201.PORTAADDR10
address_a[10] => ram_block1a202.PORTAADDR10
address_a[10] => ram_block1a203.PORTAADDR10
address_a[10] => ram_block1a204.PORTAADDR10
address_a[10] => ram_block1a205.PORTAADDR10
address_a[10] => ram_block1a206.PORTAADDR10
address_a[10] => ram_block1a207.PORTAADDR10
address_a[10] => ram_block1a208.PORTAADDR10
address_a[10] => ram_block1a209.PORTAADDR10
address_a[10] => ram_block1a210.PORTAADDR10
address_a[10] => ram_block1a211.PORTAADDR10
address_a[10] => ram_block1a212.PORTAADDR10
address_a[10] => ram_block1a213.PORTAADDR10
address_a[10] => ram_block1a214.PORTAADDR10
address_a[10] => ram_block1a215.PORTAADDR10
address_a[10] => ram_block1a216.PORTAADDR10
address_a[10] => ram_block1a217.PORTAADDR10
address_a[10] => ram_block1a218.PORTAADDR10
address_a[10] => ram_block1a219.PORTAADDR10
address_a[10] => ram_block1a220.PORTAADDR10
address_a[10] => ram_block1a221.PORTAADDR10
address_a[10] => ram_block1a222.PORTAADDR10
address_a[10] => ram_block1a223.PORTAADDR10
address_a[10] => ram_block1a224.PORTAADDR10
address_a[10] => ram_block1a225.PORTAADDR10
address_a[10] => ram_block1a226.PORTAADDR10
address_a[10] => ram_block1a227.PORTAADDR10
address_a[10] => ram_block1a228.PORTAADDR10
address_a[10] => ram_block1a229.PORTAADDR10
address_a[10] => ram_block1a230.PORTAADDR10
address_a[10] => ram_block1a231.PORTAADDR10
address_a[10] => ram_block1a232.PORTAADDR10
address_a[10] => ram_block1a233.PORTAADDR10
address_a[10] => ram_block1a234.PORTAADDR10
address_a[10] => ram_block1a235.PORTAADDR10
address_a[10] => ram_block1a236.PORTAADDR10
address_a[10] => ram_block1a237.PORTAADDR10
address_a[10] => ram_block1a238.PORTAADDR10
address_a[10] => ram_block1a239.PORTAADDR10
address_a[10] => ram_block1a240.PORTAADDR10
address_a[10] => ram_block1a241.PORTAADDR10
address_a[10] => ram_block1a242.PORTAADDR10
address_a[10] => ram_block1a243.PORTAADDR10
address_a[10] => ram_block1a244.PORTAADDR10
address_a[10] => ram_block1a245.PORTAADDR10
address_a[10] => ram_block1a246.PORTAADDR10
address_a[10] => ram_block1a247.PORTAADDR10
address_a[10] => ram_block1a248.PORTAADDR10
address_a[10] => ram_block1a249.PORTAADDR10
address_a[10] => ram_block1a250.PORTAADDR10
address_a[10] => ram_block1a251.PORTAADDR10
address_a[10] => ram_block1a252.PORTAADDR10
address_a[10] => ram_block1a253.PORTAADDR10
address_a[10] => ram_block1a254.PORTAADDR10
address_a[10] => ram_block1a255.PORTAADDR10
address_a[10] => ram_block1a256.PORTAADDR10
address_a[10] => ram_block1a257.PORTAADDR10
address_a[10] => ram_block1a258.PORTAADDR10
address_a[10] => ram_block1a259.PORTAADDR10
address_a[10] => ram_block1a260.PORTAADDR10
address_a[10] => ram_block1a261.PORTAADDR10
address_a[10] => ram_block1a262.PORTAADDR10
address_a[10] => ram_block1a263.PORTAADDR10
address_a[10] => ram_block1a264.PORTAADDR10
address_a[10] => ram_block1a265.PORTAADDR10
address_a[10] => ram_block1a266.PORTAADDR10
address_a[10] => ram_block1a267.PORTAADDR10
address_a[10] => ram_block1a268.PORTAADDR10
address_a[10] => ram_block1a269.PORTAADDR10
address_a[10] => ram_block1a270.PORTAADDR10
address_a[10] => ram_block1a271.PORTAADDR10
address_a[10] => ram_block1a272.PORTAADDR10
address_a[10] => ram_block1a273.PORTAADDR10
address_a[10] => ram_block1a274.PORTAADDR10
address_a[10] => ram_block1a275.PORTAADDR10
address_a[10] => ram_block1a276.PORTAADDR10
address_a[10] => ram_block1a277.PORTAADDR10
address_a[10] => ram_block1a278.PORTAADDR10
address_a[10] => ram_block1a279.PORTAADDR10
address_a[10] => ram_block1a280.PORTAADDR10
address_a[10] => ram_block1a281.PORTAADDR10
address_a[10] => ram_block1a282.PORTAADDR10
address_a[10] => ram_block1a283.PORTAADDR10
address_a[10] => ram_block1a284.PORTAADDR10
address_a[10] => ram_block1a285.PORTAADDR10
address_a[10] => ram_block1a286.PORTAADDR10
address_a[10] => ram_block1a287.PORTAADDR10
address_a[10] => ram_block1a288.PORTAADDR10
address_a[10] => ram_block1a289.PORTAADDR10
address_a[10] => ram_block1a290.PORTAADDR10
address_a[10] => ram_block1a291.PORTAADDR10
address_a[10] => ram_block1a292.PORTAADDR10
address_a[10] => ram_block1a293.PORTAADDR10
address_a[10] => ram_block1a294.PORTAADDR10
address_a[10] => ram_block1a295.PORTAADDR10
address_a[10] => ram_block1a296.PORTAADDR10
address_a[10] => ram_block1a297.PORTAADDR10
address_a[10] => ram_block1a298.PORTAADDR10
address_a[10] => ram_block1a299.PORTAADDR10
address_a[10] => ram_block1a300.PORTAADDR10
address_a[10] => ram_block1a301.PORTAADDR10
address_a[10] => ram_block1a302.PORTAADDR10
address_a[10] => ram_block1a303.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[11] => ram_block1a64.PORTAADDR11
address_a[11] => ram_block1a65.PORTAADDR11
address_a[11] => ram_block1a66.PORTAADDR11
address_a[11] => ram_block1a67.PORTAADDR11
address_a[11] => ram_block1a68.PORTAADDR11
address_a[11] => ram_block1a69.PORTAADDR11
address_a[11] => ram_block1a70.PORTAADDR11
address_a[11] => ram_block1a71.PORTAADDR11
address_a[11] => ram_block1a72.PORTAADDR11
address_a[11] => ram_block1a73.PORTAADDR11
address_a[11] => ram_block1a74.PORTAADDR11
address_a[11] => ram_block1a75.PORTAADDR11
address_a[11] => ram_block1a76.PORTAADDR11
address_a[11] => ram_block1a77.PORTAADDR11
address_a[11] => ram_block1a78.PORTAADDR11
address_a[11] => ram_block1a79.PORTAADDR11
address_a[11] => ram_block1a80.PORTAADDR11
address_a[11] => ram_block1a81.PORTAADDR11
address_a[11] => ram_block1a82.PORTAADDR11
address_a[11] => ram_block1a83.PORTAADDR11
address_a[11] => ram_block1a84.PORTAADDR11
address_a[11] => ram_block1a85.PORTAADDR11
address_a[11] => ram_block1a86.PORTAADDR11
address_a[11] => ram_block1a87.PORTAADDR11
address_a[11] => ram_block1a88.PORTAADDR11
address_a[11] => ram_block1a89.PORTAADDR11
address_a[11] => ram_block1a90.PORTAADDR11
address_a[11] => ram_block1a91.PORTAADDR11
address_a[11] => ram_block1a92.PORTAADDR11
address_a[11] => ram_block1a93.PORTAADDR11
address_a[11] => ram_block1a94.PORTAADDR11
address_a[11] => ram_block1a95.PORTAADDR11
address_a[11] => ram_block1a96.PORTAADDR11
address_a[11] => ram_block1a97.PORTAADDR11
address_a[11] => ram_block1a98.PORTAADDR11
address_a[11] => ram_block1a99.PORTAADDR11
address_a[11] => ram_block1a100.PORTAADDR11
address_a[11] => ram_block1a101.PORTAADDR11
address_a[11] => ram_block1a102.PORTAADDR11
address_a[11] => ram_block1a103.PORTAADDR11
address_a[11] => ram_block1a104.PORTAADDR11
address_a[11] => ram_block1a105.PORTAADDR11
address_a[11] => ram_block1a106.PORTAADDR11
address_a[11] => ram_block1a107.PORTAADDR11
address_a[11] => ram_block1a108.PORTAADDR11
address_a[11] => ram_block1a109.PORTAADDR11
address_a[11] => ram_block1a110.PORTAADDR11
address_a[11] => ram_block1a111.PORTAADDR11
address_a[11] => ram_block1a112.PORTAADDR11
address_a[11] => ram_block1a113.PORTAADDR11
address_a[11] => ram_block1a114.PORTAADDR11
address_a[11] => ram_block1a115.PORTAADDR11
address_a[11] => ram_block1a116.PORTAADDR11
address_a[11] => ram_block1a117.PORTAADDR11
address_a[11] => ram_block1a118.PORTAADDR11
address_a[11] => ram_block1a119.PORTAADDR11
address_a[11] => ram_block1a120.PORTAADDR11
address_a[11] => ram_block1a121.PORTAADDR11
address_a[11] => ram_block1a122.PORTAADDR11
address_a[11] => ram_block1a123.PORTAADDR11
address_a[11] => ram_block1a124.PORTAADDR11
address_a[11] => ram_block1a125.PORTAADDR11
address_a[11] => ram_block1a126.PORTAADDR11
address_a[11] => ram_block1a127.PORTAADDR11
address_a[11] => ram_block1a128.PORTAADDR11
address_a[11] => ram_block1a129.PORTAADDR11
address_a[11] => ram_block1a130.PORTAADDR11
address_a[11] => ram_block1a131.PORTAADDR11
address_a[11] => ram_block1a132.PORTAADDR11
address_a[11] => ram_block1a133.PORTAADDR11
address_a[11] => ram_block1a134.PORTAADDR11
address_a[11] => ram_block1a135.PORTAADDR11
address_a[11] => ram_block1a136.PORTAADDR11
address_a[11] => ram_block1a137.PORTAADDR11
address_a[11] => ram_block1a138.PORTAADDR11
address_a[11] => ram_block1a139.PORTAADDR11
address_a[11] => ram_block1a140.PORTAADDR11
address_a[11] => ram_block1a141.PORTAADDR11
address_a[11] => ram_block1a142.PORTAADDR11
address_a[11] => ram_block1a143.PORTAADDR11
address_a[11] => ram_block1a144.PORTAADDR11
address_a[11] => ram_block1a145.PORTAADDR11
address_a[11] => ram_block1a146.PORTAADDR11
address_a[11] => ram_block1a147.PORTAADDR11
address_a[11] => ram_block1a148.PORTAADDR11
address_a[11] => ram_block1a149.PORTAADDR11
address_a[11] => ram_block1a150.PORTAADDR11
address_a[11] => ram_block1a151.PORTAADDR11
address_a[11] => ram_block1a152.PORTAADDR11
address_a[11] => ram_block1a153.PORTAADDR11
address_a[11] => ram_block1a154.PORTAADDR11
address_a[11] => ram_block1a155.PORTAADDR11
address_a[11] => ram_block1a156.PORTAADDR11
address_a[11] => ram_block1a157.PORTAADDR11
address_a[11] => ram_block1a158.PORTAADDR11
address_a[11] => ram_block1a159.PORTAADDR11
address_a[11] => ram_block1a160.PORTAADDR11
address_a[11] => ram_block1a161.PORTAADDR11
address_a[11] => ram_block1a162.PORTAADDR11
address_a[11] => ram_block1a163.PORTAADDR11
address_a[11] => ram_block1a164.PORTAADDR11
address_a[11] => ram_block1a165.PORTAADDR11
address_a[11] => ram_block1a166.PORTAADDR11
address_a[11] => ram_block1a167.PORTAADDR11
address_a[11] => ram_block1a168.PORTAADDR11
address_a[11] => ram_block1a169.PORTAADDR11
address_a[11] => ram_block1a170.PORTAADDR11
address_a[11] => ram_block1a171.PORTAADDR11
address_a[11] => ram_block1a172.PORTAADDR11
address_a[11] => ram_block1a173.PORTAADDR11
address_a[11] => ram_block1a174.PORTAADDR11
address_a[11] => ram_block1a175.PORTAADDR11
address_a[11] => ram_block1a176.PORTAADDR11
address_a[11] => ram_block1a177.PORTAADDR11
address_a[11] => ram_block1a178.PORTAADDR11
address_a[11] => ram_block1a179.PORTAADDR11
address_a[11] => ram_block1a180.PORTAADDR11
address_a[11] => ram_block1a181.PORTAADDR11
address_a[11] => ram_block1a182.PORTAADDR11
address_a[11] => ram_block1a183.PORTAADDR11
address_a[11] => ram_block1a184.PORTAADDR11
address_a[11] => ram_block1a185.PORTAADDR11
address_a[11] => ram_block1a186.PORTAADDR11
address_a[11] => ram_block1a187.PORTAADDR11
address_a[11] => ram_block1a188.PORTAADDR11
address_a[11] => ram_block1a189.PORTAADDR11
address_a[11] => ram_block1a190.PORTAADDR11
address_a[11] => ram_block1a191.PORTAADDR11
address_a[11] => ram_block1a192.PORTAADDR11
address_a[11] => ram_block1a193.PORTAADDR11
address_a[11] => ram_block1a194.PORTAADDR11
address_a[11] => ram_block1a195.PORTAADDR11
address_a[11] => ram_block1a196.PORTAADDR11
address_a[11] => ram_block1a197.PORTAADDR11
address_a[11] => ram_block1a198.PORTAADDR11
address_a[11] => ram_block1a199.PORTAADDR11
address_a[11] => ram_block1a200.PORTAADDR11
address_a[11] => ram_block1a201.PORTAADDR11
address_a[11] => ram_block1a202.PORTAADDR11
address_a[11] => ram_block1a203.PORTAADDR11
address_a[11] => ram_block1a204.PORTAADDR11
address_a[11] => ram_block1a205.PORTAADDR11
address_a[11] => ram_block1a206.PORTAADDR11
address_a[11] => ram_block1a207.PORTAADDR11
address_a[11] => ram_block1a208.PORTAADDR11
address_a[11] => ram_block1a209.PORTAADDR11
address_a[11] => ram_block1a210.PORTAADDR11
address_a[11] => ram_block1a211.PORTAADDR11
address_a[11] => ram_block1a212.PORTAADDR11
address_a[11] => ram_block1a213.PORTAADDR11
address_a[11] => ram_block1a214.PORTAADDR11
address_a[11] => ram_block1a215.PORTAADDR11
address_a[11] => ram_block1a216.PORTAADDR11
address_a[11] => ram_block1a217.PORTAADDR11
address_a[11] => ram_block1a218.PORTAADDR11
address_a[11] => ram_block1a219.PORTAADDR11
address_a[11] => ram_block1a220.PORTAADDR11
address_a[11] => ram_block1a221.PORTAADDR11
address_a[11] => ram_block1a222.PORTAADDR11
address_a[11] => ram_block1a223.PORTAADDR11
address_a[11] => ram_block1a224.PORTAADDR11
address_a[11] => ram_block1a225.PORTAADDR11
address_a[11] => ram_block1a226.PORTAADDR11
address_a[11] => ram_block1a227.PORTAADDR11
address_a[11] => ram_block1a228.PORTAADDR11
address_a[11] => ram_block1a229.PORTAADDR11
address_a[11] => ram_block1a230.PORTAADDR11
address_a[11] => ram_block1a231.PORTAADDR11
address_a[11] => ram_block1a232.PORTAADDR11
address_a[11] => ram_block1a233.PORTAADDR11
address_a[11] => ram_block1a234.PORTAADDR11
address_a[11] => ram_block1a235.PORTAADDR11
address_a[11] => ram_block1a236.PORTAADDR11
address_a[11] => ram_block1a237.PORTAADDR11
address_a[11] => ram_block1a238.PORTAADDR11
address_a[11] => ram_block1a239.PORTAADDR11
address_a[11] => ram_block1a240.PORTAADDR11
address_a[11] => ram_block1a241.PORTAADDR11
address_a[11] => ram_block1a242.PORTAADDR11
address_a[11] => ram_block1a243.PORTAADDR11
address_a[11] => ram_block1a244.PORTAADDR11
address_a[11] => ram_block1a245.PORTAADDR11
address_a[11] => ram_block1a246.PORTAADDR11
address_a[11] => ram_block1a247.PORTAADDR11
address_a[11] => ram_block1a248.PORTAADDR11
address_a[11] => ram_block1a249.PORTAADDR11
address_a[11] => ram_block1a250.PORTAADDR11
address_a[11] => ram_block1a251.PORTAADDR11
address_a[11] => ram_block1a252.PORTAADDR11
address_a[11] => ram_block1a253.PORTAADDR11
address_a[11] => ram_block1a254.PORTAADDR11
address_a[11] => ram_block1a255.PORTAADDR11
address_a[11] => ram_block1a256.PORTAADDR11
address_a[11] => ram_block1a257.PORTAADDR11
address_a[11] => ram_block1a258.PORTAADDR11
address_a[11] => ram_block1a259.PORTAADDR11
address_a[11] => ram_block1a260.PORTAADDR11
address_a[11] => ram_block1a261.PORTAADDR11
address_a[11] => ram_block1a262.PORTAADDR11
address_a[11] => ram_block1a263.PORTAADDR11
address_a[11] => ram_block1a264.PORTAADDR11
address_a[11] => ram_block1a265.PORTAADDR11
address_a[11] => ram_block1a266.PORTAADDR11
address_a[11] => ram_block1a267.PORTAADDR11
address_a[11] => ram_block1a268.PORTAADDR11
address_a[11] => ram_block1a269.PORTAADDR11
address_a[11] => ram_block1a270.PORTAADDR11
address_a[11] => ram_block1a271.PORTAADDR11
address_a[11] => ram_block1a272.PORTAADDR11
address_a[11] => ram_block1a273.PORTAADDR11
address_a[11] => ram_block1a274.PORTAADDR11
address_a[11] => ram_block1a275.PORTAADDR11
address_a[11] => ram_block1a276.PORTAADDR11
address_a[11] => ram_block1a277.PORTAADDR11
address_a[11] => ram_block1a278.PORTAADDR11
address_a[11] => ram_block1a279.PORTAADDR11
address_a[11] => ram_block1a280.PORTAADDR11
address_a[11] => ram_block1a281.PORTAADDR11
address_a[11] => ram_block1a282.PORTAADDR11
address_a[11] => ram_block1a283.PORTAADDR11
address_a[11] => ram_block1a284.PORTAADDR11
address_a[11] => ram_block1a285.PORTAADDR11
address_a[11] => ram_block1a286.PORTAADDR11
address_a[11] => ram_block1a287.PORTAADDR11
address_a[11] => ram_block1a288.PORTAADDR11
address_a[11] => ram_block1a289.PORTAADDR11
address_a[11] => ram_block1a290.PORTAADDR11
address_a[11] => ram_block1a291.PORTAADDR11
address_a[11] => ram_block1a292.PORTAADDR11
address_a[11] => ram_block1a293.PORTAADDR11
address_a[11] => ram_block1a294.PORTAADDR11
address_a[11] => ram_block1a295.PORTAADDR11
address_a[11] => ram_block1a296.PORTAADDR11
address_a[11] => ram_block1a297.PORTAADDR11
address_a[11] => ram_block1a298.PORTAADDR11
address_a[11] => ram_block1a299.PORTAADDR11
address_a[11] => ram_block1a300.PORTAADDR11
address_a[11] => ram_block1a301.PORTAADDR11
address_a[11] => ram_block1a302.PORTAADDR11
address_a[11] => ram_block1a303.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[12] => ram_block1a48.PORTAADDR12
address_a[12] => ram_block1a49.PORTAADDR12
address_a[12] => ram_block1a50.PORTAADDR12
address_a[12] => ram_block1a51.PORTAADDR12
address_a[12] => ram_block1a52.PORTAADDR12
address_a[12] => ram_block1a53.PORTAADDR12
address_a[12] => ram_block1a54.PORTAADDR12
address_a[12] => ram_block1a55.PORTAADDR12
address_a[12] => ram_block1a56.PORTAADDR12
address_a[12] => ram_block1a57.PORTAADDR12
address_a[12] => ram_block1a58.PORTAADDR12
address_a[12] => ram_block1a59.PORTAADDR12
address_a[12] => ram_block1a60.PORTAADDR12
address_a[12] => ram_block1a61.PORTAADDR12
address_a[12] => ram_block1a62.PORTAADDR12
address_a[12] => ram_block1a63.PORTAADDR12
address_a[12] => ram_block1a64.PORTAADDR12
address_a[12] => ram_block1a65.PORTAADDR12
address_a[12] => ram_block1a66.PORTAADDR12
address_a[12] => ram_block1a67.PORTAADDR12
address_a[12] => ram_block1a68.PORTAADDR12
address_a[12] => ram_block1a69.PORTAADDR12
address_a[12] => ram_block1a70.PORTAADDR12
address_a[12] => ram_block1a71.PORTAADDR12
address_a[12] => ram_block1a72.PORTAADDR12
address_a[12] => ram_block1a73.PORTAADDR12
address_a[12] => ram_block1a74.PORTAADDR12
address_a[12] => ram_block1a75.PORTAADDR12
address_a[12] => ram_block1a76.PORTAADDR12
address_a[12] => ram_block1a77.PORTAADDR12
address_a[12] => ram_block1a78.PORTAADDR12
address_a[12] => ram_block1a79.PORTAADDR12
address_a[12] => ram_block1a80.PORTAADDR12
address_a[12] => ram_block1a81.PORTAADDR12
address_a[12] => ram_block1a82.PORTAADDR12
address_a[12] => ram_block1a83.PORTAADDR12
address_a[12] => ram_block1a84.PORTAADDR12
address_a[12] => ram_block1a85.PORTAADDR12
address_a[12] => ram_block1a86.PORTAADDR12
address_a[12] => ram_block1a87.PORTAADDR12
address_a[12] => ram_block1a88.PORTAADDR12
address_a[12] => ram_block1a89.PORTAADDR12
address_a[12] => ram_block1a90.PORTAADDR12
address_a[12] => ram_block1a91.PORTAADDR12
address_a[12] => ram_block1a92.PORTAADDR12
address_a[12] => ram_block1a93.PORTAADDR12
address_a[12] => ram_block1a94.PORTAADDR12
address_a[12] => ram_block1a95.PORTAADDR12
address_a[12] => ram_block1a96.PORTAADDR12
address_a[12] => ram_block1a97.PORTAADDR12
address_a[12] => ram_block1a98.PORTAADDR12
address_a[12] => ram_block1a99.PORTAADDR12
address_a[12] => ram_block1a100.PORTAADDR12
address_a[12] => ram_block1a101.PORTAADDR12
address_a[12] => ram_block1a102.PORTAADDR12
address_a[12] => ram_block1a103.PORTAADDR12
address_a[12] => ram_block1a104.PORTAADDR12
address_a[12] => ram_block1a105.PORTAADDR12
address_a[12] => ram_block1a106.PORTAADDR12
address_a[12] => ram_block1a107.PORTAADDR12
address_a[12] => ram_block1a108.PORTAADDR12
address_a[12] => ram_block1a109.PORTAADDR12
address_a[12] => ram_block1a110.PORTAADDR12
address_a[12] => ram_block1a111.PORTAADDR12
address_a[12] => ram_block1a112.PORTAADDR12
address_a[12] => ram_block1a113.PORTAADDR12
address_a[12] => ram_block1a114.PORTAADDR12
address_a[12] => ram_block1a115.PORTAADDR12
address_a[12] => ram_block1a116.PORTAADDR12
address_a[12] => ram_block1a117.PORTAADDR12
address_a[12] => ram_block1a118.PORTAADDR12
address_a[12] => ram_block1a119.PORTAADDR12
address_a[12] => ram_block1a120.PORTAADDR12
address_a[12] => ram_block1a121.PORTAADDR12
address_a[12] => ram_block1a122.PORTAADDR12
address_a[12] => ram_block1a123.PORTAADDR12
address_a[12] => ram_block1a124.PORTAADDR12
address_a[12] => ram_block1a125.PORTAADDR12
address_a[12] => ram_block1a126.PORTAADDR12
address_a[12] => ram_block1a127.PORTAADDR12
address_a[12] => ram_block1a128.PORTAADDR12
address_a[12] => ram_block1a129.PORTAADDR12
address_a[12] => ram_block1a130.PORTAADDR12
address_a[12] => ram_block1a131.PORTAADDR12
address_a[12] => ram_block1a132.PORTAADDR12
address_a[12] => ram_block1a133.PORTAADDR12
address_a[12] => ram_block1a134.PORTAADDR12
address_a[12] => ram_block1a135.PORTAADDR12
address_a[12] => ram_block1a136.PORTAADDR12
address_a[12] => ram_block1a137.PORTAADDR12
address_a[12] => ram_block1a138.PORTAADDR12
address_a[12] => ram_block1a139.PORTAADDR12
address_a[12] => ram_block1a140.PORTAADDR12
address_a[12] => ram_block1a141.PORTAADDR12
address_a[12] => ram_block1a142.PORTAADDR12
address_a[12] => ram_block1a143.PORTAADDR12
address_a[12] => ram_block1a144.PORTAADDR12
address_a[12] => ram_block1a145.PORTAADDR12
address_a[12] => ram_block1a146.PORTAADDR12
address_a[12] => ram_block1a147.PORTAADDR12
address_a[12] => ram_block1a148.PORTAADDR12
address_a[12] => ram_block1a149.PORTAADDR12
address_a[12] => ram_block1a150.PORTAADDR12
address_a[12] => ram_block1a151.PORTAADDR12
address_a[12] => ram_block1a152.PORTAADDR12
address_a[12] => ram_block1a153.PORTAADDR12
address_a[12] => ram_block1a154.PORTAADDR12
address_a[12] => ram_block1a155.PORTAADDR12
address_a[12] => ram_block1a156.PORTAADDR12
address_a[12] => ram_block1a157.PORTAADDR12
address_a[12] => ram_block1a158.PORTAADDR12
address_a[12] => ram_block1a159.PORTAADDR12
address_a[12] => ram_block1a160.PORTAADDR12
address_a[12] => ram_block1a161.PORTAADDR12
address_a[12] => ram_block1a162.PORTAADDR12
address_a[12] => ram_block1a163.PORTAADDR12
address_a[12] => ram_block1a164.PORTAADDR12
address_a[12] => ram_block1a165.PORTAADDR12
address_a[12] => ram_block1a166.PORTAADDR12
address_a[12] => ram_block1a167.PORTAADDR12
address_a[12] => ram_block1a168.PORTAADDR12
address_a[12] => ram_block1a169.PORTAADDR12
address_a[12] => ram_block1a170.PORTAADDR12
address_a[12] => ram_block1a171.PORTAADDR12
address_a[12] => ram_block1a172.PORTAADDR12
address_a[12] => ram_block1a173.PORTAADDR12
address_a[12] => ram_block1a174.PORTAADDR12
address_a[12] => ram_block1a175.PORTAADDR12
address_a[12] => ram_block1a176.PORTAADDR12
address_a[12] => ram_block1a177.PORTAADDR12
address_a[12] => ram_block1a178.PORTAADDR12
address_a[12] => ram_block1a179.PORTAADDR12
address_a[12] => ram_block1a180.PORTAADDR12
address_a[12] => ram_block1a181.PORTAADDR12
address_a[12] => ram_block1a182.PORTAADDR12
address_a[12] => ram_block1a183.PORTAADDR12
address_a[12] => ram_block1a184.PORTAADDR12
address_a[12] => ram_block1a185.PORTAADDR12
address_a[12] => ram_block1a186.PORTAADDR12
address_a[12] => ram_block1a187.PORTAADDR12
address_a[12] => ram_block1a188.PORTAADDR12
address_a[12] => ram_block1a189.PORTAADDR12
address_a[12] => ram_block1a190.PORTAADDR12
address_a[12] => ram_block1a191.PORTAADDR12
address_a[12] => ram_block1a192.PORTAADDR12
address_a[12] => ram_block1a193.PORTAADDR12
address_a[12] => ram_block1a194.PORTAADDR12
address_a[12] => ram_block1a195.PORTAADDR12
address_a[12] => ram_block1a196.PORTAADDR12
address_a[12] => ram_block1a197.PORTAADDR12
address_a[12] => ram_block1a198.PORTAADDR12
address_a[12] => ram_block1a199.PORTAADDR12
address_a[12] => ram_block1a200.PORTAADDR12
address_a[12] => ram_block1a201.PORTAADDR12
address_a[12] => ram_block1a202.PORTAADDR12
address_a[12] => ram_block1a203.PORTAADDR12
address_a[12] => ram_block1a204.PORTAADDR12
address_a[12] => ram_block1a205.PORTAADDR12
address_a[12] => ram_block1a206.PORTAADDR12
address_a[12] => ram_block1a207.PORTAADDR12
address_a[12] => ram_block1a208.PORTAADDR12
address_a[12] => ram_block1a209.PORTAADDR12
address_a[12] => ram_block1a210.PORTAADDR12
address_a[12] => ram_block1a211.PORTAADDR12
address_a[12] => ram_block1a212.PORTAADDR12
address_a[12] => ram_block1a213.PORTAADDR12
address_a[12] => ram_block1a214.PORTAADDR12
address_a[12] => ram_block1a215.PORTAADDR12
address_a[12] => ram_block1a216.PORTAADDR12
address_a[12] => ram_block1a217.PORTAADDR12
address_a[12] => ram_block1a218.PORTAADDR12
address_a[12] => ram_block1a219.PORTAADDR12
address_a[12] => ram_block1a220.PORTAADDR12
address_a[12] => ram_block1a221.PORTAADDR12
address_a[12] => ram_block1a222.PORTAADDR12
address_a[12] => ram_block1a223.PORTAADDR12
address_a[12] => ram_block1a224.PORTAADDR12
address_a[12] => ram_block1a225.PORTAADDR12
address_a[12] => ram_block1a226.PORTAADDR12
address_a[12] => ram_block1a227.PORTAADDR12
address_a[12] => ram_block1a228.PORTAADDR12
address_a[12] => ram_block1a229.PORTAADDR12
address_a[12] => ram_block1a230.PORTAADDR12
address_a[12] => ram_block1a231.PORTAADDR12
address_a[12] => ram_block1a232.PORTAADDR12
address_a[12] => ram_block1a233.PORTAADDR12
address_a[12] => ram_block1a234.PORTAADDR12
address_a[12] => ram_block1a235.PORTAADDR12
address_a[12] => ram_block1a236.PORTAADDR12
address_a[12] => ram_block1a237.PORTAADDR12
address_a[12] => ram_block1a238.PORTAADDR12
address_a[12] => ram_block1a239.PORTAADDR12
address_a[12] => ram_block1a240.PORTAADDR12
address_a[12] => ram_block1a241.PORTAADDR12
address_a[12] => ram_block1a242.PORTAADDR12
address_a[12] => ram_block1a243.PORTAADDR12
address_a[12] => ram_block1a244.PORTAADDR12
address_a[12] => ram_block1a245.PORTAADDR12
address_a[12] => ram_block1a246.PORTAADDR12
address_a[12] => ram_block1a247.PORTAADDR12
address_a[12] => ram_block1a248.PORTAADDR12
address_a[12] => ram_block1a249.PORTAADDR12
address_a[12] => ram_block1a250.PORTAADDR12
address_a[12] => ram_block1a251.PORTAADDR12
address_a[12] => ram_block1a252.PORTAADDR12
address_a[12] => ram_block1a253.PORTAADDR12
address_a[12] => ram_block1a254.PORTAADDR12
address_a[12] => ram_block1a255.PORTAADDR12
address_a[12] => ram_block1a256.PORTAADDR12
address_a[12] => ram_block1a257.PORTAADDR12
address_a[12] => ram_block1a258.PORTAADDR12
address_a[12] => ram_block1a259.PORTAADDR12
address_a[12] => ram_block1a260.PORTAADDR12
address_a[12] => ram_block1a261.PORTAADDR12
address_a[12] => ram_block1a262.PORTAADDR12
address_a[12] => ram_block1a263.PORTAADDR12
address_a[12] => ram_block1a264.PORTAADDR12
address_a[12] => ram_block1a265.PORTAADDR12
address_a[12] => ram_block1a266.PORTAADDR12
address_a[12] => ram_block1a267.PORTAADDR12
address_a[12] => ram_block1a268.PORTAADDR12
address_a[12] => ram_block1a269.PORTAADDR12
address_a[12] => ram_block1a270.PORTAADDR12
address_a[12] => ram_block1a271.PORTAADDR12
address_a[12] => ram_block1a272.PORTAADDR12
address_a[12] => ram_block1a273.PORTAADDR12
address_a[12] => ram_block1a274.PORTAADDR12
address_a[12] => ram_block1a275.PORTAADDR12
address_a[12] => ram_block1a276.PORTAADDR12
address_a[12] => ram_block1a277.PORTAADDR12
address_a[12] => ram_block1a278.PORTAADDR12
address_a[12] => ram_block1a279.PORTAADDR12
address_a[12] => ram_block1a280.PORTAADDR12
address_a[12] => ram_block1a281.PORTAADDR12
address_a[12] => ram_block1a282.PORTAADDR12
address_a[12] => ram_block1a283.PORTAADDR12
address_a[12] => ram_block1a284.PORTAADDR12
address_a[12] => ram_block1a285.PORTAADDR12
address_a[12] => ram_block1a286.PORTAADDR12
address_a[12] => ram_block1a287.PORTAADDR12
address_a[12] => ram_block1a288.PORTAADDR12
address_a[12] => ram_block1a289.PORTAADDR12
address_a[12] => ram_block1a290.PORTAADDR12
address_a[12] => ram_block1a291.PORTAADDR12
address_a[12] => ram_block1a292.PORTAADDR12
address_a[12] => ram_block1a293.PORTAADDR12
address_a[12] => ram_block1a294.PORTAADDR12
address_a[12] => ram_block1a295.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_3na:decode2.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_3na:decode2.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_3na:decode2.data[2]
address_a[16] => address_reg_a[3].DATAIN
address_a[16] => decode_3na:decode2.data[3]
address_a[17] => address_reg_a[4].DATAIN
address_a[17] => decode_3na:decode2.data[4]
address_a[18] => address_reg_a[5].DATAIN
address_a[18] => decode_3na:decode2.data[5]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[0] => ram_block1a56.PORTBADDR
address_b[0] => ram_block1a57.PORTBADDR
address_b[0] => ram_block1a58.PORTBADDR
address_b[0] => ram_block1a59.PORTBADDR
address_b[0] => ram_block1a60.PORTBADDR
address_b[0] => ram_block1a61.PORTBADDR
address_b[0] => ram_block1a62.PORTBADDR
address_b[0] => ram_block1a63.PORTBADDR
address_b[0] => ram_block1a64.PORTBADDR
address_b[0] => ram_block1a65.PORTBADDR
address_b[0] => ram_block1a66.PORTBADDR
address_b[0] => ram_block1a67.PORTBADDR
address_b[0] => ram_block1a68.PORTBADDR
address_b[0] => ram_block1a69.PORTBADDR
address_b[0] => ram_block1a70.PORTBADDR
address_b[0] => ram_block1a71.PORTBADDR
address_b[0] => ram_block1a72.PORTBADDR
address_b[0] => ram_block1a73.PORTBADDR
address_b[0] => ram_block1a74.PORTBADDR
address_b[0] => ram_block1a75.PORTBADDR
address_b[0] => ram_block1a76.PORTBADDR
address_b[0] => ram_block1a77.PORTBADDR
address_b[0] => ram_block1a78.PORTBADDR
address_b[0] => ram_block1a79.PORTBADDR
address_b[0] => ram_block1a80.PORTBADDR
address_b[0] => ram_block1a81.PORTBADDR
address_b[0] => ram_block1a82.PORTBADDR
address_b[0] => ram_block1a83.PORTBADDR
address_b[0] => ram_block1a84.PORTBADDR
address_b[0] => ram_block1a85.PORTBADDR
address_b[0] => ram_block1a86.PORTBADDR
address_b[0] => ram_block1a87.PORTBADDR
address_b[0] => ram_block1a88.PORTBADDR
address_b[0] => ram_block1a89.PORTBADDR
address_b[0] => ram_block1a90.PORTBADDR
address_b[0] => ram_block1a91.PORTBADDR
address_b[0] => ram_block1a92.PORTBADDR
address_b[0] => ram_block1a93.PORTBADDR
address_b[0] => ram_block1a94.PORTBADDR
address_b[0] => ram_block1a95.PORTBADDR
address_b[0] => ram_block1a96.PORTBADDR
address_b[0] => ram_block1a97.PORTBADDR
address_b[0] => ram_block1a98.PORTBADDR
address_b[0] => ram_block1a99.PORTBADDR
address_b[0] => ram_block1a100.PORTBADDR
address_b[0] => ram_block1a101.PORTBADDR
address_b[0] => ram_block1a102.PORTBADDR
address_b[0] => ram_block1a103.PORTBADDR
address_b[0] => ram_block1a104.PORTBADDR
address_b[0] => ram_block1a105.PORTBADDR
address_b[0] => ram_block1a106.PORTBADDR
address_b[0] => ram_block1a107.PORTBADDR
address_b[0] => ram_block1a108.PORTBADDR
address_b[0] => ram_block1a109.PORTBADDR
address_b[0] => ram_block1a110.PORTBADDR
address_b[0] => ram_block1a111.PORTBADDR
address_b[0] => ram_block1a112.PORTBADDR
address_b[0] => ram_block1a113.PORTBADDR
address_b[0] => ram_block1a114.PORTBADDR
address_b[0] => ram_block1a115.PORTBADDR
address_b[0] => ram_block1a116.PORTBADDR
address_b[0] => ram_block1a117.PORTBADDR
address_b[0] => ram_block1a118.PORTBADDR
address_b[0] => ram_block1a119.PORTBADDR
address_b[0] => ram_block1a120.PORTBADDR
address_b[0] => ram_block1a121.PORTBADDR
address_b[0] => ram_block1a122.PORTBADDR
address_b[0] => ram_block1a123.PORTBADDR
address_b[0] => ram_block1a124.PORTBADDR
address_b[0] => ram_block1a125.PORTBADDR
address_b[0] => ram_block1a126.PORTBADDR
address_b[0] => ram_block1a127.PORTBADDR
address_b[0] => ram_block1a128.PORTBADDR
address_b[0] => ram_block1a129.PORTBADDR
address_b[0] => ram_block1a130.PORTBADDR
address_b[0] => ram_block1a131.PORTBADDR
address_b[0] => ram_block1a132.PORTBADDR
address_b[0] => ram_block1a133.PORTBADDR
address_b[0] => ram_block1a134.PORTBADDR
address_b[0] => ram_block1a135.PORTBADDR
address_b[0] => ram_block1a136.PORTBADDR
address_b[0] => ram_block1a137.PORTBADDR
address_b[0] => ram_block1a138.PORTBADDR
address_b[0] => ram_block1a139.PORTBADDR
address_b[0] => ram_block1a140.PORTBADDR
address_b[0] => ram_block1a141.PORTBADDR
address_b[0] => ram_block1a142.PORTBADDR
address_b[0] => ram_block1a143.PORTBADDR
address_b[0] => ram_block1a144.PORTBADDR
address_b[0] => ram_block1a145.PORTBADDR
address_b[0] => ram_block1a146.PORTBADDR
address_b[0] => ram_block1a147.PORTBADDR
address_b[0] => ram_block1a148.PORTBADDR
address_b[0] => ram_block1a149.PORTBADDR
address_b[0] => ram_block1a150.PORTBADDR
address_b[0] => ram_block1a151.PORTBADDR
address_b[0] => ram_block1a152.PORTBADDR
address_b[0] => ram_block1a153.PORTBADDR
address_b[0] => ram_block1a154.PORTBADDR
address_b[0] => ram_block1a155.PORTBADDR
address_b[0] => ram_block1a156.PORTBADDR
address_b[0] => ram_block1a157.PORTBADDR
address_b[0] => ram_block1a158.PORTBADDR
address_b[0] => ram_block1a159.PORTBADDR
address_b[0] => ram_block1a160.PORTBADDR
address_b[0] => ram_block1a161.PORTBADDR
address_b[0] => ram_block1a162.PORTBADDR
address_b[0] => ram_block1a163.PORTBADDR
address_b[0] => ram_block1a164.PORTBADDR
address_b[0] => ram_block1a165.PORTBADDR
address_b[0] => ram_block1a166.PORTBADDR
address_b[0] => ram_block1a167.PORTBADDR
address_b[0] => ram_block1a168.PORTBADDR
address_b[0] => ram_block1a169.PORTBADDR
address_b[0] => ram_block1a170.PORTBADDR
address_b[0] => ram_block1a171.PORTBADDR
address_b[0] => ram_block1a172.PORTBADDR
address_b[0] => ram_block1a173.PORTBADDR
address_b[0] => ram_block1a174.PORTBADDR
address_b[0] => ram_block1a175.PORTBADDR
address_b[0] => ram_block1a176.PORTBADDR
address_b[0] => ram_block1a177.PORTBADDR
address_b[0] => ram_block1a178.PORTBADDR
address_b[0] => ram_block1a179.PORTBADDR
address_b[0] => ram_block1a180.PORTBADDR
address_b[0] => ram_block1a181.PORTBADDR
address_b[0] => ram_block1a182.PORTBADDR
address_b[0] => ram_block1a183.PORTBADDR
address_b[0] => ram_block1a184.PORTBADDR
address_b[0] => ram_block1a185.PORTBADDR
address_b[0] => ram_block1a186.PORTBADDR
address_b[0] => ram_block1a187.PORTBADDR
address_b[0] => ram_block1a188.PORTBADDR
address_b[0] => ram_block1a189.PORTBADDR
address_b[0] => ram_block1a190.PORTBADDR
address_b[0] => ram_block1a191.PORTBADDR
address_b[0] => ram_block1a192.PORTBADDR
address_b[0] => ram_block1a193.PORTBADDR
address_b[0] => ram_block1a194.PORTBADDR
address_b[0] => ram_block1a195.PORTBADDR
address_b[0] => ram_block1a196.PORTBADDR
address_b[0] => ram_block1a197.PORTBADDR
address_b[0] => ram_block1a198.PORTBADDR
address_b[0] => ram_block1a199.PORTBADDR
address_b[0] => ram_block1a200.PORTBADDR
address_b[0] => ram_block1a201.PORTBADDR
address_b[0] => ram_block1a202.PORTBADDR
address_b[0] => ram_block1a203.PORTBADDR
address_b[0] => ram_block1a204.PORTBADDR
address_b[0] => ram_block1a205.PORTBADDR
address_b[0] => ram_block1a206.PORTBADDR
address_b[0] => ram_block1a207.PORTBADDR
address_b[0] => ram_block1a208.PORTBADDR
address_b[0] => ram_block1a209.PORTBADDR
address_b[0] => ram_block1a210.PORTBADDR
address_b[0] => ram_block1a211.PORTBADDR
address_b[0] => ram_block1a212.PORTBADDR
address_b[0] => ram_block1a213.PORTBADDR
address_b[0] => ram_block1a214.PORTBADDR
address_b[0] => ram_block1a215.PORTBADDR
address_b[0] => ram_block1a216.PORTBADDR
address_b[0] => ram_block1a217.PORTBADDR
address_b[0] => ram_block1a218.PORTBADDR
address_b[0] => ram_block1a219.PORTBADDR
address_b[0] => ram_block1a220.PORTBADDR
address_b[0] => ram_block1a221.PORTBADDR
address_b[0] => ram_block1a222.PORTBADDR
address_b[0] => ram_block1a223.PORTBADDR
address_b[0] => ram_block1a224.PORTBADDR
address_b[0] => ram_block1a225.PORTBADDR
address_b[0] => ram_block1a226.PORTBADDR
address_b[0] => ram_block1a227.PORTBADDR
address_b[0] => ram_block1a228.PORTBADDR
address_b[0] => ram_block1a229.PORTBADDR
address_b[0] => ram_block1a230.PORTBADDR
address_b[0] => ram_block1a231.PORTBADDR
address_b[0] => ram_block1a232.PORTBADDR
address_b[0] => ram_block1a233.PORTBADDR
address_b[0] => ram_block1a234.PORTBADDR
address_b[0] => ram_block1a235.PORTBADDR
address_b[0] => ram_block1a236.PORTBADDR
address_b[0] => ram_block1a237.PORTBADDR
address_b[0] => ram_block1a238.PORTBADDR
address_b[0] => ram_block1a239.PORTBADDR
address_b[0] => ram_block1a240.PORTBADDR
address_b[0] => ram_block1a241.PORTBADDR
address_b[0] => ram_block1a242.PORTBADDR
address_b[0] => ram_block1a243.PORTBADDR
address_b[0] => ram_block1a244.PORTBADDR
address_b[0] => ram_block1a245.PORTBADDR
address_b[0] => ram_block1a246.PORTBADDR
address_b[0] => ram_block1a247.PORTBADDR
address_b[0] => ram_block1a248.PORTBADDR
address_b[0] => ram_block1a249.PORTBADDR
address_b[0] => ram_block1a250.PORTBADDR
address_b[0] => ram_block1a251.PORTBADDR
address_b[0] => ram_block1a252.PORTBADDR
address_b[0] => ram_block1a253.PORTBADDR
address_b[0] => ram_block1a254.PORTBADDR
address_b[0] => ram_block1a255.PORTBADDR
address_b[0] => ram_block1a256.PORTBADDR
address_b[0] => ram_block1a257.PORTBADDR
address_b[0] => ram_block1a258.PORTBADDR
address_b[0] => ram_block1a259.PORTBADDR
address_b[0] => ram_block1a260.PORTBADDR
address_b[0] => ram_block1a261.PORTBADDR
address_b[0] => ram_block1a262.PORTBADDR
address_b[0] => ram_block1a263.PORTBADDR
address_b[0] => ram_block1a264.PORTBADDR
address_b[0] => ram_block1a265.PORTBADDR
address_b[0] => ram_block1a266.PORTBADDR
address_b[0] => ram_block1a267.PORTBADDR
address_b[0] => ram_block1a268.PORTBADDR
address_b[0] => ram_block1a269.PORTBADDR
address_b[0] => ram_block1a270.PORTBADDR
address_b[0] => ram_block1a271.PORTBADDR
address_b[0] => ram_block1a272.PORTBADDR
address_b[0] => ram_block1a273.PORTBADDR
address_b[0] => ram_block1a274.PORTBADDR
address_b[0] => ram_block1a275.PORTBADDR
address_b[0] => ram_block1a276.PORTBADDR
address_b[0] => ram_block1a277.PORTBADDR
address_b[0] => ram_block1a278.PORTBADDR
address_b[0] => ram_block1a279.PORTBADDR
address_b[0] => ram_block1a280.PORTBADDR
address_b[0] => ram_block1a281.PORTBADDR
address_b[0] => ram_block1a282.PORTBADDR
address_b[0] => ram_block1a283.PORTBADDR
address_b[0] => ram_block1a284.PORTBADDR
address_b[0] => ram_block1a285.PORTBADDR
address_b[0] => ram_block1a286.PORTBADDR
address_b[0] => ram_block1a287.PORTBADDR
address_b[0] => ram_block1a288.PORTBADDR
address_b[0] => ram_block1a289.PORTBADDR
address_b[0] => ram_block1a290.PORTBADDR
address_b[0] => ram_block1a291.PORTBADDR
address_b[0] => ram_block1a292.PORTBADDR
address_b[0] => ram_block1a293.PORTBADDR
address_b[0] => ram_block1a294.PORTBADDR
address_b[0] => ram_block1a295.PORTBADDR
address_b[0] => ram_block1a296.PORTBADDR
address_b[0] => ram_block1a297.PORTBADDR
address_b[0] => ram_block1a298.PORTBADDR
address_b[0] => ram_block1a299.PORTBADDR
address_b[0] => ram_block1a300.PORTBADDR
address_b[0] => ram_block1a301.PORTBADDR
address_b[0] => ram_block1a302.PORTBADDR
address_b[0] => ram_block1a303.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[1] => ram_block1a52.PORTBADDR1
address_b[1] => ram_block1a53.PORTBADDR1
address_b[1] => ram_block1a54.PORTBADDR1
address_b[1] => ram_block1a55.PORTBADDR1
address_b[1] => ram_block1a56.PORTBADDR1
address_b[1] => ram_block1a57.PORTBADDR1
address_b[1] => ram_block1a58.PORTBADDR1
address_b[1] => ram_block1a59.PORTBADDR1
address_b[1] => ram_block1a60.PORTBADDR1
address_b[1] => ram_block1a61.PORTBADDR1
address_b[1] => ram_block1a62.PORTBADDR1
address_b[1] => ram_block1a63.PORTBADDR1
address_b[1] => ram_block1a64.PORTBADDR1
address_b[1] => ram_block1a65.PORTBADDR1
address_b[1] => ram_block1a66.PORTBADDR1
address_b[1] => ram_block1a67.PORTBADDR1
address_b[1] => ram_block1a68.PORTBADDR1
address_b[1] => ram_block1a69.PORTBADDR1
address_b[1] => ram_block1a70.PORTBADDR1
address_b[1] => ram_block1a71.PORTBADDR1
address_b[1] => ram_block1a72.PORTBADDR1
address_b[1] => ram_block1a73.PORTBADDR1
address_b[1] => ram_block1a74.PORTBADDR1
address_b[1] => ram_block1a75.PORTBADDR1
address_b[1] => ram_block1a76.PORTBADDR1
address_b[1] => ram_block1a77.PORTBADDR1
address_b[1] => ram_block1a78.PORTBADDR1
address_b[1] => ram_block1a79.PORTBADDR1
address_b[1] => ram_block1a80.PORTBADDR1
address_b[1] => ram_block1a81.PORTBADDR1
address_b[1] => ram_block1a82.PORTBADDR1
address_b[1] => ram_block1a83.PORTBADDR1
address_b[1] => ram_block1a84.PORTBADDR1
address_b[1] => ram_block1a85.PORTBADDR1
address_b[1] => ram_block1a86.PORTBADDR1
address_b[1] => ram_block1a87.PORTBADDR1
address_b[1] => ram_block1a88.PORTBADDR1
address_b[1] => ram_block1a89.PORTBADDR1
address_b[1] => ram_block1a90.PORTBADDR1
address_b[1] => ram_block1a91.PORTBADDR1
address_b[1] => ram_block1a92.PORTBADDR1
address_b[1] => ram_block1a93.PORTBADDR1
address_b[1] => ram_block1a94.PORTBADDR1
address_b[1] => ram_block1a95.PORTBADDR1
address_b[1] => ram_block1a96.PORTBADDR1
address_b[1] => ram_block1a97.PORTBADDR1
address_b[1] => ram_block1a98.PORTBADDR1
address_b[1] => ram_block1a99.PORTBADDR1
address_b[1] => ram_block1a100.PORTBADDR1
address_b[1] => ram_block1a101.PORTBADDR1
address_b[1] => ram_block1a102.PORTBADDR1
address_b[1] => ram_block1a103.PORTBADDR1
address_b[1] => ram_block1a104.PORTBADDR1
address_b[1] => ram_block1a105.PORTBADDR1
address_b[1] => ram_block1a106.PORTBADDR1
address_b[1] => ram_block1a107.PORTBADDR1
address_b[1] => ram_block1a108.PORTBADDR1
address_b[1] => ram_block1a109.PORTBADDR1
address_b[1] => ram_block1a110.PORTBADDR1
address_b[1] => ram_block1a111.PORTBADDR1
address_b[1] => ram_block1a112.PORTBADDR1
address_b[1] => ram_block1a113.PORTBADDR1
address_b[1] => ram_block1a114.PORTBADDR1
address_b[1] => ram_block1a115.PORTBADDR1
address_b[1] => ram_block1a116.PORTBADDR1
address_b[1] => ram_block1a117.PORTBADDR1
address_b[1] => ram_block1a118.PORTBADDR1
address_b[1] => ram_block1a119.PORTBADDR1
address_b[1] => ram_block1a120.PORTBADDR1
address_b[1] => ram_block1a121.PORTBADDR1
address_b[1] => ram_block1a122.PORTBADDR1
address_b[1] => ram_block1a123.PORTBADDR1
address_b[1] => ram_block1a124.PORTBADDR1
address_b[1] => ram_block1a125.PORTBADDR1
address_b[1] => ram_block1a126.PORTBADDR1
address_b[1] => ram_block1a127.PORTBADDR1
address_b[1] => ram_block1a128.PORTBADDR1
address_b[1] => ram_block1a129.PORTBADDR1
address_b[1] => ram_block1a130.PORTBADDR1
address_b[1] => ram_block1a131.PORTBADDR1
address_b[1] => ram_block1a132.PORTBADDR1
address_b[1] => ram_block1a133.PORTBADDR1
address_b[1] => ram_block1a134.PORTBADDR1
address_b[1] => ram_block1a135.PORTBADDR1
address_b[1] => ram_block1a136.PORTBADDR1
address_b[1] => ram_block1a137.PORTBADDR1
address_b[1] => ram_block1a138.PORTBADDR1
address_b[1] => ram_block1a139.PORTBADDR1
address_b[1] => ram_block1a140.PORTBADDR1
address_b[1] => ram_block1a141.PORTBADDR1
address_b[1] => ram_block1a142.PORTBADDR1
address_b[1] => ram_block1a143.PORTBADDR1
address_b[1] => ram_block1a144.PORTBADDR1
address_b[1] => ram_block1a145.PORTBADDR1
address_b[1] => ram_block1a146.PORTBADDR1
address_b[1] => ram_block1a147.PORTBADDR1
address_b[1] => ram_block1a148.PORTBADDR1
address_b[1] => ram_block1a149.PORTBADDR1
address_b[1] => ram_block1a150.PORTBADDR1
address_b[1] => ram_block1a151.PORTBADDR1
address_b[1] => ram_block1a152.PORTBADDR1
address_b[1] => ram_block1a153.PORTBADDR1
address_b[1] => ram_block1a154.PORTBADDR1
address_b[1] => ram_block1a155.PORTBADDR1
address_b[1] => ram_block1a156.PORTBADDR1
address_b[1] => ram_block1a157.PORTBADDR1
address_b[1] => ram_block1a158.PORTBADDR1
address_b[1] => ram_block1a159.PORTBADDR1
address_b[1] => ram_block1a160.PORTBADDR1
address_b[1] => ram_block1a161.PORTBADDR1
address_b[1] => ram_block1a162.PORTBADDR1
address_b[1] => ram_block1a163.PORTBADDR1
address_b[1] => ram_block1a164.PORTBADDR1
address_b[1] => ram_block1a165.PORTBADDR1
address_b[1] => ram_block1a166.PORTBADDR1
address_b[1] => ram_block1a167.PORTBADDR1
address_b[1] => ram_block1a168.PORTBADDR1
address_b[1] => ram_block1a169.PORTBADDR1
address_b[1] => ram_block1a170.PORTBADDR1
address_b[1] => ram_block1a171.PORTBADDR1
address_b[1] => ram_block1a172.PORTBADDR1
address_b[1] => ram_block1a173.PORTBADDR1
address_b[1] => ram_block1a174.PORTBADDR1
address_b[1] => ram_block1a175.PORTBADDR1
address_b[1] => ram_block1a176.PORTBADDR1
address_b[1] => ram_block1a177.PORTBADDR1
address_b[1] => ram_block1a178.PORTBADDR1
address_b[1] => ram_block1a179.PORTBADDR1
address_b[1] => ram_block1a180.PORTBADDR1
address_b[1] => ram_block1a181.PORTBADDR1
address_b[1] => ram_block1a182.PORTBADDR1
address_b[1] => ram_block1a183.PORTBADDR1
address_b[1] => ram_block1a184.PORTBADDR1
address_b[1] => ram_block1a185.PORTBADDR1
address_b[1] => ram_block1a186.PORTBADDR1
address_b[1] => ram_block1a187.PORTBADDR1
address_b[1] => ram_block1a188.PORTBADDR1
address_b[1] => ram_block1a189.PORTBADDR1
address_b[1] => ram_block1a190.PORTBADDR1
address_b[1] => ram_block1a191.PORTBADDR1
address_b[1] => ram_block1a192.PORTBADDR1
address_b[1] => ram_block1a193.PORTBADDR1
address_b[1] => ram_block1a194.PORTBADDR1
address_b[1] => ram_block1a195.PORTBADDR1
address_b[1] => ram_block1a196.PORTBADDR1
address_b[1] => ram_block1a197.PORTBADDR1
address_b[1] => ram_block1a198.PORTBADDR1
address_b[1] => ram_block1a199.PORTBADDR1
address_b[1] => ram_block1a200.PORTBADDR1
address_b[1] => ram_block1a201.PORTBADDR1
address_b[1] => ram_block1a202.PORTBADDR1
address_b[1] => ram_block1a203.PORTBADDR1
address_b[1] => ram_block1a204.PORTBADDR1
address_b[1] => ram_block1a205.PORTBADDR1
address_b[1] => ram_block1a206.PORTBADDR1
address_b[1] => ram_block1a207.PORTBADDR1
address_b[1] => ram_block1a208.PORTBADDR1
address_b[1] => ram_block1a209.PORTBADDR1
address_b[1] => ram_block1a210.PORTBADDR1
address_b[1] => ram_block1a211.PORTBADDR1
address_b[1] => ram_block1a212.PORTBADDR1
address_b[1] => ram_block1a213.PORTBADDR1
address_b[1] => ram_block1a214.PORTBADDR1
address_b[1] => ram_block1a215.PORTBADDR1
address_b[1] => ram_block1a216.PORTBADDR1
address_b[1] => ram_block1a217.PORTBADDR1
address_b[1] => ram_block1a218.PORTBADDR1
address_b[1] => ram_block1a219.PORTBADDR1
address_b[1] => ram_block1a220.PORTBADDR1
address_b[1] => ram_block1a221.PORTBADDR1
address_b[1] => ram_block1a222.PORTBADDR1
address_b[1] => ram_block1a223.PORTBADDR1
address_b[1] => ram_block1a224.PORTBADDR1
address_b[1] => ram_block1a225.PORTBADDR1
address_b[1] => ram_block1a226.PORTBADDR1
address_b[1] => ram_block1a227.PORTBADDR1
address_b[1] => ram_block1a228.PORTBADDR1
address_b[1] => ram_block1a229.PORTBADDR1
address_b[1] => ram_block1a230.PORTBADDR1
address_b[1] => ram_block1a231.PORTBADDR1
address_b[1] => ram_block1a232.PORTBADDR1
address_b[1] => ram_block1a233.PORTBADDR1
address_b[1] => ram_block1a234.PORTBADDR1
address_b[1] => ram_block1a235.PORTBADDR1
address_b[1] => ram_block1a236.PORTBADDR1
address_b[1] => ram_block1a237.PORTBADDR1
address_b[1] => ram_block1a238.PORTBADDR1
address_b[1] => ram_block1a239.PORTBADDR1
address_b[1] => ram_block1a240.PORTBADDR1
address_b[1] => ram_block1a241.PORTBADDR1
address_b[1] => ram_block1a242.PORTBADDR1
address_b[1] => ram_block1a243.PORTBADDR1
address_b[1] => ram_block1a244.PORTBADDR1
address_b[1] => ram_block1a245.PORTBADDR1
address_b[1] => ram_block1a246.PORTBADDR1
address_b[1] => ram_block1a247.PORTBADDR1
address_b[1] => ram_block1a248.PORTBADDR1
address_b[1] => ram_block1a249.PORTBADDR1
address_b[1] => ram_block1a250.PORTBADDR1
address_b[1] => ram_block1a251.PORTBADDR1
address_b[1] => ram_block1a252.PORTBADDR1
address_b[1] => ram_block1a253.PORTBADDR1
address_b[1] => ram_block1a254.PORTBADDR1
address_b[1] => ram_block1a255.PORTBADDR1
address_b[1] => ram_block1a256.PORTBADDR1
address_b[1] => ram_block1a257.PORTBADDR1
address_b[1] => ram_block1a258.PORTBADDR1
address_b[1] => ram_block1a259.PORTBADDR1
address_b[1] => ram_block1a260.PORTBADDR1
address_b[1] => ram_block1a261.PORTBADDR1
address_b[1] => ram_block1a262.PORTBADDR1
address_b[1] => ram_block1a263.PORTBADDR1
address_b[1] => ram_block1a264.PORTBADDR1
address_b[1] => ram_block1a265.PORTBADDR1
address_b[1] => ram_block1a266.PORTBADDR1
address_b[1] => ram_block1a267.PORTBADDR1
address_b[1] => ram_block1a268.PORTBADDR1
address_b[1] => ram_block1a269.PORTBADDR1
address_b[1] => ram_block1a270.PORTBADDR1
address_b[1] => ram_block1a271.PORTBADDR1
address_b[1] => ram_block1a272.PORTBADDR1
address_b[1] => ram_block1a273.PORTBADDR1
address_b[1] => ram_block1a274.PORTBADDR1
address_b[1] => ram_block1a275.PORTBADDR1
address_b[1] => ram_block1a276.PORTBADDR1
address_b[1] => ram_block1a277.PORTBADDR1
address_b[1] => ram_block1a278.PORTBADDR1
address_b[1] => ram_block1a279.PORTBADDR1
address_b[1] => ram_block1a280.PORTBADDR1
address_b[1] => ram_block1a281.PORTBADDR1
address_b[1] => ram_block1a282.PORTBADDR1
address_b[1] => ram_block1a283.PORTBADDR1
address_b[1] => ram_block1a284.PORTBADDR1
address_b[1] => ram_block1a285.PORTBADDR1
address_b[1] => ram_block1a286.PORTBADDR1
address_b[1] => ram_block1a287.PORTBADDR1
address_b[1] => ram_block1a288.PORTBADDR1
address_b[1] => ram_block1a289.PORTBADDR1
address_b[1] => ram_block1a290.PORTBADDR1
address_b[1] => ram_block1a291.PORTBADDR1
address_b[1] => ram_block1a292.PORTBADDR1
address_b[1] => ram_block1a293.PORTBADDR1
address_b[1] => ram_block1a294.PORTBADDR1
address_b[1] => ram_block1a295.PORTBADDR1
address_b[1] => ram_block1a296.PORTBADDR1
address_b[1] => ram_block1a297.PORTBADDR1
address_b[1] => ram_block1a298.PORTBADDR1
address_b[1] => ram_block1a299.PORTBADDR1
address_b[1] => ram_block1a300.PORTBADDR1
address_b[1] => ram_block1a301.PORTBADDR1
address_b[1] => ram_block1a302.PORTBADDR1
address_b[1] => ram_block1a303.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[2] => ram_block1a50.PORTBADDR2
address_b[2] => ram_block1a51.PORTBADDR2
address_b[2] => ram_block1a52.PORTBADDR2
address_b[2] => ram_block1a53.PORTBADDR2
address_b[2] => ram_block1a54.PORTBADDR2
address_b[2] => ram_block1a55.PORTBADDR2
address_b[2] => ram_block1a56.PORTBADDR2
address_b[2] => ram_block1a57.PORTBADDR2
address_b[2] => ram_block1a58.PORTBADDR2
address_b[2] => ram_block1a59.PORTBADDR2
address_b[2] => ram_block1a60.PORTBADDR2
address_b[2] => ram_block1a61.PORTBADDR2
address_b[2] => ram_block1a62.PORTBADDR2
address_b[2] => ram_block1a63.PORTBADDR2
address_b[2] => ram_block1a64.PORTBADDR2
address_b[2] => ram_block1a65.PORTBADDR2
address_b[2] => ram_block1a66.PORTBADDR2
address_b[2] => ram_block1a67.PORTBADDR2
address_b[2] => ram_block1a68.PORTBADDR2
address_b[2] => ram_block1a69.PORTBADDR2
address_b[2] => ram_block1a70.PORTBADDR2
address_b[2] => ram_block1a71.PORTBADDR2
address_b[2] => ram_block1a72.PORTBADDR2
address_b[2] => ram_block1a73.PORTBADDR2
address_b[2] => ram_block1a74.PORTBADDR2
address_b[2] => ram_block1a75.PORTBADDR2
address_b[2] => ram_block1a76.PORTBADDR2
address_b[2] => ram_block1a77.PORTBADDR2
address_b[2] => ram_block1a78.PORTBADDR2
address_b[2] => ram_block1a79.PORTBADDR2
address_b[2] => ram_block1a80.PORTBADDR2
address_b[2] => ram_block1a81.PORTBADDR2
address_b[2] => ram_block1a82.PORTBADDR2
address_b[2] => ram_block1a83.PORTBADDR2
address_b[2] => ram_block1a84.PORTBADDR2
address_b[2] => ram_block1a85.PORTBADDR2
address_b[2] => ram_block1a86.PORTBADDR2
address_b[2] => ram_block1a87.PORTBADDR2
address_b[2] => ram_block1a88.PORTBADDR2
address_b[2] => ram_block1a89.PORTBADDR2
address_b[2] => ram_block1a90.PORTBADDR2
address_b[2] => ram_block1a91.PORTBADDR2
address_b[2] => ram_block1a92.PORTBADDR2
address_b[2] => ram_block1a93.PORTBADDR2
address_b[2] => ram_block1a94.PORTBADDR2
address_b[2] => ram_block1a95.PORTBADDR2
address_b[2] => ram_block1a96.PORTBADDR2
address_b[2] => ram_block1a97.PORTBADDR2
address_b[2] => ram_block1a98.PORTBADDR2
address_b[2] => ram_block1a99.PORTBADDR2
address_b[2] => ram_block1a100.PORTBADDR2
address_b[2] => ram_block1a101.PORTBADDR2
address_b[2] => ram_block1a102.PORTBADDR2
address_b[2] => ram_block1a103.PORTBADDR2
address_b[2] => ram_block1a104.PORTBADDR2
address_b[2] => ram_block1a105.PORTBADDR2
address_b[2] => ram_block1a106.PORTBADDR2
address_b[2] => ram_block1a107.PORTBADDR2
address_b[2] => ram_block1a108.PORTBADDR2
address_b[2] => ram_block1a109.PORTBADDR2
address_b[2] => ram_block1a110.PORTBADDR2
address_b[2] => ram_block1a111.PORTBADDR2
address_b[2] => ram_block1a112.PORTBADDR2
address_b[2] => ram_block1a113.PORTBADDR2
address_b[2] => ram_block1a114.PORTBADDR2
address_b[2] => ram_block1a115.PORTBADDR2
address_b[2] => ram_block1a116.PORTBADDR2
address_b[2] => ram_block1a117.PORTBADDR2
address_b[2] => ram_block1a118.PORTBADDR2
address_b[2] => ram_block1a119.PORTBADDR2
address_b[2] => ram_block1a120.PORTBADDR2
address_b[2] => ram_block1a121.PORTBADDR2
address_b[2] => ram_block1a122.PORTBADDR2
address_b[2] => ram_block1a123.PORTBADDR2
address_b[2] => ram_block1a124.PORTBADDR2
address_b[2] => ram_block1a125.PORTBADDR2
address_b[2] => ram_block1a126.PORTBADDR2
address_b[2] => ram_block1a127.PORTBADDR2
address_b[2] => ram_block1a128.PORTBADDR2
address_b[2] => ram_block1a129.PORTBADDR2
address_b[2] => ram_block1a130.PORTBADDR2
address_b[2] => ram_block1a131.PORTBADDR2
address_b[2] => ram_block1a132.PORTBADDR2
address_b[2] => ram_block1a133.PORTBADDR2
address_b[2] => ram_block1a134.PORTBADDR2
address_b[2] => ram_block1a135.PORTBADDR2
address_b[2] => ram_block1a136.PORTBADDR2
address_b[2] => ram_block1a137.PORTBADDR2
address_b[2] => ram_block1a138.PORTBADDR2
address_b[2] => ram_block1a139.PORTBADDR2
address_b[2] => ram_block1a140.PORTBADDR2
address_b[2] => ram_block1a141.PORTBADDR2
address_b[2] => ram_block1a142.PORTBADDR2
address_b[2] => ram_block1a143.PORTBADDR2
address_b[2] => ram_block1a144.PORTBADDR2
address_b[2] => ram_block1a145.PORTBADDR2
address_b[2] => ram_block1a146.PORTBADDR2
address_b[2] => ram_block1a147.PORTBADDR2
address_b[2] => ram_block1a148.PORTBADDR2
address_b[2] => ram_block1a149.PORTBADDR2
address_b[2] => ram_block1a150.PORTBADDR2
address_b[2] => ram_block1a151.PORTBADDR2
address_b[2] => ram_block1a152.PORTBADDR2
address_b[2] => ram_block1a153.PORTBADDR2
address_b[2] => ram_block1a154.PORTBADDR2
address_b[2] => ram_block1a155.PORTBADDR2
address_b[2] => ram_block1a156.PORTBADDR2
address_b[2] => ram_block1a157.PORTBADDR2
address_b[2] => ram_block1a158.PORTBADDR2
address_b[2] => ram_block1a159.PORTBADDR2
address_b[2] => ram_block1a160.PORTBADDR2
address_b[2] => ram_block1a161.PORTBADDR2
address_b[2] => ram_block1a162.PORTBADDR2
address_b[2] => ram_block1a163.PORTBADDR2
address_b[2] => ram_block1a164.PORTBADDR2
address_b[2] => ram_block1a165.PORTBADDR2
address_b[2] => ram_block1a166.PORTBADDR2
address_b[2] => ram_block1a167.PORTBADDR2
address_b[2] => ram_block1a168.PORTBADDR2
address_b[2] => ram_block1a169.PORTBADDR2
address_b[2] => ram_block1a170.PORTBADDR2
address_b[2] => ram_block1a171.PORTBADDR2
address_b[2] => ram_block1a172.PORTBADDR2
address_b[2] => ram_block1a173.PORTBADDR2
address_b[2] => ram_block1a174.PORTBADDR2
address_b[2] => ram_block1a175.PORTBADDR2
address_b[2] => ram_block1a176.PORTBADDR2
address_b[2] => ram_block1a177.PORTBADDR2
address_b[2] => ram_block1a178.PORTBADDR2
address_b[2] => ram_block1a179.PORTBADDR2
address_b[2] => ram_block1a180.PORTBADDR2
address_b[2] => ram_block1a181.PORTBADDR2
address_b[2] => ram_block1a182.PORTBADDR2
address_b[2] => ram_block1a183.PORTBADDR2
address_b[2] => ram_block1a184.PORTBADDR2
address_b[2] => ram_block1a185.PORTBADDR2
address_b[2] => ram_block1a186.PORTBADDR2
address_b[2] => ram_block1a187.PORTBADDR2
address_b[2] => ram_block1a188.PORTBADDR2
address_b[2] => ram_block1a189.PORTBADDR2
address_b[2] => ram_block1a190.PORTBADDR2
address_b[2] => ram_block1a191.PORTBADDR2
address_b[2] => ram_block1a192.PORTBADDR2
address_b[2] => ram_block1a193.PORTBADDR2
address_b[2] => ram_block1a194.PORTBADDR2
address_b[2] => ram_block1a195.PORTBADDR2
address_b[2] => ram_block1a196.PORTBADDR2
address_b[2] => ram_block1a197.PORTBADDR2
address_b[2] => ram_block1a198.PORTBADDR2
address_b[2] => ram_block1a199.PORTBADDR2
address_b[2] => ram_block1a200.PORTBADDR2
address_b[2] => ram_block1a201.PORTBADDR2
address_b[2] => ram_block1a202.PORTBADDR2
address_b[2] => ram_block1a203.PORTBADDR2
address_b[2] => ram_block1a204.PORTBADDR2
address_b[2] => ram_block1a205.PORTBADDR2
address_b[2] => ram_block1a206.PORTBADDR2
address_b[2] => ram_block1a207.PORTBADDR2
address_b[2] => ram_block1a208.PORTBADDR2
address_b[2] => ram_block1a209.PORTBADDR2
address_b[2] => ram_block1a210.PORTBADDR2
address_b[2] => ram_block1a211.PORTBADDR2
address_b[2] => ram_block1a212.PORTBADDR2
address_b[2] => ram_block1a213.PORTBADDR2
address_b[2] => ram_block1a214.PORTBADDR2
address_b[2] => ram_block1a215.PORTBADDR2
address_b[2] => ram_block1a216.PORTBADDR2
address_b[2] => ram_block1a217.PORTBADDR2
address_b[2] => ram_block1a218.PORTBADDR2
address_b[2] => ram_block1a219.PORTBADDR2
address_b[2] => ram_block1a220.PORTBADDR2
address_b[2] => ram_block1a221.PORTBADDR2
address_b[2] => ram_block1a222.PORTBADDR2
address_b[2] => ram_block1a223.PORTBADDR2
address_b[2] => ram_block1a224.PORTBADDR2
address_b[2] => ram_block1a225.PORTBADDR2
address_b[2] => ram_block1a226.PORTBADDR2
address_b[2] => ram_block1a227.PORTBADDR2
address_b[2] => ram_block1a228.PORTBADDR2
address_b[2] => ram_block1a229.PORTBADDR2
address_b[2] => ram_block1a230.PORTBADDR2
address_b[2] => ram_block1a231.PORTBADDR2
address_b[2] => ram_block1a232.PORTBADDR2
address_b[2] => ram_block1a233.PORTBADDR2
address_b[2] => ram_block1a234.PORTBADDR2
address_b[2] => ram_block1a235.PORTBADDR2
address_b[2] => ram_block1a236.PORTBADDR2
address_b[2] => ram_block1a237.PORTBADDR2
address_b[2] => ram_block1a238.PORTBADDR2
address_b[2] => ram_block1a239.PORTBADDR2
address_b[2] => ram_block1a240.PORTBADDR2
address_b[2] => ram_block1a241.PORTBADDR2
address_b[2] => ram_block1a242.PORTBADDR2
address_b[2] => ram_block1a243.PORTBADDR2
address_b[2] => ram_block1a244.PORTBADDR2
address_b[2] => ram_block1a245.PORTBADDR2
address_b[2] => ram_block1a246.PORTBADDR2
address_b[2] => ram_block1a247.PORTBADDR2
address_b[2] => ram_block1a248.PORTBADDR2
address_b[2] => ram_block1a249.PORTBADDR2
address_b[2] => ram_block1a250.PORTBADDR2
address_b[2] => ram_block1a251.PORTBADDR2
address_b[2] => ram_block1a252.PORTBADDR2
address_b[2] => ram_block1a253.PORTBADDR2
address_b[2] => ram_block1a254.PORTBADDR2
address_b[2] => ram_block1a255.PORTBADDR2
address_b[2] => ram_block1a256.PORTBADDR2
address_b[2] => ram_block1a257.PORTBADDR2
address_b[2] => ram_block1a258.PORTBADDR2
address_b[2] => ram_block1a259.PORTBADDR2
address_b[2] => ram_block1a260.PORTBADDR2
address_b[2] => ram_block1a261.PORTBADDR2
address_b[2] => ram_block1a262.PORTBADDR2
address_b[2] => ram_block1a263.PORTBADDR2
address_b[2] => ram_block1a264.PORTBADDR2
address_b[2] => ram_block1a265.PORTBADDR2
address_b[2] => ram_block1a266.PORTBADDR2
address_b[2] => ram_block1a267.PORTBADDR2
address_b[2] => ram_block1a268.PORTBADDR2
address_b[2] => ram_block1a269.PORTBADDR2
address_b[2] => ram_block1a270.PORTBADDR2
address_b[2] => ram_block1a271.PORTBADDR2
address_b[2] => ram_block1a272.PORTBADDR2
address_b[2] => ram_block1a273.PORTBADDR2
address_b[2] => ram_block1a274.PORTBADDR2
address_b[2] => ram_block1a275.PORTBADDR2
address_b[2] => ram_block1a276.PORTBADDR2
address_b[2] => ram_block1a277.PORTBADDR2
address_b[2] => ram_block1a278.PORTBADDR2
address_b[2] => ram_block1a279.PORTBADDR2
address_b[2] => ram_block1a280.PORTBADDR2
address_b[2] => ram_block1a281.PORTBADDR2
address_b[2] => ram_block1a282.PORTBADDR2
address_b[2] => ram_block1a283.PORTBADDR2
address_b[2] => ram_block1a284.PORTBADDR2
address_b[2] => ram_block1a285.PORTBADDR2
address_b[2] => ram_block1a286.PORTBADDR2
address_b[2] => ram_block1a287.PORTBADDR2
address_b[2] => ram_block1a288.PORTBADDR2
address_b[2] => ram_block1a289.PORTBADDR2
address_b[2] => ram_block1a290.PORTBADDR2
address_b[2] => ram_block1a291.PORTBADDR2
address_b[2] => ram_block1a292.PORTBADDR2
address_b[2] => ram_block1a293.PORTBADDR2
address_b[2] => ram_block1a294.PORTBADDR2
address_b[2] => ram_block1a295.PORTBADDR2
address_b[2] => ram_block1a296.PORTBADDR2
address_b[2] => ram_block1a297.PORTBADDR2
address_b[2] => ram_block1a298.PORTBADDR2
address_b[2] => ram_block1a299.PORTBADDR2
address_b[2] => ram_block1a300.PORTBADDR2
address_b[2] => ram_block1a301.PORTBADDR2
address_b[2] => ram_block1a302.PORTBADDR2
address_b[2] => ram_block1a303.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[3] => ram_block1a46.PORTBADDR3
address_b[3] => ram_block1a47.PORTBADDR3
address_b[3] => ram_block1a48.PORTBADDR3
address_b[3] => ram_block1a49.PORTBADDR3
address_b[3] => ram_block1a50.PORTBADDR3
address_b[3] => ram_block1a51.PORTBADDR3
address_b[3] => ram_block1a52.PORTBADDR3
address_b[3] => ram_block1a53.PORTBADDR3
address_b[3] => ram_block1a54.PORTBADDR3
address_b[3] => ram_block1a55.PORTBADDR3
address_b[3] => ram_block1a56.PORTBADDR3
address_b[3] => ram_block1a57.PORTBADDR3
address_b[3] => ram_block1a58.PORTBADDR3
address_b[3] => ram_block1a59.PORTBADDR3
address_b[3] => ram_block1a60.PORTBADDR3
address_b[3] => ram_block1a61.PORTBADDR3
address_b[3] => ram_block1a62.PORTBADDR3
address_b[3] => ram_block1a63.PORTBADDR3
address_b[3] => ram_block1a64.PORTBADDR3
address_b[3] => ram_block1a65.PORTBADDR3
address_b[3] => ram_block1a66.PORTBADDR3
address_b[3] => ram_block1a67.PORTBADDR3
address_b[3] => ram_block1a68.PORTBADDR3
address_b[3] => ram_block1a69.PORTBADDR3
address_b[3] => ram_block1a70.PORTBADDR3
address_b[3] => ram_block1a71.PORTBADDR3
address_b[3] => ram_block1a72.PORTBADDR3
address_b[3] => ram_block1a73.PORTBADDR3
address_b[3] => ram_block1a74.PORTBADDR3
address_b[3] => ram_block1a75.PORTBADDR3
address_b[3] => ram_block1a76.PORTBADDR3
address_b[3] => ram_block1a77.PORTBADDR3
address_b[3] => ram_block1a78.PORTBADDR3
address_b[3] => ram_block1a79.PORTBADDR3
address_b[3] => ram_block1a80.PORTBADDR3
address_b[3] => ram_block1a81.PORTBADDR3
address_b[3] => ram_block1a82.PORTBADDR3
address_b[3] => ram_block1a83.PORTBADDR3
address_b[3] => ram_block1a84.PORTBADDR3
address_b[3] => ram_block1a85.PORTBADDR3
address_b[3] => ram_block1a86.PORTBADDR3
address_b[3] => ram_block1a87.PORTBADDR3
address_b[3] => ram_block1a88.PORTBADDR3
address_b[3] => ram_block1a89.PORTBADDR3
address_b[3] => ram_block1a90.PORTBADDR3
address_b[3] => ram_block1a91.PORTBADDR3
address_b[3] => ram_block1a92.PORTBADDR3
address_b[3] => ram_block1a93.PORTBADDR3
address_b[3] => ram_block1a94.PORTBADDR3
address_b[3] => ram_block1a95.PORTBADDR3
address_b[3] => ram_block1a96.PORTBADDR3
address_b[3] => ram_block1a97.PORTBADDR3
address_b[3] => ram_block1a98.PORTBADDR3
address_b[3] => ram_block1a99.PORTBADDR3
address_b[3] => ram_block1a100.PORTBADDR3
address_b[3] => ram_block1a101.PORTBADDR3
address_b[3] => ram_block1a102.PORTBADDR3
address_b[3] => ram_block1a103.PORTBADDR3
address_b[3] => ram_block1a104.PORTBADDR3
address_b[3] => ram_block1a105.PORTBADDR3
address_b[3] => ram_block1a106.PORTBADDR3
address_b[3] => ram_block1a107.PORTBADDR3
address_b[3] => ram_block1a108.PORTBADDR3
address_b[3] => ram_block1a109.PORTBADDR3
address_b[3] => ram_block1a110.PORTBADDR3
address_b[3] => ram_block1a111.PORTBADDR3
address_b[3] => ram_block1a112.PORTBADDR3
address_b[3] => ram_block1a113.PORTBADDR3
address_b[3] => ram_block1a114.PORTBADDR3
address_b[3] => ram_block1a115.PORTBADDR3
address_b[3] => ram_block1a116.PORTBADDR3
address_b[3] => ram_block1a117.PORTBADDR3
address_b[3] => ram_block1a118.PORTBADDR3
address_b[3] => ram_block1a119.PORTBADDR3
address_b[3] => ram_block1a120.PORTBADDR3
address_b[3] => ram_block1a121.PORTBADDR3
address_b[3] => ram_block1a122.PORTBADDR3
address_b[3] => ram_block1a123.PORTBADDR3
address_b[3] => ram_block1a124.PORTBADDR3
address_b[3] => ram_block1a125.PORTBADDR3
address_b[3] => ram_block1a126.PORTBADDR3
address_b[3] => ram_block1a127.PORTBADDR3
address_b[3] => ram_block1a128.PORTBADDR3
address_b[3] => ram_block1a129.PORTBADDR3
address_b[3] => ram_block1a130.PORTBADDR3
address_b[3] => ram_block1a131.PORTBADDR3
address_b[3] => ram_block1a132.PORTBADDR3
address_b[3] => ram_block1a133.PORTBADDR3
address_b[3] => ram_block1a134.PORTBADDR3
address_b[3] => ram_block1a135.PORTBADDR3
address_b[3] => ram_block1a136.PORTBADDR3
address_b[3] => ram_block1a137.PORTBADDR3
address_b[3] => ram_block1a138.PORTBADDR3
address_b[3] => ram_block1a139.PORTBADDR3
address_b[3] => ram_block1a140.PORTBADDR3
address_b[3] => ram_block1a141.PORTBADDR3
address_b[3] => ram_block1a142.PORTBADDR3
address_b[3] => ram_block1a143.PORTBADDR3
address_b[3] => ram_block1a144.PORTBADDR3
address_b[3] => ram_block1a145.PORTBADDR3
address_b[3] => ram_block1a146.PORTBADDR3
address_b[3] => ram_block1a147.PORTBADDR3
address_b[3] => ram_block1a148.PORTBADDR3
address_b[3] => ram_block1a149.PORTBADDR3
address_b[3] => ram_block1a150.PORTBADDR3
address_b[3] => ram_block1a151.PORTBADDR3
address_b[3] => ram_block1a152.PORTBADDR3
address_b[3] => ram_block1a153.PORTBADDR3
address_b[3] => ram_block1a154.PORTBADDR3
address_b[3] => ram_block1a155.PORTBADDR3
address_b[3] => ram_block1a156.PORTBADDR3
address_b[3] => ram_block1a157.PORTBADDR3
address_b[3] => ram_block1a158.PORTBADDR3
address_b[3] => ram_block1a159.PORTBADDR3
address_b[3] => ram_block1a160.PORTBADDR3
address_b[3] => ram_block1a161.PORTBADDR3
address_b[3] => ram_block1a162.PORTBADDR3
address_b[3] => ram_block1a163.PORTBADDR3
address_b[3] => ram_block1a164.PORTBADDR3
address_b[3] => ram_block1a165.PORTBADDR3
address_b[3] => ram_block1a166.PORTBADDR3
address_b[3] => ram_block1a167.PORTBADDR3
address_b[3] => ram_block1a168.PORTBADDR3
address_b[3] => ram_block1a169.PORTBADDR3
address_b[3] => ram_block1a170.PORTBADDR3
address_b[3] => ram_block1a171.PORTBADDR3
address_b[3] => ram_block1a172.PORTBADDR3
address_b[3] => ram_block1a173.PORTBADDR3
address_b[3] => ram_block1a174.PORTBADDR3
address_b[3] => ram_block1a175.PORTBADDR3
address_b[3] => ram_block1a176.PORTBADDR3
address_b[3] => ram_block1a177.PORTBADDR3
address_b[3] => ram_block1a178.PORTBADDR3
address_b[3] => ram_block1a179.PORTBADDR3
address_b[3] => ram_block1a180.PORTBADDR3
address_b[3] => ram_block1a181.PORTBADDR3
address_b[3] => ram_block1a182.PORTBADDR3
address_b[3] => ram_block1a183.PORTBADDR3
address_b[3] => ram_block1a184.PORTBADDR3
address_b[3] => ram_block1a185.PORTBADDR3
address_b[3] => ram_block1a186.PORTBADDR3
address_b[3] => ram_block1a187.PORTBADDR3
address_b[3] => ram_block1a188.PORTBADDR3
address_b[3] => ram_block1a189.PORTBADDR3
address_b[3] => ram_block1a190.PORTBADDR3
address_b[3] => ram_block1a191.PORTBADDR3
address_b[3] => ram_block1a192.PORTBADDR3
address_b[3] => ram_block1a193.PORTBADDR3
address_b[3] => ram_block1a194.PORTBADDR3
address_b[3] => ram_block1a195.PORTBADDR3
address_b[3] => ram_block1a196.PORTBADDR3
address_b[3] => ram_block1a197.PORTBADDR3
address_b[3] => ram_block1a198.PORTBADDR3
address_b[3] => ram_block1a199.PORTBADDR3
address_b[3] => ram_block1a200.PORTBADDR3
address_b[3] => ram_block1a201.PORTBADDR3
address_b[3] => ram_block1a202.PORTBADDR3
address_b[3] => ram_block1a203.PORTBADDR3
address_b[3] => ram_block1a204.PORTBADDR3
address_b[3] => ram_block1a205.PORTBADDR3
address_b[3] => ram_block1a206.PORTBADDR3
address_b[3] => ram_block1a207.PORTBADDR3
address_b[3] => ram_block1a208.PORTBADDR3
address_b[3] => ram_block1a209.PORTBADDR3
address_b[3] => ram_block1a210.PORTBADDR3
address_b[3] => ram_block1a211.PORTBADDR3
address_b[3] => ram_block1a212.PORTBADDR3
address_b[3] => ram_block1a213.PORTBADDR3
address_b[3] => ram_block1a214.PORTBADDR3
address_b[3] => ram_block1a215.PORTBADDR3
address_b[3] => ram_block1a216.PORTBADDR3
address_b[3] => ram_block1a217.PORTBADDR3
address_b[3] => ram_block1a218.PORTBADDR3
address_b[3] => ram_block1a219.PORTBADDR3
address_b[3] => ram_block1a220.PORTBADDR3
address_b[3] => ram_block1a221.PORTBADDR3
address_b[3] => ram_block1a222.PORTBADDR3
address_b[3] => ram_block1a223.PORTBADDR3
address_b[3] => ram_block1a224.PORTBADDR3
address_b[3] => ram_block1a225.PORTBADDR3
address_b[3] => ram_block1a226.PORTBADDR3
address_b[3] => ram_block1a227.PORTBADDR3
address_b[3] => ram_block1a228.PORTBADDR3
address_b[3] => ram_block1a229.PORTBADDR3
address_b[3] => ram_block1a230.PORTBADDR3
address_b[3] => ram_block1a231.PORTBADDR3
address_b[3] => ram_block1a232.PORTBADDR3
address_b[3] => ram_block1a233.PORTBADDR3
address_b[3] => ram_block1a234.PORTBADDR3
address_b[3] => ram_block1a235.PORTBADDR3
address_b[3] => ram_block1a236.PORTBADDR3
address_b[3] => ram_block1a237.PORTBADDR3
address_b[3] => ram_block1a238.PORTBADDR3
address_b[3] => ram_block1a239.PORTBADDR3
address_b[3] => ram_block1a240.PORTBADDR3
address_b[3] => ram_block1a241.PORTBADDR3
address_b[3] => ram_block1a242.PORTBADDR3
address_b[3] => ram_block1a243.PORTBADDR3
address_b[3] => ram_block1a244.PORTBADDR3
address_b[3] => ram_block1a245.PORTBADDR3
address_b[3] => ram_block1a246.PORTBADDR3
address_b[3] => ram_block1a247.PORTBADDR3
address_b[3] => ram_block1a248.PORTBADDR3
address_b[3] => ram_block1a249.PORTBADDR3
address_b[3] => ram_block1a250.PORTBADDR3
address_b[3] => ram_block1a251.PORTBADDR3
address_b[3] => ram_block1a252.PORTBADDR3
address_b[3] => ram_block1a253.PORTBADDR3
address_b[3] => ram_block1a254.PORTBADDR3
address_b[3] => ram_block1a255.PORTBADDR3
address_b[3] => ram_block1a256.PORTBADDR3
address_b[3] => ram_block1a257.PORTBADDR3
address_b[3] => ram_block1a258.PORTBADDR3
address_b[3] => ram_block1a259.PORTBADDR3
address_b[3] => ram_block1a260.PORTBADDR3
address_b[3] => ram_block1a261.PORTBADDR3
address_b[3] => ram_block1a262.PORTBADDR3
address_b[3] => ram_block1a263.PORTBADDR3
address_b[3] => ram_block1a264.PORTBADDR3
address_b[3] => ram_block1a265.PORTBADDR3
address_b[3] => ram_block1a266.PORTBADDR3
address_b[3] => ram_block1a267.PORTBADDR3
address_b[3] => ram_block1a268.PORTBADDR3
address_b[3] => ram_block1a269.PORTBADDR3
address_b[3] => ram_block1a270.PORTBADDR3
address_b[3] => ram_block1a271.PORTBADDR3
address_b[3] => ram_block1a272.PORTBADDR3
address_b[3] => ram_block1a273.PORTBADDR3
address_b[3] => ram_block1a274.PORTBADDR3
address_b[3] => ram_block1a275.PORTBADDR3
address_b[3] => ram_block1a276.PORTBADDR3
address_b[3] => ram_block1a277.PORTBADDR3
address_b[3] => ram_block1a278.PORTBADDR3
address_b[3] => ram_block1a279.PORTBADDR3
address_b[3] => ram_block1a280.PORTBADDR3
address_b[3] => ram_block1a281.PORTBADDR3
address_b[3] => ram_block1a282.PORTBADDR3
address_b[3] => ram_block1a283.PORTBADDR3
address_b[3] => ram_block1a284.PORTBADDR3
address_b[3] => ram_block1a285.PORTBADDR3
address_b[3] => ram_block1a286.PORTBADDR3
address_b[3] => ram_block1a287.PORTBADDR3
address_b[3] => ram_block1a288.PORTBADDR3
address_b[3] => ram_block1a289.PORTBADDR3
address_b[3] => ram_block1a290.PORTBADDR3
address_b[3] => ram_block1a291.PORTBADDR3
address_b[3] => ram_block1a292.PORTBADDR3
address_b[3] => ram_block1a293.PORTBADDR3
address_b[3] => ram_block1a294.PORTBADDR3
address_b[3] => ram_block1a295.PORTBADDR3
address_b[3] => ram_block1a296.PORTBADDR3
address_b[3] => ram_block1a297.PORTBADDR3
address_b[3] => ram_block1a298.PORTBADDR3
address_b[3] => ram_block1a299.PORTBADDR3
address_b[3] => ram_block1a300.PORTBADDR3
address_b[3] => ram_block1a301.PORTBADDR3
address_b[3] => ram_block1a302.PORTBADDR3
address_b[3] => ram_block1a303.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[4] => ram_block1a40.PORTBADDR4
address_b[4] => ram_block1a41.PORTBADDR4
address_b[4] => ram_block1a42.PORTBADDR4
address_b[4] => ram_block1a43.PORTBADDR4
address_b[4] => ram_block1a44.PORTBADDR4
address_b[4] => ram_block1a45.PORTBADDR4
address_b[4] => ram_block1a46.PORTBADDR4
address_b[4] => ram_block1a47.PORTBADDR4
address_b[4] => ram_block1a48.PORTBADDR4
address_b[4] => ram_block1a49.PORTBADDR4
address_b[4] => ram_block1a50.PORTBADDR4
address_b[4] => ram_block1a51.PORTBADDR4
address_b[4] => ram_block1a52.PORTBADDR4
address_b[4] => ram_block1a53.PORTBADDR4
address_b[4] => ram_block1a54.PORTBADDR4
address_b[4] => ram_block1a55.PORTBADDR4
address_b[4] => ram_block1a56.PORTBADDR4
address_b[4] => ram_block1a57.PORTBADDR4
address_b[4] => ram_block1a58.PORTBADDR4
address_b[4] => ram_block1a59.PORTBADDR4
address_b[4] => ram_block1a60.PORTBADDR4
address_b[4] => ram_block1a61.PORTBADDR4
address_b[4] => ram_block1a62.PORTBADDR4
address_b[4] => ram_block1a63.PORTBADDR4
address_b[4] => ram_block1a64.PORTBADDR4
address_b[4] => ram_block1a65.PORTBADDR4
address_b[4] => ram_block1a66.PORTBADDR4
address_b[4] => ram_block1a67.PORTBADDR4
address_b[4] => ram_block1a68.PORTBADDR4
address_b[4] => ram_block1a69.PORTBADDR4
address_b[4] => ram_block1a70.PORTBADDR4
address_b[4] => ram_block1a71.PORTBADDR4
address_b[4] => ram_block1a72.PORTBADDR4
address_b[4] => ram_block1a73.PORTBADDR4
address_b[4] => ram_block1a74.PORTBADDR4
address_b[4] => ram_block1a75.PORTBADDR4
address_b[4] => ram_block1a76.PORTBADDR4
address_b[4] => ram_block1a77.PORTBADDR4
address_b[4] => ram_block1a78.PORTBADDR4
address_b[4] => ram_block1a79.PORTBADDR4
address_b[4] => ram_block1a80.PORTBADDR4
address_b[4] => ram_block1a81.PORTBADDR4
address_b[4] => ram_block1a82.PORTBADDR4
address_b[4] => ram_block1a83.PORTBADDR4
address_b[4] => ram_block1a84.PORTBADDR4
address_b[4] => ram_block1a85.PORTBADDR4
address_b[4] => ram_block1a86.PORTBADDR4
address_b[4] => ram_block1a87.PORTBADDR4
address_b[4] => ram_block1a88.PORTBADDR4
address_b[4] => ram_block1a89.PORTBADDR4
address_b[4] => ram_block1a90.PORTBADDR4
address_b[4] => ram_block1a91.PORTBADDR4
address_b[4] => ram_block1a92.PORTBADDR4
address_b[4] => ram_block1a93.PORTBADDR4
address_b[4] => ram_block1a94.PORTBADDR4
address_b[4] => ram_block1a95.PORTBADDR4
address_b[4] => ram_block1a96.PORTBADDR4
address_b[4] => ram_block1a97.PORTBADDR4
address_b[4] => ram_block1a98.PORTBADDR4
address_b[4] => ram_block1a99.PORTBADDR4
address_b[4] => ram_block1a100.PORTBADDR4
address_b[4] => ram_block1a101.PORTBADDR4
address_b[4] => ram_block1a102.PORTBADDR4
address_b[4] => ram_block1a103.PORTBADDR4
address_b[4] => ram_block1a104.PORTBADDR4
address_b[4] => ram_block1a105.PORTBADDR4
address_b[4] => ram_block1a106.PORTBADDR4
address_b[4] => ram_block1a107.PORTBADDR4
address_b[4] => ram_block1a108.PORTBADDR4
address_b[4] => ram_block1a109.PORTBADDR4
address_b[4] => ram_block1a110.PORTBADDR4
address_b[4] => ram_block1a111.PORTBADDR4
address_b[4] => ram_block1a112.PORTBADDR4
address_b[4] => ram_block1a113.PORTBADDR4
address_b[4] => ram_block1a114.PORTBADDR4
address_b[4] => ram_block1a115.PORTBADDR4
address_b[4] => ram_block1a116.PORTBADDR4
address_b[4] => ram_block1a117.PORTBADDR4
address_b[4] => ram_block1a118.PORTBADDR4
address_b[4] => ram_block1a119.PORTBADDR4
address_b[4] => ram_block1a120.PORTBADDR4
address_b[4] => ram_block1a121.PORTBADDR4
address_b[4] => ram_block1a122.PORTBADDR4
address_b[4] => ram_block1a123.PORTBADDR4
address_b[4] => ram_block1a124.PORTBADDR4
address_b[4] => ram_block1a125.PORTBADDR4
address_b[4] => ram_block1a126.PORTBADDR4
address_b[4] => ram_block1a127.PORTBADDR4
address_b[4] => ram_block1a128.PORTBADDR4
address_b[4] => ram_block1a129.PORTBADDR4
address_b[4] => ram_block1a130.PORTBADDR4
address_b[4] => ram_block1a131.PORTBADDR4
address_b[4] => ram_block1a132.PORTBADDR4
address_b[4] => ram_block1a133.PORTBADDR4
address_b[4] => ram_block1a134.PORTBADDR4
address_b[4] => ram_block1a135.PORTBADDR4
address_b[4] => ram_block1a136.PORTBADDR4
address_b[4] => ram_block1a137.PORTBADDR4
address_b[4] => ram_block1a138.PORTBADDR4
address_b[4] => ram_block1a139.PORTBADDR4
address_b[4] => ram_block1a140.PORTBADDR4
address_b[4] => ram_block1a141.PORTBADDR4
address_b[4] => ram_block1a142.PORTBADDR4
address_b[4] => ram_block1a143.PORTBADDR4
address_b[4] => ram_block1a144.PORTBADDR4
address_b[4] => ram_block1a145.PORTBADDR4
address_b[4] => ram_block1a146.PORTBADDR4
address_b[4] => ram_block1a147.PORTBADDR4
address_b[4] => ram_block1a148.PORTBADDR4
address_b[4] => ram_block1a149.PORTBADDR4
address_b[4] => ram_block1a150.PORTBADDR4
address_b[4] => ram_block1a151.PORTBADDR4
address_b[4] => ram_block1a152.PORTBADDR4
address_b[4] => ram_block1a153.PORTBADDR4
address_b[4] => ram_block1a154.PORTBADDR4
address_b[4] => ram_block1a155.PORTBADDR4
address_b[4] => ram_block1a156.PORTBADDR4
address_b[4] => ram_block1a157.PORTBADDR4
address_b[4] => ram_block1a158.PORTBADDR4
address_b[4] => ram_block1a159.PORTBADDR4
address_b[4] => ram_block1a160.PORTBADDR4
address_b[4] => ram_block1a161.PORTBADDR4
address_b[4] => ram_block1a162.PORTBADDR4
address_b[4] => ram_block1a163.PORTBADDR4
address_b[4] => ram_block1a164.PORTBADDR4
address_b[4] => ram_block1a165.PORTBADDR4
address_b[4] => ram_block1a166.PORTBADDR4
address_b[4] => ram_block1a167.PORTBADDR4
address_b[4] => ram_block1a168.PORTBADDR4
address_b[4] => ram_block1a169.PORTBADDR4
address_b[4] => ram_block1a170.PORTBADDR4
address_b[4] => ram_block1a171.PORTBADDR4
address_b[4] => ram_block1a172.PORTBADDR4
address_b[4] => ram_block1a173.PORTBADDR4
address_b[4] => ram_block1a174.PORTBADDR4
address_b[4] => ram_block1a175.PORTBADDR4
address_b[4] => ram_block1a176.PORTBADDR4
address_b[4] => ram_block1a177.PORTBADDR4
address_b[4] => ram_block1a178.PORTBADDR4
address_b[4] => ram_block1a179.PORTBADDR4
address_b[4] => ram_block1a180.PORTBADDR4
address_b[4] => ram_block1a181.PORTBADDR4
address_b[4] => ram_block1a182.PORTBADDR4
address_b[4] => ram_block1a183.PORTBADDR4
address_b[4] => ram_block1a184.PORTBADDR4
address_b[4] => ram_block1a185.PORTBADDR4
address_b[4] => ram_block1a186.PORTBADDR4
address_b[4] => ram_block1a187.PORTBADDR4
address_b[4] => ram_block1a188.PORTBADDR4
address_b[4] => ram_block1a189.PORTBADDR4
address_b[4] => ram_block1a190.PORTBADDR4
address_b[4] => ram_block1a191.PORTBADDR4
address_b[4] => ram_block1a192.PORTBADDR4
address_b[4] => ram_block1a193.PORTBADDR4
address_b[4] => ram_block1a194.PORTBADDR4
address_b[4] => ram_block1a195.PORTBADDR4
address_b[4] => ram_block1a196.PORTBADDR4
address_b[4] => ram_block1a197.PORTBADDR4
address_b[4] => ram_block1a198.PORTBADDR4
address_b[4] => ram_block1a199.PORTBADDR4
address_b[4] => ram_block1a200.PORTBADDR4
address_b[4] => ram_block1a201.PORTBADDR4
address_b[4] => ram_block1a202.PORTBADDR4
address_b[4] => ram_block1a203.PORTBADDR4
address_b[4] => ram_block1a204.PORTBADDR4
address_b[4] => ram_block1a205.PORTBADDR4
address_b[4] => ram_block1a206.PORTBADDR4
address_b[4] => ram_block1a207.PORTBADDR4
address_b[4] => ram_block1a208.PORTBADDR4
address_b[4] => ram_block1a209.PORTBADDR4
address_b[4] => ram_block1a210.PORTBADDR4
address_b[4] => ram_block1a211.PORTBADDR4
address_b[4] => ram_block1a212.PORTBADDR4
address_b[4] => ram_block1a213.PORTBADDR4
address_b[4] => ram_block1a214.PORTBADDR4
address_b[4] => ram_block1a215.PORTBADDR4
address_b[4] => ram_block1a216.PORTBADDR4
address_b[4] => ram_block1a217.PORTBADDR4
address_b[4] => ram_block1a218.PORTBADDR4
address_b[4] => ram_block1a219.PORTBADDR4
address_b[4] => ram_block1a220.PORTBADDR4
address_b[4] => ram_block1a221.PORTBADDR4
address_b[4] => ram_block1a222.PORTBADDR4
address_b[4] => ram_block1a223.PORTBADDR4
address_b[4] => ram_block1a224.PORTBADDR4
address_b[4] => ram_block1a225.PORTBADDR4
address_b[4] => ram_block1a226.PORTBADDR4
address_b[4] => ram_block1a227.PORTBADDR4
address_b[4] => ram_block1a228.PORTBADDR4
address_b[4] => ram_block1a229.PORTBADDR4
address_b[4] => ram_block1a230.PORTBADDR4
address_b[4] => ram_block1a231.PORTBADDR4
address_b[4] => ram_block1a232.PORTBADDR4
address_b[4] => ram_block1a233.PORTBADDR4
address_b[4] => ram_block1a234.PORTBADDR4
address_b[4] => ram_block1a235.PORTBADDR4
address_b[4] => ram_block1a236.PORTBADDR4
address_b[4] => ram_block1a237.PORTBADDR4
address_b[4] => ram_block1a238.PORTBADDR4
address_b[4] => ram_block1a239.PORTBADDR4
address_b[4] => ram_block1a240.PORTBADDR4
address_b[4] => ram_block1a241.PORTBADDR4
address_b[4] => ram_block1a242.PORTBADDR4
address_b[4] => ram_block1a243.PORTBADDR4
address_b[4] => ram_block1a244.PORTBADDR4
address_b[4] => ram_block1a245.PORTBADDR4
address_b[4] => ram_block1a246.PORTBADDR4
address_b[4] => ram_block1a247.PORTBADDR4
address_b[4] => ram_block1a248.PORTBADDR4
address_b[4] => ram_block1a249.PORTBADDR4
address_b[4] => ram_block1a250.PORTBADDR4
address_b[4] => ram_block1a251.PORTBADDR4
address_b[4] => ram_block1a252.PORTBADDR4
address_b[4] => ram_block1a253.PORTBADDR4
address_b[4] => ram_block1a254.PORTBADDR4
address_b[4] => ram_block1a255.PORTBADDR4
address_b[4] => ram_block1a256.PORTBADDR4
address_b[4] => ram_block1a257.PORTBADDR4
address_b[4] => ram_block1a258.PORTBADDR4
address_b[4] => ram_block1a259.PORTBADDR4
address_b[4] => ram_block1a260.PORTBADDR4
address_b[4] => ram_block1a261.PORTBADDR4
address_b[4] => ram_block1a262.PORTBADDR4
address_b[4] => ram_block1a263.PORTBADDR4
address_b[4] => ram_block1a264.PORTBADDR4
address_b[4] => ram_block1a265.PORTBADDR4
address_b[4] => ram_block1a266.PORTBADDR4
address_b[4] => ram_block1a267.PORTBADDR4
address_b[4] => ram_block1a268.PORTBADDR4
address_b[4] => ram_block1a269.PORTBADDR4
address_b[4] => ram_block1a270.PORTBADDR4
address_b[4] => ram_block1a271.PORTBADDR4
address_b[4] => ram_block1a272.PORTBADDR4
address_b[4] => ram_block1a273.PORTBADDR4
address_b[4] => ram_block1a274.PORTBADDR4
address_b[4] => ram_block1a275.PORTBADDR4
address_b[4] => ram_block1a276.PORTBADDR4
address_b[4] => ram_block1a277.PORTBADDR4
address_b[4] => ram_block1a278.PORTBADDR4
address_b[4] => ram_block1a279.PORTBADDR4
address_b[4] => ram_block1a280.PORTBADDR4
address_b[4] => ram_block1a281.PORTBADDR4
address_b[4] => ram_block1a282.PORTBADDR4
address_b[4] => ram_block1a283.PORTBADDR4
address_b[4] => ram_block1a284.PORTBADDR4
address_b[4] => ram_block1a285.PORTBADDR4
address_b[4] => ram_block1a286.PORTBADDR4
address_b[4] => ram_block1a287.PORTBADDR4
address_b[4] => ram_block1a288.PORTBADDR4
address_b[4] => ram_block1a289.PORTBADDR4
address_b[4] => ram_block1a290.PORTBADDR4
address_b[4] => ram_block1a291.PORTBADDR4
address_b[4] => ram_block1a292.PORTBADDR4
address_b[4] => ram_block1a293.PORTBADDR4
address_b[4] => ram_block1a294.PORTBADDR4
address_b[4] => ram_block1a295.PORTBADDR4
address_b[4] => ram_block1a296.PORTBADDR4
address_b[4] => ram_block1a297.PORTBADDR4
address_b[4] => ram_block1a298.PORTBADDR4
address_b[4] => ram_block1a299.PORTBADDR4
address_b[4] => ram_block1a300.PORTBADDR4
address_b[4] => ram_block1a301.PORTBADDR4
address_b[4] => ram_block1a302.PORTBADDR4
address_b[4] => ram_block1a303.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[5] => ram_block1a40.PORTBADDR5
address_b[5] => ram_block1a41.PORTBADDR5
address_b[5] => ram_block1a42.PORTBADDR5
address_b[5] => ram_block1a43.PORTBADDR5
address_b[5] => ram_block1a44.PORTBADDR5
address_b[5] => ram_block1a45.PORTBADDR5
address_b[5] => ram_block1a46.PORTBADDR5
address_b[5] => ram_block1a47.PORTBADDR5
address_b[5] => ram_block1a48.PORTBADDR5
address_b[5] => ram_block1a49.PORTBADDR5
address_b[5] => ram_block1a50.PORTBADDR5
address_b[5] => ram_block1a51.PORTBADDR5
address_b[5] => ram_block1a52.PORTBADDR5
address_b[5] => ram_block1a53.PORTBADDR5
address_b[5] => ram_block1a54.PORTBADDR5
address_b[5] => ram_block1a55.PORTBADDR5
address_b[5] => ram_block1a56.PORTBADDR5
address_b[5] => ram_block1a57.PORTBADDR5
address_b[5] => ram_block1a58.PORTBADDR5
address_b[5] => ram_block1a59.PORTBADDR5
address_b[5] => ram_block1a60.PORTBADDR5
address_b[5] => ram_block1a61.PORTBADDR5
address_b[5] => ram_block1a62.PORTBADDR5
address_b[5] => ram_block1a63.PORTBADDR5
address_b[5] => ram_block1a64.PORTBADDR5
address_b[5] => ram_block1a65.PORTBADDR5
address_b[5] => ram_block1a66.PORTBADDR5
address_b[5] => ram_block1a67.PORTBADDR5
address_b[5] => ram_block1a68.PORTBADDR5
address_b[5] => ram_block1a69.PORTBADDR5
address_b[5] => ram_block1a70.PORTBADDR5
address_b[5] => ram_block1a71.PORTBADDR5
address_b[5] => ram_block1a72.PORTBADDR5
address_b[5] => ram_block1a73.PORTBADDR5
address_b[5] => ram_block1a74.PORTBADDR5
address_b[5] => ram_block1a75.PORTBADDR5
address_b[5] => ram_block1a76.PORTBADDR5
address_b[5] => ram_block1a77.PORTBADDR5
address_b[5] => ram_block1a78.PORTBADDR5
address_b[5] => ram_block1a79.PORTBADDR5
address_b[5] => ram_block1a80.PORTBADDR5
address_b[5] => ram_block1a81.PORTBADDR5
address_b[5] => ram_block1a82.PORTBADDR5
address_b[5] => ram_block1a83.PORTBADDR5
address_b[5] => ram_block1a84.PORTBADDR5
address_b[5] => ram_block1a85.PORTBADDR5
address_b[5] => ram_block1a86.PORTBADDR5
address_b[5] => ram_block1a87.PORTBADDR5
address_b[5] => ram_block1a88.PORTBADDR5
address_b[5] => ram_block1a89.PORTBADDR5
address_b[5] => ram_block1a90.PORTBADDR5
address_b[5] => ram_block1a91.PORTBADDR5
address_b[5] => ram_block1a92.PORTBADDR5
address_b[5] => ram_block1a93.PORTBADDR5
address_b[5] => ram_block1a94.PORTBADDR5
address_b[5] => ram_block1a95.PORTBADDR5
address_b[5] => ram_block1a96.PORTBADDR5
address_b[5] => ram_block1a97.PORTBADDR5
address_b[5] => ram_block1a98.PORTBADDR5
address_b[5] => ram_block1a99.PORTBADDR5
address_b[5] => ram_block1a100.PORTBADDR5
address_b[5] => ram_block1a101.PORTBADDR5
address_b[5] => ram_block1a102.PORTBADDR5
address_b[5] => ram_block1a103.PORTBADDR5
address_b[5] => ram_block1a104.PORTBADDR5
address_b[5] => ram_block1a105.PORTBADDR5
address_b[5] => ram_block1a106.PORTBADDR5
address_b[5] => ram_block1a107.PORTBADDR5
address_b[5] => ram_block1a108.PORTBADDR5
address_b[5] => ram_block1a109.PORTBADDR5
address_b[5] => ram_block1a110.PORTBADDR5
address_b[5] => ram_block1a111.PORTBADDR5
address_b[5] => ram_block1a112.PORTBADDR5
address_b[5] => ram_block1a113.PORTBADDR5
address_b[5] => ram_block1a114.PORTBADDR5
address_b[5] => ram_block1a115.PORTBADDR5
address_b[5] => ram_block1a116.PORTBADDR5
address_b[5] => ram_block1a117.PORTBADDR5
address_b[5] => ram_block1a118.PORTBADDR5
address_b[5] => ram_block1a119.PORTBADDR5
address_b[5] => ram_block1a120.PORTBADDR5
address_b[5] => ram_block1a121.PORTBADDR5
address_b[5] => ram_block1a122.PORTBADDR5
address_b[5] => ram_block1a123.PORTBADDR5
address_b[5] => ram_block1a124.PORTBADDR5
address_b[5] => ram_block1a125.PORTBADDR5
address_b[5] => ram_block1a126.PORTBADDR5
address_b[5] => ram_block1a127.PORTBADDR5
address_b[5] => ram_block1a128.PORTBADDR5
address_b[5] => ram_block1a129.PORTBADDR5
address_b[5] => ram_block1a130.PORTBADDR5
address_b[5] => ram_block1a131.PORTBADDR5
address_b[5] => ram_block1a132.PORTBADDR5
address_b[5] => ram_block1a133.PORTBADDR5
address_b[5] => ram_block1a134.PORTBADDR5
address_b[5] => ram_block1a135.PORTBADDR5
address_b[5] => ram_block1a136.PORTBADDR5
address_b[5] => ram_block1a137.PORTBADDR5
address_b[5] => ram_block1a138.PORTBADDR5
address_b[5] => ram_block1a139.PORTBADDR5
address_b[5] => ram_block1a140.PORTBADDR5
address_b[5] => ram_block1a141.PORTBADDR5
address_b[5] => ram_block1a142.PORTBADDR5
address_b[5] => ram_block1a143.PORTBADDR5
address_b[5] => ram_block1a144.PORTBADDR5
address_b[5] => ram_block1a145.PORTBADDR5
address_b[5] => ram_block1a146.PORTBADDR5
address_b[5] => ram_block1a147.PORTBADDR5
address_b[5] => ram_block1a148.PORTBADDR5
address_b[5] => ram_block1a149.PORTBADDR5
address_b[5] => ram_block1a150.PORTBADDR5
address_b[5] => ram_block1a151.PORTBADDR5
address_b[5] => ram_block1a152.PORTBADDR5
address_b[5] => ram_block1a153.PORTBADDR5
address_b[5] => ram_block1a154.PORTBADDR5
address_b[5] => ram_block1a155.PORTBADDR5
address_b[5] => ram_block1a156.PORTBADDR5
address_b[5] => ram_block1a157.PORTBADDR5
address_b[5] => ram_block1a158.PORTBADDR5
address_b[5] => ram_block1a159.PORTBADDR5
address_b[5] => ram_block1a160.PORTBADDR5
address_b[5] => ram_block1a161.PORTBADDR5
address_b[5] => ram_block1a162.PORTBADDR5
address_b[5] => ram_block1a163.PORTBADDR5
address_b[5] => ram_block1a164.PORTBADDR5
address_b[5] => ram_block1a165.PORTBADDR5
address_b[5] => ram_block1a166.PORTBADDR5
address_b[5] => ram_block1a167.PORTBADDR5
address_b[5] => ram_block1a168.PORTBADDR5
address_b[5] => ram_block1a169.PORTBADDR5
address_b[5] => ram_block1a170.PORTBADDR5
address_b[5] => ram_block1a171.PORTBADDR5
address_b[5] => ram_block1a172.PORTBADDR5
address_b[5] => ram_block1a173.PORTBADDR5
address_b[5] => ram_block1a174.PORTBADDR5
address_b[5] => ram_block1a175.PORTBADDR5
address_b[5] => ram_block1a176.PORTBADDR5
address_b[5] => ram_block1a177.PORTBADDR5
address_b[5] => ram_block1a178.PORTBADDR5
address_b[5] => ram_block1a179.PORTBADDR5
address_b[5] => ram_block1a180.PORTBADDR5
address_b[5] => ram_block1a181.PORTBADDR5
address_b[5] => ram_block1a182.PORTBADDR5
address_b[5] => ram_block1a183.PORTBADDR5
address_b[5] => ram_block1a184.PORTBADDR5
address_b[5] => ram_block1a185.PORTBADDR5
address_b[5] => ram_block1a186.PORTBADDR5
address_b[5] => ram_block1a187.PORTBADDR5
address_b[5] => ram_block1a188.PORTBADDR5
address_b[5] => ram_block1a189.PORTBADDR5
address_b[5] => ram_block1a190.PORTBADDR5
address_b[5] => ram_block1a191.PORTBADDR5
address_b[5] => ram_block1a192.PORTBADDR5
address_b[5] => ram_block1a193.PORTBADDR5
address_b[5] => ram_block1a194.PORTBADDR5
address_b[5] => ram_block1a195.PORTBADDR5
address_b[5] => ram_block1a196.PORTBADDR5
address_b[5] => ram_block1a197.PORTBADDR5
address_b[5] => ram_block1a198.PORTBADDR5
address_b[5] => ram_block1a199.PORTBADDR5
address_b[5] => ram_block1a200.PORTBADDR5
address_b[5] => ram_block1a201.PORTBADDR5
address_b[5] => ram_block1a202.PORTBADDR5
address_b[5] => ram_block1a203.PORTBADDR5
address_b[5] => ram_block1a204.PORTBADDR5
address_b[5] => ram_block1a205.PORTBADDR5
address_b[5] => ram_block1a206.PORTBADDR5
address_b[5] => ram_block1a207.PORTBADDR5
address_b[5] => ram_block1a208.PORTBADDR5
address_b[5] => ram_block1a209.PORTBADDR5
address_b[5] => ram_block1a210.PORTBADDR5
address_b[5] => ram_block1a211.PORTBADDR5
address_b[5] => ram_block1a212.PORTBADDR5
address_b[5] => ram_block1a213.PORTBADDR5
address_b[5] => ram_block1a214.PORTBADDR5
address_b[5] => ram_block1a215.PORTBADDR5
address_b[5] => ram_block1a216.PORTBADDR5
address_b[5] => ram_block1a217.PORTBADDR5
address_b[5] => ram_block1a218.PORTBADDR5
address_b[5] => ram_block1a219.PORTBADDR5
address_b[5] => ram_block1a220.PORTBADDR5
address_b[5] => ram_block1a221.PORTBADDR5
address_b[5] => ram_block1a222.PORTBADDR5
address_b[5] => ram_block1a223.PORTBADDR5
address_b[5] => ram_block1a224.PORTBADDR5
address_b[5] => ram_block1a225.PORTBADDR5
address_b[5] => ram_block1a226.PORTBADDR5
address_b[5] => ram_block1a227.PORTBADDR5
address_b[5] => ram_block1a228.PORTBADDR5
address_b[5] => ram_block1a229.PORTBADDR5
address_b[5] => ram_block1a230.PORTBADDR5
address_b[5] => ram_block1a231.PORTBADDR5
address_b[5] => ram_block1a232.PORTBADDR5
address_b[5] => ram_block1a233.PORTBADDR5
address_b[5] => ram_block1a234.PORTBADDR5
address_b[5] => ram_block1a235.PORTBADDR5
address_b[5] => ram_block1a236.PORTBADDR5
address_b[5] => ram_block1a237.PORTBADDR5
address_b[5] => ram_block1a238.PORTBADDR5
address_b[5] => ram_block1a239.PORTBADDR5
address_b[5] => ram_block1a240.PORTBADDR5
address_b[5] => ram_block1a241.PORTBADDR5
address_b[5] => ram_block1a242.PORTBADDR5
address_b[5] => ram_block1a243.PORTBADDR5
address_b[5] => ram_block1a244.PORTBADDR5
address_b[5] => ram_block1a245.PORTBADDR5
address_b[5] => ram_block1a246.PORTBADDR5
address_b[5] => ram_block1a247.PORTBADDR5
address_b[5] => ram_block1a248.PORTBADDR5
address_b[5] => ram_block1a249.PORTBADDR5
address_b[5] => ram_block1a250.PORTBADDR5
address_b[5] => ram_block1a251.PORTBADDR5
address_b[5] => ram_block1a252.PORTBADDR5
address_b[5] => ram_block1a253.PORTBADDR5
address_b[5] => ram_block1a254.PORTBADDR5
address_b[5] => ram_block1a255.PORTBADDR5
address_b[5] => ram_block1a256.PORTBADDR5
address_b[5] => ram_block1a257.PORTBADDR5
address_b[5] => ram_block1a258.PORTBADDR5
address_b[5] => ram_block1a259.PORTBADDR5
address_b[5] => ram_block1a260.PORTBADDR5
address_b[5] => ram_block1a261.PORTBADDR5
address_b[5] => ram_block1a262.PORTBADDR5
address_b[5] => ram_block1a263.PORTBADDR5
address_b[5] => ram_block1a264.PORTBADDR5
address_b[5] => ram_block1a265.PORTBADDR5
address_b[5] => ram_block1a266.PORTBADDR5
address_b[5] => ram_block1a267.PORTBADDR5
address_b[5] => ram_block1a268.PORTBADDR5
address_b[5] => ram_block1a269.PORTBADDR5
address_b[5] => ram_block1a270.PORTBADDR5
address_b[5] => ram_block1a271.PORTBADDR5
address_b[5] => ram_block1a272.PORTBADDR5
address_b[5] => ram_block1a273.PORTBADDR5
address_b[5] => ram_block1a274.PORTBADDR5
address_b[5] => ram_block1a275.PORTBADDR5
address_b[5] => ram_block1a276.PORTBADDR5
address_b[5] => ram_block1a277.PORTBADDR5
address_b[5] => ram_block1a278.PORTBADDR5
address_b[5] => ram_block1a279.PORTBADDR5
address_b[5] => ram_block1a280.PORTBADDR5
address_b[5] => ram_block1a281.PORTBADDR5
address_b[5] => ram_block1a282.PORTBADDR5
address_b[5] => ram_block1a283.PORTBADDR5
address_b[5] => ram_block1a284.PORTBADDR5
address_b[5] => ram_block1a285.PORTBADDR5
address_b[5] => ram_block1a286.PORTBADDR5
address_b[5] => ram_block1a287.PORTBADDR5
address_b[5] => ram_block1a288.PORTBADDR5
address_b[5] => ram_block1a289.PORTBADDR5
address_b[5] => ram_block1a290.PORTBADDR5
address_b[5] => ram_block1a291.PORTBADDR5
address_b[5] => ram_block1a292.PORTBADDR5
address_b[5] => ram_block1a293.PORTBADDR5
address_b[5] => ram_block1a294.PORTBADDR5
address_b[5] => ram_block1a295.PORTBADDR5
address_b[5] => ram_block1a296.PORTBADDR5
address_b[5] => ram_block1a297.PORTBADDR5
address_b[5] => ram_block1a298.PORTBADDR5
address_b[5] => ram_block1a299.PORTBADDR5
address_b[5] => ram_block1a300.PORTBADDR5
address_b[5] => ram_block1a301.PORTBADDR5
address_b[5] => ram_block1a302.PORTBADDR5
address_b[5] => ram_block1a303.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[6] => ram_block1a40.PORTBADDR6
address_b[6] => ram_block1a41.PORTBADDR6
address_b[6] => ram_block1a42.PORTBADDR6
address_b[6] => ram_block1a43.PORTBADDR6
address_b[6] => ram_block1a44.PORTBADDR6
address_b[6] => ram_block1a45.PORTBADDR6
address_b[6] => ram_block1a46.PORTBADDR6
address_b[6] => ram_block1a47.PORTBADDR6
address_b[6] => ram_block1a48.PORTBADDR6
address_b[6] => ram_block1a49.PORTBADDR6
address_b[6] => ram_block1a50.PORTBADDR6
address_b[6] => ram_block1a51.PORTBADDR6
address_b[6] => ram_block1a52.PORTBADDR6
address_b[6] => ram_block1a53.PORTBADDR6
address_b[6] => ram_block1a54.PORTBADDR6
address_b[6] => ram_block1a55.PORTBADDR6
address_b[6] => ram_block1a56.PORTBADDR6
address_b[6] => ram_block1a57.PORTBADDR6
address_b[6] => ram_block1a58.PORTBADDR6
address_b[6] => ram_block1a59.PORTBADDR6
address_b[6] => ram_block1a60.PORTBADDR6
address_b[6] => ram_block1a61.PORTBADDR6
address_b[6] => ram_block1a62.PORTBADDR6
address_b[6] => ram_block1a63.PORTBADDR6
address_b[6] => ram_block1a64.PORTBADDR6
address_b[6] => ram_block1a65.PORTBADDR6
address_b[6] => ram_block1a66.PORTBADDR6
address_b[6] => ram_block1a67.PORTBADDR6
address_b[6] => ram_block1a68.PORTBADDR6
address_b[6] => ram_block1a69.PORTBADDR6
address_b[6] => ram_block1a70.PORTBADDR6
address_b[6] => ram_block1a71.PORTBADDR6
address_b[6] => ram_block1a72.PORTBADDR6
address_b[6] => ram_block1a73.PORTBADDR6
address_b[6] => ram_block1a74.PORTBADDR6
address_b[6] => ram_block1a75.PORTBADDR6
address_b[6] => ram_block1a76.PORTBADDR6
address_b[6] => ram_block1a77.PORTBADDR6
address_b[6] => ram_block1a78.PORTBADDR6
address_b[6] => ram_block1a79.PORTBADDR6
address_b[6] => ram_block1a80.PORTBADDR6
address_b[6] => ram_block1a81.PORTBADDR6
address_b[6] => ram_block1a82.PORTBADDR6
address_b[6] => ram_block1a83.PORTBADDR6
address_b[6] => ram_block1a84.PORTBADDR6
address_b[6] => ram_block1a85.PORTBADDR6
address_b[6] => ram_block1a86.PORTBADDR6
address_b[6] => ram_block1a87.PORTBADDR6
address_b[6] => ram_block1a88.PORTBADDR6
address_b[6] => ram_block1a89.PORTBADDR6
address_b[6] => ram_block1a90.PORTBADDR6
address_b[6] => ram_block1a91.PORTBADDR6
address_b[6] => ram_block1a92.PORTBADDR6
address_b[6] => ram_block1a93.PORTBADDR6
address_b[6] => ram_block1a94.PORTBADDR6
address_b[6] => ram_block1a95.PORTBADDR6
address_b[6] => ram_block1a96.PORTBADDR6
address_b[6] => ram_block1a97.PORTBADDR6
address_b[6] => ram_block1a98.PORTBADDR6
address_b[6] => ram_block1a99.PORTBADDR6
address_b[6] => ram_block1a100.PORTBADDR6
address_b[6] => ram_block1a101.PORTBADDR6
address_b[6] => ram_block1a102.PORTBADDR6
address_b[6] => ram_block1a103.PORTBADDR6
address_b[6] => ram_block1a104.PORTBADDR6
address_b[6] => ram_block1a105.PORTBADDR6
address_b[6] => ram_block1a106.PORTBADDR6
address_b[6] => ram_block1a107.PORTBADDR6
address_b[6] => ram_block1a108.PORTBADDR6
address_b[6] => ram_block1a109.PORTBADDR6
address_b[6] => ram_block1a110.PORTBADDR6
address_b[6] => ram_block1a111.PORTBADDR6
address_b[6] => ram_block1a112.PORTBADDR6
address_b[6] => ram_block1a113.PORTBADDR6
address_b[6] => ram_block1a114.PORTBADDR6
address_b[6] => ram_block1a115.PORTBADDR6
address_b[6] => ram_block1a116.PORTBADDR6
address_b[6] => ram_block1a117.PORTBADDR6
address_b[6] => ram_block1a118.PORTBADDR6
address_b[6] => ram_block1a119.PORTBADDR6
address_b[6] => ram_block1a120.PORTBADDR6
address_b[6] => ram_block1a121.PORTBADDR6
address_b[6] => ram_block1a122.PORTBADDR6
address_b[6] => ram_block1a123.PORTBADDR6
address_b[6] => ram_block1a124.PORTBADDR6
address_b[6] => ram_block1a125.PORTBADDR6
address_b[6] => ram_block1a126.PORTBADDR6
address_b[6] => ram_block1a127.PORTBADDR6
address_b[6] => ram_block1a128.PORTBADDR6
address_b[6] => ram_block1a129.PORTBADDR6
address_b[6] => ram_block1a130.PORTBADDR6
address_b[6] => ram_block1a131.PORTBADDR6
address_b[6] => ram_block1a132.PORTBADDR6
address_b[6] => ram_block1a133.PORTBADDR6
address_b[6] => ram_block1a134.PORTBADDR6
address_b[6] => ram_block1a135.PORTBADDR6
address_b[6] => ram_block1a136.PORTBADDR6
address_b[6] => ram_block1a137.PORTBADDR6
address_b[6] => ram_block1a138.PORTBADDR6
address_b[6] => ram_block1a139.PORTBADDR6
address_b[6] => ram_block1a140.PORTBADDR6
address_b[6] => ram_block1a141.PORTBADDR6
address_b[6] => ram_block1a142.PORTBADDR6
address_b[6] => ram_block1a143.PORTBADDR6
address_b[6] => ram_block1a144.PORTBADDR6
address_b[6] => ram_block1a145.PORTBADDR6
address_b[6] => ram_block1a146.PORTBADDR6
address_b[6] => ram_block1a147.PORTBADDR6
address_b[6] => ram_block1a148.PORTBADDR6
address_b[6] => ram_block1a149.PORTBADDR6
address_b[6] => ram_block1a150.PORTBADDR6
address_b[6] => ram_block1a151.PORTBADDR6
address_b[6] => ram_block1a152.PORTBADDR6
address_b[6] => ram_block1a153.PORTBADDR6
address_b[6] => ram_block1a154.PORTBADDR6
address_b[6] => ram_block1a155.PORTBADDR6
address_b[6] => ram_block1a156.PORTBADDR6
address_b[6] => ram_block1a157.PORTBADDR6
address_b[6] => ram_block1a158.PORTBADDR6
address_b[6] => ram_block1a159.PORTBADDR6
address_b[6] => ram_block1a160.PORTBADDR6
address_b[6] => ram_block1a161.PORTBADDR6
address_b[6] => ram_block1a162.PORTBADDR6
address_b[6] => ram_block1a163.PORTBADDR6
address_b[6] => ram_block1a164.PORTBADDR6
address_b[6] => ram_block1a165.PORTBADDR6
address_b[6] => ram_block1a166.PORTBADDR6
address_b[6] => ram_block1a167.PORTBADDR6
address_b[6] => ram_block1a168.PORTBADDR6
address_b[6] => ram_block1a169.PORTBADDR6
address_b[6] => ram_block1a170.PORTBADDR6
address_b[6] => ram_block1a171.PORTBADDR6
address_b[6] => ram_block1a172.PORTBADDR6
address_b[6] => ram_block1a173.PORTBADDR6
address_b[6] => ram_block1a174.PORTBADDR6
address_b[6] => ram_block1a175.PORTBADDR6
address_b[6] => ram_block1a176.PORTBADDR6
address_b[6] => ram_block1a177.PORTBADDR6
address_b[6] => ram_block1a178.PORTBADDR6
address_b[6] => ram_block1a179.PORTBADDR6
address_b[6] => ram_block1a180.PORTBADDR6
address_b[6] => ram_block1a181.PORTBADDR6
address_b[6] => ram_block1a182.PORTBADDR6
address_b[6] => ram_block1a183.PORTBADDR6
address_b[6] => ram_block1a184.PORTBADDR6
address_b[6] => ram_block1a185.PORTBADDR6
address_b[6] => ram_block1a186.PORTBADDR6
address_b[6] => ram_block1a187.PORTBADDR6
address_b[6] => ram_block1a188.PORTBADDR6
address_b[6] => ram_block1a189.PORTBADDR6
address_b[6] => ram_block1a190.PORTBADDR6
address_b[6] => ram_block1a191.PORTBADDR6
address_b[6] => ram_block1a192.PORTBADDR6
address_b[6] => ram_block1a193.PORTBADDR6
address_b[6] => ram_block1a194.PORTBADDR6
address_b[6] => ram_block1a195.PORTBADDR6
address_b[6] => ram_block1a196.PORTBADDR6
address_b[6] => ram_block1a197.PORTBADDR6
address_b[6] => ram_block1a198.PORTBADDR6
address_b[6] => ram_block1a199.PORTBADDR6
address_b[6] => ram_block1a200.PORTBADDR6
address_b[6] => ram_block1a201.PORTBADDR6
address_b[6] => ram_block1a202.PORTBADDR6
address_b[6] => ram_block1a203.PORTBADDR6
address_b[6] => ram_block1a204.PORTBADDR6
address_b[6] => ram_block1a205.PORTBADDR6
address_b[6] => ram_block1a206.PORTBADDR6
address_b[6] => ram_block1a207.PORTBADDR6
address_b[6] => ram_block1a208.PORTBADDR6
address_b[6] => ram_block1a209.PORTBADDR6
address_b[6] => ram_block1a210.PORTBADDR6
address_b[6] => ram_block1a211.PORTBADDR6
address_b[6] => ram_block1a212.PORTBADDR6
address_b[6] => ram_block1a213.PORTBADDR6
address_b[6] => ram_block1a214.PORTBADDR6
address_b[6] => ram_block1a215.PORTBADDR6
address_b[6] => ram_block1a216.PORTBADDR6
address_b[6] => ram_block1a217.PORTBADDR6
address_b[6] => ram_block1a218.PORTBADDR6
address_b[6] => ram_block1a219.PORTBADDR6
address_b[6] => ram_block1a220.PORTBADDR6
address_b[6] => ram_block1a221.PORTBADDR6
address_b[6] => ram_block1a222.PORTBADDR6
address_b[6] => ram_block1a223.PORTBADDR6
address_b[6] => ram_block1a224.PORTBADDR6
address_b[6] => ram_block1a225.PORTBADDR6
address_b[6] => ram_block1a226.PORTBADDR6
address_b[6] => ram_block1a227.PORTBADDR6
address_b[6] => ram_block1a228.PORTBADDR6
address_b[6] => ram_block1a229.PORTBADDR6
address_b[6] => ram_block1a230.PORTBADDR6
address_b[6] => ram_block1a231.PORTBADDR6
address_b[6] => ram_block1a232.PORTBADDR6
address_b[6] => ram_block1a233.PORTBADDR6
address_b[6] => ram_block1a234.PORTBADDR6
address_b[6] => ram_block1a235.PORTBADDR6
address_b[6] => ram_block1a236.PORTBADDR6
address_b[6] => ram_block1a237.PORTBADDR6
address_b[6] => ram_block1a238.PORTBADDR6
address_b[6] => ram_block1a239.PORTBADDR6
address_b[6] => ram_block1a240.PORTBADDR6
address_b[6] => ram_block1a241.PORTBADDR6
address_b[6] => ram_block1a242.PORTBADDR6
address_b[6] => ram_block1a243.PORTBADDR6
address_b[6] => ram_block1a244.PORTBADDR6
address_b[6] => ram_block1a245.PORTBADDR6
address_b[6] => ram_block1a246.PORTBADDR6
address_b[6] => ram_block1a247.PORTBADDR6
address_b[6] => ram_block1a248.PORTBADDR6
address_b[6] => ram_block1a249.PORTBADDR6
address_b[6] => ram_block1a250.PORTBADDR6
address_b[6] => ram_block1a251.PORTBADDR6
address_b[6] => ram_block1a252.PORTBADDR6
address_b[6] => ram_block1a253.PORTBADDR6
address_b[6] => ram_block1a254.PORTBADDR6
address_b[6] => ram_block1a255.PORTBADDR6
address_b[6] => ram_block1a256.PORTBADDR6
address_b[6] => ram_block1a257.PORTBADDR6
address_b[6] => ram_block1a258.PORTBADDR6
address_b[6] => ram_block1a259.PORTBADDR6
address_b[6] => ram_block1a260.PORTBADDR6
address_b[6] => ram_block1a261.PORTBADDR6
address_b[6] => ram_block1a262.PORTBADDR6
address_b[6] => ram_block1a263.PORTBADDR6
address_b[6] => ram_block1a264.PORTBADDR6
address_b[6] => ram_block1a265.PORTBADDR6
address_b[6] => ram_block1a266.PORTBADDR6
address_b[6] => ram_block1a267.PORTBADDR6
address_b[6] => ram_block1a268.PORTBADDR6
address_b[6] => ram_block1a269.PORTBADDR6
address_b[6] => ram_block1a270.PORTBADDR6
address_b[6] => ram_block1a271.PORTBADDR6
address_b[6] => ram_block1a272.PORTBADDR6
address_b[6] => ram_block1a273.PORTBADDR6
address_b[6] => ram_block1a274.PORTBADDR6
address_b[6] => ram_block1a275.PORTBADDR6
address_b[6] => ram_block1a276.PORTBADDR6
address_b[6] => ram_block1a277.PORTBADDR6
address_b[6] => ram_block1a278.PORTBADDR6
address_b[6] => ram_block1a279.PORTBADDR6
address_b[6] => ram_block1a280.PORTBADDR6
address_b[6] => ram_block1a281.PORTBADDR6
address_b[6] => ram_block1a282.PORTBADDR6
address_b[6] => ram_block1a283.PORTBADDR6
address_b[6] => ram_block1a284.PORTBADDR6
address_b[6] => ram_block1a285.PORTBADDR6
address_b[6] => ram_block1a286.PORTBADDR6
address_b[6] => ram_block1a287.PORTBADDR6
address_b[6] => ram_block1a288.PORTBADDR6
address_b[6] => ram_block1a289.PORTBADDR6
address_b[6] => ram_block1a290.PORTBADDR6
address_b[6] => ram_block1a291.PORTBADDR6
address_b[6] => ram_block1a292.PORTBADDR6
address_b[6] => ram_block1a293.PORTBADDR6
address_b[6] => ram_block1a294.PORTBADDR6
address_b[6] => ram_block1a295.PORTBADDR6
address_b[6] => ram_block1a296.PORTBADDR6
address_b[6] => ram_block1a297.PORTBADDR6
address_b[6] => ram_block1a298.PORTBADDR6
address_b[6] => ram_block1a299.PORTBADDR6
address_b[6] => ram_block1a300.PORTBADDR6
address_b[6] => ram_block1a301.PORTBADDR6
address_b[6] => ram_block1a302.PORTBADDR6
address_b[6] => ram_block1a303.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
address_b[7] => ram_block1a40.PORTBADDR7
address_b[7] => ram_block1a41.PORTBADDR7
address_b[7] => ram_block1a42.PORTBADDR7
address_b[7] => ram_block1a43.PORTBADDR7
address_b[7] => ram_block1a44.PORTBADDR7
address_b[7] => ram_block1a45.PORTBADDR7
address_b[7] => ram_block1a46.PORTBADDR7
address_b[7] => ram_block1a47.PORTBADDR7
address_b[7] => ram_block1a48.PORTBADDR7
address_b[7] => ram_block1a49.PORTBADDR7
address_b[7] => ram_block1a50.PORTBADDR7
address_b[7] => ram_block1a51.PORTBADDR7
address_b[7] => ram_block1a52.PORTBADDR7
address_b[7] => ram_block1a53.PORTBADDR7
address_b[7] => ram_block1a54.PORTBADDR7
address_b[7] => ram_block1a55.PORTBADDR7
address_b[7] => ram_block1a56.PORTBADDR7
address_b[7] => ram_block1a57.PORTBADDR7
address_b[7] => ram_block1a58.PORTBADDR7
address_b[7] => ram_block1a59.PORTBADDR7
address_b[7] => ram_block1a60.PORTBADDR7
address_b[7] => ram_block1a61.PORTBADDR7
address_b[7] => ram_block1a62.PORTBADDR7
address_b[7] => ram_block1a63.PORTBADDR7
address_b[7] => ram_block1a64.PORTBADDR7
address_b[7] => ram_block1a65.PORTBADDR7
address_b[7] => ram_block1a66.PORTBADDR7
address_b[7] => ram_block1a67.PORTBADDR7
address_b[7] => ram_block1a68.PORTBADDR7
address_b[7] => ram_block1a69.PORTBADDR7
address_b[7] => ram_block1a70.PORTBADDR7
address_b[7] => ram_block1a71.PORTBADDR7
address_b[7] => ram_block1a72.PORTBADDR7
address_b[7] => ram_block1a73.PORTBADDR7
address_b[7] => ram_block1a74.PORTBADDR7
address_b[7] => ram_block1a75.PORTBADDR7
address_b[7] => ram_block1a76.PORTBADDR7
address_b[7] => ram_block1a77.PORTBADDR7
address_b[7] => ram_block1a78.PORTBADDR7
address_b[7] => ram_block1a79.PORTBADDR7
address_b[7] => ram_block1a80.PORTBADDR7
address_b[7] => ram_block1a81.PORTBADDR7
address_b[7] => ram_block1a82.PORTBADDR7
address_b[7] => ram_block1a83.PORTBADDR7
address_b[7] => ram_block1a84.PORTBADDR7
address_b[7] => ram_block1a85.PORTBADDR7
address_b[7] => ram_block1a86.PORTBADDR7
address_b[7] => ram_block1a87.PORTBADDR7
address_b[7] => ram_block1a88.PORTBADDR7
address_b[7] => ram_block1a89.PORTBADDR7
address_b[7] => ram_block1a90.PORTBADDR7
address_b[7] => ram_block1a91.PORTBADDR7
address_b[7] => ram_block1a92.PORTBADDR7
address_b[7] => ram_block1a93.PORTBADDR7
address_b[7] => ram_block1a94.PORTBADDR7
address_b[7] => ram_block1a95.PORTBADDR7
address_b[7] => ram_block1a96.PORTBADDR7
address_b[7] => ram_block1a97.PORTBADDR7
address_b[7] => ram_block1a98.PORTBADDR7
address_b[7] => ram_block1a99.PORTBADDR7
address_b[7] => ram_block1a100.PORTBADDR7
address_b[7] => ram_block1a101.PORTBADDR7
address_b[7] => ram_block1a102.PORTBADDR7
address_b[7] => ram_block1a103.PORTBADDR7
address_b[7] => ram_block1a104.PORTBADDR7
address_b[7] => ram_block1a105.PORTBADDR7
address_b[7] => ram_block1a106.PORTBADDR7
address_b[7] => ram_block1a107.PORTBADDR7
address_b[7] => ram_block1a108.PORTBADDR7
address_b[7] => ram_block1a109.PORTBADDR7
address_b[7] => ram_block1a110.PORTBADDR7
address_b[7] => ram_block1a111.PORTBADDR7
address_b[7] => ram_block1a112.PORTBADDR7
address_b[7] => ram_block1a113.PORTBADDR7
address_b[7] => ram_block1a114.PORTBADDR7
address_b[7] => ram_block1a115.PORTBADDR7
address_b[7] => ram_block1a116.PORTBADDR7
address_b[7] => ram_block1a117.PORTBADDR7
address_b[7] => ram_block1a118.PORTBADDR7
address_b[7] => ram_block1a119.PORTBADDR7
address_b[7] => ram_block1a120.PORTBADDR7
address_b[7] => ram_block1a121.PORTBADDR7
address_b[7] => ram_block1a122.PORTBADDR7
address_b[7] => ram_block1a123.PORTBADDR7
address_b[7] => ram_block1a124.PORTBADDR7
address_b[7] => ram_block1a125.PORTBADDR7
address_b[7] => ram_block1a126.PORTBADDR7
address_b[7] => ram_block1a127.PORTBADDR7
address_b[7] => ram_block1a128.PORTBADDR7
address_b[7] => ram_block1a129.PORTBADDR7
address_b[7] => ram_block1a130.PORTBADDR7
address_b[7] => ram_block1a131.PORTBADDR7
address_b[7] => ram_block1a132.PORTBADDR7
address_b[7] => ram_block1a133.PORTBADDR7
address_b[7] => ram_block1a134.PORTBADDR7
address_b[7] => ram_block1a135.PORTBADDR7
address_b[7] => ram_block1a136.PORTBADDR7
address_b[7] => ram_block1a137.PORTBADDR7
address_b[7] => ram_block1a138.PORTBADDR7
address_b[7] => ram_block1a139.PORTBADDR7
address_b[7] => ram_block1a140.PORTBADDR7
address_b[7] => ram_block1a141.PORTBADDR7
address_b[7] => ram_block1a142.PORTBADDR7
address_b[7] => ram_block1a143.PORTBADDR7
address_b[7] => ram_block1a144.PORTBADDR7
address_b[7] => ram_block1a145.PORTBADDR7
address_b[7] => ram_block1a146.PORTBADDR7
address_b[7] => ram_block1a147.PORTBADDR7
address_b[7] => ram_block1a148.PORTBADDR7
address_b[7] => ram_block1a149.PORTBADDR7
address_b[7] => ram_block1a150.PORTBADDR7
address_b[7] => ram_block1a151.PORTBADDR7
address_b[7] => ram_block1a152.PORTBADDR7
address_b[7] => ram_block1a153.PORTBADDR7
address_b[7] => ram_block1a154.PORTBADDR7
address_b[7] => ram_block1a155.PORTBADDR7
address_b[7] => ram_block1a156.PORTBADDR7
address_b[7] => ram_block1a157.PORTBADDR7
address_b[7] => ram_block1a158.PORTBADDR7
address_b[7] => ram_block1a159.PORTBADDR7
address_b[7] => ram_block1a160.PORTBADDR7
address_b[7] => ram_block1a161.PORTBADDR7
address_b[7] => ram_block1a162.PORTBADDR7
address_b[7] => ram_block1a163.PORTBADDR7
address_b[7] => ram_block1a164.PORTBADDR7
address_b[7] => ram_block1a165.PORTBADDR7
address_b[7] => ram_block1a166.PORTBADDR7
address_b[7] => ram_block1a167.PORTBADDR7
address_b[7] => ram_block1a168.PORTBADDR7
address_b[7] => ram_block1a169.PORTBADDR7
address_b[7] => ram_block1a170.PORTBADDR7
address_b[7] => ram_block1a171.PORTBADDR7
address_b[7] => ram_block1a172.PORTBADDR7
address_b[7] => ram_block1a173.PORTBADDR7
address_b[7] => ram_block1a174.PORTBADDR7
address_b[7] => ram_block1a175.PORTBADDR7
address_b[7] => ram_block1a176.PORTBADDR7
address_b[7] => ram_block1a177.PORTBADDR7
address_b[7] => ram_block1a178.PORTBADDR7
address_b[7] => ram_block1a179.PORTBADDR7
address_b[7] => ram_block1a180.PORTBADDR7
address_b[7] => ram_block1a181.PORTBADDR7
address_b[7] => ram_block1a182.PORTBADDR7
address_b[7] => ram_block1a183.PORTBADDR7
address_b[7] => ram_block1a184.PORTBADDR7
address_b[7] => ram_block1a185.PORTBADDR7
address_b[7] => ram_block1a186.PORTBADDR7
address_b[7] => ram_block1a187.PORTBADDR7
address_b[7] => ram_block1a188.PORTBADDR7
address_b[7] => ram_block1a189.PORTBADDR7
address_b[7] => ram_block1a190.PORTBADDR7
address_b[7] => ram_block1a191.PORTBADDR7
address_b[7] => ram_block1a192.PORTBADDR7
address_b[7] => ram_block1a193.PORTBADDR7
address_b[7] => ram_block1a194.PORTBADDR7
address_b[7] => ram_block1a195.PORTBADDR7
address_b[7] => ram_block1a196.PORTBADDR7
address_b[7] => ram_block1a197.PORTBADDR7
address_b[7] => ram_block1a198.PORTBADDR7
address_b[7] => ram_block1a199.PORTBADDR7
address_b[7] => ram_block1a200.PORTBADDR7
address_b[7] => ram_block1a201.PORTBADDR7
address_b[7] => ram_block1a202.PORTBADDR7
address_b[7] => ram_block1a203.PORTBADDR7
address_b[7] => ram_block1a204.PORTBADDR7
address_b[7] => ram_block1a205.PORTBADDR7
address_b[7] => ram_block1a206.PORTBADDR7
address_b[7] => ram_block1a207.PORTBADDR7
address_b[7] => ram_block1a208.PORTBADDR7
address_b[7] => ram_block1a209.PORTBADDR7
address_b[7] => ram_block1a210.PORTBADDR7
address_b[7] => ram_block1a211.PORTBADDR7
address_b[7] => ram_block1a212.PORTBADDR7
address_b[7] => ram_block1a213.PORTBADDR7
address_b[7] => ram_block1a214.PORTBADDR7
address_b[7] => ram_block1a215.PORTBADDR7
address_b[7] => ram_block1a216.PORTBADDR7
address_b[7] => ram_block1a217.PORTBADDR7
address_b[7] => ram_block1a218.PORTBADDR7
address_b[7] => ram_block1a219.PORTBADDR7
address_b[7] => ram_block1a220.PORTBADDR7
address_b[7] => ram_block1a221.PORTBADDR7
address_b[7] => ram_block1a222.PORTBADDR7
address_b[7] => ram_block1a223.PORTBADDR7
address_b[7] => ram_block1a224.PORTBADDR7
address_b[7] => ram_block1a225.PORTBADDR7
address_b[7] => ram_block1a226.PORTBADDR7
address_b[7] => ram_block1a227.PORTBADDR7
address_b[7] => ram_block1a228.PORTBADDR7
address_b[7] => ram_block1a229.PORTBADDR7
address_b[7] => ram_block1a230.PORTBADDR7
address_b[7] => ram_block1a231.PORTBADDR7
address_b[7] => ram_block1a232.PORTBADDR7
address_b[7] => ram_block1a233.PORTBADDR7
address_b[7] => ram_block1a234.PORTBADDR7
address_b[7] => ram_block1a235.PORTBADDR7
address_b[7] => ram_block1a236.PORTBADDR7
address_b[7] => ram_block1a237.PORTBADDR7
address_b[7] => ram_block1a238.PORTBADDR7
address_b[7] => ram_block1a239.PORTBADDR7
address_b[7] => ram_block1a240.PORTBADDR7
address_b[7] => ram_block1a241.PORTBADDR7
address_b[7] => ram_block1a242.PORTBADDR7
address_b[7] => ram_block1a243.PORTBADDR7
address_b[7] => ram_block1a244.PORTBADDR7
address_b[7] => ram_block1a245.PORTBADDR7
address_b[7] => ram_block1a246.PORTBADDR7
address_b[7] => ram_block1a247.PORTBADDR7
address_b[7] => ram_block1a248.PORTBADDR7
address_b[7] => ram_block1a249.PORTBADDR7
address_b[7] => ram_block1a250.PORTBADDR7
address_b[7] => ram_block1a251.PORTBADDR7
address_b[7] => ram_block1a252.PORTBADDR7
address_b[7] => ram_block1a253.PORTBADDR7
address_b[7] => ram_block1a254.PORTBADDR7
address_b[7] => ram_block1a255.PORTBADDR7
address_b[7] => ram_block1a256.PORTBADDR7
address_b[7] => ram_block1a257.PORTBADDR7
address_b[7] => ram_block1a258.PORTBADDR7
address_b[7] => ram_block1a259.PORTBADDR7
address_b[7] => ram_block1a260.PORTBADDR7
address_b[7] => ram_block1a261.PORTBADDR7
address_b[7] => ram_block1a262.PORTBADDR7
address_b[7] => ram_block1a263.PORTBADDR7
address_b[7] => ram_block1a264.PORTBADDR7
address_b[7] => ram_block1a265.PORTBADDR7
address_b[7] => ram_block1a266.PORTBADDR7
address_b[7] => ram_block1a267.PORTBADDR7
address_b[7] => ram_block1a268.PORTBADDR7
address_b[7] => ram_block1a269.PORTBADDR7
address_b[7] => ram_block1a270.PORTBADDR7
address_b[7] => ram_block1a271.PORTBADDR7
address_b[7] => ram_block1a272.PORTBADDR7
address_b[7] => ram_block1a273.PORTBADDR7
address_b[7] => ram_block1a274.PORTBADDR7
address_b[7] => ram_block1a275.PORTBADDR7
address_b[7] => ram_block1a276.PORTBADDR7
address_b[7] => ram_block1a277.PORTBADDR7
address_b[7] => ram_block1a278.PORTBADDR7
address_b[7] => ram_block1a279.PORTBADDR7
address_b[7] => ram_block1a280.PORTBADDR7
address_b[7] => ram_block1a281.PORTBADDR7
address_b[7] => ram_block1a282.PORTBADDR7
address_b[7] => ram_block1a283.PORTBADDR7
address_b[7] => ram_block1a284.PORTBADDR7
address_b[7] => ram_block1a285.PORTBADDR7
address_b[7] => ram_block1a286.PORTBADDR7
address_b[7] => ram_block1a287.PORTBADDR7
address_b[7] => ram_block1a288.PORTBADDR7
address_b[7] => ram_block1a289.PORTBADDR7
address_b[7] => ram_block1a290.PORTBADDR7
address_b[7] => ram_block1a291.PORTBADDR7
address_b[7] => ram_block1a292.PORTBADDR7
address_b[7] => ram_block1a293.PORTBADDR7
address_b[7] => ram_block1a294.PORTBADDR7
address_b[7] => ram_block1a295.PORTBADDR7
address_b[7] => ram_block1a296.PORTBADDR7
address_b[7] => ram_block1a297.PORTBADDR7
address_b[7] => ram_block1a298.PORTBADDR7
address_b[7] => ram_block1a299.PORTBADDR7
address_b[7] => ram_block1a300.PORTBADDR7
address_b[7] => ram_block1a301.PORTBADDR7
address_b[7] => ram_block1a302.PORTBADDR7
address_b[7] => ram_block1a303.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[8] => ram_block1a32.PORTBADDR8
address_b[8] => ram_block1a33.PORTBADDR8
address_b[8] => ram_block1a34.PORTBADDR8
address_b[8] => ram_block1a35.PORTBADDR8
address_b[8] => ram_block1a36.PORTBADDR8
address_b[8] => ram_block1a37.PORTBADDR8
address_b[8] => ram_block1a38.PORTBADDR8
address_b[8] => ram_block1a39.PORTBADDR8
address_b[8] => ram_block1a40.PORTBADDR8
address_b[8] => ram_block1a41.PORTBADDR8
address_b[8] => ram_block1a42.PORTBADDR8
address_b[8] => ram_block1a43.PORTBADDR8
address_b[8] => ram_block1a44.PORTBADDR8
address_b[8] => ram_block1a45.PORTBADDR8
address_b[8] => ram_block1a46.PORTBADDR8
address_b[8] => ram_block1a47.PORTBADDR8
address_b[8] => ram_block1a48.PORTBADDR8
address_b[8] => ram_block1a49.PORTBADDR8
address_b[8] => ram_block1a50.PORTBADDR8
address_b[8] => ram_block1a51.PORTBADDR8
address_b[8] => ram_block1a52.PORTBADDR8
address_b[8] => ram_block1a53.PORTBADDR8
address_b[8] => ram_block1a54.PORTBADDR8
address_b[8] => ram_block1a55.PORTBADDR8
address_b[8] => ram_block1a56.PORTBADDR8
address_b[8] => ram_block1a57.PORTBADDR8
address_b[8] => ram_block1a58.PORTBADDR8
address_b[8] => ram_block1a59.PORTBADDR8
address_b[8] => ram_block1a60.PORTBADDR8
address_b[8] => ram_block1a61.PORTBADDR8
address_b[8] => ram_block1a62.PORTBADDR8
address_b[8] => ram_block1a63.PORTBADDR8
address_b[8] => ram_block1a64.PORTBADDR8
address_b[8] => ram_block1a65.PORTBADDR8
address_b[8] => ram_block1a66.PORTBADDR8
address_b[8] => ram_block1a67.PORTBADDR8
address_b[8] => ram_block1a68.PORTBADDR8
address_b[8] => ram_block1a69.PORTBADDR8
address_b[8] => ram_block1a70.PORTBADDR8
address_b[8] => ram_block1a71.PORTBADDR8
address_b[8] => ram_block1a72.PORTBADDR8
address_b[8] => ram_block1a73.PORTBADDR8
address_b[8] => ram_block1a74.PORTBADDR8
address_b[8] => ram_block1a75.PORTBADDR8
address_b[8] => ram_block1a76.PORTBADDR8
address_b[8] => ram_block1a77.PORTBADDR8
address_b[8] => ram_block1a78.PORTBADDR8
address_b[8] => ram_block1a79.PORTBADDR8
address_b[8] => ram_block1a80.PORTBADDR8
address_b[8] => ram_block1a81.PORTBADDR8
address_b[8] => ram_block1a82.PORTBADDR8
address_b[8] => ram_block1a83.PORTBADDR8
address_b[8] => ram_block1a84.PORTBADDR8
address_b[8] => ram_block1a85.PORTBADDR8
address_b[8] => ram_block1a86.PORTBADDR8
address_b[8] => ram_block1a87.PORTBADDR8
address_b[8] => ram_block1a88.PORTBADDR8
address_b[8] => ram_block1a89.PORTBADDR8
address_b[8] => ram_block1a90.PORTBADDR8
address_b[8] => ram_block1a91.PORTBADDR8
address_b[8] => ram_block1a92.PORTBADDR8
address_b[8] => ram_block1a93.PORTBADDR8
address_b[8] => ram_block1a94.PORTBADDR8
address_b[8] => ram_block1a95.PORTBADDR8
address_b[8] => ram_block1a96.PORTBADDR8
address_b[8] => ram_block1a97.PORTBADDR8
address_b[8] => ram_block1a98.PORTBADDR8
address_b[8] => ram_block1a99.PORTBADDR8
address_b[8] => ram_block1a100.PORTBADDR8
address_b[8] => ram_block1a101.PORTBADDR8
address_b[8] => ram_block1a102.PORTBADDR8
address_b[8] => ram_block1a103.PORTBADDR8
address_b[8] => ram_block1a104.PORTBADDR8
address_b[8] => ram_block1a105.PORTBADDR8
address_b[8] => ram_block1a106.PORTBADDR8
address_b[8] => ram_block1a107.PORTBADDR8
address_b[8] => ram_block1a108.PORTBADDR8
address_b[8] => ram_block1a109.PORTBADDR8
address_b[8] => ram_block1a110.PORTBADDR8
address_b[8] => ram_block1a111.PORTBADDR8
address_b[8] => ram_block1a112.PORTBADDR8
address_b[8] => ram_block1a113.PORTBADDR8
address_b[8] => ram_block1a114.PORTBADDR8
address_b[8] => ram_block1a115.PORTBADDR8
address_b[8] => ram_block1a116.PORTBADDR8
address_b[8] => ram_block1a117.PORTBADDR8
address_b[8] => ram_block1a118.PORTBADDR8
address_b[8] => ram_block1a119.PORTBADDR8
address_b[8] => ram_block1a120.PORTBADDR8
address_b[8] => ram_block1a121.PORTBADDR8
address_b[8] => ram_block1a122.PORTBADDR8
address_b[8] => ram_block1a123.PORTBADDR8
address_b[8] => ram_block1a124.PORTBADDR8
address_b[8] => ram_block1a125.PORTBADDR8
address_b[8] => ram_block1a126.PORTBADDR8
address_b[8] => ram_block1a127.PORTBADDR8
address_b[8] => ram_block1a128.PORTBADDR8
address_b[8] => ram_block1a129.PORTBADDR8
address_b[8] => ram_block1a130.PORTBADDR8
address_b[8] => ram_block1a131.PORTBADDR8
address_b[8] => ram_block1a132.PORTBADDR8
address_b[8] => ram_block1a133.PORTBADDR8
address_b[8] => ram_block1a134.PORTBADDR8
address_b[8] => ram_block1a135.PORTBADDR8
address_b[8] => ram_block1a136.PORTBADDR8
address_b[8] => ram_block1a137.PORTBADDR8
address_b[8] => ram_block1a138.PORTBADDR8
address_b[8] => ram_block1a139.PORTBADDR8
address_b[8] => ram_block1a140.PORTBADDR8
address_b[8] => ram_block1a141.PORTBADDR8
address_b[8] => ram_block1a142.PORTBADDR8
address_b[8] => ram_block1a143.PORTBADDR8
address_b[8] => ram_block1a144.PORTBADDR8
address_b[8] => ram_block1a145.PORTBADDR8
address_b[8] => ram_block1a146.PORTBADDR8
address_b[8] => ram_block1a147.PORTBADDR8
address_b[8] => ram_block1a148.PORTBADDR8
address_b[8] => ram_block1a149.PORTBADDR8
address_b[8] => ram_block1a150.PORTBADDR8
address_b[8] => ram_block1a151.PORTBADDR8
address_b[8] => ram_block1a152.PORTBADDR8
address_b[8] => ram_block1a153.PORTBADDR8
address_b[8] => ram_block1a154.PORTBADDR8
address_b[8] => ram_block1a155.PORTBADDR8
address_b[8] => ram_block1a156.PORTBADDR8
address_b[8] => ram_block1a157.PORTBADDR8
address_b[8] => ram_block1a158.PORTBADDR8
address_b[8] => ram_block1a159.PORTBADDR8
address_b[8] => ram_block1a160.PORTBADDR8
address_b[8] => ram_block1a161.PORTBADDR8
address_b[8] => ram_block1a162.PORTBADDR8
address_b[8] => ram_block1a163.PORTBADDR8
address_b[8] => ram_block1a164.PORTBADDR8
address_b[8] => ram_block1a165.PORTBADDR8
address_b[8] => ram_block1a166.PORTBADDR8
address_b[8] => ram_block1a167.PORTBADDR8
address_b[8] => ram_block1a168.PORTBADDR8
address_b[8] => ram_block1a169.PORTBADDR8
address_b[8] => ram_block1a170.PORTBADDR8
address_b[8] => ram_block1a171.PORTBADDR8
address_b[8] => ram_block1a172.PORTBADDR8
address_b[8] => ram_block1a173.PORTBADDR8
address_b[8] => ram_block1a174.PORTBADDR8
address_b[8] => ram_block1a175.PORTBADDR8
address_b[8] => ram_block1a176.PORTBADDR8
address_b[8] => ram_block1a177.PORTBADDR8
address_b[8] => ram_block1a178.PORTBADDR8
address_b[8] => ram_block1a179.PORTBADDR8
address_b[8] => ram_block1a180.PORTBADDR8
address_b[8] => ram_block1a181.PORTBADDR8
address_b[8] => ram_block1a182.PORTBADDR8
address_b[8] => ram_block1a183.PORTBADDR8
address_b[8] => ram_block1a184.PORTBADDR8
address_b[8] => ram_block1a185.PORTBADDR8
address_b[8] => ram_block1a186.PORTBADDR8
address_b[8] => ram_block1a187.PORTBADDR8
address_b[8] => ram_block1a188.PORTBADDR8
address_b[8] => ram_block1a189.PORTBADDR8
address_b[8] => ram_block1a190.PORTBADDR8
address_b[8] => ram_block1a191.PORTBADDR8
address_b[8] => ram_block1a192.PORTBADDR8
address_b[8] => ram_block1a193.PORTBADDR8
address_b[8] => ram_block1a194.PORTBADDR8
address_b[8] => ram_block1a195.PORTBADDR8
address_b[8] => ram_block1a196.PORTBADDR8
address_b[8] => ram_block1a197.PORTBADDR8
address_b[8] => ram_block1a198.PORTBADDR8
address_b[8] => ram_block1a199.PORTBADDR8
address_b[8] => ram_block1a200.PORTBADDR8
address_b[8] => ram_block1a201.PORTBADDR8
address_b[8] => ram_block1a202.PORTBADDR8
address_b[8] => ram_block1a203.PORTBADDR8
address_b[8] => ram_block1a204.PORTBADDR8
address_b[8] => ram_block1a205.PORTBADDR8
address_b[8] => ram_block1a206.PORTBADDR8
address_b[8] => ram_block1a207.PORTBADDR8
address_b[8] => ram_block1a208.PORTBADDR8
address_b[8] => ram_block1a209.PORTBADDR8
address_b[8] => ram_block1a210.PORTBADDR8
address_b[8] => ram_block1a211.PORTBADDR8
address_b[8] => ram_block1a212.PORTBADDR8
address_b[8] => ram_block1a213.PORTBADDR8
address_b[8] => ram_block1a214.PORTBADDR8
address_b[8] => ram_block1a215.PORTBADDR8
address_b[8] => ram_block1a216.PORTBADDR8
address_b[8] => ram_block1a217.PORTBADDR8
address_b[8] => ram_block1a218.PORTBADDR8
address_b[8] => ram_block1a219.PORTBADDR8
address_b[8] => ram_block1a220.PORTBADDR8
address_b[8] => ram_block1a221.PORTBADDR8
address_b[8] => ram_block1a222.PORTBADDR8
address_b[8] => ram_block1a223.PORTBADDR8
address_b[8] => ram_block1a224.PORTBADDR8
address_b[8] => ram_block1a225.PORTBADDR8
address_b[8] => ram_block1a226.PORTBADDR8
address_b[8] => ram_block1a227.PORTBADDR8
address_b[8] => ram_block1a228.PORTBADDR8
address_b[8] => ram_block1a229.PORTBADDR8
address_b[8] => ram_block1a230.PORTBADDR8
address_b[8] => ram_block1a231.PORTBADDR8
address_b[8] => ram_block1a232.PORTBADDR8
address_b[8] => ram_block1a233.PORTBADDR8
address_b[8] => ram_block1a234.PORTBADDR8
address_b[8] => ram_block1a235.PORTBADDR8
address_b[8] => ram_block1a236.PORTBADDR8
address_b[8] => ram_block1a237.PORTBADDR8
address_b[8] => ram_block1a238.PORTBADDR8
address_b[8] => ram_block1a239.PORTBADDR8
address_b[8] => ram_block1a240.PORTBADDR8
address_b[8] => ram_block1a241.PORTBADDR8
address_b[8] => ram_block1a242.PORTBADDR8
address_b[8] => ram_block1a243.PORTBADDR8
address_b[8] => ram_block1a244.PORTBADDR8
address_b[8] => ram_block1a245.PORTBADDR8
address_b[8] => ram_block1a246.PORTBADDR8
address_b[8] => ram_block1a247.PORTBADDR8
address_b[8] => ram_block1a248.PORTBADDR8
address_b[8] => ram_block1a249.PORTBADDR8
address_b[8] => ram_block1a250.PORTBADDR8
address_b[8] => ram_block1a251.PORTBADDR8
address_b[8] => ram_block1a252.PORTBADDR8
address_b[8] => ram_block1a253.PORTBADDR8
address_b[8] => ram_block1a254.PORTBADDR8
address_b[8] => ram_block1a255.PORTBADDR8
address_b[8] => ram_block1a256.PORTBADDR8
address_b[8] => ram_block1a257.PORTBADDR8
address_b[8] => ram_block1a258.PORTBADDR8
address_b[8] => ram_block1a259.PORTBADDR8
address_b[8] => ram_block1a260.PORTBADDR8
address_b[8] => ram_block1a261.PORTBADDR8
address_b[8] => ram_block1a262.PORTBADDR8
address_b[8] => ram_block1a263.PORTBADDR8
address_b[8] => ram_block1a264.PORTBADDR8
address_b[8] => ram_block1a265.PORTBADDR8
address_b[8] => ram_block1a266.PORTBADDR8
address_b[8] => ram_block1a267.PORTBADDR8
address_b[8] => ram_block1a268.PORTBADDR8
address_b[8] => ram_block1a269.PORTBADDR8
address_b[8] => ram_block1a270.PORTBADDR8
address_b[8] => ram_block1a271.PORTBADDR8
address_b[8] => ram_block1a272.PORTBADDR8
address_b[8] => ram_block1a273.PORTBADDR8
address_b[8] => ram_block1a274.PORTBADDR8
address_b[8] => ram_block1a275.PORTBADDR8
address_b[8] => ram_block1a276.PORTBADDR8
address_b[8] => ram_block1a277.PORTBADDR8
address_b[8] => ram_block1a278.PORTBADDR8
address_b[8] => ram_block1a279.PORTBADDR8
address_b[8] => ram_block1a280.PORTBADDR8
address_b[8] => ram_block1a281.PORTBADDR8
address_b[8] => ram_block1a282.PORTBADDR8
address_b[8] => ram_block1a283.PORTBADDR8
address_b[8] => ram_block1a284.PORTBADDR8
address_b[8] => ram_block1a285.PORTBADDR8
address_b[8] => ram_block1a286.PORTBADDR8
address_b[8] => ram_block1a287.PORTBADDR8
address_b[8] => ram_block1a288.PORTBADDR8
address_b[8] => ram_block1a289.PORTBADDR8
address_b[8] => ram_block1a290.PORTBADDR8
address_b[8] => ram_block1a291.PORTBADDR8
address_b[8] => ram_block1a292.PORTBADDR8
address_b[8] => ram_block1a293.PORTBADDR8
address_b[8] => ram_block1a294.PORTBADDR8
address_b[8] => ram_block1a295.PORTBADDR8
address_b[8] => ram_block1a296.PORTBADDR8
address_b[8] => ram_block1a297.PORTBADDR8
address_b[8] => ram_block1a298.PORTBADDR8
address_b[8] => ram_block1a299.PORTBADDR8
address_b[8] => ram_block1a300.PORTBADDR8
address_b[8] => ram_block1a301.PORTBADDR8
address_b[8] => ram_block1a302.PORTBADDR8
address_b[8] => ram_block1a303.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[9] => ram_block1a32.PORTBADDR9
address_b[9] => ram_block1a33.PORTBADDR9
address_b[9] => ram_block1a34.PORTBADDR9
address_b[9] => ram_block1a35.PORTBADDR9
address_b[9] => ram_block1a36.PORTBADDR9
address_b[9] => ram_block1a37.PORTBADDR9
address_b[9] => ram_block1a38.PORTBADDR9
address_b[9] => ram_block1a39.PORTBADDR9
address_b[9] => ram_block1a40.PORTBADDR9
address_b[9] => ram_block1a41.PORTBADDR9
address_b[9] => ram_block1a42.PORTBADDR9
address_b[9] => ram_block1a43.PORTBADDR9
address_b[9] => ram_block1a44.PORTBADDR9
address_b[9] => ram_block1a45.PORTBADDR9
address_b[9] => ram_block1a46.PORTBADDR9
address_b[9] => ram_block1a47.PORTBADDR9
address_b[9] => ram_block1a48.PORTBADDR9
address_b[9] => ram_block1a49.PORTBADDR9
address_b[9] => ram_block1a50.PORTBADDR9
address_b[9] => ram_block1a51.PORTBADDR9
address_b[9] => ram_block1a52.PORTBADDR9
address_b[9] => ram_block1a53.PORTBADDR9
address_b[9] => ram_block1a54.PORTBADDR9
address_b[9] => ram_block1a55.PORTBADDR9
address_b[9] => ram_block1a56.PORTBADDR9
address_b[9] => ram_block1a57.PORTBADDR9
address_b[9] => ram_block1a58.PORTBADDR9
address_b[9] => ram_block1a59.PORTBADDR9
address_b[9] => ram_block1a60.PORTBADDR9
address_b[9] => ram_block1a61.PORTBADDR9
address_b[9] => ram_block1a62.PORTBADDR9
address_b[9] => ram_block1a63.PORTBADDR9
address_b[9] => ram_block1a64.PORTBADDR9
address_b[9] => ram_block1a65.PORTBADDR9
address_b[9] => ram_block1a66.PORTBADDR9
address_b[9] => ram_block1a67.PORTBADDR9
address_b[9] => ram_block1a68.PORTBADDR9
address_b[9] => ram_block1a69.PORTBADDR9
address_b[9] => ram_block1a70.PORTBADDR9
address_b[9] => ram_block1a71.PORTBADDR9
address_b[9] => ram_block1a72.PORTBADDR9
address_b[9] => ram_block1a73.PORTBADDR9
address_b[9] => ram_block1a74.PORTBADDR9
address_b[9] => ram_block1a75.PORTBADDR9
address_b[9] => ram_block1a76.PORTBADDR9
address_b[9] => ram_block1a77.PORTBADDR9
address_b[9] => ram_block1a78.PORTBADDR9
address_b[9] => ram_block1a79.PORTBADDR9
address_b[9] => ram_block1a80.PORTBADDR9
address_b[9] => ram_block1a81.PORTBADDR9
address_b[9] => ram_block1a82.PORTBADDR9
address_b[9] => ram_block1a83.PORTBADDR9
address_b[9] => ram_block1a84.PORTBADDR9
address_b[9] => ram_block1a85.PORTBADDR9
address_b[9] => ram_block1a86.PORTBADDR9
address_b[9] => ram_block1a87.PORTBADDR9
address_b[9] => ram_block1a88.PORTBADDR9
address_b[9] => ram_block1a89.PORTBADDR9
address_b[9] => ram_block1a90.PORTBADDR9
address_b[9] => ram_block1a91.PORTBADDR9
address_b[9] => ram_block1a92.PORTBADDR9
address_b[9] => ram_block1a93.PORTBADDR9
address_b[9] => ram_block1a94.PORTBADDR9
address_b[9] => ram_block1a95.PORTBADDR9
address_b[9] => ram_block1a96.PORTBADDR9
address_b[9] => ram_block1a97.PORTBADDR9
address_b[9] => ram_block1a98.PORTBADDR9
address_b[9] => ram_block1a99.PORTBADDR9
address_b[9] => ram_block1a100.PORTBADDR9
address_b[9] => ram_block1a101.PORTBADDR9
address_b[9] => ram_block1a102.PORTBADDR9
address_b[9] => ram_block1a103.PORTBADDR9
address_b[9] => ram_block1a104.PORTBADDR9
address_b[9] => ram_block1a105.PORTBADDR9
address_b[9] => ram_block1a106.PORTBADDR9
address_b[9] => ram_block1a107.PORTBADDR9
address_b[9] => ram_block1a108.PORTBADDR9
address_b[9] => ram_block1a109.PORTBADDR9
address_b[9] => ram_block1a110.PORTBADDR9
address_b[9] => ram_block1a111.PORTBADDR9
address_b[9] => ram_block1a112.PORTBADDR9
address_b[9] => ram_block1a113.PORTBADDR9
address_b[9] => ram_block1a114.PORTBADDR9
address_b[9] => ram_block1a115.PORTBADDR9
address_b[9] => ram_block1a116.PORTBADDR9
address_b[9] => ram_block1a117.PORTBADDR9
address_b[9] => ram_block1a118.PORTBADDR9
address_b[9] => ram_block1a119.PORTBADDR9
address_b[9] => ram_block1a120.PORTBADDR9
address_b[9] => ram_block1a121.PORTBADDR9
address_b[9] => ram_block1a122.PORTBADDR9
address_b[9] => ram_block1a123.PORTBADDR9
address_b[9] => ram_block1a124.PORTBADDR9
address_b[9] => ram_block1a125.PORTBADDR9
address_b[9] => ram_block1a126.PORTBADDR9
address_b[9] => ram_block1a127.PORTBADDR9
address_b[9] => ram_block1a128.PORTBADDR9
address_b[9] => ram_block1a129.PORTBADDR9
address_b[9] => ram_block1a130.PORTBADDR9
address_b[9] => ram_block1a131.PORTBADDR9
address_b[9] => ram_block1a132.PORTBADDR9
address_b[9] => ram_block1a133.PORTBADDR9
address_b[9] => ram_block1a134.PORTBADDR9
address_b[9] => ram_block1a135.PORTBADDR9
address_b[9] => ram_block1a136.PORTBADDR9
address_b[9] => ram_block1a137.PORTBADDR9
address_b[9] => ram_block1a138.PORTBADDR9
address_b[9] => ram_block1a139.PORTBADDR9
address_b[9] => ram_block1a140.PORTBADDR9
address_b[9] => ram_block1a141.PORTBADDR9
address_b[9] => ram_block1a142.PORTBADDR9
address_b[9] => ram_block1a143.PORTBADDR9
address_b[9] => ram_block1a144.PORTBADDR9
address_b[9] => ram_block1a145.PORTBADDR9
address_b[9] => ram_block1a146.PORTBADDR9
address_b[9] => ram_block1a147.PORTBADDR9
address_b[9] => ram_block1a148.PORTBADDR9
address_b[9] => ram_block1a149.PORTBADDR9
address_b[9] => ram_block1a150.PORTBADDR9
address_b[9] => ram_block1a151.PORTBADDR9
address_b[9] => ram_block1a152.PORTBADDR9
address_b[9] => ram_block1a153.PORTBADDR9
address_b[9] => ram_block1a154.PORTBADDR9
address_b[9] => ram_block1a155.PORTBADDR9
address_b[9] => ram_block1a156.PORTBADDR9
address_b[9] => ram_block1a157.PORTBADDR9
address_b[9] => ram_block1a158.PORTBADDR9
address_b[9] => ram_block1a159.PORTBADDR9
address_b[9] => ram_block1a160.PORTBADDR9
address_b[9] => ram_block1a161.PORTBADDR9
address_b[9] => ram_block1a162.PORTBADDR9
address_b[9] => ram_block1a163.PORTBADDR9
address_b[9] => ram_block1a164.PORTBADDR9
address_b[9] => ram_block1a165.PORTBADDR9
address_b[9] => ram_block1a166.PORTBADDR9
address_b[9] => ram_block1a167.PORTBADDR9
address_b[9] => ram_block1a168.PORTBADDR9
address_b[9] => ram_block1a169.PORTBADDR9
address_b[9] => ram_block1a170.PORTBADDR9
address_b[9] => ram_block1a171.PORTBADDR9
address_b[9] => ram_block1a172.PORTBADDR9
address_b[9] => ram_block1a173.PORTBADDR9
address_b[9] => ram_block1a174.PORTBADDR9
address_b[9] => ram_block1a175.PORTBADDR9
address_b[9] => ram_block1a176.PORTBADDR9
address_b[9] => ram_block1a177.PORTBADDR9
address_b[9] => ram_block1a178.PORTBADDR9
address_b[9] => ram_block1a179.PORTBADDR9
address_b[9] => ram_block1a180.PORTBADDR9
address_b[9] => ram_block1a181.PORTBADDR9
address_b[9] => ram_block1a182.PORTBADDR9
address_b[9] => ram_block1a183.PORTBADDR9
address_b[9] => ram_block1a184.PORTBADDR9
address_b[9] => ram_block1a185.PORTBADDR9
address_b[9] => ram_block1a186.PORTBADDR9
address_b[9] => ram_block1a187.PORTBADDR9
address_b[9] => ram_block1a188.PORTBADDR9
address_b[9] => ram_block1a189.PORTBADDR9
address_b[9] => ram_block1a190.PORTBADDR9
address_b[9] => ram_block1a191.PORTBADDR9
address_b[9] => ram_block1a192.PORTBADDR9
address_b[9] => ram_block1a193.PORTBADDR9
address_b[9] => ram_block1a194.PORTBADDR9
address_b[9] => ram_block1a195.PORTBADDR9
address_b[9] => ram_block1a196.PORTBADDR9
address_b[9] => ram_block1a197.PORTBADDR9
address_b[9] => ram_block1a198.PORTBADDR9
address_b[9] => ram_block1a199.PORTBADDR9
address_b[9] => ram_block1a200.PORTBADDR9
address_b[9] => ram_block1a201.PORTBADDR9
address_b[9] => ram_block1a202.PORTBADDR9
address_b[9] => ram_block1a203.PORTBADDR9
address_b[9] => ram_block1a204.PORTBADDR9
address_b[9] => ram_block1a205.PORTBADDR9
address_b[9] => ram_block1a206.PORTBADDR9
address_b[9] => ram_block1a207.PORTBADDR9
address_b[9] => ram_block1a208.PORTBADDR9
address_b[9] => ram_block1a209.PORTBADDR9
address_b[9] => ram_block1a210.PORTBADDR9
address_b[9] => ram_block1a211.PORTBADDR9
address_b[9] => ram_block1a212.PORTBADDR9
address_b[9] => ram_block1a213.PORTBADDR9
address_b[9] => ram_block1a214.PORTBADDR9
address_b[9] => ram_block1a215.PORTBADDR9
address_b[9] => ram_block1a216.PORTBADDR9
address_b[9] => ram_block1a217.PORTBADDR9
address_b[9] => ram_block1a218.PORTBADDR9
address_b[9] => ram_block1a219.PORTBADDR9
address_b[9] => ram_block1a220.PORTBADDR9
address_b[9] => ram_block1a221.PORTBADDR9
address_b[9] => ram_block1a222.PORTBADDR9
address_b[9] => ram_block1a223.PORTBADDR9
address_b[9] => ram_block1a224.PORTBADDR9
address_b[9] => ram_block1a225.PORTBADDR9
address_b[9] => ram_block1a226.PORTBADDR9
address_b[9] => ram_block1a227.PORTBADDR9
address_b[9] => ram_block1a228.PORTBADDR9
address_b[9] => ram_block1a229.PORTBADDR9
address_b[9] => ram_block1a230.PORTBADDR9
address_b[9] => ram_block1a231.PORTBADDR9
address_b[9] => ram_block1a232.PORTBADDR9
address_b[9] => ram_block1a233.PORTBADDR9
address_b[9] => ram_block1a234.PORTBADDR9
address_b[9] => ram_block1a235.PORTBADDR9
address_b[9] => ram_block1a236.PORTBADDR9
address_b[9] => ram_block1a237.PORTBADDR9
address_b[9] => ram_block1a238.PORTBADDR9
address_b[9] => ram_block1a239.PORTBADDR9
address_b[9] => ram_block1a240.PORTBADDR9
address_b[9] => ram_block1a241.PORTBADDR9
address_b[9] => ram_block1a242.PORTBADDR9
address_b[9] => ram_block1a243.PORTBADDR9
address_b[9] => ram_block1a244.PORTBADDR9
address_b[9] => ram_block1a245.PORTBADDR9
address_b[9] => ram_block1a246.PORTBADDR9
address_b[9] => ram_block1a247.PORTBADDR9
address_b[9] => ram_block1a248.PORTBADDR9
address_b[9] => ram_block1a249.PORTBADDR9
address_b[9] => ram_block1a250.PORTBADDR9
address_b[9] => ram_block1a251.PORTBADDR9
address_b[9] => ram_block1a252.PORTBADDR9
address_b[9] => ram_block1a253.PORTBADDR9
address_b[9] => ram_block1a254.PORTBADDR9
address_b[9] => ram_block1a255.PORTBADDR9
address_b[9] => ram_block1a256.PORTBADDR9
address_b[9] => ram_block1a257.PORTBADDR9
address_b[9] => ram_block1a258.PORTBADDR9
address_b[9] => ram_block1a259.PORTBADDR9
address_b[9] => ram_block1a260.PORTBADDR9
address_b[9] => ram_block1a261.PORTBADDR9
address_b[9] => ram_block1a262.PORTBADDR9
address_b[9] => ram_block1a263.PORTBADDR9
address_b[9] => ram_block1a264.PORTBADDR9
address_b[9] => ram_block1a265.PORTBADDR9
address_b[9] => ram_block1a266.PORTBADDR9
address_b[9] => ram_block1a267.PORTBADDR9
address_b[9] => ram_block1a268.PORTBADDR9
address_b[9] => ram_block1a269.PORTBADDR9
address_b[9] => ram_block1a270.PORTBADDR9
address_b[9] => ram_block1a271.PORTBADDR9
address_b[9] => ram_block1a272.PORTBADDR9
address_b[9] => ram_block1a273.PORTBADDR9
address_b[9] => ram_block1a274.PORTBADDR9
address_b[9] => ram_block1a275.PORTBADDR9
address_b[9] => ram_block1a276.PORTBADDR9
address_b[9] => ram_block1a277.PORTBADDR9
address_b[9] => ram_block1a278.PORTBADDR9
address_b[9] => ram_block1a279.PORTBADDR9
address_b[9] => ram_block1a280.PORTBADDR9
address_b[9] => ram_block1a281.PORTBADDR9
address_b[9] => ram_block1a282.PORTBADDR9
address_b[9] => ram_block1a283.PORTBADDR9
address_b[9] => ram_block1a284.PORTBADDR9
address_b[9] => ram_block1a285.PORTBADDR9
address_b[9] => ram_block1a286.PORTBADDR9
address_b[9] => ram_block1a287.PORTBADDR9
address_b[9] => ram_block1a288.PORTBADDR9
address_b[9] => ram_block1a289.PORTBADDR9
address_b[9] => ram_block1a290.PORTBADDR9
address_b[9] => ram_block1a291.PORTBADDR9
address_b[9] => ram_block1a292.PORTBADDR9
address_b[9] => ram_block1a293.PORTBADDR9
address_b[9] => ram_block1a294.PORTBADDR9
address_b[9] => ram_block1a295.PORTBADDR9
address_b[9] => ram_block1a296.PORTBADDR9
address_b[9] => ram_block1a297.PORTBADDR9
address_b[9] => ram_block1a298.PORTBADDR9
address_b[9] => ram_block1a299.PORTBADDR9
address_b[9] => ram_block1a300.PORTBADDR9
address_b[9] => ram_block1a301.PORTBADDR9
address_b[9] => ram_block1a302.PORTBADDR9
address_b[9] => ram_block1a303.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[10] => ram_block1a32.PORTBADDR10
address_b[10] => ram_block1a33.PORTBADDR10
address_b[10] => ram_block1a34.PORTBADDR10
address_b[10] => ram_block1a35.PORTBADDR10
address_b[10] => ram_block1a36.PORTBADDR10
address_b[10] => ram_block1a37.PORTBADDR10
address_b[10] => ram_block1a38.PORTBADDR10
address_b[10] => ram_block1a39.PORTBADDR10
address_b[10] => ram_block1a40.PORTBADDR10
address_b[10] => ram_block1a41.PORTBADDR10
address_b[10] => ram_block1a42.PORTBADDR10
address_b[10] => ram_block1a43.PORTBADDR10
address_b[10] => ram_block1a44.PORTBADDR10
address_b[10] => ram_block1a45.PORTBADDR10
address_b[10] => ram_block1a46.PORTBADDR10
address_b[10] => ram_block1a47.PORTBADDR10
address_b[10] => ram_block1a48.PORTBADDR10
address_b[10] => ram_block1a49.PORTBADDR10
address_b[10] => ram_block1a50.PORTBADDR10
address_b[10] => ram_block1a51.PORTBADDR10
address_b[10] => ram_block1a52.PORTBADDR10
address_b[10] => ram_block1a53.PORTBADDR10
address_b[10] => ram_block1a54.PORTBADDR10
address_b[10] => ram_block1a55.PORTBADDR10
address_b[10] => ram_block1a56.PORTBADDR10
address_b[10] => ram_block1a57.PORTBADDR10
address_b[10] => ram_block1a58.PORTBADDR10
address_b[10] => ram_block1a59.PORTBADDR10
address_b[10] => ram_block1a60.PORTBADDR10
address_b[10] => ram_block1a61.PORTBADDR10
address_b[10] => ram_block1a62.PORTBADDR10
address_b[10] => ram_block1a63.PORTBADDR10
address_b[10] => ram_block1a64.PORTBADDR10
address_b[10] => ram_block1a65.PORTBADDR10
address_b[10] => ram_block1a66.PORTBADDR10
address_b[10] => ram_block1a67.PORTBADDR10
address_b[10] => ram_block1a68.PORTBADDR10
address_b[10] => ram_block1a69.PORTBADDR10
address_b[10] => ram_block1a70.PORTBADDR10
address_b[10] => ram_block1a71.PORTBADDR10
address_b[10] => ram_block1a72.PORTBADDR10
address_b[10] => ram_block1a73.PORTBADDR10
address_b[10] => ram_block1a74.PORTBADDR10
address_b[10] => ram_block1a75.PORTBADDR10
address_b[10] => ram_block1a76.PORTBADDR10
address_b[10] => ram_block1a77.PORTBADDR10
address_b[10] => ram_block1a78.PORTBADDR10
address_b[10] => ram_block1a79.PORTBADDR10
address_b[10] => ram_block1a80.PORTBADDR10
address_b[10] => ram_block1a81.PORTBADDR10
address_b[10] => ram_block1a82.PORTBADDR10
address_b[10] => ram_block1a83.PORTBADDR10
address_b[10] => ram_block1a84.PORTBADDR10
address_b[10] => ram_block1a85.PORTBADDR10
address_b[10] => ram_block1a86.PORTBADDR10
address_b[10] => ram_block1a87.PORTBADDR10
address_b[10] => ram_block1a88.PORTBADDR10
address_b[10] => ram_block1a89.PORTBADDR10
address_b[10] => ram_block1a90.PORTBADDR10
address_b[10] => ram_block1a91.PORTBADDR10
address_b[10] => ram_block1a92.PORTBADDR10
address_b[10] => ram_block1a93.PORTBADDR10
address_b[10] => ram_block1a94.PORTBADDR10
address_b[10] => ram_block1a95.PORTBADDR10
address_b[10] => ram_block1a96.PORTBADDR10
address_b[10] => ram_block1a97.PORTBADDR10
address_b[10] => ram_block1a98.PORTBADDR10
address_b[10] => ram_block1a99.PORTBADDR10
address_b[10] => ram_block1a100.PORTBADDR10
address_b[10] => ram_block1a101.PORTBADDR10
address_b[10] => ram_block1a102.PORTBADDR10
address_b[10] => ram_block1a103.PORTBADDR10
address_b[10] => ram_block1a104.PORTBADDR10
address_b[10] => ram_block1a105.PORTBADDR10
address_b[10] => ram_block1a106.PORTBADDR10
address_b[10] => ram_block1a107.PORTBADDR10
address_b[10] => ram_block1a108.PORTBADDR10
address_b[10] => ram_block1a109.PORTBADDR10
address_b[10] => ram_block1a110.PORTBADDR10
address_b[10] => ram_block1a111.PORTBADDR10
address_b[10] => ram_block1a112.PORTBADDR10
address_b[10] => ram_block1a113.PORTBADDR10
address_b[10] => ram_block1a114.PORTBADDR10
address_b[10] => ram_block1a115.PORTBADDR10
address_b[10] => ram_block1a116.PORTBADDR10
address_b[10] => ram_block1a117.PORTBADDR10
address_b[10] => ram_block1a118.PORTBADDR10
address_b[10] => ram_block1a119.PORTBADDR10
address_b[10] => ram_block1a120.PORTBADDR10
address_b[10] => ram_block1a121.PORTBADDR10
address_b[10] => ram_block1a122.PORTBADDR10
address_b[10] => ram_block1a123.PORTBADDR10
address_b[10] => ram_block1a124.PORTBADDR10
address_b[10] => ram_block1a125.PORTBADDR10
address_b[10] => ram_block1a126.PORTBADDR10
address_b[10] => ram_block1a127.PORTBADDR10
address_b[10] => ram_block1a128.PORTBADDR10
address_b[10] => ram_block1a129.PORTBADDR10
address_b[10] => ram_block1a130.PORTBADDR10
address_b[10] => ram_block1a131.PORTBADDR10
address_b[10] => ram_block1a132.PORTBADDR10
address_b[10] => ram_block1a133.PORTBADDR10
address_b[10] => ram_block1a134.PORTBADDR10
address_b[10] => ram_block1a135.PORTBADDR10
address_b[10] => ram_block1a136.PORTBADDR10
address_b[10] => ram_block1a137.PORTBADDR10
address_b[10] => ram_block1a138.PORTBADDR10
address_b[10] => ram_block1a139.PORTBADDR10
address_b[10] => ram_block1a140.PORTBADDR10
address_b[10] => ram_block1a141.PORTBADDR10
address_b[10] => ram_block1a142.PORTBADDR10
address_b[10] => ram_block1a143.PORTBADDR10
address_b[10] => ram_block1a144.PORTBADDR10
address_b[10] => ram_block1a145.PORTBADDR10
address_b[10] => ram_block1a146.PORTBADDR10
address_b[10] => ram_block1a147.PORTBADDR10
address_b[10] => ram_block1a148.PORTBADDR10
address_b[10] => ram_block1a149.PORTBADDR10
address_b[10] => ram_block1a150.PORTBADDR10
address_b[10] => ram_block1a151.PORTBADDR10
address_b[10] => ram_block1a152.PORTBADDR10
address_b[10] => ram_block1a153.PORTBADDR10
address_b[10] => ram_block1a154.PORTBADDR10
address_b[10] => ram_block1a155.PORTBADDR10
address_b[10] => ram_block1a156.PORTBADDR10
address_b[10] => ram_block1a157.PORTBADDR10
address_b[10] => ram_block1a158.PORTBADDR10
address_b[10] => ram_block1a159.PORTBADDR10
address_b[10] => ram_block1a160.PORTBADDR10
address_b[10] => ram_block1a161.PORTBADDR10
address_b[10] => ram_block1a162.PORTBADDR10
address_b[10] => ram_block1a163.PORTBADDR10
address_b[10] => ram_block1a164.PORTBADDR10
address_b[10] => ram_block1a165.PORTBADDR10
address_b[10] => ram_block1a166.PORTBADDR10
address_b[10] => ram_block1a167.PORTBADDR10
address_b[10] => ram_block1a168.PORTBADDR10
address_b[10] => ram_block1a169.PORTBADDR10
address_b[10] => ram_block1a170.PORTBADDR10
address_b[10] => ram_block1a171.PORTBADDR10
address_b[10] => ram_block1a172.PORTBADDR10
address_b[10] => ram_block1a173.PORTBADDR10
address_b[10] => ram_block1a174.PORTBADDR10
address_b[10] => ram_block1a175.PORTBADDR10
address_b[10] => ram_block1a176.PORTBADDR10
address_b[10] => ram_block1a177.PORTBADDR10
address_b[10] => ram_block1a178.PORTBADDR10
address_b[10] => ram_block1a179.PORTBADDR10
address_b[10] => ram_block1a180.PORTBADDR10
address_b[10] => ram_block1a181.PORTBADDR10
address_b[10] => ram_block1a182.PORTBADDR10
address_b[10] => ram_block1a183.PORTBADDR10
address_b[10] => ram_block1a184.PORTBADDR10
address_b[10] => ram_block1a185.PORTBADDR10
address_b[10] => ram_block1a186.PORTBADDR10
address_b[10] => ram_block1a187.PORTBADDR10
address_b[10] => ram_block1a188.PORTBADDR10
address_b[10] => ram_block1a189.PORTBADDR10
address_b[10] => ram_block1a190.PORTBADDR10
address_b[10] => ram_block1a191.PORTBADDR10
address_b[10] => ram_block1a192.PORTBADDR10
address_b[10] => ram_block1a193.PORTBADDR10
address_b[10] => ram_block1a194.PORTBADDR10
address_b[10] => ram_block1a195.PORTBADDR10
address_b[10] => ram_block1a196.PORTBADDR10
address_b[10] => ram_block1a197.PORTBADDR10
address_b[10] => ram_block1a198.PORTBADDR10
address_b[10] => ram_block1a199.PORTBADDR10
address_b[10] => ram_block1a200.PORTBADDR10
address_b[10] => ram_block1a201.PORTBADDR10
address_b[10] => ram_block1a202.PORTBADDR10
address_b[10] => ram_block1a203.PORTBADDR10
address_b[10] => ram_block1a204.PORTBADDR10
address_b[10] => ram_block1a205.PORTBADDR10
address_b[10] => ram_block1a206.PORTBADDR10
address_b[10] => ram_block1a207.PORTBADDR10
address_b[10] => ram_block1a208.PORTBADDR10
address_b[10] => ram_block1a209.PORTBADDR10
address_b[10] => ram_block1a210.PORTBADDR10
address_b[10] => ram_block1a211.PORTBADDR10
address_b[10] => ram_block1a212.PORTBADDR10
address_b[10] => ram_block1a213.PORTBADDR10
address_b[10] => ram_block1a214.PORTBADDR10
address_b[10] => ram_block1a215.PORTBADDR10
address_b[10] => ram_block1a216.PORTBADDR10
address_b[10] => ram_block1a217.PORTBADDR10
address_b[10] => ram_block1a218.PORTBADDR10
address_b[10] => ram_block1a219.PORTBADDR10
address_b[10] => ram_block1a220.PORTBADDR10
address_b[10] => ram_block1a221.PORTBADDR10
address_b[10] => ram_block1a222.PORTBADDR10
address_b[10] => ram_block1a223.PORTBADDR10
address_b[10] => ram_block1a224.PORTBADDR10
address_b[10] => ram_block1a225.PORTBADDR10
address_b[10] => ram_block1a226.PORTBADDR10
address_b[10] => ram_block1a227.PORTBADDR10
address_b[10] => ram_block1a228.PORTBADDR10
address_b[10] => ram_block1a229.PORTBADDR10
address_b[10] => ram_block1a230.PORTBADDR10
address_b[10] => ram_block1a231.PORTBADDR10
address_b[10] => ram_block1a232.PORTBADDR10
address_b[10] => ram_block1a233.PORTBADDR10
address_b[10] => ram_block1a234.PORTBADDR10
address_b[10] => ram_block1a235.PORTBADDR10
address_b[10] => ram_block1a236.PORTBADDR10
address_b[10] => ram_block1a237.PORTBADDR10
address_b[10] => ram_block1a238.PORTBADDR10
address_b[10] => ram_block1a239.PORTBADDR10
address_b[10] => ram_block1a240.PORTBADDR10
address_b[10] => ram_block1a241.PORTBADDR10
address_b[10] => ram_block1a242.PORTBADDR10
address_b[10] => ram_block1a243.PORTBADDR10
address_b[10] => ram_block1a244.PORTBADDR10
address_b[10] => ram_block1a245.PORTBADDR10
address_b[10] => ram_block1a246.PORTBADDR10
address_b[10] => ram_block1a247.PORTBADDR10
address_b[10] => ram_block1a248.PORTBADDR10
address_b[10] => ram_block1a249.PORTBADDR10
address_b[10] => ram_block1a250.PORTBADDR10
address_b[10] => ram_block1a251.PORTBADDR10
address_b[10] => ram_block1a252.PORTBADDR10
address_b[10] => ram_block1a253.PORTBADDR10
address_b[10] => ram_block1a254.PORTBADDR10
address_b[10] => ram_block1a255.PORTBADDR10
address_b[10] => ram_block1a256.PORTBADDR10
address_b[10] => ram_block1a257.PORTBADDR10
address_b[10] => ram_block1a258.PORTBADDR10
address_b[10] => ram_block1a259.PORTBADDR10
address_b[10] => ram_block1a260.PORTBADDR10
address_b[10] => ram_block1a261.PORTBADDR10
address_b[10] => ram_block1a262.PORTBADDR10
address_b[10] => ram_block1a263.PORTBADDR10
address_b[10] => ram_block1a264.PORTBADDR10
address_b[10] => ram_block1a265.PORTBADDR10
address_b[10] => ram_block1a266.PORTBADDR10
address_b[10] => ram_block1a267.PORTBADDR10
address_b[10] => ram_block1a268.PORTBADDR10
address_b[10] => ram_block1a269.PORTBADDR10
address_b[10] => ram_block1a270.PORTBADDR10
address_b[10] => ram_block1a271.PORTBADDR10
address_b[10] => ram_block1a272.PORTBADDR10
address_b[10] => ram_block1a273.PORTBADDR10
address_b[10] => ram_block1a274.PORTBADDR10
address_b[10] => ram_block1a275.PORTBADDR10
address_b[10] => ram_block1a276.PORTBADDR10
address_b[10] => ram_block1a277.PORTBADDR10
address_b[10] => ram_block1a278.PORTBADDR10
address_b[10] => ram_block1a279.PORTBADDR10
address_b[10] => ram_block1a280.PORTBADDR10
address_b[10] => ram_block1a281.PORTBADDR10
address_b[10] => ram_block1a282.PORTBADDR10
address_b[10] => ram_block1a283.PORTBADDR10
address_b[10] => ram_block1a284.PORTBADDR10
address_b[10] => ram_block1a285.PORTBADDR10
address_b[10] => ram_block1a286.PORTBADDR10
address_b[10] => ram_block1a287.PORTBADDR10
address_b[10] => ram_block1a288.PORTBADDR10
address_b[10] => ram_block1a289.PORTBADDR10
address_b[10] => ram_block1a290.PORTBADDR10
address_b[10] => ram_block1a291.PORTBADDR10
address_b[10] => ram_block1a292.PORTBADDR10
address_b[10] => ram_block1a293.PORTBADDR10
address_b[10] => ram_block1a294.PORTBADDR10
address_b[10] => ram_block1a295.PORTBADDR10
address_b[10] => ram_block1a296.PORTBADDR10
address_b[10] => ram_block1a297.PORTBADDR10
address_b[10] => ram_block1a298.PORTBADDR10
address_b[10] => ram_block1a299.PORTBADDR10
address_b[10] => ram_block1a300.PORTBADDR10
address_b[10] => ram_block1a301.PORTBADDR10
address_b[10] => ram_block1a302.PORTBADDR10
address_b[10] => ram_block1a303.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[11] => ram_block1a27.PORTBADDR11
address_b[11] => ram_block1a28.PORTBADDR11
address_b[11] => ram_block1a29.PORTBADDR11
address_b[11] => ram_block1a30.PORTBADDR11
address_b[11] => ram_block1a31.PORTBADDR11
address_b[11] => ram_block1a32.PORTBADDR11
address_b[11] => ram_block1a33.PORTBADDR11
address_b[11] => ram_block1a34.PORTBADDR11
address_b[11] => ram_block1a35.PORTBADDR11
address_b[11] => ram_block1a36.PORTBADDR11
address_b[11] => ram_block1a37.PORTBADDR11
address_b[11] => ram_block1a38.PORTBADDR11
address_b[11] => ram_block1a39.PORTBADDR11
address_b[11] => ram_block1a40.PORTBADDR11
address_b[11] => ram_block1a41.PORTBADDR11
address_b[11] => ram_block1a42.PORTBADDR11
address_b[11] => ram_block1a43.PORTBADDR11
address_b[11] => ram_block1a44.PORTBADDR11
address_b[11] => ram_block1a45.PORTBADDR11
address_b[11] => ram_block1a46.PORTBADDR11
address_b[11] => ram_block1a47.PORTBADDR11
address_b[11] => ram_block1a48.PORTBADDR11
address_b[11] => ram_block1a49.PORTBADDR11
address_b[11] => ram_block1a50.PORTBADDR11
address_b[11] => ram_block1a51.PORTBADDR11
address_b[11] => ram_block1a52.PORTBADDR11
address_b[11] => ram_block1a53.PORTBADDR11
address_b[11] => ram_block1a54.PORTBADDR11
address_b[11] => ram_block1a55.PORTBADDR11
address_b[11] => ram_block1a56.PORTBADDR11
address_b[11] => ram_block1a57.PORTBADDR11
address_b[11] => ram_block1a58.PORTBADDR11
address_b[11] => ram_block1a59.PORTBADDR11
address_b[11] => ram_block1a60.PORTBADDR11
address_b[11] => ram_block1a61.PORTBADDR11
address_b[11] => ram_block1a62.PORTBADDR11
address_b[11] => ram_block1a63.PORTBADDR11
address_b[11] => ram_block1a64.PORTBADDR11
address_b[11] => ram_block1a65.PORTBADDR11
address_b[11] => ram_block1a66.PORTBADDR11
address_b[11] => ram_block1a67.PORTBADDR11
address_b[11] => ram_block1a68.PORTBADDR11
address_b[11] => ram_block1a69.PORTBADDR11
address_b[11] => ram_block1a70.PORTBADDR11
address_b[11] => ram_block1a71.PORTBADDR11
address_b[11] => ram_block1a72.PORTBADDR11
address_b[11] => ram_block1a73.PORTBADDR11
address_b[11] => ram_block1a74.PORTBADDR11
address_b[11] => ram_block1a75.PORTBADDR11
address_b[11] => ram_block1a76.PORTBADDR11
address_b[11] => ram_block1a77.PORTBADDR11
address_b[11] => ram_block1a78.PORTBADDR11
address_b[11] => ram_block1a79.PORTBADDR11
address_b[11] => ram_block1a80.PORTBADDR11
address_b[11] => ram_block1a81.PORTBADDR11
address_b[11] => ram_block1a82.PORTBADDR11
address_b[11] => ram_block1a83.PORTBADDR11
address_b[11] => ram_block1a84.PORTBADDR11
address_b[11] => ram_block1a85.PORTBADDR11
address_b[11] => ram_block1a86.PORTBADDR11
address_b[11] => ram_block1a87.PORTBADDR11
address_b[11] => ram_block1a88.PORTBADDR11
address_b[11] => ram_block1a89.PORTBADDR11
address_b[11] => ram_block1a90.PORTBADDR11
address_b[11] => ram_block1a91.PORTBADDR11
address_b[11] => ram_block1a92.PORTBADDR11
address_b[11] => ram_block1a93.PORTBADDR11
address_b[11] => ram_block1a94.PORTBADDR11
address_b[11] => ram_block1a95.PORTBADDR11
address_b[11] => ram_block1a96.PORTBADDR11
address_b[11] => ram_block1a97.PORTBADDR11
address_b[11] => ram_block1a98.PORTBADDR11
address_b[11] => ram_block1a99.PORTBADDR11
address_b[11] => ram_block1a100.PORTBADDR11
address_b[11] => ram_block1a101.PORTBADDR11
address_b[11] => ram_block1a102.PORTBADDR11
address_b[11] => ram_block1a103.PORTBADDR11
address_b[11] => ram_block1a104.PORTBADDR11
address_b[11] => ram_block1a105.PORTBADDR11
address_b[11] => ram_block1a106.PORTBADDR11
address_b[11] => ram_block1a107.PORTBADDR11
address_b[11] => ram_block1a108.PORTBADDR11
address_b[11] => ram_block1a109.PORTBADDR11
address_b[11] => ram_block1a110.PORTBADDR11
address_b[11] => ram_block1a111.PORTBADDR11
address_b[11] => ram_block1a112.PORTBADDR11
address_b[11] => ram_block1a113.PORTBADDR11
address_b[11] => ram_block1a114.PORTBADDR11
address_b[11] => ram_block1a115.PORTBADDR11
address_b[11] => ram_block1a116.PORTBADDR11
address_b[11] => ram_block1a117.PORTBADDR11
address_b[11] => ram_block1a118.PORTBADDR11
address_b[11] => ram_block1a119.PORTBADDR11
address_b[11] => ram_block1a120.PORTBADDR11
address_b[11] => ram_block1a121.PORTBADDR11
address_b[11] => ram_block1a122.PORTBADDR11
address_b[11] => ram_block1a123.PORTBADDR11
address_b[11] => ram_block1a124.PORTBADDR11
address_b[11] => ram_block1a125.PORTBADDR11
address_b[11] => ram_block1a126.PORTBADDR11
address_b[11] => ram_block1a127.PORTBADDR11
address_b[11] => ram_block1a128.PORTBADDR11
address_b[11] => ram_block1a129.PORTBADDR11
address_b[11] => ram_block1a130.PORTBADDR11
address_b[11] => ram_block1a131.PORTBADDR11
address_b[11] => ram_block1a132.PORTBADDR11
address_b[11] => ram_block1a133.PORTBADDR11
address_b[11] => ram_block1a134.PORTBADDR11
address_b[11] => ram_block1a135.PORTBADDR11
address_b[11] => ram_block1a136.PORTBADDR11
address_b[11] => ram_block1a137.PORTBADDR11
address_b[11] => ram_block1a138.PORTBADDR11
address_b[11] => ram_block1a139.PORTBADDR11
address_b[11] => ram_block1a140.PORTBADDR11
address_b[11] => ram_block1a141.PORTBADDR11
address_b[11] => ram_block1a142.PORTBADDR11
address_b[11] => ram_block1a143.PORTBADDR11
address_b[11] => ram_block1a144.PORTBADDR11
address_b[11] => ram_block1a145.PORTBADDR11
address_b[11] => ram_block1a146.PORTBADDR11
address_b[11] => ram_block1a147.PORTBADDR11
address_b[11] => ram_block1a148.PORTBADDR11
address_b[11] => ram_block1a149.PORTBADDR11
address_b[11] => ram_block1a150.PORTBADDR11
address_b[11] => ram_block1a151.PORTBADDR11
address_b[11] => ram_block1a152.PORTBADDR11
address_b[11] => ram_block1a153.PORTBADDR11
address_b[11] => ram_block1a154.PORTBADDR11
address_b[11] => ram_block1a155.PORTBADDR11
address_b[11] => ram_block1a156.PORTBADDR11
address_b[11] => ram_block1a157.PORTBADDR11
address_b[11] => ram_block1a158.PORTBADDR11
address_b[11] => ram_block1a159.PORTBADDR11
address_b[11] => ram_block1a160.PORTBADDR11
address_b[11] => ram_block1a161.PORTBADDR11
address_b[11] => ram_block1a162.PORTBADDR11
address_b[11] => ram_block1a163.PORTBADDR11
address_b[11] => ram_block1a164.PORTBADDR11
address_b[11] => ram_block1a165.PORTBADDR11
address_b[11] => ram_block1a166.PORTBADDR11
address_b[11] => ram_block1a167.PORTBADDR11
address_b[11] => ram_block1a168.PORTBADDR11
address_b[11] => ram_block1a169.PORTBADDR11
address_b[11] => ram_block1a170.PORTBADDR11
address_b[11] => ram_block1a171.PORTBADDR11
address_b[11] => ram_block1a172.PORTBADDR11
address_b[11] => ram_block1a173.PORTBADDR11
address_b[11] => ram_block1a174.PORTBADDR11
address_b[11] => ram_block1a175.PORTBADDR11
address_b[11] => ram_block1a176.PORTBADDR11
address_b[11] => ram_block1a177.PORTBADDR11
address_b[11] => ram_block1a178.PORTBADDR11
address_b[11] => ram_block1a179.PORTBADDR11
address_b[11] => ram_block1a180.PORTBADDR11
address_b[11] => ram_block1a181.PORTBADDR11
address_b[11] => ram_block1a182.PORTBADDR11
address_b[11] => ram_block1a183.PORTBADDR11
address_b[11] => ram_block1a184.PORTBADDR11
address_b[11] => ram_block1a185.PORTBADDR11
address_b[11] => ram_block1a186.PORTBADDR11
address_b[11] => ram_block1a187.PORTBADDR11
address_b[11] => ram_block1a188.PORTBADDR11
address_b[11] => ram_block1a189.PORTBADDR11
address_b[11] => ram_block1a190.PORTBADDR11
address_b[11] => ram_block1a191.PORTBADDR11
address_b[11] => ram_block1a192.PORTBADDR11
address_b[11] => ram_block1a193.PORTBADDR11
address_b[11] => ram_block1a194.PORTBADDR11
address_b[11] => ram_block1a195.PORTBADDR11
address_b[11] => ram_block1a196.PORTBADDR11
address_b[11] => ram_block1a197.PORTBADDR11
address_b[11] => ram_block1a198.PORTBADDR11
address_b[11] => ram_block1a199.PORTBADDR11
address_b[11] => ram_block1a200.PORTBADDR11
address_b[11] => ram_block1a201.PORTBADDR11
address_b[11] => ram_block1a202.PORTBADDR11
address_b[11] => ram_block1a203.PORTBADDR11
address_b[11] => ram_block1a204.PORTBADDR11
address_b[11] => ram_block1a205.PORTBADDR11
address_b[11] => ram_block1a206.PORTBADDR11
address_b[11] => ram_block1a207.PORTBADDR11
address_b[11] => ram_block1a208.PORTBADDR11
address_b[11] => ram_block1a209.PORTBADDR11
address_b[11] => ram_block1a210.PORTBADDR11
address_b[11] => ram_block1a211.PORTBADDR11
address_b[11] => ram_block1a212.PORTBADDR11
address_b[11] => ram_block1a213.PORTBADDR11
address_b[11] => ram_block1a214.PORTBADDR11
address_b[11] => ram_block1a215.PORTBADDR11
address_b[11] => ram_block1a216.PORTBADDR11
address_b[11] => ram_block1a217.PORTBADDR11
address_b[11] => ram_block1a218.PORTBADDR11
address_b[11] => ram_block1a219.PORTBADDR11
address_b[11] => ram_block1a220.PORTBADDR11
address_b[11] => ram_block1a221.PORTBADDR11
address_b[11] => ram_block1a222.PORTBADDR11
address_b[11] => ram_block1a223.PORTBADDR11
address_b[11] => ram_block1a224.PORTBADDR11
address_b[11] => ram_block1a225.PORTBADDR11
address_b[11] => ram_block1a226.PORTBADDR11
address_b[11] => ram_block1a227.PORTBADDR11
address_b[11] => ram_block1a228.PORTBADDR11
address_b[11] => ram_block1a229.PORTBADDR11
address_b[11] => ram_block1a230.PORTBADDR11
address_b[11] => ram_block1a231.PORTBADDR11
address_b[11] => ram_block1a232.PORTBADDR11
address_b[11] => ram_block1a233.PORTBADDR11
address_b[11] => ram_block1a234.PORTBADDR11
address_b[11] => ram_block1a235.PORTBADDR11
address_b[11] => ram_block1a236.PORTBADDR11
address_b[11] => ram_block1a237.PORTBADDR11
address_b[11] => ram_block1a238.PORTBADDR11
address_b[11] => ram_block1a239.PORTBADDR11
address_b[11] => ram_block1a240.PORTBADDR11
address_b[11] => ram_block1a241.PORTBADDR11
address_b[11] => ram_block1a242.PORTBADDR11
address_b[11] => ram_block1a243.PORTBADDR11
address_b[11] => ram_block1a244.PORTBADDR11
address_b[11] => ram_block1a245.PORTBADDR11
address_b[11] => ram_block1a246.PORTBADDR11
address_b[11] => ram_block1a247.PORTBADDR11
address_b[11] => ram_block1a248.PORTBADDR11
address_b[11] => ram_block1a249.PORTBADDR11
address_b[11] => ram_block1a250.PORTBADDR11
address_b[11] => ram_block1a251.PORTBADDR11
address_b[11] => ram_block1a252.PORTBADDR11
address_b[11] => ram_block1a253.PORTBADDR11
address_b[11] => ram_block1a254.PORTBADDR11
address_b[11] => ram_block1a255.PORTBADDR11
address_b[11] => ram_block1a256.PORTBADDR11
address_b[11] => ram_block1a257.PORTBADDR11
address_b[11] => ram_block1a258.PORTBADDR11
address_b[11] => ram_block1a259.PORTBADDR11
address_b[11] => ram_block1a260.PORTBADDR11
address_b[11] => ram_block1a261.PORTBADDR11
address_b[11] => ram_block1a262.PORTBADDR11
address_b[11] => ram_block1a263.PORTBADDR11
address_b[11] => ram_block1a264.PORTBADDR11
address_b[11] => ram_block1a265.PORTBADDR11
address_b[11] => ram_block1a266.PORTBADDR11
address_b[11] => ram_block1a267.PORTBADDR11
address_b[11] => ram_block1a268.PORTBADDR11
address_b[11] => ram_block1a269.PORTBADDR11
address_b[11] => ram_block1a270.PORTBADDR11
address_b[11] => ram_block1a271.PORTBADDR11
address_b[11] => ram_block1a272.PORTBADDR11
address_b[11] => ram_block1a273.PORTBADDR11
address_b[11] => ram_block1a274.PORTBADDR11
address_b[11] => ram_block1a275.PORTBADDR11
address_b[11] => ram_block1a276.PORTBADDR11
address_b[11] => ram_block1a277.PORTBADDR11
address_b[11] => ram_block1a278.PORTBADDR11
address_b[11] => ram_block1a279.PORTBADDR11
address_b[11] => ram_block1a280.PORTBADDR11
address_b[11] => ram_block1a281.PORTBADDR11
address_b[11] => ram_block1a282.PORTBADDR11
address_b[11] => ram_block1a283.PORTBADDR11
address_b[11] => ram_block1a284.PORTBADDR11
address_b[11] => ram_block1a285.PORTBADDR11
address_b[11] => ram_block1a286.PORTBADDR11
address_b[11] => ram_block1a287.PORTBADDR11
address_b[11] => ram_block1a288.PORTBADDR11
address_b[11] => ram_block1a289.PORTBADDR11
address_b[11] => ram_block1a290.PORTBADDR11
address_b[11] => ram_block1a291.PORTBADDR11
address_b[11] => ram_block1a292.PORTBADDR11
address_b[11] => ram_block1a293.PORTBADDR11
address_b[11] => ram_block1a294.PORTBADDR11
address_b[11] => ram_block1a295.PORTBADDR11
address_b[11] => ram_block1a296.PORTBADDR11
address_b[11] => ram_block1a297.PORTBADDR11
address_b[11] => ram_block1a298.PORTBADDR11
address_b[11] => ram_block1a299.PORTBADDR11
address_b[11] => ram_block1a300.PORTBADDR11
address_b[11] => ram_block1a301.PORTBADDR11
address_b[11] => ram_block1a302.PORTBADDR11
address_b[11] => ram_block1a303.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[12] => ram_block1a18.PORTBADDR12
address_b[12] => ram_block1a19.PORTBADDR12
address_b[12] => ram_block1a20.PORTBADDR12
address_b[12] => ram_block1a21.PORTBADDR12
address_b[12] => ram_block1a22.PORTBADDR12
address_b[12] => ram_block1a23.PORTBADDR12
address_b[12] => ram_block1a24.PORTBADDR12
address_b[12] => ram_block1a25.PORTBADDR12
address_b[12] => ram_block1a26.PORTBADDR12
address_b[12] => ram_block1a27.PORTBADDR12
address_b[12] => ram_block1a28.PORTBADDR12
address_b[12] => ram_block1a29.PORTBADDR12
address_b[12] => ram_block1a30.PORTBADDR12
address_b[12] => ram_block1a31.PORTBADDR12
address_b[12] => ram_block1a32.PORTBADDR12
address_b[12] => ram_block1a33.PORTBADDR12
address_b[12] => ram_block1a34.PORTBADDR12
address_b[12] => ram_block1a35.PORTBADDR12
address_b[12] => ram_block1a36.PORTBADDR12
address_b[12] => ram_block1a37.PORTBADDR12
address_b[12] => ram_block1a38.PORTBADDR12
address_b[12] => ram_block1a39.PORTBADDR12
address_b[12] => ram_block1a40.PORTBADDR12
address_b[12] => ram_block1a41.PORTBADDR12
address_b[12] => ram_block1a42.PORTBADDR12
address_b[12] => ram_block1a43.PORTBADDR12
address_b[12] => ram_block1a44.PORTBADDR12
address_b[12] => ram_block1a45.PORTBADDR12
address_b[12] => ram_block1a46.PORTBADDR12
address_b[12] => ram_block1a47.PORTBADDR12
address_b[12] => ram_block1a48.PORTBADDR12
address_b[12] => ram_block1a49.PORTBADDR12
address_b[12] => ram_block1a50.PORTBADDR12
address_b[12] => ram_block1a51.PORTBADDR12
address_b[12] => ram_block1a52.PORTBADDR12
address_b[12] => ram_block1a53.PORTBADDR12
address_b[12] => ram_block1a54.PORTBADDR12
address_b[12] => ram_block1a55.PORTBADDR12
address_b[12] => ram_block1a56.PORTBADDR12
address_b[12] => ram_block1a57.PORTBADDR12
address_b[12] => ram_block1a58.PORTBADDR12
address_b[12] => ram_block1a59.PORTBADDR12
address_b[12] => ram_block1a60.PORTBADDR12
address_b[12] => ram_block1a61.PORTBADDR12
address_b[12] => ram_block1a62.PORTBADDR12
address_b[12] => ram_block1a63.PORTBADDR12
address_b[12] => ram_block1a64.PORTBADDR12
address_b[12] => ram_block1a65.PORTBADDR12
address_b[12] => ram_block1a66.PORTBADDR12
address_b[12] => ram_block1a67.PORTBADDR12
address_b[12] => ram_block1a68.PORTBADDR12
address_b[12] => ram_block1a69.PORTBADDR12
address_b[12] => ram_block1a70.PORTBADDR12
address_b[12] => ram_block1a71.PORTBADDR12
address_b[12] => ram_block1a72.PORTBADDR12
address_b[12] => ram_block1a73.PORTBADDR12
address_b[12] => ram_block1a74.PORTBADDR12
address_b[12] => ram_block1a75.PORTBADDR12
address_b[12] => ram_block1a76.PORTBADDR12
address_b[12] => ram_block1a77.PORTBADDR12
address_b[12] => ram_block1a78.PORTBADDR12
address_b[12] => ram_block1a79.PORTBADDR12
address_b[12] => ram_block1a80.PORTBADDR12
address_b[12] => ram_block1a81.PORTBADDR12
address_b[12] => ram_block1a82.PORTBADDR12
address_b[12] => ram_block1a83.PORTBADDR12
address_b[12] => ram_block1a84.PORTBADDR12
address_b[12] => ram_block1a85.PORTBADDR12
address_b[12] => ram_block1a86.PORTBADDR12
address_b[12] => ram_block1a87.PORTBADDR12
address_b[12] => ram_block1a88.PORTBADDR12
address_b[12] => ram_block1a89.PORTBADDR12
address_b[12] => ram_block1a90.PORTBADDR12
address_b[12] => ram_block1a91.PORTBADDR12
address_b[12] => ram_block1a92.PORTBADDR12
address_b[12] => ram_block1a93.PORTBADDR12
address_b[12] => ram_block1a94.PORTBADDR12
address_b[12] => ram_block1a95.PORTBADDR12
address_b[12] => ram_block1a96.PORTBADDR12
address_b[12] => ram_block1a97.PORTBADDR12
address_b[12] => ram_block1a98.PORTBADDR12
address_b[12] => ram_block1a99.PORTBADDR12
address_b[12] => ram_block1a100.PORTBADDR12
address_b[12] => ram_block1a101.PORTBADDR12
address_b[12] => ram_block1a102.PORTBADDR12
address_b[12] => ram_block1a103.PORTBADDR12
address_b[12] => ram_block1a104.PORTBADDR12
address_b[12] => ram_block1a105.PORTBADDR12
address_b[12] => ram_block1a106.PORTBADDR12
address_b[12] => ram_block1a107.PORTBADDR12
address_b[12] => ram_block1a108.PORTBADDR12
address_b[12] => ram_block1a109.PORTBADDR12
address_b[12] => ram_block1a110.PORTBADDR12
address_b[12] => ram_block1a111.PORTBADDR12
address_b[12] => ram_block1a112.PORTBADDR12
address_b[12] => ram_block1a113.PORTBADDR12
address_b[12] => ram_block1a114.PORTBADDR12
address_b[12] => ram_block1a115.PORTBADDR12
address_b[12] => ram_block1a116.PORTBADDR12
address_b[12] => ram_block1a117.PORTBADDR12
address_b[12] => ram_block1a118.PORTBADDR12
address_b[12] => ram_block1a119.PORTBADDR12
address_b[12] => ram_block1a120.PORTBADDR12
address_b[12] => ram_block1a121.PORTBADDR12
address_b[12] => ram_block1a122.PORTBADDR12
address_b[12] => ram_block1a123.PORTBADDR12
address_b[12] => ram_block1a124.PORTBADDR12
address_b[12] => ram_block1a125.PORTBADDR12
address_b[12] => ram_block1a126.PORTBADDR12
address_b[12] => ram_block1a127.PORTBADDR12
address_b[12] => ram_block1a128.PORTBADDR12
address_b[12] => ram_block1a129.PORTBADDR12
address_b[12] => ram_block1a130.PORTBADDR12
address_b[12] => ram_block1a131.PORTBADDR12
address_b[12] => ram_block1a132.PORTBADDR12
address_b[12] => ram_block1a133.PORTBADDR12
address_b[12] => ram_block1a134.PORTBADDR12
address_b[12] => ram_block1a135.PORTBADDR12
address_b[12] => ram_block1a136.PORTBADDR12
address_b[12] => ram_block1a137.PORTBADDR12
address_b[12] => ram_block1a138.PORTBADDR12
address_b[12] => ram_block1a139.PORTBADDR12
address_b[12] => ram_block1a140.PORTBADDR12
address_b[12] => ram_block1a141.PORTBADDR12
address_b[12] => ram_block1a142.PORTBADDR12
address_b[12] => ram_block1a143.PORTBADDR12
address_b[12] => ram_block1a144.PORTBADDR12
address_b[12] => ram_block1a145.PORTBADDR12
address_b[12] => ram_block1a146.PORTBADDR12
address_b[12] => ram_block1a147.PORTBADDR12
address_b[12] => ram_block1a148.PORTBADDR12
address_b[12] => ram_block1a149.PORTBADDR12
address_b[12] => ram_block1a150.PORTBADDR12
address_b[12] => ram_block1a151.PORTBADDR12
address_b[12] => ram_block1a152.PORTBADDR12
address_b[12] => ram_block1a153.PORTBADDR12
address_b[12] => ram_block1a154.PORTBADDR12
address_b[12] => ram_block1a155.PORTBADDR12
address_b[12] => ram_block1a156.PORTBADDR12
address_b[12] => ram_block1a157.PORTBADDR12
address_b[12] => ram_block1a158.PORTBADDR12
address_b[12] => ram_block1a159.PORTBADDR12
address_b[12] => ram_block1a160.PORTBADDR12
address_b[12] => ram_block1a161.PORTBADDR12
address_b[12] => ram_block1a162.PORTBADDR12
address_b[12] => ram_block1a163.PORTBADDR12
address_b[12] => ram_block1a164.PORTBADDR12
address_b[12] => ram_block1a165.PORTBADDR12
address_b[12] => ram_block1a166.PORTBADDR12
address_b[12] => ram_block1a167.PORTBADDR12
address_b[12] => ram_block1a168.PORTBADDR12
address_b[12] => ram_block1a169.PORTBADDR12
address_b[12] => ram_block1a170.PORTBADDR12
address_b[12] => ram_block1a171.PORTBADDR12
address_b[12] => ram_block1a172.PORTBADDR12
address_b[12] => ram_block1a173.PORTBADDR12
address_b[12] => ram_block1a174.PORTBADDR12
address_b[12] => ram_block1a175.PORTBADDR12
address_b[12] => ram_block1a176.PORTBADDR12
address_b[12] => ram_block1a177.PORTBADDR12
address_b[12] => ram_block1a178.PORTBADDR12
address_b[12] => ram_block1a179.PORTBADDR12
address_b[12] => ram_block1a180.PORTBADDR12
address_b[12] => ram_block1a181.PORTBADDR12
address_b[12] => ram_block1a182.PORTBADDR12
address_b[12] => ram_block1a183.PORTBADDR12
address_b[12] => ram_block1a184.PORTBADDR12
address_b[12] => ram_block1a185.PORTBADDR12
address_b[12] => ram_block1a186.PORTBADDR12
address_b[12] => ram_block1a187.PORTBADDR12
address_b[12] => ram_block1a188.PORTBADDR12
address_b[12] => ram_block1a189.PORTBADDR12
address_b[12] => ram_block1a190.PORTBADDR12
address_b[12] => ram_block1a191.PORTBADDR12
address_b[12] => ram_block1a192.PORTBADDR12
address_b[12] => ram_block1a193.PORTBADDR12
address_b[12] => ram_block1a194.PORTBADDR12
address_b[12] => ram_block1a195.PORTBADDR12
address_b[12] => ram_block1a196.PORTBADDR12
address_b[12] => ram_block1a197.PORTBADDR12
address_b[12] => ram_block1a198.PORTBADDR12
address_b[12] => ram_block1a199.PORTBADDR12
address_b[12] => ram_block1a200.PORTBADDR12
address_b[12] => ram_block1a201.PORTBADDR12
address_b[12] => ram_block1a202.PORTBADDR12
address_b[12] => ram_block1a203.PORTBADDR12
address_b[12] => ram_block1a204.PORTBADDR12
address_b[12] => ram_block1a205.PORTBADDR12
address_b[12] => ram_block1a206.PORTBADDR12
address_b[12] => ram_block1a207.PORTBADDR12
address_b[12] => ram_block1a208.PORTBADDR12
address_b[12] => ram_block1a209.PORTBADDR12
address_b[12] => ram_block1a210.PORTBADDR12
address_b[12] => ram_block1a211.PORTBADDR12
address_b[12] => ram_block1a212.PORTBADDR12
address_b[12] => ram_block1a213.PORTBADDR12
address_b[12] => ram_block1a214.PORTBADDR12
address_b[12] => ram_block1a215.PORTBADDR12
address_b[12] => ram_block1a216.PORTBADDR12
address_b[12] => ram_block1a217.PORTBADDR12
address_b[12] => ram_block1a218.PORTBADDR12
address_b[12] => ram_block1a219.PORTBADDR12
address_b[12] => ram_block1a220.PORTBADDR12
address_b[12] => ram_block1a221.PORTBADDR12
address_b[12] => ram_block1a222.PORTBADDR12
address_b[12] => ram_block1a223.PORTBADDR12
address_b[12] => ram_block1a224.PORTBADDR12
address_b[12] => ram_block1a225.PORTBADDR12
address_b[12] => ram_block1a226.PORTBADDR12
address_b[12] => ram_block1a227.PORTBADDR12
address_b[12] => ram_block1a228.PORTBADDR12
address_b[12] => ram_block1a229.PORTBADDR12
address_b[12] => ram_block1a230.PORTBADDR12
address_b[12] => ram_block1a231.PORTBADDR12
address_b[12] => ram_block1a232.PORTBADDR12
address_b[12] => ram_block1a233.PORTBADDR12
address_b[12] => ram_block1a234.PORTBADDR12
address_b[12] => ram_block1a235.PORTBADDR12
address_b[12] => ram_block1a236.PORTBADDR12
address_b[12] => ram_block1a237.PORTBADDR12
address_b[12] => ram_block1a238.PORTBADDR12
address_b[12] => ram_block1a239.PORTBADDR12
address_b[12] => ram_block1a240.PORTBADDR12
address_b[12] => ram_block1a241.PORTBADDR12
address_b[12] => ram_block1a242.PORTBADDR12
address_b[12] => ram_block1a243.PORTBADDR12
address_b[12] => ram_block1a244.PORTBADDR12
address_b[12] => ram_block1a245.PORTBADDR12
address_b[12] => ram_block1a246.PORTBADDR12
address_b[12] => ram_block1a247.PORTBADDR12
address_b[12] => ram_block1a248.PORTBADDR12
address_b[12] => ram_block1a249.PORTBADDR12
address_b[12] => ram_block1a250.PORTBADDR12
address_b[12] => ram_block1a251.PORTBADDR12
address_b[12] => ram_block1a252.PORTBADDR12
address_b[12] => ram_block1a253.PORTBADDR12
address_b[12] => ram_block1a254.PORTBADDR12
address_b[12] => ram_block1a255.PORTBADDR12
address_b[12] => ram_block1a256.PORTBADDR12
address_b[12] => ram_block1a257.PORTBADDR12
address_b[12] => ram_block1a258.PORTBADDR12
address_b[12] => ram_block1a259.PORTBADDR12
address_b[12] => ram_block1a260.PORTBADDR12
address_b[12] => ram_block1a261.PORTBADDR12
address_b[12] => ram_block1a262.PORTBADDR12
address_b[12] => ram_block1a263.PORTBADDR12
address_b[12] => ram_block1a264.PORTBADDR12
address_b[12] => ram_block1a265.PORTBADDR12
address_b[12] => ram_block1a266.PORTBADDR12
address_b[12] => ram_block1a267.PORTBADDR12
address_b[12] => ram_block1a268.PORTBADDR12
address_b[12] => ram_block1a269.PORTBADDR12
address_b[12] => ram_block1a270.PORTBADDR12
address_b[12] => ram_block1a271.PORTBADDR12
address_b[12] => ram_block1a272.PORTBADDR12
address_b[12] => ram_block1a273.PORTBADDR12
address_b[12] => ram_block1a274.PORTBADDR12
address_b[12] => ram_block1a275.PORTBADDR12
address_b[12] => ram_block1a276.PORTBADDR12
address_b[12] => ram_block1a277.PORTBADDR12
address_b[12] => ram_block1a278.PORTBADDR12
address_b[12] => ram_block1a279.PORTBADDR12
address_b[12] => ram_block1a280.PORTBADDR12
address_b[12] => ram_block1a281.PORTBADDR12
address_b[12] => ram_block1a282.PORTBADDR12
address_b[12] => ram_block1a283.PORTBADDR12
address_b[12] => ram_block1a284.PORTBADDR12
address_b[12] => ram_block1a285.PORTBADDR12
address_b[12] => ram_block1a286.PORTBADDR12
address_b[12] => ram_block1a287.PORTBADDR12
address_b[12] => ram_block1a288.PORTBADDR12
address_b[12] => ram_block1a289.PORTBADDR12
address_b[12] => ram_block1a290.PORTBADDR12
address_b[12] => ram_block1a291.PORTBADDR12
address_b[12] => ram_block1a292.PORTBADDR12
address_b[12] => ram_block1a293.PORTBADDR12
address_b[12] => ram_block1a294.PORTBADDR12
address_b[12] => ram_block1a295.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_3na:decode3.data[0]
address_b[14] => address_reg_b[1].DATAIN
address_b[14] => decode_3na:decode3.data[1]
address_b[15] => address_reg_b[2].DATAIN
address_b[15] => decode_3na:decode3.data[2]
address_b[16] => address_reg_b[3].DATAIN
address_b[16] => decode_3na:decode3.data[3]
address_b[17] => address_reg_b[4].DATAIN
address_b[17] => decode_3na:decode3.data[4]
address_b[18] => address_reg_b[5].DATAIN
address_b[18] => decode_3na:decode3.data[5]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a75.CLK0
clock0 => ram_block1a76.CLK0
clock0 => ram_block1a77.CLK0
clock0 => ram_block1a78.CLK0
clock0 => ram_block1a79.CLK0
clock0 => ram_block1a80.CLK0
clock0 => ram_block1a81.CLK0
clock0 => ram_block1a82.CLK0
clock0 => ram_block1a83.CLK0
clock0 => ram_block1a84.CLK0
clock0 => ram_block1a85.CLK0
clock0 => ram_block1a86.CLK0
clock0 => ram_block1a87.CLK0
clock0 => ram_block1a88.CLK0
clock0 => ram_block1a89.CLK0
clock0 => ram_block1a90.CLK0
clock0 => ram_block1a91.CLK0
clock0 => ram_block1a92.CLK0
clock0 => ram_block1a93.CLK0
clock0 => ram_block1a94.CLK0
clock0 => ram_block1a95.CLK0
clock0 => ram_block1a96.CLK0
clock0 => ram_block1a97.CLK0
clock0 => ram_block1a98.CLK0
clock0 => ram_block1a99.CLK0
clock0 => ram_block1a100.CLK0
clock0 => ram_block1a101.CLK0
clock0 => ram_block1a102.CLK0
clock0 => ram_block1a103.CLK0
clock0 => ram_block1a104.CLK0
clock0 => ram_block1a105.CLK0
clock0 => ram_block1a106.CLK0
clock0 => ram_block1a107.CLK0
clock0 => ram_block1a108.CLK0
clock0 => ram_block1a109.CLK0
clock0 => ram_block1a110.CLK0
clock0 => ram_block1a111.CLK0
clock0 => ram_block1a112.CLK0
clock0 => ram_block1a113.CLK0
clock0 => ram_block1a114.CLK0
clock0 => ram_block1a115.CLK0
clock0 => ram_block1a116.CLK0
clock0 => ram_block1a117.CLK0
clock0 => ram_block1a118.CLK0
clock0 => ram_block1a119.CLK0
clock0 => ram_block1a120.CLK0
clock0 => ram_block1a121.CLK0
clock0 => ram_block1a122.CLK0
clock0 => ram_block1a123.CLK0
clock0 => ram_block1a124.CLK0
clock0 => ram_block1a125.CLK0
clock0 => ram_block1a126.CLK0
clock0 => ram_block1a127.CLK0
clock0 => ram_block1a128.CLK0
clock0 => ram_block1a129.CLK0
clock0 => ram_block1a130.CLK0
clock0 => ram_block1a131.CLK0
clock0 => ram_block1a132.CLK0
clock0 => ram_block1a133.CLK0
clock0 => ram_block1a134.CLK0
clock0 => ram_block1a135.CLK0
clock0 => ram_block1a136.CLK0
clock0 => ram_block1a137.CLK0
clock0 => ram_block1a138.CLK0
clock0 => ram_block1a139.CLK0
clock0 => ram_block1a140.CLK0
clock0 => ram_block1a141.CLK0
clock0 => ram_block1a142.CLK0
clock0 => ram_block1a143.CLK0
clock0 => ram_block1a144.CLK0
clock0 => ram_block1a145.CLK0
clock0 => ram_block1a146.CLK0
clock0 => ram_block1a147.CLK0
clock0 => ram_block1a148.CLK0
clock0 => ram_block1a149.CLK0
clock0 => ram_block1a150.CLK0
clock0 => ram_block1a151.CLK0
clock0 => ram_block1a152.CLK0
clock0 => ram_block1a153.CLK0
clock0 => ram_block1a154.CLK0
clock0 => ram_block1a155.CLK0
clock0 => ram_block1a156.CLK0
clock0 => ram_block1a157.CLK0
clock0 => ram_block1a158.CLK0
clock0 => ram_block1a159.CLK0
clock0 => ram_block1a160.CLK0
clock0 => ram_block1a161.CLK0
clock0 => ram_block1a162.CLK0
clock0 => ram_block1a163.CLK0
clock0 => ram_block1a164.CLK0
clock0 => ram_block1a165.CLK0
clock0 => ram_block1a166.CLK0
clock0 => ram_block1a167.CLK0
clock0 => ram_block1a168.CLK0
clock0 => ram_block1a169.CLK0
clock0 => ram_block1a170.CLK0
clock0 => ram_block1a171.CLK0
clock0 => ram_block1a172.CLK0
clock0 => ram_block1a173.CLK0
clock0 => ram_block1a174.CLK0
clock0 => ram_block1a175.CLK0
clock0 => ram_block1a176.CLK0
clock0 => ram_block1a177.CLK0
clock0 => ram_block1a178.CLK0
clock0 => ram_block1a179.CLK0
clock0 => ram_block1a180.CLK0
clock0 => ram_block1a181.CLK0
clock0 => ram_block1a182.CLK0
clock0 => ram_block1a183.CLK0
clock0 => ram_block1a184.CLK0
clock0 => ram_block1a185.CLK0
clock0 => ram_block1a186.CLK0
clock0 => ram_block1a187.CLK0
clock0 => ram_block1a188.CLK0
clock0 => ram_block1a189.CLK0
clock0 => ram_block1a190.CLK0
clock0 => ram_block1a191.CLK0
clock0 => ram_block1a192.CLK0
clock0 => ram_block1a193.CLK0
clock0 => ram_block1a194.CLK0
clock0 => ram_block1a195.CLK0
clock0 => ram_block1a196.CLK0
clock0 => ram_block1a197.CLK0
clock0 => ram_block1a198.CLK0
clock0 => ram_block1a199.CLK0
clock0 => ram_block1a200.CLK0
clock0 => ram_block1a201.CLK0
clock0 => ram_block1a202.CLK0
clock0 => ram_block1a203.CLK0
clock0 => ram_block1a204.CLK0
clock0 => ram_block1a205.CLK0
clock0 => ram_block1a206.CLK0
clock0 => ram_block1a207.CLK0
clock0 => ram_block1a208.CLK0
clock0 => ram_block1a209.CLK0
clock0 => ram_block1a210.CLK0
clock0 => ram_block1a211.CLK0
clock0 => ram_block1a212.CLK0
clock0 => ram_block1a213.CLK0
clock0 => ram_block1a214.CLK0
clock0 => ram_block1a215.CLK0
clock0 => ram_block1a216.CLK0
clock0 => ram_block1a217.CLK0
clock0 => ram_block1a218.CLK0
clock0 => ram_block1a219.CLK0
clock0 => ram_block1a220.CLK0
clock0 => ram_block1a221.CLK0
clock0 => ram_block1a222.CLK0
clock0 => ram_block1a223.CLK0
clock0 => ram_block1a224.CLK0
clock0 => ram_block1a225.CLK0
clock0 => ram_block1a226.CLK0
clock0 => ram_block1a227.CLK0
clock0 => ram_block1a228.CLK0
clock0 => ram_block1a229.CLK0
clock0 => ram_block1a230.CLK0
clock0 => ram_block1a231.CLK0
clock0 => ram_block1a232.CLK0
clock0 => ram_block1a233.CLK0
clock0 => ram_block1a234.CLK0
clock0 => ram_block1a235.CLK0
clock0 => ram_block1a236.CLK0
clock0 => ram_block1a237.CLK0
clock0 => ram_block1a238.CLK0
clock0 => ram_block1a239.CLK0
clock0 => ram_block1a240.CLK0
clock0 => ram_block1a241.CLK0
clock0 => ram_block1a242.CLK0
clock0 => ram_block1a243.CLK0
clock0 => ram_block1a244.CLK0
clock0 => ram_block1a245.CLK0
clock0 => ram_block1a246.CLK0
clock0 => ram_block1a247.CLK0
clock0 => ram_block1a248.CLK0
clock0 => ram_block1a249.CLK0
clock0 => ram_block1a250.CLK0
clock0 => ram_block1a251.CLK0
clock0 => ram_block1a252.CLK0
clock0 => ram_block1a253.CLK0
clock0 => ram_block1a254.CLK0
clock0 => ram_block1a255.CLK0
clock0 => ram_block1a256.CLK0
clock0 => ram_block1a257.CLK0
clock0 => ram_block1a258.CLK0
clock0 => ram_block1a259.CLK0
clock0 => ram_block1a260.CLK0
clock0 => ram_block1a261.CLK0
clock0 => ram_block1a262.CLK0
clock0 => ram_block1a263.CLK0
clock0 => ram_block1a264.CLK0
clock0 => ram_block1a265.CLK0
clock0 => ram_block1a266.CLK0
clock0 => ram_block1a267.CLK0
clock0 => ram_block1a268.CLK0
clock0 => ram_block1a269.CLK0
clock0 => ram_block1a270.CLK0
clock0 => ram_block1a271.CLK0
clock0 => ram_block1a272.CLK0
clock0 => ram_block1a273.CLK0
clock0 => ram_block1a274.CLK0
clock0 => ram_block1a275.CLK0
clock0 => ram_block1a276.CLK0
clock0 => ram_block1a277.CLK0
clock0 => ram_block1a278.CLK0
clock0 => ram_block1a279.CLK0
clock0 => ram_block1a280.CLK0
clock0 => ram_block1a281.CLK0
clock0 => ram_block1a282.CLK0
clock0 => ram_block1a283.CLK0
clock0 => ram_block1a284.CLK0
clock0 => ram_block1a285.CLK0
clock0 => ram_block1a286.CLK0
clock0 => ram_block1a287.CLK0
clock0 => ram_block1a288.CLK0
clock0 => ram_block1a289.CLK0
clock0 => ram_block1a290.CLK0
clock0 => ram_block1a291.CLK0
clock0 => ram_block1a292.CLK0
clock0 => ram_block1a293.CLK0
clock0 => ram_block1a294.CLK0
clock0 => ram_block1a295.CLK0
clock0 => ram_block1a296.CLK0
clock0 => ram_block1a297.CLK0
clock0 => ram_block1a298.CLK0
clock0 => ram_block1a299.CLK0
clock0 => ram_block1a300.CLK0
clock0 => ram_block1a301.CLK0
clock0 => ram_block1a302.CLK0
clock0 => ram_block1a303.CLK0
clock0 => address_reg_a[5].CLK
clock0 => address_reg_a[4].CLK
clock0 => address_reg_a[3].CLK
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => address_reg_b[5].CLK
clock0 => address_reg_b[4].CLK
clock0 => address_reg_b[3].CLK
clock0 => address_reg_b[2].CLK
clock0 => address_reg_b[1].CLK
clock0 => address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[0] => ram_block1a32.PORTADATAIN
data_a[0] => ram_block1a40.PORTADATAIN
data_a[0] => ram_block1a48.PORTADATAIN
data_a[0] => ram_block1a56.PORTADATAIN
data_a[0] => ram_block1a64.PORTADATAIN
data_a[0] => ram_block1a72.PORTADATAIN
data_a[0] => ram_block1a80.PORTADATAIN
data_a[0] => ram_block1a88.PORTADATAIN
data_a[0] => ram_block1a96.PORTADATAIN
data_a[0] => ram_block1a104.PORTADATAIN
data_a[0] => ram_block1a112.PORTADATAIN
data_a[0] => ram_block1a120.PORTADATAIN
data_a[0] => ram_block1a128.PORTADATAIN
data_a[0] => ram_block1a136.PORTADATAIN
data_a[0] => ram_block1a144.PORTADATAIN
data_a[0] => ram_block1a152.PORTADATAIN
data_a[0] => ram_block1a160.PORTADATAIN
data_a[0] => ram_block1a168.PORTADATAIN
data_a[0] => ram_block1a176.PORTADATAIN
data_a[0] => ram_block1a184.PORTADATAIN
data_a[0] => ram_block1a192.PORTADATAIN
data_a[0] => ram_block1a200.PORTADATAIN
data_a[0] => ram_block1a208.PORTADATAIN
data_a[0] => ram_block1a216.PORTADATAIN
data_a[0] => ram_block1a224.PORTADATAIN
data_a[0] => ram_block1a232.PORTADATAIN
data_a[0] => ram_block1a240.PORTADATAIN
data_a[0] => ram_block1a248.PORTADATAIN
data_a[0] => ram_block1a256.PORTADATAIN
data_a[0] => ram_block1a264.PORTADATAIN
data_a[0] => ram_block1a272.PORTADATAIN
data_a[0] => ram_block1a280.PORTADATAIN
data_a[0] => ram_block1a288.PORTADATAIN
data_a[0] => ram_block1a296.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[1] => ram_block1a33.PORTADATAIN
data_a[1] => ram_block1a41.PORTADATAIN
data_a[1] => ram_block1a49.PORTADATAIN
data_a[1] => ram_block1a57.PORTADATAIN
data_a[1] => ram_block1a65.PORTADATAIN
data_a[1] => ram_block1a73.PORTADATAIN
data_a[1] => ram_block1a81.PORTADATAIN
data_a[1] => ram_block1a89.PORTADATAIN
data_a[1] => ram_block1a97.PORTADATAIN
data_a[1] => ram_block1a105.PORTADATAIN
data_a[1] => ram_block1a113.PORTADATAIN
data_a[1] => ram_block1a121.PORTADATAIN
data_a[1] => ram_block1a129.PORTADATAIN
data_a[1] => ram_block1a137.PORTADATAIN
data_a[1] => ram_block1a145.PORTADATAIN
data_a[1] => ram_block1a153.PORTADATAIN
data_a[1] => ram_block1a161.PORTADATAIN
data_a[1] => ram_block1a169.PORTADATAIN
data_a[1] => ram_block1a177.PORTADATAIN
data_a[1] => ram_block1a185.PORTADATAIN
data_a[1] => ram_block1a193.PORTADATAIN
data_a[1] => ram_block1a201.PORTADATAIN
data_a[1] => ram_block1a209.PORTADATAIN
data_a[1] => ram_block1a217.PORTADATAIN
data_a[1] => ram_block1a225.PORTADATAIN
data_a[1] => ram_block1a233.PORTADATAIN
data_a[1] => ram_block1a241.PORTADATAIN
data_a[1] => ram_block1a249.PORTADATAIN
data_a[1] => ram_block1a257.PORTADATAIN
data_a[1] => ram_block1a265.PORTADATAIN
data_a[1] => ram_block1a273.PORTADATAIN
data_a[1] => ram_block1a281.PORTADATAIN
data_a[1] => ram_block1a289.PORTADATAIN
data_a[1] => ram_block1a297.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[2] => ram_block1a34.PORTADATAIN
data_a[2] => ram_block1a42.PORTADATAIN
data_a[2] => ram_block1a50.PORTADATAIN
data_a[2] => ram_block1a58.PORTADATAIN
data_a[2] => ram_block1a66.PORTADATAIN
data_a[2] => ram_block1a74.PORTADATAIN
data_a[2] => ram_block1a82.PORTADATAIN
data_a[2] => ram_block1a90.PORTADATAIN
data_a[2] => ram_block1a98.PORTADATAIN
data_a[2] => ram_block1a106.PORTADATAIN
data_a[2] => ram_block1a114.PORTADATAIN
data_a[2] => ram_block1a122.PORTADATAIN
data_a[2] => ram_block1a130.PORTADATAIN
data_a[2] => ram_block1a138.PORTADATAIN
data_a[2] => ram_block1a146.PORTADATAIN
data_a[2] => ram_block1a154.PORTADATAIN
data_a[2] => ram_block1a162.PORTADATAIN
data_a[2] => ram_block1a170.PORTADATAIN
data_a[2] => ram_block1a178.PORTADATAIN
data_a[2] => ram_block1a186.PORTADATAIN
data_a[2] => ram_block1a194.PORTADATAIN
data_a[2] => ram_block1a202.PORTADATAIN
data_a[2] => ram_block1a210.PORTADATAIN
data_a[2] => ram_block1a218.PORTADATAIN
data_a[2] => ram_block1a226.PORTADATAIN
data_a[2] => ram_block1a234.PORTADATAIN
data_a[2] => ram_block1a242.PORTADATAIN
data_a[2] => ram_block1a250.PORTADATAIN
data_a[2] => ram_block1a258.PORTADATAIN
data_a[2] => ram_block1a266.PORTADATAIN
data_a[2] => ram_block1a274.PORTADATAIN
data_a[2] => ram_block1a282.PORTADATAIN
data_a[2] => ram_block1a290.PORTADATAIN
data_a[2] => ram_block1a298.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[3] => ram_block1a35.PORTADATAIN
data_a[3] => ram_block1a43.PORTADATAIN
data_a[3] => ram_block1a51.PORTADATAIN
data_a[3] => ram_block1a59.PORTADATAIN
data_a[3] => ram_block1a67.PORTADATAIN
data_a[3] => ram_block1a75.PORTADATAIN
data_a[3] => ram_block1a83.PORTADATAIN
data_a[3] => ram_block1a91.PORTADATAIN
data_a[3] => ram_block1a99.PORTADATAIN
data_a[3] => ram_block1a107.PORTADATAIN
data_a[3] => ram_block1a115.PORTADATAIN
data_a[3] => ram_block1a123.PORTADATAIN
data_a[3] => ram_block1a131.PORTADATAIN
data_a[3] => ram_block1a139.PORTADATAIN
data_a[3] => ram_block1a147.PORTADATAIN
data_a[3] => ram_block1a155.PORTADATAIN
data_a[3] => ram_block1a163.PORTADATAIN
data_a[3] => ram_block1a171.PORTADATAIN
data_a[3] => ram_block1a179.PORTADATAIN
data_a[3] => ram_block1a187.PORTADATAIN
data_a[3] => ram_block1a195.PORTADATAIN
data_a[3] => ram_block1a203.PORTADATAIN
data_a[3] => ram_block1a211.PORTADATAIN
data_a[3] => ram_block1a219.PORTADATAIN
data_a[3] => ram_block1a227.PORTADATAIN
data_a[3] => ram_block1a235.PORTADATAIN
data_a[3] => ram_block1a243.PORTADATAIN
data_a[3] => ram_block1a251.PORTADATAIN
data_a[3] => ram_block1a259.PORTADATAIN
data_a[3] => ram_block1a267.PORTADATAIN
data_a[3] => ram_block1a275.PORTADATAIN
data_a[3] => ram_block1a283.PORTADATAIN
data_a[3] => ram_block1a291.PORTADATAIN
data_a[3] => ram_block1a299.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[4] => ram_block1a28.PORTADATAIN
data_a[4] => ram_block1a36.PORTADATAIN
data_a[4] => ram_block1a44.PORTADATAIN
data_a[4] => ram_block1a52.PORTADATAIN
data_a[4] => ram_block1a60.PORTADATAIN
data_a[4] => ram_block1a68.PORTADATAIN
data_a[4] => ram_block1a76.PORTADATAIN
data_a[4] => ram_block1a84.PORTADATAIN
data_a[4] => ram_block1a92.PORTADATAIN
data_a[4] => ram_block1a100.PORTADATAIN
data_a[4] => ram_block1a108.PORTADATAIN
data_a[4] => ram_block1a116.PORTADATAIN
data_a[4] => ram_block1a124.PORTADATAIN
data_a[4] => ram_block1a132.PORTADATAIN
data_a[4] => ram_block1a140.PORTADATAIN
data_a[4] => ram_block1a148.PORTADATAIN
data_a[4] => ram_block1a156.PORTADATAIN
data_a[4] => ram_block1a164.PORTADATAIN
data_a[4] => ram_block1a172.PORTADATAIN
data_a[4] => ram_block1a180.PORTADATAIN
data_a[4] => ram_block1a188.PORTADATAIN
data_a[4] => ram_block1a196.PORTADATAIN
data_a[4] => ram_block1a204.PORTADATAIN
data_a[4] => ram_block1a212.PORTADATAIN
data_a[4] => ram_block1a220.PORTADATAIN
data_a[4] => ram_block1a228.PORTADATAIN
data_a[4] => ram_block1a236.PORTADATAIN
data_a[4] => ram_block1a244.PORTADATAIN
data_a[4] => ram_block1a252.PORTADATAIN
data_a[4] => ram_block1a260.PORTADATAIN
data_a[4] => ram_block1a268.PORTADATAIN
data_a[4] => ram_block1a276.PORTADATAIN
data_a[4] => ram_block1a284.PORTADATAIN
data_a[4] => ram_block1a292.PORTADATAIN
data_a[4] => ram_block1a300.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[5] => ram_block1a29.PORTADATAIN
data_a[5] => ram_block1a37.PORTADATAIN
data_a[5] => ram_block1a45.PORTADATAIN
data_a[5] => ram_block1a53.PORTADATAIN
data_a[5] => ram_block1a61.PORTADATAIN
data_a[5] => ram_block1a69.PORTADATAIN
data_a[5] => ram_block1a77.PORTADATAIN
data_a[5] => ram_block1a85.PORTADATAIN
data_a[5] => ram_block1a93.PORTADATAIN
data_a[5] => ram_block1a101.PORTADATAIN
data_a[5] => ram_block1a109.PORTADATAIN
data_a[5] => ram_block1a117.PORTADATAIN
data_a[5] => ram_block1a125.PORTADATAIN
data_a[5] => ram_block1a133.PORTADATAIN
data_a[5] => ram_block1a141.PORTADATAIN
data_a[5] => ram_block1a149.PORTADATAIN
data_a[5] => ram_block1a157.PORTADATAIN
data_a[5] => ram_block1a165.PORTADATAIN
data_a[5] => ram_block1a173.PORTADATAIN
data_a[5] => ram_block1a181.PORTADATAIN
data_a[5] => ram_block1a189.PORTADATAIN
data_a[5] => ram_block1a197.PORTADATAIN
data_a[5] => ram_block1a205.PORTADATAIN
data_a[5] => ram_block1a213.PORTADATAIN
data_a[5] => ram_block1a221.PORTADATAIN
data_a[5] => ram_block1a229.PORTADATAIN
data_a[5] => ram_block1a237.PORTADATAIN
data_a[5] => ram_block1a245.PORTADATAIN
data_a[5] => ram_block1a253.PORTADATAIN
data_a[5] => ram_block1a261.PORTADATAIN
data_a[5] => ram_block1a269.PORTADATAIN
data_a[5] => ram_block1a277.PORTADATAIN
data_a[5] => ram_block1a285.PORTADATAIN
data_a[5] => ram_block1a293.PORTADATAIN
data_a[5] => ram_block1a301.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[6] => ram_block1a30.PORTADATAIN
data_a[6] => ram_block1a38.PORTADATAIN
data_a[6] => ram_block1a46.PORTADATAIN
data_a[6] => ram_block1a54.PORTADATAIN
data_a[6] => ram_block1a62.PORTADATAIN
data_a[6] => ram_block1a70.PORTADATAIN
data_a[6] => ram_block1a78.PORTADATAIN
data_a[6] => ram_block1a86.PORTADATAIN
data_a[6] => ram_block1a94.PORTADATAIN
data_a[6] => ram_block1a102.PORTADATAIN
data_a[6] => ram_block1a110.PORTADATAIN
data_a[6] => ram_block1a118.PORTADATAIN
data_a[6] => ram_block1a126.PORTADATAIN
data_a[6] => ram_block1a134.PORTADATAIN
data_a[6] => ram_block1a142.PORTADATAIN
data_a[6] => ram_block1a150.PORTADATAIN
data_a[6] => ram_block1a158.PORTADATAIN
data_a[6] => ram_block1a166.PORTADATAIN
data_a[6] => ram_block1a174.PORTADATAIN
data_a[6] => ram_block1a182.PORTADATAIN
data_a[6] => ram_block1a190.PORTADATAIN
data_a[6] => ram_block1a198.PORTADATAIN
data_a[6] => ram_block1a206.PORTADATAIN
data_a[6] => ram_block1a214.PORTADATAIN
data_a[6] => ram_block1a222.PORTADATAIN
data_a[6] => ram_block1a230.PORTADATAIN
data_a[6] => ram_block1a238.PORTADATAIN
data_a[6] => ram_block1a246.PORTADATAIN
data_a[6] => ram_block1a254.PORTADATAIN
data_a[6] => ram_block1a262.PORTADATAIN
data_a[6] => ram_block1a270.PORTADATAIN
data_a[6] => ram_block1a278.PORTADATAIN
data_a[6] => ram_block1a286.PORTADATAIN
data_a[6] => ram_block1a294.PORTADATAIN
data_a[6] => ram_block1a302.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[7] => ram_block1a31.PORTADATAIN
data_a[7] => ram_block1a39.PORTADATAIN
data_a[7] => ram_block1a47.PORTADATAIN
data_a[7] => ram_block1a55.PORTADATAIN
data_a[7] => ram_block1a63.PORTADATAIN
data_a[7] => ram_block1a71.PORTADATAIN
data_a[7] => ram_block1a79.PORTADATAIN
data_a[7] => ram_block1a87.PORTADATAIN
data_a[7] => ram_block1a95.PORTADATAIN
data_a[7] => ram_block1a103.PORTADATAIN
data_a[7] => ram_block1a111.PORTADATAIN
data_a[7] => ram_block1a119.PORTADATAIN
data_a[7] => ram_block1a127.PORTADATAIN
data_a[7] => ram_block1a135.PORTADATAIN
data_a[7] => ram_block1a143.PORTADATAIN
data_a[7] => ram_block1a151.PORTADATAIN
data_a[7] => ram_block1a159.PORTADATAIN
data_a[7] => ram_block1a167.PORTADATAIN
data_a[7] => ram_block1a175.PORTADATAIN
data_a[7] => ram_block1a183.PORTADATAIN
data_a[7] => ram_block1a191.PORTADATAIN
data_a[7] => ram_block1a199.PORTADATAIN
data_a[7] => ram_block1a207.PORTADATAIN
data_a[7] => ram_block1a215.PORTADATAIN
data_a[7] => ram_block1a223.PORTADATAIN
data_a[7] => ram_block1a231.PORTADATAIN
data_a[7] => ram_block1a239.PORTADATAIN
data_a[7] => ram_block1a247.PORTADATAIN
data_a[7] => ram_block1a255.PORTADATAIN
data_a[7] => ram_block1a263.PORTADATAIN
data_a[7] => ram_block1a271.PORTADATAIN
data_a[7] => ram_block1a279.PORTADATAIN
data_a[7] => ram_block1a287.PORTADATAIN
data_a[7] => ram_block1a295.PORTADATAIN
data_a[7] => ram_block1a303.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[0] => ram_block1a8.PORTBDATAIN
data_b[0] => ram_block1a16.PORTBDATAIN
data_b[0] => ram_block1a24.PORTBDATAIN
data_b[0] => ram_block1a32.PORTBDATAIN
data_b[0] => ram_block1a40.PORTBDATAIN
data_b[0] => ram_block1a48.PORTBDATAIN
data_b[0] => ram_block1a56.PORTBDATAIN
data_b[0] => ram_block1a64.PORTBDATAIN
data_b[0] => ram_block1a72.PORTBDATAIN
data_b[0] => ram_block1a80.PORTBDATAIN
data_b[0] => ram_block1a88.PORTBDATAIN
data_b[0] => ram_block1a96.PORTBDATAIN
data_b[0] => ram_block1a104.PORTBDATAIN
data_b[0] => ram_block1a112.PORTBDATAIN
data_b[0] => ram_block1a120.PORTBDATAIN
data_b[0] => ram_block1a128.PORTBDATAIN
data_b[0] => ram_block1a136.PORTBDATAIN
data_b[0] => ram_block1a144.PORTBDATAIN
data_b[0] => ram_block1a152.PORTBDATAIN
data_b[0] => ram_block1a160.PORTBDATAIN
data_b[0] => ram_block1a168.PORTBDATAIN
data_b[0] => ram_block1a176.PORTBDATAIN
data_b[0] => ram_block1a184.PORTBDATAIN
data_b[0] => ram_block1a192.PORTBDATAIN
data_b[0] => ram_block1a200.PORTBDATAIN
data_b[0] => ram_block1a208.PORTBDATAIN
data_b[0] => ram_block1a216.PORTBDATAIN
data_b[0] => ram_block1a224.PORTBDATAIN
data_b[0] => ram_block1a232.PORTBDATAIN
data_b[0] => ram_block1a240.PORTBDATAIN
data_b[0] => ram_block1a248.PORTBDATAIN
data_b[0] => ram_block1a256.PORTBDATAIN
data_b[0] => ram_block1a264.PORTBDATAIN
data_b[0] => ram_block1a272.PORTBDATAIN
data_b[0] => ram_block1a280.PORTBDATAIN
data_b[0] => ram_block1a288.PORTBDATAIN
data_b[0] => ram_block1a296.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[1] => ram_block1a9.PORTBDATAIN
data_b[1] => ram_block1a17.PORTBDATAIN
data_b[1] => ram_block1a25.PORTBDATAIN
data_b[1] => ram_block1a33.PORTBDATAIN
data_b[1] => ram_block1a41.PORTBDATAIN
data_b[1] => ram_block1a49.PORTBDATAIN
data_b[1] => ram_block1a57.PORTBDATAIN
data_b[1] => ram_block1a65.PORTBDATAIN
data_b[1] => ram_block1a73.PORTBDATAIN
data_b[1] => ram_block1a81.PORTBDATAIN
data_b[1] => ram_block1a89.PORTBDATAIN
data_b[1] => ram_block1a97.PORTBDATAIN
data_b[1] => ram_block1a105.PORTBDATAIN
data_b[1] => ram_block1a113.PORTBDATAIN
data_b[1] => ram_block1a121.PORTBDATAIN
data_b[1] => ram_block1a129.PORTBDATAIN
data_b[1] => ram_block1a137.PORTBDATAIN
data_b[1] => ram_block1a145.PORTBDATAIN
data_b[1] => ram_block1a153.PORTBDATAIN
data_b[1] => ram_block1a161.PORTBDATAIN
data_b[1] => ram_block1a169.PORTBDATAIN
data_b[1] => ram_block1a177.PORTBDATAIN
data_b[1] => ram_block1a185.PORTBDATAIN
data_b[1] => ram_block1a193.PORTBDATAIN
data_b[1] => ram_block1a201.PORTBDATAIN
data_b[1] => ram_block1a209.PORTBDATAIN
data_b[1] => ram_block1a217.PORTBDATAIN
data_b[1] => ram_block1a225.PORTBDATAIN
data_b[1] => ram_block1a233.PORTBDATAIN
data_b[1] => ram_block1a241.PORTBDATAIN
data_b[1] => ram_block1a249.PORTBDATAIN
data_b[1] => ram_block1a257.PORTBDATAIN
data_b[1] => ram_block1a265.PORTBDATAIN
data_b[1] => ram_block1a273.PORTBDATAIN
data_b[1] => ram_block1a281.PORTBDATAIN
data_b[1] => ram_block1a289.PORTBDATAIN
data_b[1] => ram_block1a297.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[2] => ram_block1a10.PORTBDATAIN
data_b[2] => ram_block1a18.PORTBDATAIN
data_b[2] => ram_block1a26.PORTBDATAIN
data_b[2] => ram_block1a34.PORTBDATAIN
data_b[2] => ram_block1a42.PORTBDATAIN
data_b[2] => ram_block1a50.PORTBDATAIN
data_b[2] => ram_block1a58.PORTBDATAIN
data_b[2] => ram_block1a66.PORTBDATAIN
data_b[2] => ram_block1a74.PORTBDATAIN
data_b[2] => ram_block1a82.PORTBDATAIN
data_b[2] => ram_block1a90.PORTBDATAIN
data_b[2] => ram_block1a98.PORTBDATAIN
data_b[2] => ram_block1a106.PORTBDATAIN
data_b[2] => ram_block1a114.PORTBDATAIN
data_b[2] => ram_block1a122.PORTBDATAIN
data_b[2] => ram_block1a130.PORTBDATAIN
data_b[2] => ram_block1a138.PORTBDATAIN
data_b[2] => ram_block1a146.PORTBDATAIN
data_b[2] => ram_block1a154.PORTBDATAIN
data_b[2] => ram_block1a162.PORTBDATAIN
data_b[2] => ram_block1a170.PORTBDATAIN
data_b[2] => ram_block1a178.PORTBDATAIN
data_b[2] => ram_block1a186.PORTBDATAIN
data_b[2] => ram_block1a194.PORTBDATAIN
data_b[2] => ram_block1a202.PORTBDATAIN
data_b[2] => ram_block1a210.PORTBDATAIN
data_b[2] => ram_block1a218.PORTBDATAIN
data_b[2] => ram_block1a226.PORTBDATAIN
data_b[2] => ram_block1a234.PORTBDATAIN
data_b[2] => ram_block1a242.PORTBDATAIN
data_b[2] => ram_block1a250.PORTBDATAIN
data_b[2] => ram_block1a258.PORTBDATAIN
data_b[2] => ram_block1a266.PORTBDATAIN
data_b[2] => ram_block1a274.PORTBDATAIN
data_b[2] => ram_block1a282.PORTBDATAIN
data_b[2] => ram_block1a290.PORTBDATAIN
data_b[2] => ram_block1a298.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[3] => ram_block1a11.PORTBDATAIN
data_b[3] => ram_block1a19.PORTBDATAIN
data_b[3] => ram_block1a27.PORTBDATAIN
data_b[3] => ram_block1a35.PORTBDATAIN
data_b[3] => ram_block1a43.PORTBDATAIN
data_b[3] => ram_block1a51.PORTBDATAIN
data_b[3] => ram_block1a59.PORTBDATAIN
data_b[3] => ram_block1a67.PORTBDATAIN
data_b[3] => ram_block1a75.PORTBDATAIN
data_b[3] => ram_block1a83.PORTBDATAIN
data_b[3] => ram_block1a91.PORTBDATAIN
data_b[3] => ram_block1a99.PORTBDATAIN
data_b[3] => ram_block1a107.PORTBDATAIN
data_b[3] => ram_block1a115.PORTBDATAIN
data_b[3] => ram_block1a123.PORTBDATAIN
data_b[3] => ram_block1a131.PORTBDATAIN
data_b[3] => ram_block1a139.PORTBDATAIN
data_b[3] => ram_block1a147.PORTBDATAIN
data_b[3] => ram_block1a155.PORTBDATAIN
data_b[3] => ram_block1a163.PORTBDATAIN
data_b[3] => ram_block1a171.PORTBDATAIN
data_b[3] => ram_block1a179.PORTBDATAIN
data_b[3] => ram_block1a187.PORTBDATAIN
data_b[3] => ram_block1a195.PORTBDATAIN
data_b[3] => ram_block1a203.PORTBDATAIN
data_b[3] => ram_block1a211.PORTBDATAIN
data_b[3] => ram_block1a219.PORTBDATAIN
data_b[3] => ram_block1a227.PORTBDATAIN
data_b[3] => ram_block1a235.PORTBDATAIN
data_b[3] => ram_block1a243.PORTBDATAIN
data_b[3] => ram_block1a251.PORTBDATAIN
data_b[3] => ram_block1a259.PORTBDATAIN
data_b[3] => ram_block1a267.PORTBDATAIN
data_b[3] => ram_block1a275.PORTBDATAIN
data_b[3] => ram_block1a283.PORTBDATAIN
data_b[3] => ram_block1a291.PORTBDATAIN
data_b[3] => ram_block1a299.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[4] => ram_block1a12.PORTBDATAIN
data_b[4] => ram_block1a20.PORTBDATAIN
data_b[4] => ram_block1a28.PORTBDATAIN
data_b[4] => ram_block1a36.PORTBDATAIN
data_b[4] => ram_block1a44.PORTBDATAIN
data_b[4] => ram_block1a52.PORTBDATAIN
data_b[4] => ram_block1a60.PORTBDATAIN
data_b[4] => ram_block1a68.PORTBDATAIN
data_b[4] => ram_block1a76.PORTBDATAIN
data_b[4] => ram_block1a84.PORTBDATAIN
data_b[4] => ram_block1a92.PORTBDATAIN
data_b[4] => ram_block1a100.PORTBDATAIN
data_b[4] => ram_block1a108.PORTBDATAIN
data_b[4] => ram_block1a116.PORTBDATAIN
data_b[4] => ram_block1a124.PORTBDATAIN
data_b[4] => ram_block1a132.PORTBDATAIN
data_b[4] => ram_block1a140.PORTBDATAIN
data_b[4] => ram_block1a148.PORTBDATAIN
data_b[4] => ram_block1a156.PORTBDATAIN
data_b[4] => ram_block1a164.PORTBDATAIN
data_b[4] => ram_block1a172.PORTBDATAIN
data_b[4] => ram_block1a180.PORTBDATAIN
data_b[4] => ram_block1a188.PORTBDATAIN
data_b[4] => ram_block1a196.PORTBDATAIN
data_b[4] => ram_block1a204.PORTBDATAIN
data_b[4] => ram_block1a212.PORTBDATAIN
data_b[4] => ram_block1a220.PORTBDATAIN
data_b[4] => ram_block1a228.PORTBDATAIN
data_b[4] => ram_block1a236.PORTBDATAIN
data_b[4] => ram_block1a244.PORTBDATAIN
data_b[4] => ram_block1a252.PORTBDATAIN
data_b[4] => ram_block1a260.PORTBDATAIN
data_b[4] => ram_block1a268.PORTBDATAIN
data_b[4] => ram_block1a276.PORTBDATAIN
data_b[4] => ram_block1a284.PORTBDATAIN
data_b[4] => ram_block1a292.PORTBDATAIN
data_b[4] => ram_block1a300.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[5] => ram_block1a13.PORTBDATAIN
data_b[5] => ram_block1a21.PORTBDATAIN
data_b[5] => ram_block1a29.PORTBDATAIN
data_b[5] => ram_block1a37.PORTBDATAIN
data_b[5] => ram_block1a45.PORTBDATAIN
data_b[5] => ram_block1a53.PORTBDATAIN
data_b[5] => ram_block1a61.PORTBDATAIN
data_b[5] => ram_block1a69.PORTBDATAIN
data_b[5] => ram_block1a77.PORTBDATAIN
data_b[5] => ram_block1a85.PORTBDATAIN
data_b[5] => ram_block1a93.PORTBDATAIN
data_b[5] => ram_block1a101.PORTBDATAIN
data_b[5] => ram_block1a109.PORTBDATAIN
data_b[5] => ram_block1a117.PORTBDATAIN
data_b[5] => ram_block1a125.PORTBDATAIN
data_b[5] => ram_block1a133.PORTBDATAIN
data_b[5] => ram_block1a141.PORTBDATAIN
data_b[5] => ram_block1a149.PORTBDATAIN
data_b[5] => ram_block1a157.PORTBDATAIN
data_b[5] => ram_block1a165.PORTBDATAIN
data_b[5] => ram_block1a173.PORTBDATAIN
data_b[5] => ram_block1a181.PORTBDATAIN
data_b[5] => ram_block1a189.PORTBDATAIN
data_b[5] => ram_block1a197.PORTBDATAIN
data_b[5] => ram_block1a205.PORTBDATAIN
data_b[5] => ram_block1a213.PORTBDATAIN
data_b[5] => ram_block1a221.PORTBDATAIN
data_b[5] => ram_block1a229.PORTBDATAIN
data_b[5] => ram_block1a237.PORTBDATAIN
data_b[5] => ram_block1a245.PORTBDATAIN
data_b[5] => ram_block1a253.PORTBDATAIN
data_b[5] => ram_block1a261.PORTBDATAIN
data_b[5] => ram_block1a269.PORTBDATAIN
data_b[5] => ram_block1a277.PORTBDATAIN
data_b[5] => ram_block1a285.PORTBDATAIN
data_b[5] => ram_block1a293.PORTBDATAIN
data_b[5] => ram_block1a301.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[6] => ram_block1a14.PORTBDATAIN
data_b[6] => ram_block1a22.PORTBDATAIN
data_b[6] => ram_block1a30.PORTBDATAIN
data_b[6] => ram_block1a38.PORTBDATAIN
data_b[6] => ram_block1a46.PORTBDATAIN
data_b[6] => ram_block1a54.PORTBDATAIN
data_b[6] => ram_block1a62.PORTBDATAIN
data_b[6] => ram_block1a70.PORTBDATAIN
data_b[6] => ram_block1a78.PORTBDATAIN
data_b[6] => ram_block1a86.PORTBDATAIN
data_b[6] => ram_block1a94.PORTBDATAIN
data_b[6] => ram_block1a102.PORTBDATAIN
data_b[6] => ram_block1a110.PORTBDATAIN
data_b[6] => ram_block1a118.PORTBDATAIN
data_b[6] => ram_block1a126.PORTBDATAIN
data_b[6] => ram_block1a134.PORTBDATAIN
data_b[6] => ram_block1a142.PORTBDATAIN
data_b[6] => ram_block1a150.PORTBDATAIN
data_b[6] => ram_block1a158.PORTBDATAIN
data_b[6] => ram_block1a166.PORTBDATAIN
data_b[6] => ram_block1a174.PORTBDATAIN
data_b[6] => ram_block1a182.PORTBDATAIN
data_b[6] => ram_block1a190.PORTBDATAIN
data_b[6] => ram_block1a198.PORTBDATAIN
data_b[6] => ram_block1a206.PORTBDATAIN
data_b[6] => ram_block1a214.PORTBDATAIN
data_b[6] => ram_block1a222.PORTBDATAIN
data_b[6] => ram_block1a230.PORTBDATAIN
data_b[6] => ram_block1a238.PORTBDATAIN
data_b[6] => ram_block1a246.PORTBDATAIN
data_b[6] => ram_block1a254.PORTBDATAIN
data_b[6] => ram_block1a262.PORTBDATAIN
data_b[6] => ram_block1a270.PORTBDATAIN
data_b[6] => ram_block1a278.PORTBDATAIN
data_b[6] => ram_block1a286.PORTBDATAIN
data_b[6] => ram_block1a294.PORTBDATAIN
data_b[6] => ram_block1a302.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[7] => ram_block1a15.PORTBDATAIN
data_b[7] => ram_block1a23.PORTBDATAIN
data_b[7] => ram_block1a31.PORTBDATAIN
data_b[7] => ram_block1a39.PORTBDATAIN
data_b[7] => ram_block1a47.PORTBDATAIN
data_b[7] => ram_block1a55.PORTBDATAIN
data_b[7] => ram_block1a63.PORTBDATAIN
data_b[7] => ram_block1a71.PORTBDATAIN
data_b[7] => ram_block1a79.PORTBDATAIN
data_b[7] => ram_block1a87.PORTBDATAIN
data_b[7] => ram_block1a95.PORTBDATAIN
data_b[7] => ram_block1a103.PORTBDATAIN
data_b[7] => ram_block1a111.PORTBDATAIN
data_b[7] => ram_block1a119.PORTBDATAIN
data_b[7] => ram_block1a127.PORTBDATAIN
data_b[7] => ram_block1a135.PORTBDATAIN
data_b[7] => ram_block1a143.PORTBDATAIN
data_b[7] => ram_block1a151.PORTBDATAIN
data_b[7] => ram_block1a159.PORTBDATAIN
data_b[7] => ram_block1a167.PORTBDATAIN
data_b[7] => ram_block1a175.PORTBDATAIN
data_b[7] => ram_block1a183.PORTBDATAIN
data_b[7] => ram_block1a191.PORTBDATAIN
data_b[7] => ram_block1a199.PORTBDATAIN
data_b[7] => ram_block1a207.PORTBDATAIN
data_b[7] => ram_block1a215.PORTBDATAIN
data_b[7] => ram_block1a223.PORTBDATAIN
data_b[7] => ram_block1a231.PORTBDATAIN
data_b[7] => ram_block1a239.PORTBDATAIN
data_b[7] => ram_block1a247.PORTBDATAIN
data_b[7] => ram_block1a255.PORTBDATAIN
data_b[7] => ram_block1a263.PORTBDATAIN
data_b[7] => ram_block1a271.PORTBDATAIN
data_b[7] => ram_block1a279.PORTBDATAIN
data_b[7] => ram_block1a287.PORTBDATAIN
data_b[7] => ram_block1a295.PORTBDATAIN
data_b[7] => ram_block1a303.PORTBDATAIN
q_a[0] <= mux_jhb:mux4.result[0]
q_a[1] <= mux_jhb:mux4.result[1]
q_a[2] <= mux_jhb:mux4.result[2]
q_a[3] <= mux_jhb:mux4.result[3]
q_a[4] <= mux_jhb:mux4.result[4]
q_a[5] <= mux_jhb:mux4.result[5]
q_a[6] <= mux_jhb:mux4.result[6]
q_a[7] <= mux_jhb:mux4.result[7]
q_b[0] <= mux_jhb:mux5.result[0]
q_b[1] <= mux_jhb:mux5.result[1]
q_b[2] <= mux_jhb:mux5.result[2]
q_b[3] <= mux_jhb:mux5.result[3]
q_b[4] <= mux_jhb:mux5.result[4]
q_b[5] <= mux_jhb:mux5.result[5]
q_b[6] <= mux_jhb:mux5.result[6]
q_b[7] <= mux_jhb:mux5.result[7]
wren_a => decode_3na:decode2.enable
wren_b => decode_3na:decode3.enable


|ghrd_top|VGA_Buffer:vga_buffer_0|altsyncram:altsyncram_component|altsyncram_6op2:auto_generated|decode_3na:decode2
data[0] => w_anode1021w[1].IN0
data[0] => w_anode1032w[1].IN1
data[0] => w_anode1042w[1].IN0
data[0] => w_anode1052w[1].IN1
data[0] => w_anode1062w[1].IN0
data[0] => w_anode1072w[1].IN1
data[0] => w_anode1082w[1].IN0
data[0] => w_anode1092w[1].IN1
data[0] => w_anode1114w[1].IN0
data[0] => w_anode1125w[1].IN1
data[0] => w_anode1135w[1].IN0
data[0] => w_anode1145w[1].IN1
data[0] => w_anode1155w[1].IN0
data[0] => w_anode1165w[1].IN1
data[0] => w_anode1175w[1].IN0
data[0] => w_anode1185w[1].IN1
data[0] => w_anode1207w[1].IN0
data[0] => w_anode1218w[1].IN1
data[0] => w_anode1228w[1].IN0
data[0] => w_anode1238w[1].IN1
data[0] => w_anode1248w[1].IN0
data[0] => w_anode1258w[1].IN1
data[0] => w_anode1268w[1].IN0
data[0] => w_anode1278w[1].IN1
data[0] => w_anode1300w[1].IN0
data[0] => w_anode1311w[1].IN1
data[0] => w_anode1321w[1].IN0
data[0] => w_anode1331w[1].IN1
data[0] => w_anode1341w[1].IN0
data[0] => w_anode1351w[1].IN1
data[0] => w_anode1361w[1].IN0
data[0] => w_anode1371w[1].IN1
data[0] => w_anode642w[1].IN0
data[0] => w_anode659w[1].IN1
data[0] => w_anode669w[1].IN0
data[0] => w_anode679w[1].IN1
data[0] => w_anode689w[1].IN0
data[0] => w_anode699w[1].IN1
data[0] => w_anode709w[1].IN0
data[0] => w_anode719w[1].IN1
data[0] => w_anode742w[1].IN0
data[0] => w_anode753w[1].IN1
data[0] => w_anode763w[1].IN0
data[0] => w_anode773w[1].IN1
data[0] => w_anode783w[1].IN0
data[0] => w_anode793w[1].IN1
data[0] => w_anode803w[1].IN0
data[0] => w_anode813w[1].IN1
data[0] => w_anode835w[1].IN0
data[0] => w_anode846w[1].IN1
data[0] => w_anode856w[1].IN0
data[0] => w_anode866w[1].IN1
data[0] => w_anode876w[1].IN0
data[0] => w_anode886w[1].IN1
data[0] => w_anode896w[1].IN0
data[0] => w_anode906w[1].IN1
data[0] => w_anode928w[1].IN0
data[0] => w_anode939w[1].IN1
data[0] => w_anode949w[1].IN0
data[0] => w_anode959w[1].IN1
data[0] => w_anode969w[1].IN0
data[0] => w_anode979w[1].IN1
data[0] => w_anode989w[1].IN0
data[0] => w_anode999w[1].IN1
data[1] => w_anode1021w[2].IN0
data[1] => w_anode1032w[2].IN0
data[1] => w_anode1042w[2].IN1
data[1] => w_anode1052w[2].IN1
data[1] => w_anode1062w[2].IN0
data[1] => w_anode1072w[2].IN0
data[1] => w_anode1082w[2].IN1
data[1] => w_anode1092w[2].IN1
data[1] => w_anode1114w[2].IN0
data[1] => w_anode1125w[2].IN0
data[1] => w_anode1135w[2].IN1
data[1] => w_anode1145w[2].IN1
data[1] => w_anode1155w[2].IN0
data[1] => w_anode1165w[2].IN0
data[1] => w_anode1175w[2].IN1
data[1] => w_anode1185w[2].IN1
data[1] => w_anode1207w[2].IN0
data[1] => w_anode1218w[2].IN0
data[1] => w_anode1228w[2].IN1
data[1] => w_anode1238w[2].IN1
data[1] => w_anode1248w[2].IN0
data[1] => w_anode1258w[2].IN0
data[1] => w_anode1268w[2].IN1
data[1] => w_anode1278w[2].IN1
data[1] => w_anode1300w[2].IN0
data[1] => w_anode1311w[2].IN0
data[1] => w_anode1321w[2].IN1
data[1] => w_anode1331w[2].IN1
data[1] => w_anode1341w[2].IN0
data[1] => w_anode1351w[2].IN0
data[1] => w_anode1361w[2].IN1
data[1] => w_anode1371w[2].IN1
data[1] => w_anode642w[2].IN0
data[1] => w_anode659w[2].IN0
data[1] => w_anode669w[2].IN1
data[1] => w_anode679w[2].IN1
data[1] => w_anode689w[2].IN0
data[1] => w_anode699w[2].IN0
data[1] => w_anode709w[2].IN1
data[1] => w_anode719w[2].IN1
data[1] => w_anode742w[2].IN0
data[1] => w_anode753w[2].IN0
data[1] => w_anode763w[2].IN1
data[1] => w_anode773w[2].IN1
data[1] => w_anode783w[2].IN0
data[1] => w_anode793w[2].IN0
data[1] => w_anode803w[2].IN1
data[1] => w_anode813w[2].IN1
data[1] => w_anode835w[2].IN0
data[1] => w_anode846w[2].IN0
data[1] => w_anode856w[2].IN1
data[1] => w_anode866w[2].IN1
data[1] => w_anode876w[2].IN0
data[1] => w_anode886w[2].IN0
data[1] => w_anode896w[2].IN1
data[1] => w_anode906w[2].IN1
data[1] => w_anode928w[2].IN0
data[1] => w_anode939w[2].IN0
data[1] => w_anode949w[2].IN1
data[1] => w_anode959w[2].IN1
data[1] => w_anode969w[2].IN0
data[1] => w_anode979w[2].IN0
data[1] => w_anode989w[2].IN1
data[1] => w_anode999w[2].IN1
data[2] => w_anode1021w[3].IN0
data[2] => w_anode1032w[3].IN0
data[2] => w_anode1042w[3].IN0
data[2] => w_anode1052w[3].IN0
data[2] => w_anode1062w[3].IN1
data[2] => w_anode1072w[3].IN1
data[2] => w_anode1082w[3].IN1
data[2] => w_anode1092w[3].IN1
data[2] => w_anode1114w[3].IN0
data[2] => w_anode1125w[3].IN0
data[2] => w_anode1135w[3].IN0
data[2] => w_anode1145w[3].IN0
data[2] => w_anode1155w[3].IN1
data[2] => w_anode1165w[3].IN1
data[2] => w_anode1175w[3].IN1
data[2] => w_anode1185w[3].IN1
data[2] => w_anode1207w[3].IN0
data[2] => w_anode1218w[3].IN0
data[2] => w_anode1228w[3].IN0
data[2] => w_anode1238w[3].IN0
data[2] => w_anode1248w[3].IN1
data[2] => w_anode1258w[3].IN1
data[2] => w_anode1268w[3].IN1
data[2] => w_anode1278w[3].IN1
data[2] => w_anode1300w[3].IN0
data[2] => w_anode1311w[3].IN0
data[2] => w_anode1321w[3].IN0
data[2] => w_anode1331w[3].IN0
data[2] => w_anode1341w[3].IN1
data[2] => w_anode1351w[3].IN1
data[2] => w_anode1361w[3].IN1
data[2] => w_anode1371w[3].IN1
data[2] => w_anode642w[3].IN0
data[2] => w_anode659w[3].IN0
data[2] => w_anode669w[3].IN0
data[2] => w_anode679w[3].IN0
data[2] => w_anode689w[3].IN1
data[2] => w_anode699w[3].IN1
data[2] => w_anode709w[3].IN1
data[2] => w_anode719w[3].IN1
data[2] => w_anode742w[3].IN0
data[2] => w_anode753w[3].IN0
data[2] => w_anode763w[3].IN0
data[2] => w_anode773w[3].IN0
data[2] => w_anode783w[3].IN1
data[2] => w_anode793w[3].IN1
data[2] => w_anode803w[3].IN1
data[2] => w_anode813w[3].IN1
data[2] => w_anode835w[3].IN0
data[2] => w_anode846w[3].IN0
data[2] => w_anode856w[3].IN0
data[2] => w_anode866w[3].IN0
data[2] => w_anode876w[3].IN1
data[2] => w_anode886w[3].IN1
data[2] => w_anode896w[3].IN1
data[2] => w_anode906w[3].IN1
data[2] => w_anode928w[3].IN0
data[2] => w_anode939w[3].IN0
data[2] => w_anode949w[3].IN0
data[2] => w_anode959w[3].IN0
data[2] => w_anode969w[3].IN1
data[2] => w_anode979w[3].IN1
data[2] => w_anode989w[3].IN1
data[2] => w_anode999w[3].IN1
data[3] => w_anode1010w[1].IN0
data[3] => w_anode1103w[1].IN1
data[3] => w_anode1196w[1].IN0
data[3] => w_anode1289w[1].IN1
data[3] => w_anode625w[1].IN0
data[3] => w_anode731w[1].IN1
data[3] => w_anode824w[1].IN0
data[3] => w_anode917w[1].IN1
data[4] => w_anode1010w[2].IN0
data[4] => w_anode1103w[2].IN0
data[4] => w_anode1196w[2].IN1
data[4] => w_anode1289w[2].IN1
data[4] => w_anode625w[2].IN0
data[4] => w_anode731w[2].IN0
data[4] => w_anode824w[2].IN1
data[4] => w_anode917w[2].IN1
data[5] => w_anode1010w[3].IN1
data[5] => w_anode1103w[3].IN1
data[5] => w_anode1196w[3].IN1
data[5] => w_anode1289w[3].IN1
data[5] => w_anode625w[3].IN0
data[5] => w_anode731w[3].IN0
data[5] => w_anode824w[3].IN0
data[5] => w_anode917w[3].IN0
enable => w_anode1010w[1].IN0
enable => w_anode1103w[1].IN0
enable => w_anode1196w[1].IN0
enable => w_anode1289w[1].IN0
enable => w_anode625w[1].IN0
enable => w_anode731w[1].IN0
enable => w_anode824w[1].IN0
enable => w_anode917w[1].IN0
eq[0] <= w_anode642w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode659w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode669w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode679w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode689w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode699w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode709w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode719w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode742w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode753w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode763w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode773w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode783w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode793w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode803w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode813w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode835w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode846w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode856w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode866w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode876w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode886w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode896w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode906w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode928w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode939w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode949w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode959w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode969w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode979w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode989w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode999w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode1021w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode1032w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode1042w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[35] <= w_anode1052w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[36] <= w_anode1062w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[37] <= w_anode1072w[3].DB_MAX_OUTPUT_PORT_TYPE


|ghrd_top|VGA_Buffer:vga_buffer_0|altsyncram:altsyncram_component|altsyncram_6op2:auto_generated|decode_3na:decode3
data[0] => w_anode1021w[1].IN0
data[0] => w_anode1032w[1].IN1
data[0] => w_anode1042w[1].IN0
data[0] => w_anode1052w[1].IN1
data[0] => w_anode1062w[1].IN0
data[0] => w_anode1072w[1].IN1
data[0] => w_anode1082w[1].IN0
data[0] => w_anode1092w[1].IN1
data[0] => w_anode1114w[1].IN0
data[0] => w_anode1125w[1].IN1
data[0] => w_anode1135w[1].IN0
data[0] => w_anode1145w[1].IN1
data[0] => w_anode1155w[1].IN0
data[0] => w_anode1165w[1].IN1
data[0] => w_anode1175w[1].IN0
data[0] => w_anode1185w[1].IN1
data[0] => w_anode1207w[1].IN0
data[0] => w_anode1218w[1].IN1
data[0] => w_anode1228w[1].IN0
data[0] => w_anode1238w[1].IN1
data[0] => w_anode1248w[1].IN0
data[0] => w_anode1258w[1].IN1
data[0] => w_anode1268w[1].IN0
data[0] => w_anode1278w[1].IN1
data[0] => w_anode1300w[1].IN0
data[0] => w_anode1311w[1].IN1
data[0] => w_anode1321w[1].IN0
data[0] => w_anode1331w[1].IN1
data[0] => w_anode1341w[1].IN0
data[0] => w_anode1351w[1].IN1
data[0] => w_anode1361w[1].IN0
data[0] => w_anode1371w[1].IN1
data[0] => w_anode642w[1].IN0
data[0] => w_anode659w[1].IN1
data[0] => w_anode669w[1].IN0
data[0] => w_anode679w[1].IN1
data[0] => w_anode689w[1].IN0
data[0] => w_anode699w[1].IN1
data[0] => w_anode709w[1].IN0
data[0] => w_anode719w[1].IN1
data[0] => w_anode742w[1].IN0
data[0] => w_anode753w[1].IN1
data[0] => w_anode763w[1].IN0
data[0] => w_anode773w[1].IN1
data[0] => w_anode783w[1].IN0
data[0] => w_anode793w[1].IN1
data[0] => w_anode803w[1].IN0
data[0] => w_anode813w[1].IN1
data[0] => w_anode835w[1].IN0
data[0] => w_anode846w[1].IN1
data[0] => w_anode856w[1].IN0
data[0] => w_anode866w[1].IN1
data[0] => w_anode876w[1].IN0
data[0] => w_anode886w[1].IN1
data[0] => w_anode896w[1].IN0
data[0] => w_anode906w[1].IN1
data[0] => w_anode928w[1].IN0
data[0] => w_anode939w[1].IN1
data[0] => w_anode949w[1].IN0
data[0] => w_anode959w[1].IN1
data[0] => w_anode969w[1].IN0
data[0] => w_anode979w[1].IN1
data[0] => w_anode989w[1].IN0
data[0] => w_anode999w[1].IN1
data[1] => w_anode1021w[2].IN0
data[1] => w_anode1032w[2].IN0
data[1] => w_anode1042w[2].IN1
data[1] => w_anode1052w[2].IN1
data[1] => w_anode1062w[2].IN0
data[1] => w_anode1072w[2].IN0
data[1] => w_anode1082w[2].IN1
data[1] => w_anode1092w[2].IN1
data[1] => w_anode1114w[2].IN0
data[1] => w_anode1125w[2].IN0
data[1] => w_anode1135w[2].IN1
data[1] => w_anode1145w[2].IN1
data[1] => w_anode1155w[2].IN0
data[1] => w_anode1165w[2].IN0
data[1] => w_anode1175w[2].IN1
data[1] => w_anode1185w[2].IN1
data[1] => w_anode1207w[2].IN0
data[1] => w_anode1218w[2].IN0
data[1] => w_anode1228w[2].IN1
data[1] => w_anode1238w[2].IN1
data[1] => w_anode1248w[2].IN0
data[1] => w_anode1258w[2].IN0
data[1] => w_anode1268w[2].IN1
data[1] => w_anode1278w[2].IN1
data[1] => w_anode1300w[2].IN0
data[1] => w_anode1311w[2].IN0
data[1] => w_anode1321w[2].IN1
data[1] => w_anode1331w[2].IN1
data[1] => w_anode1341w[2].IN0
data[1] => w_anode1351w[2].IN0
data[1] => w_anode1361w[2].IN1
data[1] => w_anode1371w[2].IN1
data[1] => w_anode642w[2].IN0
data[1] => w_anode659w[2].IN0
data[1] => w_anode669w[2].IN1
data[1] => w_anode679w[2].IN1
data[1] => w_anode689w[2].IN0
data[1] => w_anode699w[2].IN0
data[1] => w_anode709w[2].IN1
data[1] => w_anode719w[2].IN1
data[1] => w_anode742w[2].IN0
data[1] => w_anode753w[2].IN0
data[1] => w_anode763w[2].IN1
data[1] => w_anode773w[2].IN1
data[1] => w_anode783w[2].IN0
data[1] => w_anode793w[2].IN0
data[1] => w_anode803w[2].IN1
data[1] => w_anode813w[2].IN1
data[1] => w_anode835w[2].IN0
data[1] => w_anode846w[2].IN0
data[1] => w_anode856w[2].IN1
data[1] => w_anode866w[2].IN1
data[1] => w_anode876w[2].IN0
data[1] => w_anode886w[2].IN0
data[1] => w_anode896w[2].IN1
data[1] => w_anode906w[2].IN1
data[1] => w_anode928w[2].IN0
data[1] => w_anode939w[2].IN0
data[1] => w_anode949w[2].IN1
data[1] => w_anode959w[2].IN1
data[1] => w_anode969w[2].IN0
data[1] => w_anode979w[2].IN0
data[1] => w_anode989w[2].IN1
data[1] => w_anode999w[2].IN1
data[2] => w_anode1021w[3].IN0
data[2] => w_anode1032w[3].IN0
data[2] => w_anode1042w[3].IN0
data[2] => w_anode1052w[3].IN0
data[2] => w_anode1062w[3].IN1
data[2] => w_anode1072w[3].IN1
data[2] => w_anode1082w[3].IN1
data[2] => w_anode1092w[3].IN1
data[2] => w_anode1114w[3].IN0
data[2] => w_anode1125w[3].IN0
data[2] => w_anode1135w[3].IN0
data[2] => w_anode1145w[3].IN0
data[2] => w_anode1155w[3].IN1
data[2] => w_anode1165w[3].IN1
data[2] => w_anode1175w[3].IN1
data[2] => w_anode1185w[3].IN1
data[2] => w_anode1207w[3].IN0
data[2] => w_anode1218w[3].IN0
data[2] => w_anode1228w[3].IN0
data[2] => w_anode1238w[3].IN0
data[2] => w_anode1248w[3].IN1
data[2] => w_anode1258w[3].IN1
data[2] => w_anode1268w[3].IN1
data[2] => w_anode1278w[3].IN1
data[2] => w_anode1300w[3].IN0
data[2] => w_anode1311w[3].IN0
data[2] => w_anode1321w[3].IN0
data[2] => w_anode1331w[3].IN0
data[2] => w_anode1341w[3].IN1
data[2] => w_anode1351w[3].IN1
data[2] => w_anode1361w[3].IN1
data[2] => w_anode1371w[3].IN1
data[2] => w_anode642w[3].IN0
data[2] => w_anode659w[3].IN0
data[2] => w_anode669w[3].IN0
data[2] => w_anode679w[3].IN0
data[2] => w_anode689w[3].IN1
data[2] => w_anode699w[3].IN1
data[2] => w_anode709w[3].IN1
data[2] => w_anode719w[3].IN1
data[2] => w_anode742w[3].IN0
data[2] => w_anode753w[3].IN0
data[2] => w_anode763w[3].IN0
data[2] => w_anode773w[3].IN0
data[2] => w_anode783w[3].IN1
data[2] => w_anode793w[3].IN1
data[2] => w_anode803w[3].IN1
data[2] => w_anode813w[3].IN1
data[2] => w_anode835w[3].IN0
data[2] => w_anode846w[3].IN0
data[2] => w_anode856w[3].IN0
data[2] => w_anode866w[3].IN0
data[2] => w_anode876w[3].IN1
data[2] => w_anode886w[3].IN1
data[2] => w_anode896w[3].IN1
data[2] => w_anode906w[3].IN1
data[2] => w_anode928w[3].IN0
data[2] => w_anode939w[3].IN0
data[2] => w_anode949w[3].IN0
data[2] => w_anode959w[3].IN0
data[2] => w_anode969w[3].IN1
data[2] => w_anode979w[3].IN1
data[2] => w_anode989w[3].IN1
data[2] => w_anode999w[3].IN1
data[3] => w_anode1010w[1].IN0
data[3] => w_anode1103w[1].IN1
data[3] => w_anode1196w[1].IN0
data[3] => w_anode1289w[1].IN1
data[3] => w_anode625w[1].IN0
data[3] => w_anode731w[1].IN1
data[3] => w_anode824w[1].IN0
data[3] => w_anode917w[1].IN1
data[4] => w_anode1010w[2].IN0
data[4] => w_anode1103w[2].IN0
data[4] => w_anode1196w[2].IN1
data[4] => w_anode1289w[2].IN1
data[4] => w_anode625w[2].IN0
data[4] => w_anode731w[2].IN0
data[4] => w_anode824w[2].IN1
data[4] => w_anode917w[2].IN1
data[5] => w_anode1010w[3].IN1
data[5] => w_anode1103w[3].IN1
data[5] => w_anode1196w[3].IN1
data[5] => w_anode1289w[3].IN1
data[5] => w_anode625w[3].IN0
data[5] => w_anode731w[3].IN0
data[5] => w_anode824w[3].IN0
data[5] => w_anode917w[3].IN0
enable => w_anode1010w[1].IN0
enable => w_anode1103w[1].IN0
enable => w_anode1196w[1].IN0
enable => w_anode1289w[1].IN0
enable => w_anode625w[1].IN0
enable => w_anode731w[1].IN0
enable => w_anode824w[1].IN0
enable => w_anode917w[1].IN0
eq[0] <= w_anode642w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode659w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode669w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode679w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode689w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode699w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode709w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode719w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode742w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode753w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode763w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode773w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode783w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode793w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode803w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode813w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode835w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode846w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode856w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode866w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode876w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode886w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode896w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode906w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode928w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode939w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode949w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode959w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode969w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode979w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode989w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode999w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode1021w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode1032w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode1042w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[35] <= w_anode1052w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[36] <= w_anode1062w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[37] <= w_anode1072w[3].DB_MAX_OUTPUT_PORT_TYPE


|ghrd_top|VGA_Buffer:vga_buffer_0|altsyncram:altsyncram_component|altsyncram_6op2:auto_generated|mux_jhb:mux4
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
data[32] => l1_w0_n2_mux_dataout.IN1
data[33] => l1_w1_n2_mux_dataout.IN1
data[34] => l1_w2_n2_mux_dataout.IN1
data[35] => l1_w3_n2_mux_dataout.IN1
data[36] => l1_w4_n2_mux_dataout.IN1
data[37] => l1_w5_n2_mux_dataout.IN1
data[38] => l1_w6_n2_mux_dataout.IN1
data[39] => l1_w7_n2_mux_dataout.IN1
data[40] => l1_w0_n2_mux_dataout.IN1
data[41] => l1_w1_n2_mux_dataout.IN1
data[42] => l1_w2_n2_mux_dataout.IN1
data[43] => l1_w3_n2_mux_dataout.IN1
data[44] => l1_w4_n2_mux_dataout.IN1
data[45] => l1_w5_n2_mux_dataout.IN1
data[46] => l1_w6_n2_mux_dataout.IN1
data[47] => l1_w7_n2_mux_dataout.IN1
data[48] => l1_w0_n3_mux_dataout.IN1
data[49] => l1_w1_n3_mux_dataout.IN1
data[50] => l1_w2_n3_mux_dataout.IN1
data[51] => l1_w3_n3_mux_dataout.IN1
data[52] => l1_w4_n3_mux_dataout.IN1
data[53] => l1_w5_n3_mux_dataout.IN1
data[54] => l1_w6_n3_mux_dataout.IN1
data[55] => l1_w7_n3_mux_dataout.IN1
data[56] => l1_w0_n3_mux_dataout.IN1
data[57] => l1_w1_n3_mux_dataout.IN1
data[58] => l1_w2_n3_mux_dataout.IN1
data[59] => l1_w3_n3_mux_dataout.IN1
data[60] => l1_w4_n3_mux_dataout.IN1
data[61] => l1_w5_n3_mux_dataout.IN1
data[62] => l1_w6_n3_mux_dataout.IN1
data[63] => l1_w7_n3_mux_dataout.IN1
data[64] => l1_w0_n4_mux_dataout.IN1
data[65] => l1_w1_n4_mux_dataout.IN1
data[66] => l1_w2_n4_mux_dataout.IN1
data[67] => l1_w3_n4_mux_dataout.IN1
data[68] => l1_w4_n4_mux_dataout.IN1
data[69] => l1_w5_n4_mux_dataout.IN1
data[70] => l1_w6_n4_mux_dataout.IN1
data[71] => l1_w7_n4_mux_dataout.IN1
data[72] => l1_w0_n4_mux_dataout.IN1
data[73] => l1_w1_n4_mux_dataout.IN1
data[74] => l1_w2_n4_mux_dataout.IN1
data[75] => l1_w3_n4_mux_dataout.IN1
data[76] => l1_w4_n4_mux_dataout.IN1
data[77] => l1_w5_n4_mux_dataout.IN1
data[78] => l1_w6_n4_mux_dataout.IN1
data[79] => l1_w7_n4_mux_dataout.IN1
data[80] => l1_w0_n5_mux_dataout.IN1
data[81] => l1_w1_n5_mux_dataout.IN1
data[82] => l1_w2_n5_mux_dataout.IN1
data[83] => l1_w3_n5_mux_dataout.IN1
data[84] => l1_w4_n5_mux_dataout.IN1
data[85] => l1_w5_n5_mux_dataout.IN1
data[86] => l1_w6_n5_mux_dataout.IN1
data[87] => l1_w7_n5_mux_dataout.IN1
data[88] => l1_w0_n5_mux_dataout.IN1
data[89] => l1_w1_n5_mux_dataout.IN1
data[90] => l1_w2_n5_mux_dataout.IN1
data[91] => l1_w3_n5_mux_dataout.IN1
data[92] => l1_w4_n5_mux_dataout.IN1
data[93] => l1_w5_n5_mux_dataout.IN1
data[94] => l1_w6_n5_mux_dataout.IN1
data[95] => l1_w7_n5_mux_dataout.IN1
data[96] => l1_w0_n6_mux_dataout.IN1
data[97] => l1_w1_n6_mux_dataout.IN1
data[98] => l1_w2_n6_mux_dataout.IN1
data[99] => l1_w3_n6_mux_dataout.IN1
data[100] => l1_w4_n6_mux_dataout.IN1
data[101] => l1_w5_n6_mux_dataout.IN1
data[102] => l1_w6_n6_mux_dataout.IN1
data[103] => l1_w7_n6_mux_dataout.IN1
data[104] => l1_w0_n6_mux_dataout.IN1
data[105] => l1_w1_n6_mux_dataout.IN1
data[106] => l1_w2_n6_mux_dataout.IN1
data[107] => l1_w3_n6_mux_dataout.IN1
data[108] => l1_w4_n6_mux_dataout.IN1
data[109] => l1_w5_n6_mux_dataout.IN1
data[110] => l1_w6_n6_mux_dataout.IN1
data[111] => l1_w7_n6_mux_dataout.IN1
data[112] => l1_w0_n7_mux_dataout.IN1
data[113] => l1_w1_n7_mux_dataout.IN1
data[114] => l1_w2_n7_mux_dataout.IN1
data[115] => l1_w3_n7_mux_dataout.IN1
data[116] => l1_w4_n7_mux_dataout.IN1
data[117] => l1_w5_n7_mux_dataout.IN1
data[118] => l1_w6_n7_mux_dataout.IN1
data[119] => l1_w7_n7_mux_dataout.IN1
data[120] => l1_w0_n7_mux_dataout.IN1
data[121] => l1_w1_n7_mux_dataout.IN1
data[122] => l1_w2_n7_mux_dataout.IN1
data[123] => l1_w3_n7_mux_dataout.IN1
data[124] => l1_w4_n7_mux_dataout.IN1
data[125] => l1_w5_n7_mux_dataout.IN1
data[126] => l1_w6_n7_mux_dataout.IN1
data[127] => l1_w7_n7_mux_dataout.IN1
data[128] => l1_w0_n8_mux_dataout.IN1
data[129] => l1_w1_n8_mux_dataout.IN1
data[130] => l1_w2_n8_mux_dataout.IN1
data[131] => l1_w3_n8_mux_dataout.IN1
data[132] => l1_w4_n8_mux_dataout.IN1
data[133] => l1_w5_n8_mux_dataout.IN1
data[134] => l1_w6_n8_mux_dataout.IN1
data[135] => l1_w7_n8_mux_dataout.IN1
data[136] => l1_w0_n8_mux_dataout.IN1
data[137] => l1_w1_n8_mux_dataout.IN1
data[138] => l1_w2_n8_mux_dataout.IN1
data[139] => l1_w3_n8_mux_dataout.IN1
data[140] => l1_w4_n8_mux_dataout.IN1
data[141] => l1_w5_n8_mux_dataout.IN1
data[142] => l1_w6_n8_mux_dataout.IN1
data[143] => l1_w7_n8_mux_dataout.IN1
data[144] => l1_w0_n9_mux_dataout.IN1
data[145] => l1_w1_n9_mux_dataout.IN1
data[146] => l1_w2_n9_mux_dataout.IN1
data[147] => l1_w3_n9_mux_dataout.IN1
data[148] => l1_w4_n9_mux_dataout.IN1
data[149] => l1_w5_n9_mux_dataout.IN1
data[150] => l1_w6_n9_mux_dataout.IN1
data[151] => l1_w7_n9_mux_dataout.IN1
data[152] => l1_w0_n9_mux_dataout.IN1
data[153] => l1_w1_n9_mux_dataout.IN1
data[154] => l1_w2_n9_mux_dataout.IN1
data[155] => l1_w3_n9_mux_dataout.IN1
data[156] => l1_w4_n9_mux_dataout.IN1
data[157] => l1_w5_n9_mux_dataout.IN1
data[158] => l1_w6_n9_mux_dataout.IN1
data[159] => l1_w7_n9_mux_dataout.IN1
data[160] => l1_w0_n10_mux_dataout.IN1
data[161] => l1_w1_n10_mux_dataout.IN1
data[162] => l1_w2_n10_mux_dataout.IN1
data[163] => l1_w3_n10_mux_dataout.IN1
data[164] => l1_w4_n10_mux_dataout.IN1
data[165] => l1_w5_n10_mux_dataout.IN1
data[166] => l1_w6_n10_mux_dataout.IN1
data[167] => l1_w7_n10_mux_dataout.IN1
data[168] => l1_w0_n10_mux_dataout.IN1
data[169] => l1_w1_n10_mux_dataout.IN1
data[170] => l1_w2_n10_mux_dataout.IN1
data[171] => l1_w3_n10_mux_dataout.IN1
data[172] => l1_w4_n10_mux_dataout.IN1
data[173] => l1_w5_n10_mux_dataout.IN1
data[174] => l1_w6_n10_mux_dataout.IN1
data[175] => l1_w7_n10_mux_dataout.IN1
data[176] => l1_w0_n11_mux_dataout.IN1
data[177] => l1_w1_n11_mux_dataout.IN1
data[178] => l1_w2_n11_mux_dataout.IN1
data[179] => l1_w3_n11_mux_dataout.IN1
data[180] => l1_w4_n11_mux_dataout.IN1
data[181] => l1_w5_n11_mux_dataout.IN1
data[182] => l1_w6_n11_mux_dataout.IN1
data[183] => l1_w7_n11_mux_dataout.IN1
data[184] => l1_w0_n11_mux_dataout.IN1
data[185] => l1_w1_n11_mux_dataout.IN1
data[186] => l1_w2_n11_mux_dataout.IN1
data[187] => l1_w3_n11_mux_dataout.IN1
data[188] => l1_w4_n11_mux_dataout.IN1
data[189] => l1_w5_n11_mux_dataout.IN1
data[190] => l1_w6_n11_mux_dataout.IN1
data[191] => l1_w7_n11_mux_dataout.IN1
data[192] => l1_w0_n12_mux_dataout.IN1
data[193] => l1_w1_n12_mux_dataout.IN1
data[194] => l1_w2_n12_mux_dataout.IN1
data[195] => l1_w3_n12_mux_dataout.IN1
data[196] => l1_w4_n12_mux_dataout.IN1
data[197] => l1_w5_n12_mux_dataout.IN1
data[198] => l1_w6_n12_mux_dataout.IN1
data[199] => l1_w7_n12_mux_dataout.IN1
data[200] => l1_w0_n12_mux_dataout.IN1
data[201] => l1_w1_n12_mux_dataout.IN1
data[202] => l1_w2_n12_mux_dataout.IN1
data[203] => l1_w3_n12_mux_dataout.IN1
data[204] => l1_w4_n12_mux_dataout.IN1
data[205] => l1_w5_n12_mux_dataout.IN1
data[206] => l1_w6_n12_mux_dataout.IN1
data[207] => l1_w7_n12_mux_dataout.IN1
data[208] => l1_w0_n13_mux_dataout.IN1
data[209] => l1_w1_n13_mux_dataout.IN1
data[210] => l1_w2_n13_mux_dataout.IN1
data[211] => l1_w3_n13_mux_dataout.IN1
data[212] => l1_w4_n13_mux_dataout.IN1
data[213] => l1_w5_n13_mux_dataout.IN1
data[214] => l1_w6_n13_mux_dataout.IN1
data[215] => l1_w7_n13_mux_dataout.IN1
data[216] => l1_w0_n13_mux_dataout.IN1
data[217] => l1_w1_n13_mux_dataout.IN1
data[218] => l1_w2_n13_mux_dataout.IN1
data[219] => l1_w3_n13_mux_dataout.IN1
data[220] => l1_w4_n13_mux_dataout.IN1
data[221] => l1_w5_n13_mux_dataout.IN1
data[222] => l1_w6_n13_mux_dataout.IN1
data[223] => l1_w7_n13_mux_dataout.IN1
data[224] => l1_w0_n14_mux_dataout.IN1
data[225] => l1_w1_n14_mux_dataout.IN1
data[226] => l1_w2_n14_mux_dataout.IN1
data[227] => l1_w3_n14_mux_dataout.IN1
data[228] => l1_w4_n14_mux_dataout.IN1
data[229] => l1_w5_n14_mux_dataout.IN1
data[230] => l1_w6_n14_mux_dataout.IN1
data[231] => l1_w7_n14_mux_dataout.IN1
data[232] => l1_w0_n14_mux_dataout.IN1
data[233] => l1_w1_n14_mux_dataout.IN1
data[234] => l1_w2_n14_mux_dataout.IN1
data[235] => l1_w3_n14_mux_dataout.IN1
data[236] => l1_w4_n14_mux_dataout.IN1
data[237] => l1_w5_n14_mux_dataout.IN1
data[238] => l1_w6_n14_mux_dataout.IN1
data[239] => l1_w7_n14_mux_dataout.IN1
data[240] => l1_w0_n15_mux_dataout.IN1
data[241] => l1_w1_n15_mux_dataout.IN1
data[242] => l1_w2_n15_mux_dataout.IN1
data[243] => l1_w3_n15_mux_dataout.IN1
data[244] => l1_w4_n15_mux_dataout.IN1
data[245] => l1_w5_n15_mux_dataout.IN1
data[246] => l1_w6_n15_mux_dataout.IN1
data[247] => l1_w7_n15_mux_dataout.IN1
data[248] => l1_w0_n15_mux_dataout.IN1
data[249] => l1_w1_n15_mux_dataout.IN1
data[250] => l1_w2_n15_mux_dataout.IN1
data[251] => l1_w3_n15_mux_dataout.IN1
data[252] => l1_w4_n15_mux_dataout.IN1
data[253] => l1_w5_n15_mux_dataout.IN1
data[254] => l1_w6_n15_mux_dataout.IN1
data[255] => l1_w7_n15_mux_dataout.IN1
data[256] => l1_w0_n16_mux_dataout.IN1
data[257] => l1_w1_n16_mux_dataout.IN1
data[258] => l1_w2_n16_mux_dataout.IN1
data[259] => l1_w3_n16_mux_dataout.IN1
data[260] => l1_w4_n16_mux_dataout.IN1
data[261] => l1_w5_n16_mux_dataout.IN1
data[262] => l1_w6_n16_mux_dataout.IN1
data[263] => l1_w7_n16_mux_dataout.IN1
data[264] => l1_w0_n16_mux_dataout.IN1
data[265] => l1_w1_n16_mux_dataout.IN1
data[266] => l1_w2_n16_mux_dataout.IN1
data[267] => l1_w3_n16_mux_dataout.IN1
data[268] => l1_w4_n16_mux_dataout.IN1
data[269] => l1_w5_n16_mux_dataout.IN1
data[270] => l1_w6_n16_mux_dataout.IN1
data[271] => l1_w7_n16_mux_dataout.IN1
data[272] => l1_w0_n17_mux_dataout.IN1
data[273] => l1_w1_n17_mux_dataout.IN1
data[274] => l1_w2_n17_mux_dataout.IN1
data[275] => l1_w3_n17_mux_dataout.IN1
data[276] => l1_w4_n17_mux_dataout.IN1
data[277] => l1_w5_n17_mux_dataout.IN1
data[278] => l1_w6_n17_mux_dataout.IN1
data[279] => l1_w7_n17_mux_dataout.IN1
data[280] => l1_w0_n17_mux_dataout.IN1
data[281] => l1_w1_n17_mux_dataout.IN1
data[282] => l1_w2_n17_mux_dataout.IN1
data[283] => l1_w3_n17_mux_dataout.IN1
data[284] => l1_w4_n17_mux_dataout.IN1
data[285] => l1_w5_n17_mux_dataout.IN1
data[286] => l1_w6_n17_mux_dataout.IN1
data[287] => l1_w7_n17_mux_dataout.IN1
data[288] => l1_w0_n18_mux_dataout.IN1
data[289] => l1_w1_n18_mux_dataout.IN1
data[290] => l1_w2_n18_mux_dataout.IN1
data[291] => l1_w3_n18_mux_dataout.IN1
data[292] => l1_w4_n18_mux_dataout.IN1
data[293] => l1_w5_n18_mux_dataout.IN1
data[294] => l1_w6_n18_mux_dataout.IN1
data[295] => l1_w7_n18_mux_dataout.IN1
data[296] => l1_w0_n18_mux_dataout.IN1
data[297] => l1_w1_n18_mux_dataout.IN1
data[298] => l1_w2_n18_mux_dataout.IN1
data[299] => l1_w3_n18_mux_dataout.IN1
data[300] => l1_w4_n18_mux_dataout.IN1
data[301] => l1_w5_n18_mux_dataout.IN1
data[302] => l1_w6_n18_mux_dataout.IN1
data[303] => l1_w7_n18_mux_dataout.IN1
result[0] <= l6_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l6_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l6_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l6_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l6_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l6_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l6_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l6_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n10_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n11_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n12_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n13_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n14_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n15_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n16_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n17_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n18_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n19_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n20_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n21_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n22_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n23_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n24_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n25_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n26_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n27_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n28_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n29_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n30_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n31_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n8_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n9_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n10_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n11_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n12_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n13_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n14_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n15_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n16_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n17_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n18_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n19_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n20_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n21_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n22_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n23_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n24_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n25_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n26_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n27_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n28_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n29_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n30_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n31_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n8_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n9_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n10_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n11_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n12_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n13_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n14_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n15_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n16_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n17_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n18_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n19_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n20_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n21_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n22_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n23_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n24_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n25_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n26_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n27_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n28_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n29_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n30_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n31_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n8_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n9_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n10_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n11_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n12_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n13_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n14_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n15_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n16_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n17_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n18_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n19_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n20_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n21_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n22_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n23_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n24_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n25_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n26_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n27_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n28_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n29_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n30_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n31_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n8_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n9_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n10_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n11_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n12_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n13_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n14_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n15_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n16_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n17_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n18_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n19_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n20_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n21_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n22_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n23_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n24_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n25_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n26_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n27_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n28_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n29_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n30_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n31_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n8_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n9_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n10_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n11_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n12_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n13_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n14_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n15_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n16_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n17_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n18_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n19_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n20_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n21_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n22_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n23_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n24_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n25_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n26_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n27_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n28_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n29_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n30_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n31_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n8_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n9_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n10_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n11_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n12_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n13_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n14_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n15_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n16_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n17_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n18_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n19_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n20_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n21_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n22_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n23_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n24_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n25_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n26_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n27_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n28_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n29_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n30_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n31_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n8_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n9_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n10_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n11_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n12_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n13_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n14_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n15_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n16_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n17_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n18_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n19_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n20_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n21_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n22_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n23_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n24_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n25_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n26_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n27_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n28_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n29_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n30_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n31_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n8_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n9_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n10_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n11_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n12_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n13_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n14_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n15_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n4_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n5_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n6_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n7_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n8_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n9_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n10_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n11_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n12_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n13_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n14_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n15_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n4_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n5_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n6_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n7_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n8_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n9_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n10_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n11_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n12_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n13_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n14_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n15_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n4_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n5_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n6_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n7_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n8_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n9_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n10_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n11_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n12_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n13_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n14_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n15_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n4_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n5_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n6_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n7_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n8_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n9_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n10_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n11_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n12_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n13_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n14_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n15_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n4_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n5_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n6_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n7_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n8_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n9_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n10_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n11_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n12_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n13_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n14_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n15_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n4_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n5_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n6_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n7_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n8_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n9_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n10_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n11_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n12_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n13_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n14_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n15_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n4_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n5_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n6_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n7_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n8_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n9_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n10_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n11_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n12_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n13_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n14_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n15_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n4_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n5_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n6_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n7_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n8_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n9_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n2_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n3_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n4_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n5_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n6_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n7_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n2_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n3_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n4_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n5_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n6_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n7_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n2_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n3_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n4_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n5_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n6_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n7_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n2_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n3_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n4_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n5_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n6_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n7_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n2_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n3_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n4_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n5_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n6_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n7_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n2_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n3_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n4_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n5_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n6_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n7_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w6_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w6_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w6_n2_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w6_n3_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w6_n4_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w6_n5_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w6_n6_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w6_n7_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w7_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w7_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w7_n2_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w7_n3_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w7_n4_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w7_n5_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w7_n6_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w7_n7_mux_dataout.IN0
sel[2] => _.IN0
sel[3] => l4_w0_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w0_n1_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w0_n2_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w0_n3_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w1_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w1_n1_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w1_n2_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w1_n3_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w2_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w2_n1_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w2_n2_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w2_n3_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w3_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w3_n1_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w3_n2_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w3_n3_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w4_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w4_n1_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w4_n2_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w4_n3_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w5_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w5_n1_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w5_n2_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w5_n3_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w6_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w6_n1_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w6_n2_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w6_n3_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w7_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w7_n1_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w7_n2_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w7_n3_mux_dataout.IN0
sel[3] => _.IN0
sel[4] => l5_w0_n0_mux_dataout.IN0
sel[4] => _.IN0
sel[4] => l5_w0_n1_mux_dataout.IN0
sel[4] => _.IN0
sel[4] => l5_w1_n0_mux_dataout.IN0
sel[4] => _.IN0
sel[4] => l5_w1_n1_mux_dataout.IN0
sel[4] => _.IN0
sel[4] => l5_w2_n0_mux_dataout.IN0
sel[4] => _.IN0
sel[4] => l5_w2_n1_mux_dataout.IN0
sel[4] => _.IN0
sel[4] => l5_w3_n0_mux_dataout.IN0
sel[4] => _.IN0
sel[4] => l5_w3_n1_mux_dataout.IN0
sel[4] => _.IN0
sel[4] => l5_w4_n0_mux_dataout.IN0
sel[4] => _.IN0
sel[4] => l5_w4_n1_mux_dataout.IN0
sel[4] => _.IN0
sel[4] => l5_w5_n0_mux_dataout.IN0
sel[4] => _.IN0
sel[4] => l5_w5_n1_mux_dataout.IN0
sel[4] => _.IN0
sel[4] => l5_w6_n0_mux_dataout.IN0
sel[4] => _.IN0
sel[4] => l5_w6_n1_mux_dataout.IN0
sel[4] => _.IN0
sel[4] => l5_w7_n0_mux_dataout.IN0
sel[4] => _.IN0
sel[4] => l5_w7_n1_mux_dataout.IN0
sel[4] => _.IN0
sel[5] => l6_w0_n0_mux_dataout.IN0
sel[5] => _.IN0
sel[5] => l6_w1_n0_mux_dataout.IN0
sel[5] => _.IN0
sel[5] => l6_w2_n0_mux_dataout.IN0
sel[5] => _.IN0
sel[5] => l6_w3_n0_mux_dataout.IN0
sel[5] => _.IN0
sel[5] => l6_w4_n0_mux_dataout.IN0
sel[5] => _.IN0
sel[5] => l6_w5_n0_mux_dataout.IN0
sel[5] => _.IN0
sel[5] => l6_w6_n0_mux_dataout.IN0
sel[5] => _.IN0
sel[5] => l6_w7_n0_mux_dataout.IN0
sel[5] => _.IN0


|ghrd_top|VGA_Buffer:vga_buffer_0|altsyncram:altsyncram_component|altsyncram_6op2:auto_generated|mux_jhb:mux5
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
data[32] => l1_w0_n2_mux_dataout.IN1
data[33] => l1_w1_n2_mux_dataout.IN1
data[34] => l1_w2_n2_mux_dataout.IN1
data[35] => l1_w3_n2_mux_dataout.IN1
data[36] => l1_w4_n2_mux_dataout.IN1
data[37] => l1_w5_n2_mux_dataout.IN1
data[38] => l1_w6_n2_mux_dataout.IN1
data[39] => l1_w7_n2_mux_dataout.IN1
data[40] => l1_w0_n2_mux_dataout.IN1
data[41] => l1_w1_n2_mux_dataout.IN1
data[42] => l1_w2_n2_mux_dataout.IN1
data[43] => l1_w3_n2_mux_dataout.IN1
data[44] => l1_w4_n2_mux_dataout.IN1
data[45] => l1_w5_n2_mux_dataout.IN1
data[46] => l1_w6_n2_mux_dataout.IN1
data[47] => l1_w7_n2_mux_dataout.IN1
data[48] => l1_w0_n3_mux_dataout.IN1
data[49] => l1_w1_n3_mux_dataout.IN1
data[50] => l1_w2_n3_mux_dataout.IN1
data[51] => l1_w3_n3_mux_dataout.IN1
data[52] => l1_w4_n3_mux_dataout.IN1
data[53] => l1_w5_n3_mux_dataout.IN1
data[54] => l1_w6_n3_mux_dataout.IN1
data[55] => l1_w7_n3_mux_dataout.IN1
data[56] => l1_w0_n3_mux_dataout.IN1
data[57] => l1_w1_n3_mux_dataout.IN1
data[58] => l1_w2_n3_mux_dataout.IN1
data[59] => l1_w3_n3_mux_dataout.IN1
data[60] => l1_w4_n3_mux_dataout.IN1
data[61] => l1_w5_n3_mux_dataout.IN1
data[62] => l1_w6_n3_mux_dataout.IN1
data[63] => l1_w7_n3_mux_dataout.IN1
data[64] => l1_w0_n4_mux_dataout.IN1
data[65] => l1_w1_n4_mux_dataout.IN1
data[66] => l1_w2_n4_mux_dataout.IN1
data[67] => l1_w3_n4_mux_dataout.IN1
data[68] => l1_w4_n4_mux_dataout.IN1
data[69] => l1_w5_n4_mux_dataout.IN1
data[70] => l1_w6_n4_mux_dataout.IN1
data[71] => l1_w7_n4_mux_dataout.IN1
data[72] => l1_w0_n4_mux_dataout.IN1
data[73] => l1_w1_n4_mux_dataout.IN1
data[74] => l1_w2_n4_mux_dataout.IN1
data[75] => l1_w3_n4_mux_dataout.IN1
data[76] => l1_w4_n4_mux_dataout.IN1
data[77] => l1_w5_n4_mux_dataout.IN1
data[78] => l1_w6_n4_mux_dataout.IN1
data[79] => l1_w7_n4_mux_dataout.IN1
data[80] => l1_w0_n5_mux_dataout.IN1
data[81] => l1_w1_n5_mux_dataout.IN1
data[82] => l1_w2_n5_mux_dataout.IN1
data[83] => l1_w3_n5_mux_dataout.IN1
data[84] => l1_w4_n5_mux_dataout.IN1
data[85] => l1_w5_n5_mux_dataout.IN1
data[86] => l1_w6_n5_mux_dataout.IN1
data[87] => l1_w7_n5_mux_dataout.IN1
data[88] => l1_w0_n5_mux_dataout.IN1
data[89] => l1_w1_n5_mux_dataout.IN1
data[90] => l1_w2_n5_mux_dataout.IN1
data[91] => l1_w3_n5_mux_dataout.IN1
data[92] => l1_w4_n5_mux_dataout.IN1
data[93] => l1_w5_n5_mux_dataout.IN1
data[94] => l1_w6_n5_mux_dataout.IN1
data[95] => l1_w7_n5_mux_dataout.IN1
data[96] => l1_w0_n6_mux_dataout.IN1
data[97] => l1_w1_n6_mux_dataout.IN1
data[98] => l1_w2_n6_mux_dataout.IN1
data[99] => l1_w3_n6_mux_dataout.IN1
data[100] => l1_w4_n6_mux_dataout.IN1
data[101] => l1_w5_n6_mux_dataout.IN1
data[102] => l1_w6_n6_mux_dataout.IN1
data[103] => l1_w7_n6_mux_dataout.IN1
data[104] => l1_w0_n6_mux_dataout.IN1
data[105] => l1_w1_n6_mux_dataout.IN1
data[106] => l1_w2_n6_mux_dataout.IN1
data[107] => l1_w3_n6_mux_dataout.IN1
data[108] => l1_w4_n6_mux_dataout.IN1
data[109] => l1_w5_n6_mux_dataout.IN1
data[110] => l1_w6_n6_mux_dataout.IN1
data[111] => l1_w7_n6_mux_dataout.IN1
data[112] => l1_w0_n7_mux_dataout.IN1
data[113] => l1_w1_n7_mux_dataout.IN1
data[114] => l1_w2_n7_mux_dataout.IN1
data[115] => l1_w3_n7_mux_dataout.IN1
data[116] => l1_w4_n7_mux_dataout.IN1
data[117] => l1_w5_n7_mux_dataout.IN1
data[118] => l1_w6_n7_mux_dataout.IN1
data[119] => l1_w7_n7_mux_dataout.IN1
data[120] => l1_w0_n7_mux_dataout.IN1
data[121] => l1_w1_n7_mux_dataout.IN1
data[122] => l1_w2_n7_mux_dataout.IN1
data[123] => l1_w3_n7_mux_dataout.IN1
data[124] => l1_w4_n7_mux_dataout.IN1
data[125] => l1_w5_n7_mux_dataout.IN1
data[126] => l1_w6_n7_mux_dataout.IN1
data[127] => l1_w7_n7_mux_dataout.IN1
data[128] => l1_w0_n8_mux_dataout.IN1
data[129] => l1_w1_n8_mux_dataout.IN1
data[130] => l1_w2_n8_mux_dataout.IN1
data[131] => l1_w3_n8_mux_dataout.IN1
data[132] => l1_w4_n8_mux_dataout.IN1
data[133] => l1_w5_n8_mux_dataout.IN1
data[134] => l1_w6_n8_mux_dataout.IN1
data[135] => l1_w7_n8_mux_dataout.IN1
data[136] => l1_w0_n8_mux_dataout.IN1
data[137] => l1_w1_n8_mux_dataout.IN1
data[138] => l1_w2_n8_mux_dataout.IN1
data[139] => l1_w3_n8_mux_dataout.IN1
data[140] => l1_w4_n8_mux_dataout.IN1
data[141] => l1_w5_n8_mux_dataout.IN1
data[142] => l1_w6_n8_mux_dataout.IN1
data[143] => l1_w7_n8_mux_dataout.IN1
data[144] => l1_w0_n9_mux_dataout.IN1
data[145] => l1_w1_n9_mux_dataout.IN1
data[146] => l1_w2_n9_mux_dataout.IN1
data[147] => l1_w3_n9_mux_dataout.IN1
data[148] => l1_w4_n9_mux_dataout.IN1
data[149] => l1_w5_n9_mux_dataout.IN1
data[150] => l1_w6_n9_mux_dataout.IN1
data[151] => l1_w7_n9_mux_dataout.IN1
data[152] => l1_w0_n9_mux_dataout.IN1
data[153] => l1_w1_n9_mux_dataout.IN1
data[154] => l1_w2_n9_mux_dataout.IN1
data[155] => l1_w3_n9_mux_dataout.IN1
data[156] => l1_w4_n9_mux_dataout.IN1
data[157] => l1_w5_n9_mux_dataout.IN1
data[158] => l1_w6_n9_mux_dataout.IN1
data[159] => l1_w7_n9_mux_dataout.IN1
data[160] => l1_w0_n10_mux_dataout.IN1
data[161] => l1_w1_n10_mux_dataout.IN1
data[162] => l1_w2_n10_mux_dataout.IN1
data[163] => l1_w3_n10_mux_dataout.IN1
data[164] => l1_w4_n10_mux_dataout.IN1
data[165] => l1_w5_n10_mux_dataout.IN1
data[166] => l1_w6_n10_mux_dataout.IN1
data[167] => l1_w7_n10_mux_dataout.IN1
data[168] => l1_w0_n10_mux_dataout.IN1
data[169] => l1_w1_n10_mux_dataout.IN1
data[170] => l1_w2_n10_mux_dataout.IN1
data[171] => l1_w3_n10_mux_dataout.IN1
data[172] => l1_w4_n10_mux_dataout.IN1
data[173] => l1_w5_n10_mux_dataout.IN1
data[174] => l1_w6_n10_mux_dataout.IN1
data[175] => l1_w7_n10_mux_dataout.IN1
data[176] => l1_w0_n11_mux_dataout.IN1
data[177] => l1_w1_n11_mux_dataout.IN1
data[178] => l1_w2_n11_mux_dataout.IN1
data[179] => l1_w3_n11_mux_dataout.IN1
data[180] => l1_w4_n11_mux_dataout.IN1
data[181] => l1_w5_n11_mux_dataout.IN1
data[182] => l1_w6_n11_mux_dataout.IN1
data[183] => l1_w7_n11_mux_dataout.IN1
data[184] => l1_w0_n11_mux_dataout.IN1
data[185] => l1_w1_n11_mux_dataout.IN1
data[186] => l1_w2_n11_mux_dataout.IN1
data[187] => l1_w3_n11_mux_dataout.IN1
data[188] => l1_w4_n11_mux_dataout.IN1
data[189] => l1_w5_n11_mux_dataout.IN1
data[190] => l1_w6_n11_mux_dataout.IN1
data[191] => l1_w7_n11_mux_dataout.IN1
data[192] => l1_w0_n12_mux_dataout.IN1
data[193] => l1_w1_n12_mux_dataout.IN1
data[194] => l1_w2_n12_mux_dataout.IN1
data[195] => l1_w3_n12_mux_dataout.IN1
data[196] => l1_w4_n12_mux_dataout.IN1
data[197] => l1_w5_n12_mux_dataout.IN1
data[198] => l1_w6_n12_mux_dataout.IN1
data[199] => l1_w7_n12_mux_dataout.IN1
data[200] => l1_w0_n12_mux_dataout.IN1
data[201] => l1_w1_n12_mux_dataout.IN1
data[202] => l1_w2_n12_mux_dataout.IN1
data[203] => l1_w3_n12_mux_dataout.IN1
data[204] => l1_w4_n12_mux_dataout.IN1
data[205] => l1_w5_n12_mux_dataout.IN1
data[206] => l1_w6_n12_mux_dataout.IN1
data[207] => l1_w7_n12_mux_dataout.IN1
data[208] => l1_w0_n13_mux_dataout.IN1
data[209] => l1_w1_n13_mux_dataout.IN1
data[210] => l1_w2_n13_mux_dataout.IN1
data[211] => l1_w3_n13_mux_dataout.IN1
data[212] => l1_w4_n13_mux_dataout.IN1
data[213] => l1_w5_n13_mux_dataout.IN1
data[214] => l1_w6_n13_mux_dataout.IN1
data[215] => l1_w7_n13_mux_dataout.IN1
data[216] => l1_w0_n13_mux_dataout.IN1
data[217] => l1_w1_n13_mux_dataout.IN1
data[218] => l1_w2_n13_mux_dataout.IN1
data[219] => l1_w3_n13_mux_dataout.IN1
data[220] => l1_w4_n13_mux_dataout.IN1
data[221] => l1_w5_n13_mux_dataout.IN1
data[222] => l1_w6_n13_mux_dataout.IN1
data[223] => l1_w7_n13_mux_dataout.IN1
data[224] => l1_w0_n14_mux_dataout.IN1
data[225] => l1_w1_n14_mux_dataout.IN1
data[226] => l1_w2_n14_mux_dataout.IN1
data[227] => l1_w3_n14_mux_dataout.IN1
data[228] => l1_w4_n14_mux_dataout.IN1
data[229] => l1_w5_n14_mux_dataout.IN1
data[230] => l1_w6_n14_mux_dataout.IN1
data[231] => l1_w7_n14_mux_dataout.IN1
data[232] => l1_w0_n14_mux_dataout.IN1
data[233] => l1_w1_n14_mux_dataout.IN1
data[234] => l1_w2_n14_mux_dataout.IN1
data[235] => l1_w3_n14_mux_dataout.IN1
data[236] => l1_w4_n14_mux_dataout.IN1
data[237] => l1_w5_n14_mux_dataout.IN1
data[238] => l1_w6_n14_mux_dataout.IN1
data[239] => l1_w7_n14_mux_dataout.IN1
data[240] => l1_w0_n15_mux_dataout.IN1
data[241] => l1_w1_n15_mux_dataout.IN1
data[242] => l1_w2_n15_mux_dataout.IN1
data[243] => l1_w3_n15_mux_dataout.IN1
data[244] => l1_w4_n15_mux_dataout.IN1
data[245] => l1_w5_n15_mux_dataout.IN1
data[246] => l1_w6_n15_mux_dataout.IN1
data[247] => l1_w7_n15_mux_dataout.IN1
data[248] => l1_w0_n15_mux_dataout.IN1
data[249] => l1_w1_n15_mux_dataout.IN1
data[250] => l1_w2_n15_mux_dataout.IN1
data[251] => l1_w3_n15_mux_dataout.IN1
data[252] => l1_w4_n15_mux_dataout.IN1
data[253] => l1_w5_n15_mux_dataout.IN1
data[254] => l1_w6_n15_mux_dataout.IN1
data[255] => l1_w7_n15_mux_dataout.IN1
data[256] => l1_w0_n16_mux_dataout.IN1
data[257] => l1_w1_n16_mux_dataout.IN1
data[258] => l1_w2_n16_mux_dataout.IN1
data[259] => l1_w3_n16_mux_dataout.IN1
data[260] => l1_w4_n16_mux_dataout.IN1
data[261] => l1_w5_n16_mux_dataout.IN1
data[262] => l1_w6_n16_mux_dataout.IN1
data[263] => l1_w7_n16_mux_dataout.IN1
data[264] => l1_w0_n16_mux_dataout.IN1
data[265] => l1_w1_n16_mux_dataout.IN1
data[266] => l1_w2_n16_mux_dataout.IN1
data[267] => l1_w3_n16_mux_dataout.IN1
data[268] => l1_w4_n16_mux_dataout.IN1
data[269] => l1_w5_n16_mux_dataout.IN1
data[270] => l1_w6_n16_mux_dataout.IN1
data[271] => l1_w7_n16_mux_dataout.IN1
data[272] => l1_w0_n17_mux_dataout.IN1
data[273] => l1_w1_n17_mux_dataout.IN1
data[274] => l1_w2_n17_mux_dataout.IN1
data[275] => l1_w3_n17_mux_dataout.IN1
data[276] => l1_w4_n17_mux_dataout.IN1
data[277] => l1_w5_n17_mux_dataout.IN1
data[278] => l1_w6_n17_mux_dataout.IN1
data[279] => l1_w7_n17_mux_dataout.IN1
data[280] => l1_w0_n17_mux_dataout.IN1
data[281] => l1_w1_n17_mux_dataout.IN1
data[282] => l1_w2_n17_mux_dataout.IN1
data[283] => l1_w3_n17_mux_dataout.IN1
data[284] => l1_w4_n17_mux_dataout.IN1
data[285] => l1_w5_n17_mux_dataout.IN1
data[286] => l1_w6_n17_mux_dataout.IN1
data[287] => l1_w7_n17_mux_dataout.IN1
data[288] => l1_w0_n18_mux_dataout.IN1
data[289] => l1_w1_n18_mux_dataout.IN1
data[290] => l1_w2_n18_mux_dataout.IN1
data[291] => l1_w3_n18_mux_dataout.IN1
data[292] => l1_w4_n18_mux_dataout.IN1
data[293] => l1_w5_n18_mux_dataout.IN1
data[294] => l1_w6_n18_mux_dataout.IN1
data[295] => l1_w7_n18_mux_dataout.IN1
data[296] => l1_w0_n18_mux_dataout.IN1
data[297] => l1_w1_n18_mux_dataout.IN1
data[298] => l1_w2_n18_mux_dataout.IN1
data[299] => l1_w3_n18_mux_dataout.IN1
data[300] => l1_w4_n18_mux_dataout.IN1
data[301] => l1_w5_n18_mux_dataout.IN1
data[302] => l1_w6_n18_mux_dataout.IN1
data[303] => l1_w7_n18_mux_dataout.IN1
result[0] <= l6_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l6_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l6_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l6_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l6_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l6_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l6_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l6_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n10_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n11_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n12_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n13_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n14_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n15_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n16_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n17_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n18_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n19_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n20_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n21_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n22_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n23_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n24_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n25_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n26_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n27_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n28_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n29_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n30_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n31_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n8_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n9_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n10_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n11_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n12_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n13_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n14_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n15_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n16_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n17_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n18_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n19_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n20_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n21_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n22_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n23_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n24_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n25_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n26_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n27_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n28_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n29_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n30_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n31_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n8_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n9_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n10_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n11_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n12_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n13_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n14_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n15_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n16_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n17_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n18_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n19_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n20_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n21_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n22_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n23_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n24_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n25_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n26_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n27_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n28_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n29_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n30_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n31_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n8_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n9_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n10_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n11_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n12_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n13_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n14_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n15_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n16_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n17_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n18_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n19_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n20_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n21_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n22_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n23_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n24_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n25_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n26_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n27_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n28_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n29_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n30_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n31_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n8_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n9_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n10_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n11_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n12_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n13_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n14_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n15_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n16_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n17_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n18_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n19_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n20_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n21_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n22_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n23_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n24_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n25_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n26_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n27_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n28_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n29_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n30_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n31_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n8_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n9_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n10_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n11_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n12_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n13_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n14_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n15_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n16_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n17_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n18_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n19_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n20_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n21_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n22_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n23_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n24_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n25_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n26_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n27_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n28_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n29_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n30_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n31_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n8_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n9_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n10_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n11_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n12_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n13_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n14_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n15_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n16_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n17_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n18_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n19_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n20_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n21_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n22_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n23_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n24_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n25_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n26_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n27_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n28_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n29_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n30_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n31_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n8_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n9_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n10_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n11_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n12_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n13_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n14_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n15_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n16_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n17_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n18_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n19_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n20_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n21_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n22_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n23_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n24_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n25_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n26_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n27_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n28_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n29_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n30_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n31_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n8_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n9_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n10_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n11_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n12_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n13_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n14_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n15_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n4_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n5_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n6_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n7_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n8_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n9_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n10_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n11_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n12_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n13_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n14_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n15_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n4_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n5_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n6_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n7_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n8_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n9_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n10_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n11_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n12_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n13_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n14_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n15_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n4_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n5_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n6_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n7_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n8_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n9_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n10_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n11_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n12_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n13_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n14_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n15_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n4_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n5_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n6_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n7_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n8_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n9_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n10_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n11_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n12_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n13_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n14_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n15_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n4_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n5_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n6_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n7_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n8_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n9_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n10_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n11_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n12_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n13_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n14_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n15_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n4_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n5_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n6_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n7_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n8_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n9_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n10_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n11_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n12_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n13_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n14_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n15_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n4_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n5_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n6_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n7_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n8_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n9_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n10_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n11_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n12_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n13_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n14_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n15_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n4_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n5_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n6_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n7_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n8_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n9_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n2_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n3_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n4_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n5_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n6_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n7_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n2_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n3_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n4_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n5_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n6_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n7_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n2_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n3_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n4_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n5_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n6_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n7_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n2_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n3_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n4_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n5_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n6_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n7_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n2_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n3_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n4_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n5_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n6_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n7_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n2_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n3_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n4_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n5_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n6_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n7_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w6_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w6_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w6_n2_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w6_n3_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w6_n4_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w6_n5_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w6_n6_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w6_n7_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w7_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w7_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w7_n2_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w7_n3_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w7_n4_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w7_n5_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w7_n6_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w7_n7_mux_dataout.IN0
sel[2] => _.IN0
sel[3] => l4_w0_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w0_n1_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w0_n2_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w0_n3_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w1_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w1_n1_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w1_n2_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w1_n3_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w2_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w2_n1_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w2_n2_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w2_n3_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w3_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w3_n1_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w3_n2_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w3_n3_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w4_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w4_n1_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w4_n2_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w4_n3_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w5_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w5_n1_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w5_n2_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w5_n3_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w6_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w6_n1_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w6_n2_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w6_n3_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w7_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w7_n1_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w7_n2_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w7_n3_mux_dataout.IN0
sel[3] => _.IN0
sel[4] => l5_w0_n0_mux_dataout.IN0
sel[4] => _.IN0
sel[4] => l5_w0_n1_mux_dataout.IN0
sel[4] => _.IN0
sel[4] => l5_w1_n0_mux_dataout.IN0
sel[4] => _.IN0
sel[4] => l5_w1_n1_mux_dataout.IN0
sel[4] => _.IN0
sel[4] => l5_w2_n0_mux_dataout.IN0
sel[4] => _.IN0
sel[4] => l5_w2_n1_mux_dataout.IN0
sel[4] => _.IN0
sel[4] => l5_w3_n0_mux_dataout.IN0
sel[4] => _.IN0
sel[4] => l5_w3_n1_mux_dataout.IN0
sel[4] => _.IN0
sel[4] => l5_w4_n0_mux_dataout.IN0
sel[4] => _.IN0
sel[4] => l5_w4_n1_mux_dataout.IN0
sel[4] => _.IN0
sel[4] => l5_w5_n0_mux_dataout.IN0
sel[4] => _.IN0
sel[4] => l5_w5_n1_mux_dataout.IN0
sel[4] => _.IN0
sel[4] => l5_w6_n0_mux_dataout.IN0
sel[4] => _.IN0
sel[4] => l5_w6_n1_mux_dataout.IN0
sel[4] => _.IN0
sel[4] => l5_w7_n0_mux_dataout.IN0
sel[4] => _.IN0
sel[4] => l5_w7_n1_mux_dataout.IN0
sel[4] => _.IN0
sel[5] => l6_w0_n0_mux_dataout.IN0
sel[5] => _.IN0
sel[5] => l6_w1_n0_mux_dataout.IN0
sel[5] => _.IN0
sel[5] => l6_w2_n0_mux_dataout.IN0
sel[5] => _.IN0
sel[5] => l6_w3_n0_mux_dataout.IN0
sel[5] => _.IN0
sel[5] => l6_w4_n0_mux_dataout.IN0
sel[5] => _.IN0
sel[5] => l6_w5_n0_mux_dataout.IN0
sel[5] => _.IN0
sel[5] => l6_w6_n0_mux_dataout.IN0
sel[5] => _.IN0
sel[5] => l6_w7_n0_mux_dataout.IN0
sel[5] => _.IN0


|ghrd_top|VGA_Controller:vga_controller_0
iCursor_RGB_EN[0] => oVGA_B.OUTPUTSELECT
iCursor_RGB_EN[0] => oVGA_B.OUTPUTSELECT
iCursor_RGB_EN[0] => oVGA_B.OUTPUTSELECT
iCursor_RGB_EN[0] => oVGA_B.OUTPUTSELECT
iCursor_RGB_EN[0] => oVGA_B.OUTPUTSELECT
iCursor_RGB_EN[0] => oVGA_B.OUTPUTSELECT
iCursor_RGB_EN[0] => oVGA_B.OUTPUTSELECT
iCursor_RGB_EN[0] => oVGA_B.OUTPUTSELECT
iCursor_RGB_EN[0] => oVGA_B.OUTPUTSELECT
iCursor_RGB_EN[0] => oVGA_B.OUTPUTSELECT
iCursor_RGB_EN[1] => oVGA_G.OUTPUTSELECT
iCursor_RGB_EN[1] => oVGA_G.OUTPUTSELECT
iCursor_RGB_EN[1] => oVGA_G.OUTPUTSELECT
iCursor_RGB_EN[1] => oVGA_G.OUTPUTSELECT
iCursor_RGB_EN[1] => oVGA_G.OUTPUTSELECT
iCursor_RGB_EN[1] => oVGA_G.OUTPUTSELECT
iCursor_RGB_EN[1] => oVGA_G.OUTPUTSELECT
iCursor_RGB_EN[1] => oVGA_G.OUTPUTSELECT
iCursor_RGB_EN[1] => oVGA_G.OUTPUTSELECT
iCursor_RGB_EN[1] => oVGA_G.OUTPUTSELECT
iCursor_RGB_EN[2] => oVGA_R.OUTPUTSELECT
iCursor_RGB_EN[2] => oVGA_R.OUTPUTSELECT
iCursor_RGB_EN[2] => oVGA_R.OUTPUTSELECT
iCursor_RGB_EN[2] => oVGA_R.OUTPUTSELECT
iCursor_RGB_EN[2] => oVGA_R.OUTPUTSELECT
iCursor_RGB_EN[2] => oVGA_R.OUTPUTSELECT
iCursor_RGB_EN[2] => oVGA_R.OUTPUTSELECT
iCursor_RGB_EN[2] => oVGA_R.OUTPUTSELECT
iCursor_RGB_EN[2] => oVGA_R.OUTPUTSELECT
iCursor_RGB_EN[2] => oVGA_R.OUTPUTSELECT
iCursor_RGB_EN[3] => always2.IN1
iCursor_X[0] => Equal0.IN53
iCursor_X[0] => Add5.IN22
iCursor_X[0] => Add7.IN22
iCursor_X[1] => Equal0.IN52
iCursor_X[1] => Add5.IN21
iCursor_X[1] => Add7.IN21
iCursor_X[2] => Equal0.IN51
iCursor_X[2] => Add5.IN20
iCursor_X[2] => Add7.IN20
iCursor_X[3] => Equal0.IN50
iCursor_X[3] => Add5.IN19
iCursor_X[3] => Add7.IN19
iCursor_X[4] => Equal0.IN49
iCursor_X[4] => Add5.IN18
iCursor_X[4] => Add7.IN18
iCursor_X[5] => Add6.IN1
iCursor_X[6] => Add6.IN5
iCursor_X[7] => Add6.IN0
iCursor_X[8] => Add6.IN4
iCursor_X[9] => Add6.IN3
iCursor_Y[0] => Add9.IN2
iCursor_Y[1] => Add9.IN1
iCursor_Y[2] => Add9.IN10
iCursor_Y[3] => Add9.IN9
iCursor_Y[4] => Add9.IN8
iCursor_Y[5] => Add9.IN0
iCursor_Y[6] => Add9.IN7
iCursor_Y[7] => Add9.IN6
iCursor_Y[8] => Add9.IN5
iCursor_Y[9] => Add9.IN4
iCursor_R[0] => Cur_Color_R.DATAB
iCursor_R[1] => Cur_Color_R.DATAB
iCursor_R[2] => Cur_Color_R.DATAB
iCursor_R[3] => Cur_Color_R.DATAB
iCursor_R[4] => Cur_Color_R.DATAB
iCursor_R[5] => Cur_Color_R.DATAB
iCursor_R[6] => Cur_Color_R.DATAB
iCursor_R[7] => Cur_Color_R.DATAB
iCursor_R[8] => Cur_Color_R.DATAB
iCursor_R[9] => Cur_Color_R.DATAB
iCursor_G[0] => Cur_Color_G.DATAB
iCursor_G[1] => Cur_Color_G.DATAB
iCursor_G[2] => Cur_Color_G.DATAB
iCursor_G[3] => Cur_Color_G.DATAB
iCursor_G[4] => Cur_Color_G.DATAB
iCursor_G[5] => Cur_Color_G.DATAB
iCursor_G[6] => Cur_Color_G.DATAB
iCursor_G[7] => Cur_Color_G.DATAB
iCursor_G[8] => Cur_Color_G.DATAB
iCursor_G[9] => Cur_Color_G.DATAB
iCursor_B[0] => Cur_Color_B.DATAB
iCursor_B[1] => Cur_Color_B.DATAB
iCursor_B[2] => Cur_Color_B.DATAB
iCursor_B[3] => Cur_Color_B.DATAB
iCursor_B[4] => Cur_Color_B.DATAB
iCursor_B[5] => Cur_Color_B.DATAB
iCursor_B[6] => Cur_Color_B.DATAB
iCursor_B[7] => Cur_Color_B.DATAB
iCursor_B[8] => Cur_Color_B.DATAB
iCursor_B[9] => Cur_Color_B.DATAB
iRed[0] => Cur_Color_R.DATAA
iRed[0] => Cur_Color_R.DATAA
iRed[1] => Cur_Color_R.DATAA
iRed[1] => Cur_Color_R.DATAA
iRed[2] => Cur_Color_R.DATAA
iRed[2] => Cur_Color_R.DATAA
iRed[3] => Cur_Color_R.DATAA
iRed[3] => Cur_Color_R.DATAA
iRed[4] => Cur_Color_R.DATAA
iRed[4] => Cur_Color_R.DATAA
iRed[5] => Cur_Color_R.DATAA
iRed[5] => Cur_Color_R.DATAA
iRed[6] => Cur_Color_R.DATAA
iRed[6] => Cur_Color_R.DATAA
iRed[7] => Cur_Color_R.DATAA
iRed[7] => Cur_Color_R.DATAA
iRed[8] => Cur_Color_R.DATAA
iRed[8] => Cur_Color_R.DATAA
iRed[9] => Cur_Color_R.DATAA
iRed[9] => Cur_Color_R.DATAA
iGreen[0] => Cur_Color_G.DATAA
iGreen[0] => Cur_Color_G.DATAA
iGreen[1] => Cur_Color_G.DATAA
iGreen[1] => Cur_Color_G.DATAA
iGreen[2] => Cur_Color_G.DATAA
iGreen[2] => Cur_Color_G.DATAA
iGreen[3] => Cur_Color_G.DATAA
iGreen[3] => Cur_Color_G.DATAA
iGreen[4] => Cur_Color_G.DATAA
iGreen[4] => Cur_Color_G.DATAA
iGreen[5] => Cur_Color_G.DATAA
iGreen[5] => Cur_Color_G.DATAA
iGreen[6] => Cur_Color_G.DATAA
iGreen[6] => Cur_Color_G.DATAA
iGreen[7] => Cur_Color_G.DATAA
iGreen[7] => Cur_Color_G.DATAA
iGreen[8] => Cur_Color_G.DATAA
iGreen[8] => Cur_Color_G.DATAA
iGreen[9] => Cur_Color_G.DATAA
iGreen[9] => Cur_Color_G.DATAA
iBlue[0] => Cur_Color_B.DATAA
iBlue[0] => Cur_Color_B.DATAA
iBlue[1] => Cur_Color_B.DATAA
iBlue[1] => Cur_Color_B.DATAA
iBlue[2] => Cur_Color_B.DATAA
iBlue[2] => Cur_Color_B.DATAA
iBlue[3] => Cur_Color_B.DATAA
iBlue[3] => Cur_Color_B.DATAA
iBlue[4] => Cur_Color_B.DATAA
iBlue[4] => Cur_Color_B.DATAA
iBlue[5] => Cur_Color_B.DATAA
iBlue[5] => Cur_Color_B.DATAA
iBlue[6] => Cur_Color_B.DATAA
iBlue[6] => Cur_Color_B.DATAA
iBlue[7] => Cur_Color_B.DATAA
iBlue[7] => Cur_Color_B.DATAA
iBlue[8] => Cur_Color_B.DATAA
iBlue[8] => Cur_Color_B.DATAA
iBlue[9] => Cur_Color_B.DATAA
iBlue[9] => Cur_Color_B.DATAA
oAddress[0] <= oAddress[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[1] <= oAddress[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[2] <= oAddress[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[3] <= oAddress[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[4] <= oAddress[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[5] <= oAddress[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[6] <= oAddress[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[7] <= oAddress[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[8] <= oAddress[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[9] <= oAddress[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[10] <= oAddress[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[11] <= oAddress[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[12] <= oAddress[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[13] <= oAddress[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[14] <= oAddress[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[15] <= oAddress[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[16] <= oAddress[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[17] <= oAddress[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[18] <= oAddress[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[19] <= oAddress[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[0] <= oCoord_X[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[1] <= oCoord_X[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[2] <= oCoord_X[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[3] <= oCoord_X[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[4] <= oCoord_X[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[5] <= oCoord_X[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[6] <= oCoord_X[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[7] <= oCoord_X[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[8] <= oCoord_X[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[9] <= oCoord_X[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[0] <= oCoord_Y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[1] <= oCoord_Y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[2] <= oCoord_Y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[3] <= oCoord_Y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[4] <= oCoord_Y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[5] <= oCoord_Y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[6] <= oCoord_Y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[7] <= oCoord_Y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[8] <= oCoord_Y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[9] <= oCoord_Y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[0] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[1] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[2] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[3] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[4] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[5] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[6] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[7] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[8] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[9] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[0] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[1] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[2] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[3] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[4] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[5] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[6] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[7] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[8] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[9] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[0] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[1] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[2] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[3] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[4] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[5] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[6] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[7] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[8] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[9] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_H_SYNC <= oVGA_H_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_V_SYNC <= oVGA_V_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_SYNC <= <GND>
oVGA_BLANK <= oVGA_BLANK.DB_MAX_OUTPUT_PORT_TYPE
oVGA_CLOCK <= iCLK.DB_MAX_OUTPUT_PORT_TYPE
iCLK => oVGA_V_SYNC~reg0.CLK
iCLK => V_Cont[0].CLK
iCLK => V_Cont[1].CLK
iCLK => V_Cont[2].CLK
iCLK => V_Cont[3].CLK
iCLK => V_Cont[4].CLK
iCLK => V_Cont[5].CLK
iCLK => V_Cont[6].CLK
iCLK => V_Cont[7].CLK
iCLK => V_Cont[8].CLK
iCLK => V_Cont[9].CLK
iCLK => oVGA_H_SYNC~reg0.CLK
iCLK => H_Cont[0].CLK
iCLK => H_Cont[1].CLK
iCLK => H_Cont[2].CLK
iCLK => H_Cont[3].CLK
iCLK => H_Cont[4].CLK
iCLK => H_Cont[5].CLK
iCLK => H_Cont[6].CLK
iCLK => H_Cont[7].CLK
iCLK => H_Cont[8].CLK
iCLK => H_Cont[9].CLK
iCLK => Cur_Color_B[0].CLK
iCLK => Cur_Color_B[1].CLK
iCLK => Cur_Color_B[2].CLK
iCLK => Cur_Color_B[3].CLK
iCLK => Cur_Color_B[4].CLK
iCLK => Cur_Color_B[5].CLK
iCLK => Cur_Color_B[6].CLK
iCLK => Cur_Color_B[7].CLK
iCLK => Cur_Color_B[8].CLK
iCLK => Cur_Color_B[9].CLK
iCLK => Cur_Color_G[0].CLK
iCLK => Cur_Color_G[1].CLK
iCLK => Cur_Color_G[2].CLK
iCLK => Cur_Color_G[3].CLK
iCLK => Cur_Color_G[4].CLK
iCLK => Cur_Color_G[5].CLK
iCLK => Cur_Color_G[6].CLK
iCLK => Cur_Color_G[7].CLK
iCLK => Cur_Color_G[8].CLK
iCLK => Cur_Color_G[9].CLK
iCLK => Cur_Color_R[0].CLK
iCLK => Cur_Color_R[1].CLK
iCLK => Cur_Color_R[2].CLK
iCLK => Cur_Color_R[3].CLK
iCLK => Cur_Color_R[4].CLK
iCLK => Cur_Color_R[5].CLK
iCLK => Cur_Color_R[6].CLK
iCLK => Cur_Color_R[7].CLK
iCLK => Cur_Color_R[8].CLK
iCLK => Cur_Color_R[9].CLK
iCLK => oAddress[0]~reg0.CLK
iCLK => oAddress[1]~reg0.CLK
iCLK => oAddress[2]~reg0.CLK
iCLK => oAddress[3]~reg0.CLK
iCLK => oAddress[4]~reg0.CLK
iCLK => oAddress[5]~reg0.CLK
iCLK => oAddress[6]~reg0.CLK
iCLK => oAddress[7]~reg0.CLK
iCLK => oAddress[8]~reg0.CLK
iCLK => oAddress[9]~reg0.CLK
iCLK => oAddress[10]~reg0.CLK
iCLK => oAddress[11]~reg0.CLK
iCLK => oAddress[12]~reg0.CLK
iCLK => oAddress[13]~reg0.CLK
iCLK => oAddress[14]~reg0.CLK
iCLK => oAddress[15]~reg0.CLK
iCLK => oAddress[16]~reg0.CLK
iCLK => oAddress[17]~reg0.CLK
iCLK => oAddress[18]~reg0.CLK
iCLK => oAddress[19]~reg0.CLK
iCLK => oCoord_Y[0]~reg0.CLK
iCLK => oCoord_Y[1]~reg0.CLK
iCLK => oCoord_Y[2]~reg0.CLK
iCLK => oCoord_Y[3]~reg0.CLK
iCLK => oCoord_Y[4]~reg0.CLK
iCLK => oCoord_Y[5]~reg0.CLK
iCLK => oCoord_Y[6]~reg0.CLK
iCLK => oCoord_Y[7]~reg0.CLK
iCLK => oCoord_Y[8]~reg0.CLK
iCLK => oCoord_Y[9]~reg0.CLK
iCLK => oCoord_X[0]~reg0.CLK
iCLK => oCoord_X[1]~reg0.CLK
iCLK => oCoord_X[2]~reg0.CLK
iCLK => oCoord_X[3]~reg0.CLK
iCLK => oCoord_X[4]~reg0.CLK
iCLK => oCoord_X[5]~reg0.CLK
iCLK => oCoord_X[6]~reg0.CLK
iCLK => oCoord_X[7]~reg0.CLK
iCLK => oCoord_X[8]~reg0.CLK
iCLK => oCoord_X[9]~reg0.CLK
iCLK => oVGA_CLOCK.DATAIN
iRST_N => oAddress[0]~reg0.ACLR
iRST_N => oAddress[1]~reg0.ACLR
iRST_N => oAddress[2]~reg0.ACLR
iRST_N => oAddress[3]~reg0.ACLR
iRST_N => oAddress[4]~reg0.ACLR
iRST_N => oAddress[5]~reg0.ACLR
iRST_N => oAddress[6]~reg0.ACLR
iRST_N => oAddress[7]~reg0.ACLR
iRST_N => oAddress[8]~reg0.ACLR
iRST_N => oAddress[9]~reg0.ACLR
iRST_N => oAddress[10]~reg0.ACLR
iRST_N => oAddress[11]~reg0.ACLR
iRST_N => oAddress[12]~reg0.ACLR
iRST_N => oAddress[13]~reg0.ACLR
iRST_N => oAddress[14]~reg0.ACLR
iRST_N => oAddress[15]~reg0.ACLR
iRST_N => oAddress[16]~reg0.ACLR
iRST_N => oAddress[17]~reg0.ACLR
iRST_N => oAddress[18]~reg0.ACLR
iRST_N => oAddress[19]~reg0.ACLR
iRST_N => oCoord_Y[0]~reg0.ACLR
iRST_N => oCoord_Y[1]~reg0.ACLR
iRST_N => oCoord_Y[2]~reg0.ACLR
iRST_N => oCoord_Y[3]~reg0.ACLR
iRST_N => oCoord_Y[4]~reg0.ACLR
iRST_N => oCoord_Y[5]~reg0.ACLR
iRST_N => oCoord_Y[6]~reg0.ACLR
iRST_N => oCoord_Y[7]~reg0.ACLR
iRST_N => oCoord_Y[8]~reg0.ACLR
iRST_N => oCoord_Y[9]~reg0.ACLR
iRST_N => oCoord_X[0]~reg0.ACLR
iRST_N => oCoord_X[1]~reg0.ACLR
iRST_N => oCoord_X[2]~reg0.ACLR
iRST_N => oCoord_X[3]~reg0.ACLR
iRST_N => oCoord_X[4]~reg0.ACLR
iRST_N => oCoord_X[5]~reg0.ACLR
iRST_N => oCoord_X[6]~reg0.ACLR
iRST_N => oCoord_X[7]~reg0.ACLR
iRST_N => oCoord_X[8]~reg0.ACLR
iRST_N => oCoord_X[9]~reg0.ACLR
iRST_N => oVGA_H_SYNC~reg0.ACLR
iRST_N => H_Cont[0].ACLR
iRST_N => H_Cont[1].ACLR
iRST_N => H_Cont[2].ACLR
iRST_N => H_Cont[3].ACLR
iRST_N => H_Cont[4].ACLR
iRST_N => H_Cont[5].ACLR
iRST_N => H_Cont[6].ACLR
iRST_N => H_Cont[7].ACLR
iRST_N => H_Cont[8].ACLR
iRST_N => H_Cont[9].ACLR
iRST_N => oVGA_V_SYNC~reg0.ACLR
iRST_N => V_Cont[0].ACLR
iRST_N => V_Cont[1].ACLR
iRST_N => V_Cont[2].ACLR
iRST_N => V_Cont[3].ACLR
iRST_N => V_Cont[4].ACLR
iRST_N => V_Cont[5].ACLR
iRST_N => V_Cont[6].ACLR
iRST_N => V_Cont[7].ACLR
iRST_N => V_Cont[8].ACLR
iRST_N => V_Cont[9].ACLR
iRST_N => Cur_Color_B[0].ACLR
iRST_N => Cur_Color_B[1].ACLR
iRST_N => Cur_Color_B[2].ACLR
iRST_N => Cur_Color_B[3].ACLR
iRST_N => Cur_Color_B[4].ACLR
iRST_N => Cur_Color_B[5].ACLR
iRST_N => Cur_Color_B[6].ACLR
iRST_N => Cur_Color_B[7].ACLR
iRST_N => Cur_Color_B[8].ACLR
iRST_N => Cur_Color_B[9].ACLR
iRST_N => Cur_Color_G[0].ACLR
iRST_N => Cur_Color_G[1].ACLR
iRST_N => Cur_Color_G[2].ACLR
iRST_N => Cur_Color_G[3].ACLR
iRST_N => Cur_Color_G[4].ACLR
iRST_N => Cur_Color_G[5].ACLR
iRST_N => Cur_Color_G[6].ACLR
iRST_N => Cur_Color_G[7].ACLR
iRST_N => Cur_Color_G[8].ACLR
iRST_N => Cur_Color_G[9].ACLR
iRST_N => Cur_Color_R[0].ACLR
iRST_N => Cur_Color_R[1].ACLR
iRST_N => Cur_Color_R[2].ACLR
iRST_N => Cur_Color_R[3].ACLR
iRST_N => Cur_Color_R[4].ACLR
iRST_N => Cur_Color_R[5].ACLR
iRST_N => Cur_Color_R[6].ACLR
iRST_N => Cur_Color_R[7].ACLR
iRST_N => Cur_Color_R[8].ACLR
iRST_N => Cur_Color_R[9].ACLR


|ghrd_top|soc_system:soc_system_0
clk_clk => clk_clk.IN11
hps_0_h2f_reset_reset_n <= soc_system_hps_0:hps_0.h2f_rst_n
hps_0_hps_io_hps_io_emac1_inst_TX_CLK <= soc_system_hps_0:hps_0.hps_io_emac1_inst_TX_CLK
hps_0_hps_io_hps_io_emac1_inst_TXD0 <= soc_system_hps_0:hps_0.hps_io_emac1_inst_TXD0
hps_0_hps_io_hps_io_emac1_inst_TXD1 <= soc_system_hps_0:hps_0.hps_io_emac1_inst_TXD1
hps_0_hps_io_hps_io_emac1_inst_TXD2 <= soc_system_hps_0:hps_0.hps_io_emac1_inst_TXD2
hps_0_hps_io_hps_io_emac1_inst_TXD3 <= soc_system_hps_0:hps_0.hps_io_emac1_inst_TXD3
hps_0_hps_io_hps_io_emac1_inst_RXD0 => hps_0_hps_io_hps_io_emac1_inst_RXD0.IN1
hps_0_hps_io_hps_io_emac1_inst_MDIO <> soc_system_hps_0:hps_0.hps_io_emac1_inst_MDIO
hps_0_hps_io_hps_io_emac1_inst_MDC <= soc_system_hps_0:hps_0.hps_io_emac1_inst_MDC
hps_0_hps_io_hps_io_emac1_inst_RX_CTL => hps_0_hps_io_hps_io_emac1_inst_RX_CTL.IN1
hps_0_hps_io_hps_io_emac1_inst_TX_CTL <= soc_system_hps_0:hps_0.hps_io_emac1_inst_TX_CTL
hps_0_hps_io_hps_io_emac1_inst_RX_CLK => hps_0_hps_io_hps_io_emac1_inst_RX_CLK.IN1
hps_0_hps_io_hps_io_emac1_inst_RXD1 => hps_0_hps_io_hps_io_emac1_inst_RXD1.IN1
hps_0_hps_io_hps_io_emac1_inst_RXD2 => hps_0_hps_io_hps_io_emac1_inst_RXD2.IN1
hps_0_hps_io_hps_io_emac1_inst_RXD3 => hps_0_hps_io_hps_io_emac1_inst_RXD3.IN1
hps_0_hps_io_hps_io_qspi_inst_IO0 <> soc_system_hps_0:hps_0.hps_io_qspi_inst_IO0
hps_0_hps_io_hps_io_qspi_inst_IO1 <> soc_system_hps_0:hps_0.hps_io_qspi_inst_IO1
hps_0_hps_io_hps_io_qspi_inst_IO2 <> soc_system_hps_0:hps_0.hps_io_qspi_inst_IO2
hps_0_hps_io_hps_io_qspi_inst_IO3 <> soc_system_hps_0:hps_0.hps_io_qspi_inst_IO3
hps_0_hps_io_hps_io_qspi_inst_SS0 <= soc_system_hps_0:hps_0.hps_io_qspi_inst_SS0
hps_0_hps_io_hps_io_qspi_inst_CLK <= soc_system_hps_0:hps_0.hps_io_qspi_inst_CLK
hps_0_hps_io_hps_io_sdio_inst_CMD <> soc_system_hps_0:hps_0.hps_io_sdio_inst_CMD
hps_0_hps_io_hps_io_sdio_inst_D0 <> soc_system_hps_0:hps_0.hps_io_sdio_inst_D0
hps_0_hps_io_hps_io_sdio_inst_D1 <> soc_system_hps_0:hps_0.hps_io_sdio_inst_D1
hps_0_hps_io_hps_io_sdio_inst_CLK <= soc_system_hps_0:hps_0.hps_io_sdio_inst_CLK
hps_0_hps_io_hps_io_sdio_inst_D2 <> soc_system_hps_0:hps_0.hps_io_sdio_inst_D2
hps_0_hps_io_hps_io_sdio_inst_D3 <> soc_system_hps_0:hps_0.hps_io_sdio_inst_D3
hps_0_hps_io_hps_io_usb1_inst_D0 <> soc_system_hps_0:hps_0.hps_io_usb1_inst_D0
hps_0_hps_io_hps_io_usb1_inst_D1 <> soc_system_hps_0:hps_0.hps_io_usb1_inst_D1
hps_0_hps_io_hps_io_usb1_inst_D2 <> soc_system_hps_0:hps_0.hps_io_usb1_inst_D2
hps_0_hps_io_hps_io_usb1_inst_D3 <> soc_system_hps_0:hps_0.hps_io_usb1_inst_D3
hps_0_hps_io_hps_io_usb1_inst_D4 <> soc_system_hps_0:hps_0.hps_io_usb1_inst_D4
hps_0_hps_io_hps_io_usb1_inst_D5 <> soc_system_hps_0:hps_0.hps_io_usb1_inst_D5
hps_0_hps_io_hps_io_usb1_inst_D6 <> soc_system_hps_0:hps_0.hps_io_usb1_inst_D6
hps_0_hps_io_hps_io_usb1_inst_D7 <> soc_system_hps_0:hps_0.hps_io_usb1_inst_D7
hps_0_hps_io_hps_io_usb1_inst_CLK => hps_0_hps_io_hps_io_usb1_inst_CLK.IN1
hps_0_hps_io_hps_io_usb1_inst_STP <= soc_system_hps_0:hps_0.hps_io_usb1_inst_STP
hps_0_hps_io_hps_io_usb1_inst_DIR => hps_0_hps_io_hps_io_usb1_inst_DIR.IN1
hps_0_hps_io_hps_io_usb1_inst_NXT => hps_0_hps_io_hps_io_usb1_inst_NXT.IN1
hps_0_hps_io_hps_io_spim1_inst_CLK <= soc_system_hps_0:hps_0.hps_io_spim1_inst_CLK
hps_0_hps_io_hps_io_spim1_inst_MOSI <= soc_system_hps_0:hps_0.hps_io_spim1_inst_MOSI
hps_0_hps_io_hps_io_spim1_inst_MISO => hps_0_hps_io_hps_io_spim1_inst_MISO.IN1
hps_0_hps_io_hps_io_spim1_inst_SS0 <= soc_system_hps_0:hps_0.hps_io_spim1_inst_SS0
hps_0_hps_io_hps_io_uart0_inst_RX => hps_0_hps_io_hps_io_uart0_inst_RX.IN1
hps_0_hps_io_hps_io_uart0_inst_TX <= soc_system_hps_0:hps_0.hps_io_uart0_inst_TX
hps_0_hps_io_hps_io_i2c0_inst_SDA <> soc_system_hps_0:hps_0.hps_io_i2c0_inst_SDA
hps_0_hps_io_hps_io_i2c0_inst_SCL <> soc_system_hps_0:hps_0.hps_io_i2c0_inst_SCL
hps_0_hps_io_hps_io_i2c1_inst_SDA <> soc_system_hps_0:hps_0.hps_io_i2c1_inst_SDA
hps_0_hps_io_hps_io_i2c1_inst_SCL <> soc_system_hps_0:hps_0.hps_io_i2c1_inst_SCL
hps_0_hps_io_hps_io_gpio_inst_GPIO09 <> soc_system_hps_0:hps_0.hps_io_gpio_inst_GPIO09
hps_0_hps_io_hps_io_gpio_inst_GPIO35 <> soc_system_hps_0:hps_0.hps_io_gpio_inst_GPIO35
hps_0_hps_io_hps_io_gpio_inst_GPIO40 <> soc_system_hps_0:hps_0.hps_io_gpio_inst_GPIO40
hps_0_hps_io_hps_io_gpio_inst_GPIO48 <> soc_system_hps_0:hps_0.hps_io_gpio_inst_GPIO48
hps_0_hps_io_hps_io_gpio_inst_GPIO53 <> soc_system_hps_0:hps_0.hps_io_gpio_inst_GPIO53
hps_0_hps_io_hps_io_gpio_inst_GPIO54 <> soc_system_hps_0:hps_0.hps_io_gpio_inst_GPIO54
hps_0_hps_io_hps_io_gpio_inst_GPIO61 <> soc_system_hps_0:hps_0.hps_io_gpio_inst_GPIO61
memory_mem_a[0] <= soc_system_hps_0:hps_0.mem_a
memory_mem_a[1] <= soc_system_hps_0:hps_0.mem_a
memory_mem_a[2] <= soc_system_hps_0:hps_0.mem_a
memory_mem_a[3] <= soc_system_hps_0:hps_0.mem_a
memory_mem_a[4] <= soc_system_hps_0:hps_0.mem_a
memory_mem_a[5] <= soc_system_hps_0:hps_0.mem_a
memory_mem_a[6] <= soc_system_hps_0:hps_0.mem_a
memory_mem_a[7] <= soc_system_hps_0:hps_0.mem_a
memory_mem_a[8] <= soc_system_hps_0:hps_0.mem_a
memory_mem_a[9] <= soc_system_hps_0:hps_0.mem_a
memory_mem_a[10] <= soc_system_hps_0:hps_0.mem_a
memory_mem_a[11] <= soc_system_hps_0:hps_0.mem_a
memory_mem_a[12] <= soc_system_hps_0:hps_0.mem_a
memory_mem_a[13] <= soc_system_hps_0:hps_0.mem_a
memory_mem_a[14] <= soc_system_hps_0:hps_0.mem_a
memory_mem_ba[0] <= soc_system_hps_0:hps_0.mem_ba
memory_mem_ba[1] <= soc_system_hps_0:hps_0.mem_ba
memory_mem_ba[2] <= soc_system_hps_0:hps_0.mem_ba
memory_mem_ck <= soc_system_hps_0:hps_0.mem_ck
memory_mem_ck_n <= soc_system_hps_0:hps_0.mem_ck_n
memory_mem_cke <= soc_system_hps_0:hps_0.mem_cke
memory_mem_cs_n <= soc_system_hps_0:hps_0.mem_cs_n
memory_mem_ras_n <= soc_system_hps_0:hps_0.mem_ras_n
memory_mem_cas_n <= soc_system_hps_0:hps_0.mem_cas_n
memory_mem_we_n <= soc_system_hps_0:hps_0.mem_we_n
memory_mem_reset_n <= soc_system_hps_0:hps_0.mem_reset_n
memory_mem_dq[0] <> soc_system_hps_0:hps_0.mem_dq
memory_mem_dq[1] <> soc_system_hps_0:hps_0.mem_dq
memory_mem_dq[2] <> soc_system_hps_0:hps_0.mem_dq
memory_mem_dq[3] <> soc_system_hps_0:hps_0.mem_dq
memory_mem_dq[4] <> soc_system_hps_0:hps_0.mem_dq
memory_mem_dq[5] <> soc_system_hps_0:hps_0.mem_dq
memory_mem_dq[6] <> soc_system_hps_0:hps_0.mem_dq
memory_mem_dq[7] <> soc_system_hps_0:hps_0.mem_dq
memory_mem_dq[8] <> soc_system_hps_0:hps_0.mem_dq
memory_mem_dq[9] <> soc_system_hps_0:hps_0.mem_dq
memory_mem_dq[10] <> soc_system_hps_0:hps_0.mem_dq
memory_mem_dq[11] <> soc_system_hps_0:hps_0.mem_dq
memory_mem_dq[12] <> soc_system_hps_0:hps_0.mem_dq
memory_mem_dq[13] <> soc_system_hps_0:hps_0.mem_dq
memory_mem_dq[14] <> soc_system_hps_0:hps_0.mem_dq
memory_mem_dq[15] <> soc_system_hps_0:hps_0.mem_dq
memory_mem_dq[16] <> soc_system_hps_0:hps_0.mem_dq
memory_mem_dq[17] <> soc_system_hps_0:hps_0.mem_dq
memory_mem_dq[18] <> soc_system_hps_0:hps_0.mem_dq
memory_mem_dq[19] <> soc_system_hps_0:hps_0.mem_dq
memory_mem_dq[20] <> soc_system_hps_0:hps_0.mem_dq
memory_mem_dq[21] <> soc_system_hps_0:hps_0.mem_dq
memory_mem_dq[22] <> soc_system_hps_0:hps_0.mem_dq
memory_mem_dq[23] <> soc_system_hps_0:hps_0.mem_dq
memory_mem_dq[24] <> soc_system_hps_0:hps_0.mem_dq
memory_mem_dq[25] <> soc_system_hps_0:hps_0.mem_dq
memory_mem_dq[26] <> soc_system_hps_0:hps_0.mem_dq
memory_mem_dq[27] <> soc_system_hps_0:hps_0.mem_dq
memory_mem_dq[28] <> soc_system_hps_0:hps_0.mem_dq
memory_mem_dq[29] <> soc_system_hps_0:hps_0.mem_dq
memory_mem_dq[30] <> soc_system_hps_0:hps_0.mem_dq
memory_mem_dq[31] <> soc_system_hps_0:hps_0.mem_dq
memory_mem_dqs[0] <> soc_system_hps_0:hps_0.mem_dqs
memory_mem_dqs[1] <> soc_system_hps_0:hps_0.mem_dqs
memory_mem_dqs[2] <> soc_system_hps_0:hps_0.mem_dqs
memory_mem_dqs[3] <> soc_system_hps_0:hps_0.mem_dqs
memory_mem_dqs_n[0] <> soc_system_hps_0:hps_0.mem_dqs_n
memory_mem_dqs_n[1] <> soc_system_hps_0:hps_0.mem_dqs_n
memory_mem_dqs_n[2] <> soc_system_hps_0:hps_0.mem_dqs_n
memory_mem_dqs_n[3] <> soc_system_hps_0:hps_0.mem_dqs_n
memory_mem_odt <= soc_system_hps_0:hps_0.mem_odt
memory_mem_dm[0] <= soc_system_hps_0:hps_0.mem_dm
memory_mem_dm[1] <= soc_system_hps_0:hps_0.mem_dm
memory_mem_dm[2] <= soc_system_hps_0:hps_0.mem_dm
memory_mem_dm[3] <= soc_system_hps_0:hps_0.mem_dm
memory_oct_rzqin => memory_oct_rzqin.IN1
pio_led_external_connection_export[0] <= soc_system_pio_led:pio_led.out_port
pio_led_external_connection_export[1] <= soc_system_pio_led:pio_led.out_port
pio_led_external_connection_export[2] <= soc_system_pio_led:pio_led.out_port
pio_led_external_connection_export[3] <= soc_system_pio_led:pio_led.out_port
pio_led_external_connection_export[4] <= soc_system_pio_led:pio_led.out_port
pio_led_external_connection_export[5] <= soc_system_pio_led:pio_led.out_port
pio_led_external_connection_export[6] <= soc_system_pio_led:pio_led.out_port
pio_led_external_connection_export[7] <= soc_system_pio_led:pio_led.out_port
pio_led_external_connection_export[8] <= soc_system_pio_led:pio_led.out_port
pio_led_external_connection_export[9] <= soc_system_pio_led:pio_led.out_port
pio_sw_external_connection_export[0] => pio_sw_external_connection_export[0].IN1
pio_sw_external_connection_export[1] => pio_sw_external_connection_export[1].IN1
pio_sw_external_connection_export[2] => pio_sw_external_connection_export[2].IN1
pio_sw_external_connection_export[3] => pio_sw_external_connection_export[3].IN1
pio_sw_external_connection_export[4] => pio_sw_external_connection_export[4].IN1
pio_sw_external_connection_export[5] => pio_sw_external_connection_export[5].IN1
pio_sw_external_connection_export[6] => pio_sw_external_connection_export[6].IN1
pio_sw_external_connection_export[7] => pio_sw_external_connection_export[7].IN1
pio_sw_external_connection_export[8] => pio_sw_external_connection_export[8].IN1
pio_sw_external_connection_export[9] => pio_sw_external_connection_export[9].IN1
pio_vga_addr_external_connection_export[0] <= soc_system_pio_vga_addr:pio_vga_addr.out_port
pio_vga_addr_external_connection_export[1] <= soc_system_pio_vga_addr:pio_vga_addr.out_port
pio_vga_addr_external_connection_export[2] <= soc_system_pio_vga_addr:pio_vga_addr.out_port
pio_vga_addr_external_connection_export[3] <= soc_system_pio_vga_addr:pio_vga_addr.out_port
pio_vga_addr_external_connection_export[4] <= soc_system_pio_vga_addr:pio_vga_addr.out_port
pio_vga_addr_external_connection_export[5] <= soc_system_pio_vga_addr:pio_vga_addr.out_port
pio_vga_addr_external_connection_export[6] <= soc_system_pio_vga_addr:pio_vga_addr.out_port
pio_vga_addr_external_connection_export[7] <= soc_system_pio_vga_addr:pio_vga_addr.out_port
pio_vga_addr_external_connection_export[8] <= soc_system_pio_vga_addr:pio_vga_addr.out_port
pio_vga_addr_external_connection_export[9] <= soc_system_pio_vga_addr:pio_vga_addr.out_port
pio_vga_addr_external_connection_export[10] <= soc_system_pio_vga_addr:pio_vga_addr.out_port
pio_vga_addr_external_connection_export[11] <= soc_system_pio_vga_addr:pio_vga_addr.out_port
pio_vga_addr_external_connection_export[12] <= soc_system_pio_vga_addr:pio_vga_addr.out_port
pio_vga_addr_external_connection_export[13] <= soc_system_pio_vga_addr:pio_vga_addr.out_port
pio_vga_addr_external_connection_export[14] <= soc_system_pio_vga_addr:pio_vga_addr.out_port
pio_vga_addr_external_connection_export[15] <= soc_system_pio_vga_addr:pio_vga_addr.out_port
pio_vga_addr_external_connection_export[16] <= soc_system_pio_vga_addr:pio_vga_addr.out_port
pio_vga_addr_external_connection_export[17] <= soc_system_pio_vga_addr:pio_vga_addr.out_port
pio_vga_addr_external_connection_export[18] <= soc_system_pio_vga_addr:pio_vga_addr.out_port
pio_vga_data_external_connection_export[0] <= soc_system_pio_vga_data:pio_vga_data.out_port
pio_vga_data_external_connection_export[1] <= soc_system_pio_vga_data:pio_vga_data.out_port
pio_vga_data_external_connection_export[2] <= soc_system_pio_vga_data:pio_vga_data.out_port
pio_vga_data_external_connection_export[3] <= soc_system_pio_vga_data:pio_vga_data.out_port
pio_vga_data_external_connection_export[4] <= soc_system_pio_vga_data:pio_vga_data.out_port
pio_vga_data_external_connection_export[5] <= soc_system_pio_vga_data:pio_vga_data.out_port
pio_vga_data_external_connection_export[6] <= soc_system_pio_vga_data:pio_vga_data.out_port
pio_vga_data_external_connection_export[7] <= soc_system_pio_vga_data:pio_vga_data.out_port
pio_vga_we_external_connection_export <= soc_system_pio_vga_we:pio_vga_we.out_port
reset_reset_n => _.IN1


|ghrd_top|soc_system:soc_system_0|soc_system_hps_0:hps_0
h2f_rst_n <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_rst_n
f2h_axi_clk => f2h_axi_clk.IN1
f2h_AWID[0] => f2h_AWID[0].IN1
f2h_AWID[1] => f2h_AWID[1].IN1
f2h_AWID[2] => f2h_AWID[2].IN1
f2h_AWID[3] => f2h_AWID[3].IN1
f2h_AWID[4] => f2h_AWID[4].IN1
f2h_AWID[5] => f2h_AWID[5].IN1
f2h_AWID[6] => f2h_AWID[6].IN1
f2h_AWID[7] => f2h_AWID[7].IN1
f2h_AWADDR[0] => f2h_AWADDR[0].IN1
f2h_AWADDR[1] => f2h_AWADDR[1].IN1
f2h_AWADDR[2] => f2h_AWADDR[2].IN1
f2h_AWADDR[3] => f2h_AWADDR[3].IN1
f2h_AWADDR[4] => f2h_AWADDR[4].IN1
f2h_AWADDR[5] => f2h_AWADDR[5].IN1
f2h_AWADDR[6] => f2h_AWADDR[6].IN1
f2h_AWADDR[7] => f2h_AWADDR[7].IN1
f2h_AWADDR[8] => f2h_AWADDR[8].IN1
f2h_AWADDR[9] => f2h_AWADDR[9].IN1
f2h_AWADDR[10] => f2h_AWADDR[10].IN1
f2h_AWADDR[11] => f2h_AWADDR[11].IN1
f2h_AWADDR[12] => f2h_AWADDR[12].IN1
f2h_AWADDR[13] => f2h_AWADDR[13].IN1
f2h_AWADDR[14] => f2h_AWADDR[14].IN1
f2h_AWADDR[15] => f2h_AWADDR[15].IN1
f2h_AWADDR[16] => f2h_AWADDR[16].IN1
f2h_AWADDR[17] => f2h_AWADDR[17].IN1
f2h_AWADDR[18] => f2h_AWADDR[18].IN1
f2h_AWADDR[19] => f2h_AWADDR[19].IN1
f2h_AWADDR[20] => f2h_AWADDR[20].IN1
f2h_AWADDR[21] => f2h_AWADDR[21].IN1
f2h_AWADDR[22] => f2h_AWADDR[22].IN1
f2h_AWADDR[23] => f2h_AWADDR[23].IN1
f2h_AWADDR[24] => f2h_AWADDR[24].IN1
f2h_AWADDR[25] => f2h_AWADDR[25].IN1
f2h_AWADDR[26] => f2h_AWADDR[26].IN1
f2h_AWADDR[27] => f2h_AWADDR[27].IN1
f2h_AWADDR[28] => f2h_AWADDR[28].IN1
f2h_AWADDR[29] => f2h_AWADDR[29].IN1
f2h_AWADDR[30] => f2h_AWADDR[30].IN1
f2h_AWADDR[31] => f2h_AWADDR[31].IN1
f2h_AWLEN[0] => f2h_AWLEN[0].IN1
f2h_AWLEN[1] => f2h_AWLEN[1].IN1
f2h_AWLEN[2] => f2h_AWLEN[2].IN1
f2h_AWLEN[3] => f2h_AWLEN[3].IN1
f2h_AWSIZE[0] => f2h_AWSIZE[0].IN1
f2h_AWSIZE[1] => f2h_AWSIZE[1].IN1
f2h_AWSIZE[2] => f2h_AWSIZE[2].IN1
f2h_AWBURST[0] => f2h_AWBURST[0].IN1
f2h_AWBURST[1] => f2h_AWBURST[1].IN1
f2h_AWLOCK[0] => f2h_AWLOCK[0].IN1
f2h_AWLOCK[1] => f2h_AWLOCK[1].IN1
f2h_AWCACHE[0] => f2h_AWCACHE[0].IN1
f2h_AWCACHE[1] => f2h_AWCACHE[1].IN1
f2h_AWCACHE[2] => f2h_AWCACHE[2].IN1
f2h_AWCACHE[3] => f2h_AWCACHE[3].IN1
f2h_AWPROT[0] => f2h_AWPROT[0].IN1
f2h_AWPROT[1] => f2h_AWPROT[1].IN1
f2h_AWPROT[2] => f2h_AWPROT[2].IN1
f2h_AWVALID => f2h_AWVALID.IN1
f2h_AWREADY <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_AWREADY
f2h_AWUSER[0] => f2h_AWUSER[0].IN1
f2h_AWUSER[1] => f2h_AWUSER[1].IN1
f2h_AWUSER[2] => f2h_AWUSER[2].IN1
f2h_AWUSER[3] => f2h_AWUSER[3].IN1
f2h_AWUSER[4] => f2h_AWUSER[4].IN1
f2h_WID[0] => f2h_WID[0].IN1
f2h_WID[1] => f2h_WID[1].IN1
f2h_WID[2] => f2h_WID[2].IN1
f2h_WID[3] => f2h_WID[3].IN1
f2h_WID[4] => f2h_WID[4].IN1
f2h_WID[5] => f2h_WID[5].IN1
f2h_WID[6] => f2h_WID[6].IN1
f2h_WID[7] => f2h_WID[7].IN1
f2h_WDATA[0] => f2h_WDATA[0].IN1
f2h_WDATA[1] => f2h_WDATA[1].IN1
f2h_WDATA[2] => f2h_WDATA[2].IN1
f2h_WDATA[3] => f2h_WDATA[3].IN1
f2h_WDATA[4] => f2h_WDATA[4].IN1
f2h_WDATA[5] => f2h_WDATA[5].IN1
f2h_WDATA[6] => f2h_WDATA[6].IN1
f2h_WDATA[7] => f2h_WDATA[7].IN1
f2h_WDATA[8] => f2h_WDATA[8].IN1
f2h_WDATA[9] => f2h_WDATA[9].IN1
f2h_WDATA[10] => f2h_WDATA[10].IN1
f2h_WDATA[11] => f2h_WDATA[11].IN1
f2h_WDATA[12] => f2h_WDATA[12].IN1
f2h_WDATA[13] => f2h_WDATA[13].IN1
f2h_WDATA[14] => f2h_WDATA[14].IN1
f2h_WDATA[15] => f2h_WDATA[15].IN1
f2h_WDATA[16] => f2h_WDATA[16].IN1
f2h_WDATA[17] => f2h_WDATA[17].IN1
f2h_WDATA[18] => f2h_WDATA[18].IN1
f2h_WDATA[19] => f2h_WDATA[19].IN1
f2h_WDATA[20] => f2h_WDATA[20].IN1
f2h_WDATA[21] => f2h_WDATA[21].IN1
f2h_WDATA[22] => f2h_WDATA[22].IN1
f2h_WDATA[23] => f2h_WDATA[23].IN1
f2h_WDATA[24] => f2h_WDATA[24].IN1
f2h_WDATA[25] => f2h_WDATA[25].IN1
f2h_WDATA[26] => f2h_WDATA[26].IN1
f2h_WDATA[27] => f2h_WDATA[27].IN1
f2h_WDATA[28] => f2h_WDATA[28].IN1
f2h_WDATA[29] => f2h_WDATA[29].IN1
f2h_WDATA[30] => f2h_WDATA[30].IN1
f2h_WDATA[31] => f2h_WDATA[31].IN1
f2h_WDATA[32] => f2h_WDATA[32].IN1
f2h_WDATA[33] => f2h_WDATA[33].IN1
f2h_WDATA[34] => f2h_WDATA[34].IN1
f2h_WDATA[35] => f2h_WDATA[35].IN1
f2h_WDATA[36] => f2h_WDATA[36].IN1
f2h_WDATA[37] => f2h_WDATA[37].IN1
f2h_WDATA[38] => f2h_WDATA[38].IN1
f2h_WDATA[39] => f2h_WDATA[39].IN1
f2h_WDATA[40] => f2h_WDATA[40].IN1
f2h_WDATA[41] => f2h_WDATA[41].IN1
f2h_WDATA[42] => f2h_WDATA[42].IN1
f2h_WDATA[43] => f2h_WDATA[43].IN1
f2h_WDATA[44] => f2h_WDATA[44].IN1
f2h_WDATA[45] => f2h_WDATA[45].IN1
f2h_WDATA[46] => f2h_WDATA[46].IN1
f2h_WDATA[47] => f2h_WDATA[47].IN1
f2h_WDATA[48] => f2h_WDATA[48].IN1
f2h_WDATA[49] => f2h_WDATA[49].IN1
f2h_WDATA[50] => f2h_WDATA[50].IN1
f2h_WDATA[51] => f2h_WDATA[51].IN1
f2h_WDATA[52] => f2h_WDATA[52].IN1
f2h_WDATA[53] => f2h_WDATA[53].IN1
f2h_WDATA[54] => f2h_WDATA[54].IN1
f2h_WDATA[55] => f2h_WDATA[55].IN1
f2h_WDATA[56] => f2h_WDATA[56].IN1
f2h_WDATA[57] => f2h_WDATA[57].IN1
f2h_WDATA[58] => f2h_WDATA[58].IN1
f2h_WDATA[59] => f2h_WDATA[59].IN1
f2h_WDATA[60] => f2h_WDATA[60].IN1
f2h_WDATA[61] => f2h_WDATA[61].IN1
f2h_WDATA[62] => f2h_WDATA[62].IN1
f2h_WDATA[63] => f2h_WDATA[63].IN1
f2h_WSTRB[0] => f2h_WSTRB[0].IN1
f2h_WSTRB[1] => f2h_WSTRB[1].IN1
f2h_WSTRB[2] => f2h_WSTRB[2].IN1
f2h_WSTRB[3] => f2h_WSTRB[3].IN1
f2h_WSTRB[4] => f2h_WSTRB[4].IN1
f2h_WSTRB[5] => f2h_WSTRB[5].IN1
f2h_WSTRB[6] => f2h_WSTRB[6].IN1
f2h_WSTRB[7] => f2h_WSTRB[7].IN1
f2h_WLAST => f2h_WLAST.IN1
f2h_WVALID => f2h_WVALID.IN1
f2h_WREADY <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_WREADY
f2h_BID[0] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_BID
f2h_BID[1] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_BID
f2h_BID[2] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_BID
f2h_BID[3] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_BID
f2h_BID[4] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_BID
f2h_BID[5] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_BID
f2h_BID[6] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_BID
f2h_BID[7] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_BID
f2h_BRESP[0] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_BRESP
f2h_BRESP[1] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_BRESP
f2h_BVALID <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_BVALID
f2h_BREADY => f2h_BREADY.IN1
f2h_ARID[0] => f2h_ARID[0].IN1
f2h_ARID[1] => f2h_ARID[1].IN1
f2h_ARID[2] => f2h_ARID[2].IN1
f2h_ARID[3] => f2h_ARID[3].IN1
f2h_ARID[4] => f2h_ARID[4].IN1
f2h_ARID[5] => f2h_ARID[5].IN1
f2h_ARID[6] => f2h_ARID[6].IN1
f2h_ARID[7] => f2h_ARID[7].IN1
f2h_ARADDR[0] => f2h_ARADDR[0].IN1
f2h_ARADDR[1] => f2h_ARADDR[1].IN1
f2h_ARADDR[2] => f2h_ARADDR[2].IN1
f2h_ARADDR[3] => f2h_ARADDR[3].IN1
f2h_ARADDR[4] => f2h_ARADDR[4].IN1
f2h_ARADDR[5] => f2h_ARADDR[5].IN1
f2h_ARADDR[6] => f2h_ARADDR[6].IN1
f2h_ARADDR[7] => f2h_ARADDR[7].IN1
f2h_ARADDR[8] => f2h_ARADDR[8].IN1
f2h_ARADDR[9] => f2h_ARADDR[9].IN1
f2h_ARADDR[10] => f2h_ARADDR[10].IN1
f2h_ARADDR[11] => f2h_ARADDR[11].IN1
f2h_ARADDR[12] => f2h_ARADDR[12].IN1
f2h_ARADDR[13] => f2h_ARADDR[13].IN1
f2h_ARADDR[14] => f2h_ARADDR[14].IN1
f2h_ARADDR[15] => f2h_ARADDR[15].IN1
f2h_ARADDR[16] => f2h_ARADDR[16].IN1
f2h_ARADDR[17] => f2h_ARADDR[17].IN1
f2h_ARADDR[18] => f2h_ARADDR[18].IN1
f2h_ARADDR[19] => f2h_ARADDR[19].IN1
f2h_ARADDR[20] => f2h_ARADDR[20].IN1
f2h_ARADDR[21] => f2h_ARADDR[21].IN1
f2h_ARADDR[22] => f2h_ARADDR[22].IN1
f2h_ARADDR[23] => f2h_ARADDR[23].IN1
f2h_ARADDR[24] => f2h_ARADDR[24].IN1
f2h_ARADDR[25] => f2h_ARADDR[25].IN1
f2h_ARADDR[26] => f2h_ARADDR[26].IN1
f2h_ARADDR[27] => f2h_ARADDR[27].IN1
f2h_ARADDR[28] => f2h_ARADDR[28].IN1
f2h_ARADDR[29] => f2h_ARADDR[29].IN1
f2h_ARADDR[30] => f2h_ARADDR[30].IN1
f2h_ARADDR[31] => f2h_ARADDR[31].IN1
f2h_ARLEN[0] => f2h_ARLEN[0].IN1
f2h_ARLEN[1] => f2h_ARLEN[1].IN1
f2h_ARLEN[2] => f2h_ARLEN[2].IN1
f2h_ARLEN[3] => f2h_ARLEN[3].IN1
f2h_ARSIZE[0] => f2h_ARSIZE[0].IN1
f2h_ARSIZE[1] => f2h_ARSIZE[1].IN1
f2h_ARSIZE[2] => f2h_ARSIZE[2].IN1
f2h_ARBURST[0] => f2h_ARBURST[0].IN1
f2h_ARBURST[1] => f2h_ARBURST[1].IN1
f2h_ARLOCK[0] => f2h_ARLOCK[0].IN1
f2h_ARLOCK[1] => f2h_ARLOCK[1].IN1
f2h_ARCACHE[0] => f2h_ARCACHE[0].IN1
f2h_ARCACHE[1] => f2h_ARCACHE[1].IN1
f2h_ARCACHE[2] => f2h_ARCACHE[2].IN1
f2h_ARCACHE[3] => f2h_ARCACHE[3].IN1
f2h_ARPROT[0] => f2h_ARPROT[0].IN1
f2h_ARPROT[1] => f2h_ARPROT[1].IN1
f2h_ARPROT[2] => f2h_ARPROT[2].IN1
f2h_ARVALID => f2h_ARVALID.IN1
f2h_ARREADY <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_ARREADY
f2h_ARUSER[0] => f2h_ARUSER[0].IN1
f2h_ARUSER[1] => f2h_ARUSER[1].IN1
f2h_ARUSER[2] => f2h_ARUSER[2].IN1
f2h_ARUSER[3] => f2h_ARUSER[3].IN1
f2h_ARUSER[4] => f2h_ARUSER[4].IN1
f2h_RID[0] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RID
f2h_RID[1] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RID
f2h_RID[2] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RID
f2h_RID[3] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RID
f2h_RID[4] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RID
f2h_RID[5] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RID
f2h_RID[6] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RID
f2h_RID[7] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RID
f2h_RDATA[0] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[1] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[2] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[3] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[4] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[5] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[6] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[7] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[8] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[9] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[10] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[11] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[12] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[13] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[14] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[15] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[16] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[17] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[18] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[19] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[20] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[21] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[22] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[23] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[24] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[25] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[26] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[27] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[28] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[29] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[30] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[31] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[32] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[33] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[34] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[35] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[36] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[37] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[38] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[39] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[40] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[41] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[42] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[43] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[44] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[45] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[46] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[47] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[48] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[49] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[50] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[51] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[52] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[53] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[54] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[55] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[56] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[57] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[58] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[59] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[60] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[61] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[62] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[63] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RRESP[0] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RRESP
f2h_RRESP[1] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RRESP
f2h_RLAST <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RLAST
f2h_RVALID <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.f2h_RVALID
f2h_RREADY => f2h_RREADY.IN1
h2f_lw_axi_clk => h2f_lw_axi_clk.IN1
h2f_lw_AWID[0] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWID
h2f_lw_AWID[1] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWID
h2f_lw_AWID[2] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWID
h2f_lw_AWID[3] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWID
h2f_lw_AWID[4] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWID
h2f_lw_AWID[5] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWID
h2f_lw_AWID[6] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWID
h2f_lw_AWID[7] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWID
h2f_lw_AWID[8] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWID
h2f_lw_AWID[9] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWID
h2f_lw_AWID[10] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWID
h2f_lw_AWID[11] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWID
h2f_lw_AWADDR[0] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[1] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[2] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[3] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[4] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[5] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[6] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[7] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[8] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[9] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[10] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[11] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[12] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[13] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[14] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[15] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[16] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[17] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[18] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[19] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[20] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWLEN[0] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWLEN
h2f_lw_AWLEN[1] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWLEN
h2f_lw_AWLEN[2] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWLEN
h2f_lw_AWLEN[3] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWLEN
h2f_lw_AWSIZE[0] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWSIZE
h2f_lw_AWSIZE[1] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWSIZE
h2f_lw_AWSIZE[2] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWSIZE
h2f_lw_AWBURST[0] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWBURST
h2f_lw_AWBURST[1] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWBURST
h2f_lw_AWLOCK[0] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWLOCK
h2f_lw_AWLOCK[1] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWLOCK
h2f_lw_AWCACHE[0] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWCACHE
h2f_lw_AWCACHE[1] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWCACHE
h2f_lw_AWCACHE[2] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWCACHE
h2f_lw_AWCACHE[3] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWCACHE
h2f_lw_AWPROT[0] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWPROT
h2f_lw_AWPROT[1] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWPROT
h2f_lw_AWPROT[2] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWPROT
h2f_lw_AWVALID <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWVALID
h2f_lw_AWREADY => h2f_lw_AWREADY.IN1
h2f_lw_WID[0] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WID
h2f_lw_WID[1] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WID
h2f_lw_WID[2] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WID
h2f_lw_WID[3] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WID
h2f_lw_WID[4] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WID
h2f_lw_WID[5] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WID
h2f_lw_WID[6] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WID
h2f_lw_WID[7] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WID
h2f_lw_WID[8] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WID
h2f_lw_WID[9] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WID
h2f_lw_WID[10] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WID
h2f_lw_WID[11] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WID
h2f_lw_WDATA[0] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[1] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[2] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[3] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[4] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[5] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[6] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[7] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[8] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[9] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[10] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[11] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[12] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[13] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[14] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[15] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[16] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[17] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[18] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[19] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[20] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[21] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[22] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[23] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[24] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[25] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[26] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[27] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[28] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[29] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[30] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[31] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WSTRB[0] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WSTRB
h2f_lw_WSTRB[1] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WSTRB
h2f_lw_WSTRB[2] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WSTRB
h2f_lw_WSTRB[3] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WSTRB
h2f_lw_WLAST <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WLAST
h2f_lw_WVALID <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WVALID
h2f_lw_WREADY => h2f_lw_WREADY.IN1
h2f_lw_BID[0] => h2f_lw_BID[0].IN1
h2f_lw_BID[1] => h2f_lw_BID[1].IN1
h2f_lw_BID[2] => h2f_lw_BID[2].IN1
h2f_lw_BID[3] => h2f_lw_BID[3].IN1
h2f_lw_BID[4] => h2f_lw_BID[4].IN1
h2f_lw_BID[5] => h2f_lw_BID[5].IN1
h2f_lw_BID[6] => h2f_lw_BID[6].IN1
h2f_lw_BID[7] => h2f_lw_BID[7].IN1
h2f_lw_BID[8] => h2f_lw_BID[8].IN1
h2f_lw_BID[9] => h2f_lw_BID[9].IN1
h2f_lw_BID[10] => h2f_lw_BID[10].IN1
h2f_lw_BID[11] => h2f_lw_BID[11].IN1
h2f_lw_BRESP[0] => h2f_lw_BRESP[0].IN1
h2f_lw_BRESP[1] => h2f_lw_BRESP[1].IN1
h2f_lw_BVALID => h2f_lw_BVALID.IN1
h2f_lw_BREADY <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_BREADY
h2f_lw_ARID[0] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARID
h2f_lw_ARID[1] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARID
h2f_lw_ARID[2] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARID
h2f_lw_ARID[3] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARID
h2f_lw_ARID[4] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARID
h2f_lw_ARID[5] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARID
h2f_lw_ARID[6] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARID
h2f_lw_ARID[7] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARID
h2f_lw_ARID[8] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARID
h2f_lw_ARID[9] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARID
h2f_lw_ARID[10] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARID
h2f_lw_ARID[11] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARID
h2f_lw_ARADDR[0] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[1] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[2] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[3] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[4] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[5] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[6] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[7] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[8] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[9] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[10] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[11] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[12] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[13] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[14] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[15] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[16] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[17] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[18] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[19] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[20] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARLEN[0] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARLEN
h2f_lw_ARLEN[1] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARLEN
h2f_lw_ARLEN[2] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARLEN
h2f_lw_ARLEN[3] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARLEN
h2f_lw_ARSIZE[0] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARSIZE
h2f_lw_ARSIZE[1] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARSIZE
h2f_lw_ARSIZE[2] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARSIZE
h2f_lw_ARBURST[0] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARBURST
h2f_lw_ARBURST[1] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARBURST
h2f_lw_ARLOCK[0] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARLOCK
h2f_lw_ARLOCK[1] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARLOCK
h2f_lw_ARCACHE[0] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARCACHE
h2f_lw_ARCACHE[1] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARCACHE
h2f_lw_ARCACHE[2] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARCACHE
h2f_lw_ARCACHE[3] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARCACHE
h2f_lw_ARPROT[0] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARPROT
h2f_lw_ARPROT[1] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARPROT
h2f_lw_ARPROT[2] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARPROT
h2f_lw_ARVALID <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARVALID
h2f_lw_ARREADY => h2f_lw_ARREADY.IN1
h2f_lw_RID[0] => h2f_lw_RID[0].IN1
h2f_lw_RID[1] => h2f_lw_RID[1].IN1
h2f_lw_RID[2] => h2f_lw_RID[2].IN1
h2f_lw_RID[3] => h2f_lw_RID[3].IN1
h2f_lw_RID[4] => h2f_lw_RID[4].IN1
h2f_lw_RID[5] => h2f_lw_RID[5].IN1
h2f_lw_RID[6] => h2f_lw_RID[6].IN1
h2f_lw_RID[7] => h2f_lw_RID[7].IN1
h2f_lw_RID[8] => h2f_lw_RID[8].IN1
h2f_lw_RID[9] => h2f_lw_RID[9].IN1
h2f_lw_RID[10] => h2f_lw_RID[10].IN1
h2f_lw_RID[11] => h2f_lw_RID[11].IN1
h2f_lw_RDATA[0] => h2f_lw_RDATA[0].IN1
h2f_lw_RDATA[1] => h2f_lw_RDATA[1].IN1
h2f_lw_RDATA[2] => h2f_lw_RDATA[2].IN1
h2f_lw_RDATA[3] => h2f_lw_RDATA[3].IN1
h2f_lw_RDATA[4] => h2f_lw_RDATA[4].IN1
h2f_lw_RDATA[5] => h2f_lw_RDATA[5].IN1
h2f_lw_RDATA[6] => h2f_lw_RDATA[6].IN1
h2f_lw_RDATA[7] => h2f_lw_RDATA[7].IN1
h2f_lw_RDATA[8] => h2f_lw_RDATA[8].IN1
h2f_lw_RDATA[9] => h2f_lw_RDATA[9].IN1
h2f_lw_RDATA[10] => h2f_lw_RDATA[10].IN1
h2f_lw_RDATA[11] => h2f_lw_RDATA[11].IN1
h2f_lw_RDATA[12] => h2f_lw_RDATA[12].IN1
h2f_lw_RDATA[13] => h2f_lw_RDATA[13].IN1
h2f_lw_RDATA[14] => h2f_lw_RDATA[14].IN1
h2f_lw_RDATA[15] => h2f_lw_RDATA[15].IN1
h2f_lw_RDATA[16] => h2f_lw_RDATA[16].IN1
h2f_lw_RDATA[17] => h2f_lw_RDATA[17].IN1
h2f_lw_RDATA[18] => h2f_lw_RDATA[18].IN1
h2f_lw_RDATA[19] => h2f_lw_RDATA[19].IN1
h2f_lw_RDATA[20] => h2f_lw_RDATA[20].IN1
h2f_lw_RDATA[21] => h2f_lw_RDATA[21].IN1
h2f_lw_RDATA[22] => h2f_lw_RDATA[22].IN1
h2f_lw_RDATA[23] => h2f_lw_RDATA[23].IN1
h2f_lw_RDATA[24] => h2f_lw_RDATA[24].IN1
h2f_lw_RDATA[25] => h2f_lw_RDATA[25].IN1
h2f_lw_RDATA[26] => h2f_lw_RDATA[26].IN1
h2f_lw_RDATA[27] => h2f_lw_RDATA[27].IN1
h2f_lw_RDATA[28] => h2f_lw_RDATA[28].IN1
h2f_lw_RDATA[29] => h2f_lw_RDATA[29].IN1
h2f_lw_RDATA[30] => h2f_lw_RDATA[30].IN1
h2f_lw_RDATA[31] => h2f_lw_RDATA[31].IN1
h2f_lw_RRESP[0] => h2f_lw_RRESP[0].IN1
h2f_lw_RRESP[1] => h2f_lw_RRESP[1].IN1
h2f_lw_RLAST => h2f_lw_RLAST.IN1
h2f_lw_RVALID => h2f_lw_RVALID.IN1
h2f_lw_RREADY <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_RREADY
h2f_axi_clk => h2f_axi_clk.IN1
h2f_AWID[0] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWID
h2f_AWID[1] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWID
h2f_AWID[2] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWID
h2f_AWID[3] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWID
h2f_AWID[4] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWID
h2f_AWID[5] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWID
h2f_AWID[6] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWID
h2f_AWID[7] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWID
h2f_AWID[8] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWID
h2f_AWID[9] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWID
h2f_AWID[10] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWID
h2f_AWID[11] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWID
h2f_AWADDR[0] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[1] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[2] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[3] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[4] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[5] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[6] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[7] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[8] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[9] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[10] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[11] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[12] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[13] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[14] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[15] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[16] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[17] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[18] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[19] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[20] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[21] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[22] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[23] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[24] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[25] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[26] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[27] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[28] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[29] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWLEN[0] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWLEN
h2f_AWLEN[1] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWLEN
h2f_AWLEN[2] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWLEN
h2f_AWLEN[3] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWLEN
h2f_AWSIZE[0] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWSIZE
h2f_AWSIZE[1] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWSIZE
h2f_AWSIZE[2] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWSIZE
h2f_AWBURST[0] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWBURST
h2f_AWBURST[1] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWBURST
h2f_AWLOCK[0] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWLOCK
h2f_AWLOCK[1] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWLOCK
h2f_AWCACHE[0] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWCACHE
h2f_AWCACHE[1] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWCACHE
h2f_AWCACHE[2] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWCACHE
h2f_AWCACHE[3] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWCACHE
h2f_AWPROT[0] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWPROT
h2f_AWPROT[1] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWPROT
h2f_AWPROT[2] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWPROT
h2f_AWVALID <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWVALID
h2f_AWREADY => h2f_AWREADY.IN1
h2f_WID[0] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WID
h2f_WID[1] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WID
h2f_WID[2] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WID
h2f_WID[3] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WID
h2f_WID[4] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WID
h2f_WID[5] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WID
h2f_WID[6] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WID
h2f_WID[7] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WID
h2f_WID[8] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WID
h2f_WID[9] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WID
h2f_WID[10] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WID
h2f_WID[11] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WID
h2f_WDATA[0] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[1] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[2] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[3] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[4] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[5] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[6] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[7] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[8] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[9] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[10] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[11] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[12] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[13] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[14] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[15] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[16] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[17] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[18] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[19] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[20] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[21] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[22] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[23] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[24] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[25] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[26] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[27] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[28] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[29] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[30] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[31] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[32] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[33] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[34] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[35] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[36] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[37] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[38] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[39] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[40] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[41] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[42] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[43] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[44] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[45] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[46] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[47] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[48] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[49] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[50] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[51] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[52] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[53] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[54] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[55] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[56] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[57] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[58] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[59] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[60] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[61] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[62] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[63] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WSTRB[0] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WSTRB
h2f_WSTRB[1] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WSTRB
h2f_WSTRB[2] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WSTRB
h2f_WSTRB[3] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WSTRB
h2f_WSTRB[4] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WSTRB
h2f_WSTRB[5] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WSTRB
h2f_WSTRB[6] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WSTRB
h2f_WSTRB[7] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WSTRB
h2f_WLAST <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WLAST
h2f_WVALID <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_WVALID
h2f_WREADY => h2f_WREADY.IN1
h2f_BID[0] => h2f_BID[0].IN1
h2f_BID[1] => h2f_BID[1].IN1
h2f_BID[2] => h2f_BID[2].IN1
h2f_BID[3] => h2f_BID[3].IN1
h2f_BID[4] => h2f_BID[4].IN1
h2f_BID[5] => h2f_BID[5].IN1
h2f_BID[6] => h2f_BID[6].IN1
h2f_BID[7] => h2f_BID[7].IN1
h2f_BID[8] => h2f_BID[8].IN1
h2f_BID[9] => h2f_BID[9].IN1
h2f_BID[10] => h2f_BID[10].IN1
h2f_BID[11] => h2f_BID[11].IN1
h2f_BRESP[0] => h2f_BRESP[0].IN1
h2f_BRESP[1] => h2f_BRESP[1].IN1
h2f_BVALID => h2f_BVALID.IN1
h2f_BREADY <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_BREADY
h2f_ARID[0] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARID
h2f_ARID[1] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARID
h2f_ARID[2] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARID
h2f_ARID[3] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARID
h2f_ARID[4] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARID
h2f_ARID[5] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARID
h2f_ARID[6] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARID
h2f_ARID[7] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARID
h2f_ARID[8] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARID
h2f_ARID[9] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARID
h2f_ARID[10] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARID
h2f_ARID[11] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARID
h2f_ARADDR[0] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[1] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[2] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[3] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[4] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[5] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[6] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[7] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[8] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[9] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[10] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[11] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[12] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[13] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[14] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[15] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[16] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[17] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[18] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[19] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[20] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[21] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[22] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[23] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[24] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[25] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[26] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[27] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[28] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[29] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARLEN[0] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARLEN
h2f_ARLEN[1] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARLEN
h2f_ARLEN[2] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARLEN
h2f_ARLEN[3] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARLEN
h2f_ARSIZE[0] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARSIZE
h2f_ARSIZE[1] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARSIZE
h2f_ARSIZE[2] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARSIZE
h2f_ARBURST[0] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARBURST
h2f_ARBURST[1] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARBURST
h2f_ARLOCK[0] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARLOCK
h2f_ARLOCK[1] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARLOCK
h2f_ARCACHE[0] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARCACHE
h2f_ARCACHE[1] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARCACHE
h2f_ARCACHE[2] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARCACHE
h2f_ARCACHE[3] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARCACHE
h2f_ARPROT[0] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARPROT
h2f_ARPROT[1] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARPROT
h2f_ARPROT[2] <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARPROT
h2f_ARVALID <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARVALID
h2f_ARREADY => h2f_ARREADY.IN1
h2f_RID[0] => h2f_RID[0].IN1
h2f_RID[1] => h2f_RID[1].IN1
h2f_RID[2] => h2f_RID[2].IN1
h2f_RID[3] => h2f_RID[3].IN1
h2f_RID[4] => h2f_RID[4].IN1
h2f_RID[5] => h2f_RID[5].IN1
h2f_RID[6] => h2f_RID[6].IN1
h2f_RID[7] => h2f_RID[7].IN1
h2f_RID[8] => h2f_RID[8].IN1
h2f_RID[9] => h2f_RID[9].IN1
h2f_RID[10] => h2f_RID[10].IN1
h2f_RID[11] => h2f_RID[11].IN1
h2f_RDATA[0] => h2f_RDATA[0].IN1
h2f_RDATA[1] => h2f_RDATA[1].IN1
h2f_RDATA[2] => h2f_RDATA[2].IN1
h2f_RDATA[3] => h2f_RDATA[3].IN1
h2f_RDATA[4] => h2f_RDATA[4].IN1
h2f_RDATA[5] => h2f_RDATA[5].IN1
h2f_RDATA[6] => h2f_RDATA[6].IN1
h2f_RDATA[7] => h2f_RDATA[7].IN1
h2f_RDATA[8] => h2f_RDATA[8].IN1
h2f_RDATA[9] => h2f_RDATA[9].IN1
h2f_RDATA[10] => h2f_RDATA[10].IN1
h2f_RDATA[11] => h2f_RDATA[11].IN1
h2f_RDATA[12] => h2f_RDATA[12].IN1
h2f_RDATA[13] => h2f_RDATA[13].IN1
h2f_RDATA[14] => h2f_RDATA[14].IN1
h2f_RDATA[15] => h2f_RDATA[15].IN1
h2f_RDATA[16] => h2f_RDATA[16].IN1
h2f_RDATA[17] => h2f_RDATA[17].IN1
h2f_RDATA[18] => h2f_RDATA[18].IN1
h2f_RDATA[19] => h2f_RDATA[19].IN1
h2f_RDATA[20] => h2f_RDATA[20].IN1
h2f_RDATA[21] => h2f_RDATA[21].IN1
h2f_RDATA[22] => h2f_RDATA[22].IN1
h2f_RDATA[23] => h2f_RDATA[23].IN1
h2f_RDATA[24] => h2f_RDATA[24].IN1
h2f_RDATA[25] => h2f_RDATA[25].IN1
h2f_RDATA[26] => h2f_RDATA[26].IN1
h2f_RDATA[27] => h2f_RDATA[27].IN1
h2f_RDATA[28] => h2f_RDATA[28].IN1
h2f_RDATA[29] => h2f_RDATA[29].IN1
h2f_RDATA[30] => h2f_RDATA[30].IN1
h2f_RDATA[31] => h2f_RDATA[31].IN1
h2f_RDATA[32] => h2f_RDATA[32].IN1
h2f_RDATA[33] => h2f_RDATA[33].IN1
h2f_RDATA[34] => h2f_RDATA[34].IN1
h2f_RDATA[35] => h2f_RDATA[35].IN1
h2f_RDATA[36] => h2f_RDATA[36].IN1
h2f_RDATA[37] => h2f_RDATA[37].IN1
h2f_RDATA[38] => h2f_RDATA[38].IN1
h2f_RDATA[39] => h2f_RDATA[39].IN1
h2f_RDATA[40] => h2f_RDATA[40].IN1
h2f_RDATA[41] => h2f_RDATA[41].IN1
h2f_RDATA[42] => h2f_RDATA[42].IN1
h2f_RDATA[43] => h2f_RDATA[43].IN1
h2f_RDATA[44] => h2f_RDATA[44].IN1
h2f_RDATA[45] => h2f_RDATA[45].IN1
h2f_RDATA[46] => h2f_RDATA[46].IN1
h2f_RDATA[47] => h2f_RDATA[47].IN1
h2f_RDATA[48] => h2f_RDATA[48].IN1
h2f_RDATA[49] => h2f_RDATA[49].IN1
h2f_RDATA[50] => h2f_RDATA[50].IN1
h2f_RDATA[51] => h2f_RDATA[51].IN1
h2f_RDATA[52] => h2f_RDATA[52].IN1
h2f_RDATA[53] => h2f_RDATA[53].IN1
h2f_RDATA[54] => h2f_RDATA[54].IN1
h2f_RDATA[55] => h2f_RDATA[55].IN1
h2f_RDATA[56] => h2f_RDATA[56].IN1
h2f_RDATA[57] => h2f_RDATA[57].IN1
h2f_RDATA[58] => h2f_RDATA[58].IN1
h2f_RDATA[59] => h2f_RDATA[59].IN1
h2f_RDATA[60] => h2f_RDATA[60].IN1
h2f_RDATA[61] => h2f_RDATA[61].IN1
h2f_RDATA[62] => h2f_RDATA[62].IN1
h2f_RDATA[63] => h2f_RDATA[63].IN1
h2f_RRESP[0] => h2f_RRESP[0].IN1
h2f_RRESP[1] => h2f_RRESP[1].IN1
h2f_RLAST => h2f_RLAST.IN1
h2f_RVALID => h2f_RVALID.IN1
h2f_RREADY <= soc_system_hps_0_fpga_interfaces:fpga_interfaces.h2f_RREADY
f2h_irq_p0[0] => f2h_irq_p0[0].IN1
f2h_irq_p0[1] => f2h_irq_p0[1].IN1
f2h_irq_p0[2] => f2h_irq_p0[2].IN1
f2h_irq_p0[3] => f2h_irq_p0[3].IN1
f2h_irq_p0[4] => f2h_irq_p0[4].IN1
f2h_irq_p0[5] => f2h_irq_p0[5].IN1
f2h_irq_p0[6] => f2h_irq_p0[6].IN1
f2h_irq_p0[7] => f2h_irq_p0[7].IN1
f2h_irq_p0[8] => f2h_irq_p0[8].IN1
f2h_irq_p0[9] => f2h_irq_p0[9].IN1
f2h_irq_p0[10] => f2h_irq_p0[10].IN1
f2h_irq_p0[11] => f2h_irq_p0[11].IN1
f2h_irq_p0[12] => f2h_irq_p0[12].IN1
f2h_irq_p0[13] => f2h_irq_p0[13].IN1
f2h_irq_p0[14] => f2h_irq_p0[14].IN1
f2h_irq_p0[15] => f2h_irq_p0[15].IN1
f2h_irq_p0[16] => f2h_irq_p0[16].IN1
f2h_irq_p0[17] => f2h_irq_p0[17].IN1
f2h_irq_p0[18] => f2h_irq_p0[18].IN1
f2h_irq_p0[19] => f2h_irq_p0[19].IN1
f2h_irq_p0[20] => f2h_irq_p0[20].IN1
f2h_irq_p0[21] => f2h_irq_p0[21].IN1
f2h_irq_p0[22] => f2h_irq_p0[22].IN1
f2h_irq_p0[23] => f2h_irq_p0[23].IN1
f2h_irq_p0[24] => f2h_irq_p0[24].IN1
f2h_irq_p0[25] => f2h_irq_p0[25].IN1
f2h_irq_p0[26] => f2h_irq_p0[26].IN1
f2h_irq_p0[27] => f2h_irq_p0[27].IN1
f2h_irq_p0[28] => f2h_irq_p0[28].IN1
f2h_irq_p0[29] => f2h_irq_p0[29].IN1
f2h_irq_p0[30] => f2h_irq_p0[30].IN1
f2h_irq_p0[31] => f2h_irq_p0[31].IN1
f2h_irq_p1[0] => f2h_irq_p1[0].IN1
f2h_irq_p1[1] => f2h_irq_p1[1].IN1
f2h_irq_p1[2] => f2h_irq_p1[2].IN1
f2h_irq_p1[3] => f2h_irq_p1[3].IN1
f2h_irq_p1[4] => f2h_irq_p1[4].IN1
f2h_irq_p1[5] => f2h_irq_p1[5].IN1
f2h_irq_p1[6] => f2h_irq_p1[6].IN1
f2h_irq_p1[7] => f2h_irq_p1[7].IN1
f2h_irq_p1[8] => f2h_irq_p1[8].IN1
f2h_irq_p1[9] => f2h_irq_p1[9].IN1
f2h_irq_p1[10] => f2h_irq_p1[10].IN1
f2h_irq_p1[11] => f2h_irq_p1[11].IN1
f2h_irq_p1[12] => f2h_irq_p1[12].IN1
f2h_irq_p1[13] => f2h_irq_p1[13].IN1
f2h_irq_p1[14] => f2h_irq_p1[14].IN1
f2h_irq_p1[15] => f2h_irq_p1[15].IN1
f2h_irq_p1[16] => f2h_irq_p1[16].IN1
f2h_irq_p1[17] => f2h_irq_p1[17].IN1
f2h_irq_p1[18] => f2h_irq_p1[18].IN1
f2h_irq_p1[19] => f2h_irq_p1[19].IN1
f2h_irq_p1[20] => f2h_irq_p1[20].IN1
f2h_irq_p1[21] => f2h_irq_p1[21].IN1
f2h_irq_p1[22] => f2h_irq_p1[22].IN1
f2h_irq_p1[23] => f2h_irq_p1[23].IN1
f2h_irq_p1[24] => f2h_irq_p1[24].IN1
f2h_irq_p1[25] => f2h_irq_p1[25].IN1
f2h_irq_p1[26] => f2h_irq_p1[26].IN1
f2h_irq_p1[27] => f2h_irq_p1[27].IN1
f2h_irq_p1[28] => f2h_irq_p1[28].IN1
f2h_irq_p1[29] => f2h_irq_p1[29].IN1
f2h_irq_p1[30] => f2h_irq_p1[30].IN1
f2h_irq_p1[31] => f2h_irq_p1[31].IN1
mem_a[0] <= soc_system_hps_0_hps_io:hps_io.mem_a
mem_a[1] <= soc_system_hps_0_hps_io:hps_io.mem_a
mem_a[2] <= soc_system_hps_0_hps_io:hps_io.mem_a
mem_a[3] <= soc_system_hps_0_hps_io:hps_io.mem_a
mem_a[4] <= soc_system_hps_0_hps_io:hps_io.mem_a
mem_a[5] <= soc_system_hps_0_hps_io:hps_io.mem_a
mem_a[6] <= soc_system_hps_0_hps_io:hps_io.mem_a
mem_a[7] <= soc_system_hps_0_hps_io:hps_io.mem_a
mem_a[8] <= soc_system_hps_0_hps_io:hps_io.mem_a
mem_a[9] <= soc_system_hps_0_hps_io:hps_io.mem_a
mem_a[10] <= soc_system_hps_0_hps_io:hps_io.mem_a
mem_a[11] <= soc_system_hps_0_hps_io:hps_io.mem_a
mem_a[12] <= soc_system_hps_0_hps_io:hps_io.mem_a
mem_a[13] <= soc_system_hps_0_hps_io:hps_io.mem_a
mem_a[14] <= soc_system_hps_0_hps_io:hps_io.mem_a
mem_ba[0] <= soc_system_hps_0_hps_io:hps_io.mem_ba
mem_ba[1] <= soc_system_hps_0_hps_io:hps_io.mem_ba
mem_ba[2] <= soc_system_hps_0_hps_io:hps_io.mem_ba
mem_ck <= soc_system_hps_0_hps_io:hps_io.mem_ck
mem_ck_n <= soc_system_hps_0_hps_io:hps_io.mem_ck_n
mem_cke <= soc_system_hps_0_hps_io:hps_io.mem_cke
mem_cs_n <= soc_system_hps_0_hps_io:hps_io.mem_cs_n
mem_ras_n <= soc_system_hps_0_hps_io:hps_io.mem_ras_n
mem_cas_n <= soc_system_hps_0_hps_io:hps_io.mem_cas_n
mem_we_n <= soc_system_hps_0_hps_io:hps_io.mem_we_n
mem_reset_n <= soc_system_hps_0_hps_io:hps_io.mem_reset_n
mem_dq[0] <> soc_system_hps_0_hps_io:hps_io.mem_dq
mem_dq[1] <> soc_system_hps_0_hps_io:hps_io.mem_dq
mem_dq[2] <> soc_system_hps_0_hps_io:hps_io.mem_dq
mem_dq[3] <> soc_system_hps_0_hps_io:hps_io.mem_dq
mem_dq[4] <> soc_system_hps_0_hps_io:hps_io.mem_dq
mem_dq[5] <> soc_system_hps_0_hps_io:hps_io.mem_dq
mem_dq[6] <> soc_system_hps_0_hps_io:hps_io.mem_dq
mem_dq[7] <> soc_system_hps_0_hps_io:hps_io.mem_dq
mem_dq[8] <> soc_system_hps_0_hps_io:hps_io.mem_dq
mem_dq[9] <> soc_system_hps_0_hps_io:hps_io.mem_dq
mem_dq[10] <> soc_system_hps_0_hps_io:hps_io.mem_dq
mem_dq[11] <> soc_system_hps_0_hps_io:hps_io.mem_dq
mem_dq[12] <> soc_system_hps_0_hps_io:hps_io.mem_dq
mem_dq[13] <> soc_system_hps_0_hps_io:hps_io.mem_dq
mem_dq[14] <> soc_system_hps_0_hps_io:hps_io.mem_dq
mem_dq[15] <> soc_system_hps_0_hps_io:hps_io.mem_dq
mem_dq[16] <> soc_system_hps_0_hps_io:hps_io.mem_dq
mem_dq[17] <> soc_system_hps_0_hps_io:hps_io.mem_dq
mem_dq[18] <> soc_system_hps_0_hps_io:hps_io.mem_dq
mem_dq[19] <> soc_system_hps_0_hps_io:hps_io.mem_dq
mem_dq[20] <> soc_system_hps_0_hps_io:hps_io.mem_dq
mem_dq[21] <> soc_system_hps_0_hps_io:hps_io.mem_dq
mem_dq[22] <> soc_system_hps_0_hps_io:hps_io.mem_dq
mem_dq[23] <> soc_system_hps_0_hps_io:hps_io.mem_dq
mem_dq[24] <> soc_system_hps_0_hps_io:hps_io.mem_dq
mem_dq[25] <> soc_system_hps_0_hps_io:hps_io.mem_dq
mem_dq[26] <> soc_system_hps_0_hps_io:hps_io.mem_dq
mem_dq[27] <> soc_system_hps_0_hps_io:hps_io.mem_dq
mem_dq[28] <> soc_system_hps_0_hps_io:hps_io.mem_dq
mem_dq[29] <> soc_system_hps_0_hps_io:hps_io.mem_dq
mem_dq[30] <> soc_system_hps_0_hps_io:hps_io.mem_dq
mem_dq[31] <> soc_system_hps_0_hps_io:hps_io.mem_dq
mem_dqs[0] <> soc_system_hps_0_hps_io:hps_io.mem_dqs
mem_dqs[1] <> soc_system_hps_0_hps_io:hps_io.mem_dqs
mem_dqs[2] <> soc_system_hps_0_hps_io:hps_io.mem_dqs
mem_dqs[3] <> soc_system_hps_0_hps_io:hps_io.mem_dqs
mem_dqs_n[0] <> soc_system_hps_0_hps_io:hps_io.mem_dqs_n
mem_dqs_n[1] <> soc_system_hps_0_hps_io:hps_io.mem_dqs_n
mem_dqs_n[2] <> soc_system_hps_0_hps_io:hps_io.mem_dqs_n
mem_dqs_n[3] <> soc_system_hps_0_hps_io:hps_io.mem_dqs_n
mem_odt <= soc_system_hps_0_hps_io:hps_io.mem_odt
mem_dm[0] <= soc_system_hps_0_hps_io:hps_io.mem_dm
mem_dm[1] <= soc_system_hps_0_hps_io:hps_io.mem_dm
mem_dm[2] <= soc_system_hps_0_hps_io:hps_io.mem_dm
mem_dm[3] <= soc_system_hps_0_hps_io:hps_io.mem_dm
oct_rzqin => oct_rzqin.IN1
hps_io_emac1_inst_TX_CLK <= soc_system_hps_0_hps_io:hps_io.hps_io_emac1_inst_TX_CLK
hps_io_emac1_inst_TXD0 <= soc_system_hps_0_hps_io:hps_io.hps_io_emac1_inst_TXD0
hps_io_emac1_inst_TXD1 <= soc_system_hps_0_hps_io:hps_io.hps_io_emac1_inst_TXD1
hps_io_emac1_inst_TXD2 <= soc_system_hps_0_hps_io:hps_io.hps_io_emac1_inst_TXD2
hps_io_emac1_inst_TXD3 <= soc_system_hps_0_hps_io:hps_io.hps_io_emac1_inst_TXD3
hps_io_emac1_inst_RXD0 => hps_io_emac1_inst_RXD0.IN1
hps_io_emac1_inst_MDIO <> soc_system_hps_0_hps_io:hps_io.hps_io_emac1_inst_MDIO
hps_io_emac1_inst_MDC <= soc_system_hps_0_hps_io:hps_io.hps_io_emac1_inst_MDC
hps_io_emac1_inst_RX_CTL => hps_io_emac1_inst_RX_CTL.IN1
hps_io_emac1_inst_TX_CTL <= soc_system_hps_0_hps_io:hps_io.hps_io_emac1_inst_TX_CTL
hps_io_emac1_inst_RX_CLK => hps_io_emac1_inst_RX_CLK.IN1
hps_io_emac1_inst_RXD1 => hps_io_emac1_inst_RXD1.IN1
hps_io_emac1_inst_RXD2 => hps_io_emac1_inst_RXD2.IN1
hps_io_emac1_inst_RXD3 => hps_io_emac1_inst_RXD3.IN1
hps_io_qspi_inst_IO0 <> soc_system_hps_0_hps_io:hps_io.hps_io_qspi_inst_IO0
hps_io_qspi_inst_IO1 <> soc_system_hps_0_hps_io:hps_io.hps_io_qspi_inst_IO1
hps_io_qspi_inst_IO2 <> soc_system_hps_0_hps_io:hps_io.hps_io_qspi_inst_IO2
hps_io_qspi_inst_IO3 <> soc_system_hps_0_hps_io:hps_io.hps_io_qspi_inst_IO3
hps_io_qspi_inst_SS0 <= soc_system_hps_0_hps_io:hps_io.hps_io_qspi_inst_SS0
hps_io_qspi_inst_CLK <= soc_system_hps_0_hps_io:hps_io.hps_io_qspi_inst_CLK
hps_io_sdio_inst_CMD <> soc_system_hps_0_hps_io:hps_io.hps_io_sdio_inst_CMD
hps_io_sdio_inst_D0 <> soc_system_hps_0_hps_io:hps_io.hps_io_sdio_inst_D0
hps_io_sdio_inst_D1 <> soc_system_hps_0_hps_io:hps_io.hps_io_sdio_inst_D1
hps_io_sdio_inst_CLK <= soc_system_hps_0_hps_io:hps_io.hps_io_sdio_inst_CLK
hps_io_sdio_inst_D2 <> soc_system_hps_0_hps_io:hps_io.hps_io_sdio_inst_D2
hps_io_sdio_inst_D3 <> soc_system_hps_0_hps_io:hps_io.hps_io_sdio_inst_D3
hps_io_usb1_inst_D0 <> soc_system_hps_0_hps_io:hps_io.hps_io_usb1_inst_D0
hps_io_usb1_inst_D1 <> soc_system_hps_0_hps_io:hps_io.hps_io_usb1_inst_D1
hps_io_usb1_inst_D2 <> soc_system_hps_0_hps_io:hps_io.hps_io_usb1_inst_D2
hps_io_usb1_inst_D3 <> soc_system_hps_0_hps_io:hps_io.hps_io_usb1_inst_D3
hps_io_usb1_inst_D4 <> soc_system_hps_0_hps_io:hps_io.hps_io_usb1_inst_D4
hps_io_usb1_inst_D5 <> soc_system_hps_0_hps_io:hps_io.hps_io_usb1_inst_D5
hps_io_usb1_inst_D6 <> soc_system_hps_0_hps_io:hps_io.hps_io_usb1_inst_D6
hps_io_usb1_inst_D7 <> soc_system_hps_0_hps_io:hps_io.hps_io_usb1_inst_D7
hps_io_usb1_inst_CLK => hps_io_usb1_inst_CLK.IN1
hps_io_usb1_inst_STP <= soc_system_hps_0_hps_io:hps_io.hps_io_usb1_inst_STP
hps_io_usb1_inst_DIR => hps_io_usb1_inst_DIR.IN1
hps_io_usb1_inst_NXT => hps_io_usb1_inst_NXT.IN1
hps_io_spim1_inst_CLK <= soc_system_hps_0_hps_io:hps_io.hps_io_spim1_inst_CLK
hps_io_spim1_inst_MOSI <= soc_system_hps_0_hps_io:hps_io.hps_io_spim1_inst_MOSI
hps_io_spim1_inst_MISO => hps_io_spim1_inst_MISO.IN1
hps_io_spim1_inst_SS0 <= soc_system_hps_0_hps_io:hps_io.hps_io_spim1_inst_SS0
hps_io_uart0_inst_RX => hps_io_uart0_inst_RX.IN1
hps_io_uart0_inst_TX <= soc_system_hps_0_hps_io:hps_io.hps_io_uart0_inst_TX
hps_io_i2c0_inst_SDA <> soc_system_hps_0_hps_io:hps_io.hps_io_i2c0_inst_SDA
hps_io_i2c0_inst_SCL <> soc_system_hps_0_hps_io:hps_io.hps_io_i2c0_inst_SCL
hps_io_i2c1_inst_SDA <> soc_system_hps_0_hps_io:hps_io.hps_io_i2c1_inst_SDA
hps_io_i2c1_inst_SCL <> soc_system_hps_0_hps_io:hps_io.hps_io_i2c1_inst_SCL
hps_io_gpio_inst_GPIO09 <> soc_system_hps_0_hps_io:hps_io.hps_io_gpio_inst_GPIO09
hps_io_gpio_inst_GPIO35 <> soc_system_hps_0_hps_io:hps_io.hps_io_gpio_inst_GPIO35
hps_io_gpio_inst_GPIO40 <> soc_system_hps_0_hps_io:hps_io.hps_io_gpio_inst_GPIO40
hps_io_gpio_inst_GPIO48 <> soc_system_hps_0_hps_io:hps_io.hps_io_gpio_inst_GPIO48
hps_io_gpio_inst_GPIO53 <> soc_system_hps_0_hps_io:hps_io.hps_io_gpio_inst_GPIO53
hps_io_gpio_inst_GPIO54 <> soc_system_hps_0_hps_io:hps_io.hps_io_gpio_inst_GPIO54
hps_io_gpio_inst_GPIO61 <> soc_system_hps_0_hps_io:hps_io.hps_io_gpio_inst_GPIO61


|ghrd_top|soc_system:soc_system_0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces
h2f_rst_n[0] <= clocks_resets.O_H2F_RST_N
f2h_axi_clk[0] => fpga2hps.I_CLK
f2h_AWID[0] => fpga2hps.I_AWID
f2h_AWID[1] => fpga2hps.I_AWID1
f2h_AWID[2] => fpga2hps.I_AWID2
f2h_AWID[3] => fpga2hps.I_AWID3
f2h_AWID[4] => fpga2hps.I_AWID4
f2h_AWID[5] => fpga2hps.I_AWID5
f2h_AWID[6] => fpga2hps.I_AWID6
f2h_AWID[7] => fpga2hps.I_AWID7
f2h_AWADDR[0] => fpga2hps.I_AWADDR
f2h_AWADDR[1] => fpga2hps.I_AWADDR1
f2h_AWADDR[2] => fpga2hps.I_AWADDR2
f2h_AWADDR[3] => fpga2hps.I_AWADDR3
f2h_AWADDR[4] => fpga2hps.I_AWADDR4
f2h_AWADDR[5] => fpga2hps.I_AWADDR5
f2h_AWADDR[6] => fpga2hps.I_AWADDR6
f2h_AWADDR[7] => fpga2hps.I_AWADDR7
f2h_AWADDR[8] => fpga2hps.I_AWADDR8
f2h_AWADDR[9] => fpga2hps.I_AWADDR9
f2h_AWADDR[10] => fpga2hps.I_AWADDR10
f2h_AWADDR[11] => fpga2hps.I_AWADDR11
f2h_AWADDR[12] => fpga2hps.I_AWADDR12
f2h_AWADDR[13] => fpga2hps.I_AWADDR13
f2h_AWADDR[14] => fpga2hps.I_AWADDR14
f2h_AWADDR[15] => fpga2hps.I_AWADDR15
f2h_AWADDR[16] => fpga2hps.I_AWADDR16
f2h_AWADDR[17] => fpga2hps.I_AWADDR17
f2h_AWADDR[18] => fpga2hps.I_AWADDR18
f2h_AWADDR[19] => fpga2hps.I_AWADDR19
f2h_AWADDR[20] => fpga2hps.I_AWADDR20
f2h_AWADDR[21] => fpga2hps.I_AWADDR21
f2h_AWADDR[22] => fpga2hps.I_AWADDR22
f2h_AWADDR[23] => fpga2hps.I_AWADDR23
f2h_AWADDR[24] => fpga2hps.I_AWADDR24
f2h_AWADDR[25] => fpga2hps.I_AWADDR25
f2h_AWADDR[26] => fpga2hps.I_AWADDR26
f2h_AWADDR[27] => fpga2hps.I_AWADDR27
f2h_AWADDR[28] => fpga2hps.I_AWADDR28
f2h_AWADDR[29] => fpga2hps.I_AWADDR29
f2h_AWADDR[30] => fpga2hps.I_AWADDR30
f2h_AWADDR[31] => fpga2hps.I_AWADDR31
f2h_AWLEN[0] => fpga2hps.I_AWLEN
f2h_AWLEN[1] => fpga2hps.I_AWLEN1
f2h_AWLEN[2] => fpga2hps.I_AWLEN2
f2h_AWLEN[3] => fpga2hps.I_AWLEN3
f2h_AWSIZE[0] => fpga2hps.I_AWSIZE
f2h_AWSIZE[1] => fpga2hps.I_AWSIZE1
f2h_AWSIZE[2] => fpga2hps.I_AWSIZE2
f2h_AWBURST[0] => fpga2hps.I_AWBURST
f2h_AWBURST[1] => fpga2hps.I_AWBURST1
f2h_AWLOCK[0] => fpga2hps.I_AWLOCK
f2h_AWLOCK[1] => fpga2hps.I_AWLOCK1
f2h_AWCACHE[0] => fpga2hps.I_AWCACHE
f2h_AWCACHE[1] => fpga2hps.I_AWCACHE1
f2h_AWCACHE[2] => fpga2hps.I_AWCACHE2
f2h_AWCACHE[3] => fpga2hps.I_AWCACHE3
f2h_AWPROT[0] => fpga2hps.I_AWPROT
f2h_AWPROT[1] => fpga2hps.I_AWPROT1
f2h_AWPROT[2] => fpga2hps.I_AWPROT2
f2h_AWVALID[0] => fpga2hps.I_AWVALID
f2h_AWREADY[0] <= fpga2hps.O_AWREADY
f2h_AWUSER[0] => fpga2hps.I_AWUSER
f2h_AWUSER[1] => fpga2hps.I_AWUSER1
f2h_AWUSER[2] => fpga2hps.I_AWUSER2
f2h_AWUSER[3] => fpga2hps.I_AWUSER3
f2h_AWUSER[4] => fpga2hps.I_AWUSER4
f2h_WID[0] => fpga2hps.I_WID
f2h_WID[1] => fpga2hps.I_WID1
f2h_WID[2] => fpga2hps.I_WID2
f2h_WID[3] => fpga2hps.I_WID3
f2h_WID[4] => fpga2hps.I_WID4
f2h_WID[5] => fpga2hps.I_WID5
f2h_WID[6] => fpga2hps.I_WID6
f2h_WID[7] => fpga2hps.I_WID7
f2h_WDATA[0] => fpga2hps.I_WDATA
f2h_WDATA[1] => fpga2hps.I_WDATA1
f2h_WDATA[2] => fpga2hps.I_WDATA2
f2h_WDATA[3] => fpga2hps.I_WDATA3
f2h_WDATA[4] => fpga2hps.I_WDATA4
f2h_WDATA[5] => fpga2hps.I_WDATA5
f2h_WDATA[6] => fpga2hps.I_WDATA6
f2h_WDATA[7] => fpga2hps.I_WDATA7
f2h_WDATA[8] => fpga2hps.I_WDATA8
f2h_WDATA[9] => fpga2hps.I_WDATA9
f2h_WDATA[10] => fpga2hps.I_WDATA10
f2h_WDATA[11] => fpga2hps.I_WDATA11
f2h_WDATA[12] => fpga2hps.I_WDATA12
f2h_WDATA[13] => fpga2hps.I_WDATA13
f2h_WDATA[14] => fpga2hps.I_WDATA14
f2h_WDATA[15] => fpga2hps.I_WDATA15
f2h_WDATA[16] => fpga2hps.I_WDATA16
f2h_WDATA[17] => fpga2hps.I_WDATA17
f2h_WDATA[18] => fpga2hps.I_WDATA18
f2h_WDATA[19] => fpga2hps.I_WDATA19
f2h_WDATA[20] => fpga2hps.I_WDATA20
f2h_WDATA[21] => fpga2hps.I_WDATA21
f2h_WDATA[22] => fpga2hps.I_WDATA22
f2h_WDATA[23] => fpga2hps.I_WDATA23
f2h_WDATA[24] => fpga2hps.I_WDATA24
f2h_WDATA[25] => fpga2hps.I_WDATA25
f2h_WDATA[26] => fpga2hps.I_WDATA26
f2h_WDATA[27] => fpga2hps.I_WDATA27
f2h_WDATA[28] => fpga2hps.I_WDATA28
f2h_WDATA[29] => fpga2hps.I_WDATA29
f2h_WDATA[30] => fpga2hps.I_WDATA30
f2h_WDATA[31] => fpga2hps.I_WDATA31
f2h_WDATA[32] => fpga2hps.I_WDATA32
f2h_WDATA[33] => fpga2hps.I_WDATA33
f2h_WDATA[34] => fpga2hps.I_WDATA34
f2h_WDATA[35] => fpga2hps.I_WDATA35
f2h_WDATA[36] => fpga2hps.I_WDATA36
f2h_WDATA[37] => fpga2hps.I_WDATA37
f2h_WDATA[38] => fpga2hps.I_WDATA38
f2h_WDATA[39] => fpga2hps.I_WDATA39
f2h_WDATA[40] => fpga2hps.I_WDATA40
f2h_WDATA[41] => fpga2hps.I_WDATA41
f2h_WDATA[42] => fpga2hps.I_WDATA42
f2h_WDATA[43] => fpga2hps.I_WDATA43
f2h_WDATA[44] => fpga2hps.I_WDATA44
f2h_WDATA[45] => fpga2hps.I_WDATA45
f2h_WDATA[46] => fpga2hps.I_WDATA46
f2h_WDATA[47] => fpga2hps.I_WDATA47
f2h_WDATA[48] => fpga2hps.I_WDATA48
f2h_WDATA[49] => fpga2hps.I_WDATA49
f2h_WDATA[50] => fpga2hps.I_WDATA50
f2h_WDATA[51] => fpga2hps.I_WDATA51
f2h_WDATA[52] => fpga2hps.I_WDATA52
f2h_WDATA[53] => fpga2hps.I_WDATA53
f2h_WDATA[54] => fpga2hps.I_WDATA54
f2h_WDATA[55] => fpga2hps.I_WDATA55
f2h_WDATA[56] => fpga2hps.I_WDATA56
f2h_WDATA[57] => fpga2hps.I_WDATA57
f2h_WDATA[58] => fpga2hps.I_WDATA58
f2h_WDATA[59] => fpga2hps.I_WDATA59
f2h_WDATA[60] => fpga2hps.I_WDATA60
f2h_WDATA[61] => fpga2hps.I_WDATA61
f2h_WDATA[62] => fpga2hps.I_WDATA62
f2h_WDATA[63] => fpga2hps.I_WDATA63
f2h_WSTRB[0] => fpga2hps.I_WSTRB
f2h_WSTRB[1] => fpga2hps.I_WSTRB1
f2h_WSTRB[2] => fpga2hps.I_WSTRB2
f2h_WSTRB[3] => fpga2hps.I_WSTRB3
f2h_WSTRB[4] => fpga2hps.I_WSTRB4
f2h_WSTRB[5] => fpga2hps.I_WSTRB5
f2h_WSTRB[6] => fpga2hps.I_WSTRB6
f2h_WSTRB[7] => fpga2hps.I_WSTRB7
f2h_WLAST[0] => fpga2hps.I_WLAST
f2h_WVALID[0] => fpga2hps.I_WVALID
f2h_WREADY[0] <= fpga2hps.O_WREADY
f2h_BID[0] <= fpga2hps.O_BID
f2h_BID[1] <= fpga2hps.O_BID1
f2h_BID[2] <= fpga2hps.O_BID2
f2h_BID[3] <= fpga2hps.O_BID3
f2h_BID[4] <= fpga2hps.O_BID4
f2h_BID[5] <= fpga2hps.O_BID5
f2h_BID[6] <= fpga2hps.O_BID6
f2h_BID[7] <= fpga2hps.O_BID7
f2h_BRESP[0] <= fpga2hps.O_BRESP
f2h_BRESP[1] <= fpga2hps.O_BRESP1
f2h_BVALID[0] <= fpga2hps.O_BVALID
f2h_BREADY[0] => fpga2hps.I_BREADY
f2h_ARID[0] => fpga2hps.I_ARID
f2h_ARID[1] => fpga2hps.I_ARID1
f2h_ARID[2] => fpga2hps.I_ARID2
f2h_ARID[3] => fpga2hps.I_ARID3
f2h_ARID[4] => fpga2hps.I_ARID4
f2h_ARID[5] => fpga2hps.I_ARID5
f2h_ARID[6] => fpga2hps.I_ARID6
f2h_ARID[7] => fpga2hps.I_ARID7
f2h_ARADDR[0] => fpga2hps.I_ARADDR
f2h_ARADDR[1] => fpga2hps.I_ARADDR1
f2h_ARADDR[2] => fpga2hps.I_ARADDR2
f2h_ARADDR[3] => fpga2hps.I_ARADDR3
f2h_ARADDR[4] => fpga2hps.I_ARADDR4
f2h_ARADDR[5] => fpga2hps.I_ARADDR5
f2h_ARADDR[6] => fpga2hps.I_ARADDR6
f2h_ARADDR[7] => fpga2hps.I_ARADDR7
f2h_ARADDR[8] => fpga2hps.I_ARADDR8
f2h_ARADDR[9] => fpga2hps.I_ARADDR9
f2h_ARADDR[10] => fpga2hps.I_ARADDR10
f2h_ARADDR[11] => fpga2hps.I_ARADDR11
f2h_ARADDR[12] => fpga2hps.I_ARADDR12
f2h_ARADDR[13] => fpga2hps.I_ARADDR13
f2h_ARADDR[14] => fpga2hps.I_ARADDR14
f2h_ARADDR[15] => fpga2hps.I_ARADDR15
f2h_ARADDR[16] => fpga2hps.I_ARADDR16
f2h_ARADDR[17] => fpga2hps.I_ARADDR17
f2h_ARADDR[18] => fpga2hps.I_ARADDR18
f2h_ARADDR[19] => fpga2hps.I_ARADDR19
f2h_ARADDR[20] => fpga2hps.I_ARADDR20
f2h_ARADDR[21] => fpga2hps.I_ARADDR21
f2h_ARADDR[22] => fpga2hps.I_ARADDR22
f2h_ARADDR[23] => fpga2hps.I_ARADDR23
f2h_ARADDR[24] => fpga2hps.I_ARADDR24
f2h_ARADDR[25] => fpga2hps.I_ARADDR25
f2h_ARADDR[26] => fpga2hps.I_ARADDR26
f2h_ARADDR[27] => fpga2hps.I_ARADDR27
f2h_ARADDR[28] => fpga2hps.I_ARADDR28
f2h_ARADDR[29] => fpga2hps.I_ARADDR29
f2h_ARADDR[30] => fpga2hps.I_ARADDR30
f2h_ARADDR[31] => fpga2hps.I_ARADDR31
f2h_ARLEN[0] => fpga2hps.I_ARLEN
f2h_ARLEN[1] => fpga2hps.I_ARLEN1
f2h_ARLEN[2] => fpga2hps.I_ARLEN2
f2h_ARLEN[3] => fpga2hps.I_ARLEN3
f2h_ARSIZE[0] => fpga2hps.I_ARSIZE
f2h_ARSIZE[1] => fpga2hps.I_ARSIZE1
f2h_ARSIZE[2] => fpga2hps.I_ARSIZE2
f2h_ARBURST[0] => fpga2hps.I_ARBURST
f2h_ARBURST[1] => fpga2hps.I_ARBURST1
f2h_ARLOCK[0] => fpga2hps.I_ARLOCK
f2h_ARLOCK[1] => fpga2hps.I_ARLOCK1
f2h_ARCACHE[0] => fpga2hps.I_ARCACHE
f2h_ARCACHE[1] => fpga2hps.I_ARCACHE1
f2h_ARCACHE[2] => fpga2hps.I_ARCACHE2
f2h_ARCACHE[3] => fpga2hps.I_ARCACHE3
f2h_ARPROT[0] => fpga2hps.I_ARPROT
f2h_ARPROT[1] => fpga2hps.I_ARPROT1
f2h_ARPROT[2] => fpga2hps.I_ARPROT2
f2h_ARVALID[0] => fpga2hps.I_ARVALID
f2h_ARREADY[0] <= fpga2hps.O_ARREADY
f2h_ARUSER[0] => fpga2hps.I_ARUSER
f2h_ARUSER[1] => fpga2hps.I_ARUSER1
f2h_ARUSER[2] => fpga2hps.I_ARUSER2
f2h_ARUSER[3] => fpga2hps.I_ARUSER3
f2h_ARUSER[4] => fpga2hps.I_ARUSER4
f2h_RID[0] <= fpga2hps.O_RID
f2h_RID[1] <= fpga2hps.O_RID1
f2h_RID[2] <= fpga2hps.O_RID2
f2h_RID[3] <= fpga2hps.O_RID3
f2h_RID[4] <= fpga2hps.O_RID4
f2h_RID[5] <= fpga2hps.O_RID5
f2h_RID[6] <= fpga2hps.O_RID6
f2h_RID[7] <= fpga2hps.O_RID7
f2h_RDATA[0] <= fpga2hps.O_RDATA
f2h_RDATA[1] <= fpga2hps.O_RDATA1
f2h_RDATA[2] <= fpga2hps.O_RDATA2
f2h_RDATA[3] <= fpga2hps.O_RDATA3
f2h_RDATA[4] <= fpga2hps.O_RDATA4
f2h_RDATA[5] <= fpga2hps.O_RDATA5
f2h_RDATA[6] <= fpga2hps.O_RDATA6
f2h_RDATA[7] <= fpga2hps.O_RDATA7
f2h_RDATA[8] <= fpga2hps.O_RDATA8
f2h_RDATA[9] <= fpga2hps.O_RDATA9
f2h_RDATA[10] <= fpga2hps.O_RDATA10
f2h_RDATA[11] <= fpga2hps.O_RDATA11
f2h_RDATA[12] <= fpga2hps.O_RDATA12
f2h_RDATA[13] <= fpga2hps.O_RDATA13
f2h_RDATA[14] <= fpga2hps.O_RDATA14
f2h_RDATA[15] <= fpga2hps.O_RDATA15
f2h_RDATA[16] <= fpga2hps.O_RDATA16
f2h_RDATA[17] <= fpga2hps.O_RDATA17
f2h_RDATA[18] <= fpga2hps.O_RDATA18
f2h_RDATA[19] <= fpga2hps.O_RDATA19
f2h_RDATA[20] <= fpga2hps.O_RDATA20
f2h_RDATA[21] <= fpga2hps.O_RDATA21
f2h_RDATA[22] <= fpga2hps.O_RDATA22
f2h_RDATA[23] <= fpga2hps.O_RDATA23
f2h_RDATA[24] <= fpga2hps.O_RDATA24
f2h_RDATA[25] <= fpga2hps.O_RDATA25
f2h_RDATA[26] <= fpga2hps.O_RDATA26
f2h_RDATA[27] <= fpga2hps.O_RDATA27
f2h_RDATA[28] <= fpga2hps.O_RDATA28
f2h_RDATA[29] <= fpga2hps.O_RDATA29
f2h_RDATA[30] <= fpga2hps.O_RDATA30
f2h_RDATA[31] <= fpga2hps.O_RDATA31
f2h_RDATA[32] <= fpga2hps.O_RDATA32
f2h_RDATA[33] <= fpga2hps.O_RDATA33
f2h_RDATA[34] <= fpga2hps.O_RDATA34
f2h_RDATA[35] <= fpga2hps.O_RDATA35
f2h_RDATA[36] <= fpga2hps.O_RDATA36
f2h_RDATA[37] <= fpga2hps.O_RDATA37
f2h_RDATA[38] <= fpga2hps.O_RDATA38
f2h_RDATA[39] <= fpga2hps.O_RDATA39
f2h_RDATA[40] <= fpga2hps.O_RDATA40
f2h_RDATA[41] <= fpga2hps.O_RDATA41
f2h_RDATA[42] <= fpga2hps.O_RDATA42
f2h_RDATA[43] <= fpga2hps.O_RDATA43
f2h_RDATA[44] <= fpga2hps.O_RDATA44
f2h_RDATA[45] <= fpga2hps.O_RDATA45
f2h_RDATA[46] <= fpga2hps.O_RDATA46
f2h_RDATA[47] <= fpga2hps.O_RDATA47
f2h_RDATA[48] <= fpga2hps.O_RDATA48
f2h_RDATA[49] <= fpga2hps.O_RDATA49
f2h_RDATA[50] <= fpga2hps.O_RDATA50
f2h_RDATA[51] <= fpga2hps.O_RDATA51
f2h_RDATA[52] <= fpga2hps.O_RDATA52
f2h_RDATA[53] <= fpga2hps.O_RDATA53
f2h_RDATA[54] <= fpga2hps.O_RDATA54
f2h_RDATA[55] <= fpga2hps.O_RDATA55
f2h_RDATA[56] <= fpga2hps.O_RDATA56
f2h_RDATA[57] <= fpga2hps.O_RDATA57
f2h_RDATA[58] <= fpga2hps.O_RDATA58
f2h_RDATA[59] <= fpga2hps.O_RDATA59
f2h_RDATA[60] <= fpga2hps.O_RDATA60
f2h_RDATA[61] <= fpga2hps.O_RDATA61
f2h_RDATA[62] <= fpga2hps.O_RDATA62
f2h_RDATA[63] <= fpga2hps.O_RDATA63
f2h_RRESP[0] <= fpga2hps.O_RRESP
f2h_RRESP[1] <= fpga2hps.O_RRESP1
f2h_RLAST[0] <= fpga2hps.O_RLAST
f2h_RVALID[0] <= fpga2hps.O_RVALID
f2h_RREADY[0] => fpga2hps.I_RREADY
h2f_lw_axi_clk[0] => hps2fpga_light_weight.I_CLK
h2f_lw_AWID[0] <= hps2fpga_light_weight.O_AWID
h2f_lw_AWID[1] <= hps2fpga_light_weight.O_AWID1
h2f_lw_AWID[2] <= hps2fpga_light_weight.O_AWID2
h2f_lw_AWID[3] <= hps2fpga_light_weight.O_AWID3
h2f_lw_AWID[4] <= hps2fpga_light_weight.O_AWID4
h2f_lw_AWID[5] <= hps2fpga_light_weight.O_AWID5
h2f_lw_AWID[6] <= hps2fpga_light_weight.O_AWID6
h2f_lw_AWID[7] <= hps2fpga_light_weight.O_AWID7
h2f_lw_AWID[8] <= hps2fpga_light_weight.O_AWID8
h2f_lw_AWID[9] <= hps2fpga_light_weight.O_AWID9
h2f_lw_AWID[10] <= hps2fpga_light_weight.O_AWID10
h2f_lw_AWID[11] <= hps2fpga_light_weight.O_AWID11
h2f_lw_AWADDR[0] <= hps2fpga_light_weight.O_AWADDR
h2f_lw_AWADDR[1] <= hps2fpga_light_weight.O_AWADDR1
h2f_lw_AWADDR[2] <= hps2fpga_light_weight.O_AWADDR2
h2f_lw_AWADDR[3] <= hps2fpga_light_weight.O_AWADDR3
h2f_lw_AWADDR[4] <= hps2fpga_light_weight.O_AWADDR4
h2f_lw_AWADDR[5] <= hps2fpga_light_weight.O_AWADDR5
h2f_lw_AWADDR[6] <= hps2fpga_light_weight.O_AWADDR6
h2f_lw_AWADDR[7] <= hps2fpga_light_weight.O_AWADDR7
h2f_lw_AWADDR[8] <= hps2fpga_light_weight.O_AWADDR8
h2f_lw_AWADDR[9] <= hps2fpga_light_weight.O_AWADDR9
h2f_lw_AWADDR[10] <= hps2fpga_light_weight.O_AWADDR10
h2f_lw_AWADDR[11] <= hps2fpga_light_weight.O_AWADDR11
h2f_lw_AWADDR[12] <= hps2fpga_light_weight.O_AWADDR12
h2f_lw_AWADDR[13] <= hps2fpga_light_weight.O_AWADDR13
h2f_lw_AWADDR[14] <= hps2fpga_light_weight.O_AWADDR14
h2f_lw_AWADDR[15] <= hps2fpga_light_weight.O_AWADDR15
h2f_lw_AWADDR[16] <= hps2fpga_light_weight.O_AWADDR16
h2f_lw_AWADDR[17] <= hps2fpga_light_weight.O_AWADDR17
h2f_lw_AWADDR[18] <= hps2fpga_light_weight.O_AWADDR18
h2f_lw_AWADDR[19] <= hps2fpga_light_weight.O_AWADDR19
h2f_lw_AWADDR[20] <= hps2fpga_light_weight.O_AWADDR20
h2f_lw_AWLEN[0] <= hps2fpga_light_weight.O_AWLEN
h2f_lw_AWLEN[1] <= hps2fpga_light_weight.O_AWLEN1
h2f_lw_AWLEN[2] <= hps2fpga_light_weight.O_AWLEN2
h2f_lw_AWLEN[3] <= hps2fpga_light_weight.O_AWLEN3
h2f_lw_AWSIZE[0] <= hps2fpga_light_weight.O_AWSIZE
h2f_lw_AWSIZE[1] <= hps2fpga_light_weight.O_AWSIZE1
h2f_lw_AWSIZE[2] <= hps2fpga_light_weight.O_AWSIZE2
h2f_lw_AWBURST[0] <= hps2fpga_light_weight.O_AWBURST
h2f_lw_AWBURST[1] <= hps2fpga_light_weight.O_AWBURST1
h2f_lw_AWLOCK[0] <= hps2fpga_light_weight.O_AWLOCK
h2f_lw_AWLOCK[1] <= hps2fpga_light_weight.O_AWLOCK1
h2f_lw_AWCACHE[0] <= hps2fpga_light_weight.O_AWCACHE
h2f_lw_AWCACHE[1] <= hps2fpga_light_weight.O_AWCACHE1
h2f_lw_AWCACHE[2] <= hps2fpga_light_weight.O_AWCACHE2
h2f_lw_AWCACHE[3] <= hps2fpga_light_weight.O_AWCACHE3
h2f_lw_AWPROT[0] <= hps2fpga_light_weight.O_AWPROT
h2f_lw_AWPROT[1] <= hps2fpga_light_weight.O_AWPROT1
h2f_lw_AWPROT[2] <= hps2fpga_light_weight.O_AWPROT2
h2f_lw_AWVALID[0] <= hps2fpga_light_weight.O_AWVALID
h2f_lw_AWREADY[0] => hps2fpga_light_weight.I_AWREADY
h2f_lw_WID[0] <= hps2fpga_light_weight.O_WID
h2f_lw_WID[1] <= hps2fpga_light_weight.O_WID1
h2f_lw_WID[2] <= hps2fpga_light_weight.O_WID2
h2f_lw_WID[3] <= hps2fpga_light_weight.O_WID3
h2f_lw_WID[4] <= hps2fpga_light_weight.O_WID4
h2f_lw_WID[5] <= hps2fpga_light_weight.O_WID5
h2f_lw_WID[6] <= hps2fpga_light_weight.O_WID6
h2f_lw_WID[7] <= hps2fpga_light_weight.O_WID7
h2f_lw_WID[8] <= hps2fpga_light_weight.O_WID8
h2f_lw_WID[9] <= hps2fpga_light_weight.O_WID9
h2f_lw_WID[10] <= hps2fpga_light_weight.O_WID10
h2f_lw_WID[11] <= hps2fpga_light_weight.O_WID11
h2f_lw_WDATA[0] <= hps2fpga_light_weight.O_WDATA
h2f_lw_WDATA[1] <= hps2fpga_light_weight.O_WDATA1
h2f_lw_WDATA[2] <= hps2fpga_light_weight.O_WDATA2
h2f_lw_WDATA[3] <= hps2fpga_light_weight.O_WDATA3
h2f_lw_WDATA[4] <= hps2fpga_light_weight.O_WDATA4
h2f_lw_WDATA[5] <= hps2fpga_light_weight.O_WDATA5
h2f_lw_WDATA[6] <= hps2fpga_light_weight.O_WDATA6
h2f_lw_WDATA[7] <= hps2fpga_light_weight.O_WDATA7
h2f_lw_WDATA[8] <= hps2fpga_light_weight.O_WDATA8
h2f_lw_WDATA[9] <= hps2fpga_light_weight.O_WDATA9
h2f_lw_WDATA[10] <= hps2fpga_light_weight.O_WDATA10
h2f_lw_WDATA[11] <= hps2fpga_light_weight.O_WDATA11
h2f_lw_WDATA[12] <= hps2fpga_light_weight.O_WDATA12
h2f_lw_WDATA[13] <= hps2fpga_light_weight.O_WDATA13
h2f_lw_WDATA[14] <= hps2fpga_light_weight.O_WDATA14
h2f_lw_WDATA[15] <= hps2fpga_light_weight.O_WDATA15
h2f_lw_WDATA[16] <= hps2fpga_light_weight.O_WDATA16
h2f_lw_WDATA[17] <= hps2fpga_light_weight.O_WDATA17
h2f_lw_WDATA[18] <= hps2fpga_light_weight.O_WDATA18
h2f_lw_WDATA[19] <= hps2fpga_light_weight.O_WDATA19
h2f_lw_WDATA[20] <= hps2fpga_light_weight.O_WDATA20
h2f_lw_WDATA[21] <= hps2fpga_light_weight.O_WDATA21
h2f_lw_WDATA[22] <= hps2fpga_light_weight.O_WDATA22
h2f_lw_WDATA[23] <= hps2fpga_light_weight.O_WDATA23
h2f_lw_WDATA[24] <= hps2fpga_light_weight.O_WDATA24
h2f_lw_WDATA[25] <= hps2fpga_light_weight.O_WDATA25
h2f_lw_WDATA[26] <= hps2fpga_light_weight.O_WDATA26
h2f_lw_WDATA[27] <= hps2fpga_light_weight.O_WDATA27
h2f_lw_WDATA[28] <= hps2fpga_light_weight.O_WDATA28
h2f_lw_WDATA[29] <= hps2fpga_light_weight.O_WDATA29
h2f_lw_WDATA[30] <= hps2fpga_light_weight.O_WDATA30
h2f_lw_WDATA[31] <= hps2fpga_light_weight.O_WDATA31
h2f_lw_WSTRB[0] <= hps2fpga_light_weight.O_WSTRB
h2f_lw_WSTRB[1] <= hps2fpga_light_weight.O_WSTRB1
h2f_lw_WSTRB[2] <= hps2fpga_light_weight.O_WSTRB2
h2f_lw_WSTRB[3] <= hps2fpga_light_weight.O_WSTRB3
h2f_lw_WLAST[0] <= hps2fpga_light_weight.O_WLAST
h2f_lw_WVALID[0] <= hps2fpga_light_weight.O_WVALID
h2f_lw_WREADY[0] => hps2fpga_light_weight.I_WREADY
h2f_lw_BID[0] => hps2fpga_light_weight.I_BID
h2f_lw_BID[1] => hps2fpga_light_weight.I_BID1
h2f_lw_BID[2] => hps2fpga_light_weight.I_BID2
h2f_lw_BID[3] => hps2fpga_light_weight.I_BID3
h2f_lw_BID[4] => hps2fpga_light_weight.I_BID4
h2f_lw_BID[5] => hps2fpga_light_weight.I_BID5
h2f_lw_BID[6] => hps2fpga_light_weight.I_BID6
h2f_lw_BID[7] => hps2fpga_light_weight.I_BID7
h2f_lw_BID[8] => hps2fpga_light_weight.I_BID8
h2f_lw_BID[9] => hps2fpga_light_weight.I_BID9
h2f_lw_BID[10] => hps2fpga_light_weight.I_BID10
h2f_lw_BID[11] => hps2fpga_light_weight.I_BID11
h2f_lw_BRESP[0] => hps2fpga_light_weight.I_BRESP
h2f_lw_BRESP[1] => hps2fpga_light_weight.I_BRESP1
h2f_lw_BVALID[0] => hps2fpga_light_weight.I_BVALID
h2f_lw_BREADY[0] <= hps2fpga_light_weight.O_BREADY
h2f_lw_ARID[0] <= hps2fpga_light_weight.O_ARID
h2f_lw_ARID[1] <= hps2fpga_light_weight.O_ARID1
h2f_lw_ARID[2] <= hps2fpga_light_weight.O_ARID2
h2f_lw_ARID[3] <= hps2fpga_light_weight.O_ARID3
h2f_lw_ARID[4] <= hps2fpga_light_weight.O_ARID4
h2f_lw_ARID[5] <= hps2fpga_light_weight.O_ARID5
h2f_lw_ARID[6] <= hps2fpga_light_weight.O_ARID6
h2f_lw_ARID[7] <= hps2fpga_light_weight.O_ARID7
h2f_lw_ARID[8] <= hps2fpga_light_weight.O_ARID8
h2f_lw_ARID[9] <= hps2fpga_light_weight.O_ARID9
h2f_lw_ARID[10] <= hps2fpga_light_weight.O_ARID10
h2f_lw_ARID[11] <= hps2fpga_light_weight.O_ARID11
h2f_lw_ARADDR[0] <= hps2fpga_light_weight.O_ARADDR
h2f_lw_ARADDR[1] <= hps2fpga_light_weight.O_ARADDR1
h2f_lw_ARADDR[2] <= hps2fpga_light_weight.O_ARADDR2
h2f_lw_ARADDR[3] <= hps2fpga_light_weight.O_ARADDR3
h2f_lw_ARADDR[4] <= hps2fpga_light_weight.O_ARADDR4
h2f_lw_ARADDR[5] <= hps2fpga_light_weight.O_ARADDR5
h2f_lw_ARADDR[6] <= hps2fpga_light_weight.O_ARADDR6
h2f_lw_ARADDR[7] <= hps2fpga_light_weight.O_ARADDR7
h2f_lw_ARADDR[8] <= hps2fpga_light_weight.O_ARADDR8
h2f_lw_ARADDR[9] <= hps2fpga_light_weight.O_ARADDR9
h2f_lw_ARADDR[10] <= hps2fpga_light_weight.O_ARADDR10
h2f_lw_ARADDR[11] <= hps2fpga_light_weight.O_ARADDR11
h2f_lw_ARADDR[12] <= hps2fpga_light_weight.O_ARADDR12
h2f_lw_ARADDR[13] <= hps2fpga_light_weight.O_ARADDR13
h2f_lw_ARADDR[14] <= hps2fpga_light_weight.O_ARADDR14
h2f_lw_ARADDR[15] <= hps2fpga_light_weight.O_ARADDR15
h2f_lw_ARADDR[16] <= hps2fpga_light_weight.O_ARADDR16
h2f_lw_ARADDR[17] <= hps2fpga_light_weight.O_ARADDR17
h2f_lw_ARADDR[18] <= hps2fpga_light_weight.O_ARADDR18
h2f_lw_ARADDR[19] <= hps2fpga_light_weight.O_ARADDR19
h2f_lw_ARADDR[20] <= hps2fpga_light_weight.O_ARADDR20
h2f_lw_ARLEN[0] <= hps2fpga_light_weight.O_ARLEN
h2f_lw_ARLEN[1] <= hps2fpga_light_weight.O_ARLEN1
h2f_lw_ARLEN[2] <= hps2fpga_light_weight.O_ARLEN2
h2f_lw_ARLEN[3] <= hps2fpga_light_weight.O_ARLEN3
h2f_lw_ARSIZE[0] <= hps2fpga_light_weight.O_ARSIZE
h2f_lw_ARSIZE[1] <= hps2fpga_light_weight.O_ARSIZE1
h2f_lw_ARSIZE[2] <= hps2fpga_light_weight.O_ARSIZE2
h2f_lw_ARBURST[0] <= hps2fpga_light_weight.O_ARBURST
h2f_lw_ARBURST[1] <= hps2fpga_light_weight.O_ARBURST1
h2f_lw_ARLOCK[0] <= hps2fpga_light_weight.O_ARLOCK
h2f_lw_ARLOCK[1] <= hps2fpga_light_weight.O_ARLOCK1
h2f_lw_ARCACHE[0] <= hps2fpga_light_weight.O_ARCACHE
h2f_lw_ARCACHE[1] <= hps2fpga_light_weight.O_ARCACHE1
h2f_lw_ARCACHE[2] <= hps2fpga_light_weight.O_ARCACHE2
h2f_lw_ARCACHE[3] <= hps2fpga_light_weight.O_ARCACHE3
h2f_lw_ARPROT[0] <= hps2fpga_light_weight.O_ARPROT
h2f_lw_ARPROT[1] <= hps2fpga_light_weight.O_ARPROT1
h2f_lw_ARPROT[2] <= hps2fpga_light_weight.O_ARPROT2
h2f_lw_ARVALID[0] <= hps2fpga_light_weight.O_ARVALID
h2f_lw_ARREADY[0] => hps2fpga_light_weight.I_ARREADY
h2f_lw_RID[0] => hps2fpga_light_weight.I_RID
h2f_lw_RID[1] => hps2fpga_light_weight.I_RID1
h2f_lw_RID[2] => hps2fpga_light_weight.I_RID2
h2f_lw_RID[3] => hps2fpga_light_weight.I_RID3
h2f_lw_RID[4] => hps2fpga_light_weight.I_RID4
h2f_lw_RID[5] => hps2fpga_light_weight.I_RID5
h2f_lw_RID[6] => hps2fpga_light_weight.I_RID6
h2f_lw_RID[7] => hps2fpga_light_weight.I_RID7
h2f_lw_RID[8] => hps2fpga_light_weight.I_RID8
h2f_lw_RID[9] => hps2fpga_light_weight.I_RID9
h2f_lw_RID[10] => hps2fpga_light_weight.I_RID10
h2f_lw_RID[11] => hps2fpga_light_weight.I_RID11
h2f_lw_RDATA[0] => hps2fpga_light_weight.I_RDATA
h2f_lw_RDATA[1] => hps2fpga_light_weight.I_RDATA1
h2f_lw_RDATA[2] => hps2fpga_light_weight.I_RDATA2
h2f_lw_RDATA[3] => hps2fpga_light_weight.I_RDATA3
h2f_lw_RDATA[4] => hps2fpga_light_weight.I_RDATA4
h2f_lw_RDATA[5] => hps2fpga_light_weight.I_RDATA5
h2f_lw_RDATA[6] => hps2fpga_light_weight.I_RDATA6
h2f_lw_RDATA[7] => hps2fpga_light_weight.I_RDATA7
h2f_lw_RDATA[8] => hps2fpga_light_weight.I_RDATA8
h2f_lw_RDATA[9] => hps2fpga_light_weight.I_RDATA9
h2f_lw_RDATA[10] => hps2fpga_light_weight.I_RDATA10
h2f_lw_RDATA[11] => hps2fpga_light_weight.I_RDATA11
h2f_lw_RDATA[12] => hps2fpga_light_weight.I_RDATA12
h2f_lw_RDATA[13] => hps2fpga_light_weight.I_RDATA13
h2f_lw_RDATA[14] => hps2fpga_light_weight.I_RDATA14
h2f_lw_RDATA[15] => hps2fpga_light_weight.I_RDATA15
h2f_lw_RDATA[16] => hps2fpga_light_weight.I_RDATA16
h2f_lw_RDATA[17] => hps2fpga_light_weight.I_RDATA17
h2f_lw_RDATA[18] => hps2fpga_light_weight.I_RDATA18
h2f_lw_RDATA[19] => hps2fpga_light_weight.I_RDATA19
h2f_lw_RDATA[20] => hps2fpga_light_weight.I_RDATA20
h2f_lw_RDATA[21] => hps2fpga_light_weight.I_RDATA21
h2f_lw_RDATA[22] => hps2fpga_light_weight.I_RDATA22
h2f_lw_RDATA[23] => hps2fpga_light_weight.I_RDATA23
h2f_lw_RDATA[24] => hps2fpga_light_weight.I_RDATA24
h2f_lw_RDATA[25] => hps2fpga_light_weight.I_RDATA25
h2f_lw_RDATA[26] => hps2fpga_light_weight.I_RDATA26
h2f_lw_RDATA[27] => hps2fpga_light_weight.I_RDATA27
h2f_lw_RDATA[28] => hps2fpga_light_weight.I_RDATA28
h2f_lw_RDATA[29] => hps2fpga_light_weight.I_RDATA29
h2f_lw_RDATA[30] => hps2fpga_light_weight.I_RDATA30
h2f_lw_RDATA[31] => hps2fpga_light_weight.I_RDATA31
h2f_lw_RRESP[0] => hps2fpga_light_weight.I_RRESP
h2f_lw_RRESP[1] => hps2fpga_light_weight.I_RRESP1
h2f_lw_RLAST[0] => hps2fpga_light_weight.I_RLAST
h2f_lw_RVALID[0] => hps2fpga_light_weight.I_RVALID
h2f_lw_RREADY[0] <= hps2fpga_light_weight.O_RREADY
h2f_axi_clk[0] => hps2fpga.I_CLK
h2f_AWID[0] <= hps2fpga.O_AWID
h2f_AWID[1] <= hps2fpga.O_AWID1
h2f_AWID[2] <= hps2fpga.O_AWID2
h2f_AWID[3] <= hps2fpga.O_AWID3
h2f_AWID[4] <= hps2fpga.O_AWID4
h2f_AWID[5] <= hps2fpga.O_AWID5
h2f_AWID[6] <= hps2fpga.O_AWID6
h2f_AWID[7] <= hps2fpga.O_AWID7
h2f_AWID[8] <= hps2fpga.O_AWID8
h2f_AWID[9] <= hps2fpga.O_AWID9
h2f_AWID[10] <= hps2fpga.O_AWID10
h2f_AWID[11] <= hps2fpga.O_AWID11
h2f_AWADDR[0] <= hps2fpga.O_AWADDR
h2f_AWADDR[1] <= hps2fpga.O_AWADDR1
h2f_AWADDR[2] <= hps2fpga.O_AWADDR2
h2f_AWADDR[3] <= hps2fpga.O_AWADDR3
h2f_AWADDR[4] <= hps2fpga.O_AWADDR4
h2f_AWADDR[5] <= hps2fpga.O_AWADDR5
h2f_AWADDR[6] <= hps2fpga.O_AWADDR6
h2f_AWADDR[7] <= hps2fpga.O_AWADDR7
h2f_AWADDR[8] <= hps2fpga.O_AWADDR8
h2f_AWADDR[9] <= hps2fpga.O_AWADDR9
h2f_AWADDR[10] <= hps2fpga.O_AWADDR10
h2f_AWADDR[11] <= hps2fpga.O_AWADDR11
h2f_AWADDR[12] <= hps2fpga.O_AWADDR12
h2f_AWADDR[13] <= hps2fpga.O_AWADDR13
h2f_AWADDR[14] <= hps2fpga.O_AWADDR14
h2f_AWADDR[15] <= hps2fpga.O_AWADDR15
h2f_AWADDR[16] <= hps2fpga.O_AWADDR16
h2f_AWADDR[17] <= hps2fpga.O_AWADDR17
h2f_AWADDR[18] <= hps2fpga.O_AWADDR18
h2f_AWADDR[19] <= hps2fpga.O_AWADDR19
h2f_AWADDR[20] <= hps2fpga.O_AWADDR20
h2f_AWADDR[21] <= hps2fpga.O_AWADDR21
h2f_AWADDR[22] <= hps2fpga.O_AWADDR22
h2f_AWADDR[23] <= hps2fpga.O_AWADDR23
h2f_AWADDR[24] <= hps2fpga.O_AWADDR24
h2f_AWADDR[25] <= hps2fpga.O_AWADDR25
h2f_AWADDR[26] <= hps2fpga.O_AWADDR26
h2f_AWADDR[27] <= hps2fpga.O_AWADDR27
h2f_AWADDR[28] <= hps2fpga.O_AWADDR28
h2f_AWADDR[29] <= hps2fpga.O_AWADDR29
h2f_AWLEN[0] <= hps2fpga.O_AWLEN
h2f_AWLEN[1] <= hps2fpga.O_AWLEN1
h2f_AWLEN[2] <= hps2fpga.O_AWLEN2
h2f_AWLEN[3] <= hps2fpga.O_AWLEN3
h2f_AWSIZE[0] <= hps2fpga.O_AWSIZE
h2f_AWSIZE[1] <= hps2fpga.O_AWSIZE1
h2f_AWSIZE[2] <= hps2fpga.O_AWSIZE2
h2f_AWBURST[0] <= hps2fpga.O_AWBURST
h2f_AWBURST[1] <= hps2fpga.O_AWBURST1
h2f_AWLOCK[0] <= hps2fpga.O_AWLOCK
h2f_AWLOCK[1] <= hps2fpga.O_AWLOCK1
h2f_AWCACHE[0] <= hps2fpga.O_AWCACHE
h2f_AWCACHE[1] <= hps2fpga.O_AWCACHE1
h2f_AWCACHE[2] <= hps2fpga.O_AWCACHE2
h2f_AWCACHE[3] <= hps2fpga.O_AWCACHE3
h2f_AWPROT[0] <= hps2fpga.O_AWPROT
h2f_AWPROT[1] <= hps2fpga.O_AWPROT1
h2f_AWPROT[2] <= hps2fpga.O_AWPROT2
h2f_AWVALID[0] <= hps2fpga.O_AWVALID
h2f_AWREADY[0] => hps2fpga.I_AWREADY
h2f_WID[0] <= hps2fpga.O_WID
h2f_WID[1] <= hps2fpga.O_WID1
h2f_WID[2] <= hps2fpga.O_WID2
h2f_WID[3] <= hps2fpga.O_WID3
h2f_WID[4] <= hps2fpga.O_WID4
h2f_WID[5] <= hps2fpga.O_WID5
h2f_WID[6] <= hps2fpga.O_WID6
h2f_WID[7] <= hps2fpga.O_WID7
h2f_WID[8] <= hps2fpga.O_WID8
h2f_WID[9] <= hps2fpga.O_WID9
h2f_WID[10] <= hps2fpga.O_WID10
h2f_WID[11] <= hps2fpga.O_WID11
h2f_WDATA[0] <= hps2fpga.O_WDATA
h2f_WDATA[1] <= hps2fpga.O_WDATA1
h2f_WDATA[2] <= hps2fpga.O_WDATA2
h2f_WDATA[3] <= hps2fpga.O_WDATA3
h2f_WDATA[4] <= hps2fpga.O_WDATA4
h2f_WDATA[5] <= hps2fpga.O_WDATA5
h2f_WDATA[6] <= hps2fpga.O_WDATA6
h2f_WDATA[7] <= hps2fpga.O_WDATA7
h2f_WDATA[8] <= hps2fpga.O_WDATA8
h2f_WDATA[9] <= hps2fpga.O_WDATA9
h2f_WDATA[10] <= hps2fpga.O_WDATA10
h2f_WDATA[11] <= hps2fpga.O_WDATA11
h2f_WDATA[12] <= hps2fpga.O_WDATA12
h2f_WDATA[13] <= hps2fpga.O_WDATA13
h2f_WDATA[14] <= hps2fpga.O_WDATA14
h2f_WDATA[15] <= hps2fpga.O_WDATA15
h2f_WDATA[16] <= hps2fpga.O_WDATA16
h2f_WDATA[17] <= hps2fpga.O_WDATA17
h2f_WDATA[18] <= hps2fpga.O_WDATA18
h2f_WDATA[19] <= hps2fpga.O_WDATA19
h2f_WDATA[20] <= hps2fpga.O_WDATA20
h2f_WDATA[21] <= hps2fpga.O_WDATA21
h2f_WDATA[22] <= hps2fpga.O_WDATA22
h2f_WDATA[23] <= hps2fpga.O_WDATA23
h2f_WDATA[24] <= hps2fpga.O_WDATA24
h2f_WDATA[25] <= hps2fpga.O_WDATA25
h2f_WDATA[26] <= hps2fpga.O_WDATA26
h2f_WDATA[27] <= hps2fpga.O_WDATA27
h2f_WDATA[28] <= hps2fpga.O_WDATA28
h2f_WDATA[29] <= hps2fpga.O_WDATA29
h2f_WDATA[30] <= hps2fpga.O_WDATA30
h2f_WDATA[31] <= hps2fpga.O_WDATA31
h2f_WDATA[32] <= hps2fpga.O_WDATA32
h2f_WDATA[33] <= hps2fpga.O_WDATA33
h2f_WDATA[34] <= hps2fpga.O_WDATA34
h2f_WDATA[35] <= hps2fpga.O_WDATA35
h2f_WDATA[36] <= hps2fpga.O_WDATA36
h2f_WDATA[37] <= hps2fpga.O_WDATA37
h2f_WDATA[38] <= hps2fpga.O_WDATA38
h2f_WDATA[39] <= hps2fpga.O_WDATA39
h2f_WDATA[40] <= hps2fpga.O_WDATA40
h2f_WDATA[41] <= hps2fpga.O_WDATA41
h2f_WDATA[42] <= hps2fpga.O_WDATA42
h2f_WDATA[43] <= hps2fpga.O_WDATA43
h2f_WDATA[44] <= hps2fpga.O_WDATA44
h2f_WDATA[45] <= hps2fpga.O_WDATA45
h2f_WDATA[46] <= hps2fpga.O_WDATA46
h2f_WDATA[47] <= hps2fpga.O_WDATA47
h2f_WDATA[48] <= hps2fpga.O_WDATA48
h2f_WDATA[49] <= hps2fpga.O_WDATA49
h2f_WDATA[50] <= hps2fpga.O_WDATA50
h2f_WDATA[51] <= hps2fpga.O_WDATA51
h2f_WDATA[52] <= hps2fpga.O_WDATA52
h2f_WDATA[53] <= hps2fpga.O_WDATA53
h2f_WDATA[54] <= hps2fpga.O_WDATA54
h2f_WDATA[55] <= hps2fpga.O_WDATA55
h2f_WDATA[56] <= hps2fpga.O_WDATA56
h2f_WDATA[57] <= hps2fpga.O_WDATA57
h2f_WDATA[58] <= hps2fpga.O_WDATA58
h2f_WDATA[59] <= hps2fpga.O_WDATA59
h2f_WDATA[60] <= hps2fpga.O_WDATA60
h2f_WDATA[61] <= hps2fpga.O_WDATA61
h2f_WDATA[62] <= hps2fpga.O_WDATA62
h2f_WDATA[63] <= hps2fpga.O_WDATA63
h2f_WSTRB[0] <= hps2fpga.O_WSTRB
h2f_WSTRB[1] <= hps2fpga.O_WSTRB1
h2f_WSTRB[2] <= hps2fpga.O_WSTRB2
h2f_WSTRB[3] <= hps2fpga.O_WSTRB3
h2f_WSTRB[4] <= hps2fpga.O_WSTRB4
h2f_WSTRB[5] <= hps2fpga.O_WSTRB5
h2f_WSTRB[6] <= hps2fpga.O_WSTRB6
h2f_WSTRB[7] <= hps2fpga.O_WSTRB7
h2f_WLAST[0] <= hps2fpga.O_WLAST
h2f_WVALID[0] <= hps2fpga.O_WVALID
h2f_WREADY[0] => hps2fpga.I_WREADY
h2f_BID[0] => hps2fpga.I_BID
h2f_BID[1] => hps2fpga.I_BID1
h2f_BID[2] => hps2fpga.I_BID2
h2f_BID[3] => hps2fpga.I_BID3
h2f_BID[4] => hps2fpga.I_BID4
h2f_BID[5] => hps2fpga.I_BID5
h2f_BID[6] => hps2fpga.I_BID6
h2f_BID[7] => hps2fpga.I_BID7
h2f_BID[8] => hps2fpga.I_BID8
h2f_BID[9] => hps2fpga.I_BID9
h2f_BID[10] => hps2fpga.I_BID10
h2f_BID[11] => hps2fpga.I_BID11
h2f_BRESP[0] => hps2fpga.I_BRESP
h2f_BRESP[1] => hps2fpga.I_BRESP1
h2f_BVALID[0] => hps2fpga.I_BVALID
h2f_BREADY[0] <= hps2fpga.O_BREADY
h2f_ARID[0] <= hps2fpga.O_ARID
h2f_ARID[1] <= hps2fpga.O_ARID1
h2f_ARID[2] <= hps2fpga.O_ARID2
h2f_ARID[3] <= hps2fpga.O_ARID3
h2f_ARID[4] <= hps2fpga.O_ARID4
h2f_ARID[5] <= hps2fpga.O_ARID5
h2f_ARID[6] <= hps2fpga.O_ARID6
h2f_ARID[7] <= hps2fpga.O_ARID7
h2f_ARID[8] <= hps2fpga.O_ARID8
h2f_ARID[9] <= hps2fpga.O_ARID9
h2f_ARID[10] <= hps2fpga.O_ARID10
h2f_ARID[11] <= hps2fpga.O_ARID11
h2f_ARADDR[0] <= hps2fpga.O_ARADDR
h2f_ARADDR[1] <= hps2fpga.O_ARADDR1
h2f_ARADDR[2] <= hps2fpga.O_ARADDR2
h2f_ARADDR[3] <= hps2fpga.O_ARADDR3
h2f_ARADDR[4] <= hps2fpga.O_ARADDR4
h2f_ARADDR[5] <= hps2fpga.O_ARADDR5
h2f_ARADDR[6] <= hps2fpga.O_ARADDR6
h2f_ARADDR[7] <= hps2fpga.O_ARADDR7
h2f_ARADDR[8] <= hps2fpga.O_ARADDR8
h2f_ARADDR[9] <= hps2fpga.O_ARADDR9
h2f_ARADDR[10] <= hps2fpga.O_ARADDR10
h2f_ARADDR[11] <= hps2fpga.O_ARADDR11
h2f_ARADDR[12] <= hps2fpga.O_ARADDR12
h2f_ARADDR[13] <= hps2fpga.O_ARADDR13
h2f_ARADDR[14] <= hps2fpga.O_ARADDR14
h2f_ARADDR[15] <= hps2fpga.O_ARADDR15
h2f_ARADDR[16] <= hps2fpga.O_ARADDR16
h2f_ARADDR[17] <= hps2fpga.O_ARADDR17
h2f_ARADDR[18] <= hps2fpga.O_ARADDR18
h2f_ARADDR[19] <= hps2fpga.O_ARADDR19
h2f_ARADDR[20] <= hps2fpga.O_ARADDR20
h2f_ARADDR[21] <= hps2fpga.O_ARADDR21
h2f_ARADDR[22] <= hps2fpga.O_ARADDR22
h2f_ARADDR[23] <= hps2fpga.O_ARADDR23
h2f_ARADDR[24] <= hps2fpga.O_ARADDR24
h2f_ARADDR[25] <= hps2fpga.O_ARADDR25
h2f_ARADDR[26] <= hps2fpga.O_ARADDR26
h2f_ARADDR[27] <= hps2fpga.O_ARADDR27
h2f_ARADDR[28] <= hps2fpga.O_ARADDR28
h2f_ARADDR[29] <= hps2fpga.O_ARADDR29
h2f_ARLEN[0] <= hps2fpga.O_ARLEN
h2f_ARLEN[1] <= hps2fpga.O_ARLEN1
h2f_ARLEN[2] <= hps2fpga.O_ARLEN2
h2f_ARLEN[3] <= hps2fpga.O_ARLEN3
h2f_ARSIZE[0] <= hps2fpga.O_ARSIZE
h2f_ARSIZE[1] <= hps2fpga.O_ARSIZE1
h2f_ARSIZE[2] <= hps2fpga.O_ARSIZE2
h2f_ARBURST[0] <= hps2fpga.O_ARBURST
h2f_ARBURST[1] <= hps2fpga.O_ARBURST1
h2f_ARLOCK[0] <= hps2fpga.O_ARLOCK
h2f_ARLOCK[1] <= hps2fpga.O_ARLOCK1
h2f_ARCACHE[0] <= hps2fpga.O_ARCACHE
h2f_ARCACHE[1] <= hps2fpga.O_ARCACHE1
h2f_ARCACHE[2] <= hps2fpga.O_ARCACHE2
h2f_ARCACHE[3] <= hps2fpga.O_ARCACHE3
h2f_ARPROT[0] <= hps2fpga.O_ARPROT
h2f_ARPROT[1] <= hps2fpga.O_ARPROT1
h2f_ARPROT[2] <= hps2fpga.O_ARPROT2
h2f_ARVALID[0] <= hps2fpga.O_ARVALID
h2f_ARREADY[0] => hps2fpga.I_ARREADY
h2f_RID[0] => hps2fpga.I_RID
h2f_RID[1] => hps2fpga.I_RID1
h2f_RID[2] => hps2fpga.I_RID2
h2f_RID[3] => hps2fpga.I_RID3
h2f_RID[4] => hps2fpga.I_RID4
h2f_RID[5] => hps2fpga.I_RID5
h2f_RID[6] => hps2fpga.I_RID6
h2f_RID[7] => hps2fpga.I_RID7
h2f_RID[8] => hps2fpga.I_RID8
h2f_RID[9] => hps2fpga.I_RID9
h2f_RID[10] => hps2fpga.I_RID10
h2f_RID[11] => hps2fpga.I_RID11
h2f_RDATA[0] => hps2fpga.I_RDATA
h2f_RDATA[1] => hps2fpga.I_RDATA1
h2f_RDATA[2] => hps2fpga.I_RDATA2
h2f_RDATA[3] => hps2fpga.I_RDATA3
h2f_RDATA[4] => hps2fpga.I_RDATA4
h2f_RDATA[5] => hps2fpga.I_RDATA5
h2f_RDATA[6] => hps2fpga.I_RDATA6
h2f_RDATA[7] => hps2fpga.I_RDATA7
h2f_RDATA[8] => hps2fpga.I_RDATA8
h2f_RDATA[9] => hps2fpga.I_RDATA9
h2f_RDATA[10] => hps2fpga.I_RDATA10
h2f_RDATA[11] => hps2fpga.I_RDATA11
h2f_RDATA[12] => hps2fpga.I_RDATA12
h2f_RDATA[13] => hps2fpga.I_RDATA13
h2f_RDATA[14] => hps2fpga.I_RDATA14
h2f_RDATA[15] => hps2fpga.I_RDATA15
h2f_RDATA[16] => hps2fpga.I_RDATA16
h2f_RDATA[17] => hps2fpga.I_RDATA17
h2f_RDATA[18] => hps2fpga.I_RDATA18
h2f_RDATA[19] => hps2fpga.I_RDATA19
h2f_RDATA[20] => hps2fpga.I_RDATA20
h2f_RDATA[21] => hps2fpga.I_RDATA21
h2f_RDATA[22] => hps2fpga.I_RDATA22
h2f_RDATA[23] => hps2fpga.I_RDATA23
h2f_RDATA[24] => hps2fpga.I_RDATA24
h2f_RDATA[25] => hps2fpga.I_RDATA25
h2f_RDATA[26] => hps2fpga.I_RDATA26
h2f_RDATA[27] => hps2fpga.I_RDATA27
h2f_RDATA[28] => hps2fpga.I_RDATA28
h2f_RDATA[29] => hps2fpga.I_RDATA29
h2f_RDATA[30] => hps2fpga.I_RDATA30
h2f_RDATA[31] => hps2fpga.I_RDATA31
h2f_RDATA[32] => hps2fpga.I_RDATA32
h2f_RDATA[33] => hps2fpga.I_RDATA33
h2f_RDATA[34] => hps2fpga.I_RDATA34
h2f_RDATA[35] => hps2fpga.I_RDATA35
h2f_RDATA[36] => hps2fpga.I_RDATA36
h2f_RDATA[37] => hps2fpga.I_RDATA37
h2f_RDATA[38] => hps2fpga.I_RDATA38
h2f_RDATA[39] => hps2fpga.I_RDATA39
h2f_RDATA[40] => hps2fpga.I_RDATA40
h2f_RDATA[41] => hps2fpga.I_RDATA41
h2f_RDATA[42] => hps2fpga.I_RDATA42
h2f_RDATA[43] => hps2fpga.I_RDATA43
h2f_RDATA[44] => hps2fpga.I_RDATA44
h2f_RDATA[45] => hps2fpga.I_RDATA45
h2f_RDATA[46] => hps2fpga.I_RDATA46
h2f_RDATA[47] => hps2fpga.I_RDATA47
h2f_RDATA[48] => hps2fpga.I_RDATA48
h2f_RDATA[49] => hps2fpga.I_RDATA49
h2f_RDATA[50] => hps2fpga.I_RDATA50
h2f_RDATA[51] => hps2fpga.I_RDATA51
h2f_RDATA[52] => hps2fpga.I_RDATA52
h2f_RDATA[53] => hps2fpga.I_RDATA53
h2f_RDATA[54] => hps2fpga.I_RDATA54
h2f_RDATA[55] => hps2fpga.I_RDATA55
h2f_RDATA[56] => hps2fpga.I_RDATA56
h2f_RDATA[57] => hps2fpga.I_RDATA57
h2f_RDATA[58] => hps2fpga.I_RDATA58
h2f_RDATA[59] => hps2fpga.I_RDATA59
h2f_RDATA[60] => hps2fpga.I_RDATA60
h2f_RDATA[61] => hps2fpga.I_RDATA61
h2f_RDATA[62] => hps2fpga.I_RDATA62
h2f_RDATA[63] => hps2fpga.I_RDATA63
h2f_RRESP[0] => hps2fpga.I_RRESP
h2f_RRESP[1] => hps2fpga.I_RRESP1
h2f_RLAST[0] => hps2fpga.I_RLAST
h2f_RVALID[0] => hps2fpga.I_RVALID
h2f_RREADY[0] <= hps2fpga.O_RREADY
f2h_irq_p0[0] => interrupts.I_IRQ
f2h_irq_p0[1] => interrupts.I_IRQ1
f2h_irq_p0[2] => interrupts.I_IRQ2
f2h_irq_p0[3] => interrupts.I_IRQ3
f2h_irq_p0[4] => interrupts.I_IRQ4
f2h_irq_p0[5] => interrupts.I_IRQ5
f2h_irq_p0[6] => interrupts.I_IRQ6
f2h_irq_p0[7] => interrupts.I_IRQ7
f2h_irq_p0[8] => interrupts.I_IRQ8
f2h_irq_p0[9] => interrupts.I_IRQ9
f2h_irq_p0[10] => interrupts.I_IRQ10
f2h_irq_p0[11] => interrupts.I_IRQ11
f2h_irq_p0[12] => interrupts.I_IRQ12
f2h_irq_p0[13] => interrupts.I_IRQ13
f2h_irq_p0[14] => interrupts.I_IRQ14
f2h_irq_p0[15] => interrupts.I_IRQ15
f2h_irq_p0[16] => interrupts.I_IRQ16
f2h_irq_p0[17] => interrupts.I_IRQ17
f2h_irq_p0[18] => interrupts.I_IRQ18
f2h_irq_p0[19] => interrupts.I_IRQ19
f2h_irq_p0[20] => interrupts.I_IRQ20
f2h_irq_p0[21] => interrupts.I_IRQ21
f2h_irq_p0[22] => interrupts.I_IRQ22
f2h_irq_p0[23] => interrupts.I_IRQ23
f2h_irq_p0[24] => interrupts.I_IRQ24
f2h_irq_p0[25] => interrupts.I_IRQ25
f2h_irq_p0[26] => interrupts.I_IRQ26
f2h_irq_p0[27] => interrupts.I_IRQ27
f2h_irq_p0[28] => interrupts.I_IRQ28
f2h_irq_p0[29] => interrupts.I_IRQ29
f2h_irq_p0[30] => interrupts.I_IRQ30
f2h_irq_p0[31] => interrupts.I_IRQ31
f2h_irq_p1[0] => interrupts.I_IRQ32
f2h_irq_p1[1] => interrupts.I_IRQ33
f2h_irq_p1[2] => interrupts.I_IRQ34
f2h_irq_p1[3] => interrupts.I_IRQ35
f2h_irq_p1[4] => interrupts.I_IRQ36
f2h_irq_p1[5] => interrupts.I_IRQ37
f2h_irq_p1[6] => interrupts.I_IRQ38
f2h_irq_p1[7] => interrupts.I_IRQ39
f2h_irq_p1[8] => interrupts.I_IRQ40
f2h_irq_p1[9] => interrupts.I_IRQ41
f2h_irq_p1[10] => interrupts.I_IRQ42
f2h_irq_p1[11] => interrupts.I_IRQ43
f2h_irq_p1[12] => interrupts.I_IRQ44
f2h_irq_p1[13] => interrupts.I_IRQ45
f2h_irq_p1[14] => interrupts.I_IRQ46
f2h_irq_p1[15] => interrupts.I_IRQ47
f2h_irq_p1[16] => interrupts.I_IRQ48
f2h_irq_p1[17] => interrupts.I_IRQ49
f2h_irq_p1[18] => interrupts.I_IRQ50
f2h_irq_p1[19] => interrupts.I_IRQ51
f2h_irq_p1[20] => interrupts.I_IRQ52
f2h_irq_p1[21] => interrupts.I_IRQ53
f2h_irq_p1[22] => interrupts.I_IRQ54
f2h_irq_p1[23] => interrupts.I_IRQ55
f2h_irq_p1[24] => interrupts.I_IRQ56
f2h_irq_p1[25] => interrupts.I_IRQ57
f2h_irq_p1[26] => interrupts.I_IRQ58
f2h_irq_p1[27] => interrupts.I_IRQ59
f2h_irq_p1[28] => interrupts.I_IRQ60
f2h_irq_p1[29] => interrupts.I_IRQ61
f2h_irq_p1[30] => interrupts.I_IRQ62
f2h_irq_p1[31] => interrupts.I_IRQ63


|ghrd_top|soc_system:soc_system_0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io
mem_a[0] <= soc_system_hps_0_hps_io_border:border.mem_a
mem_a[1] <= soc_system_hps_0_hps_io_border:border.mem_a
mem_a[2] <= soc_system_hps_0_hps_io_border:border.mem_a
mem_a[3] <= soc_system_hps_0_hps_io_border:border.mem_a
mem_a[4] <= soc_system_hps_0_hps_io_border:border.mem_a
mem_a[5] <= soc_system_hps_0_hps_io_border:border.mem_a
mem_a[6] <= soc_system_hps_0_hps_io_border:border.mem_a
mem_a[7] <= soc_system_hps_0_hps_io_border:border.mem_a
mem_a[8] <= soc_system_hps_0_hps_io_border:border.mem_a
mem_a[9] <= soc_system_hps_0_hps_io_border:border.mem_a
mem_a[10] <= soc_system_hps_0_hps_io_border:border.mem_a
mem_a[11] <= soc_system_hps_0_hps_io_border:border.mem_a
mem_a[12] <= soc_system_hps_0_hps_io_border:border.mem_a
mem_a[13] <= soc_system_hps_0_hps_io_border:border.mem_a
mem_a[14] <= soc_system_hps_0_hps_io_border:border.mem_a
mem_ba[0] <= soc_system_hps_0_hps_io_border:border.mem_ba
mem_ba[1] <= soc_system_hps_0_hps_io_border:border.mem_ba
mem_ba[2] <= soc_system_hps_0_hps_io_border:border.mem_ba
mem_ck <= soc_system_hps_0_hps_io_border:border.mem_ck
mem_ck_n <= soc_system_hps_0_hps_io_border:border.mem_ck_n
mem_cke <= soc_system_hps_0_hps_io_border:border.mem_cke
mem_cs_n <= soc_system_hps_0_hps_io_border:border.mem_cs_n
mem_ras_n <= soc_system_hps_0_hps_io_border:border.mem_ras_n
mem_cas_n <= soc_system_hps_0_hps_io_border:border.mem_cas_n
mem_we_n <= soc_system_hps_0_hps_io_border:border.mem_we_n
mem_reset_n <= soc_system_hps_0_hps_io_border:border.mem_reset_n
mem_dq[0] <> soc_system_hps_0_hps_io_border:border.mem_dq
mem_dq[1] <> soc_system_hps_0_hps_io_border:border.mem_dq
mem_dq[2] <> soc_system_hps_0_hps_io_border:border.mem_dq
mem_dq[3] <> soc_system_hps_0_hps_io_border:border.mem_dq
mem_dq[4] <> soc_system_hps_0_hps_io_border:border.mem_dq
mem_dq[5] <> soc_system_hps_0_hps_io_border:border.mem_dq
mem_dq[6] <> soc_system_hps_0_hps_io_border:border.mem_dq
mem_dq[7] <> soc_system_hps_0_hps_io_border:border.mem_dq
mem_dq[8] <> soc_system_hps_0_hps_io_border:border.mem_dq
mem_dq[9] <> soc_system_hps_0_hps_io_border:border.mem_dq
mem_dq[10] <> soc_system_hps_0_hps_io_border:border.mem_dq
mem_dq[11] <> soc_system_hps_0_hps_io_border:border.mem_dq
mem_dq[12] <> soc_system_hps_0_hps_io_border:border.mem_dq
mem_dq[13] <> soc_system_hps_0_hps_io_border:border.mem_dq
mem_dq[14] <> soc_system_hps_0_hps_io_border:border.mem_dq
mem_dq[15] <> soc_system_hps_0_hps_io_border:border.mem_dq
mem_dq[16] <> soc_system_hps_0_hps_io_border:border.mem_dq
mem_dq[17] <> soc_system_hps_0_hps_io_border:border.mem_dq
mem_dq[18] <> soc_system_hps_0_hps_io_border:border.mem_dq
mem_dq[19] <> soc_system_hps_0_hps_io_border:border.mem_dq
mem_dq[20] <> soc_system_hps_0_hps_io_border:border.mem_dq
mem_dq[21] <> soc_system_hps_0_hps_io_border:border.mem_dq
mem_dq[22] <> soc_system_hps_0_hps_io_border:border.mem_dq
mem_dq[23] <> soc_system_hps_0_hps_io_border:border.mem_dq
mem_dq[24] <> soc_system_hps_0_hps_io_border:border.mem_dq
mem_dq[25] <> soc_system_hps_0_hps_io_border:border.mem_dq
mem_dq[26] <> soc_system_hps_0_hps_io_border:border.mem_dq
mem_dq[27] <> soc_system_hps_0_hps_io_border:border.mem_dq
mem_dq[28] <> soc_system_hps_0_hps_io_border:border.mem_dq
mem_dq[29] <> soc_system_hps_0_hps_io_border:border.mem_dq
mem_dq[30] <> soc_system_hps_0_hps_io_border:border.mem_dq
mem_dq[31] <> soc_system_hps_0_hps_io_border:border.mem_dq
mem_dqs[0] <> soc_system_hps_0_hps_io_border:border.mem_dqs
mem_dqs[1] <> soc_system_hps_0_hps_io_border:border.mem_dqs
mem_dqs[2] <> soc_system_hps_0_hps_io_border:border.mem_dqs
mem_dqs[3] <> soc_system_hps_0_hps_io_border:border.mem_dqs
mem_dqs_n[0] <> soc_system_hps_0_hps_io_border:border.mem_dqs_n
mem_dqs_n[1] <> soc_system_hps_0_hps_io_border:border.mem_dqs_n
mem_dqs_n[2] <> soc_system_hps_0_hps_io_border:border.mem_dqs_n
mem_dqs_n[3] <> soc_system_hps_0_hps_io_border:border.mem_dqs_n
mem_odt <= soc_system_hps_0_hps_io_border:border.mem_odt
mem_dm[0] <= soc_system_hps_0_hps_io_border:border.mem_dm
mem_dm[1] <= soc_system_hps_0_hps_io_border:border.mem_dm
mem_dm[2] <= soc_system_hps_0_hps_io_border:border.mem_dm
mem_dm[3] <= soc_system_hps_0_hps_io_border:border.mem_dm
oct_rzqin => oct_rzqin.IN1
hps_io_emac1_inst_TX_CLK <= soc_system_hps_0_hps_io_border:border.hps_io_emac1_inst_TX_CLK
hps_io_emac1_inst_TXD0 <= soc_system_hps_0_hps_io_border:border.hps_io_emac1_inst_TXD0
hps_io_emac1_inst_TXD1 <= soc_system_hps_0_hps_io_border:border.hps_io_emac1_inst_TXD1
hps_io_emac1_inst_TXD2 <= soc_system_hps_0_hps_io_border:border.hps_io_emac1_inst_TXD2
hps_io_emac1_inst_TXD3 <= soc_system_hps_0_hps_io_border:border.hps_io_emac1_inst_TXD3
hps_io_emac1_inst_RXD0 => hps_io_emac1_inst_RXD0.IN1
hps_io_emac1_inst_MDIO <> soc_system_hps_0_hps_io_border:border.hps_io_emac1_inst_MDIO
hps_io_emac1_inst_MDC <= soc_system_hps_0_hps_io_border:border.hps_io_emac1_inst_MDC
hps_io_emac1_inst_RX_CTL => hps_io_emac1_inst_RX_CTL.IN1
hps_io_emac1_inst_TX_CTL <= soc_system_hps_0_hps_io_border:border.hps_io_emac1_inst_TX_CTL
hps_io_emac1_inst_RX_CLK => hps_io_emac1_inst_RX_CLK.IN1
hps_io_emac1_inst_RXD1 => hps_io_emac1_inst_RXD1.IN1
hps_io_emac1_inst_RXD2 => hps_io_emac1_inst_RXD2.IN1
hps_io_emac1_inst_RXD3 => hps_io_emac1_inst_RXD3.IN1
hps_io_qspi_inst_IO0 <> soc_system_hps_0_hps_io_border:border.hps_io_qspi_inst_IO0
hps_io_qspi_inst_IO1 <> soc_system_hps_0_hps_io_border:border.hps_io_qspi_inst_IO1
hps_io_qspi_inst_IO2 <> soc_system_hps_0_hps_io_border:border.hps_io_qspi_inst_IO2
hps_io_qspi_inst_IO3 <> soc_system_hps_0_hps_io_border:border.hps_io_qspi_inst_IO3
hps_io_qspi_inst_SS0 <= soc_system_hps_0_hps_io_border:border.hps_io_qspi_inst_SS0
hps_io_qspi_inst_CLK <= soc_system_hps_0_hps_io_border:border.hps_io_qspi_inst_CLK
hps_io_sdio_inst_CMD <> soc_system_hps_0_hps_io_border:border.hps_io_sdio_inst_CMD
hps_io_sdio_inst_D0 <> soc_system_hps_0_hps_io_border:border.hps_io_sdio_inst_D0
hps_io_sdio_inst_D1 <> soc_system_hps_0_hps_io_border:border.hps_io_sdio_inst_D1
hps_io_sdio_inst_CLK <= soc_system_hps_0_hps_io_border:border.hps_io_sdio_inst_CLK
hps_io_sdio_inst_D2 <> soc_system_hps_0_hps_io_border:border.hps_io_sdio_inst_D2
hps_io_sdio_inst_D3 <> soc_system_hps_0_hps_io_border:border.hps_io_sdio_inst_D3
hps_io_usb1_inst_D0 <> soc_system_hps_0_hps_io_border:border.hps_io_usb1_inst_D0
hps_io_usb1_inst_D1 <> soc_system_hps_0_hps_io_border:border.hps_io_usb1_inst_D1
hps_io_usb1_inst_D2 <> soc_system_hps_0_hps_io_border:border.hps_io_usb1_inst_D2
hps_io_usb1_inst_D3 <> soc_system_hps_0_hps_io_border:border.hps_io_usb1_inst_D3
hps_io_usb1_inst_D4 <> soc_system_hps_0_hps_io_border:border.hps_io_usb1_inst_D4
hps_io_usb1_inst_D5 <> soc_system_hps_0_hps_io_border:border.hps_io_usb1_inst_D5
hps_io_usb1_inst_D6 <> soc_system_hps_0_hps_io_border:border.hps_io_usb1_inst_D6
hps_io_usb1_inst_D7 <> soc_system_hps_0_hps_io_border:border.hps_io_usb1_inst_D7
hps_io_usb1_inst_CLK => hps_io_usb1_inst_CLK.IN1
hps_io_usb1_inst_STP <= soc_system_hps_0_hps_io_border:border.hps_io_usb1_inst_STP
hps_io_usb1_inst_DIR => hps_io_usb1_inst_DIR.IN1
hps_io_usb1_inst_NXT => hps_io_usb1_inst_NXT.IN1
hps_io_spim1_inst_CLK <= soc_system_hps_0_hps_io_border:border.hps_io_spim1_inst_CLK
hps_io_spim1_inst_MOSI <= soc_system_hps_0_hps_io_border:border.hps_io_spim1_inst_MOSI
hps_io_spim1_inst_MISO => hps_io_spim1_inst_MISO.IN1
hps_io_spim1_inst_SS0 <= soc_system_hps_0_hps_io_border:border.hps_io_spim1_inst_SS0
hps_io_uart0_inst_RX => hps_io_uart0_inst_RX.IN1
hps_io_uart0_inst_TX <= soc_system_hps_0_hps_io_border:border.hps_io_uart0_inst_TX
hps_io_i2c0_inst_SDA <> soc_system_hps_0_hps_io_border:border.hps_io_i2c0_inst_SDA
hps_io_i2c0_inst_SCL <> soc_system_hps_0_hps_io_border:border.hps_io_i2c0_inst_SCL
hps_io_i2c1_inst_SDA <> soc_system_hps_0_hps_io_border:border.hps_io_i2c1_inst_SDA
hps_io_i2c1_inst_SCL <> soc_system_hps_0_hps_io_border:border.hps_io_i2c1_inst_SCL
hps_io_gpio_inst_GPIO09 <> soc_system_hps_0_hps_io_border:border.hps_io_gpio_inst_GPIO09
hps_io_gpio_inst_GPIO35 <> soc_system_hps_0_hps_io_border:border.hps_io_gpio_inst_GPIO35
hps_io_gpio_inst_GPIO40 <> soc_system_hps_0_hps_io_border:border.hps_io_gpio_inst_GPIO40
hps_io_gpio_inst_GPIO48 <> soc_system_hps_0_hps_io_border:border.hps_io_gpio_inst_GPIO48
hps_io_gpio_inst_GPIO53 <> soc_system_hps_0_hps_io_border:border.hps_io_gpio_inst_GPIO53
hps_io_gpio_inst_GPIO54 <> soc_system_hps_0_hps_io_border:border.hps_io_gpio_inst_GPIO54
hps_io_gpio_inst_GPIO61 <> soc_system_hps_0_hps_io_border:border.hps_io_gpio_inst_GPIO61


|ghrd_top|soc_system:soc_system_0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border
mem_a[0] <= hps_sdram:hps_sdram_inst.mem_a
mem_a[1] <= hps_sdram:hps_sdram_inst.mem_a
mem_a[2] <= hps_sdram:hps_sdram_inst.mem_a
mem_a[3] <= hps_sdram:hps_sdram_inst.mem_a
mem_a[4] <= hps_sdram:hps_sdram_inst.mem_a
mem_a[5] <= hps_sdram:hps_sdram_inst.mem_a
mem_a[6] <= hps_sdram:hps_sdram_inst.mem_a
mem_a[7] <= hps_sdram:hps_sdram_inst.mem_a
mem_a[8] <= hps_sdram:hps_sdram_inst.mem_a
mem_a[9] <= hps_sdram:hps_sdram_inst.mem_a
mem_a[10] <= hps_sdram:hps_sdram_inst.mem_a
mem_a[11] <= hps_sdram:hps_sdram_inst.mem_a
mem_a[12] <= hps_sdram:hps_sdram_inst.mem_a
mem_a[13] <= hps_sdram:hps_sdram_inst.mem_a
mem_a[14] <= hps_sdram:hps_sdram_inst.mem_a
mem_ba[0] <= hps_sdram:hps_sdram_inst.mem_ba
mem_ba[1] <= hps_sdram:hps_sdram_inst.mem_ba
mem_ba[2] <= hps_sdram:hps_sdram_inst.mem_ba
mem_ck[0] <= hps_sdram:hps_sdram_inst.mem_ck
mem_ck_n[0] <= hps_sdram:hps_sdram_inst.mem_ck_n
mem_cke[0] <= hps_sdram:hps_sdram_inst.mem_cke
mem_cs_n[0] <= hps_sdram:hps_sdram_inst.mem_cs_n
mem_ras_n[0] <= hps_sdram:hps_sdram_inst.mem_ras_n
mem_cas_n[0] <= hps_sdram:hps_sdram_inst.mem_cas_n
mem_we_n[0] <= hps_sdram:hps_sdram_inst.mem_we_n
mem_reset_n[0] <= hps_sdram:hps_sdram_inst.mem_reset_n
mem_dq[0] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[1] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[2] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[3] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[4] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[5] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[6] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[7] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[8] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[9] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[10] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[11] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[12] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[13] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[14] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[15] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[16] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[17] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[18] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[19] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[20] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[21] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[22] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[23] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[24] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[25] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[26] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[27] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[28] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[29] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[30] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[31] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dqs[0] <> hps_sdram:hps_sdram_inst.mem_dqs
mem_dqs[1] <> hps_sdram:hps_sdram_inst.mem_dqs
mem_dqs[2] <> hps_sdram:hps_sdram_inst.mem_dqs
mem_dqs[3] <> hps_sdram:hps_sdram_inst.mem_dqs
mem_dqs_n[0] <> hps_sdram:hps_sdram_inst.mem_dqs_n
mem_dqs_n[1] <> hps_sdram:hps_sdram_inst.mem_dqs_n
mem_dqs_n[2] <> hps_sdram:hps_sdram_inst.mem_dqs_n
mem_dqs_n[3] <> hps_sdram:hps_sdram_inst.mem_dqs_n
mem_odt[0] <= hps_sdram:hps_sdram_inst.mem_odt
mem_dm[0] <= hps_sdram:hps_sdram_inst.mem_dm
mem_dm[1] <= hps_sdram:hps_sdram_inst.mem_dm
mem_dm[2] <= hps_sdram:hps_sdram_inst.mem_dm
mem_dm[3] <= hps_sdram:hps_sdram_inst.mem_dm
oct_rzqin[0] => oct_rzqin[0].IN1
hps_io_emac1_inst_TX_CLK[0] <= emac1_inst.O_EMAC_CLK_TX
hps_io_emac1_inst_TXD0[0] <= emac1_inst.O_EMAC_PHY_TXD
hps_io_emac1_inst_TXD1[0] <= emac1_inst.O_EMAC_PHY_TXD1
hps_io_emac1_inst_TXD2[0] <= emac1_inst.O_EMAC_PHY_TXD2
hps_io_emac1_inst_TXD3[0] <= emac1_inst.O_EMAC_PHY_TXD3
hps_io_emac1_inst_RXD0[0] => emac1_inst.I_EMAC_PHY_RXD
hps_io_emac1_inst_MDIO[0] <> hps_io_emac1_inst_MDIO[0]
hps_io_emac1_inst_MDC[0] <= emac1_inst.O_EMAC_GMII_MDC
hps_io_emac1_inst_RX_CTL[0] => emac1_inst.I_EMAC_PHY_RXDV
hps_io_emac1_inst_TX_CTL[0] <= emac1_inst.O_EMAC_PHY_TX_OE
hps_io_emac1_inst_RX_CLK[0] => emac1_inst.I_EMAC_CLK_RX
hps_io_emac1_inst_RXD1[0] => emac1_inst.I_EMAC_PHY_RXD1
hps_io_emac1_inst_RXD2[0] => emac1_inst.I_EMAC_PHY_RXD2
hps_io_emac1_inst_RXD3[0] => emac1_inst.I_EMAC_PHY_RXD3
hps_io_qspi_inst_IO0[0] <> hps_io_qspi_inst_IO0[0]
hps_io_qspi_inst_IO1[0] <> hps_io_qspi_inst_IO1[0]
hps_io_qspi_inst_IO2[0] <> hps_io_qspi_inst_IO2[0]
hps_io_qspi_inst_IO3[0] <> hps_io_qspi_inst_IO3[0]
hps_io_qspi_inst_SS0[0] <= qspi_inst.O_QSPI_SS_N
hps_io_qspi_inst_CLK[0] <= qspi_inst.O_QSPI_SCLK
hps_io_sdio_inst_CMD[0] <> hps_io_sdio_inst_CMD[0]
hps_io_sdio_inst_D0[0] <> hps_io_sdio_inst_D0[0]
hps_io_sdio_inst_D1[0] <> hps_io_sdio_inst_D1[0]
hps_io_sdio_inst_CLK[0] <= sdio_inst.O_SDMMC_CCLK
hps_io_sdio_inst_D2[0] <> hps_io_sdio_inst_D2[0]
hps_io_sdio_inst_D3[0] <> hps_io_sdio_inst_D3[0]
hps_io_usb1_inst_D0[0] <> hps_io_usb1_inst_D0[0]
hps_io_usb1_inst_D1[0] <> hps_io_usb1_inst_D1[0]
hps_io_usb1_inst_D2[0] <> hps_io_usb1_inst_D2[0]
hps_io_usb1_inst_D3[0] <> hps_io_usb1_inst_D3[0]
hps_io_usb1_inst_D4[0] <> hps_io_usb1_inst_D4[0]
hps_io_usb1_inst_D5[0] <> hps_io_usb1_inst_D5[0]
hps_io_usb1_inst_D6[0] <> hps_io_usb1_inst_D6[0]
hps_io_usb1_inst_D7[0] <> hps_io_usb1_inst_D7[0]
hps_io_usb1_inst_CLK[0] => usb1_inst.I_USB_ULPI_CLK
hps_io_usb1_inst_STP[0] <= usb1_inst.O_USB_ULPI_STP
hps_io_usb1_inst_DIR[0] => usb1_inst.I_USB_ULPI_DIR
hps_io_usb1_inst_NXT[0] => usb1_inst.I_USB_ULPI_NXT
hps_io_spim1_inst_CLK[0] <= spim1_inst.O_SPI_MASTER_SCLK
hps_io_spim1_inst_MOSI[0] <= hps_io_spim1_inst_MOSI[0].DB_MAX_OUTPUT_PORT_TYPE
hps_io_spim1_inst_MISO[0] => spim1_inst.I_SPI_MASTER_RXD
hps_io_spim1_inst_SS0[0] <= spim1_inst.O_SPI_MASTER_SS_0_N
hps_io_uart0_inst_RX[0] => uart0_inst.UARTRXD
hps_io_uart0_inst_TX[0] <= uart0_inst.UARTTXD
hps_io_i2c0_inst_SDA[0] <> hps_io_i2c0_inst_SDA[0]
hps_io_i2c0_inst_SCL[0] <> hps_io_i2c0_inst_SCL[0]
hps_io_i2c1_inst_SDA[0] <> hps_io_i2c1_inst_SDA[0]
hps_io_i2c1_inst_SCL[0] <> hps_io_i2c1_inst_SCL[0]
hps_io_gpio_inst_GPIO09[0] <> hps_io_gpio_inst_GPIO09[0]
hps_io_gpio_inst_GPIO35[0] <> hps_io_gpio_inst_GPIO35[0]
hps_io_gpio_inst_GPIO40[0] <> hps_io_gpio_inst_GPIO40[0]
hps_io_gpio_inst_GPIO48[0] <> hps_io_gpio_inst_GPIO48[0]
hps_io_gpio_inst_GPIO53[0] <> hps_io_gpio_inst_GPIO53[0]
hps_io_gpio_inst_GPIO54[0] <> hps_io_gpio_inst_GPIO54[0]
hps_io_gpio_inst_GPIO61[0] <> hps_io_gpio_inst_GPIO61[0]


|ghrd_top|soc_system:soc_system_0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst
pll_ref_clk => pll_ref_clk.IN1
global_reset_n => global_reset_n.IN2
soft_reset_n => soft_reset_n.IN1
mem_a[0] <= hps_sdram_p0:p0.mem_a
mem_a[1] <= hps_sdram_p0:p0.mem_a
mem_a[2] <= hps_sdram_p0:p0.mem_a
mem_a[3] <= hps_sdram_p0:p0.mem_a
mem_a[4] <= hps_sdram_p0:p0.mem_a
mem_a[5] <= hps_sdram_p0:p0.mem_a
mem_a[6] <= hps_sdram_p0:p0.mem_a
mem_a[7] <= hps_sdram_p0:p0.mem_a
mem_a[8] <= hps_sdram_p0:p0.mem_a
mem_a[9] <= hps_sdram_p0:p0.mem_a
mem_a[10] <= hps_sdram_p0:p0.mem_a
mem_a[11] <= hps_sdram_p0:p0.mem_a
mem_a[12] <= hps_sdram_p0:p0.mem_a
mem_a[13] <= hps_sdram_p0:p0.mem_a
mem_a[14] <= hps_sdram_p0:p0.mem_a
mem_ba[0] <= hps_sdram_p0:p0.mem_ba
mem_ba[1] <= hps_sdram_p0:p0.mem_ba
mem_ba[2] <= hps_sdram_p0:p0.mem_ba
mem_ck[0] <= hps_sdram_p0:p0.mem_ck
mem_ck_n[0] <= hps_sdram_p0:p0.mem_ck_n
mem_cke[0] <= hps_sdram_p0:p0.mem_cke
mem_cs_n[0] <= hps_sdram_p0:p0.mem_cs_n
mem_dm[0] <= hps_sdram_p0:p0.mem_dm
mem_dm[1] <= hps_sdram_p0:p0.mem_dm
mem_dm[2] <= hps_sdram_p0:p0.mem_dm
mem_dm[3] <= hps_sdram_p0:p0.mem_dm
mem_ras_n[0] <= hps_sdram_p0:p0.mem_ras_n
mem_cas_n[0] <= hps_sdram_p0:p0.mem_cas_n
mem_we_n[0] <= hps_sdram_p0:p0.mem_we_n
mem_reset_n <= hps_sdram_p0:p0.mem_reset_n
mem_dq[0] <> hps_sdram_p0:p0.mem_dq
mem_dq[1] <> hps_sdram_p0:p0.mem_dq
mem_dq[2] <> hps_sdram_p0:p0.mem_dq
mem_dq[3] <> hps_sdram_p0:p0.mem_dq
mem_dq[4] <> hps_sdram_p0:p0.mem_dq
mem_dq[5] <> hps_sdram_p0:p0.mem_dq
mem_dq[6] <> hps_sdram_p0:p0.mem_dq
mem_dq[7] <> hps_sdram_p0:p0.mem_dq
mem_dq[8] <> hps_sdram_p0:p0.mem_dq
mem_dq[9] <> hps_sdram_p0:p0.mem_dq
mem_dq[10] <> hps_sdram_p0:p0.mem_dq
mem_dq[11] <> hps_sdram_p0:p0.mem_dq
mem_dq[12] <> hps_sdram_p0:p0.mem_dq
mem_dq[13] <> hps_sdram_p0:p0.mem_dq
mem_dq[14] <> hps_sdram_p0:p0.mem_dq
mem_dq[15] <> hps_sdram_p0:p0.mem_dq
mem_dq[16] <> hps_sdram_p0:p0.mem_dq
mem_dq[17] <> hps_sdram_p0:p0.mem_dq
mem_dq[18] <> hps_sdram_p0:p0.mem_dq
mem_dq[19] <> hps_sdram_p0:p0.mem_dq
mem_dq[20] <> hps_sdram_p0:p0.mem_dq
mem_dq[21] <> hps_sdram_p0:p0.mem_dq
mem_dq[22] <> hps_sdram_p0:p0.mem_dq
mem_dq[23] <> hps_sdram_p0:p0.mem_dq
mem_dq[24] <> hps_sdram_p0:p0.mem_dq
mem_dq[25] <> hps_sdram_p0:p0.mem_dq
mem_dq[26] <> hps_sdram_p0:p0.mem_dq
mem_dq[27] <> hps_sdram_p0:p0.mem_dq
mem_dq[28] <> hps_sdram_p0:p0.mem_dq
mem_dq[29] <> hps_sdram_p0:p0.mem_dq
mem_dq[30] <> hps_sdram_p0:p0.mem_dq
mem_dq[31] <> hps_sdram_p0:p0.mem_dq
mem_dqs[0] <> hps_sdram_p0:p0.mem_dqs
mem_dqs[1] <> hps_sdram_p0:p0.mem_dqs
mem_dqs[2] <> hps_sdram_p0:p0.mem_dqs
mem_dqs[3] <> hps_sdram_p0:p0.mem_dqs
mem_dqs_n[0] <> hps_sdram_p0:p0.mem_dqs_n
mem_dqs_n[1] <> hps_sdram_p0:p0.mem_dqs_n
mem_dqs_n[2] <> hps_sdram_p0:p0.mem_dqs_n
mem_dqs_n[3] <> hps_sdram_p0:p0.mem_dqs_n
mem_odt[0] <= hps_sdram_p0:p0.mem_odt
oct_rzqin => oct_rzqin.IN1


|ghrd_top|soc_system:soc_system_0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
global_reset_n => ~NO_FANOUT~
pll_ref_clk => ~NO_FANOUT~
pll_mem_clk <= pll.CLK
pll_write_clk <= pll.CLK1
pll_write_clk_pre_phy_clk <= pll.CLK1
pll_addr_cmd_clk <= pll.CLK
pll_avl_clk <= pll.CLK
pll_config_clk <= pll.CLK
pll_locked <= <GND>
afi_clk <= pll.CLK
pll_mem_phy_clk <= pll.CLK
afi_phy_clk <= pll.CLK
pll_avl_phy_clk <= pll.CLK
afi_half_clk <= pll.CLK


|ghrd_top|soc_system:soc_system_0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
global_reset_n => global_reset_n.IN1
soft_reset_n => comb.IN0
csr_soft_reset_req => comb.IN1
parallelterminationcontrol[0] => parallelterminationcontrol[0].IN1
parallelterminationcontrol[1] => parallelterminationcontrol[1].IN1
parallelterminationcontrol[2] => parallelterminationcontrol[2].IN1
parallelterminationcontrol[3] => parallelterminationcontrol[3].IN1
parallelterminationcontrol[4] => parallelterminationcontrol[4].IN1
parallelterminationcontrol[5] => parallelterminationcontrol[5].IN1
parallelterminationcontrol[6] => parallelterminationcontrol[6].IN1
parallelterminationcontrol[7] => parallelterminationcontrol[7].IN1
parallelterminationcontrol[8] => parallelterminationcontrol[8].IN1
parallelterminationcontrol[9] => parallelterminationcontrol[9].IN1
parallelterminationcontrol[10] => parallelterminationcontrol[10].IN1
parallelterminationcontrol[11] => parallelterminationcontrol[11].IN1
parallelterminationcontrol[12] => parallelterminationcontrol[12].IN1
parallelterminationcontrol[13] => parallelterminationcontrol[13].IN1
parallelterminationcontrol[14] => parallelterminationcontrol[14].IN1
parallelterminationcontrol[15] => parallelterminationcontrol[15].IN1
seriesterminationcontrol[0] => seriesterminationcontrol[0].IN1
seriesterminationcontrol[1] => seriesterminationcontrol[1].IN1
seriesterminationcontrol[2] => seriesterminationcontrol[2].IN1
seriesterminationcontrol[3] => seriesterminationcontrol[3].IN1
seriesterminationcontrol[4] => seriesterminationcontrol[4].IN1
seriesterminationcontrol[5] => seriesterminationcontrol[5].IN1
seriesterminationcontrol[6] => seriesterminationcontrol[6].IN1
seriesterminationcontrol[7] => seriesterminationcontrol[7].IN1
seriesterminationcontrol[8] => seriesterminationcontrol[8].IN1
seriesterminationcontrol[9] => seriesterminationcontrol[9].IN1
seriesterminationcontrol[10] => seriesterminationcontrol[10].IN1
seriesterminationcontrol[11] => seriesterminationcontrol[11].IN1
seriesterminationcontrol[12] => seriesterminationcontrol[12].IN1
seriesterminationcontrol[13] => seriesterminationcontrol[13].IN1
seriesterminationcontrol[14] => seriesterminationcontrol[14].IN1
seriesterminationcontrol[15] => seriesterminationcontrol[15].IN1
pll_mem_clk => pll_mem_clk.IN1
pll_write_clk => pll_dqs_ena_clk.IN2
pll_write_clk_pre_phy_clk => pll_write_clk_pre_phy_clk.IN1
pll_addr_cmd_clk => pll_addr_cmd_clk.IN1
pll_avl_clk => pll_avl_clk.IN1
pll_config_clk => pll_config_clk.IN1
pll_mem_phy_clk => pll_mem_phy_clk.IN1
afi_phy_clk => afi_phy_clk.IN1
pll_avl_phy_clk => pll_avl_phy_clk.IN1
pll_locked => pll_locked.IN1
dll_pll_locked <= hps_sdram_p0_acv_hard_memphy:umemphy.dll_pll_locked
dll_delayctrl[0] => dll_delayctrl[0].IN1
dll_delayctrl[1] => dll_delayctrl[1].IN1
dll_delayctrl[2] => dll_delayctrl[2].IN1
dll_delayctrl[3] => dll_delayctrl[3].IN1
dll_delayctrl[4] => dll_delayctrl[4].IN1
dll_delayctrl[5] => dll_delayctrl[5].IN1
dll_delayctrl[6] => dll_delayctrl[6].IN1
dll_clk <= hps_sdram_p0_acv_hard_memphy:umemphy.dll_clk
ctl_reset_n <= hps_sdram_p0_acv_hard_memphy:umemphy.ctl_reset_n
afi_reset_n <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_reset_n
afi_reset_export_n <= hps_sdram_p0_acv_hard_memphy:umemphy.ctl_reset_export_n
afi_clk => afi_clk.IN2
afi_half_clk => afi_half_clk.IN1
afi_addr[0] => afi_addr[0].IN1
afi_addr[1] => afi_addr[1].IN1
afi_addr[2] => afi_addr[2].IN1
afi_addr[3] => afi_addr[3].IN1
afi_addr[4] => afi_addr[4].IN1
afi_addr[5] => afi_addr[5].IN1
afi_addr[6] => afi_addr[6].IN1
afi_addr[7] => afi_addr[7].IN1
afi_addr[8] => afi_addr[8].IN1
afi_addr[9] => afi_addr[9].IN1
afi_addr[10] => afi_addr[10].IN1
afi_addr[11] => afi_addr[11].IN1
afi_addr[12] => afi_addr[12].IN1
afi_addr[13] => afi_addr[13].IN1
afi_addr[14] => afi_addr[14].IN1
afi_addr[15] => afi_addr[15].IN1
afi_addr[16] => afi_addr[16].IN1
afi_addr[17] => afi_addr[17].IN1
afi_addr[18] => afi_addr[18].IN1
afi_addr[19] => afi_addr[19].IN1
afi_ba[0] => afi_ba[0].IN1
afi_ba[1] => afi_ba[1].IN1
afi_ba[2] => afi_ba[2].IN1
afi_cke[0] => afi_cke[0].IN1
afi_cke[1] => afi_cke[1].IN1
afi_cs_n[0] => afi_cs_n[0].IN1
afi_cs_n[1] => afi_cs_n[1].IN1
afi_ras_n[0] => afi_ras_n[0].IN1
afi_we_n[0] => afi_we_n[0].IN1
afi_cas_n[0] => afi_cas_n[0].IN1
afi_rst_n[0] => afi_rst_n[0].IN1
afi_odt[0] => afi_odt[0].IN1
afi_odt[1] => afi_odt[1].IN1
afi_mem_clk_disable[0] => afi_mem_clk_disable[0].IN1
afi_dqs_burst[0] => afi_dqs_burst[0].IN1
afi_dqs_burst[1] => afi_dqs_burst[1].IN1
afi_dqs_burst[2] => afi_dqs_burst[2].IN1
afi_dqs_burst[3] => afi_dqs_burst[3].IN1
afi_dqs_burst[4] => afi_dqs_burst[4].IN1
afi_wdata[0] => afi_wdata[0].IN1
afi_wdata[1] => afi_wdata[1].IN1
afi_wdata[2] => afi_wdata[2].IN1
afi_wdata[3] => afi_wdata[3].IN1
afi_wdata[4] => afi_wdata[4].IN1
afi_wdata[5] => afi_wdata[5].IN1
afi_wdata[6] => afi_wdata[6].IN1
afi_wdata[7] => afi_wdata[7].IN1
afi_wdata[8] => afi_wdata[8].IN1
afi_wdata[9] => afi_wdata[9].IN1
afi_wdata[10] => afi_wdata[10].IN1
afi_wdata[11] => afi_wdata[11].IN1
afi_wdata[12] => afi_wdata[12].IN1
afi_wdata[13] => afi_wdata[13].IN1
afi_wdata[14] => afi_wdata[14].IN1
afi_wdata[15] => afi_wdata[15].IN1
afi_wdata[16] => afi_wdata[16].IN1
afi_wdata[17] => afi_wdata[17].IN1
afi_wdata[18] => afi_wdata[18].IN1
afi_wdata[19] => afi_wdata[19].IN1
afi_wdata[20] => afi_wdata[20].IN1
afi_wdata[21] => afi_wdata[21].IN1
afi_wdata[22] => afi_wdata[22].IN1
afi_wdata[23] => afi_wdata[23].IN1
afi_wdata[24] => afi_wdata[24].IN1
afi_wdata[25] => afi_wdata[25].IN1
afi_wdata[26] => afi_wdata[26].IN1
afi_wdata[27] => afi_wdata[27].IN1
afi_wdata[28] => afi_wdata[28].IN1
afi_wdata[29] => afi_wdata[29].IN1
afi_wdata[30] => afi_wdata[30].IN1
afi_wdata[31] => afi_wdata[31].IN1
afi_wdata[32] => afi_wdata[32].IN1
afi_wdata[33] => afi_wdata[33].IN1
afi_wdata[34] => afi_wdata[34].IN1
afi_wdata[35] => afi_wdata[35].IN1
afi_wdata[36] => afi_wdata[36].IN1
afi_wdata[37] => afi_wdata[37].IN1
afi_wdata[38] => afi_wdata[38].IN1
afi_wdata[39] => afi_wdata[39].IN1
afi_wdata[40] => afi_wdata[40].IN1
afi_wdata[41] => afi_wdata[41].IN1
afi_wdata[42] => afi_wdata[42].IN1
afi_wdata[43] => afi_wdata[43].IN1
afi_wdata[44] => afi_wdata[44].IN1
afi_wdata[45] => afi_wdata[45].IN1
afi_wdata[46] => afi_wdata[46].IN1
afi_wdata[47] => afi_wdata[47].IN1
afi_wdata[48] => afi_wdata[48].IN1
afi_wdata[49] => afi_wdata[49].IN1
afi_wdata[50] => afi_wdata[50].IN1
afi_wdata[51] => afi_wdata[51].IN1
afi_wdata[52] => afi_wdata[52].IN1
afi_wdata[53] => afi_wdata[53].IN1
afi_wdata[54] => afi_wdata[54].IN1
afi_wdata[55] => afi_wdata[55].IN1
afi_wdata[56] => afi_wdata[56].IN1
afi_wdata[57] => afi_wdata[57].IN1
afi_wdata[58] => afi_wdata[58].IN1
afi_wdata[59] => afi_wdata[59].IN1
afi_wdata[60] => afi_wdata[60].IN1
afi_wdata[61] => afi_wdata[61].IN1
afi_wdata[62] => afi_wdata[62].IN1
afi_wdata[63] => afi_wdata[63].IN1
afi_wdata[64] => afi_wdata[64].IN1
afi_wdata[65] => afi_wdata[65].IN1
afi_wdata[66] => afi_wdata[66].IN1
afi_wdata[67] => afi_wdata[67].IN1
afi_wdata[68] => afi_wdata[68].IN1
afi_wdata[69] => afi_wdata[69].IN1
afi_wdata[70] => afi_wdata[70].IN1
afi_wdata[71] => afi_wdata[71].IN1
afi_wdata[72] => afi_wdata[72].IN1
afi_wdata[73] => afi_wdata[73].IN1
afi_wdata[74] => afi_wdata[74].IN1
afi_wdata[75] => afi_wdata[75].IN1
afi_wdata[76] => afi_wdata[76].IN1
afi_wdata[77] => afi_wdata[77].IN1
afi_wdata[78] => afi_wdata[78].IN1
afi_wdata[79] => afi_wdata[79].IN1
afi_wdata_valid[0] => afi_wdata_valid[0].IN1
afi_wdata_valid[1] => afi_wdata_valid[1].IN1
afi_wdata_valid[2] => afi_wdata_valid[2].IN1
afi_wdata_valid[3] => afi_wdata_valid[3].IN1
afi_wdata_valid[4] => afi_wdata_valid[4].IN1
afi_dm[0] => afi_dm[0].IN1
afi_dm[1] => afi_dm[1].IN1
afi_dm[2] => afi_dm[2].IN1
afi_dm[3] => afi_dm[3].IN1
afi_dm[4] => afi_dm[4].IN1
afi_dm[5] => afi_dm[5].IN1
afi_dm[6] => afi_dm[6].IN1
afi_dm[7] => afi_dm[7].IN1
afi_dm[8] => afi_dm[8].IN1
afi_dm[9] => afi_dm[9].IN1
afi_rdata[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[1] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[2] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[3] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[4] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[5] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[6] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[7] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[8] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[9] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[10] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[11] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[12] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[13] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[14] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[15] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[16] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[17] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[18] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[19] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[20] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[21] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[22] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[23] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[24] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[25] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[26] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[27] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[28] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[29] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[30] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[31] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[32] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[33] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[34] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[35] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[36] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[37] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[38] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[39] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[40] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[41] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[42] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[43] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[44] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[45] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[46] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[47] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[48] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[49] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[50] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[51] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[52] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[53] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[54] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[55] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[56] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[57] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[58] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[59] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[60] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[61] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[62] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[63] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[64] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[65] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[66] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[67] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[68] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[69] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[70] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[71] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[72] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[73] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[74] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[75] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[76] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[77] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[78] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[79] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata_en[0] => afi_rdata_en[0].IN1
afi_rdata_en[1] => afi_rdata_en[1].IN1
afi_rdata_en[2] => afi_rdata_en[2].IN1
afi_rdata_en[3] => afi_rdata_en[3].IN1
afi_rdata_en[4] => afi_rdata_en[4].IN1
afi_rdata_en_full[0] => afi_rdata_en_full[0].IN1
afi_rdata_en_full[1] => afi_rdata_en_full[1].IN1
afi_rdata_en_full[2] => afi_rdata_en_full[2].IN1
afi_rdata_en_full[3] => afi_rdata_en_full[3].IN1
afi_rdata_en_full[4] => afi_rdata_en_full[4].IN1
afi_rdata_valid[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata_valid
afi_cal_success <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_cal_success
afi_cal_fail <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_cal_fail
afi_wlat[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_wlat
afi_wlat[1] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_wlat
afi_wlat[2] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_wlat
afi_wlat[3] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_wlat
afi_rlat[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rlat
afi_rlat[1] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rlat
afi_rlat[2] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rlat
afi_rlat[3] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rlat
afi_rlat[4] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rlat
avl_read => avl_read.IN1
avl_write => avl_write.IN1
avl_address[0] => avl_address[0].IN1
avl_address[1] => avl_address[1].IN1
avl_address[2] => avl_address[2].IN1
avl_address[3] => avl_address[3].IN1
avl_address[4] => avl_address[4].IN1
avl_address[5] => avl_address[5].IN1
avl_address[6] => avl_address[6].IN1
avl_address[7] => avl_address[7].IN1
avl_address[8] => avl_address[8].IN1
avl_address[9] => avl_address[9].IN1
avl_address[10] => avl_address[10].IN1
avl_address[11] => avl_address[11].IN1
avl_address[12] => avl_address[12].IN1
avl_address[13] => avl_address[13].IN1
avl_address[14] => avl_address[14].IN1
avl_address[15] => avl_address[15].IN1
avl_writedata[0] => avl_writedata[0].IN1
avl_writedata[1] => avl_writedata[1].IN1
avl_writedata[2] => avl_writedata[2].IN1
avl_writedata[3] => avl_writedata[3].IN1
avl_writedata[4] => avl_writedata[4].IN1
avl_writedata[5] => avl_writedata[5].IN1
avl_writedata[6] => avl_writedata[6].IN1
avl_writedata[7] => avl_writedata[7].IN1
avl_writedata[8] => avl_writedata[8].IN1
avl_writedata[9] => avl_writedata[9].IN1
avl_writedata[10] => avl_writedata[10].IN1
avl_writedata[11] => avl_writedata[11].IN1
avl_writedata[12] => avl_writedata[12].IN1
avl_writedata[13] => avl_writedata[13].IN1
avl_writedata[14] => avl_writedata[14].IN1
avl_writedata[15] => avl_writedata[15].IN1
avl_writedata[16] => avl_writedata[16].IN1
avl_writedata[17] => avl_writedata[17].IN1
avl_writedata[18] => avl_writedata[18].IN1
avl_writedata[19] => avl_writedata[19].IN1
avl_writedata[20] => avl_writedata[20].IN1
avl_writedata[21] => avl_writedata[21].IN1
avl_writedata[22] => avl_writedata[22].IN1
avl_writedata[23] => avl_writedata[23].IN1
avl_writedata[24] => avl_writedata[24].IN1
avl_writedata[25] => avl_writedata[25].IN1
avl_writedata[26] => avl_writedata[26].IN1
avl_writedata[27] => avl_writedata[27].IN1
avl_writedata[28] => avl_writedata[28].IN1
avl_writedata[29] => avl_writedata[29].IN1
avl_writedata[30] => avl_writedata[30].IN1
avl_writedata[31] => avl_writedata[31].IN1
avl_waitrequest <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_waitrequest
avl_readdata[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[1] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[2] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[3] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[4] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[5] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[6] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[7] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[8] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[9] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[10] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[11] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[12] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[13] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[14] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[15] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[16] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[17] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[18] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[19] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[20] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[21] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[22] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[23] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[24] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[25] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[26] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[27] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[28] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[29] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[30] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[31] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
cfg_addlat[0] => cfg_addlat[0].IN1
cfg_addlat[1] => cfg_addlat[1].IN1
cfg_addlat[2] => cfg_addlat[2].IN1
cfg_addlat[3] => cfg_addlat[3].IN1
cfg_addlat[4] => cfg_addlat[4].IN1
cfg_addlat[5] => cfg_addlat[5].IN1
cfg_addlat[6] => cfg_addlat[6].IN1
cfg_addlat[7] => cfg_addlat[7].IN1
cfg_bankaddrwidth[0] => cfg_bankaddrwidth[0].IN1
cfg_bankaddrwidth[1] => cfg_bankaddrwidth[1].IN1
cfg_bankaddrwidth[2] => cfg_bankaddrwidth[2].IN1
cfg_bankaddrwidth[3] => cfg_bankaddrwidth[3].IN1
cfg_bankaddrwidth[4] => cfg_bankaddrwidth[4].IN1
cfg_bankaddrwidth[5] => cfg_bankaddrwidth[5].IN1
cfg_bankaddrwidth[6] => cfg_bankaddrwidth[6].IN1
cfg_bankaddrwidth[7] => cfg_bankaddrwidth[7].IN1
cfg_caswrlat[0] => cfg_caswrlat[0].IN1
cfg_caswrlat[1] => cfg_caswrlat[1].IN1
cfg_caswrlat[2] => cfg_caswrlat[2].IN1
cfg_caswrlat[3] => cfg_caswrlat[3].IN1
cfg_caswrlat[4] => cfg_caswrlat[4].IN1
cfg_caswrlat[5] => cfg_caswrlat[5].IN1
cfg_caswrlat[6] => cfg_caswrlat[6].IN1
cfg_caswrlat[7] => cfg_caswrlat[7].IN1
cfg_coladdrwidth[0] => cfg_coladdrwidth[0].IN1
cfg_coladdrwidth[1] => cfg_coladdrwidth[1].IN1
cfg_coladdrwidth[2] => cfg_coladdrwidth[2].IN1
cfg_coladdrwidth[3] => cfg_coladdrwidth[3].IN1
cfg_coladdrwidth[4] => cfg_coladdrwidth[4].IN1
cfg_coladdrwidth[5] => cfg_coladdrwidth[5].IN1
cfg_coladdrwidth[6] => cfg_coladdrwidth[6].IN1
cfg_coladdrwidth[7] => cfg_coladdrwidth[7].IN1
cfg_csaddrwidth[0] => cfg_csaddrwidth[0].IN1
cfg_csaddrwidth[1] => cfg_csaddrwidth[1].IN1
cfg_csaddrwidth[2] => cfg_csaddrwidth[2].IN1
cfg_csaddrwidth[3] => cfg_csaddrwidth[3].IN1
cfg_csaddrwidth[4] => cfg_csaddrwidth[4].IN1
cfg_csaddrwidth[5] => cfg_csaddrwidth[5].IN1
cfg_csaddrwidth[6] => cfg_csaddrwidth[6].IN1
cfg_csaddrwidth[7] => cfg_csaddrwidth[7].IN1
cfg_devicewidth[0] => cfg_devicewidth[0].IN1
cfg_devicewidth[1] => cfg_devicewidth[1].IN1
cfg_devicewidth[2] => cfg_devicewidth[2].IN1
cfg_devicewidth[3] => cfg_devicewidth[3].IN1
cfg_devicewidth[4] => cfg_devicewidth[4].IN1
cfg_devicewidth[5] => cfg_devicewidth[5].IN1
cfg_devicewidth[6] => cfg_devicewidth[6].IN1
cfg_devicewidth[7] => cfg_devicewidth[7].IN1
cfg_dramconfig[0] => cfg_dramconfig[0].IN1
cfg_dramconfig[1] => cfg_dramconfig[1].IN1
cfg_dramconfig[2] => cfg_dramconfig[2].IN1
cfg_dramconfig[3] => cfg_dramconfig[3].IN1
cfg_dramconfig[4] => cfg_dramconfig[4].IN1
cfg_dramconfig[5] => cfg_dramconfig[5].IN1
cfg_dramconfig[6] => cfg_dramconfig[6].IN1
cfg_dramconfig[7] => cfg_dramconfig[7].IN1
cfg_dramconfig[8] => cfg_dramconfig[8].IN1
cfg_dramconfig[9] => cfg_dramconfig[9].IN1
cfg_dramconfig[10] => cfg_dramconfig[10].IN1
cfg_dramconfig[11] => cfg_dramconfig[11].IN1
cfg_dramconfig[12] => cfg_dramconfig[12].IN1
cfg_dramconfig[13] => cfg_dramconfig[13].IN1
cfg_dramconfig[14] => cfg_dramconfig[14].IN1
cfg_dramconfig[15] => cfg_dramconfig[15].IN1
cfg_dramconfig[16] => cfg_dramconfig[16].IN1
cfg_dramconfig[17] => cfg_dramconfig[17].IN1
cfg_dramconfig[18] => cfg_dramconfig[18].IN1
cfg_dramconfig[19] => cfg_dramconfig[19].IN1
cfg_dramconfig[20] => cfg_dramconfig[20].IN1
cfg_dramconfig[21] => cfg_dramconfig[21].IN1
cfg_dramconfig[22] => cfg_dramconfig[22].IN1
cfg_dramconfig[23] => cfg_dramconfig[23].IN1
cfg_interfacewidth[0] => cfg_interfacewidth[0].IN1
cfg_interfacewidth[1] => cfg_interfacewidth[1].IN1
cfg_interfacewidth[2] => cfg_interfacewidth[2].IN1
cfg_interfacewidth[3] => cfg_interfacewidth[3].IN1
cfg_interfacewidth[4] => cfg_interfacewidth[4].IN1
cfg_interfacewidth[5] => cfg_interfacewidth[5].IN1
cfg_interfacewidth[6] => cfg_interfacewidth[6].IN1
cfg_interfacewidth[7] => cfg_interfacewidth[7].IN1
cfg_rowaddrwidth[0] => cfg_rowaddrwidth[0].IN1
cfg_rowaddrwidth[1] => cfg_rowaddrwidth[1].IN1
cfg_rowaddrwidth[2] => cfg_rowaddrwidth[2].IN1
cfg_rowaddrwidth[3] => cfg_rowaddrwidth[3].IN1
cfg_rowaddrwidth[4] => cfg_rowaddrwidth[4].IN1
cfg_rowaddrwidth[5] => cfg_rowaddrwidth[5].IN1
cfg_rowaddrwidth[6] => cfg_rowaddrwidth[6].IN1
cfg_rowaddrwidth[7] => cfg_rowaddrwidth[7].IN1
cfg_tcl[0] => cfg_tcl[0].IN1
cfg_tcl[1] => cfg_tcl[1].IN1
cfg_tcl[2] => cfg_tcl[2].IN1
cfg_tcl[3] => cfg_tcl[3].IN1
cfg_tcl[4] => cfg_tcl[4].IN1
cfg_tcl[5] => cfg_tcl[5].IN1
cfg_tcl[6] => cfg_tcl[6].IN1
cfg_tcl[7] => cfg_tcl[7].IN1
cfg_tmrd[0] => cfg_tmrd[0].IN1
cfg_tmrd[1] => cfg_tmrd[1].IN1
cfg_tmrd[2] => cfg_tmrd[2].IN1
cfg_tmrd[3] => cfg_tmrd[3].IN1
cfg_tmrd[4] => cfg_tmrd[4].IN1
cfg_tmrd[5] => cfg_tmrd[5].IN1
cfg_tmrd[6] => cfg_tmrd[6].IN1
cfg_tmrd[7] => cfg_tmrd[7].IN1
cfg_trefi[0] => cfg_trefi[0].IN1
cfg_trefi[1] => cfg_trefi[1].IN1
cfg_trefi[2] => cfg_trefi[2].IN1
cfg_trefi[3] => cfg_trefi[3].IN1
cfg_trefi[4] => cfg_trefi[4].IN1
cfg_trefi[5] => cfg_trefi[5].IN1
cfg_trefi[6] => cfg_trefi[6].IN1
cfg_trefi[7] => cfg_trefi[7].IN1
cfg_trefi[8] => cfg_trefi[8].IN1
cfg_trefi[9] => cfg_trefi[9].IN1
cfg_trefi[10] => cfg_trefi[10].IN1
cfg_trefi[11] => cfg_trefi[11].IN1
cfg_trefi[12] => cfg_trefi[12].IN1
cfg_trefi[13] => cfg_trefi[13].IN1
cfg_trefi[14] => cfg_trefi[14].IN1
cfg_trefi[15] => cfg_trefi[15].IN1
cfg_trfc[0] => cfg_trfc[0].IN1
cfg_trfc[1] => cfg_trfc[1].IN1
cfg_trfc[2] => cfg_trfc[2].IN1
cfg_trfc[3] => cfg_trfc[3].IN1
cfg_trfc[4] => cfg_trfc[4].IN1
cfg_trfc[5] => cfg_trfc[5].IN1
cfg_trfc[6] => cfg_trfc[6].IN1
cfg_trfc[7] => cfg_trfc[7].IN1
cfg_twr[0] => cfg_twr[0].IN1
cfg_twr[1] => cfg_twr[1].IN1
cfg_twr[2] => cfg_twr[2].IN1
cfg_twr[3] => cfg_twr[3].IN1
cfg_twr[4] => cfg_twr[4].IN1
cfg_twr[5] => cfg_twr[5].IN1
cfg_twr[6] => cfg_twr[6].IN1
cfg_twr[7] => cfg_twr[7].IN1
io_intaddrdout[0] => io_intaddrdout[0].IN1
io_intaddrdout[1] => io_intaddrdout[1].IN1
io_intaddrdout[2] => io_intaddrdout[2].IN1
io_intaddrdout[3] => io_intaddrdout[3].IN1
io_intaddrdout[4] => io_intaddrdout[4].IN1
io_intaddrdout[5] => io_intaddrdout[5].IN1
io_intaddrdout[6] => io_intaddrdout[6].IN1
io_intaddrdout[7] => io_intaddrdout[7].IN1
io_intaddrdout[8] => io_intaddrdout[8].IN1
io_intaddrdout[9] => io_intaddrdout[9].IN1
io_intaddrdout[10] => io_intaddrdout[10].IN1
io_intaddrdout[11] => io_intaddrdout[11].IN1
io_intaddrdout[12] => io_intaddrdout[12].IN1
io_intaddrdout[13] => io_intaddrdout[13].IN1
io_intaddrdout[14] => io_intaddrdout[14].IN1
io_intaddrdout[15] => io_intaddrdout[15].IN1
io_intaddrdout[16] => io_intaddrdout[16].IN1
io_intaddrdout[17] => io_intaddrdout[17].IN1
io_intaddrdout[18] => io_intaddrdout[18].IN1
io_intaddrdout[19] => io_intaddrdout[19].IN1
io_intaddrdout[20] => io_intaddrdout[20].IN1
io_intaddrdout[21] => io_intaddrdout[21].IN1
io_intaddrdout[22] => io_intaddrdout[22].IN1
io_intaddrdout[23] => io_intaddrdout[23].IN1
io_intaddrdout[24] => io_intaddrdout[24].IN1
io_intaddrdout[25] => io_intaddrdout[25].IN1
io_intaddrdout[26] => io_intaddrdout[26].IN1
io_intaddrdout[27] => io_intaddrdout[27].IN1
io_intaddrdout[28] => io_intaddrdout[28].IN1
io_intaddrdout[29] => io_intaddrdout[29].IN1
io_intaddrdout[30] => io_intaddrdout[30].IN1
io_intaddrdout[31] => io_intaddrdout[31].IN1
io_intaddrdout[32] => io_intaddrdout[32].IN1
io_intaddrdout[33] => io_intaddrdout[33].IN1
io_intaddrdout[34] => io_intaddrdout[34].IN1
io_intaddrdout[35] => io_intaddrdout[35].IN1
io_intaddrdout[36] => io_intaddrdout[36].IN1
io_intaddrdout[37] => io_intaddrdout[37].IN1
io_intaddrdout[38] => io_intaddrdout[38].IN1
io_intaddrdout[39] => io_intaddrdout[39].IN1
io_intaddrdout[40] => io_intaddrdout[40].IN1
io_intaddrdout[41] => io_intaddrdout[41].IN1
io_intaddrdout[42] => io_intaddrdout[42].IN1
io_intaddrdout[43] => io_intaddrdout[43].IN1
io_intaddrdout[44] => io_intaddrdout[44].IN1
io_intaddrdout[45] => io_intaddrdout[45].IN1
io_intaddrdout[46] => io_intaddrdout[46].IN1
io_intaddrdout[47] => io_intaddrdout[47].IN1
io_intaddrdout[48] => io_intaddrdout[48].IN1
io_intaddrdout[49] => io_intaddrdout[49].IN1
io_intaddrdout[50] => io_intaddrdout[50].IN1
io_intaddrdout[51] => io_intaddrdout[51].IN1
io_intaddrdout[52] => io_intaddrdout[52].IN1
io_intaddrdout[53] => io_intaddrdout[53].IN1
io_intaddrdout[54] => io_intaddrdout[54].IN1
io_intaddrdout[55] => io_intaddrdout[55].IN1
io_intaddrdout[56] => io_intaddrdout[56].IN1
io_intaddrdout[57] => io_intaddrdout[57].IN1
io_intaddrdout[58] => io_intaddrdout[58].IN1
io_intaddrdout[59] => io_intaddrdout[59].IN1
io_intaddrdout[60] => io_intaddrdout[60].IN1
io_intaddrdout[61] => io_intaddrdout[61].IN1
io_intaddrdout[62] => io_intaddrdout[62].IN1
io_intaddrdout[63] => io_intaddrdout[63].IN1
io_intbadout[0] => io_intbadout[0].IN1
io_intbadout[1] => io_intbadout[1].IN1
io_intbadout[2] => io_intbadout[2].IN1
io_intbadout[3] => io_intbadout[3].IN1
io_intbadout[4] => io_intbadout[4].IN1
io_intbadout[5] => io_intbadout[5].IN1
io_intbadout[6] => io_intbadout[6].IN1
io_intbadout[7] => io_intbadout[7].IN1
io_intbadout[8] => io_intbadout[8].IN1
io_intbadout[9] => io_intbadout[9].IN1
io_intbadout[10] => io_intbadout[10].IN1
io_intbadout[11] => io_intbadout[11].IN1
io_intcasndout[0] => io_intcasndout[0].IN1
io_intcasndout[1] => io_intcasndout[1].IN1
io_intcasndout[2] => io_intcasndout[2].IN1
io_intcasndout[3] => io_intcasndout[3].IN1
io_intckdout[0] => io_intckdout[0].IN1
io_intckdout[1] => io_intckdout[1].IN1
io_intckdout[2] => io_intckdout[2].IN1
io_intckdout[3] => io_intckdout[3].IN1
io_intckedout[0] => io_intckedout[0].IN1
io_intckedout[1] => io_intckedout[1].IN1
io_intckedout[2] => io_intckedout[2].IN1
io_intckedout[3] => io_intckedout[3].IN1
io_intckedout[4] => io_intckedout[4].IN1
io_intckedout[5] => io_intckedout[5].IN1
io_intckedout[6] => io_intckedout[6].IN1
io_intckedout[7] => io_intckedout[7].IN1
io_intckndout[0] => io_intckndout[0].IN1
io_intckndout[1] => io_intckndout[1].IN1
io_intckndout[2] => io_intckndout[2].IN1
io_intckndout[3] => io_intckndout[3].IN1
io_intcsndout[0] => io_intcsndout[0].IN1
io_intcsndout[1] => io_intcsndout[1].IN1
io_intcsndout[2] => io_intcsndout[2].IN1
io_intcsndout[3] => io_intcsndout[3].IN1
io_intcsndout[4] => io_intcsndout[4].IN1
io_intcsndout[5] => io_intcsndout[5].IN1
io_intcsndout[6] => io_intcsndout[6].IN1
io_intcsndout[7] => io_intcsndout[7].IN1
io_intdmdout[0] => io_intdmdout[0].IN1
io_intdmdout[1] => io_intdmdout[1].IN1
io_intdmdout[2] => io_intdmdout[2].IN1
io_intdmdout[3] => io_intdmdout[3].IN1
io_intdmdout[4] => io_intdmdout[4].IN1
io_intdmdout[5] => io_intdmdout[5].IN1
io_intdmdout[6] => io_intdmdout[6].IN1
io_intdmdout[7] => io_intdmdout[7].IN1
io_intdmdout[8] => io_intdmdout[8].IN1
io_intdmdout[9] => io_intdmdout[9].IN1
io_intdmdout[10] => io_intdmdout[10].IN1
io_intdmdout[11] => io_intdmdout[11].IN1
io_intdmdout[12] => io_intdmdout[12].IN1
io_intdmdout[13] => io_intdmdout[13].IN1
io_intdmdout[14] => io_intdmdout[14].IN1
io_intdmdout[15] => io_intdmdout[15].IN1
io_intdmdout[16] => io_intdmdout[16].IN1
io_intdmdout[17] => io_intdmdout[17].IN1
io_intdmdout[18] => io_intdmdout[18].IN1
io_intdmdout[19] => io_intdmdout[19].IN1
io_intdqdin[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[1] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[2] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[3] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[4] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[5] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[6] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[7] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[8] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[9] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[10] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[11] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[12] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[13] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[14] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[15] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[16] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[17] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[18] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[19] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[20] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[21] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[22] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[23] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[24] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[25] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[26] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[27] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[28] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[29] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[30] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[31] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[32] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[33] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[34] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[35] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[36] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[37] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[38] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[39] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[40] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[41] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[42] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[43] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[44] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[45] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[46] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[47] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[48] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[49] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[50] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[51] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[52] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[53] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[54] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[55] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[56] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[57] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[58] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[59] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[60] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[61] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[62] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[63] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[64] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[65] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[66] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[67] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[68] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[69] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[70] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[71] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[72] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[73] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[74] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[75] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[76] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[77] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[78] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[79] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[80] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[81] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[82] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[83] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[84] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[85] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[86] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[87] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[88] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[89] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[90] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[91] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[92] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[93] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[94] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[95] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[96] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[97] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[98] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[99] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[100] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[101] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[102] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[103] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[104] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[105] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[106] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[107] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[108] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[109] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[110] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[111] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[112] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[113] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[114] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[115] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[116] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[117] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[118] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[119] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[120] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[121] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[122] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[123] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[124] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[125] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[126] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[127] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[128] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[129] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[130] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[131] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[132] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[133] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[134] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[135] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[136] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[137] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[138] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[139] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[140] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[141] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[142] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[143] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[144] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[145] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[146] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[147] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[148] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[149] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[150] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[151] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[152] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[153] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[154] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[155] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[156] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[157] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[158] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[159] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[160] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[161] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[162] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[163] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[164] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[165] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[166] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[167] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[168] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[169] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[170] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[171] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[172] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[173] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[174] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[175] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[176] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[177] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[178] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[179] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdout[0] => io_intdqdout[0].IN1
io_intdqdout[1] => io_intdqdout[1].IN1
io_intdqdout[2] => io_intdqdout[2].IN1
io_intdqdout[3] => io_intdqdout[3].IN1
io_intdqdout[4] => io_intdqdout[4].IN1
io_intdqdout[5] => io_intdqdout[5].IN1
io_intdqdout[6] => io_intdqdout[6].IN1
io_intdqdout[7] => io_intdqdout[7].IN1
io_intdqdout[8] => io_intdqdout[8].IN1
io_intdqdout[9] => io_intdqdout[9].IN1
io_intdqdout[10] => io_intdqdout[10].IN1
io_intdqdout[11] => io_intdqdout[11].IN1
io_intdqdout[12] => io_intdqdout[12].IN1
io_intdqdout[13] => io_intdqdout[13].IN1
io_intdqdout[14] => io_intdqdout[14].IN1
io_intdqdout[15] => io_intdqdout[15].IN1
io_intdqdout[16] => io_intdqdout[16].IN1
io_intdqdout[17] => io_intdqdout[17].IN1
io_intdqdout[18] => io_intdqdout[18].IN1
io_intdqdout[19] => io_intdqdout[19].IN1
io_intdqdout[20] => io_intdqdout[20].IN1
io_intdqdout[21] => io_intdqdout[21].IN1
io_intdqdout[22] => io_intdqdout[22].IN1
io_intdqdout[23] => io_intdqdout[23].IN1
io_intdqdout[24] => io_intdqdout[24].IN1
io_intdqdout[25] => io_intdqdout[25].IN1
io_intdqdout[26] => io_intdqdout[26].IN1
io_intdqdout[27] => io_intdqdout[27].IN1
io_intdqdout[28] => io_intdqdout[28].IN1
io_intdqdout[29] => io_intdqdout[29].IN1
io_intdqdout[30] => io_intdqdout[30].IN1
io_intdqdout[31] => io_intdqdout[31].IN1
io_intdqdout[32] => io_intdqdout[32].IN1
io_intdqdout[33] => io_intdqdout[33].IN1
io_intdqdout[34] => io_intdqdout[34].IN1
io_intdqdout[35] => io_intdqdout[35].IN1
io_intdqdout[36] => io_intdqdout[36].IN1
io_intdqdout[37] => io_intdqdout[37].IN1
io_intdqdout[38] => io_intdqdout[38].IN1
io_intdqdout[39] => io_intdqdout[39].IN1
io_intdqdout[40] => io_intdqdout[40].IN1
io_intdqdout[41] => io_intdqdout[41].IN1
io_intdqdout[42] => io_intdqdout[42].IN1
io_intdqdout[43] => io_intdqdout[43].IN1
io_intdqdout[44] => io_intdqdout[44].IN1
io_intdqdout[45] => io_intdqdout[45].IN1
io_intdqdout[46] => io_intdqdout[46].IN1
io_intdqdout[47] => io_intdqdout[47].IN1
io_intdqdout[48] => io_intdqdout[48].IN1
io_intdqdout[49] => io_intdqdout[49].IN1
io_intdqdout[50] => io_intdqdout[50].IN1
io_intdqdout[51] => io_intdqdout[51].IN1
io_intdqdout[52] => io_intdqdout[52].IN1
io_intdqdout[53] => io_intdqdout[53].IN1
io_intdqdout[54] => io_intdqdout[54].IN1
io_intdqdout[55] => io_intdqdout[55].IN1
io_intdqdout[56] => io_intdqdout[56].IN1
io_intdqdout[57] => io_intdqdout[57].IN1
io_intdqdout[58] => io_intdqdout[58].IN1
io_intdqdout[59] => io_intdqdout[59].IN1
io_intdqdout[60] => io_intdqdout[60].IN1
io_intdqdout[61] => io_intdqdout[61].IN1
io_intdqdout[62] => io_intdqdout[62].IN1
io_intdqdout[63] => io_intdqdout[63].IN1
io_intdqdout[64] => io_intdqdout[64].IN1
io_intdqdout[65] => io_intdqdout[65].IN1
io_intdqdout[66] => io_intdqdout[66].IN1
io_intdqdout[67] => io_intdqdout[67].IN1
io_intdqdout[68] => io_intdqdout[68].IN1
io_intdqdout[69] => io_intdqdout[69].IN1
io_intdqdout[70] => io_intdqdout[70].IN1
io_intdqdout[71] => io_intdqdout[71].IN1
io_intdqdout[72] => io_intdqdout[72].IN1
io_intdqdout[73] => io_intdqdout[73].IN1
io_intdqdout[74] => io_intdqdout[74].IN1
io_intdqdout[75] => io_intdqdout[75].IN1
io_intdqdout[76] => io_intdqdout[76].IN1
io_intdqdout[77] => io_intdqdout[77].IN1
io_intdqdout[78] => io_intdqdout[78].IN1
io_intdqdout[79] => io_intdqdout[79].IN1
io_intdqdout[80] => io_intdqdout[80].IN1
io_intdqdout[81] => io_intdqdout[81].IN1
io_intdqdout[82] => io_intdqdout[82].IN1
io_intdqdout[83] => io_intdqdout[83].IN1
io_intdqdout[84] => io_intdqdout[84].IN1
io_intdqdout[85] => io_intdqdout[85].IN1
io_intdqdout[86] => io_intdqdout[86].IN1
io_intdqdout[87] => io_intdqdout[87].IN1
io_intdqdout[88] => io_intdqdout[88].IN1
io_intdqdout[89] => io_intdqdout[89].IN1
io_intdqdout[90] => io_intdqdout[90].IN1
io_intdqdout[91] => io_intdqdout[91].IN1
io_intdqdout[92] => io_intdqdout[92].IN1
io_intdqdout[93] => io_intdqdout[93].IN1
io_intdqdout[94] => io_intdqdout[94].IN1
io_intdqdout[95] => io_intdqdout[95].IN1
io_intdqdout[96] => io_intdqdout[96].IN1
io_intdqdout[97] => io_intdqdout[97].IN1
io_intdqdout[98] => io_intdqdout[98].IN1
io_intdqdout[99] => io_intdqdout[99].IN1
io_intdqdout[100] => io_intdqdout[100].IN1
io_intdqdout[101] => io_intdqdout[101].IN1
io_intdqdout[102] => io_intdqdout[102].IN1
io_intdqdout[103] => io_intdqdout[103].IN1
io_intdqdout[104] => io_intdqdout[104].IN1
io_intdqdout[105] => io_intdqdout[105].IN1
io_intdqdout[106] => io_intdqdout[106].IN1
io_intdqdout[107] => io_intdqdout[107].IN1
io_intdqdout[108] => io_intdqdout[108].IN1
io_intdqdout[109] => io_intdqdout[109].IN1
io_intdqdout[110] => io_intdqdout[110].IN1
io_intdqdout[111] => io_intdqdout[111].IN1
io_intdqdout[112] => io_intdqdout[112].IN1
io_intdqdout[113] => io_intdqdout[113].IN1
io_intdqdout[114] => io_intdqdout[114].IN1
io_intdqdout[115] => io_intdqdout[115].IN1
io_intdqdout[116] => io_intdqdout[116].IN1
io_intdqdout[117] => io_intdqdout[117].IN1
io_intdqdout[118] => io_intdqdout[118].IN1
io_intdqdout[119] => io_intdqdout[119].IN1
io_intdqdout[120] => io_intdqdout[120].IN1
io_intdqdout[121] => io_intdqdout[121].IN1
io_intdqdout[122] => io_intdqdout[122].IN1
io_intdqdout[123] => io_intdqdout[123].IN1
io_intdqdout[124] => io_intdqdout[124].IN1
io_intdqdout[125] => io_intdqdout[125].IN1
io_intdqdout[126] => io_intdqdout[126].IN1
io_intdqdout[127] => io_intdqdout[127].IN1
io_intdqdout[128] => io_intdqdout[128].IN1
io_intdqdout[129] => io_intdqdout[129].IN1
io_intdqdout[130] => io_intdqdout[130].IN1
io_intdqdout[131] => io_intdqdout[131].IN1
io_intdqdout[132] => io_intdqdout[132].IN1
io_intdqdout[133] => io_intdqdout[133].IN1
io_intdqdout[134] => io_intdqdout[134].IN1
io_intdqdout[135] => io_intdqdout[135].IN1
io_intdqdout[136] => io_intdqdout[136].IN1
io_intdqdout[137] => io_intdqdout[137].IN1
io_intdqdout[138] => io_intdqdout[138].IN1
io_intdqdout[139] => io_intdqdout[139].IN1
io_intdqdout[140] => io_intdqdout[140].IN1
io_intdqdout[141] => io_intdqdout[141].IN1
io_intdqdout[142] => io_intdqdout[142].IN1
io_intdqdout[143] => io_intdqdout[143].IN1
io_intdqdout[144] => io_intdqdout[144].IN1
io_intdqdout[145] => io_intdqdout[145].IN1
io_intdqdout[146] => io_intdqdout[146].IN1
io_intdqdout[147] => io_intdqdout[147].IN1
io_intdqdout[148] => io_intdqdout[148].IN1
io_intdqdout[149] => io_intdqdout[149].IN1
io_intdqdout[150] => io_intdqdout[150].IN1
io_intdqdout[151] => io_intdqdout[151].IN1
io_intdqdout[152] => io_intdqdout[152].IN1
io_intdqdout[153] => io_intdqdout[153].IN1
io_intdqdout[154] => io_intdqdout[154].IN1
io_intdqdout[155] => io_intdqdout[155].IN1
io_intdqdout[156] => io_intdqdout[156].IN1
io_intdqdout[157] => io_intdqdout[157].IN1
io_intdqdout[158] => io_intdqdout[158].IN1
io_intdqdout[159] => io_intdqdout[159].IN1
io_intdqdout[160] => io_intdqdout[160].IN1
io_intdqdout[161] => io_intdqdout[161].IN1
io_intdqdout[162] => io_intdqdout[162].IN1
io_intdqdout[163] => io_intdqdout[163].IN1
io_intdqdout[164] => io_intdqdout[164].IN1
io_intdqdout[165] => io_intdqdout[165].IN1
io_intdqdout[166] => io_intdqdout[166].IN1
io_intdqdout[167] => io_intdqdout[167].IN1
io_intdqdout[168] => io_intdqdout[168].IN1
io_intdqdout[169] => io_intdqdout[169].IN1
io_intdqdout[170] => io_intdqdout[170].IN1
io_intdqdout[171] => io_intdqdout[171].IN1
io_intdqdout[172] => io_intdqdout[172].IN1
io_intdqdout[173] => io_intdqdout[173].IN1
io_intdqdout[174] => io_intdqdout[174].IN1
io_intdqdout[175] => io_intdqdout[175].IN1
io_intdqdout[176] => io_intdqdout[176].IN1
io_intdqdout[177] => io_intdqdout[177].IN1
io_intdqdout[178] => io_intdqdout[178].IN1
io_intdqdout[179] => io_intdqdout[179].IN1
io_intdqoe[0] => io_intdqoe[0].IN1
io_intdqoe[1] => io_intdqoe[1].IN1
io_intdqoe[2] => io_intdqoe[2].IN1
io_intdqoe[3] => io_intdqoe[3].IN1
io_intdqoe[4] => io_intdqoe[4].IN1
io_intdqoe[5] => io_intdqoe[5].IN1
io_intdqoe[6] => io_intdqoe[6].IN1
io_intdqoe[7] => io_intdqoe[7].IN1
io_intdqoe[8] => io_intdqoe[8].IN1
io_intdqoe[9] => io_intdqoe[9].IN1
io_intdqoe[10] => io_intdqoe[10].IN1
io_intdqoe[11] => io_intdqoe[11].IN1
io_intdqoe[12] => io_intdqoe[12].IN1
io_intdqoe[13] => io_intdqoe[13].IN1
io_intdqoe[14] => io_intdqoe[14].IN1
io_intdqoe[15] => io_intdqoe[15].IN1
io_intdqoe[16] => io_intdqoe[16].IN1
io_intdqoe[17] => io_intdqoe[17].IN1
io_intdqoe[18] => io_intdqoe[18].IN1
io_intdqoe[19] => io_intdqoe[19].IN1
io_intdqoe[20] => io_intdqoe[20].IN1
io_intdqoe[21] => io_intdqoe[21].IN1
io_intdqoe[22] => io_intdqoe[22].IN1
io_intdqoe[23] => io_intdqoe[23].IN1
io_intdqoe[24] => io_intdqoe[24].IN1
io_intdqoe[25] => io_intdqoe[25].IN1
io_intdqoe[26] => io_intdqoe[26].IN1
io_intdqoe[27] => io_intdqoe[27].IN1
io_intdqoe[28] => io_intdqoe[28].IN1
io_intdqoe[29] => io_intdqoe[29].IN1
io_intdqoe[30] => io_intdqoe[30].IN1
io_intdqoe[31] => io_intdqoe[31].IN1
io_intdqoe[32] => io_intdqoe[32].IN1
io_intdqoe[33] => io_intdqoe[33].IN1
io_intdqoe[34] => io_intdqoe[34].IN1
io_intdqoe[35] => io_intdqoe[35].IN1
io_intdqoe[36] => io_intdqoe[36].IN1
io_intdqoe[37] => io_intdqoe[37].IN1
io_intdqoe[38] => io_intdqoe[38].IN1
io_intdqoe[39] => io_intdqoe[39].IN1
io_intdqoe[40] => io_intdqoe[40].IN1
io_intdqoe[41] => io_intdqoe[41].IN1
io_intdqoe[42] => io_intdqoe[42].IN1
io_intdqoe[43] => io_intdqoe[43].IN1
io_intdqoe[44] => io_intdqoe[44].IN1
io_intdqoe[45] => io_intdqoe[45].IN1
io_intdqoe[46] => io_intdqoe[46].IN1
io_intdqoe[47] => io_intdqoe[47].IN1
io_intdqoe[48] => io_intdqoe[48].IN1
io_intdqoe[49] => io_intdqoe[49].IN1
io_intdqoe[50] => io_intdqoe[50].IN1
io_intdqoe[51] => io_intdqoe[51].IN1
io_intdqoe[52] => io_intdqoe[52].IN1
io_intdqoe[53] => io_intdqoe[53].IN1
io_intdqoe[54] => io_intdqoe[54].IN1
io_intdqoe[55] => io_intdqoe[55].IN1
io_intdqoe[56] => io_intdqoe[56].IN1
io_intdqoe[57] => io_intdqoe[57].IN1
io_intdqoe[58] => io_intdqoe[58].IN1
io_intdqoe[59] => io_intdqoe[59].IN1
io_intdqoe[60] => io_intdqoe[60].IN1
io_intdqoe[61] => io_intdqoe[61].IN1
io_intdqoe[62] => io_intdqoe[62].IN1
io_intdqoe[63] => io_intdqoe[63].IN1
io_intdqoe[64] => io_intdqoe[64].IN1
io_intdqoe[65] => io_intdqoe[65].IN1
io_intdqoe[66] => io_intdqoe[66].IN1
io_intdqoe[67] => io_intdqoe[67].IN1
io_intdqoe[68] => io_intdqoe[68].IN1
io_intdqoe[69] => io_intdqoe[69].IN1
io_intdqoe[70] => io_intdqoe[70].IN1
io_intdqoe[71] => io_intdqoe[71].IN1
io_intdqoe[72] => io_intdqoe[72].IN1
io_intdqoe[73] => io_intdqoe[73].IN1
io_intdqoe[74] => io_intdqoe[74].IN1
io_intdqoe[75] => io_intdqoe[75].IN1
io_intdqoe[76] => io_intdqoe[76].IN1
io_intdqoe[77] => io_intdqoe[77].IN1
io_intdqoe[78] => io_intdqoe[78].IN1
io_intdqoe[79] => io_intdqoe[79].IN1
io_intdqoe[80] => io_intdqoe[80].IN1
io_intdqoe[81] => io_intdqoe[81].IN1
io_intdqoe[82] => io_intdqoe[82].IN1
io_intdqoe[83] => io_intdqoe[83].IN1
io_intdqoe[84] => io_intdqoe[84].IN1
io_intdqoe[85] => io_intdqoe[85].IN1
io_intdqoe[86] => io_intdqoe[86].IN1
io_intdqoe[87] => io_intdqoe[87].IN1
io_intdqoe[88] => io_intdqoe[88].IN1
io_intdqoe[89] => io_intdqoe[89].IN1
io_intdqsbdout[0] => io_intdqsbdout[0].IN1
io_intdqsbdout[1] => io_intdqsbdout[1].IN1
io_intdqsbdout[2] => io_intdqsbdout[2].IN1
io_intdqsbdout[3] => io_intdqsbdout[3].IN1
io_intdqsbdout[4] => io_intdqsbdout[4].IN1
io_intdqsbdout[5] => io_intdqsbdout[5].IN1
io_intdqsbdout[6] => io_intdqsbdout[6].IN1
io_intdqsbdout[7] => io_intdqsbdout[7].IN1
io_intdqsbdout[8] => io_intdqsbdout[8].IN1
io_intdqsbdout[9] => io_intdqsbdout[9].IN1
io_intdqsbdout[10] => io_intdqsbdout[10].IN1
io_intdqsbdout[11] => io_intdqsbdout[11].IN1
io_intdqsbdout[12] => io_intdqsbdout[12].IN1
io_intdqsbdout[13] => io_intdqsbdout[13].IN1
io_intdqsbdout[14] => io_intdqsbdout[14].IN1
io_intdqsbdout[15] => io_intdqsbdout[15].IN1
io_intdqsbdout[16] => io_intdqsbdout[16].IN1
io_intdqsbdout[17] => io_intdqsbdout[17].IN1
io_intdqsbdout[18] => io_intdqsbdout[18].IN1
io_intdqsbdout[19] => io_intdqsbdout[19].IN1
io_intdqsboe[0] => io_intdqsboe[0].IN1
io_intdqsboe[1] => io_intdqsboe[1].IN1
io_intdqsboe[2] => io_intdqsboe[2].IN1
io_intdqsboe[3] => io_intdqsboe[3].IN1
io_intdqsboe[4] => io_intdqsboe[4].IN1
io_intdqsboe[5] => io_intdqsboe[5].IN1
io_intdqsboe[6] => io_intdqsboe[6].IN1
io_intdqsboe[7] => io_intdqsboe[7].IN1
io_intdqsboe[8] => io_intdqsboe[8].IN1
io_intdqsboe[9] => io_intdqsboe[9].IN1
io_intdqsdout[0] => io_intdqsdout[0].IN1
io_intdqsdout[1] => io_intdqsdout[1].IN1
io_intdqsdout[2] => io_intdqsdout[2].IN1
io_intdqsdout[3] => io_intdqsdout[3].IN1
io_intdqsdout[4] => io_intdqsdout[4].IN1
io_intdqsdout[5] => io_intdqsdout[5].IN1
io_intdqsdout[6] => io_intdqsdout[6].IN1
io_intdqsdout[7] => io_intdqsdout[7].IN1
io_intdqsdout[8] => io_intdqsdout[8].IN1
io_intdqsdout[9] => io_intdqsdout[9].IN1
io_intdqsdout[10] => io_intdqsdout[10].IN1
io_intdqsdout[11] => io_intdqsdout[11].IN1
io_intdqsdout[12] => io_intdqsdout[12].IN1
io_intdqsdout[13] => io_intdqsdout[13].IN1
io_intdqsdout[14] => io_intdqsdout[14].IN1
io_intdqsdout[15] => io_intdqsdout[15].IN1
io_intdqsdout[16] => io_intdqsdout[16].IN1
io_intdqsdout[17] => io_intdqsdout[17].IN1
io_intdqsdout[18] => io_intdqsdout[18].IN1
io_intdqsdout[19] => io_intdqsdout[19].IN1
io_intdqslogicdqsena[0] => io_intdqslogicdqsena[0].IN1
io_intdqslogicdqsena[1] => io_intdqslogicdqsena[1].IN1
io_intdqslogicdqsena[2] => io_intdqslogicdqsena[2].IN1
io_intdqslogicdqsena[3] => io_intdqslogicdqsena[3].IN1
io_intdqslogicdqsena[4] => io_intdqslogicdqsena[4].IN1
io_intdqslogicdqsena[5] => io_intdqslogicdqsena[5].IN1
io_intdqslogicdqsena[6] => io_intdqslogicdqsena[6].IN1
io_intdqslogicdqsena[7] => io_intdqslogicdqsena[7].IN1
io_intdqslogicdqsena[8] => io_intdqslogicdqsena[8].IN1
io_intdqslogicdqsena[9] => io_intdqslogicdqsena[9].IN1
io_intdqslogicfiforeset[0] => io_intdqslogicfiforeset[0].IN1
io_intdqslogicfiforeset[1] => io_intdqslogicfiforeset[1].IN1
io_intdqslogicfiforeset[2] => io_intdqslogicfiforeset[2].IN1
io_intdqslogicfiforeset[3] => io_intdqslogicfiforeset[3].IN1
io_intdqslogicfiforeset[4] => io_intdqslogicfiforeset[4].IN1
io_intdqslogicincrdataen[0] => io_intdqslogicincrdataen[0].IN1
io_intdqslogicincrdataen[1] => io_intdqslogicincrdataen[1].IN1
io_intdqslogicincrdataen[2] => io_intdqslogicincrdataen[2].IN1
io_intdqslogicincrdataen[3] => io_intdqslogicincrdataen[3].IN1
io_intdqslogicincrdataen[4] => io_intdqslogicincrdataen[4].IN1
io_intdqslogicincrdataen[5] => io_intdqslogicincrdataen[5].IN1
io_intdqslogicincrdataen[6] => io_intdqslogicincrdataen[6].IN1
io_intdqslogicincrdataen[7] => io_intdqslogicincrdataen[7].IN1
io_intdqslogicincrdataen[8] => io_intdqslogicincrdataen[8].IN1
io_intdqslogicincrdataen[9] => io_intdqslogicincrdataen[9].IN1
io_intdqslogicincwrptr[0] => io_intdqslogicincwrptr[0].IN1
io_intdqslogicincwrptr[1] => io_intdqslogicincwrptr[1].IN1
io_intdqslogicincwrptr[2] => io_intdqslogicincwrptr[2].IN1
io_intdqslogicincwrptr[3] => io_intdqslogicincwrptr[3].IN1
io_intdqslogicincwrptr[4] => io_intdqslogicincwrptr[4].IN1
io_intdqslogicincwrptr[5] => io_intdqslogicincwrptr[5].IN1
io_intdqslogicincwrptr[6] => io_intdqslogicincwrptr[6].IN1
io_intdqslogicincwrptr[7] => io_intdqslogicincwrptr[7].IN1
io_intdqslogicincwrptr[8] => io_intdqslogicincwrptr[8].IN1
io_intdqslogicincwrptr[9] => io_intdqslogicincwrptr[9].IN1
io_intdqslogicoct[0] => io_intdqslogicoct[0].IN1
io_intdqslogicoct[1] => io_intdqslogicoct[1].IN1
io_intdqslogicoct[2] => io_intdqslogicoct[2].IN1
io_intdqslogicoct[3] => io_intdqslogicoct[3].IN1
io_intdqslogicoct[4] => io_intdqslogicoct[4].IN1
io_intdqslogicoct[5] => io_intdqslogicoct[5].IN1
io_intdqslogicoct[6] => io_intdqslogicoct[6].IN1
io_intdqslogicoct[7] => io_intdqslogicoct[7].IN1
io_intdqslogicoct[8] => io_intdqslogicoct[8].IN1
io_intdqslogicoct[9] => io_intdqslogicoct[9].IN1
io_intdqslogicrdatavalid[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqslogicrdatavalid
io_intdqslogicrdatavalid[1] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqslogicrdatavalid
io_intdqslogicrdatavalid[2] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqslogicrdatavalid
io_intdqslogicrdatavalid[3] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqslogicrdatavalid
io_intdqslogicrdatavalid[4] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqslogicrdatavalid
io_intdqslogicreadlatency[0] => io_intdqslogicreadlatency[0].IN1
io_intdqslogicreadlatency[1] => io_intdqslogicreadlatency[1].IN1
io_intdqslogicreadlatency[2] => io_intdqslogicreadlatency[2].IN1
io_intdqslogicreadlatency[3] => io_intdqslogicreadlatency[3].IN1
io_intdqslogicreadlatency[4] => io_intdqslogicreadlatency[4].IN1
io_intdqslogicreadlatency[5] => io_intdqslogicreadlatency[5].IN1
io_intdqslogicreadlatency[6] => io_intdqslogicreadlatency[6].IN1
io_intdqslogicreadlatency[7] => io_intdqslogicreadlatency[7].IN1
io_intdqslogicreadlatency[8] => io_intdqslogicreadlatency[8].IN1
io_intdqslogicreadlatency[9] => io_intdqslogicreadlatency[9].IN1
io_intdqslogicreadlatency[10] => io_intdqslogicreadlatency[10].IN1
io_intdqslogicreadlatency[11] => io_intdqslogicreadlatency[11].IN1
io_intdqslogicreadlatency[12] => io_intdqslogicreadlatency[12].IN1
io_intdqslogicreadlatency[13] => io_intdqslogicreadlatency[13].IN1
io_intdqslogicreadlatency[14] => io_intdqslogicreadlatency[14].IN1
io_intdqslogicreadlatency[15] => io_intdqslogicreadlatency[15].IN1
io_intdqslogicreadlatency[16] => io_intdqslogicreadlatency[16].IN1
io_intdqslogicreadlatency[17] => io_intdqslogicreadlatency[17].IN1
io_intdqslogicreadlatency[18] => io_intdqslogicreadlatency[18].IN1
io_intdqslogicreadlatency[19] => io_intdqslogicreadlatency[19].IN1
io_intdqslogicreadlatency[20] => io_intdqslogicreadlatency[20].IN1
io_intdqslogicreadlatency[21] => io_intdqslogicreadlatency[21].IN1
io_intdqslogicreadlatency[22] => io_intdqslogicreadlatency[22].IN1
io_intdqslogicreadlatency[23] => io_intdqslogicreadlatency[23].IN1
io_intdqslogicreadlatency[24] => io_intdqslogicreadlatency[24].IN1
io_intdqsoe[0] => io_intdqsoe[0].IN1
io_intdqsoe[1] => io_intdqsoe[1].IN1
io_intdqsoe[2] => io_intdqsoe[2].IN1
io_intdqsoe[3] => io_intdqsoe[3].IN1
io_intdqsoe[4] => io_intdqsoe[4].IN1
io_intdqsoe[5] => io_intdqsoe[5].IN1
io_intdqsoe[6] => io_intdqsoe[6].IN1
io_intdqsoe[7] => io_intdqsoe[7].IN1
io_intdqsoe[8] => io_intdqsoe[8].IN1
io_intdqsoe[9] => io_intdqsoe[9].IN1
io_intodtdout[0] => io_intodtdout[0].IN1
io_intodtdout[1] => io_intodtdout[1].IN1
io_intodtdout[2] => io_intodtdout[2].IN1
io_intodtdout[3] => io_intodtdout[3].IN1
io_intodtdout[4] => io_intodtdout[4].IN1
io_intodtdout[5] => io_intodtdout[5].IN1
io_intodtdout[6] => io_intodtdout[6].IN1
io_intodtdout[7] => io_intodtdout[7].IN1
io_intrasndout[0] => io_intrasndout[0].IN1
io_intrasndout[1] => io_intrasndout[1].IN1
io_intrasndout[2] => io_intrasndout[2].IN1
io_intrasndout[3] => io_intrasndout[3].IN1
io_intresetndout[0] => io_intresetndout[0].IN1
io_intresetndout[1] => io_intresetndout[1].IN1
io_intresetndout[2] => io_intresetndout[2].IN1
io_intresetndout[3] => io_intresetndout[3].IN1
io_intwendout[0] => io_intwendout[0].IN1
io_intwendout[1] => io_intwendout[1].IN1
io_intwendout[2] => io_intwendout[2].IN1
io_intwendout[3] => io_intwendout[3].IN1
io_intafirlat[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intafirlat
io_intafirlat[1] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intafirlat
io_intafirlat[2] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intafirlat
io_intafirlat[3] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intafirlat
io_intafirlat[4] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intafirlat
io_intafiwlat[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intafiwlat
io_intafiwlat[1] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intafiwlat
io_intafiwlat[2] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intafiwlat
io_intafiwlat[3] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intafiwlat
io_intaficalfail <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intaficalfail
io_intaficalsuccess <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intaficalsuccess
mem_a[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_a[1] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_a[2] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_a[3] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_a[4] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_a[5] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_a[6] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_a[7] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_a[8] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_a[9] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_a[10] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_a[11] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_a[12] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_a[13] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_a[14] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_ba[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_ba
mem_ba[1] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_ba
mem_ba[2] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_ba
mem_ck[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_ck
mem_ck_n[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_ck_n
mem_cke[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_cke
mem_cs_n[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_cs_n
mem_dm[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_dm
mem_dm[1] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_dm
mem_dm[2] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_dm
mem_dm[3] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_dm
mem_ras_n[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_ras_n
mem_cas_n[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_cas_n
mem_we_n[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_we_n
mem_dq[0] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[1] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[2] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[3] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[4] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[5] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[6] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[7] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[8] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[9] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[10] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[11] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[12] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[13] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[14] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[15] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[16] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[17] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[18] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[19] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[20] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[21] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[22] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[23] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[24] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[25] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[26] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[27] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[28] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[29] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[30] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[31] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dqs[0] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dqs
mem_dqs[1] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dqs
mem_dqs[2] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dqs
mem_dqs[3] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dqs
mem_dqs_n[0] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dqs_n
mem_dqs_n[1] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dqs_n
mem_dqs_n[2] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dqs_n
mem_dqs_n[3] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dqs_n
mem_reset_n <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_reset_n
mem_odt[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_odt
avl_clk <= pll_avl_clk.DB_MAX_OUTPUT_PORT_TYPE
scc_clk <= pll_config_clk.DB_MAX_OUTPUT_PORT_TYPE
avl_reset_n <= hps_sdram_p0_acv_hard_memphy:umemphy.reset_n_avl_clk
scc_reset_n <= hps_sdram_p0_acv_hard_memphy:umemphy.reset_n_scc_clk
scc_data[0] => scc_data[0].IN1
scc_dqs_ena[0] => scc_dqs_ena[0].IN1
scc_dqs_ena[1] => scc_dqs_ena[1].IN1
scc_dqs_ena[2] => scc_dqs_ena[2].IN1
scc_dqs_ena[3] => scc_dqs_ena[3].IN1
scc_dqs_io_ena[0] => scc_dqs_io_ena[0].IN1
scc_dqs_io_ena[1] => scc_dqs_io_ena[1].IN1
scc_dqs_io_ena[2] => scc_dqs_io_ena[2].IN1
scc_dqs_io_ena[3] => scc_dqs_io_ena[3].IN1
scc_dq_ena[0] => scc_dq_ena[0].IN1
scc_dq_ena[1] => scc_dq_ena[1].IN1
scc_dq_ena[2] => scc_dq_ena[2].IN1
scc_dq_ena[3] => scc_dq_ena[3].IN1
scc_dq_ena[4] => scc_dq_ena[4].IN1
scc_dq_ena[5] => scc_dq_ena[5].IN1
scc_dq_ena[6] => scc_dq_ena[6].IN1
scc_dq_ena[7] => scc_dq_ena[7].IN1
scc_dq_ena[8] => scc_dq_ena[8].IN1
scc_dq_ena[9] => scc_dq_ena[9].IN1
scc_dq_ena[10] => scc_dq_ena[10].IN1
scc_dq_ena[11] => scc_dq_ena[11].IN1
scc_dq_ena[12] => scc_dq_ena[12].IN1
scc_dq_ena[13] => scc_dq_ena[13].IN1
scc_dq_ena[14] => scc_dq_ena[14].IN1
scc_dq_ena[15] => scc_dq_ena[15].IN1
scc_dq_ena[16] => scc_dq_ena[16].IN1
scc_dq_ena[17] => scc_dq_ena[17].IN1
scc_dq_ena[18] => scc_dq_ena[18].IN1
scc_dq_ena[19] => scc_dq_ena[19].IN1
scc_dq_ena[20] => scc_dq_ena[20].IN1
scc_dq_ena[21] => scc_dq_ena[21].IN1
scc_dq_ena[22] => scc_dq_ena[22].IN1
scc_dq_ena[23] => scc_dq_ena[23].IN1
scc_dq_ena[24] => scc_dq_ena[24].IN1
scc_dq_ena[25] => scc_dq_ena[25].IN1
scc_dq_ena[26] => scc_dq_ena[26].IN1
scc_dq_ena[27] => scc_dq_ena[27].IN1
scc_dq_ena[28] => scc_dq_ena[28].IN1
scc_dq_ena[29] => scc_dq_ena[29].IN1
scc_dq_ena[30] => scc_dq_ena[30].IN1
scc_dq_ena[31] => scc_dq_ena[31].IN1
scc_dm_ena[0] => scc_dm_ena[0].IN1
scc_dm_ena[1] => scc_dm_ena[1].IN1
scc_dm_ena[2] => scc_dm_ena[2].IN1
scc_dm_ena[3] => scc_dm_ena[3].IN1
scc_upd[0] => scc_upd[0].IN1
capture_strobe_tracking[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.capture_strobe_tracking
capture_strobe_tracking[1] <= hps_sdram_p0_acv_hard_memphy:umemphy.capture_strobe_tracking
capture_strobe_tracking[2] <= hps_sdram_p0_acv_hard_memphy:umemphy.capture_strobe_tracking
capture_strobe_tracking[3] <= hps_sdram_p0_acv_hard_memphy:umemphy.capture_strobe_tracking
phy_clk <= hps_sdram_p0_acv_hard_memphy:umemphy.phy_clk
ctl_clk <= hps_sdram_p0_acv_hard_memphy:umemphy.ctl_clk
phy_reset_n <= hps_sdram_p0_acv_hard_memphy:umemphy.phy_reset_n


|ghrd_top|soc_system:soc_system_0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy
global_reset_n => global_reset_n.IN2
soft_reset_n => hphy_inst.I_SOFTRESETN
ctl_reset_n <= hphy_inst.O_CTLRESETN
ctl_reset_export_n <= <GND>
afi_reset_n <= global_reset_n.DB_MAX_OUTPUT_PORT_TYPE
pll_locked => dll_pll_locked.DATAIN
pll_locked => hphy_inst.I_PLLLOCKED
oct_ctl_rs_value[0] => oct_ctl_rs_value[0].IN1
oct_ctl_rs_value[1] => oct_ctl_rs_value[1].IN1
oct_ctl_rs_value[2] => oct_ctl_rs_value[2].IN1
oct_ctl_rs_value[3] => oct_ctl_rs_value[3].IN1
oct_ctl_rs_value[4] => oct_ctl_rs_value[4].IN1
oct_ctl_rs_value[5] => oct_ctl_rs_value[5].IN1
oct_ctl_rs_value[6] => oct_ctl_rs_value[6].IN1
oct_ctl_rs_value[7] => oct_ctl_rs_value[7].IN1
oct_ctl_rs_value[8] => oct_ctl_rs_value[8].IN1
oct_ctl_rs_value[9] => oct_ctl_rs_value[9].IN1
oct_ctl_rs_value[10] => oct_ctl_rs_value[10].IN1
oct_ctl_rs_value[11] => oct_ctl_rs_value[11].IN1
oct_ctl_rs_value[12] => oct_ctl_rs_value[12].IN1
oct_ctl_rs_value[13] => oct_ctl_rs_value[13].IN1
oct_ctl_rs_value[14] => oct_ctl_rs_value[14].IN1
oct_ctl_rs_value[15] => oct_ctl_rs_value[15].IN1
oct_ctl_rt_value[0] => oct_ctl_rt_value[0].IN1
oct_ctl_rt_value[1] => oct_ctl_rt_value[1].IN1
oct_ctl_rt_value[2] => oct_ctl_rt_value[2].IN1
oct_ctl_rt_value[3] => oct_ctl_rt_value[3].IN1
oct_ctl_rt_value[4] => oct_ctl_rt_value[4].IN1
oct_ctl_rt_value[5] => oct_ctl_rt_value[5].IN1
oct_ctl_rt_value[6] => oct_ctl_rt_value[6].IN1
oct_ctl_rt_value[7] => oct_ctl_rt_value[7].IN1
oct_ctl_rt_value[8] => oct_ctl_rt_value[8].IN1
oct_ctl_rt_value[9] => oct_ctl_rt_value[9].IN1
oct_ctl_rt_value[10] => oct_ctl_rt_value[10].IN1
oct_ctl_rt_value[11] => oct_ctl_rt_value[11].IN1
oct_ctl_rt_value[12] => oct_ctl_rt_value[12].IN1
oct_ctl_rt_value[13] => oct_ctl_rt_value[13].IN1
oct_ctl_rt_value[14] => oct_ctl_rt_value[14].IN1
oct_ctl_rt_value[15] => oct_ctl_rt_value[15].IN1
afi_addr[0] => hphy_inst.I_AFIADDR
afi_addr[1] => hphy_inst.I_AFIADDR1
afi_addr[2] => hphy_inst.I_AFIADDR2
afi_addr[3] => hphy_inst.I_AFIADDR3
afi_addr[4] => hphy_inst.I_AFIADDR4
afi_addr[5] => hphy_inst.I_AFIADDR5
afi_addr[6] => hphy_inst.I_AFIADDR6
afi_addr[7] => hphy_inst.I_AFIADDR7
afi_addr[8] => hphy_inst.I_AFIADDR8
afi_addr[9] => hphy_inst.I_AFIADDR9
afi_addr[10] => hphy_inst.I_AFIADDR10
afi_addr[11] => hphy_inst.I_AFIADDR11
afi_addr[12] => hphy_inst.I_AFIADDR12
afi_addr[13] => hphy_inst.I_AFIADDR13
afi_addr[14] => hphy_inst.I_AFIADDR14
afi_addr[15] => hphy_inst.I_AFIADDR15
afi_addr[16] => hphy_inst.I_AFIADDR16
afi_addr[17] => hphy_inst.I_AFIADDR17
afi_addr[18] => hphy_inst.I_AFIADDR18
afi_addr[19] => hphy_inst.I_AFIADDR19
afi_ba[0] => hphy_inst.I_AFIBA
afi_ba[1] => hphy_inst.I_AFIBA1
afi_ba[2] => hphy_inst.I_AFIBA2
afi_cke[0] => hphy_inst.I_AFICKE
afi_cke[1] => hphy_inst.I_AFICKE1
afi_cs_n[0] => hphy_inst.I_AFICSN
afi_cs_n[1] => hphy_inst.I_AFICSN1
afi_ras_n[0] => hphy_inst.I_AFIRASN
afi_we_n[0] => hphy_inst.I_AFIWEN
afi_cas_n[0] => hphy_inst.I_AFICASN
afi_rst_n[0] => hphy_inst.I_AFIRSTN
afi_odt[0] => hphy_inst.I_AFIODT
afi_odt[1] => hphy_inst.I_AFIODT1
afi_mem_clk_disable[0] => hphy_inst.I_AFIMEMCLKDISABLE
afi_dqs_burst[0] => hphy_inst.I_AFIDQSBURST
afi_dqs_burst[1] => hphy_inst.I_AFIDQSBURST1
afi_dqs_burst[2] => hphy_inst.I_AFIDQSBURST2
afi_dqs_burst[3] => hphy_inst.I_AFIDQSBURST3
afi_dqs_burst[4] => hphy_inst.I_AFIDQSBURST4
afi_wdata_valid[0] => hphy_inst.I_AFIWDATAVALID
afi_wdata_valid[1] => hphy_inst.I_AFIWDATAVALID1
afi_wdata_valid[2] => hphy_inst.I_AFIWDATAVALID2
afi_wdata_valid[3] => hphy_inst.I_AFIWDATAVALID3
afi_wdata_valid[4] => hphy_inst.I_AFIWDATAVALID4
afi_wdata[0] => hphy_inst.I_AFIWDATA
afi_wdata[1] => hphy_inst.I_AFIWDATA1
afi_wdata[2] => hphy_inst.I_AFIWDATA2
afi_wdata[3] => hphy_inst.I_AFIWDATA3
afi_wdata[4] => hphy_inst.I_AFIWDATA4
afi_wdata[5] => hphy_inst.I_AFIWDATA5
afi_wdata[6] => hphy_inst.I_AFIWDATA6
afi_wdata[7] => hphy_inst.I_AFIWDATA7
afi_wdata[8] => hphy_inst.I_AFIWDATA8
afi_wdata[9] => hphy_inst.I_AFIWDATA9
afi_wdata[10] => hphy_inst.I_AFIWDATA10
afi_wdata[11] => hphy_inst.I_AFIWDATA11
afi_wdata[12] => hphy_inst.I_AFIWDATA12
afi_wdata[13] => hphy_inst.I_AFIWDATA13
afi_wdata[14] => hphy_inst.I_AFIWDATA14
afi_wdata[15] => hphy_inst.I_AFIWDATA15
afi_wdata[16] => hphy_inst.I_AFIWDATA16
afi_wdata[17] => hphy_inst.I_AFIWDATA17
afi_wdata[18] => hphy_inst.I_AFIWDATA18
afi_wdata[19] => hphy_inst.I_AFIWDATA19
afi_wdata[20] => hphy_inst.I_AFIWDATA20
afi_wdata[21] => hphy_inst.I_AFIWDATA21
afi_wdata[22] => hphy_inst.I_AFIWDATA22
afi_wdata[23] => hphy_inst.I_AFIWDATA23
afi_wdata[24] => hphy_inst.I_AFIWDATA24
afi_wdata[25] => hphy_inst.I_AFIWDATA25
afi_wdata[26] => hphy_inst.I_AFIWDATA26
afi_wdata[27] => hphy_inst.I_AFIWDATA27
afi_wdata[28] => hphy_inst.I_AFIWDATA28
afi_wdata[29] => hphy_inst.I_AFIWDATA29
afi_wdata[30] => hphy_inst.I_AFIWDATA30
afi_wdata[31] => hphy_inst.I_AFIWDATA31
afi_wdata[32] => hphy_inst.I_AFIWDATA32
afi_wdata[33] => hphy_inst.I_AFIWDATA33
afi_wdata[34] => hphy_inst.I_AFIWDATA34
afi_wdata[35] => hphy_inst.I_AFIWDATA35
afi_wdata[36] => hphy_inst.I_AFIWDATA36
afi_wdata[37] => hphy_inst.I_AFIWDATA37
afi_wdata[38] => hphy_inst.I_AFIWDATA38
afi_wdata[39] => hphy_inst.I_AFIWDATA39
afi_wdata[40] => hphy_inst.I_AFIWDATA40
afi_wdata[41] => hphy_inst.I_AFIWDATA41
afi_wdata[42] => hphy_inst.I_AFIWDATA42
afi_wdata[43] => hphy_inst.I_AFIWDATA43
afi_wdata[44] => hphy_inst.I_AFIWDATA44
afi_wdata[45] => hphy_inst.I_AFIWDATA45
afi_wdata[46] => hphy_inst.I_AFIWDATA46
afi_wdata[47] => hphy_inst.I_AFIWDATA47
afi_wdata[48] => hphy_inst.I_AFIWDATA48
afi_wdata[49] => hphy_inst.I_AFIWDATA49
afi_wdata[50] => hphy_inst.I_AFIWDATA50
afi_wdata[51] => hphy_inst.I_AFIWDATA51
afi_wdata[52] => hphy_inst.I_AFIWDATA52
afi_wdata[53] => hphy_inst.I_AFIWDATA53
afi_wdata[54] => hphy_inst.I_AFIWDATA54
afi_wdata[55] => hphy_inst.I_AFIWDATA55
afi_wdata[56] => hphy_inst.I_AFIWDATA56
afi_wdata[57] => hphy_inst.I_AFIWDATA57
afi_wdata[58] => hphy_inst.I_AFIWDATA58
afi_wdata[59] => hphy_inst.I_AFIWDATA59
afi_wdata[60] => hphy_inst.I_AFIWDATA60
afi_wdata[61] => hphy_inst.I_AFIWDATA61
afi_wdata[62] => hphy_inst.I_AFIWDATA62
afi_wdata[63] => hphy_inst.I_AFIWDATA63
afi_wdata[64] => hphy_inst.I_AFIWDATA64
afi_wdata[65] => hphy_inst.I_AFIWDATA65
afi_wdata[66] => hphy_inst.I_AFIWDATA66
afi_wdata[67] => hphy_inst.I_AFIWDATA67
afi_wdata[68] => hphy_inst.I_AFIWDATA68
afi_wdata[69] => hphy_inst.I_AFIWDATA69
afi_wdata[70] => hphy_inst.I_AFIWDATA70
afi_wdata[71] => hphy_inst.I_AFIWDATA71
afi_wdata[72] => hphy_inst.I_AFIWDATA72
afi_wdata[73] => hphy_inst.I_AFIWDATA73
afi_wdata[74] => hphy_inst.I_AFIWDATA74
afi_wdata[75] => hphy_inst.I_AFIWDATA75
afi_wdata[76] => hphy_inst.I_AFIWDATA76
afi_wdata[77] => hphy_inst.I_AFIWDATA77
afi_wdata[78] => hphy_inst.I_AFIWDATA78
afi_wdata[79] => hphy_inst.I_AFIWDATA79
afi_dm[0] => hphy_inst.I_AFIDM
afi_dm[1] => hphy_inst.I_AFIDM1
afi_dm[2] => hphy_inst.I_AFIDM2
afi_dm[3] => hphy_inst.I_AFIDM3
afi_dm[4] => hphy_inst.I_AFIDM4
afi_dm[5] => hphy_inst.I_AFIDM5
afi_dm[6] => hphy_inst.I_AFIDM6
afi_dm[7] => hphy_inst.I_AFIDM7
afi_dm[8] => hphy_inst.I_AFIDM8
afi_dm[9] => hphy_inst.I_AFIDM9
afi_rdata[0] <= hphy_inst.O_AFIRDATA
afi_rdata[1] <= hphy_inst.O_AFIRDATA1
afi_rdata[2] <= hphy_inst.O_AFIRDATA2
afi_rdata[3] <= hphy_inst.O_AFIRDATA3
afi_rdata[4] <= hphy_inst.O_AFIRDATA4
afi_rdata[5] <= hphy_inst.O_AFIRDATA5
afi_rdata[6] <= hphy_inst.O_AFIRDATA6
afi_rdata[7] <= hphy_inst.O_AFIRDATA7
afi_rdata[8] <= hphy_inst.O_AFIRDATA8
afi_rdata[9] <= hphy_inst.O_AFIRDATA9
afi_rdata[10] <= hphy_inst.O_AFIRDATA10
afi_rdata[11] <= hphy_inst.O_AFIRDATA11
afi_rdata[12] <= hphy_inst.O_AFIRDATA12
afi_rdata[13] <= hphy_inst.O_AFIRDATA13
afi_rdata[14] <= hphy_inst.O_AFIRDATA14
afi_rdata[15] <= hphy_inst.O_AFIRDATA15
afi_rdata[16] <= hphy_inst.O_AFIRDATA16
afi_rdata[17] <= hphy_inst.O_AFIRDATA17
afi_rdata[18] <= hphy_inst.O_AFIRDATA18
afi_rdata[19] <= hphy_inst.O_AFIRDATA19
afi_rdata[20] <= hphy_inst.O_AFIRDATA20
afi_rdata[21] <= hphy_inst.O_AFIRDATA21
afi_rdata[22] <= hphy_inst.O_AFIRDATA22
afi_rdata[23] <= hphy_inst.O_AFIRDATA23
afi_rdata[24] <= hphy_inst.O_AFIRDATA24
afi_rdata[25] <= hphy_inst.O_AFIRDATA25
afi_rdata[26] <= hphy_inst.O_AFIRDATA26
afi_rdata[27] <= hphy_inst.O_AFIRDATA27
afi_rdata[28] <= hphy_inst.O_AFIRDATA28
afi_rdata[29] <= hphy_inst.O_AFIRDATA29
afi_rdata[30] <= hphy_inst.O_AFIRDATA30
afi_rdata[31] <= hphy_inst.O_AFIRDATA31
afi_rdata[32] <= hphy_inst.O_AFIRDATA32
afi_rdata[33] <= hphy_inst.O_AFIRDATA33
afi_rdata[34] <= hphy_inst.O_AFIRDATA34
afi_rdata[35] <= hphy_inst.O_AFIRDATA35
afi_rdata[36] <= hphy_inst.O_AFIRDATA36
afi_rdata[37] <= hphy_inst.O_AFIRDATA37
afi_rdata[38] <= hphy_inst.O_AFIRDATA38
afi_rdata[39] <= hphy_inst.O_AFIRDATA39
afi_rdata[40] <= hphy_inst.O_AFIRDATA40
afi_rdata[41] <= hphy_inst.O_AFIRDATA41
afi_rdata[42] <= hphy_inst.O_AFIRDATA42
afi_rdata[43] <= hphy_inst.O_AFIRDATA43
afi_rdata[44] <= hphy_inst.O_AFIRDATA44
afi_rdata[45] <= hphy_inst.O_AFIRDATA45
afi_rdata[46] <= hphy_inst.O_AFIRDATA46
afi_rdata[47] <= hphy_inst.O_AFIRDATA47
afi_rdata[48] <= hphy_inst.O_AFIRDATA48
afi_rdata[49] <= hphy_inst.O_AFIRDATA49
afi_rdata[50] <= hphy_inst.O_AFIRDATA50
afi_rdata[51] <= hphy_inst.O_AFIRDATA51
afi_rdata[52] <= hphy_inst.O_AFIRDATA52
afi_rdata[53] <= hphy_inst.O_AFIRDATA53
afi_rdata[54] <= hphy_inst.O_AFIRDATA54
afi_rdata[55] <= hphy_inst.O_AFIRDATA55
afi_rdata[56] <= hphy_inst.O_AFIRDATA56
afi_rdata[57] <= hphy_inst.O_AFIRDATA57
afi_rdata[58] <= hphy_inst.O_AFIRDATA58
afi_rdata[59] <= hphy_inst.O_AFIRDATA59
afi_rdata[60] <= hphy_inst.O_AFIRDATA60
afi_rdata[61] <= hphy_inst.O_AFIRDATA61
afi_rdata[62] <= hphy_inst.O_AFIRDATA62
afi_rdata[63] <= hphy_inst.O_AFIRDATA63
afi_rdata[64] <= hphy_inst.O_AFIRDATA64
afi_rdata[65] <= hphy_inst.O_AFIRDATA65
afi_rdata[66] <= hphy_inst.O_AFIRDATA66
afi_rdata[67] <= hphy_inst.O_AFIRDATA67
afi_rdata[68] <= hphy_inst.O_AFIRDATA68
afi_rdata[69] <= hphy_inst.O_AFIRDATA69
afi_rdata[70] <= hphy_inst.O_AFIRDATA70
afi_rdata[71] <= hphy_inst.O_AFIRDATA71
afi_rdata[72] <= hphy_inst.O_AFIRDATA72
afi_rdata[73] <= hphy_inst.O_AFIRDATA73
afi_rdata[74] <= hphy_inst.O_AFIRDATA74
afi_rdata[75] <= hphy_inst.O_AFIRDATA75
afi_rdata[76] <= hphy_inst.O_AFIRDATA76
afi_rdata[77] <= hphy_inst.O_AFIRDATA77
afi_rdata[78] <= hphy_inst.O_AFIRDATA78
afi_rdata[79] <= hphy_inst.O_AFIRDATA79
afi_rdata_en[0] => hphy_inst.I_AFIRDATAEN
afi_rdata_en[1] => hphy_inst.I_AFIRDATAEN1
afi_rdata_en[2] => hphy_inst.I_AFIRDATAEN2
afi_rdata_en[3] => hphy_inst.I_AFIRDATAEN3
afi_rdata_en[4] => hphy_inst.I_AFIRDATAEN4
afi_rdata_en_full[0] => hphy_inst.I_AFIRDATAENFULL
afi_rdata_en_full[1] => hphy_inst.I_AFIRDATAENFULL1
afi_rdata_en_full[2] => hphy_inst.I_AFIRDATAENFULL2
afi_rdata_en_full[3] => hphy_inst.I_AFIRDATAENFULL3
afi_rdata_en_full[4] => hphy_inst.I_AFIRDATAENFULL4
afi_rdata_valid[0] <= hphy_inst.O_AFIRDATAVALID
afi_wlat[0] <= hphy_inst.O_AFIWLAT
afi_wlat[1] <= hphy_inst.O_AFIWLAT1
afi_wlat[2] <= hphy_inst.O_AFIWLAT2
afi_wlat[3] <= hphy_inst.O_AFIWLAT3
afi_rlat[0] <= hphy_inst.O_AFIRLAT
afi_rlat[1] <= hphy_inst.O_AFIRLAT1
afi_rlat[2] <= hphy_inst.O_AFIRLAT2
afi_rlat[3] <= hphy_inst.O_AFIRLAT3
afi_rlat[4] <= hphy_inst.O_AFIRLAT4
afi_cal_success <= hphy_inst.O_AFICALSUCCESS
afi_cal_fail <= hphy_inst.O_AFICALFAIL
avl_read => hphy_inst.I_AVLREAD
avl_write => hphy_inst.I_AVLWRITE
avl_address[0] => hphy_inst.I_AVLADDRESS
avl_address[1] => hphy_inst.I_AVLADDRESS1
avl_address[2] => hphy_inst.I_AVLADDRESS2
avl_address[3] => hphy_inst.I_AVLADDRESS3
avl_address[4] => hphy_inst.I_AVLADDRESS4
avl_address[5] => hphy_inst.I_AVLADDRESS5
avl_address[6] => hphy_inst.I_AVLADDRESS6
avl_address[7] => hphy_inst.I_AVLADDRESS7
avl_address[8] => hphy_inst.I_AVLADDRESS8
avl_address[9] => hphy_inst.I_AVLADDRESS9
avl_address[10] => hphy_inst.I_AVLADDRESS10
avl_address[11] => hphy_inst.I_AVLADDRESS11
avl_address[12] => hphy_inst.I_AVLADDRESS12
avl_address[13] => hphy_inst.I_AVLADDRESS13
avl_address[14] => hphy_inst.I_AVLADDRESS14
avl_address[15] => hphy_inst.I_AVLADDRESS15
avl_writedata[0] => hphy_inst.I_AVLWRITEDATA
avl_writedata[1] => hphy_inst.I_AVLWRITEDATA1
avl_writedata[2] => hphy_inst.I_AVLWRITEDATA2
avl_writedata[3] => hphy_inst.I_AVLWRITEDATA3
avl_writedata[4] => hphy_inst.I_AVLWRITEDATA4
avl_writedata[5] => hphy_inst.I_AVLWRITEDATA5
avl_writedata[6] => hphy_inst.I_AVLWRITEDATA6
avl_writedata[7] => hphy_inst.I_AVLWRITEDATA7
avl_writedata[8] => hphy_inst.I_AVLWRITEDATA8
avl_writedata[9] => hphy_inst.I_AVLWRITEDATA9
avl_writedata[10] => hphy_inst.I_AVLWRITEDATA10
avl_writedata[11] => hphy_inst.I_AVLWRITEDATA11
avl_writedata[12] => hphy_inst.I_AVLWRITEDATA12
avl_writedata[13] => hphy_inst.I_AVLWRITEDATA13
avl_writedata[14] => hphy_inst.I_AVLWRITEDATA14
avl_writedata[15] => hphy_inst.I_AVLWRITEDATA15
avl_writedata[16] => hphy_inst.I_AVLWRITEDATA16
avl_writedata[17] => hphy_inst.I_AVLWRITEDATA17
avl_writedata[18] => hphy_inst.I_AVLWRITEDATA18
avl_writedata[19] => hphy_inst.I_AVLWRITEDATA19
avl_writedata[20] => hphy_inst.I_AVLWRITEDATA20
avl_writedata[21] => hphy_inst.I_AVLWRITEDATA21
avl_writedata[22] => hphy_inst.I_AVLWRITEDATA22
avl_writedata[23] => hphy_inst.I_AVLWRITEDATA23
avl_writedata[24] => hphy_inst.I_AVLWRITEDATA24
avl_writedata[25] => hphy_inst.I_AVLWRITEDATA25
avl_writedata[26] => hphy_inst.I_AVLWRITEDATA26
avl_writedata[27] => hphy_inst.I_AVLWRITEDATA27
avl_writedata[28] => hphy_inst.I_AVLWRITEDATA28
avl_writedata[29] => hphy_inst.I_AVLWRITEDATA29
avl_writedata[30] => hphy_inst.I_AVLWRITEDATA30
avl_writedata[31] => hphy_inst.I_AVLWRITEDATA31
avl_waitrequest <= hphy_inst.O_AVLWAITREQUEST
avl_readdata[0] <= hphy_inst.O_AVLREADDATA
avl_readdata[1] <= hphy_inst.O_AVLREADDATA1
avl_readdata[2] <= hphy_inst.O_AVLREADDATA2
avl_readdata[3] <= hphy_inst.O_AVLREADDATA3
avl_readdata[4] <= hphy_inst.O_AVLREADDATA4
avl_readdata[5] <= hphy_inst.O_AVLREADDATA5
avl_readdata[6] <= hphy_inst.O_AVLREADDATA6
avl_readdata[7] <= hphy_inst.O_AVLREADDATA7
avl_readdata[8] <= hphy_inst.O_AVLREADDATA8
avl_readdata[9] <= hphy_inst.O_AVLREADDATA9
avl_readdata[10] <= hphy_inst.O_AVLREADDATA10
avl_readdata[11] <= hphy_inst.O_AVLREADDATA11
avl_readdata[12] <= hphy_inst.O_AVLREADDATA12
avl_readdata[13] <= hphy_inst.O_AVLREADDATA13
avl_readdata[14] <= hphy_inst.O_AVLREADDATA14
avl_readdata[15] <= hphy_inst.O_AVLREADDATA15
avl_readdata[16] <= hphy_inst.O_AVLREADDATA16
avl_readdata[17] <= hphy_inst.O_AVLREADDATA17
avl_readdata[18] <= hphy_inst.O_AVLREADDATA18
avl_readdata[19] <= hphy_inst.O_AVLREADDATA19
avl_readdata[20] <= hphy_inst.O_AVLREADDATA20
avl_readdata[21] <= hphy_inst.O_AVLREADDATA21
avl_readdata[22] <= hphy_inst.O_AVLREADDATA22
avl_readdata[23] <= hphy_inst.O_AVLREADDATA23
avl_readdata[24] <= hphy_inst.O_AVLREADDATA24
avl_readdata[25] <= hphy_inst.O_AVLREADDATA25
avl_readdata[26] <= hphy_inst.O_AVLREADDATA26
avl_readdata[27] <= hphy_inst.O_AVLREADDATA27
avl_readdata[28] <= hphy_inst.O_AVLREADDATA28
avl_readdata[29] <= hphy_inst.O_AVLREADDATA29
avl_readdata[30] <= hphy_inst.O_AVLREADDATA30
avl_readdata[31] <= hphy_inst.O_AVLREADDATA31
cfg_addlat[0] => hphy_inst.I_CFGADDLAT
cfg_addlat[1] => hphy_inst.I_CFGADDLAT1
cfg_addlat[2] => hphy_inst.I_CFGADDLAT2
cfg_addlat[3] => hphy_inst.I_CFGADDLAT3
cfg_addlat[4] => hphy_inst.I_CFGADDLAT4
cfg_addlat[5] => hphy_inst.I_CFGADDLAT5
cfg_addlat[6] => hphy_inst.I_CFGADDLAT6
cfg_addlat[7] => hphy_inst.I_CFGADDLAT7
cfg_bankaddrwidth[0] => hphy_inst.I_CFGBANKADDRWIDTH
cfg_bankaddrwidth[1] => hphy_inst.I_CFGBANKADDRWIDTH1
cfg_bankaddrwidth[2] => hphy_inst.I_CFGBANKADDRWIDTH2
cfg_bankaddrwidth[3] => hphy_inst.I_CFGBANKADDRWIDTH3
cfg_bankaddrwidth[4] => hphy_inst.I_CFGBANKADDRWIDTH4
cfg_bankaddrwidth[5] => hphy_inst.I_CFGBANKADDRWIDTH5
cfg_bankaddrwidth[6] => hphy_inst.I_CFGBANKADDRWIDTH6
cfg_bankaddrwidth[7] => hphy_inst.I_CFGBANKADDRWIDTH7
cfg_caswrlat[0] => hphy_inst.I_CFGCASWRLAT
cfg_caswrlat[1] => hphy_inst.I_CFGCASWRLAT1
cfg_caswrlat[2] => hphy_inst.I_CFGCASWRLAT2
cfg_caswrlat[3] => hphy_inst.I_CFGCASWRLAT3
cfg_caswrlat[4] => hphy_inst.I_CFGCASWRLAT4
cfg_caswrlat[5] => hphy_inst.I_CFGCASWRLAT5
cfg_caswrlat[6] => hphy_inst.I_CFGCASWRLAT6
cfg_caswrlat[7] => hphy_inst.I_CFGCASWRLAT7
cfg_coladdrwidth[0] => hphy_inst.I_CFGCOLADDRWIDTH
cfg_coladdrwidth[1] => hphy_inst.I_CFGCOLADDRWIDTH1
cfg_coladdrwidth[2] => hphy_inst.I_CFGCOLADDRWIDTH2
cfg_coladdrwidth[3] => hphy_inst.I_CFGCOLADDRWIDTH3
cfg_coladdrwidth[4] => hphy_inst.I_CFGCOLADDRWIDTH4
cfg_coladdrwidth[5] => hphy_inst.I_CFGCOLADDRWIDTH5
cfg_coladdrwidth[6] => hphy_inst.I_CFGCOLADDRWIDTH6
cfg_coladdrwidth[7] => hphy_inst.I_CFGCOLADDRWIDTH7
cfg_csaddrwidth[0] => hphy_inst.I_CFGCSADDRWIDTH
cfg_csaddrwidth[1] => hphy_inst.I_CFGCSADDRWIDTH1
cfg_csaddrwidth[2] => hphy_inst.I_CFGCSADDRWIDTH2
cfg_csaddrwidth[3] => hphy_inst.I_CFGCSADDRWIDTH3
cfg_csaddrwidth[4] => hphy_inst.I_CFGCSADDRWIDTH4
cfg_csaddrwidth[5] => hphy_inst.I_CFGCSADDRWIDTH5
cfg_csaddrwidth[6] => hphy_inst.I_CFGCSADDRWIDTH6
cfg_csaddrwidth[7] => hphy_inst.I_CFGCSADDRWIDTH7
cfg_devicewidth[0] => hphy_inst.I_CFGDEVICEWIDTH
cfg_devicewidth[1] => hphy_inst.I_CFGDEVICEWIDTH1
cfg_devicewidth[2] => hphy_inst.I_CFGDEVICEWIDTH2
cfg_devicewidth[3] => hphy_inst.I_CFGDEVICEWIDTH3
cfg_devicewidth[4] => hphy_inst.I_CFGDEVICEWIDTH4
cfg_devicewidth[5] => hphy_inst.I_CFGDEVICEWIDTH5
cfg_devicewidth[6] => hphy_inst.I_CFGDEVICEWIDTH6
cfg_devicewidth[7] => hphy_inst.I_CFGDEVICEWIDTH7
cfg_dramconfig[0] => hphy_inst.I_CFGDRAMCONFIG
cfg_dramconfig[1] => hphy_inst.I_CFGDRAMCONFIG1
cfg_dramconfig[2] => hphy_inst.I_CFGDRAMCONFIG2
cfg_dramconfig[3] => hphy_inst.I_CFGDRAMCONFIG3
cfg_dramconfig[4] => hphy_inst.I_CFGDRAMCONFIG4
cfg_dramconfig[5] => hphy_inst.I_CFGDRAMCONFIG5
cfg_dramconfig[6] => hphy_inst.I_CFGDRAMCONFIG6
cfg_dramconfig[7] => hphy_inst.I_CFGDRAMCONFIG7
cfg_dramconfig[8] => hphy_inst.I_CFGDRAMCONFIG8
cfg_dramconfig[9] => hphy_inst.I_CFGDRAMCONFIG9
cfg_dramconfig[10] => hphy_inst.I_CFGDRAMCONFIG10
cfg_dramconfig[11] => hphy_inst.I_CFGDRAMCONFIG11
cfg_dramconfig[12] => hphy_inst.I_CFGDRAMCONFIG12
cfg_dramconfig[13] => hphy_inst.I_CFGDRAMCONFIG13
cfg_dramconfig[14] => hphy_inst.I_CFGDRAMCONFIG14
cfg_dramconfig[15] => hphy_inst.I_CFGDRAMCONFIG15
cfg_dramconfig[16] => hphy_inst.I_CFGDRAMCONFIG16
cfg_dramconfig[17] => hphy_inst.I_CFGDRAMCONFIG17
cfg_dramconfig[18] => hphy_inst.I_CFGDRAMCONFIG18
cfg_dramconfig[19] => hphy_inst.I_CFGDRAMCONFIG19
cfg_dramconfig[20] => hphy_inst.I_CFGDRAMCONFIG20
cfg_dramconfig[21] => hphy_inst.I_CFGDRAMCONFIG21
cfg_dramconfig[22] => hphy_inst.I_CFGDRAMCONFIG22
cfg_dramconfig[23] => hphy_inst.I_CFGDRAMCONFIG23
cfg_interfacewidth[0] => hphy_inst.I_CFGINTERFACEWIDTH
cfg_interfacewidth[1] => hphy_inst.I_CFGINTERFACEWIDTH1
cfg_interfacewidth[2] => hphy_inst.I_CFGINTERFACEWIDTH2
cfg_interfacewidth[3] => hphy_inst.I_CFGINTERFACEWIDTH3
cfg_interfacewidth[4] => hphy_inst.I_CFGINTERFACEWIDTH4
cfg_interfacewidth[5] => hphy_inst.I_CFGINTERFACEWIDTH5
cfg_interfacewidth[6] => hphy_inst.I_CFGINTERFACEWIDTH6
cfg_interfacewidth[7] => hphy_inst.I_CFGINTERFACEWIDTH7
cfg_rowaddrwidth[0] => hphy_inst.I_CFGROWADDRWIDTH
cfg_rowaddrwidth[1] => hphy_inst.I_CFGROWADDRWIDTH1
cfg_rowaddrwidth[2] => hphy_inst.I_CFGROWADDRWIDTH2
cfg_rowaddrwidth[3] => hphy_inst.I_CFGROWADDRWIDTH3
cfg_rowaddrwidth[4] => hphy_inst.I_CFGROWADDRWIDTH4
cfg_rowaddrwidth[5] => hphy_inst.I_CFGROWADDRWIDTH5
cfg_rowaddrwidth[6] => hphy_inst.I_CFGROWADDRWIDTH6
cfg_rowaddrwidth[7] => hphy_inst.I_CFGROWADDRWIDTH7
cfg_tcl[0] => hphy_inst.I_CFGTCL
cfg_tcl[1] => hphy_inst.I_CFGTCL1
cfg_tcl[2] => hphy_inst.I_CFGTCL2
cfg_tcl[3] => hphy_inst.I_CFGTCL3
cfg_tcl[4] => hphy_inst.I_CFGTCL4
cfg_tcl[5] => hphy_inst.I_CFGTCL5
cfg_tcl[6] => hphy_inst.I_CFGTCL6
cfg_tcl[7] => hphy_inst.I_CFGTCL7
cfg_tmrd[0] => hphy_inst.I_CFGTMRD
cfg_tmrd[1] => hphy_inst.I_CFGTMRD1
cfg_tmrd[2] => hphy_inst.I_CFGTMRD2
cfg_tmrd[3] => hphy_inst.I_CFGTMRD3
cfg_tmrd[4] => hphy_inst.I_CFGTMRD4
cfg_tmrd[5] => hphy_inst.I_CFGTMRD5
cfg_tmrd[6] => hphy_inst.I_CFGTMRD6
cfg_tmrd[7] => hphy_inst.I_CFGTMRD7
cfg_trefi[0] => hphy_inst.I_CFGTREFI
cfg_trefi[1] => hphy_inst.I_CFGTREFI1
cfg_trefi[2] => hphy_inst.I_CFGTREFI2
cfg_trefi[3] => hphy_inst.I_CFGTREFI3
cfg_trefi[4] => hphy_inst.I_CFGTREFI4
cfg_trefi[5] => hphy_inst.I_CFGTREFI5
cfg_trefi[6] => hphy_inst.I_CFGTREFI6
cfg_trefi[7] => hphy_inst.I_CFGTREFI7
cfg_trefi[8] => hphy_inst.I_CFGTREFI8
cfg_trefi[9] => hphy_inst.I_CFGTREFI9
cfg_trefi[10] => hphy_inst.I_CFGTREFI10
cfg_trefi[11] => hphy_inst.I_CFGTREFI11
cfg_trefi[12] => hphy_inst.I_CFGTREFI12
cfg_trefi[13] => hphy_inst.I_CFGTREFI13
cfg_trefi[14] => hphy_inst.I_CFGTREFI14
cfg_trefi[15] => hphy_inst.I_CFGTREFI15
cfg_trfc[0] => hphy_inst.I_CFGTRFC
cfg_trfc[1] => hphy_inst.I_CFGTRFC1
cfg_trfc[2] => hphy_inst.I_CFGTRFC2
cfg_trfc[3] => hphy_inst.I_CFGTRFC3
cfg_trfc[4] => hphy_inst.I_CFGTRFC4
cfg_trfc[5] => hphy_inst.I_CFGTRFC5
cfg_trfc[6] => hphy_inst.I_CFGTRFC6
cfg_trfc[7] => hphy_inst.I_CFGTRFC7
cfg_twr[0] => hphy_inst.I_CFGTWR
cfg_twr[1] => hphy_inst.I_CFGTWR1
cfg_twr[2] => hphy_inst.I_CFGTWR2
cfg_twr[3] => hphy_inst.I_CFGTWR3
cfg_twr[4] => hphy_inst.I_CFGTWR4
cfg_twr[5] => hphy_inst.I_CFGTWR5
cfg_twr[6] => hphy_inst.I_CFGTWR6
cfg_twr[7] => hphy_inst.I_CFGTWR7
io_intaddrdout[0] => hphy_inst.I_IOINTADDRDOUT
io_intaddrdout[1] => hphy_inst.I_IOINTADDRDOUT1
io_intaddrdout[2] => hphy_inst.I_IOINTADDRDOUT2
io_intaddrdout[3] => hphy_inst.I_IOINTADDRDOUT3
io_intaddrdout[4] => hphy_inst.I_IOINTADDRDOUT4
io_intaddrdout[5] => hphy_inst.I_IOINTADDRDOUT5
io_intaddrdout[6] => hphy_inst.I_IOINTADDRDOUT6
io_intaddrdout[7] => hphy_inst.I_IOINTADDRDOUT7
io_intaddrdout[8] => hphy_inst.I_IOINTADDRDOUT8
io_intaddrdout[9] => hphy_inst.I_IOINTADDRDOUT9
io_intaddrdout[10] => hphy_inst.I_IOINTADDRDOUT10
io_intaddrdout[11] => hphy_inst.I_IOINTADDRDOUT11
io_intaddrdout[12] => hphy_inst.I_IOINTADDRDOUT12
io_intaddrdout[13] => hphy_inst.I_IOINTADDRDOUT13
io_intaddrdout[14] => hphy_inst.I_IOINTADDRDOUT14
io_intaddrdout[15] => hphy_inst.I_IOINTADDRDOUT15
io_intaddrdout[16] => hphy_inst.I_IOINTADDRDOUT16
io_intaddrdout[17] => hphy_inst.I_IOINTADDRDOUT17
io_intaddrdout[18] => hphy_inst.I_IOINTADDRDOUT18
io_intaddrdout[19] => hphy_inst.I_IOINTADDRDOUT19
io_intaddrdout[20] => hphy_inst.I_IOINTADDRDOUT20
io_intaddrdout[21] => hphy_inst.I_IOINTADDRDOUT21
io_intaddrdout[22] => hphy_inst.I_IOINTADDRDOUT22
io_intaddrdout[23] => hphy_inst.I_IOINTADDRDOUT23
io_intaddrdout[24] => hphy_inst.I_IOINTADDRDOUT24
io_intaddrdout[25] => hphy_inst.I_IOINTADDRDOUT25
io_intaddrdout[26] => hphy_inst.I_IOINTADDRDOUT26
io_intaddrdout[27] => hphy_inst.I_IOINTADDRDOUT27
io_intaddrdout[28] => hphy_inst.I_IOINTADDRDOUT28
io_intaddrdout[29] => hphy_inst.I_IOINTADDRDOUT29
io_intaddrdout[30] => hphy_inst.I_IOINTADDRDOUT30
io_intaddrdout[31] => hphy_inst.I_IOINTADDRDOUT31
io_intaddrdout[32] => hphy_inst.I_IOINTADDRDOUT32
io_intaddrdout[33] => hphy_inst.I_IOINTADDRDOUT33
io_intaddrdout[34] => hphy_inst.I_IOINTADDRDOUT34
io_intaddrdout[35] => hphy_inst.I_IOINTADDRDOUT35
io_intaddrdout[36] => hphy_inst.I_IOINTADDRDOUT36
io_intaddrdout[37] => hphy_inst.I_IOINTADDRDOUT37
io_intaddrdout[38] => hphy_inst.I_IOINTADDRDOUT38
io_intaddrdout[39] => hphy_inst.I_IOINTADDRDOUT39
io_intaddrdout[40] => hphy_inst.I_IOINTADDRDOUT40
io_intaddrdout[41] => hphy_inst.I_IOINTADDRDOUT41
io_intaddrdout[42] => hphy_inst.I_IOINTADDRDOUT42
io_intaddrdout[43] => hphy_inst.I_IOINTADDRDOUT43
io_intaddrdout[44] => hphy_inst.I_IOINTADDRDOUT44
io_intaddrdout[45] => hphy_inst.I_IOINTADDRDOUT45
io_intaddrdout[46] => hphy_inst.I_IOINTADDRDOUT46
io_intaddrdout[47] => hphy_inst.I_IOINTADDRDOUT47
io_intaddrdout[48] => hphy_inst.I_IOINTADDRDOUT48
io_intaddrdout[49] => hphy_inst.I_IOINTADDRDOUT49
io_intaddrdout[50] => hphy_inst.I_IOINTADDRDOUT50
io_intaddrdout[51] => hphy_inst.I_IOINTADDRDOUT51
io_intaddrdout[52] => hphy_inst.I_IOINTADDRDOUT52
io_intaddrdout[53] => hphy_inst.I_IOINTADDRDOUT53
io_intaddrdout[54] => hphy_inst.I_IOINTADDRDOUT54
io_intaddrdout[55] => hphy_inst.I_IOINTADDRDOUT55
io_intaddrdout[56] => hphy_inst.I_IOINTADDRDOUT56
io_intaddrdout[57] => hphy_inst.I_IOINTADDRDOUT57
io_intaddrdout[58] => hphy_inst.I_IOINTADDRDOUT58
io_intaddrdout[59] => hphy_inst.I_IOINTADDRDOUT59
io_intaddrdout[60] => hphy_inst.I_IOINTADDRDOUT60
io_intaddrdout[61] => hphy_inst.I_IOINTADDRDOUT61
io_intaddrdout[62] => hphy_inst.I_IOINTADDRDOUT62
io_intaddrdout[63] => hphy_inst.I_IOINTADDRDOUT63
io_intbadout[0] => hphy_inst.I_IOINTBADOUT
io_intbadout[1] => hphy_inst.I_IOINTBADOUT1
io_intbadout[2] => hphy_inst.I_IOINTBADOUT2
io_intbadout[3] => hphy_inst.I_IOINTBADOUT3
io_intbadout[4] => hphy_inst.I_IOINTBADOUT4
io_intbadout[5] => hphy_inst.I_IOINTBADOUT5
io_intbadout[6] => hphy_inst.I_IOINTBADOUT6
io_intbadout[7] => hphy_inst.I_IOINTBADOUT7
io_intbadout[8] => hphy_inst.I_IOINTBADOUT8
io_intbadout[9] => hphy_inst.I_IOINTBADOUT9
io_intbadout[10] => hphy_inst.I_IOINTBADOUT10
io_intbadout[11] => hphy_inst.I_IOINTBADOUT11
io_intcasndout[0] => hphy_inst.I_IOINTCASNDOUT
io_intcasndout[1] => hphy_inst.I_IOINTCASNDOUT1
io_intcasndout[2] => hphy_inst.I_IOINTCASNDOUT2
io_intcasndout[3] => hphy_inst.I_IOINTCASNDOUT3
io_intckdout[0] => hphy_inst.I_IOINTCKDOUT
io_intckdout[1] => hphy_inst.I_IOINTCKDOUT1
io_intckdout[2] => hphy_inst.I_IOINTCKDOUT2
io_intckdout[3] => hphy_inst.I_IOINTCKDOUT3
io_intckedout[0] => hphy_inst.I_IOINTCKEDOUT
io_intckedout[1] => hphy_inst.I_IOINTCKEDOUT1
io_intckedout[2] => hphy_inst.I_IOINTCKEDOUT2
io_intckedout[3] => hphy_inst.I_IOINTCKEDOUT3
io_intckedout[4] => hphy_inst.I_IOINTCKEDOUT4
io_intckedout[5] => hphy_inst.I_IOINTCKEDOUT5
io_intckedout[6] => hphy_inst.I_IOINTCKEDOUT6
io_intckedout[7] => hphy_inst.I_IOINTCKEDOUT7
io_intckndout[0] => hphy_inst.I_IOINTCKNDOUT
io_intckndout[1] => hphy_inst.I_IOINTCKNDOUT1
io_intckndout[2] => hphy_inst.I_IOINTCKNDOUT2
io_intckndout[3] => hphy_inst.I_IOINTCKNDOUT3
io_intcsndout[0] => hphy_inst.I_IOINTCSNDOUT
io_intcsndout[1] => hphy_inst.I_IOINTCSNDOUT1
io_intcsndout[2] => hphy_inst.I_IOINTCSNDOUT2
io_intcsndout[3] => hphy_inst.I_IOINTCSNDOUT3
io_intcsndout[4] => hphy_inst.I_IOINTCSNDOUT4
io_intcsndout[5] => hphy_inst.I_IOINTCSNDOUT5
io_intcsndout[6] => hphy_inst.I_IOINTCSNDOUT6
io_intcsndout[7] => hphy_inst.I_IOINTCSNDOUT7
io_intdmdout[0] => hphy_inst.I_IOINTDMDOUT
io_intdmdout[1] => hphy_inst.I_IOINTDMDOUT1
io_intdmdout[2] => hphy_inst.I_IOINTDMDOUT2
io_intdmdout[3] => hphy_inst.I_IOINTDMDOUT3
io_intdmdout[4] => hphy_inst.I_IOINTDMDOUT4
io_intdmdout[5] => hphy_inst.I_IOINTDMDOUT5
io_intdmdout[6] => hphy_inst.I_IOINTDMDOUT6
io_intdmdout[7] => hphy_inst.I_IOINTDMDOUT7
io_intdmdout[8] => hphy_inst.I_IOINTDMDOUT8
io_intdmdout[9] => hphy_inst.I_IOINTDMDOUT9
io_intdmdout[10] => hphy_inst.I_IOINTDMDOUT10
io_intdmdout[11] => hphy_inst.I_IOINTDMDOUT11
io_intdmdout[12] => hphy_inst.I_IOINTDMDOUT12
io_intdmdout[13] => hphy_inst.I_IOINTDMDOUT13
io_intdmdout[14] => hphy_inst.I_IOINTDMDOUT14
io_intdmdout[15] => hphy_inst.I_IOINTDMDOUT15
io_intdmdout[16] => hphy_inst.I_IOINTDMDOUT16
io_intdmdout[17] => hphy_inst.I_IOINTDMDOUT17
io_intdmdout[18] => hphy_inst.I_IOINTDMDOUT18
io_intdmdout[19] => hphy_inst.I_IOINTDMDOUT19
io_intdqdin[0] <= hphy_inst.O_IOINTDQDIN
io_intdqdin[1] <= hphy_inst.O_IOINTDQDIN1
io_intdqdin[2] <= hphy_inst.O_IOINTDQDIN2
io_intdqdin[3] <= hphy_inst.O_IOINTDQDIN3
io_intdqdin[4] <= hphy_inst.O_IOINTDQDIN4
io_intdqdin[5] <= hphy_inst.O_IOINTDQDIN5
io_intdqdin[6] <= hphy_inst.O_IOINTDQDIN6
io_intdqdin[7] <= hphy_inst.O_IOINTDQDIN7
io_intdqdin[8] <= hphy_inst.O_IOINTDQDIN8
io_intdqdin[9] <= hphy_inst.O_IOINTDQDIN9
io_intdqdin[10] <= hphy_inst.O_IOINTDQDIN10
io_intdqdin[11] <= hphy_inst.O_IOINTDQDIN11
io_intdqdin[12] <= hphy_inst.O_IOINTDQDIN12
io_intdqdin[13] <= hphy_inst.O_IOINTDQDIN13
io_intdqdin[14] <= hphy_inst.O_IOINTDQDIN14
io_intdqdin[15] <= hphy_inst.O_IOINTDQDIN15
io_intdqdin[16] <= hphy_inst.O_IOINTDQDIN16
io_intdqdin[17] <= hphy_inst.O_IOINTDQDIN17
io_intdqdin[18] <= hphy_inst.O_IOINTDQDIN18
io_intdqdin[19] <= hphy_inst.O_IOINTDQDIN19
io_intdqdin[20] <= hphy_inst.O_IOINTDQDIN20
io_intdqdin[21] <= hphy_inst.O_IOINTDQDIN21
io_intdqdin[22] <= hphy_inst.O_IOINTDQDIN22
io_intdqdin[23] <= hphy_inst.O_IOINTDQDIN23
io_intdqdin[24] <= hphy_inst.O_IOINTDQDIN24
io_intdqdin[25] <= hphy_inst.O_IOINTDQDIN25
io_intdqdin[26] <= hphy_inst.O_IOINTDQDIN26
io_intdqdin[27] <= hphy_inst.O_IOINTDQDIN27
io_intdqdin[28] <= hphy_inst.O_IOINTDQDIN28
io_intdqdin[29] <= hphy_inst.O_IOINTDQDIN29
io_intdqdin[30] <= hphy_inst.O_IOINTDQDIN30
io_intdqdin[31] <= hphy_inst.O_IOINTDQDIN31
io_intdqdin[32] <= hphy_inst.O_IOINTDQDIN32
io_intdqdin[33] <= hphy_inst.O_IOINTDQDIN33
io_intdqdin[34] <= hphy_inst.O_IOINTDQDIN34
io_intdqdin[35] <= hphy_inst.O_IOINTDQDIN35
io_intdqdin[36] <= hphy_inst.O_IOINTDQDIN36
io_intdqdin[37] <= hphy_inst.O_IOINTDQDIN37
io_intdqdin[38] <= hphy_inst.O_IOINTDQDIN38
io_intdqdin[39] <= hphy_inst.O_IOINTDQDIN39
io_intdqdin[40] <= hphy_inst.O_IOINTDQDIN40
io_intdqdin[41] <= hphy_inst.O_IOINTDQDIN41
io_intdqdin[42] <= hphy_inst.O_IOINTDQDIN42
io_intdqdin[43] <= hphy_inst.O_IOINTDQDIN43
io_intdqdin[44] <= hphy_inst.O_IOINTDQDIN44
io_intdqdin[45] <= hphy_inst.O_IOINTDQDIN45
io_intdqdin[46] <= hphy_inst.O_IOINTDQDIN46
io_intdqdin[47] <= hphy_inst.O_IOINTDQDIN47
io_intdqdin[48] <= hphy_inst.O_IOINTDQDIN48
io_intdqdin[49] <= hphy_inst.O_IOINTDQDIN49
io_intdqdin[50] <= hphy_inst.O_IOINTDQDIN50
io_intdqdin[51] <= hphy_inst.O_IOINTDQDIN51
io_intdqdin[52] <= hphy_inst.O_IOINTDQDIN52
io_intdqdin[53] <= hphy_inst.O_IOINTDQDIN53
io_intdqdin[54] <= hphy_inst.O_IOINTDQDIN54
io_intdqdin[55] <= hphy_inst.O_IOINTDQDIN55
io_intdqdin[56] <= hphy_inst.O_IOINTDQDIN56
io_intdqdin[57] <= hphy_inst.O_IOINTDQDIN57
io_intdqdin[58] <= hphy_inst.O_IOINTDQDIN58
io_intdqdin[59] <= hphy_inst.O_IOINTDQDIN59
io_intdqdin[60] <= hphy_inst.O_IOINTDQDIN60
io_intdqdin[61] <= hphy_inst.O_IOINTDQDIN61
io_intdqdin[62] <= hphy_inst.O_IOINTDQDIN62
io_intdqdin[63] <= hphy_inst.O_IOINTDQDIN63
io_intdqdin[64] <= hphy_inst.O_IOINTDQDIN64
io_intdqdin[65] <= hphy_inst.O_IOINTDQDIN65
io_intdqdin[66] <= hphy_inst.O_IOINTDQDIN66
io_intdqdin[67] <= hphy_inst.O_IOINTDQDIN67
io_intdqdin[68] <= hphy_inst.O_IOINTDQDIN68
io_intdqdin[69] <= hphy_inst.O_IOINTDQDIN69
io_intdqdin[70] <= hphy_inst.O_IOINTDQDIN70
io_intdqdin[71] <= hphy_inst.O_IOINTDQDIN71
io_intdqdin[72] <= hphy_inst.O_IOINTDQDIN72
io_intdqdin[73] <= hphy_inst.O_IOINTDQDIN73
io_intdqdin[74] <= hphy_inst.O_IOINTDQDIN74
io_intdqdin[75] <= hphy_inst.O_IOINTDQDIN75
io_intdqdin[76] <= hphy_inst.O_IOINTDQDIN76
io_intdqdin[77] <= hphy_inst.O_IOINTDQDIN77
io_intdqdin[78] <= hphy_inst.O_IOINTDQDIN78
io_intdqdin[79] <= hphy_inst.O_IOINTDQDIN79
io_intdqdin[80] <= hphy_inst.O_IOINTDQDIN80
io_intdqdin[81] <= hphy_inst.O_IOINTDQDIN81
io_intdqdin[82] <= hphy_inst.O_IOINTDQDIN82
io_intdqdin[83] <= hphy_inst.O_IOINTDQDIN83
io_intdqdin[84] <= hphy_inst.O_IOINTDQDIN84
io_intdqdin[85] <= hphy_inst.O_IOINTDQDIN85
io_intdqdin[86] <= hphy_inst.O_IOINTDQDIN86
io_intdqdin[87] <= hphy_inst.O_IOINTDQDIN87
io_intdqdin[88] <= hphy_inst.O_IOINTDQDIN88
io_intdqdin[89] <= hphy_inst.O_IOINTDQDIN89
io_intdqdin[90] <= hphy_inst.O_IOINTDQDIN90
io_intdqdin[91] <= hphy_inst.O_IOINTDQDIN91
io_intdqdin[92] <= hphy_inst.O_IOINTDQDIN92
io_intdqdin[93] <= hphy_inst.O_IOINTDQDIN93
io_intdqdin[94] <= hphy_inst.O_IOINTDQDIN94
io_intdqdin[95] <= hphy_inst.O_IOINTDQDIN95
io_intdqdin[96] <= hphy_inst.O_IOINTDQDIN96
io_intdqdin[97] <= hphy_inst.O_IOINTDQDIN97
io_intdqdin[98] <= hphy_inst.O_IOINTDQDIN98
io_intdqdin[99] <= hphy_inst.O_IOINTDQDIN99
io_intdqdin[100] <= hphy_inst.O_IOINTDQDIN100
io_intdqdin[101] <= hphy_inst.O_IOINTDQDIN101
io_intdqdin[102] <= hphy_inst.O_IOINTDQDIN102
io_intdqdin[103] <= hphy_inst.O_IOINTDQDIN103
io_intdqdin[104] <= hphy_inst.O_IOINTDQDIN104
io_intdqdin[105] <= hphy_inst.O_IOINTDQDIN105
io_intdqdin[106] <= hphy_inst.O_IOINTDQDIN106
io_intdqdin[107] <= hphy_inst.O_IOINTDQDIN107
io_intdqdin[108] <= hphy_inst.O_IOINTDQDIN108
io_intdqdin[109] <= hphy_inst.O_IOINTDQDIN109
io_intdqdin[110] <= hphy_inst.O_IOINTDQDIN110
io_intdqdin[111] <= hphy_inst.O_IOINTDQDIN111
io_intdqdin[112] <= hphy_inst.O_IOINTDQDIN112
io_intdqdin[113] <= hphy_inst.O_IOINTDQDIN113
io_intdqdin[114] <= hphy_inst.O_IOINTDQDIN114
io_intdqdin[115] <= hphy_inst.O_IOINTDQDIN115
io_intdqdin[116] <= hphy_inst.O_IOINTDQDIN116
io_intdqdin[117] <= hphy_inst.O_IOINTDQDIN117
io_intdqdin[118] <= hphy_inst.O_IOINTDQDIN118
io_intdqdin[119] <= hphy_inst.O_IOINTDQDIN119
io_intdqdin[120] <= hphy_inst.O_IOINTDQDIN120
io_intdqdin[121] <= hphy_inst.O_IOINTDQDIN121
io_intdqdin[122] <= hphy_inst.O_IOINTDQDIN122
io_intdqdin[123] <= hphy_inst.O_IOINTDQDIN123
io_intdqdin[124] <= hphy_inst.O_IOINTDQDIN124
io_intdqdin[125] <= hphy_inst.O_IOINTDQDIN125
io_intdqdin[126] <= hphy_inst.O_IOINTDQDIN126
io_intdqdin[127] <= hphy_inst.O_IOINTDQDIN127
io_intdqdin[128] <= hphy_inst.O_IOINTDQDIN128
io_intdqdin[129] <= hphy_inst.O_IOINTDQDIN129
io_intdqdin[130] <= hphy_inst.O_IOINTDQDIN130
io_intdqdin[131] <= hphy_inst.O_IOINTDQDIN131
io_intdqdin[132] <= hphy_inst.O_IOINTDQDIN132
io_intdqdin[133] <= hphy_inst.O_IOINTDQDIN133
io_intdqdin[134] <= hphy_inst.O_IOINTDQDIN134
io_intdqdin[135] <= hphy_inst.O_IOINTDQDIN135
io_intdqdin[136] <= hphy_inst.O_IOINTDQDIN136
io_intdqdin[137] <= hphy_inst.O_IOINTDQDIN137
io_intdqdin[138] <= hphy_inst.O_IOINTDQDIN138
io_intdqdin[139] <= hphy_inst.O_IOINTDQDIN139
io_intdqdin[140] <= hphy_inst.O_IOINTDQDIN140
io_intdqdin[141] <= hphy_inst.O_IOINTDQDIN141
io_intdqdin[142] <= hphy_inst.O_IOINTDQDIN142
io_intdqdin[143] <= hphy_inst.O_IOINTDQDIN143
io_intdqdin[144] <= hphy_inst.O_IOINTDQDIN144
io_intdqdin[145] <= hphy_inst.O_IOINTDQDIN145
io_intdqdin[146] <= hphy_inst.O_IOINTDQDIN146
io_intdqdin[147] <= hphy_inst.O_IOINTDQDIN147
io_intdqdin[148] <= hphy_inst.O_IOINTDQDIN148
io_intdqdin[149] <= hphy_inst.O_IOINTDQDIN149
io_intdqdin[150] <= hphy_inst.O_IOINTDQDIN150
io_intdqdin[151] <= hphy_inst.O_IOINTDQDIN151
io_intdqdin[152] <= hphy_inst.O_IOINTDQDIN152
io_intdqdin[153] <= hphy_inst.O_IOINTDQDIN153
io_intdqdin[154] <= hphy_inst.O_IOINTDQDIN154
io_intdqdin[155] <= hphy_inst.O_IOINTDQDIN155
io_intdqdin[156] <= hphy_inst.O_IOINTDQDIN156
io_intdqdin[157] <= hphy_inst.O_IOINTDQDIN157
io_intdqdin[158] <= hphy_inst.O_IOINTDQDIN158
io_intdqdin[159] <= hphy_inst.O_IOINTDQDIN159
io_intdqdin[160] <= hphy_inst.O_IOINTDQDIN160
io_intdqdin[161] <= hphy_inst.O_IOINTDQDIN161
io_intdqdin[162] <= hphy_inst.O_IOINTDQDIN162
io_intdqdin[163] <= hphy_inst.O_IOINTDQDIN163
io_intdqdin[164] <= hphy_inst.O_IOINTDQDIN164
io_intdqdin[165] <= hphy_inst.O_IOINTDQDIN165
io_intdqdin[166] <= hphy_inst.O_IOINTDQDIN166
io_intdqdin[167] <= hphy_inst.O_IOINTDQDIN167
io_intdqdin[168] <= hphy_inst.O_IOINTDQDIN168
io_intdqdin[169] <= hphy_inst.O_IOINTDQDIN169
io_intdqdin[170] <= hphy_inst.O_IOINTDQDIN170
io_intdqdin[171] <= hphy_inst.O_IOINTDQDIN171
io_intdqdin[172] <= hphy_inst.O_IOINTDQDIN172
io_intdqdin[173] <= hphy_inst.O_IOINTDQDIN173
io_intdqdin[174] <= hphy_inst.O_IOINTDQDIN174
io_intdqdin[175] <= hphy_inst.O_IOINTDQDIN175
io_intdqdin[176] <= hphy_inst.O_IOINTDQDIN176
io_intdqdin[177] <= hphy_inst.O_IOINTDQDIN177
io_intdqdin[178] <= hphy_inst.O_IOINTDQDIN178
io_intdqdin[179] <= hphy_inst.O_IOINTDQDIN179
io_intdqdout[0] => hphy_inst.I_IOINTDQDOUT
io_intdqdout[1] => hphy_inst.I_IOINTDQDOUT1
io_intdqdout[2] => hphy_inst.I_IOINTDQDOUT2
io_intdqdout[3] => hphy_inst.I_IOINTDQDOUT3
io_intdqdout[4] => hphy_inst.I_IOINTDQDOUT4
io_intdqdout[5] => hphy_inst.I_IOINTDQDOUT5
io_intdqdout[6] => hphy_inst.I_IOINTDQDOUT6
io_intdqdout[7] => hphy_inst.I_IOINTDQDOUT7
io_intdqdout[8] => hphy_inst.I_IOINTDQDOUT8
io_intdqdout[9] => hphy_inst.I_IOINTDQDOUT9
io_intdqdout[10] => hphy_inst.I_IOINTDQDOUT10
io_intdqdout[11] => hphy_inst.I_IOINTDQDOUT11
io_intdqdout[12] => hphy_inst.I_IOINTDQDOUT12
io_intdqdout[13] => hphy_inst.I_IOINTDQDOUT13
io_intdqdout[14] => hphy_inst.I_IOINTDQDOUT14
io_intdqdout[15] => hphy_inst.I_IOINTDQDOUT15
io_intdqdout[16] => hphy_inst.I_IOINTDQDOUT16
io_intdqdout[17] => hphy_inst.I_IOINTDQDOUT17
io_intdqdout[18] => hphy_inst.I_IOINTDQDOUT18
io_intdqdout[19] => hphy_inst.I_IOINTDQDOUT19
io_intdqdout[20] => hphy_inst.I_IOINTDQDOUT20
io_intdqdout[21] => hphy_inst.I_IOINTDQDOUT21
io_intdqdout[22] => hphy_inst.I_IOINTDQDOUT22
io_intdqdout[23] => hphy_inst.I_IOINTDQDOUT23
io_intdqdout[24] => hphy_inst.I_IOINTDQDOUT24
io_intdqdout[25] => hphy_inst.I_IOINTDQDOUT25
io_intdqdout[26] => hphy_inst.I_IOINTDQDOUT26
io_intdqdout[27] => hphy_inst.I_IOINTDQDOUT27
io_intdqdout[28] => hphy_inst.I_IOINTDQDOUT28
io_intdqdout[29] => hphy_inst.I_IOINTDQDOUT29
io_intdqdout[30] => hphy_inst.I_IOINTDQDOUT30
io_intdqdout[31] => hphy_inst.I_IOINTDQDOUT31
io_intdqdout[32] => hphy_inst.I_IOINTDQDOUT32
io_intdqdout[33] => hphy_inst.I_IOINTDQDOUT33
io_intdqdout[34] => hphy_inst.I_IOINTDQDOUT34
io_intdqdout[35] => hphy_inst.I_IOINTDQDOUT35
io_intdqdout[36] => hphy_inst.I_IOINTDQDOUT36
io_intdqdout[37] => hphy_inst.I_IOINTDQDOUT37
io_intdqdout[38] => hphy_inst.I_IOINTDQDOUT38
io_intdqdout[39] => hphy_inst.I_IOINTDQDOUT39
io_intdqdout[40] => hphy_inst.I_IOINTDQDOUT40
io_intdqdout[41] => hphy_inst.I_IOINTDQDOUT41
io_intdqdout[42] => hphy_inst.I_IOINTDQDOUT42
io_intdqdout[43] => hphy_inst.I_IOINTDQDOUT43
io_intdqdout[44] => hphy_inst.I_IOINTDQDOUT44
io_intdqdout[45] => hphy_inst.I_IOINTDQDOUT45
io_intdqdout[46] => hphy_inst.I_IOINTDQDOUT46
io_intdqdout[47] => hphy_inst.I_IOINTDQDOUT47
io_intdqdout[48] => hphy_inst.I_IOINTDQDOUT48
io_intdqdout[49] => hphy_inst.I_IOINTDQDOUT49
io_intdqdout[50] => hphy_inst.I_IOINTDQDOUT50
io_intdqdout[51] => hphy_inst.I_IOINTDQDOUT51
io_intdqdout[52] => hphy_inst.I_IOINTDQDOUT52
io_intdqdout[53] => hphy_inst.I_IOINTDQDOUT53
io_intdqdout[54] => hphy_inst.I_IOINTDQDOUT54
io_intdqdout[55] => hphy_inst.I_IOINTDQDOUT55
io_intdqdout[56] => hphy_inst.I_IOINTDQDOUT56
io_intdqdout[57] => hphy_inst.I_IOINTDQDOUT57
io_intdqdout[58] => hphy_inst.I_IOINTDQDOUT58
io_intdqdout[59] => hphy_inst.I_IOINTDQDOUT59
io_intdqdout[60] => hphy_inst.I_IOINTDQDOUT60
io_intdqdout[61] => hphy_inst.I_IOINTDQDOUT61
io_intdqdout[62] => hphy_inst.I_IOINTDQDOUT62
io_intdqdout[63] => hphy_inst.I_IOINTDQDOUT63
io_intdqdout[64] => hphy_inst.I_IOINTDQDOUT64
io_intdqdout[65] => hphy_inst.I_IOINTDQDOUT65
io_intdqdout[66] => hphy_inst.I_IOINTDQDOUT66
io_intdqdout[67] => hphy_inst.I_IOINTDQDOUT67
io_intdqdout[68] => hphy_inst.I_IOINTDQDOUT68
io_intdqdout[69] => hphy_inst.I_IOINTDQDOUT69
io_intdqdout[70] => hphy_inst.I_IOINTDQDOUT70
io_intdqdout[71] => hphy_inst.I_IOINTDQDOUT71
io_intdqdout[72] => hphy_inst.I_IOINTDQDOUT72
io_intdqdout[73] => hphy_inst.I_IOINTDQDOUT73
io_intdqdout[74] => hphy_inst.I_IOINTDQDOUT74
io_intdqdout[75] => hphy_inst.I_IOINTDQDOUT75
io_intdqdout[76] => hphy_inst.I_IOINTDQDOUT76
io_intdqdout[77] => hphy_inst.I_IOINTDQDOUT77
io_intdqdout[78] => hphy_inst.I_IOINTDQDOUT78
io_intdqdout[79] => hphy_inst.I_IOINTDQDOUT79
io_intdqdout[80] => hphy_inst.I_IOINTDQDOUT80
io_intdqdout[81] => hphy_inst.I_IOINTDQDOUT81
io_intdqdout[82] => hphy_inst.I_IOINTDQDOUT82
io_intdqdout[83] => hphy_inst.I_IOINTDQDOUT83
io_intdqdout[84] => hphy_inst.I_IOINTDQDOUT84
io_intdqdout[85] => hphy_inst.I_IOINTDQDOUT85
io_intdqdout[86] => hphy_inst.I_IOINTDQDOUT86
io_intdqdout[87] => hphy_inst.I_IOINTDQDOUT87
io_intdqdout[88] => hphy_inst.I_IOINTDQDOUT88
io_intdqdout[89] => hphy_inst.I_IOINTDQDOUT89
io_intdqdout[90] => hphy_inst.I_IOINTDQDOUT90
io_intdqdout[91] => hphy_inst.I_IOINTDQDOUT91
io_intdqdout[92] => hphy_inst.I_IOINTDQDOUT92
io_intdqdout[93] => hphy_inst.I_IOINTDQDOUT93
io_intdqdout[94] => hphy_inst.I_IOINTDQDOUT94
io_intdqdout[95] => hphy_inst.I_IOINTDQDOUT95
io_intdqdout[96] => hphy_inst.I_IOINTDQDOUT96
io_intdqdout[97] => hphy_inst.I_IOINTDQDOUT97
io_intdqdout[98] => hphy_inst.I_IOINTDQDOUT98
io_intdqdout[99] => hphy_inst.I_IOINTDQDOUT99
io_intdqdout[100] => hphy_inst.I_IOINTDQDOUT100
io_intdqdout[101] => hphy_inst.I_IOINTDQDOUT101
io_intdqdout[102] => hphy_inst.I_IOINTDQDOUT102
io_intdqdout[103] => hphy_inst.I_IOINTDQDOUT103
io_intdqdout[104] => hphy_inst.I_IOINTDQDOUT104
io_intdqdout[105] => hphy_inst.I_IOINTDQDOUT105
io_intdqdout[106] => hphy_inst.I_IOINTDQDOUT106
io_intdqdout[107] => hphy_inst.I_IOINTDQDOUT107
io_intdqdout[108] => hphy_inst.I_IOINTDQDOUT108
io_intdqdout[109] => hphy_inst.I_IOINTDQDOUT109
io_intdqdout[110] => hphy_inst.I_IOINTDQDOUT110
io_intdqdout[111] => hphy_inst.I_IOINTDQDOUT111
io_intdqdout[112] => hphy_inst.I_IOINTDQDOUT112
io_intdqdout[113] => hphy_inst.I_IOINTDQDOUT113
io_intdqdout[114] => hphy_inst.I_IOINTDQDOUT114
io_intdqdout[115] => hphy_inst.I_IOINTDQDOUT115
io_intdqdout[116] => hphy_inst.I_IOINTDQDOUT116
io_intdqdout[117] => hphy_inst.I_IOINTDQDOUT117
io_intdqdout[118] => hphy_inst.I_IOINTDQDOUT118
io_intdqdout[119] => hphy_inst.I_IOINTDQDOUT119
io_intdqdout[120] => hphy_inst.I_IOINTDQDOUT120
io_intdqdout[121] => hphy_inst.I_IOINTDQDOUT121
io_intdqdout[122] => hphy_inst.I_IOINTDQDOUT122
io_intdqdout[123] => hphy_inst.I_IOINTDQDOUT123
io_intdqdout[124] => hphy_inst.I_IOINTDQDOUT124
io_intdqdout[125] => hphy_inst.I_IOINTDQDOUT125
io_intdqdout[126] => hphy_inst.I_IOINTDQDOUT126
io_intdqdout[127] => hphy_inst.I_IOINTDQDOUT127
io_intdqdout[128] => hphy_inst.I_IOINTDQDOUT128
io_intdqdout[129] => hphy_inst.I_IOINTDQDOUT129
io_intdqdout[130] => hphy_inst.I_IOINTDQDOUT130
io_intdqdout[131] => hphy_inst.I_IOINTDQDOUT131
io_intdqdout[132] => hphy_inst.I_IOINTDQDOUT132
io_intdqdout[133] => hphy_inst.I_IOINTDQDOUT133
io_intdqdout[134] => hphy_inst.I_IOINTDQDOUT134
io_intdqdout[135] => hphy_inst.I_IOINTDQDOUT135
io_intdqdout[136] => hphy_inst.I_IOINTDQDOUT136
io_intdqdout[137] => hphy_inst.I_IOINTDQDOUT137
io_intdqdout[138] => hphy_inst.I_IOINTDQDOUT138
io_intdqdout[139] => hphy_inst.I_IOINTDQDOUT139
io_intdqdout[140] => hphy_inst.I_IOINTDQDOUT140
io_intdqdout[141] => hphy_inst.I_IOINTDQDOUT141
io_intdqdout[142] => hphy_inst.I_IOINTDQDOUT142
io_intdqdout[143] => hphy_inst.I_IOINTDQDOUT143
io_intdqdout[144] => hphy_inst.I_IOINTDQDOUT144
io_intdqdout[145] => hphy_inst.I_IOINTDQDOUT145
io_intdqdout[146] => hphy_inst.I_IOINTDQDOUT146
io_intdqdout[147] => hphy_inst.I_IOINTDQDOUT147
io_intdqdout[148] => hphy_inst.I_IOINTDQDOUT148
io_intdqdout[149] => hphy_inst.I_IOINTDQDOUT149
io_intdqdout[150] => hphy_inst.I_IOINTDQDOUT150
io_intdqdout[151] => hphy_inst.I_IOINTDQDOUT151
io_intdqdout[152] => hphy_inst.I_IOINTDQDOUT152
io_intdqdout[153] => hphy_inst.I_IOINTDQDOUT153
io_intdqdout[154] => hphy_inst.I_IOINTDQDOUT154
io_intdqdout[155] => hphy_inst.I_IOINTDQDOUT155
io_intdqdout[156] => hphy_inst.I_IOINTDQDOUT156
io_intdqdout[157] => hphy_inst.I_IOINTDQDOUT157
io_intdqdout[158] => hphy_inst.I_IOINTDQDOUT158
io_intdqdout[159] => hphy_inst.I_IOINTDQDOUT159
io_intdqdout[160] => hphy_inst.I_IOINTDQDOUT160
io_intdqdout[161] => hphy_inst.I_IOINTDQDOUT161
io_intdqdout[162] => hphy_inst.I_IOINTDQDOUT162
io_intdqdout[163] => hphy_inst.I_IOINTDQDOUT163
io_intdqdout[164] => hphy_inst.I_IOINTDQDOUT164
io_intdqdout[165] => hphy_inst.I_IOINTDQDOUT165
io_intdqdout[166] => hphy_inst.I_IOINTDQDOUT166
io_intdqdout[167] => hphy_inst.I_IOINTDQDOUT167
io_intdqdout[168] => hphy_inst.I_IOINTDQDOUT168
io_intdqdout[169] => hphy_inst.I_IOINTDQDOUT169
io_intdqdout[170] => hphy_inst.I_IOINTDQDOUT170
io_intdqdout[171] => hphy_inst.I_IOINTDQDOUT171
io_intdqdout[172] => hphy_inst.I_IOINTDQDOUT172
io_intdqdout[173] => hphy_inst.I_IOINTDQDOUT173
io_intdqdout[174] => hphy_inst.I_IOINTDQDOUT174
io_intdqdout[175] => hphy_inst.I_IOINTDQDOUT175
io_intdqdout[176] => hphy_inst.I_IOINTDQDOUT176
io_intdqdout[177] => hphy_inst.I_IOINTDQDOUT177
io_intdqdout[178] => hphy_inst.I_IOINTDQDOUT178
io_intdqdout[179] => hphy_inst.I_IOINTDQDOUT179
io_intdqoe[0] => hphy_inst.I_IOINTDQOE
io_intdqoe[1] => hphy_inst.I_IOINTDQOE1
io_intdqoe[2] => hphy_inst.I_IOINTDQOE2
io_intdqoe[3] => hphy_inst.I_IOINTDQOE3
io_intdqoe[4] => hphy_inst.I_IOINTDQOE4
io_intdqoe[5] => hphy_inst.I_IOINTDQOE5
io_intdqoe[6] => hphy_inst.I_IOINTDQOE6
io_intdqoe[7] => hphy_inst.I_IOINTDQOE7
io_intdqoe[8] => hphy_inst.I_IOINTDQOE8
io_intdqoe[9] => hphy_inst.I_IOINTDQOE9
io_intdqoe[10] => hphy_inst.I_IOINTDQOE10
io_intdqoe[11] => hphy_inst.I_IOINTDQOE11
io_intdqoe[12] => hphy_inst.I_IOINTDQOE12
io_intdqoe[13] => hphy_inst.I_IOINTDQOE13
io_intdqoe[14] => hphy_inst.I_IOINTDQOE14
io_intdqoe[15] => hphy_inst.I_IOINTDQOE15
io_intdqoe[16] => hphy_inst.I_IOINTDQOE16
io_intdqoe[17] => hphy_inst.I_IOINTDQOE17
io_intdqoe[18] => hphy_inst.I_IOINTDQOE18
io_intdqoe[19] => hphy_inst.I_IOINTDQOE19
io_intdqoe[20] => hphy_inst.I_IOINTDQOE20
io_intdqoe[21] => hphy_inst.I_IOINTDQOE21
io_intdqoe[22] => hphy_inst.I_IOINTDQOE22
io_intdqoe[23] => hphy_inst.I_IOINTDQOE23
io_intdqoe[24] => hphy_inst.I_IOINTDQOE24
io_intdqoe[25] => hphy_inst.I_IOINTDQOE25
io_intdqoe[26] => hphy_inst.I_IOINTDQOE26
io_intdqoe[27] => hphy_inst.I_IOINTDQOE27
io_intdqoe[28] => hphy_inst.I_IOINTDQOE28
io_intdqoe[29] => hphy_inst.I_IOINTDQOE29
io_intdqoe[30] => hphy_inst.I_IOINTDQOE30
io_intdqoe[31] => hphy_inst.I_IOINTDQOE31
io_intdqoe[32] => hphy_inst.I_IOINTDQOE32
io_intdqoe[33] => hphy_inst.I_IOINTDQOE33
io_intdqoe[34] => hphy_inst.I_IOINTDQOE34
io_intdqoe[35] => hphy_inst.I_IOINTDQOE35
io_intdqoe[36] => hphy_inst.I_IOINTDQOE36
io_intdqoe[37] => hphy_inst.I_IOINTDQOE37
io_intdqoe[38] => hphy_inst.I_IOINTDQOE38
io_intdqoe[39] => hphy_inst.I_IOINTDQOE39
io_intdqoe[40] => hphy_inst.I_IOINTDQOE40
io_intdqoe[41] => hphy_inst.I_IOINTDQOE41
io_intdqoe[42] => hphy_inst.I_IOINTDQOE42
io_intdqoe[43] => hphy_inst.I_IOINTDQOE43
io_intdqoe[44] => hphy_inst.I_IOINTDQOE44
io_intdqoe[45] => hphy_inst.I_IOINTDQOE45
io_intdqoe[46] => hphy_inst.I_IOINTDQOE46
io_intdqoe[47] => hphy_inst.I_IOINTDQOE47
io_intdqoe[48] => hphy_inst.I_IOINTDQOE48
io_intdqoe[49] => hphy_inst.I_IOINTDQOE49
io_intdqoe[50] => hphy_inst.I_IOINTDQOE50
io_intdqoe[51] => hphy_inst.I_IOINTDQOE51
io_intdqoe[52] => hphy_inst.I_IOINTDQOE52
io_intdqoe[53] => hphy_inst.I_IOINTDQOE53
io_intdqoe[54] => hphy_inst.I_IOINTDQOE54
io_intdqoe[55] => hphy_inst.I_IOINTDQOE55
io_intdqoe[56] => hphy_inst.I_IOINTDQOE56
io_intdqoe[57] => hphy_inst.I_IOINTDQOE57
io_intdqoe[58] => hphy_inst.I_IOINTDQOE58
io_intdqoe[59] => hphy_inst.I_IOINTDQOE59
io_intdqoe[60] => hphy_inst.I_IOINTDQOE60
io_intdqoe[61] => hphy_inst.I_IOINTDQOE61
io_intdqoe[62] => hphy_inst.I_IOINTDQOE62
io_intdqoe[63] => hphy_inst.I_IOINTDQOE63
io_intdqoe[64] => hphy_inst.I_IOINTDQOE64
io_intdqoe[65] => hphy_inst.I_IOINTDQOE65
io_intdqoe[66] => hphy_inst.I_IOINTDQOE66
io_intdqoe[67] => hphy_inst.I_IOINTDQOE67
io_intdqoe[68] => hphy_inst.I_IOINTDQOE68
io_intdqoe[69] => hphy_inst.I_IOINTDQOE69
io_intdqoe[70] => hphy_inst.I_IOINTDQOE70
io_intdqoe[71] => hphy_inst.I_IOINTDQOE71
io_intdqoe[72] => hphy_inst.I_IOINTDQOE72
io_intdqoe[73] => hphy_inst.I_IOINTDQOE73
io_intdqoe[74] => hphy_inst.I_IOINTDQOE74
io_intdqoe[75] => hphy_inst.I_IOINTDQOE75
io_intdqoe[76] => hphy_inst.I_IOINTDQOE76
io_intdqoe[77] => hphy_inst.I_IOINTDQOE77
io_intdqoe[78] => hphy_inst.I_IOINTDQOE78
io_intdqoe[79] => hphy_inst.I_IOINTDQOE79
io_intdqoe[80] => hphy_inst.I_IOINTDQOE80
io_intdqoe[81] => hphy_inst.I_IOINTDQOE81
io_intdqoe[82] => hphy_inst.I_IOINTDQOE82
io_intdqoe[83] => hphy_inst.I_IOINTDQOE83
io_intdqoe[84] => hphy_inst.I_IOINTDQOE84
io_intdqoe[85] => hphy_inst.I_IOINTDQOE85
io_intdqoe[86] => hphy_inst.I_IOINTDQOE86
io_intdqoe[87] => hphy_inst.I_IOINTDQOE87
io_intdqoe[88] => hphy_inst.I_IOINTDQOE88
io_intdqoe[89] => hphy_inst.I_IOINTDQOE89
io_intdqsbdout[0] => hphy_inst.I_IOINTDQSBDOUT
io_intdqsbdout[1] => hphy_inst.I_IOINTDQSBDOUT1
io_intdqsbdout[2] => hphy_inst.I_IOINTDQSBDOUT2
io_intdqsbdout[3] => hphy_inst.I_IOINTDQSBDOUT3
io_intdqsbdout[4] => hphy_inst.I_IOINTDQSBDOUT4
io_intdqsbdout[5] => hphy_inst.I_IOINTDQSBDOUT5
io_intdqsbdout[6] => hphy_inst.I_IOINTDQSBDOUT6
io_intdqsbdout[7] => hphy_inst.I_IOINTDQSBDOUT7
io_intdqsbdout[8] => hphy_inst.I_IOINTDQSBDOUT8
io_intdqsbdout[9] => hphy_inst.I_IOINTDQSBDOUT9
io_intdqsbdout[10] => hphy_inst.I_IOINTDQSBDOUT10
io_intdqsbdout[11] => hphy_inst.I_IOINTDQSBDOUT11
io_intdqsbdout[12] => hphy_inst.I_IOINTDQSBDOUT12
io_intdqsbdout[13] => hphy_inst.I_IOINTDQSBDOUT13
io_intdqsbdout[14] => hphy_inst.I_IOINTDQSBDOUT14
io_intdqsbdout[15] => hphy_inst.I_IOINTDQSBDOUT15
io_intdqsbdout[16] => hphy_inst.I_IOINTDQSBDOUT16
io_intdqsbdout[17] => hphy_inst.I_IOINTDQSBDOUT17
io_intdqsbdout[18] => hphy_inst.I_IOINTDQSBDOUT18
io_intdqsbdout[19] => hphy_inst.I_IOINTDQSBDOUT19
io_intdqsboe[0] => hphy_inst.I_IOINTDQSBOE
io_intdqsboe[1] => hphy_inst.I_IOINTDQSBOE1
io_intdqsboe[2] => hphy_inst.I_IOINTDQSBOE2
io_intdqsboe[3] => hphy_inst.I_IOINTDQSBOE3
io_intdqsboe[4] => hphy_inst.I_IOINTDQSBOE4
io_intdqsboe[5] => hphy_inst.I_IOINTDQSBOE5
io_intdqsboe[6] => hphy_inst.I_IOINTDQSBOE6
io_intdqsboe[7] => hphy_inst.I_IOINTDQSBOE7
io_intdqsboe[8] => hphy_inst.I_IOINTDQSBOE8
io_intdqsboe[9] => hphy_inst.I_IOINTDQSBOE9
io_intdqsdout[0] => hphy_inst.I_IOINTDQSDOUT
io_intdqsdout[1] => hphy_inst.I_IOINTDQSDOUT1
io_intdqsdout[2] => hphy_inst.I_IOINTDQSDOUT2
io_intdqsdout[3] => hphy_inst.I_IOINTDQSDOUT3
io_intdqsdout[4] => hphy_inst.I_IOINTDQSDOUT4
io_intdqsdout[5] => hphy_inst.I_IOINTDQSDOUT5
io_intdqsdout[6] => hphy_inst.I_IOINTDQSDOUT6
io_intdqsdout[7] => hphy_inst.I_IOINTDQSDOUT7
io_intdqsdout[8] => hphy_inst.I_IOINTDQSDOUT8
io_intdqsdout[9] => hphy_inst.I_IOINTDQSDOUT9
io_intdqsdout[10] => hphy_inst.I_IOINTDQSDOUT10
io_intdqsdout[11] => hphy_inst.I_IOINTDQSDOUT11
io_intdqsdout[12] => hphy_inst.I_IOINTDQSDOUT12
io_intdqsdout[13] => hphy_inst.I_IOINTDQSDOUT13
io_intdqsdout[14] => hphy_inst.I_IOINTDQSDOUT14
io_intdqsdout[15] => hphy_inst.I_IOINTDQSDOUT15
io_intdqsdout[16] => hphy_inst.I_IOINTDQSDOUT16
io_intdqsdout[17] => hphy_inst.I_IOINTDQSDOUT17
io_intdqsdout[18] => hphy_inst.I_IOINTDQSDOUT18
io_intdqsdout[19] => hphy_inst.I_IOINTDQSDOUT19
io_intdqslogicdqsena[0] => hphy_inst.I_IOINTDQSLOGICDQSENA
io_intdqslogicdqsena[1] => hphy_inst.I_IOINTDQSLOGICDQSENA1
io_intdqslogicdqsena[2] => hphy_inst.I_IOINTDQSLOGICDQSENA2
io_intdqslogicdqsena[3] => hphy_inst.I_IOINTDQSLOGICDQSENA3
io_intdqslogicdqsena[4] => hphy_inst.I_IOINTDQSLOGICDQSENA4
io_intdqslogicdqsena[5] => hphy_inst.I_IOINTDQSLOGICDQSENA5
io_intdqslogicdqsena[6] => hphy_inst.I_IOINTDQSLOGICDQSENA6
io_intdqslogicdqsena[7] => hphy_inst.I_IOINTDQSLOGICDQSENA7
io_intdqslogicdqsena[8] => hphy_inst.I_IOINTDQSLOGICDQSENA8
io_intdqslogicdqsena[9] => hphy_inst.I_IOINTDQSLOGICDQSENA9
io_intdqslogicfiforeset[0] => hphy_inst.I_IOINTDQSLOGICFIFORESET
io_intdqslogicfiforeset[1] => hphy_inst.I_IOINTDQSLOGICFIFORESET1
io_intdqslogicfiforeset[2] => hphy_inst.I_IOINTDQSLOGICFIFORESET2
io_intdqslogicfiforeset[3] => hphy_inst.I_IOINTDQSLOGICFIFORESET3
io_intdqslogicfiforeset[4] => hphy_inst.I_IOINTDQSLOGICFIFORESET4
io_intdqslogicincrdataen[0] => hphy_inst.I_IOINTDQSLOGICINCRDATAEN
io_intdqslogicincrdataen[1] => hphy_inst.I_IOINTDQSLOGICINCRDATAEN1
io_intdqslogicincrdataen[2] => hphy_inst.I_IOINTDQSLOGICINCRDATAEN2
io_intdqslogicincrdataen[3] => hphy_inst.I_IOINTDQSLOGICINCRDATAEN3
io_intdqslogicincrdataen[4] => hphy_inst.I_IOINTDQSLOGICINCRDATAEN4
io_intdqslogicincrdataen[5] => hphy_inst.I_IOINTDQSLOGICINCRDATAEN5
io_intdqslogicincrdataen[6] => hphy_inst.I_IOINTDQSLOGICINCRDATAEN6
io_intdqslogicincrdataen[7] => hphy_inst.I_IOINTDQSLOGICINCRDATAEN7
io_intdqslogicincrdataen[8] => hphy_inst.I_IOINTDQSLOGICINCRDATAEN8
io_intdqslogicincrdataen[9] => hphy_inst.I_IOINTDQSLOGICINCRDATAEN9
io_intdqslogicincwrptr[0] => hphy_inst.I_IOINTDQSLOGICINCWRPTR
io_intdqslogicincwrptr[1] => hphy_inst.I_IOINTDQSLOGICINCWRPTR1
io_intdqslogicincwrptr[2] => hphy_inst.I_IOINTDQSLOGICINCWRPTR2
io_intdqslogicincwrptr[3] => hphy_inst.I_IOINTDQSLOGICINCWRPTR3
io_intdqslogicincwrptr[4] => hphy_inst.I_IOINTDQSLOGICINCWRPTR4
io_intdqslogicincwrptr[5] => hphy_inst.I_IOINTDQSLOGICINCWRPTR5
io_intdqslogicincwrptr[6] => hphy_inst.I_IOINTDQSLOGICINCWRPTR6
io_intdqslogicincwrptr[7] => hphy_inst.I_IOINTDQSLOGICINCWRPTR7
io_intdqslogicincwrptr[8] => hphy_inst.I_IOINTDQSLOGICINCWRPTR8
io_intdqslogicincwrptr[9] => hphy_inst.I_IOINTDQSLOGICINCWRPTR9
io_intdqslogicoct[0] => hphy_inst.I_IOINTDQSLOGICOCT
io_intdqslogicoct[1] => hphy_inst.I_IOINTDQSLOGICOCT1
io_intdqslogicoct[2] => hphy_inst.I_IOINTDQSLOGICOCT2
io_intdqslogicoct[3] => hphy_inst.I_IOINTDQSLOGICOCT3
io_intdqslogicoct[4] => hphy_inst.I_IOINTDQSLOGICOCT4
io_intdqslogicoct[5] => hphy_inst.I_IOINTDQSLOGICOCT5
io_intdqslogicoct[6] => hphy_inst.I_IOINTDQSLOGICOCT6
io_intdqslogicoct[7] => hphy_inst.I_IOINTDQSLOGICOCT7
io_intdqslogicoct[8] => hphy_inst.I_IOINTDQSLOGICOCT8
io_intdqslogicoct[9] => hphy_inst.I_IOINTDQSLOGICOCT9
io_intdqslogicrdatavalid[0] <= hphy_inst.O_IOINTDQSLOGICRDATAVALID
io_intdqslogicrdatavalid[1] <= hphy_inst.O_IOINTDQSLOGICRDATAVALID1
io_intdqslogicrdatavalid[2] <= hphy_inst.O_IOINTDQSLOGICRDATAVALID2
io_intdqslogicrdatavalid[3] <= hphy_inst.O_IOINTDQSLOGICRDATAVALID3
io_intdqslogicrdatavalid[4] <= hphy_inst.O_IOINTDQSLOGICRDATAVALID4
io_intdqslogicreadlatency[0] => hphy_inst.I_IOINTDQSLOGICREADLATENCY
io_intdqslogicreadlatency[1] => hphy_inst.I_IOINTDQSLOGICREADLATENCY1
io_intdqslogicreadlatency[2] => hphy_inst.I_IOINTDQSLOGICREADLATENCY2
io_intdqslogicreadlatency[3] => hphy_inst.I_IOINTDQSLOGICREADLATENCY3
io_intdqslogicreadlatency[4] => hphy_inst.I_IOINTDQSLOGICREADLATENCY4
io_intdqslogicreadlatency[5] => hphy_inst.I_IOINTDQSLOGICREADLATENCY5
io_intdqslogicreadlatency[6] => hphy_inst.I_IOINTDQSLOGICREADLATENCY6
io_intdqslogicreadlatency[7] => hphy_inst.I_IOINTDQSLOGICREADLATENCY7
io_intdqslogicreadlatency[8] => hphy_inst.I_IOINTDQSLOGICREADLATENCY8
io_intdqslogicreadlatency[9] => hphy_inst.I_IOINTDQSLOGICREADLATENCY9
io_intdqslogicreadlatency[10] => hphy_inst.I_IOINTDQSLOGICREADLATENCY10
io_intdqslogicreadlatency[11] => hphy_inst.I_IOINTDQSLOGICREADLATENCY11
io_intdqslogicreadlatency[12] => hphy_inst.I_IOINTDQSLOGICREADLATENCY12
io_intdqslogicreadlatency[13] => hphy_inst.I_IOINTDQSLOGICREADLATENCY13
io_intdqslogicreadlatency[14] => hphy_inst.I_IOINTDQSLOGICREADLATENCY14
io_intdqslogicreadlatency[15] => hphy_inst.I_IOINTDQSLOGICREADLATENCY15
io_intdqslogicreadlatency[16] => hphy_inst.I_IOINTDQSLOGICREADLATENCY16
io_intdqslogicreadlatency[17] => hphy_inst.I_IOINTDQSLOGICREADLATENCY17
io_intdqslogicreadlatency[18] => hphy_inst.I_IOINTDQSLOGICREADLATENCY18
io_intdqslogicreadlatency[19] => hphy_inst.I_IOINTDQSLOGICREADLATENCY19
io_intdqslogicreadlatency[20] => hphy_inst.I_IOINTDQSLOGICREADLATENCY20
io_intdqslogicreadlatency[21] => hphy_inst.I_IOINTDQSLOGICREADLATENCY21
io_intdqslogicreadlatency[22] => hphy_inst.I_IOINTDQSLOGICREADLATENCY22
io_intdqslogicreadlatency[23] => hphy_inst.I_IOINTDQSLOGICREADLATENCY23
io_intdqslogicreadlatency[24] => hphy_inst.I_IOINTDQSLOGICREADLATENCY24
io_intdqsoe[0] => hphy_inst.I_IOINTDQSOE
io_intdqsoe[1] => hphy_inst.I_IOINTDQSOE1
io_intdqsoe[2] => hphy_inst.I_IOINTDQSOE2
io_intdqsoe[3] => hphy_inst.I_IOINTDQSOE3
io_intdqsoe[4] => hphy_inst.I_IOINTDQSOE4
io_intdqsoe[5] => hphy_inst.I_IOINTDQSOE5
io_intdqsoe[6] => hphy_inst.I_IOINTDQSOE6
io_intdqsoe[7] => hphy_inst.I_IOINTDQSOE7
io_intdqsoe[8] => hphy_inst.I_IOINTDQSOE8
io_intdqsoe[9] => hphy_inst.I_IOINTDQSOE9
io_intodtdout[0] => hphy_inst.I_IOINTODTDOUT
io_intodtdout[1] => hphy_inst.I_IOINTODTDOUT1
io_intodtdout[2] => hphy_inst.I_IOINTODTDOUT2
io_intodtdout[3] => hphy_inst.I_IOINTODTDOUT3
io_intodtdout[4] => hphy_inst.I_IOINTODTDOUT4
io_intodtdout[5] => hphy_inst.I_IOINTODTDOUT5
io_intodtdout[6] => hphy_inst.I_IOINTODTDOUT6
io_intodtdout[7] => hphy_inst.I_IOINTODTDOUT7
io_intrasndout[0] => hphy_inst.I_IOINTRASNDOUT
io_intrasndout[1] => hphy_inst.I_IOINTRASNDOUT1
io_intrasndout[2] => hphy_inst.I_IOINTRASNDOUT2
io_intrasndout[3] => hphy_inst.I_IOINTRASNDOUT3
io_intresetndout[0] => hphy_inst.I_IOINTRESETNDOUT
io_intresetndout[1] => hphy_inst.I_IOINTRESETNDOUT1
io_intresetndout[2] => hphy_inst.I_IOINTRESETNDOUT2
io_intresetndout[3] => hphy_inst.I_IOINTRESETNDOUT3
io_intwendout[0] => hphy_inst.I_IOINTWENDOUT
io_intwendout[1] => hphy_inst.I_IOINTWENDOUT1
io_intwendout[2] => hphy_inst.I_IOINTWENDOUT2
io_intwendout[3] => hphy_inst.I_IOINTWENDOUT3
io_intafirlat[0] <= hphy_inst.O_IOINTAFIRLAT
io_intafirlat[1] <= hphy_inst.O_IOINTAFIRLAT1
io_intafirlat[2] <= hphy_inst.O_IOINTAFIRLAT2
io_intafirlat[3] <= hphy_inst.O_IOINTAFIRLAT3
io_intafirlat[4] <= hphy_inst.O_IOINTAFIRLAT4
io_intafiwlat[0] <= hphy_inst.O_IOINTAFIWLAT
io_intafiwlat[1] <= hphy_inst.O_IOINTAFIWLAT1
io_intafiwlat[2] <= hphy_inst.O_IOINTAFIWLAT2
io_intafiwlat[3] <= hphy_inst.O_IOINTAFIWLAT3
io_intaficalfail <= hphy_inst.O_IOINTAFICALFAIL
io_intaficalsuccess <= hphy_inst.O_IOINTAFICALSUCCESS
mem_a[0] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[1] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[2] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[3] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[4] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[5] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[6] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[7] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[8] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[9] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[10] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[11] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[12] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[13] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[14] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_ba[0] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_bank
mem_ba[1] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_bank
mem_ba[2] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_bank
mem_cs_n[0] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_cs_n
mem_cke[0] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_cke
mem_odt[0] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_odt
mem_we_n[0] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_we_n
mem_ras_n[0] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_ras_n
mem_cas_n[0] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_cas_n
mem_reset_n <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_reset_n
mem_dq[0] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[1] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[2] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[3] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[4] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[5] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[6] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[7] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[8] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[9] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[10] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[11] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[12] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[13] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[14] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[15] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[16] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[17] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[18] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[19] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[20] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[21] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[22] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[23] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[24] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[25] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[26] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[27] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[28] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[29] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[30] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[31] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dm[0] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dm
mem_dm[1] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dm
mem_dm[2] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dm
mem_dm[3] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dm
mem_ck[0] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_ck
mem_ck_n[0] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_ck_n
mem_dqs[0] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.mem_dqs
mem_dqs[1] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.mem_dqs
mem_dqs[2] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.mem_dqs
mem_dqs[3] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.mem_dqs
mem_dqs_n[0] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.mem_dqs_n
mem_dqs_n[1] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.mem_dqs_n
mem_dqs_n[2] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.mem_dqs_n
mem_dqs_n[3] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.mem_dqs_n
reset_n_scc_clk <= global_reset_n.DB_MAX_OUTPUT_PORT_TYPE
reset_n_avl_clk <= global_reset_n.DB_MAX_OUTPUT_PORT_TYPE
scc_data => scc_data.IN1
scc_dqs_ena[0] => scc_dqs_ena[0].IN1
scc_dqs_ena[1] => scc_dqs_ena[1].IN1
scc_dqs_ena[2] => scc_dqs_ena[2].IN1
scc_dqs_ena[3] => scc_dqs_ena[3].IN1
scc_dqs_io_ena[0] => scc_dqs_io_ena[0].IN1
scc_dqs_io_ena[1] => scc_dqs_io_ena[1].IN1
scc_dqs_io_ena[2] => scc_dqs_io_ena[2].IN1
scc_dqs_io_ena[3] => scc_dqs_io_ena[3].IN1
scc_dq_ena[0] => scc_dq_ena[0].IN1
scc_dq_ena[1] => scc_dq_ena[1].IN1
scc_dq_ena[2] => scc_dq_ena[2].IN1
scc_dq_ena[3] => scc_dq_ena[3].IN1
scc_dq_ena[4] => scc_dq_ena[4].IN1
scc_dq_ena[5] => scc_dq_ena[5].IN1
scc_dq_ena[6] => scc_dq_ena[6].IN1
scc_dq_ena[7] => scc_dq_ena[7].IN1
scc_dq_ena[8] => scc_dq_ena[8].IN1
scc_dq_ena[9] => scc_dq_ena[9].IN1
scc_dq_ena[10] => scc_dq_ena[10].IN1
scc_dq_ena[11] => scc_dq_ena[11].IN1
scc_dq_ena[12] => scc_dq_ena[12].IN1
scc_dq_ena[13] => scc_dq_ena[13].IN1
scc_dq_ena[14] => scc_dq_ena[14].IN1
scc_dq_ena[15] => scc_dq_ena[15].IN1
scc_dq_ena[16] => scc_dq_ena[16].IN1
scc_dq_ena[17] => scc_dq_ena[17].IN1
scc_dq_ena[18] => scc_dq_ena[18].IN1
scc_dq_ena[19] => scc_dq_ena[19].IN1
scc_dq_ena[20] => scc_dq_ena[20].IN1
scc_dq_ena[21] => scc_dq_ena[21].IN1
scc_dq_ena[22] => scc_dq_ena[22].IN1
scc_dq_ena[23] => scc_dq_ena[23].IN1
scc_dq_ena[24] => scc_dq_ena[24].IN1
scc_dq_ena[25] => scc_dq_ena[25].IN1
scc_dq_ena[26] => scc_dq_ena[26].IN1
scc_dq_ena[27] => scc_dq_ena[27].IN1
scc_dq_ena[28] => scc_dq_ena[28].IN1
scc_dq_ena[29] => scc_dq_ena[29].IN1
scc_dq_ena[30] => scc_dq_ena[30].IN1
scc_dq_ena[31] => scc_dq_ena[31].IN1
scc_dm_ena[0] => scc_dm_ena[0].IN1
scc_dm_ena[1] => scc_dm_ena[1].IN1
scc_dm_ena[2] => scc_dm_ena[2].IN1
scc_dm_ena[3] => scc_dm_ena[3].IN1
scc_upd[0] => scc_upd[0].IN1
capture_strobe_tracking[0] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.capture_strobe_tracking
capture_strobe_tracking[1] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.capture_strobe_tracking
capture_strobe_tracking[2] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.capture_strobe_tracking
capture_strobe_tracking[3] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.capture_strobe_tracking
phy_clk <= seq_clk.DB_MAX_OUTPUT_PORT_TYPE
ctl_clk <= hps_sdram_p0_acv_ldc:memphy_ldc.afi_clk
phy_reset_n <= phy_reset_n.DB_MAX_OUTPUT_PORT_TYPE
pll_afi_clk => pll_afi_clk.IN1
pll_afi_half_clk => ~NO_FANOUT~
pll_addr_cmd_clk => ~NO_FANOUT~
pll_mem_clk => pll_mem_clk.IN1
pll_mem_phy_clk => pll_mem_phy_clk.IN2
pll_afi_phy_clk => pll_afi_phy_clk.IN1
pll_avl_phy_clk => pll_avl_phy_clk.IN2
pll_write_clk => pll_write_clk.IN2
pll_write_clk_pre_phy_clk => dll_clk.DATAIN
pll_dqs_ena_clk => pll_dqs_ena_clk.IN1
seq_clk => phy_clk.DATAIN
pll_avl_clk => pll_avl_clk.IN1
pll_config_clk => pll_config_clk.IN1
dll_clk <= pll_write_clk_pre_phy_clk.DB_MAX_OUTPUT_PORT_TYPE
dll_pll_locked <= pll_locked.DB_MAX_OUTPUT_PORT_TYPE
dll_phy_delayctrl[0] => dll_phy_delayctrl[0].IN2
dll_phy_delayctrl[1] => dll_phy_delayctrl[1].IN2
dll_phy_delayctrl[2] => dll_phy_delayctrl[2].IN2
dll_phy_delayctrl[3] => dll_phy_delayctrl[3].IN2
dll_phy_delayctrl[4] => dll_phy_delayctrl[4].IN2
dll_phy_delayctrl[5] => dll_phy_delayctrl[5].IN2
dll_phy_delayctrl[6] => dll_phy_delayctrl[6].IN2


|ghrd_top|soc_system:soc_system_0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|ghrd_top|soc_system:soc_system_0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads
reset_n_addr_cmd_clk => reset_n_addr_cmd_clk.IN1
reset_n_afi_clk => reset_n_core_clk.IN5
oct_ctl_rs_value[0] => oct_ctl_rs_value[0].IN4
oct_ctl_rs_value[1] => oct_ctl_rs_value[1].IN4
oct_ctl_rs_value[2] => oct_ctl_rs_value[2].IN4
oct_ctl_rs_value[3] => oct_ctl_rs_value[3].IN4
oct_ctl_rs_value[4] => oct_ctl_rs_value[4].IN4
oct_ctl_rs_value[5] => oct_ctl_rs_value[5].IN4
oct_ctl_rs_value[6] => oct_ctl_rs_value[6].IN4
oct_ctl_rs_value[7] => oct_ctl_rs_value[7].IN4
oct_ctl_rs_value[8] => oct_ctl_rs_value[8].IN4
oct_ctl_rs_value[9] => oct_ctl_rs_value[9].IN4
oct_ctl_rs_value[10] => oct_ctl_rs_value[10].IN4
oct_ctl_rs_value[11] => oct_ctl_rs_value[11].IN4
oct_ctl_rs_value[12] => oct_ctl_rs_value[12].IN4
oct_ctl_rs_value[13] => oct_ctl_rs_value[13].IN4
oct_ctl_rs_value[14] => oct_ctl_rs_value[14].IN4
oct_ctl_rs_value[15] => oct_ctl_rs_value[15].IN4
oct_ctl_rt_value[0] => oct_ctl_rt_value[0].IN4
oct_ctl_rt_value[1] => oct_ctl_rt_value[1].IN4
oct_ctl_rt_value[2] => oct_ctl_rt_value[2].IN4
oct_ctl_rt_value[3] => oct_ctl_rt_value[3].IN4
oct_ctl_rt_value[4] => oct_ctl_rt_value[4].IN4
oct_ctl_rt_value[5] => oct_ctl_rt_value[5].IN4
oct_ctl_rt_value[6] => oct_ctl_rt_value[6].IN4
oct_ctl_rt_value[7] => oct_ctl_rt_value[7].IN4
oct_ctl_rt_value[8] => oct_ctl_rt_value[8].IN4
oct_ctl_rt_value[9] => oct_ctl_rt_value[9].IN4
oct_ctl_rt_value[10] => oct_ctl_rt_value[10].IN4
oct_ctl_rt_value[11] => oct_ctl_rt_value[11].IN4
oct_ctl_rt_value[12] => oct_ctl_rt_value[12].IN4
oct_ctl_rt_value[13] => oct_ctl_rt_value[13].IN4
oct_ctl_rt_value[14] => oct_ctl_rt_value[14].IN4
oct_ctl_rt_value[15] => oct_ctl_rt_value[15].IN4
phy_ddio_address[0] => phy_ddio_address[0].IN1
phy_ddio_address[1] => phy_ddio_address[1].IN1
phy_ddio_address[2] => phy_ddio_address[2].IN1
phy_ddio_address[3] => phy_ddio_address[3].IN1
phy_ddio_address[4] => phy_ddio_address[4].IN1
phy_ddio_address[5] => phy_ddio_address[5].IN1
phy_ddio_address[6] => phy_ddio_address[6].IN1
phy_ddio_address[7] => phy_ddio_address[7].IN1
phy_ddio_address[8] => phy_ddio_address[8].IN1
phy_ddio_address[9] => phy_ddio_address[9].IN1
phy_ddio_address[10] => phy_ddio_address[10].IN1
phy_ddio_address[11] => phy_ddio_address[11].IN1
phy_ddio_address[12] => phy_ddio_address[12].IN1
phy_ddio_address[13] => phy_ddio_address[13].IN1
phy_ddio_address[14] => phy_ddio_address[14].IN1
phy_ddio_address[15] => phy_ddio_address[15].IN1
phy_ddio_address[16] => phy_ddio_address[16].IN1
phy_ddio_address[17] => phy_ddio_address[17].IN1
phy_ddio_address[18] => phy_ddio_address[18].IN1
phy_ddio_address[19] => phy_ddio_address[19].IN1
phy_ddio_address[20] => phy_ddio_address[20].IN1
phy_ddio_address[21] => phy_ddio_address[21].IN1
phy_ddio_address[22] => phy_ddio_address[22].IN1
phy_ddio_address[23] => phy_ddio_address[23].IN1
phy_ddio_address[24] => phy_ddio_address[24].IN1
phy_ddio_address[25] => phy_ddio_address[25].IN1
phy_ddio_address[26] => phy_ddio_address[26].IN1
phy_ddio_address[27] => phy_ddio_address[27].IN1
phy_ddio_address[28] => phy_ddio_address[28].IN1
phy_ddio_address[29] => phy_ddio_address[29].IN1
phy_ddio_address[30] => phy_ddio_address[30].IN1
phy_ddio_address[31] => phy_ddio_address[31].IN1
phy_ddio_address[32] => phy_ddio_address[32].IN1
phy_ddio_address[33] => phy_ddio_address[33].IN1
phy_ddio_address[34] => phy_ddio_address[34].IN1
phy_ddio_address[35] => phy_ddio_address[35].IN1
phy_ddio_address[36] => phy_ddio_address[36].IN1
phy_ddio_address[37] => phy_ddio_address[37].IN1
phy_ddio_address[38] => phy_ddio_address[38].IN1
phy_ddio_address[39] => phy_ddio_address[39].IN1
phy_ddio_address[40] => phy_ddio_address[40].IN1
phy_ddio_address[41] => phy_ddio_address[41].IN1
phy_ddio_address[42] => phy_ddio_address[42].IN1
phy_ddio_address[43] => phy_ddio_address[43].IN1
phy_ddio_address[44] => phy_ddio_address[44].IN1
phy_ddio_address[45] => phy_ddio_address[45].IN1
phy_ddio_address[46] => phy_ddio_address[46].IN1
phy_ddio_address[47] => phy_ddio_address[47].IN1
phy_ddio_address[48] => phy_ddio_address[48].IN1
phy_ddio_address[49] => phy_ddio_address[49].IN1
phy_ddio_address[50] => phy_ddio_address[50].IN1
phy_ddio_address[51] => phy_ddio_address[51].IN1
phy_ddio_address[52] => phy_ddio_address[52].IN1
phy_ddio_address[53] => phy_ddio_address[53].IN1
phy_ddio_address[54] => phy_ddio_address[54].IN1
phy_ddio_address[55] => phy_ddio_address[55].IN1
phy_ddio_address[56] => phy_ddio_address[56].IN1
phy_ddio_address[57] => phy_ddio_address[57].IN1
phy_ddio_address[58] => phy_ddio_address[58].IN1
phy_ddio_address[59] => phy_ddio_address[59].IN1
phy_ddio_address[60] => phy_ddio_address[60].IN1
phy_ddio_address[61] => phy_ddio_address[61].IN1
phy_ddio_address[62] => phy_ddio_address[62].IN1
phy_ddio_address[63] => phy_ddio_address[63].IN1
phy_ddio_bank[0] => phy_ddio_bank[0].IN1
phy_ddio_bank[1] => phy_ddio_bank[1].IN1
phy_ddio_bank[2] => phy_ddio_bank[2].IN1
phy_ddio_bank[3] => phy_ddio_bank[3].IN1
phy_ddio_bank[4] => phy_ddio_bank[4].IN1
phy_ddio_bank[5] => phy_ddio_bank[5].IN1
phy_ddio_bank[6] => phy_ddio_bank[6].IN1
phy_ddio_bank[7] => phy_ddio_bank[7].IN1
phy_ddio_bank[8] => phy_ddio_bank[8].IN1
phy_ddio_bank[9] => phy_ddio_bank[9].IN1
phy_ddio_bank[10] => phy_ddio_bank[10].IN1
phy_ddio_bank[11] => phy_ddio_bank[11].IN1
phy_ddio_cs_n[0] => phy_ddio_cs_n[0].IN1
phy_ddio_cs_n[1] => phy_ddio_cs_n[1].IN1
phy_ddio_cs_n[2] => phy_ddio_cs_n[2].IN1
phy_ddio_cs_n[3] => phy_ddio_cs_n[3].IN1
phy_ddio_cs_n[4] => phy_ddio_cs_n[4].IN1
phy_ddio_cs_n[5] => phy_ddio_cs_n[5].IN1
phy_ddio_cs_n[6] => phy_ddio_cs_n[6].IN1
phy_ddio_cs_n[7] => phy_ddio_cs_n[7].IN1
phy_ddio_cke[0] => phy_ddio_cke[0].IN1
phy_ddio_cke[1] => phy_ddio_cke[1].IN1
phy_ddio_cke[2] => phy_ddio_cke[2].IN1
phy_ddio_cke[3] => phy_ddio_cke[3].IN1
phy_ddio_cke[4] => phy_ddio_cke[4].IN1
phy_ddio_cke[5] => phy_ddio_cke[5].IN1
phy_ddio_cke[6] => phy_ddio_cke[6].IN1
phy_ddio_cke[7] => phy_ddio_cke[7].IN1
phy_ddio_odt[0] => phy_ddio_odt[0].IN1
phy_ddio_odt[1] => phy_ddio_odt[1].IN1
phy_ddio_odt[2] => phy_ddio_odt[2].IN1
phy_ddio_odt[3] => phy_ddio_odt[3].IN1
phy_ddio_odt[4] => phy_ddio_odt[4].IN1
phy_ddio_odt[5] => phy_ddio_odt[5].IN1
phy_ddio_odt[6] => phy_ddio_odt[6].IN1
phy_ddio_odt[7] => phy_ddio_odt[7].IN1
phy_ddio_we_n[0] => phy_ddio_we_n[0].IN1
phy_ddio_we_n[1] => phy_ddio_we_n[1].IN1
phy_ddio_we_n[2] => phy_ddio_we_n[2].IN1
phy_ddio_we_n[3] => phy_ddio_we_n[3].IN1
phy_ddio_ras_n[0] => phy_ddio_ras_n[0].IN1
phy_ddio_ras_n[1] => phy_ddio_ras_n[1].IN1
phy_ddio_ras_n[2] => phy_ddio_ras_n[2].IN1
phy_ddio_ras_n[3] => phy_ddio_ras_n[3].IN1
phy_ddio_cas_n[0] => phy_ddio_cas_n[0].IN1
phy_ddio_cas_n[1] => phy_ddio_cas_n[1].IN1
phy_ddio_cas_n[2] => phy_ddio_cas_n[2].IN1
phy_ddio_cas_n[3] => phy_ddio_cas_n[3].IN1
phy_ddio_ck[0] => phy_ddio_ck[0].IN1
phy_ddio_ck[1] => phy_ddio_ck[1].IN1
phy_ddio_ck[2] => phy_ddio_ck[2].IN1
phy_ddio_ck[3] => phy_ddio_ck[3].IN1
phy_ddio_reset_n[0] => phy_ddio_reset_n[0].IN1
phy_ddio_reset_n[1] => phy_ddio_reset_n[1].IN1
phy_ddio_reset_n[2] => phy_ddio_reset_n[2].IN1
phy_ddio_reset_n[3] => phy_ddio_reset_n[3].IN1
phy_mem_address[0] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[1] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[2] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[3] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[4] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[5] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[6] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[7] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[8] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[9] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[10] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[11] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[12] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[13] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[14] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_bank[0] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_bank
phy_mem_bank[1] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_bank
phy_mem_bank[2] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_bank
phy_mem_cs_n[0] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_cs_n
phy_mem_cke[0] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_cke
phy_mem_odt[0] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_odt
phy_mem_we_n[0] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_we_n
phy_mem_ras_n[0] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_ras_n
phy_mem_cas_n[0] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_cas_n
phy_mem_reset_n <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_reset_n
pll_afi_clk => core_clk.IN4
pll_afi_phy_clk => pll_afi_phy_clk.IN1
pll_avl_phy_clk => pll_avl_phy_clk.IN5
pll_avl_clk => hr_clk.IN5
avl_clk => ~NO_FANOUT~
pll_mem_clk => ~NO_FANOUT~
pll_mem_phy_clk => pll_mem_phy_clk.IN5
pll_write_clk => pll_write_clk.IN5
pll_dqs_ena_clk => ~NO_FANOUT~
pll_addr_cmd_clk => ~NO_FANOUT~
phy_mem_dq[0] <> hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[1] <> hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[2] <> hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[3] <> hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[4] <> hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[5] <> hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[6] <> hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[7] <> hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[8] <> hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[9] <> hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[10] <> hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[11] <> hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[12] <> hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[13] <> hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[14] <> hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[15] <> hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[16] <> hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[17] <> hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[18] <> hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[19] <> hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[20] <> hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[21] <> hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[22] <> hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[23] <> hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[24] <> hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[25] <> hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[26] <> hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[27] <> hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[28] <> hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[29] <> hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[30] <> hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[31] <> hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_write_data_io
phy_mem_dm[0] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.extra_write_data_out
phy_mem_dm[1] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.extra_write_data_out
phy_mem_dm[2] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.extra_write_data_out
phy_mem_dm[3] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.extra_write_data_out
phy_mem_ck[0] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_ck
phy_mem_ck_n[0] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_ck_n
mem_dqs[0] <> hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.strobe_io
mem_dqs[1] <> hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.strobe_io
mem_dqs[2] <> hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.strobe_io
mem_dqs[3] <> hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.strobe_io
mem_dqs_n[0] <> hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.strobe_n_io
mem_dqs_n[1] <> hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.strobe_n_io
mem_dqs_n[2] <> hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.strobe_n_io
mem_dqs_n[3] <> hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.strobe_n_io
dll_phy_delayctrl[0] => dll_phy_delayctrl[0].IN5
dll_phy_delayctrl[1] => dll_phy_delayctrl[1].IN5
dll_phy_delayctrl[2] => dll_phy_delayctrl[2].IN5
dll_phy_delayctrl[3] => dll_phy_delayctrl[3].IN5
dll_phy_delayctrl[4] => dll_phy_delayctrl[4].IN5
dll_phy_delayctrl[5] => dll_phy_delayctrl[5].IN5
dll_phy_delayctrl[6] => dll_phy_delayctrl[6].IN5
scc_clk => scc_clk.IN4
scc_data => scc_data.IN4
scc_dqs_ena[0] => scc_dqs_ena[0].IN1
scc_dqs_ena[1] => scc_dqs_ena[1].IN1
scc_dqs_ena[2] => scc_dqs_ena[2].IN1
scc_dqs_ena[3] => scc_dqs_ena[3].IN1
scc_dqs_io_ena[0] => scc_dqs_io_ena[0].IN1
scc_dqs_io_ena[1] => scc_dqs_io_ena[1].IN1
scc_dqs_io_ena[2] => scc_dqs_io_ena[2].IN1
scc_dqs_io_ena[3] => scc_dqs_io_ena[3].IN1
scc_dq_ena[0] => scc_dq_ena[0].IN1
scc_dq_ena[1] => scc_dq_ena[1].IN1
scc_dq_ena[2] => scc_dq_ena[2].IN1
scc_dq_ena[3] => scc_dq_ena[3].IN1
scc_dq_ena[4] => scc_dq_ena[4].IN1
scc_dq_ena[5] => scc_dq_ena[5].IN1
scc_dq_ena[6] => scc_dq_ena[6].IN1
scc_dq_ena[7] => scc_dq_ena[7].IN1
scc_dq_ena[8] => scc_dq_ena[8].IN1
scc_dq_ena[9] => scc_dq_ena[9].IN1
scc_dq_ena[10] => scc_dq_ena[10].IN1
scc_dq_ena[11] => scc_dq_ena[11].IN1
scc_dq_ena[12] => scc_dq_ena[12].IN1
scc_dq_ena[13] => scc_dq_ena[13].IN1
scc_dq_ena[14] => scc_dq_ena[14].IN1
scc_dq_ena[15] => scc_dq_ena[15].IN1
scc_dq_ena[16] => scc_dq_ena[16].IN1
scc_dq_ena[17] => scc_dq_ena[17].IN1
scc_dq_ena[18] => scc_dq_ena[18].IN1
scc_dq_ena[19] => scc_dq_ena[19].IN1
scc_dq_ena[20] => scc_dq_ena[20].IN1
scc_dq_ena[21] => scc_dq_ena[21].IN1
scc_dq_ena[22] => scc_dq_ena[22].IN1
scc_dq_ena[23] => scc_dq_ena[23].IN1
scc_dq_ena[24] => scc_dq_ena[24].IN1
scc_dq_ena[25] => scc_dq_ena[25].IN1
scc_dq_ena[26] => scc_dq_ena[26].IN1
scc_dq_ena[27] => scc_dq_ena[27].IN1
scc_dq_ena[28] => scc_dq_ena[28].IN1
scc_dq_ena[29] => scc_dq_ena[29].IN1
scc_dq_ena[30] => scc_dq_ena[30].IN1
scc_dq_ena[31] => scc_dq_ena[31].IN1
scc_dm_ena[0] => scc_dm_ena[0].IN1
scc_dm_ena[1] => scc_dm_ena[1].IN1
scc_dm_ena[2] => scc_dm_ena[2].IN1
scc_dm_ena[3] => scc_dm_ena[3].IN1
scc_upd => scc_upd.IN4
seq_read_latency_counter[0] => ~NO_FANOUT~
seq_read_latency_counter[1] => ~NO_FANOUT~
seq_read_latency_counter[2] => ~NO_FANOUT~
seq_read_latency_counter[3] => ~NO_FANOUT~
seq_read_latency_counter[4] => ~NO_FANOUT~
seq_read_increment_vfifo_fr[0] => ~NO_FANOUT~
seq_read_increment_vfifo_fr[1] => ~NO_FANOUT~
seq_read_increment_vfifo_fr[2] => ~NO_FANOUT~
seq_read_increment_vfifo_fr[3] => ~NO_FANOUT~
seq_read_increment_vfifo_hr[0] => ~NO_FANOUT~
seq_read_increment_vfifo_hr[1] => ~NO_FANOUT~
seq_read_increment_vfifo_hr[2] => ~NO_FANOUT~
seq_read_increment_vfifo_hr[3] => ~NO_FANOUT~
phy_ddio_dmdout[0] => phy_ddio_dmdout[0].IN1
phy_ddio_dmdout[1] => phy_ddio_dmdout[1].IN1
phy_ddio_dmdout[2] => phy_ddio_dmdout[2].IN1
phy_ddio_dmdout[3] => phy_ddio_dmdout[3].IN1
phy_ddio_dmdout[4] => phy_ddio_dmdout[4].IN1
phy_ddio_dmdout[5] => phy_ddio_dmdout[5].IN1
phy_ddio_dmdout[6] => phy_ddio_dmdout[6].IN1
phy_ddio_dmdout[7] => phy_ddio_dmdout[7].IN1
phy_ddio_dmdout[8] => phy_ddio_dmdout[8].IN1
phy_ddio_dmdout[9] => phy_ddio_dmdout[9].IN1
phy_ddio_dmdout[10] => phy_ddio_dmdout[10].IN1
phy_ddio_dmdout[11] => phy_ddio_dmdout[11].IN1
phy_ddio_dmdout[12] => phy_ddio_dmdout[12].IN1
phy_ddio_dmdout[13] => phy_ddio_dmdout[13].IN1
phy_ddio_dmdout[14] => phy_ddio_dmdout[14].IN1
phy_ddio_dmdout[15] => phy_ddio_dmdout[15].IN1
phy_ddio_dmdout[16] => ~NO_FANOUT~
phy_ddio_dmdout[17] => ~NO_FANOUT~
phy_ddio_dmdout[18] => ~NO_FANOUT~
phy_ddio_dmdout[19] => ~NO_FANOUT~
phy_ddio_dmdout[20] => ~NO_FANOUT~
phy_ddio_dmdout[21] => ~NO_FANOUT~
phy_ddio_dmdout[22] => ~NO_FANOUT~
phy_ddio_dmdout[23] => ~NO_FANOUT~
phy_ddio_dmdout[24] => ~NO_FANOUT~
phy_ddio_dqdout[0] => phy_ddio_dqdout[0].IN1
phy_ddio_dqdout[1] => phy_ddio_dqdout[1].IN1
phy_ddio_dqdout[2] => phy_ddio_dqdout[2].IN1
phy_ddio_dqdout[3] => phy_ddio_dqdout[3].IN1
phy_ddio_dqdout[4] => phy_ddio_dqdout[4].IN1
phy_ddio_dqdout[5] => phy_ddio_dqdout[5].IN1
phy_ddio_dqdout[6] => phy_ddio_dqdout[6].IN1
phy_ddio_dqdout[7] => phy_ddio_dqdout[7].IN1
phy_ddio_dqdout[8] => phy_ddio_dqdout[8].IN1
phy_ddio_dqdout[9] => phy_ddio_dqdout[9].IN1
phy_ddio_dqdout[10] => phy_ddio_dqdout[10].IN1
phy_ddio_dqdout[11] => phy_ddio_dqdout[11].IN1
phy_ddio_dqdout[12] => phy_ddio_dqdout[12].IN1
phy_ddio_dqdout[13] => phy_ddio_dqdout[13].IN1
phy_ddio_dqdout[14] => phy_ddio_dqdout[14].IN1
phy_ddio_dqdout[15] => phy_ddio_dqdout[15].IN1
phy_ddio_dqdout[16] => phy_ddio_dqdout[16].IN1
phy_ddio_dqdout[17] => phy_ddio_dqdout[17].IN1
phy_ddio_dqdout[18] => phy_ddio_dqdout[18].IN1
phy_ddio_dqdout[19] => phy_ddio_dqdout[19].IN1
phy_ddio_dqdout[20] => phy_ddio_dqdout[20].IN1
phy_ddio_dqdout[21] => phy_ddio_dqdout[21].IN1
phy_ddio_dqdout[22] => phy_ddio_dqdout[22].IN1
phy_ddio_dqdout[23] => phy_ddio_dqdout[23].IN1
phy_ddio_dqdout[24] => phy_ddio_dqdout[24].IN1
phy_ddio_dqdout[25] => phy_ddio_dqdout[25].IN1
phy_ddio_dqdout[26] => phy_ddio_dqdout[26].IN1
phy_ddio_dqdout[27] => phy_ddio_dqdout[27].IN1
phy_ddio_dqdout[28] => phy_ddio_dqdout[28].IN1
phy_ddio_dqdout[29] => phy_ddio_dqdout[29].IN1
phy_ddio_dqdout[30] => phy_ddio_dqdout[30].IN1
phy_ddio_dqdout[31] => phy_ddio_dqdout[31].IN1
phy_ddio_dqdout[32] => ~NO_FANOUT~
phy_ddio_dqdout[33] => ~NO_FANOUT~
phy_ddio_dqdout[34] => ~NO_FANOUT~
phy_ddio_dqdout[35] => ~NO_FANOUT~
phy_ddio_dqdout[36] => phy_ddio_dqdout[36].IN1
phy_ddio_dqdout[37] => phy_ddio_dqdout[37].IN1
phy_ddio_dqdout[38] => phy_ddio_dqdout[38].IN1
phy_ddio_dqdout[39] => phy_ddio_dqdout[39].IN1
phy_ddio_dqdout[40] => phy_ddio_dqdout[40].IN1
phy_ddio_dqdout[41] => phy_ddio_dqdout[41].IN1
phy_ddio_dqdout[42] => phy_ddio_dqdout[42].IN1
phy_ddio_dqdout[43] => phy_ddio_dqdout[43].IN1
phy_ddio_dqdout[44] => phy_ddio_dqdout[44].IN1
phy_ddio_dqdout[45] => phy_ddio_dqdout[45].IN1
phy_ddio_dqdout[46] => phy_ddio_dqdout[46].IN1
phy_ddio_dqdout[47] => phy_ddio_dqdout[47].IN1
phy_ddio_dqdout[48] => phy_ddio_dqdout[48].IN1
phy_ddio_dqdout[49] => phy_ddio_dqdout[49].IN1
phy_ddio_dqdout[50] => phy_ddio_dqdout[50].IN1
phy_ddio_dqdout[51] => phy_ddio_dqdout[51].IN1
phy_ddio_dqdout[52] => phy_ddio_dqdout[52].IN1
phy_ddio_dqdout[53] => phy_ddio_dqdout[53].IN1
phy_ddio_dqdout[54] => phy_ddio_dqdout[54].IN1
phy_ddio_dqdout[55] => phy_ddio_dqdout[55].IN1
phy_ddio_dqdout[56] => phy_ddio_dqdout[56].IN1
phy_ddio_dqdout[57] => phy_ddio_dqdout[57].IN1
phy_ddio_dqdout[58] => phy_ddio_dqdout[58].IN1
phy_ddio_dqdout[59] => phy_ddio_dqdout[59].IN1
phy_ddio_dqdout[60] => phy_ddio_dqdout[60].IN1
phy_ddio_dqdout[61] => phy_ddio_dqdout[61].IN1
phy_ddio_dqdout[62] => phy_ddio_dqdout[62].IN1
phy_ddio_dqdout[63] => phy_ddio_dqdout[63].IN1
phy_ddio_dqdout[64] => phy_ddio_dqdout[64].IN1
phy_ddio_dqdout[65] => phy_ddio_dqdout[65].IN1
phy_ddio_dqdout[66] => phy_ddio_dqdout[66].IN1
phy_ddio_dqdout[67] => phy_ddio_dqdout[67].IN1
phy_ddio_dqdout[68] => ~NO_FANOUT~
phy_ddio_dqdout[69] => ~NO_FANOUT~
phy_ddio_dqdout[70] => ~NO_FANOUT~
phy_ddio_dqdout[71] => ~NO_FANOUT~
phy_ddio_dqdout[72] => phy_ddio_dqdout[72].IN1
phy_ddio_dqdout[73] => phy_ddio_dqdout[73].IN1
phy_ddio_dqdout[74] => phy_ddio_dqdout[74].IN1
phy_ddio_dqdout[75] => phy_ddio_dqdout[75].IN1
phy_ddio_dqdout[76] => phy_ddio_dqdout[76].IN1
phy_ddio_dqdout[77] => phy_ddio_dqdout[77].IN1
phy_ddio_dqdout[78] => phy_ddio_dqdout[78].IN1
phy_ddio_dqdout[79] => phy_ddio_dqdout[79].IN1
phy_ddio_dqdout[80] => phy_ddio_dqdout[80].IN1
phy_ddio_dqdout[81] => phy_ddio_dqdout[81].IN1
phy_ddio_dqdout[82] => phy_ddio_dqdout[82].IN1
phy_ddio_dqdout[83] => phy_ddio_dqdout[83].IN1
phy_ddio_dqdout[84] => phy_ddio_dqdout[84].IN1
phy_ddio_dqdout[85] => phy_ddio_dqdout[85].IN1
phy_ddio_dqdout[86] => phy_ddio_dqdout[86].IN1
phy_ddio_dqdout[87] => phy_ddio_dqdout[87].IN1
phy_ddio_dqdout[88] => phy_ddio_dqdout[88].IN1
phy_ddio_dqdout[89] => phy_ddio_dqdout[89].IN1
phy_ddio_dqdout[90] => phy_ddio_dqdout[90].IN1
phy_ddio_dqdout[91] => phy_ddio_dqdout[91].IN1
phy_ddio_dqdout[92] => phy_ddio_dqdout[92].IN1
phy_ddio_dqdout[93] => phy_ddio_dqdout[93].IN1
phy_ddio_dqdout[94] => phy_ddio_dqdout[94].IN1
phy_ddio_dqdout[95] => phy_ddio_dqdout[95].IN1
phy_ddio_dqdout[96] => phy_ddio_dqdout[96].IN1
phy_ddio_dqdout[97] => phy_ddio_dqdout[97].IN1
phy_ddio_dqdout[98] => phy_ddio_dqdout[98].IN1
phy_ddio_dqdout[99] => phy_ddio_dqdout[99].IN1
phy_ddio_dqdout[100] => phy_ddio_dqdout[100].IN1
phy_ddio_dqdout[101] => phy_ddio_dqdout[101].IN1
phy_ddio_dqdout[102] => phy_ddio_dqdout[102].IN1
phy_ddio_dqdout[103] => phy_ddio_dqdout[103].IN1
phy_ddio_dqdout[104] => ~NO_FANOUT~
phy_ddio_dqdout[105] => ~NO_FANOUT~
phy_ddio_dqdout[106] => ~NO_FANOUT~
phy_ddio_dqdout[107] => ~NO_FANOUT~
phy_ddio_dqdout[108] => phy_ddio_dqdout[108].IN1
phy_ddio_dqdout[109] => phy_ddio_dqdout[109].IN1
phy_ddio_dqdout[110] => phy_ddio_dqdout[110].IN1
phy_ddio_dqdout[111] => phy_ddio_dqdout[111].IN1
phy_ddio_dqdout[112] => phy_ddio_dqdout[112].IN1
phy_ddio_dqdout[113] => phy_ddio_dqdout[113].IN1
phy_ddio_dqdout[114] => phy_ddio_dqdout[114].IN1
phy_ddio_dqdout[115] => phy_ddio_dqdout[115].IN1
phy_ddio_dqdout[116] => phy_ddio_dqdout[116].IN1
phy_ddio_dqdout[117] => phy_ddio_dqdout[117].IN1
phy_ddio_dqdout[118] => phy_ddio_dqdout[118].IN1
phy_ddio_dqdout[119] => phy_ddio_dqdout[119].IN1
phy_ddio_dqdout[120] => phy_ddio_dqdout[120].IN1
phy_ddio_dqdout[121] => phy_ddio_dqdout[121].IN1
phy_ddio_dqdout[122] => phy_ddio_dqdout[122].IN1
phy_ddio_dqdout[123] => phy_ddio_dqdout[123].IN1
phy_ddio_dqdout[124] => phy_ddio_dqdout[124].IN1
phy_ddio_dqdout[125] => phy_ddio_dqdout[125].IN1
phy_ddio_dqdout[126] => phy_ddio_dqdout[126].IN1
phy_ddio_dqdout[127] => phy_ddio_dqdout[127].IN1
phy_ddio_dqdout[128] => phy_ddio_dqdout[128].IN1
phy_ddio_dqdout[129] => phy_ddio_dqdout[129].IN1
phy_ddio_dqdout[130] => phy_ddio_dqdout[130].IN1
phy_ddio_dqdout[131] => phy_ddio_dqdout[131].IN1
phy_ddio_dqdout[132] => phy_ddio_dqdout[132].IN1
phy_ddio_dqdout[133] => phy_ddio_dqdout[133].IN1
phy_ddio_dqdout[134] => phy_ddio_dqdout[134].IN1
phy_ddio_dqdout[135] => phy_ddio_dqdout[135].IN1
phy_ddio_dqdout[136] => phy_ddio_dqdout[136].IN1
phy_ddio_dqdout[137] => phy_ddio_dqdout[137].IN1
phy_ddio_dqdout[138] => phy_ddio_dqdout[138].IN1
phy_ddio_dqdout[139] => phy_ddio_dqdout[139].IN1
phy_ddio_dqdout[140] => ~NO_FANOUT~
phy_ddio_dqdout[141] => ~NO_FANOUT~
phy_ddio_dqdout[142] => ~NO_FANOUT~
phy_ddio_dqdout[143] => ~NO_FANOUT~
phy_ddio_dqdout[144] => ~NO_FANOUT~
phy_ddio_dqdout[145] => ~NO_FANOUT~
phy_ddio_dqdout[146] => ~NO_FANOUT~
phy_ddio_dqdout[147] => ~NO_FANOUT~
phy_ddio_dqdout[148] => ~NO_FANOUT~
phy_ddio_dqdout[149] => ~NO_FANOUT~
phy_ddio_dqdout[150] => ~NO_FANOUT~
phy_ddio_dqdout[151] => ~NO_FANOUT~
phy_ddio_dqdout[152] => ~NO_FANOUT~
phy_ddio_dqdout[153] => ~NO_FANOUT~
phy_ddio_dqdout[154] => ~NO_FANOUT~
phy_ddio_dqdout[155] => ~NO_FANOUT~
phy_ddio_dqdout[156] => ~NO_FANOUT~
phy_ddio_dqdout[157] => ~NO_FANOUT~
phy_ddio_dqdout[158] => ~NO_FANOUT~
phy_ddio_dqdout[159] => ~NO_FANOUT~
phy_ddio_dqdout[160] => ~NO_FANOUT~
phy_ddio_dqdout[161] => ~NO_FANOUT~
phy_ddio_dqdout[162] => ~NO_FANOUT~
phy_ddio_dqdout[163] => ~NO_FANOUT~
phy_ddio_dqdout[164] => ~NO_FANOUT~
phy_ddio_dqdout[165] => ~NO_FANOUT~
phy_ddio_dqdout[166] => ~NO_FANOUT~
phy_ddio_dqdout[167] => ~NO_FANOUT~
phy_ddio_dqdout[168] => ~NO_FANOUT~
phy_ddio_dqdout[169] => ~NO_FANOUT~
phy_ddio_dqdout[170] => ~NO_FANOUT~
phy_ddio_dqdout[171] => ~NO_FANOUT~
phy_ddio_dqdout[172] => ~NO_FANOUT~
phy_ddio_dqdout[173] => ~NO_FANOUT~
phy_ddio_dqdout[174] => ~NO_FANOUT~
phy_ddio_dqdout[175] => ~NO_FANOUT~
phy_ddio_dqdout[176] => ~NO_FANOUT~
phy_ddio_dqdout[177] => ~NO_FANOUT~
phy_ddio_dqdout[178] => ~NO_FANOUT~
phy_ddio_dqdout[179] => ~NO_FANOUT~
phy_ddio_dqs_oe[0] => phy_ddio_dqs_oe[0].IN1
phy_ddio_dqs_oe[1] => phy_ddio_dqs_oe[1].IN1
phy_ddio_dqs_oe[2] => phy_ddio_dqs_oe[2].IN1
phy_ddio_dqs_oe[3] => phy_ddio_dqs_oe[3].IN1
phy_ddio_dqs_oe[4] => phy_ddio_dqs_oe[4].IN1
phy_ddio_dqs_oe[5] => phy_ddio_dqs_oe[5].IN1
phy_ddio_dqs_oe[6] => phy_ddio_dqs_oe[6].IN1
phy_ddio_dqs_oe[7] => phy_ddio_dqs_oe[7].IN1
phy_ddio_dqs_oe[8] => ~NO_FANOUT~
phy_ddio_dqs_oe[9] => ~NO_FANOUT~
phy_ddio_dqsdout[0] => phy_ddio_dqsdout[0].IN1
phy_ddio_dqsdout[1] => phy_ddio_dqsdout[1].IN1
phy_ddio_dqsdout[2] => phy_ddio_dqsdout[2].IN1
phy_ddio_dqsdout[3] => phy_ddio_dqsdout[3].IN1
phy_ddio_dqsdout[4] => phy_ddio_dqsdout[4].IN1
phy_ddio_dqsdout[5] => phy_ddio_dqsdout[5].IN1
phy_ddio_dqsdout[6] => phy_ddio_dqsdout[6].IN1
phy_ddio_dqsdout[7] => phy_ddio_dqsdout[7].IN1
phy_ddio_dqsdout[8] => phy_ddio_dqsdout[8].IN1
phy_ddio_dqsdout[9] => phy_ddio_dqsdout[9].IN1
phy_ddio_dqsdout[10] => phy_ddio_dqsdout[10].IN1
phy_ddio_dqsdout[11] => phy_ddio_dqsdout[11].IN1
phy_ddio_dqsdout[12] => phy_ddio_dqsdout[12].IN1
phy_ddio_dqsdout[13] => phy_ddio_dqsdout[13].IN1
phy_ddio_dqsdout[14] => phy_ddio_dqsdout[14].IN1
phy_ddio_dqsdout[15] => phy_ddio_dqsdout[15].IN1
phy_ddio_dqsdout[16] => ~NO_FANOUT~
phy_ddio_dqsdout[17] => ~NO_FANOUT~
phy_ddio_dqsdout[18] => ~NO_FANOUT~
phy_ddio_dqsdout[19] => ~NO_FANOUT~
phy_ddio_dqsb_oe[0] => ~NO_FANOUT~
phy_ddio_dqsb_oe[1] => ~NO_FANOUT~
phy_ddio_dqsb_oe[2] => ~NO_FANOUT~
phy_ddio_dqsb_oe[3] => ~NO_FANOUT~
phy_ddio_dqsb_oe[4] => ~NO_FANOUT~
phy_ddio_dqsb_oe[5] => ~NO_FANOUT~
phy_ddio_dqsb_oe[6] => ~NO_FANOUT~
phy_ddio_dqsb_oe[7] => ~NO_FANOUT~
phy_ddio_dqsb_oe[8] => ~NO_FANOUT~
phy_ddio_dqsb_oe[9] => ~NO_FANOUT~
phy_ddio_dqslogic_oct[0] => phy_ddio_dqslogic_oct[0].IN1
phy_ddio_dqslogic_oct[1] => phy_ddio_dqslogic_oct[1].IN1
phy_ddio_dqslogic_oct[2] => phy_ddio_dqslogic_oct[2].IN1
phy_ddio_dqslogic_oct[3] => phy_ddio_dqslogic_oct[3].IN1
phy_ddio_dqslogic_oct[4] => phy_ddio_dqslogic_oct[4].IN1
phy_ddio_dqslogic_oct[5] => phy_ddio_dqslogic_oct[5].IN1
phy_ddio_dqslogic_oct[6] => phy_ddio_dqslogic_oct[6].IN1
phy_ddio_dqslogic_oct[7] => phy_ddio_dqslogic_oct[7].IN1
phy_ddio_dqslogic_oct[8] => ~NO_FANOUT~
phy_ddio_dqslogic_oct[9] => ~NO_FANOUT~
phy_ddio_dqslogic_fiforeset[0] => phy_ddio_dqslogic_fiforeset[0].IN1
phy_ddio_dqslogic_fiforeset[1] => phy_ddio_dqslogic_fiforeset[1].IN1
phy_ddio_dqslogic_fiforeset[2] => phy_ddio_dqslogic_fiforeset[2].IN1
phy_ddio_dqslogic_fiforeset[3] => phy_ddio_dqslogic_fiforeset[3].IN1
phy_ddio_dqslogic_fiforeset[4] => ~NO_FANOUT~
phy_ddio_dqslogic_aclr_pstamble[0] => phy_ddio_dqslogic_aclr_pstamble[0].IN1
phy_ddio_dqslogic_aclr_pstamble[1] => phy_ddio_dqslogic_aclr_pstamble[1].IN1
phy_ddio_dqslogic_aclr_pstamble[2] => phy_ddio_dqslogic_aclr_pstamble[2].IN1
phy_ddio_dqslogic_aclr_pstamble[3] => phy_ddio_dqslogic_aclr_pstamble[3].IN1
phy_ddio_dqslogic_aclr_pstamble[4] => ~NO_FANOUT~
phy_ddio_dqslogic_aclr_fifoctrl[0] => phy_ddio_dqslogic_aclr_fifoctrl[0].IN1
phy_ddio_dqslogic_aclr_fifoctrl[1] => phy_ddio_dqslogic_aclr_fifoctrl[1].IN1
phy_ddio_dqslogic_aclr_fifoctrl[2] => phy_ddio_dqslogic_aclr_fifoctrl[2].IN1
phy_ddio_dqslogic_aclr_fifoctrl[3] => phy_ddio_dqslogic_aclr_fifoctrl[3].IN1
phy_ddio_dqslogic_aclr_fifoctrl[4] => ~NO_FANOUT~
phy_ddio_dqslogic_incwrptr[0] => phy_ddio_dqslogic_incwrptr[0].IN1
phy_ddio_dqslogic_incwrptr[1] => phy_ddio_dqslogic_incwrptr[1].IN1
phy_ddio_dqslogic_incwrptr[2] => phy_ddio_dqslogic_incwrptr[2].IN1
phy_ddio_dqslogic_incwrptr[3] => phy_ddio_dqslogic_incwrptr[3].IN1
phy_ddio_dqslogic_incwrptr[4] => phy_ddio_dqslogic_incwrptr[4].IN1
phy_ddio_dqslogic_incwrptr[5] => phy_ddio_dqslogic_incwrptr[5].IN1
phy_ddio_dqslogic_incwrptr[6] => phy_ddio_dqslogic_incwrptr[6].IN1
phy_ddio_dqslogic_incwrptr[7] => phy_ddio_dqslogic_incwrptr[7].IN1
phy_ddio_dqslogic_incwrptr[8] => ~NO_FANOUT~
phy_ddio_dqslogic_incwrptr[9] => ~NO_FANOUT~
phy_ddio_dqslogic_readlatency[0] => phy_ddio_dqslogic_readlatency[0].IN1
phy_ddio_dqslogic_readlatency[1] => phy_ddio_dqslogic_readlatency[1].IN1
phy_ddio_dqslogic_readlatency[2] => phy_ddio_dqslogic_readlatency[2].IN1
phy_ddio_dqslogic_readlatency[3] => phy_ddio_dqslogic_readlatency[3].IN1
phy_ddio_dqslogic_readlatency[4] => phy_ddio_dqslogic_readlatency[4].IN1
phy_ddio_dqslogic_readlatency[5] => phy_ddio_dqslogic_readlatency[5].IN1
phy_ddio_dqslogic_readlatency[6] => phy_ddio_dqslogic_readlatency[6].IN1
phy_ddio_dqslogic_readlatency[7] => phy_ddio_dqslogic_readlatency[7].IN1
phy_ddio_dqslogic_readlatency[8] => phy_ddio_dqslogic_readlatency[8].IN1
phy_ddio_dqslogic_readlatency[9] => phy_ddio_dqslogic_readlatency[9].IN1
phy_ddio_dqslogic_readlatency[10] => phy_ddio_dqslogic_readlatency[10].IN1
phy_ddio_dqslogic_readlatency[11] => phy_ddio_dqslogic_readlatency[11].IN1
phy_ddio_dqslogic_readlatency[12] => phy_ddio_dqslogic_readlatency[12].IN1
phy_ddio_dqslogic_readlatency[13] => phy_ddio_dqslogic_readlatency[13].IN1
phy_ddio_dqslogic_readlatency[14] => phy_ddio_dqslogic_readlatency[14].IN1
phy_ddio_dqslogic_readlatency[15] => phy_ddio_dqslogic_readlatency[15].IN1
phy_ddio_dqslogic_readlatency[16] => phy_ddio_dqslogic_readlatency[16].IN1
phy_ddio_dqslogic_readlatency[17] => phy_ddio_dqslogic_readlatency[17].IN1
phy_ddio_dqslogic_readlatency[18] => phy_ddio_dqslogic_readlatency[18].IN1
phy_ddio_dqslogic_readlatency[19] => phy_ddio_dqslogic_readlatency[19].IN1
phy_ddio_dqslogic_readlatency[20] => ~NO_FANOUT~
phy_ddio_dqslogic_readlatency[21] => ~NO_FANOUT~
phy_ddio_dqslogic_readlatency[22] => ~NO_FANOUT~
phy_ddio_dqslogic_readlatency[23] => ~NO_FANOUT~
phy_ddio_dqslogic_readlatency[24] => ~NO_FANOUT~
ddio_phy_dqslogic_rdatavalid[0] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.lfifo_rdata_valid
ddio_phy_dqslogic_rdatavalid[1] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.lfifo_rdata_valid
ddio_phy_dqslogic_rdatavalid[2] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.lfifo_rdata_valid
ddio_phy_dqslogic_rdatavalid[3] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.lfifo_rdata_valid
ddio_phy_dqslogic_rdatavalid[4] <= <VCC>
ddio_phy_dqdin[0] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[1] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[2] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[3] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[4] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[5] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[6] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[7] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[8] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[9] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[10] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[11] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[12] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[13] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[14] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[15] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[16] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[17] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[18] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[19] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[20] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[21] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[22] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[23] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[24] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[25] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[26] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[27] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[28] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[29] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[30] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[31] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[32] <= <GND>
ddio_phy_dqdin[33] <= <GND>
ddio_phy_dqdin[34] <= <GND>
ddio_phy_dqdin[35] <= <GND>
ddio_phy_dqdin[36] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[37] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[38] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[39] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[40] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[41] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[42] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[43] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[44] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[45] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[46] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[47] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[48] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[49] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[50] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[51] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[52] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[53] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[54] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[55] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[56] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[57] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[58] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[59] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[60] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[61] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[62] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[63] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[64] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[65] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[66] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[67] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[68] <= <GND>
ddio_phy_dqdin[69] <= <GND>
ddio_phy_dqdin[70] <= <GND>
ddio_phy_dqdin[71] <= <GND>
ddio_phy_dqdin[72] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[73] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[74] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[75] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[76] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[77] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[78] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[79] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[80] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[81] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[82] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[83] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[84] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[85] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[86] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[87] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[88] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[89] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[90] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[91] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[92] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[93] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[94] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[95] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[96] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[97] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[98] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[99] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[100] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[101] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[102] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[103] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[104] <= <GND>
ddio_phy_dqdin[105] <= <GND>
ddio_phy_dqdin[106] <= <GND>
ddio_phy_dqdin[107] <= <GND>
ddio_phy_dqdin[108] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[109] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[110] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[111] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[112] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[113] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[114] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[115] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[116] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[117] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[118] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[119] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[120] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[121] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[122] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[123] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[124] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[125] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[126] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[127] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[128] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[129] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[130] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[131] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[132] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[133] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[134] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[135] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[136] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[137] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[138] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[139] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[140] <= <GND>
ddio_phy_dqdin[141] <= <GND>
ddio_phy_dqdin[142] <= <GND>
ddio_phy_dqdin[143] <= <GND>
ddio_phy_dqdin[144] <= <GND>
ddio_phy_dqdin[145] <= <GND>
ddio_phy_dqdin[146] <= <GND>
ddio_phy_dqdin[147] <= <GND>
ddio_phy_dqdin[148] <= <GND>
ddio_phy_dqdin[149] <= <GND>
ddio_phy_dqdin[150] <= <GND>
ddio_phy_dqdin[151] <= <GND>
ddio_phy_dqdin[152] <= <GND>
ddio_phy_dqdin[153] <= <GND>
ddio_phy_dqdin[154] <= <GND>
ddio_phy_dqdin[155] <= <GND>
ddio_phy_dqdin[156] <= <GND>
ddio_phy_dqdin[157] <= <GND>
ddio_phy_dqdin[158] <= <GND>
ddio_phy_dqdin[159] <= <GND>
ddio_phy_dqdin[160] <= <GND>
ddio_phy_dqdin[161] <= <GND>
ddio_phy_dqdin[162] <= <GND>
ddio_phy_dqdin[163] <= <GND>
ddio_phy_dqdin[164] <= <GND>
ddio_phy_dqdin[165] <= <GND>
ddio_phy_dqdin[166] <= <GND>
ddio_phy_dqdin[167] <= <GND>
ddio_phy_dqdin[168] <= <GND>
ddio_phy_dqdin[169] <= <GND>
ddio_phy_dqdin[170] <= <GND>
ddio_phy_dqdin[171] <= <GND>
ddio_phy_dqdin[172] <= <GND>
ddio_phy_dqdin[173] <= <GND>
ddio_phy_dqdin[174] <= <GND>
ddio_phy_dqdin[175] <= <GND>
ddio_phy_dqdin[176] <= <GND>
ddio_phy_dqdin[177] <= <GND>
ddio_phy_dqdin[178] <= <GND>
ddio_phy_dqdin[179] <= <GND>
phy_ddio_dqslogic_incrdataen[0] => phy_ddio_dqslogic_incrdataen[0].IN1
phy_ddio_dqslogic_incrdataen[1] => phy_ddio_dqslogic_incrdataen[1].IN1
phy_ddio_dqslogic_incrdataen[2] => phy_ddio_dqslogic_incrdataen[2].IN1
phy_ddio_dqslogic_incrdataen[3] => phy_ddio_dqslogic_incrdataen[3].IN1
phy_ddio_dqslogic_incrdataen[4] => phy_ddio_dqslogic_incrdataen[4].IN1
phy_ddio_dqslogic_incrdataen[5] => phy_ddio_dqslogic_incrdataen[5].IN1
phy_ddio_dqslogic_incrdataen[6] => phy_ddio_dqslogic_incrdataen[6].IN1
phy_ddio_dqslogic_incrdataen[7] => phy_ddio_dqslogic_incrdataen[7].IN1
phy_ddio_dqslogic_incrdataen[8] => ~NO_FANOUT~
phy_ddio_dqslogic_incrdataen[9] => ~NO_FANOUT~
phy_ddio_dqslogic_dqsena[0] => phy_ddio_dqslogic_dqsena[0].IN2
phy_ddio_dqslogic_dqsena[1] => phy_ddio_dqslogic_dqsena[1].IN2
phy_ddio_dqslogic_dqsena[2] => phy_ddio_dqslogic_dqsena[2].IN2
phy_ddio_dqslogic_dqsena[3] => phy_ddio_dqslogic_dqsena[3].IN2
phy_ddio_dqslogic_dqsena[4] => phy_ddio_dqslogic_dqsena[4].IN2
phy_ddio_dqslogic_dqsena[5] => phy_ddio_dqslogic_dqsena[5].IN2
phy_ddio_dqslogic_dqsena[6] => phy_ddio_dqslogic_dqsena[6].IN2
phy_ddio_dqslogic_dqsena[7] => phy_ddio_dqslogic_dqsena[7].IN2
phy_ddio_dqslogic_dqsena[8] => ~NO_FANOUT~
phy_ddio_dqslogic_dqsena[9] => ~NO_FANOUT~
phy_ddio_dqoe[0] => phy_ddio_dqoe[0].IN1
phy_ddio_dqoe[1] => phy_ddio_dqoe[1].IN1
phy_ddio_dqoe[2] => phy_ddio_dqoe[2].IN1
phy_ddio_dqoe[3] => phy_ddio_dqoe[3].IN1
phy_ddio_dqoe[4] => phy_ddio_dqoe[4].IN1
phy_ddio_dqoe[5] => phy_ddio_dqoe[5].IN1
phy_ddio_dqoe[6] => phy_ddio_dqoe[6].IN1
phy_ddio_dqoe[7] => phy_ddio_dqoe[7].IN1
phy_ddio_dqoe[8] => phy_ddio_dqoe[8].IN1
phy_ddio_dqoe[9] => phy_ddio_dqoe[9].IN1
phy_ddio_dqoe[10] => phy_ddio_dqoe[10].IN1
phy_ddio_dqoe[11] => phy_ddio_dqoe[11].IN1
phy_ddio_dqoe[12] => phy_ddio_dqoe[12].IN1
phy_ddio_dqoe[13] => phy_ddio_dqoe[13].IN1
phy_ddio_dqoe[14] => phy_ddio_dqoe[14].IN1
phy_ddio_dqoe[15] => phy_ddio_dqoe[15].IN1
phy_ddio_dqoe[16] => ~NO_FANOUT~
phy_ddio_dqoe[17] => ~NO_FANOUT~
phy_ddio_dqoe[18] => phy_ddio_dqoe[18].IN1
phy_ddio_dqoe[19] => phy_ddio_dqoe[19].IN1
phy_ddio_dqoe[20] => phy_ddio_dqoe[20].IN1
phy_ddio_dqoe[21] => phy_ddio_dqoe[21].IN1
phy_ddio_dqoe[22] => phy_ddio_dqoe[22].IN1
phy_ddio_dqoe[23] => phy_ddio_dqoe[23].IN1
phy_ddio_dqoe[24] => phy_ddio_dqoe[24].IN1
phy_ddio_dqoe[25] => phy_ddio_dqoe[25].IN1
phy_ddio_dqoe[26] => phy_ddio_dqoe[26].IN1
phy_ddio_dqoe[27] => phy_ddio_dqoe[27].IN1
phy_ddio_dqoe[28] => phy_ddio_dqoe[28].IN1
phy_ddio_dqoe[29] => phy_ddio_dqoe[29].IN1
phy_ddio_dqoe[30] => phy_ddio_dqoe[30].IN1
phy_ddio_dqoe[31] => phy_ddio_dqoe[31].IN1
phy_ddio_dqoe[32] => phy_ddio_dqoe[32].IN1
phy_ddio_dqoe[33] => phy_ddio_dqoe[33].IN1
phy_ddio_dqoe[34] => ~NO_FANOUT~
phy_ddio_dqoe[35] => ~NO_FANOUT~
phy_ddio_dqoe[36] => phy_ddio_dqoe[36].IN1
phy_ddio_dqoe[37] => phy_ddio_dqoe[37].IN1
phy_ddio_dqoe[38] => phy_ddio_dqoe[38].IN1
phy_ddio_dqoe[39] => phy_ddio_dqoe[39].IN1
phy_ddio_dqoe[40] => phy_ddio_dqoe[40].IN1
phy_ddio_dqoe[41] => phy_ddio_dqoe[41].IN1
phy_ddio_dqoe[42] => phy_ddio_dqoe[42].IN1
phy_ddio_dqoe[43] => phy_ddio_dqoe[43].IN1
phy_ddio_dqoe[44] => phy_ddio_dqoe[44].IN1
phy_ddio_dqoe[45] => phy_ddio_dqoe[45].IN1
phy_ddio_dqoe[46] => phy_ddio_dqoe[46].IN1
phy_ddio_dqoe[47] => phy_ddio_dqoe[47].IN1
phy_ddio_dqoe[48] => phy_ddio_dqoe[48].IN1
phy_ddio_dqoe[49] => phy_ddio_dqoe[49].IN1
phy_ddio_dqoe[50] => phy_ddio_dqoe[50].IN1
phy_ddio_dqoe[51] => phy_ddio_dqoe[51].IN1
phy_ddio_dqoe[52] => ~NO_FANOUT~
phy_ddio_dqoe[53] => ~NO_FANOUT~
phy_ddio_dqoe[54] => phy_ddio_dqoe[54].IN1
phy_ddio_dqoe[55] => phy_ddio_dqoe[55].IN1
phy_ddio_dqoe[56] => phy_ddio_dqoe[56].IN1
phy_ddio_dqoe[57] => phy_ddio_dqoe[57].IN1
phy_ddio_dqoe[58] => phy_ddio_dqoe[58].IN1
phy_ddio_dqoe[59] => phy_ddio_dqoe[59].IN1
phy_ddio_dqoe[60] => phy_ddio_dqoe[60].IN1
phy_ddio_dqoe[61] => phy_ddio_dqoe[61].IN1
phy_ddio_dqoe[62] => phy_ddio_dqoe[62].IN1
phy_ddio_dqoe[63] => phy_ddio_dqoe[63].IN1
phy_ddio_dqoe[64] => phy_ddio_dqoe[64].IN1
phy_ddio_dqoe[65] => phy_ddio_dqoe[65].IN1
phy_ddio_dqoe[66] => phy_ddio_dqoe[66].IN1
phy_ddio_dqoe[67] => phy_ddio_dqoe[67].IN1
phy_ddio_dqoe[68] => phy_ddio_dqoe[68].IN1
phy_ddio_dqoe[69] => phy_ddio_dqoe[69].IN1
phy_ddio_dqoe[70] => ~NO_FANOUT~
phy_ddio_dqoe[71] => ~NO_FANOUT~
phy_ddio_dqoe[72] => ~NO_FANOUT~
phy_ddio_dqoe[73] => ~NO_FANOUT~
phy_ddio_dqoe[74] => ~NO_FANOUT~
phy_ddio_dqoe[75] => ~NO_FANOUT~
phy_ddio_dqoe[76] => ~NO_FANOUT~
phy_ddio_dqoe[77] => ~NO_FANOUT~
phy_ddio_dqoe[78] => ~NO_FANOUT~
phy_ddio_dqoe[79] => ~NO_FANOUT~
phy_ddio_dqoe[80] => ~NO_FANOUT~
phy_ddio_dqoe[81] => ~NO_FANOUT~
phy_ddio_dqoe[82] => ~NO_FANOUT~
phy_ddio_dqoe[83] => ~NO_FANOUT~
phy_ddio_dqoe[84] => ~NO_FANOUT~
phy_ddio_dqoe[85] => ~NO_FANOUT~
phy_ddio_dqoe[86] => ~NO_FANOUT~
phy_ddio_dqoe[87] => ~NO_FANOUT~
phy_ddio_dqoe[88] => ~NO_FANOUT~
phy_ddio_dqoe[89] => ~NO_FANOUT~
capture_strobe_tracking[0] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.capture_strobe_tracking
capture_strobe_tracking[1] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.capture_strobe_tracking
capture_strobe_tracking[2] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.capture_strobe_tracking
capture_strobe_tracking[3] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.capture_strobe_tracking


|ghrd_top|soc_system:soc_system_0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads
reset_n => ~NO_FANOUT~
reset_n_afi_clk => ~NO_FANOUT~
pll_hr_clk => pll_hr_clk.IN25
pll_avl_phy_clk => pll_avl_phy_clk.IN25
pll_afi_clk => ~NO_FANOUT~
pll_mem_clk => pll_mem_clk.IN25
pll_write_clk => pll_write_clk.IN25
phy_ddio_address[0] => phy_ddio_address[0].IN1
phy_ddio_address[1] => phy_ddio_address[1].IN1
phy_ddio_address[2] => phy_ddio_address[2].IN1
phy_ddio_address[3] => phy_ddio_address[3].IN1
phy_ddio_address[4] => phy_ddio_address[4].IN1
phy_ddio_address[5] => phy_ddio_address[5].IN1
phy_ddio_address[6] => phy_ddio_address[6].IN1
phy_ddio_address[7] => phy_ddio_address[7].IN1
phy_ddio_address[8] => phy_ddio_address[8].IN1
phy_ddio_address[9] => phy_ddio_address[9].IN1
phy_ddio_address[10] => phy_ddio_address[10].IN1
phy_ddio_address[11] => phy_ddio_address[11].IN1
phy_ddio_address[12] => phy_ddio_address[12].IN1
phy_ddio_address[13] => phy_ddio_address[13].IN1
phy_ddio_address[14] => phy_ddio_address[14].IN1
phy_ddio_address[15] => phy_ddio_address[15].IN1
phy_ddio_address[16] => phy_ddio_address[16].IN1
phy_ddio_address[17] => phy_ddio_address[17].IN1
phy_ddio_address[18] => phy_ddio_address[18].IN1
phy_ddio_address[19] => phy_ddio_address[19].IN1
phy_ddio_address[20] => phy_ddio_address[20].IN1
phy_ddio_address[21] => phy_ddio_address[21].IN1
phy_ddio_address[22] => phy_ddio_address[22].IN1
phy_ddio_address[23] => phy_ddio_address[23].IN1
phy_ddio_address[24] => phy_ddio_address[24].IN1
phy_ddio_address[25] => phy_ddio_address[25].IN1
phy_ddio_address[26] => phy_ddio_address[26].IN1
phy_ddio_address[27] => phy_ddio_address[27].IN1
phy_ddio_address[28] => phy_ddio_address[28].IN1
phy_ddio_address[29] => phy_ddio_address[29].IN1
phy_ddio_address[30] => phy_ddio_address[30].IN1
phy_ddio_address[31] => phy_ddio_address[31].IN1
phy_ddio_address[32] => phy_ddio_address[32].IN1
phy_ddio_address[33] => phy_ddio_address[33].IN1
phy_ddio_address[34] => phy_ddio_address[34].IN1
phy_ddio_address[35] => phy_ddio_address[35].IN1
phy_ddio_address[36] => phy_ddio_address[36].IN1
phy_ddio_address[37] => phy_ddio_address[37].IN1
phy_ddio_address[38] => phy_ddio_address[38].IN1
phy_ddio_address[39] => phy_ddio_address[39].IN1
phy_ddio_address[40] => phy_ddio_address[40].IN1
phy_ddio_address[41] => phy_ddio_address[41].IN1
phy_ddio_address[42] => phy_ddio_address[42].IN1
phy_ddio_address[43] => phy_ddio_address[43].IN1
phy_ddio_address[44] => phy_ddio_address[44].IN1
phy_ddio_address[45] => phy_ddio_address[45].IN1
phy_ddio_address[46] => phy_ddio_address[46].IN1
phy_ddio_address[47] => phy_ddio_address[47].IN1
phy_ddio_address[48] => phy_ddio_address[48].IN1
phy_ddio_address[49] => phy_ddio_address[49].IN1
phy_ddio_address[50] => phy_ddio_address[50].IN1
phy_ddio_address[51] => phy_ddio_address[51].IN1
phy_ddio_address[52] => phy_ddio_address[52].IN1
phy_ddio_address[53] => phy_ddio_address[53].IN1
phy_ddio_address[54] => phy_ddio_address[54].IN1
phy_ddio_address[55] => phy_ddio_address[55].IN1
phy_ddio_address[56] => phy_ddio_address[56].IN1
phy_ddio_address[57] => phy_ddio_address[57].IN1
phy_ddio_address[58] => phy_ddio_address[58].IN1
phy_ddio_address[59] => phy_ddio_address[59].IN1
dll_delayctrl_in[0] => dll_delayctrl_in[0].IN25
dll_delayctrl_in[1] => dll_delayctrl_in[1].IN25
dll_delayctrl_in[2] => dll_delayctrl_in[2].IN25
dll_delayctrl_in[3] => dll_delayctrl_in[3].IN25
dll_delayctrl_in[4] => dll_delayctrl_in[4].IN25
dll_delayctrl_in[5] => dll_delayctrl_in[5].IN25
dll_delayctrl_in[6] => dll_delayctrl_in[6].IN25
phy_ddio_bank[0] => phy_ddio_bank[0].IN1
phy_ddio_bank[1] => phy_ddio_bank[1].IN1
phy_ddio_bank[2] => phy_ddio_bank[2].IN1
phy_ddio_bank[3] => phy_ddio_bank[3].IN1
phy_ddio_bank[4] => phy_ddio_bank[4].IN1
phy_ddio_bank[5] => phy_ddio_bank[5].IN1
phy_ddio_bank[6] => phy_ddio_bank[6].IN1
phy_ddio_bank[7] => phy_ddio_bank[7].IN1
phy_ddio_bank[8] => phy_ddio_bank[8].IN1
phy_ddio_bank[9] => phy_ddio_bank[9].IN1
phy_ddio_bank[10] => phy_ddio_bank[10].IN1
phy_ddio_bank[11] => phy_ddio_bank[11].IN1
phy_ddio_cs_n[0] => phy_ddio_cs_n[0].IN1
phy_ddio_cs_n[1] => phy_ddio_cs_n[1].IN1
phy_ddio_cs_n[2] => phy_ddio_cs_n[2].IN1
phy_ddio_cs_n[3] => phy_ddio_cs_n[3].IN1
phy_ddio_cke[0] => phy_ddio_cke[0].IN1
phy_ddio_cke[1] => phy_ddio_cke[1].IN1
phy_ddio_cke[2] => phy_ddio_cke[2].IN1
phy_ddio_cke[3] => phy_ddio_cke[3].IN1
phy_ddio_odt[0] => phy_ddio_odt[0].IN1
phy_ddio_odt[1] => phy_ddio_odt[1].IN1
phy_ddio_odt[2] => phy_ddio_odt[2].IN1
phy_ddio_odt[3] => phy_ddio_odt[3].IN1
phy_ddio_we_n[0] => phy_ddio_we_n[0].IN1
phy_ddio_we_n[1] => phy_ddio_we_n[1].IN1
phy_ddio_we_n[2] => phy_ddio_we_n[2].IN1
phy_ddio_we_n[3] => phy_ddio_we_n[3].IN1
phy_ddio_ras_n[0] => phy_ddio_ras_n[0].IN1
phy_ddio_ras_n[1] => phy_ddio_ras_n[1].IN1
phy_ddio_ras_n[2] => phy_ddio_ras_n[2].IN1
phy_ddio_ras_n[3] => phy_ddio_ras_n[3].IN1
phy_ddio_cas_n[0] => phy_ddio_cas_n[0].IN1
phy_ddio_cas_n[1] => phy_ddio_cas_n[1].IN1
phy_ddio_cas_n[2] => phy_ddio_cas_n[2].IN1
phy_ddio_cas_n[3] => phy_ddio_cas_n[3].IN1
phy_ddio_ck[0] => clock_gen[0].mem_ck_hi.IN1
phy_ddio_ck[1] => clock_gen[0].mem_ck_lo.IN1
phy_ddio_ck[2] => ~NO_FANOUT~
phy_ddio_ck[3] => ~NO_FANOUT~
phy_ddio_reset_n[0] => phy_ddio_reset_n[0].IN1
phy_ddio_reset_n[1] => phy_ddio_reset_n[1].IN1
phy_ddio_reset_n[2] => phy_ddio_reset_n[2].IN1
phy_ddio_reset_n[3] => phy_ddio_reset_n[3].IN1
phy_mem_address[0] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[1] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[2] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[3] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[4] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[5] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[6] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[7] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[8] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[9] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[10] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[11] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[12] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[13] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[14] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_bank[0] <= hps_sdram_p0_generic_ddio:ubank_pad.dataout
phy_mem_bank[1] <= hps_sdram_p0_generic_ddio:ubank_pad.dataout
phy_mem_bank[2] <= hps_sdram_p0_generic_ddio:ubank_pad.dataout
phy_mem_cs_n[0] <= hps_sdram_p0_generic_ddio:ucmd_pad.dataout
phy_mem_cke[0] <= hps_sdram_p0_generic_ddio:ucmd_pad.dataout
phy_mem_odt[0] <= hps_sdram_p0_generic_ddio:ucmd_pad.dataout
phy_mem_we_n[0] <= hps_sdram_p0_generic_ddio:ucmd_pad.dataout
phy_mem_ras_n[0] <= hps_sdram_p0_generic_ddio:ucmd_pad.dataout
phy_mem_cas_n[0] <= hps_sdram_p0_generic_ddio:ucmd_pad.dataout
phy_mem_reset_n <= hps_sdram_p0_generic_ddio:ureset_n_pad.dataout
phy_mem_ck[0] <= hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator.dataout
phy_mem_ck_n[0] <= hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator.dataout_b


|ghrd_top|soc_system:soc_system_0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|ghrd_top|soc_system:soc_system_0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|ghrd_top|soc_system:soc_system_0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|ghrd_top|soc_system:soc_system_0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|ghrd_top|soc_system:soc_system_0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|ghrd_top|soc_system:soc_system_0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|ghrd_top|soc_system:soc_system_0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|ghrd_top|soc_system:soc_system_0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|ghrd_top|soc_system:soc_system_0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|ghrd_top|soc_system:soc_system_0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|ghrd_top|soc_system:soc_system_0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|ghrd_top|soc_system:soc_system_0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|ghrd_top|soc_system:soc_system_0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|ghrd_top|soc_system:soc_system_0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|ghrd_top|soc_system:soc_system_0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|ghrd_top|soc_system:soc_system_0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|ghrd_top|soc_system:soc_system_0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|ghrd_top|soc_system:soc_system_0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|ghrd_top|soc_system:soc_system_0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|ghrd_top|soc_system:soc_system_0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|ghrd_top|soc_system:soc_system_0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|ghrd_top|soc_system:soc_system_0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|ghrd_top|soc_system:soc_system_0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|ghrd_top|soc_system:soc_system_0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|ghrd_top|soc_system:soc_system_0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|ghrd_top|soc_system:soc_system_0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad
datain[0] => acblock[0].hr_to_fr_hi.DATAINHI
datain[1] => acblock[0].hr_to_fr_lo.DATAINHI
datain[2] => acblock[0].hr_to_fr_hi.DATAINLO
datain[3] => acblock[0].hr_to_fr_lo.DATAINLO
datain[4] => acblock[1].hr_to_fr_hi.DATAINHI
datain[5] => acblock[1].hr_to_fr_lo.DATAINHI
datain[6] => acblock[1].hr_to_fr_hi.DATAINLO
datain[7] => acblock[1].hr_to_fr_lo.DATAINLO
datain[8] => acblock[2].hr_to_fr_hi.DATAINHI
datain[9] => acblock[2].hr_to_fr_lo.DATAINHI
datain[10] => acblock[2].hr_to_fr_hi.DATAINLO
datain[11] => acblock[2].hr_to_fr_lo.DATAINLO
datain[12] => acblock[3].hr_to_fr_hi.DATAINHI
datain[13] => acblock[3].hr_to_fr_lo.DATAINHI
datain[14] => acblock[3].hr_to_fr_hi.DATAINLO
datain[15] => acblock[3].hr_to_fr_lo.DATAINLO
datain[16] => acblock[4].hr_to_fr_hi.DATAINHI
datain[17] => acblock[4].hr_to_fr_lo.DATAINHI
datain[18] => acblock[4].hr_to_fr_hi.DATAINLO
datain[19] => acblock[4].hr_to_fr_lo.DATAINLO
datain[20] => acblock[5].hr_to_fr_hi.DATAINHI
datain[21] => acblock[5].hr_to_fr_lo.DATAINHI
datain[22] => acblock[5].hr_to_fr_hi.DATAINLO
datain[23] => acblock[5].hr_to_fr_lo.DATAINLO
datain[24] => acblock[6].hr_to_fr_hi.DATAINHI
datain[25] => acblock[6].hr_to_fr_lo.DATAINHI
datain[26] => acblock[6].hr_to_fr_hi.DATAINLO
datain[27] => acblock[6].hr_to_fr_lo.DATAINLO
datain[28] => acblock[7].hr_to_fr_hi.DATAINHI
datain[29] => acblock[7].hr_to_fr_lo.DATAINHI
datain[30] => acblock[7].hr_to_fr_hi.DATAINLO
datain[31] => acblock[7].hr_to_fr_lo.DATAINLO
datain[32] => acblock[8].hr_to_fr_hi.DATAINHI
datain[33] => acblock[8].hr_to_fr_lo.DATAINHI
datain[34] => acblock[8].hr_to_fr_hi.DATAINLO
datain[35] => acblock[8].hr_to_fr_lo.DATAINLO
datain[36] => acblock[9].hr_to_fr_hi.DATAINHI
datain[37] => acblock[9].hr_to_fr_lo.DATAINHI
datain[38] => acblock[9].hr_to_fr_hi.DATAINLO
datain[39] => acblock[9].hr_to_fr_lo.DATAINLO
datain[40] => acblock[10].hr_to_fr_hi.DATAINHI
datain[41] => acblock[10].hr_to_fr_lo.DATAINHI
datain[42] => acblock[10].hr_to_fr_hi.DATAINLO
datain[43] => acblock[10].hr_to_fr_lo.DATAINLO
datain[44] => acblock[11].hr_to_fr_hi.DATAINHI
datain[45] => acblock[11].hr_to_fr_lo.DATAINHI
datain[46] => acblock[11].hr_to_fr_hi.DATAINLO
datain[47] => acblock[11].hr_to_fr_lo.DATAINLO
datain[48] => acblock[12].hr_to_fr_hi.DATAINHI
datain[49] => acblock[12].hr_to_fr_lo.DATAINHI
datain[50] => acblock[12].hr_to_fr_hi.DATAINLO
datain[51] => acblock[12].hr_to_fr_lo.DATAINLO
datain[52] => acblock[13].hr_to_fr_hi.DATAINHI
datain[53] => acblock[13].hr_to_fr_lo.DATAINHI
datain[54] => acblock[13].hr_to_fr_hi.DATAINLO
datain[55] => acblock[13].hr_to_fr_lo.DATAINLO
datain[56] => acblock[14].hr_to_fr_hi.DATAINHI
datain[57] => acblock[14].hr_to_fr_lo.DATAINHI
datain[58] => acblock[14].hr_to_fr_hi.DATAINLO
datain[59] => acblock[14].hr_to_fr_lo.DATAINLO
halfratebypass => acblock[0].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[0].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[1].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[1].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[2].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[2].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[3].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[3].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[4].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[4].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[5].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[5].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[6].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[6].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[7].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[7].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[8].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[8].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[9].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[9].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[10].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[10].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[11].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[11].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[12].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[12].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[13].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[13].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[14].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[14].hr_to_fr_lo.HRBYPASS
dataout[0] <= acblock[0].ddio_out.DATAOUT
dataout[1] <= acblock[1].ddio_out.DATAOUT
dataout[2] <= acblock[2].ddio_out.DATAOUT
dataout[3] <= acblock[3].ddio_out.DATAOUT
dataout[4] <= acblock[4].ddio_out.DATAOUT
dataout[5] <= acblock[5].ddio_out.DATAOUT
dataout[6] <= acblock[6].ddio_out.DATAOUT
dataout[7] <= acblock[7].ddio_out.DATAOUT
dataout[8] <= acblock[8].ddio_out.DATAOUT
dataout[9] <= acblock[9].ddio_out.DATAOUT
dataout[10] <= acblock[10].ddio_out.DATAOUT
dataout[11] <= acblock[11].ddio_out.DATAOUT
dataout[12] <= acblock[12].ddio_out.DATAOUT
dataout[13] <= acblock[13].ddio_out.DATAOUT
dataout[14] <= acblock[14].ddio_out.DATAOUT
clk_hr[0] => acblock[0].hr_to_fr_hi.CLKHI
clk_hr[0] => acblock[0].hr_to_fr_hi.CLKLO
clk_hr[0] => acblock[0].hr_to_fr_hi.MUXSEL
clk_hr[0] => acblock[0].hr_to_fr_lo.CLKHI
clk_hr[0] => acblock[0].hr_to_fr_lo.CLKLO
clk_hr[0] => acblock[0].hr_to_fr_lo.MUXSEL
clk_hr[1] => acblock[1].hr_to_fr_hi.CLKHI
clk_hr[1] => acblock[1].hr_to_fr_hi.CLKLO
clk_hr[1] => acblock[1].hr_to_fr_hi.MUXSEL
clk_hr[1] => acblock[1].hr_to_fr_lo.CLKHI
clk_hr[1] => acblock[1].hr_to_fr_lo.CLKLO
clk_hr[1] => acblock[1].hr_to_fr_lo.MUXSEL
clk_hr[2] => acblock[2].hr_to_fr_hi.CLKHI
clk_hr[2] => acblock[2].hr_to_fr_hi.CLKLO
clk_hr[2] => acblock[2].hr_to_fr_hi.MUXSEL
clk_hr[2] => acblock[2].hr_to_fr_lo.CLKHI
clk_hr[2] => acblock[2].hr_to_fr_lo.CLKLO
clk_hr[2] => acblock[2].hr_to_fr_lo.MUXSEL
clk_hr[3] => acblock[3].hr_to_fr_hi.CLKHI
clk_hr[3] => acblock[3].hr_to_fr_hi.CLKLO
clk_hr[3] => acblock[3].hr_to_fr_hi.MUXSEL
clk_hr[3] => acblock[3].hr_to_fr_lo.CLKHI
clk_hr[3] => acblock[3].hr_to_fr_lo.CLKLO
clk_hr[3] => acblock[3].hr_to_fr_lo.MUXSEL
clk_hr[4] => acblock[4].hr_to_fr_hi.CLKHI
clk_hr[4] => acblock[4].hr_to_fr_hi.CLKLO
clk_hr[4] => acblock[4].hr_to_fr_hi.MUXSEL
clk_hr[4] => acblock[4].hr_to_fr_lo.CLKHI
clk_hr[4] => acblock[4].hr_to_fr_lo.CLKLO
clk_hr[4] => acblock[4].hr_to_fr_lo.MUXSEL
clk_hr[5] => acblock[5].hr_to_fr_hi.CLKHI
clk_hr[5] => acblock[5].hr_to_fr_hi.CLKLO
clk_hr[5] => acblock[5].hr_to_fr_hi.MUXSEL
clk_hr[5] => acblock[5].hr_to_fr_lo.CLKHI
clk_hr[5] => acblock[5].hr_to_fr_lo.CLKLO
clk_hr[5] => acblock[5].hr_to_fr_lo.MUXSEL
clk_hr[6] => acblock[6].hr_to_fr_hi.CLKHI
clk_hr[6] => acblock[6].hr_to_fr_hi.CLKLO
clk_hr[6] => acblock[6].hr_to_fr_hi.MUXSEL
clk_hr[6] => acblock[6].hr_to_fr_lo.CLKHI
clk_hr[6] => acblock[6].hr_to_fr_lo.CLKLO
clk_hr[6] => acblock[6].hr_to_fr_lo.MUXSEL
clk_hr[7] => acblock[7].hr_to_fr_hi.CLKHI
clk_hr[7] => acblock[7].hr_to_fr_hi.CLKLO
clk_hr[7] => acblock[7].hr_to_fr_hi.MUXSEL
clk_hr[7] => acblock[7].hr_to_fr_lo.CLKHI
clk_hr[7] => acblock[7].hr_to_fr_lo.CLKLO
clk_hr[7] => acblock[7].hr_to_fr_lo.MUXSEL
clk_hr[8] => acblock[8].hr_to_fr_hi.CLKHI
clk_hr[8] => acblock[8].hr_to_fr_hi.CLKLO
clk_hr[8] => acblock[8].hr_to_fr_hi.MUXSEL
clk_hr[8] => acblock[8].hr_to_fr_lo.CLKHI
clk_hr[8] => acblock[8].hr_to_fr_lo.CLKLO
clk_hr[8] => acblock[8].hr_to_fr_lo.MUXSEL
clk_hr[9] => acblock[9].hr_to_fr_hi.CLKHI
clk_hr[9] => acblock[9].hr_to_fr_hi.CLKLO
clk_hr[9] => acblock[9].hr_to_fr_hi.MUXSEL
clk_hr[9] => acblock[9].hr_to_fr_lo.CLKHI
clk_hr[9] => acblock[9].hr_to_fr_lo.CLKLO
clk_hr[9] => acblock[9].hr_to_fr_lo.MUXSEL
clk_hr[10] => acblock[10].hr_to_fr_hi.CLKHI
clk_hr[10] => acblock[10].hr_to_fr_hi.CLKLO
clk_hr[10] => acblock[10].hr_to_fr_hi.MUXSEL
clk_hr[10] => acblock[10].hr_to_fr_lo.CLKHI
clk_hr[10] => acblock[10].hr_to_fr_lo.CLKLO
clk_hr[10] => acblock[10].hr_to_fr_lo.MUXSEL
clk_hr[11] => acblock[11].hr_to_fr_hi.CLKHI
clk_hr[11] => acblock[11].hr_to_fr_hi.CLKLO
clk_hr[11] => acblock[11].hr_to_fr_hi.MUXSEL
clk_hr[11] => acblock[11].hr_to_fr_lo.CLKHI
clk_hr[11] => acblock[11].hr_to_fr_lo.CLKLO
clk_hr[11] => acblock[11].hr_to_fr_lo.MUXSEL
clk_hr[12] => acblock[12].hr_to_fr_hi.CLKHI
clk_hr[12] => acblock[12].hr_to_fr_hi.CLKLO
clk_hr[12] => acblock[12].hr_to_fr_hi.MUXSEL
clk_hr[12] => acblock[12].hr_to_fr_lo.CLKHI
clk_hr[12] => acblock[12].hr_to_fr_lo.CLKLO
clk_hr[12] => acblock[12].hr_to_fr_lo.MUXSEL
clk_hr[13] => acblock[13].hr_to_fr_hi.CLKHI
clk_hr[13] => acblock[13].hr_to_fr_hi.CLKLO
clk_hr[13] => acblock[13].hr_to_fr_hi.MUXSEL
clk_hr[13] => acblock[13].hr_to_fr_lo.CLKHI
clk_hr[13] => acblock[13].hr_to_fr_lo.CLKLO
clk_hr[13] => acblock[13].hr_to_fr_lo.MUXSEL
clk_hr[14] => acblock[14].hr_to_fr_hi.CLKHI
clk_hr[14] => acblock[14].hr_to_fr_hi.CLKLO
clk_hr[14] => acblock[14].hr_to_fr_hi.MUXSEL
clk_hr[14] => acblock[14].hr_to_fr_lo.CLKHI
clk_hr[14] => acblock[14].hr_to_fr_lo.CLKLO
clk_hr[14] => acblock[14].hr_to_fr_lo.MUXSEL
clk_fr[0] => acblock[0].ddio_out.CLKHI
clk_fr[0] => acblock[0].ddio_out.CLKLO
clk_fr[0] => acblock[0].ddio_out.MUXSEL
clk_fr[1] => acblock[1].ddio_out.CLKHI
clk_fr[1] => acblock[1].ddio_out.CLKLO
clk_fr[1] => acblock[1].ddio_out.MUXSEL
clk_fr[2] => acblock[2].ddio_out.CLKHI
clk_fr[2] => acblock[2].ddio_out.CLKLO
clk_fr[2] => acblock[2].ddio_out.MUXSEL
clk_fr[3] => acblock[3].ddio_out.CLKHI
clk_fr[3] => acblock[3].ddio_out.CLKLO
clk_fr[3] => acblock[3].ddio_out.MUXSEL
clk_fr[4] => acblock[4].ddio_out.CLKHI
clk_fr[4] => acblock[4].ddio_out.CLKLO
clk_fr[4] => acblock[4].ddio_out.MUXSEL
clk_fr[5] => acblock[5].ddio_out.CLKHI
clk_fr[5] => acblock[5].ddio_out.CLKLO
clk_fr[5] => acblock[5].ddio_out.MUXSEL
clk_fr[6] => acblock[6].ddio_out.CLKHI
clk_fr[6] => acblock[6].ddio_out.CLKLO
clk_fr[6] => acblock[6].ddio_out.MUXSEL
clk_fr[7] => acblock[7].ddio_out.CLKHI
clk_fr[7] => acblock[7].ddio_out.CLKLO
clk_fr[7] => acblock[7].ddio_out.MUXSEL
clk_fr[8] => acblock[8].ddio_out.CLKHI
clk_fr[8] => acblock[8].ddio_out.CLKLO
clk_fr[8] => acblock[8].ddio_out.MUXSEL
clk_fr[9] => acblock[9].ddio_out.CLKHI
clk_fr[9] => acblock[9].ddio_out.CLKLO
clk_fr[9] => acblock[9].ddio_out.MUXSEL
clk_fr[10] => acblock[10].ddio_out.CLKHI
clk_fr[10] => acblock[10].ddio_out.CLKLO
clk_fr[10] => acblock[10].ddio_out.MUXSEL
clk_fr[11] => acblock[11].ddio_out.CLKHI
clk_fr[11] => acblock[11].ddio_out.CLKLO
clk_fr[11] => acblock[11].ddio_out.MUXSEL
clk_fr[12] => acblock[12].ddio_out.CLKHI
clk_fr[12] => acblock[12].ddio_out.CLKLO
clk_fr[12] => acblock[12].ddio_out.MUXSEL
clk_fr[13] => acblock[13].ddio_out.CLKHI
clk_fr[13] => acblock[13].ddio_out.CLKLO
clk_fr[13] => acblock[13].ddio_out.MUXSEL
clk_fr[14] => acblock[14].ddio_out.CLKHI
clk_fr[14] => acblock[14].ddio_out.CLKLO
clk_fr[14] => acblock[14].ddio_out.MUXSEL


|ghrd_top|soc_system:soc_system_0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad
datain[0] => acblock[0].hr_to_fr_hi.DATAINHI
datain[1] => acblock[0].hr_to_fr_lo.DATAINHI
datain[2] => acblock[0].hr_to_fr_hi.DATAINLO
datain[3] => acblock[0].hr_to_fr_lo.DATAINLO
datain[4] => acblock[1].hr_to_fr_hi.DATAINHI
datain[5] => acblock[1].hr_to_fr_lo.DATAINHI
datain[6] => acblock[1].hr_to_fr_hi.DATAINLO
datain[7] => acblock[1].hr_to_fr_lo.DATAINLO
datain[8] => acblock[2].hr_to_fr_hi.DATAINHI
datain[9] => acblock[2].hr_to_fr_lo.DATAINHI
datain[10] => acblock[2].hr_to_fr_hi.DATAINLO
datain[11] => acblock[2].hr_to_fr_lo.DATAINLO
halfratebypass => acblock[0].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[0].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[1].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[1].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[2].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[2].hr_to_fr_lo.HRBYPASS
dataout[0] <= acblock[0].ddio_out.DATAOUT
dataout[1] <= acblock[1].ddio_out.DATAOUT
dataout[2] <= acblock[2].ddio_out.DATAOUT
clk_hr[0] => acblock[0].hr_to_fr_hi.CLKHI
clk_hr[0] => acblock[0].hr_to_fr_hi.CLKLO
clk_hr[0] => acblock[0].hr_to_fr_hi.MUXSEL
clk_hr[0] => acblock[0].hr_to_fr_lo.CLKHI
clk_hr[0] => acblock[0].hr_to_fr_lo.CLKLO
clk_hr[0] => acblock[0].hr_to_fr_lo.MUXSEL
clk_hr[1] => acblock[1].hr_to_fr_hi.CLKHI
clk_hr[1] => acblock[1].hr_to_fr_hi.CLKLO
clk_hr[1] => acblock[1].hr_to_fr_hi.MUXSEL
clk_hr[1] => acblock[1].hr_to_fr_lo.CLKHI
clk_hr[1] => acblock[1].hr_to_fr_lo.CLKLO
clk_hr[1] => acblock[1].hr_to_fr_lo.MUXSEL
clk_hr[2] => acblock[2].hr_to_fr_hi.CLKHI
clk_hr[2] => acblock[2].hr_to_fr_hi.CLKLO
clk_hr[2] => acblock[2].hr_to_fr_hi.MUXSEL
clk_hr[2] => acblock[2].hr_to_fr_lo.CLKHI
clk_hr[2] => acblock[2].hr_to_fr_lo.CLKLO
clk_hr[2] => acblock[2].hr_to_fr_lo.MUXSEL
clk_fr[0] => acblock[0].ddio_out.CLKHI
clk_fr[0] => acblock[0].ddio_out.CLKLO
clk_fr[0] => acblock[0].ddio_out.MUXSEL
clk_fr[1] => acblock[1].ddio_out.CLKHI
clk_fr[1] => acblock[1].ddio_out.CLKLO
clk_fr[1] => acblock[1].ddio_out.MUXSEL
clk_fr[2] => acblock[2].ddio_out.CLKHI
clk_fr[2] => acblock[2].ddio_out.CLKLO
clk_fr[2] => acblock[2].ddio_out.MUXSEL


|ghrd_top|soc_system:soc_system_0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad
datain[0] => acblock[0].hr_to_fr_hi.DATAINHI
datain[1] => acblock[0].hr_to_fr_lo.DATAINHI
datain[2] => acblock[0].hr_to_fr_hi.DATAINLO
datain[3] => acblock[0].hr_to_fr_lo.DATAINLO
datain[4] => acblock[1].hr_to_fr_hi.DATAINHI
datain[5] => acblock[1].hr_to_fr_lo.DATAINHI
datain[6] => acblock[1].hr_to_fr_hi.DATAINLO
datain[7] => acblock[1].hr_to_fr_lo.DATAINLO
datain[8] => acblock[2].hr_to_fr_hi.DATAINHI
datain[9] => acblock[2].hr_to_fr_lo.DATAINHI
datain[10] => acblock[2].hr_to_fr_hi.DATAINLO
datain[11] => acblock[2].hr_to_fr_lo.DATAINLO
datain[12] => acblock[3].hr_to_fr_hi.DATAINHI
datain[13] => acblock[3].hr_to_fr_lo.DATAINHI
datain[14] => acblock[3].hr_to_fr_hi.DATAINLO
datain[15] => acblock[3].hr_to_fr_lo.DATAINLO
datain[16] => acblock[4].hr_to_fr_hi.DATAINHI
datain[17] => acblock[4].hr_to_fr_lo.DATAINHI
datain[18] => acblock[4].hr_to_fr_hi.DATAINLO
datain[19] => acblock[4].hr_to_fr_lo.DATAINLO
datain[20] => acblock[5].hr_to_fr_hi.DATAINHI
datain[21] => acblock[5].hr_to_fr_lo.DATAINHI
datain[22] => acblock[5].hr_to_fr_hi.DATAINLO
datain[23] => acblock[5].hr_to_fr_lo.DATAINLO
halfratebypass => acblock[0].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[0].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[1].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[1].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[2].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[2].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[3].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[3].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[4].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[4].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[5].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[5].hr_to_fr_lo.HRBYPASS
dataout[0] <= acblock[0].ddio_out.DATAOUT
dataout[1] <= acblock[1].ddio_out.DATAOUT
dataout[2] <= acblock[2].ddio_out.DATAOUT
dataout[3] <= acblock[3].ddio_out.DATAOUT
dataout[4] <= acblock[4].ddio_out.DATAOUT
dataout[5] <= acblock[5].ddio_out.DATAOUT
clk_hr[0] => acblock[0].hr_to_fr_hi.CLKHI
clk_hr[0] => acblock[0].hr_to_fr_hi.CLKLO
clk_hr[0] => acblock[0].hr_to_fr_hi.MUXSEL
clk_hr[0] => acblock[0].hr_to_fr_lo.CLKHI
clk_hr[0] => acblock[0].hr_to_fr_lo.CLKLO
clk_hr[0] => acblock[0].hr_to_fr_lo.MUXSEL
clk_hr[1] => acblock[1].hr_to_fr_hi.CLKHI
clk_hr[1] => acblock[1].hr_to_fr_hi.CLKLO
clk_hr[1] => acblock[1].hr_to_fr_hi.MUXSEL
clk_hr[1] => acblock[1].hr_to_fr_lo.CLKHI
clk_hr[1] => acblock[1].hr_to_fr_lo.CLKLO
clk_hr[1] => acblock[1].hr_to_fr_lo.MUXSEL
clk_hr[2] => acblock[2].hr_to_fr_hi.CLKHI
clk_hr[2] => acblock[2].hr_to_fr_hi.CLKLO
clk_hr[2] => acblock[2].hr_to_fr_hi.MUXSEL
clk_hr[2] => acblock[2].hr_to_fr_lo.CLKHI
clk_hr[2] => acblock[2].hr_to_fr_lo.CLKLO
clk_hr[2] => acblock[2].hr_to_fr_lo.MUXSEL
clk_hr[3] => acblock[3].hr_to_fr_hi.CLKHI
clk_hr[3] => acblock[3].hr_to_fr_hi.CLKLO
clk_hr[3] => acblock[3].hr_to_fr_hi.MUXSEL
clk_hr[3] => acblock[3].hr_to_fr_lo.CLKHI
clk_hr[3] => acblock[3].hr_to_fr_lo.CLKLO
clk_hr[3] => acblock[3].hr_to_fr_lo.MUXSEL
clk_hr[4] => acblock[4].hr_to_fr_hi.CLKHI
clk_hr[4] => acblock[4].hr_to_fr_hi.CLKLO
clk_hr[4] => acblock[4].hr_to_fr_hi.MUXSEL
clk_hr[4] => acblock[4].hr_to_fr_lo.CLKHI
clk_hr[4] => acblock[4].hr_to_fr_lo.CLKLO
clk_hr[4] => acblock[4].hr_to_fr_lo.MUXSEL
clk_hr[5] => acblock[5].hr_to_fr_hi.CLKHI
clk_hr[5] => acblock[5].hr_to_fr_hi.CLKLO
clk_hr[5] => acblock[5].hr_to_fr_hi.MUXSEL
clk_hr[5] => acblock[5].hr_to_fr_lo.CLKHI
clk_hr[5] => acblock[5].hr_to_fr_lo.CLKLO
clk_hr[5] => acblock[5].hr_to_fr_lo.MUXSEL
clk_fr[0] => acblock[0].ddio_out.CLKHI
clk_fr[0] => acblock[0].ddio_out.CLKLO
clk_fr[0] => acblock[0].ddio_out.MUXSEL
clk_fr[1] => acblock[1].ddio_out.CLKHI
clk_fr[1] => acblock[1].ddio_out.CLKLO
clk_fr[1] => acblock[1].ddio_out.MUXSEL
clk_fr[2] => acblock[2].ddio_out.CLKHI
clk_fr[2] => acblock[2].ddio_out.CLKLO
clk_fr[2] => acblock[2].ddio_out.MUXSEL
clk_fr[3] => acblock[3].ddio_out.CLKHI
clk_fr[3] => acblock[3].ddio_out.CLKLO
clk_fr[3] => acblock[3].ddio_out.MUXSEL
clk_fr[4] => acblock[4].ddio_out.CLKHI
clk_fr[4] => acblock[4].ddio_out.CLKLO
clk_fr[4] => acblock[4].ddio_out.MUXSEL
clk_fr[5] => acblock[5].ddio_out.CLKHI
clk_fr[5] => acblock[5].ddio_out.CLKLO
clk_fr[5] => acblock[5].ddio_out.MUXSEL


|ghrd_top|soc_system:soc_system_0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad
datain[0] => acblock[0].hr_to_fr_hi.DATAINHI
datain[1] => acblock[0].hr_to_fr_lo.DATAINHI
datain[2] => acblock[0].hr_to_fr_hi.DATAINLO
datain[3] => acblock[0].hr_to_fr_lo.DATAINLO
halfratebypass => acblock[0].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[0].hr_to_fr_lo.HRBYPASS
dataout[0] <= acblock[0].ddio_out.DATAOUT
clk_hr[0] => acblock[0].hr_to_fr_hi.CLKHI
clk_hr[0] => acblock[0].hr_to_fr_hi.CLKLO
clk_hr[0] => acblock[0].hr_to_fr_hi.MUXSEL
clk_hr[0] => acblock[0].hr_to_fr_lo.CLKHI
clk_hr[0] => acblock[0].hr_to_fr_lo.CLKLO
clk_hr[0] => acblock[0].hr_to_fr_lo.MUXSEL
clk_fr[0] => acblock[0].ddio_out.CLKHI
clk_fr[0] => acblock[0].ddio_out.CLKLO
clk_fr[0] => acblock[0].ddio_out.MUXSEL


|ghrd_top|soc_system:soc_system_0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
datain_h[0] => ddio_out_uqe:auto_generated.datain_h[0]
datain_l[0] => ddio_out_uqe:auto_generated.datain_l[0]
outclock => ddio_out_uqe:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_uqe:auto_generated.dataout[0]
oe_out[0] <= <GND>


|ghrd_top|soc_system:soc_system_0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|ghrd_top|soc_system:soc_system_0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator
datain[0] => pseudo_diffa_0.DATA
dataout[0] <= obufa_0.OUT
dataout_b[0] <= obuf_ba_0.OUT


|ghrd_top|soc_system:soc_system_0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs
core_clock_in => core_clock_in.IN1
reset_n_core_clock_in => reset_n_core_clock_in.IN1
fr_clock_in => fr_clock_in.IN1
hr_clock_in => hr_clock_in.IN1
write_strobe_clock_in => write_strobe_clock_in.IN1
write_strobe[0] => write_strobe[0].IN1
write_strobe[1] => write_strobe[1].IN1
write_strobe[2] => write_strobe[2].IN1
write_strobe[3] => write_strobe[3].IN1
strobe_ena_hr_clock_in => strobe_ena_hr_clock_in.IN1
capture_strobe_tracking <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.capture_strobe_tracking
read_write_data_io[0] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[1] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[2] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[3] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[4] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[5] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[6] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[7] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
write_oe_in[0] => write_oe_in[0].IN1
write_oe_in[1] => write_oe_in[1].IN1
write_oe_in[2] => write_oe_in[2].IN1
write_oe_in[3] => write_oe_in[3].IN1
write_oe_in[4] => write_oe_in[4].IN1
write_oe_in[5] => write_oe_in[5].IN1
write_oe_in[6] => write_oe_in[6].IN1
write_oe_in[7] => write_oe_in[7].IN1
write_oe_in[8] => write_oe_in[8].IN1
write_oe_in[9] => write_oe_in[9].IN1
write_oe_in[10] => write_oe_in[10].IN1
write_oe_in[11] => write_oe_in[11].IN1
write_oe_in[12] => write_oe_in[12].IN1
write_oe_in[13] => write_oe_in[13].IN1
write_oe_in[14] => write_oe_in[14].IN1
write_oe_in[15] => write_oe_in[15].IN1
strobe_io <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.strobe_io
output_strobe_ena[0] => output_strobe_ena[0].IN1
output_strobe_ena[1] => output_strobe_ena[1].IN1
strobe_n_io <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.strobe_n_io
oct_ena_in[0] => oct_ena_in[0].IN1
oct_ena_in[1] => oct_ena_in[1].IN1
read_data_out[0] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[1] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[2] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[3] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[4] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[5] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[6] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[7] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[8] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[9] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[10] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[11] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[12] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[13] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[14] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[15] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[16] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[17] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[18] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[19] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[20] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[21] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[22] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[23] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[24] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[25] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[26] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[27] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[28] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[29] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[30] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[31] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
capture_strobe_out <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.capture_strobe_out
write_data_in[0] => write_data_in[0].IN1
write_data_in[1] => write_data_in[1].IN1
write_data_in[2] => write_data_in[2].IN1
write_data_in[3] => write_data_in[3].IN1
write_data_in[4] => write_data_in[4].IN1
write_data_in[5] => write_data_in[5].IN1
write_data_in[6] => write_data_in[6].IN1
write_data_in[7] => write_data_in[7].IN1
write_data_in[8] => write_data_in[8].IN1
write_data_in[9] => write_data_in[9].IN1
write_data_in[10] => write_data_in[10].IN1
write_data_in[11] => write_data_in[11].IN1
write_data_in[12] => write_data_in[12].IN1
write_data_in[13] => write_data_in[13].IN1
write_data_in[14] => write_data_in[14].IN1
write_data_in[15] => write_data_in[15].IN1
write_data_in[16] => write_data_in[16].IN1
write_data_in[17] => write_data_in[17].IN1
write_data_in[18] => write_data_in[18].IN1
write_data_in[19] => write_data_in[19].IN1
write_data_in[20] => write_data_in[20].IN1
write_data_in[21] => write_data_in[21].IN1
write_data_in[22] => write_data_in[22].IN1
write_data_in[23] => write_data_in[23].IN1
write_data_in[24] => write_data_in[24].IN1
write_data_in[25] => write_data_in[25].IN1
write_data_in[26] => write_data_in[26].IN1
write_data_in[27] => write_data_in[27].IN1
write_data_in[28] => write_data_in[28].IN1
write_data_in[29] => write_data_in[29].IN1
write_data_in[30] => write_data_in[30].IN1
write_data_in[31] => write_data_in[31].IN1
extra_write_data_in[0] => extra_write_data_in[0].IN1
extra_write_data_in[1] => extra_write_data_in[1].IN1
extra_write_data_in[2] => extra_write_data_in[2].IN1
extra_write_data_in[3] => extra_write_data_in[3].IN1
extra_write_data_out[0] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.extra_write_data_out
parallelterminationcontrol_in[0] => parallelterminationcontrol_in[0].IN1
parallelterminationcontrol_in[1] => parallelterminationcontrol_in[1].IN1
parallelterminationcontrol_in[2] => parallelterminationcontrol_in[2].IN1
parallelterminationcontrol_in[3] => parallelterminationcontrol_in[3].IN1
parallelterminationcontrol_in[4] => parallelterminationcontrol_in[4].IN1
parallelterminationcontrol_in[5] => parallelterminationcontrol_in[5].IN1
parallelterminationcontrol_in[6] => parallelterminationcontrol_in[6].IN1
parallelterminationcontrol_in[7] => parallelterminationcontrol_in[7].IN1
parallelterminationcontrol_in[8] => parallelterminationcontrol_in[8].IN1
parallelterminationcontrol_in[9] => parallelterminationcontrol_in[9].IN1
parallelterminationcontrol_in[10] => parallelterminationcontrol_in[10].IN1
parallelterminationcontrol_in[11] => parallelterminationcontrol_in[11].IN1
parallelterminationcontrol_in[12] => parallelterminationcontrol_in[12].IN1
parallelterminationcontrol_in[13] => parallelterminationcontrol_in[13].IN1
parallelterminationcontrol_in[14] => parallelterminationcontrol_in[14].IN1
parallelterminationcontrol_in[15] => parallelterminationcontrol_in[15].IN1
seriesterminationcontrol_in[0] => seriesterminationcontrol_in[0].IN1
seriesterminationcontrol_in[1] => seriesterminationcontrol_in[1].IN1
seriesterminationcontrol_in[2] => seriesterminationcontrol_in[2].IN1
seriesterminationcontrol_in[3] => seriesterminationcontrol_in[3].IN1
seriesterminationcontrol_in[4] => seriesterminationcontrol_in[4].IN1
seriesterminationcontrol_in[5] => seriesterminationcontrol_in[5].IN1
seriesterminationcontrol_in[6] => seriesterminationcontrol_in[6].IN1
seriesterminationcontrol_in[7] => seriesterminationcontrol_in[7].IN1
seriesterminationcontrol_in[8] => seriesterminationcontrol_in[8].IN1
seriesterminationcontrol_in[9] => seriesterminationcontrol_in[9].IN1
seriesterminationcontrol_in[10] => seriesterminationcontrol_in[10].IN1
seriesterminationcontrol_in[11] => seriesterminationcontrol_in[11].IN1
seriesterminationcontrol_in[12] => seriesterminationcontrol_in[12].IN1
seriesterminationcontrol_in[13] => seriesterminationcontrol_in[13].IN1
seriesterminationcontrol_in[14] => seriesterminationcontrol_in[14].IN1
seriesterminationcontrol_in[15] => seriesterminationcontrol_in[15].IN1
config_data_in => config_data_in.IN1
config_update => config_update.IN1
config_dqs_ena => config_dqs_ena.IN1
config_io_ena[0] => config_io_ena[0].IN1
config_io_ena[1] => config_io_ena[1].IN1
config_io_ena[2] => config_io_ena[2].IN1
config_io_ena[3] => config_io_ena[3].IN1
config_io_ena[4] => config_io_ena[4].IN1
config_io_ena[5] => config_io_ena[5].IN1
config_io_ena[6] => config_io_ena[6].IN1
config_io_ena[7] => config_io_ena[7].IN1
config_extra_io_ena[0] => config_extra_io_ena[0].IN1
config_dqs_io_ena => config_dqs_io_ena.IN1
config_clock_in => config_clock_in.IN1
lfifo_rdata_en[0] => lfifo_rdata_en[0].IN1
lfifo_rdata_en[1] => lfifo_rdata_en[1].IN1
lfifo_rdata_en_full[0] => lfifo_rdata_en_full[0].IN1
lfifo_rdata_en_full[1] => lfifo_rdata_en_full[1].IN1
lfifo_rd_latency[0] => lfifo_rd_latency[0].IN1
lfifo_rd_latency[1] => lfifo_rd_latency[1].IN1
lfifo_rd_latency[2] => lfifo_rd_latency[2].IN1
lfifo_rd_latency[3] => lfifo_rd_latency[3].IN1
lfifo_rd_latency[4] => lfifo_rd_latency[4].IN1
lfifo_reset_n => lfifo_reset_n.IN1
lfifo_rdata_valid <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.lfifo_rdata_valid
vfifo_qvld[0] => vfifo_qvld[0].IN1
vfifo_qvld[1] => vfifo_qvld[1].IN1
vfifo_inc_wr_ptr[0] => vfifo_inc_wr_ptr[0].IN1
vfifo_inc_wr_ptr[1] => vfifo_inc_wr_ptr[1].IN1
vfifo_reset_n => vfifo_reset_n.IN1
rfifo_reset_n => rfifo_reset_n.IN1
dll_delayctrl_in[0] => dll_delayctrl_in[0].IN1
dll_delayctrl_in[1] => dll_delayctrl_in[1].IN1
dll_delayctrl_in[2] => dll_delayctrl_in[2].IN1
dll_delayctrl_in[3] => dll_delayctrl_in[3].IN1
dll_delayctrl_in[4] => dll_delayctrl_in[4].IN1
dll_delayctrl_in[5] => dll_delayctrl_in[5].IN1
dll_delayctrl_in[6] => dll_delayctrl_in[6].IN1


|ghrd_top|soc_system:soc_system_0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
dll_delayctrl_in[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_delayctrl_in[0] => dqs_delay_chain.DELAYCTRLIN
dll_delayctrl_in[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_delayctrl_in[1] => dqs_delay_chain.DELAYCTRLIN1
dll_delayctrl_in[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_delayctrl_in[2] => dqs_delay_chain.DELAYCTRLIN2
dll_delayctrl_in[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_delayctrl_in[3] => dqs_delay_chain.DELAYCTRLIN3
dll_delayctrl_in[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_delayctrl_in[4] => dqs_delay_chain.DELAYCTRLIN4
dll_delayctrl_in[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_delayctrl_in[5] => dqs_delay_chain.DELAYCTRLIN5
dll_delayctrl_in[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
dll_delayctrl_in[6] => dqs_delay_chain.DELAYCTRLIN6
dll_offsetdelay_in[0] => ~NO_FANOUT~
dll_offsetdelay_in[1] => ~NO_FANOUT~
dll_offsetdelay_in[2] => ~NO_FANOUT~
dll_offsetdelay_in[3] => ~NO_FANOUT~
dll_offsetdelay_in[4] => ~NO_FANOUT~
dll_offsetdelay_in[5] => ~NO_FANOUT~
dll_offsetdelay_in[6] => ~NO_FANOUT~
capture_strobe_in => ~NO_FANOUT~
capture_strobe_n_in => ~NO_FANOUT~
capture_strobe_ena[0] => ~NO_FANOUT~
capture_strobe_out <= <GND>
output_strobe_ena[0] => hr_to_fr_os_oe.DATAINHI
output_strobe_ena[1] => hr_to_fr_os_oe.DATAINLO
output_strobe_out <= <GND>
output_strobe_n_out <= <VCC>
oct_ena_in[0] => hr_to_fr_os_oct.DATAINHI
oct_ena_in[1] => hr_to_fr_os_oct.DATAINLO
strobe_io <> obuf_os_0
strobe_n_io <> obuf_os_bar_0
core_clock_in => ~NO_FANOUT~
fr_clock_in => leveling_delay_chain_dq.I_CLK_IN
hr_clock_in => leveling_delay_chain_hr.I_CLK_IN
dr_clock_in => ~NO_FANOUT~
strobe_ena_hr_clock_in => ~NO_FANOUT~
write_strobe_clock_in => leveling_delay_chain_dqs.I_CLK_IN
write_strobe[0] => hr_to_fr_os_hi.DATAINHI
write_strobe[1] => hr_to_fr_os_lo.DATAINHI
write_strobe[2] => hr_to_fr_os_hi.DATAINLO
write_strobe[3] => hr_to_fr_os_lo.DATAINLO
reset_n_core_clock_in => ~NO_FANOUT~
parallelterminationcontrol_in[0] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => obuf_os_0.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[1] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => obuf_os_0.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[2] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => obuf_os_0.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[3] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => obuf_os_0.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[4] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => obuf_os_0.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[5] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => obuf_os_0.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[6] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => obuf_os_0.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[7] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => obuf_os_0.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[8] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => obuf_os_0.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[9] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => obuf_os_0.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[10] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => obuf_os_0.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[11] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => obuf_os_0.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[12] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => obuf_os_0.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[13] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => obuf_os_0.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[14] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => obuf_os_0.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[15] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => obuf_os_0.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN15
seriesterminationcontrol_in[0] => obuf_os_bar_0.CONTROLIN
seriesterminationcontrol_in[0] => obuf_os_0.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[0].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[1].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[2].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[3].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[4].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[5].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[6].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[7].data_out.CONTROLIN
seriesterminationcontrol_in[0] => extra_output_pad_gen[0].obuf_1.CONTROLIN
seriesterminationcontrol_in[1] => obuf_os_bar_0.CONTROLIN1
seriesterminationcontrol_in[1] => obuf_os_0.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[0].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[1].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[2].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[3].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[4].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[5].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[6].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[7].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => extra_output_pad_gen[0].obuf_1.CONTROLIN1
seriesterminationcontrol_in[2] => obuf_os_bar_0.CONTROLIN2
seriesterminationcontrol_in[2] => obuf_os_0.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[0].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[1].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[2].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[3].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[4].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[5].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[6].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[7].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => extra_output_pad_gen[0].obuf_1.CONTROLIN2
seriesterminationcontrol_in[3] => obuf_os_bar_0.CONTROLIN3
seriesterminationcontrol_in[3] => obuf_os_0.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[0].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[1].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[2].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[3].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[4].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[5].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[6].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[7].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => extra_output_pad_gen[0].obuf_1.CONTROLIN3
seriesterminationcontrol_in[4] => obuf_os_bar_0.CONTROLIN4
seriesterminationcontrol_in[4] => obuf_os_0.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[0].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[1].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[2].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[3].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[4].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[5].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[6].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[7].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => extra_output_pad_gen[0].obuf_1.CONTROLIN4
seriesterminationcontrol_in[5] => obuf_os_bar_0.CONTROLIN5
seriesterminationcontrol_in[5] => obuf_os_0.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[0].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[1].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[2].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[3].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[4].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[5].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[6].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[7].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => extra_output_pad_gen[0].obuf_1.CONTROLIN5
seriesterminationcontrol_in[6] => obuf_os_bar_0.CONTROLIN6
seriesterminationcontrol_in[6] => obuf_os_0.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[0].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[1].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[2].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[3].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[4].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[5].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[6].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[7].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => extra_output_pad_gen[0].obuf_1.CONTROLIN6
seriesterminationcontrol_in[7] => obuf_os_bar_0.CONTROLIN7
seriesterminationcontrol_in[7] => obuf_os_0.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[0].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[1].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[2].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[3].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[4].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[5].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[6].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[7].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => extra_output_pad_gen[0].obuf_1.CONTROLIN7
seriesterminationcontrol_in[8] => obuf_os_bar_0.CONTROLIN8
seriesterminationcontrol_in[8] => obuf_os_0.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[0].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[1].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[2].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[3].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[4].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[5].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[6].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[7].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => extra_output_pad_gen[0].obuf_1.CONTROLIN8
seriesterminationcontrol_in[9] => obuf_os_bar_0.CONTROLIN9
seriesterminationcontrol_in[9] => obuf_os_0.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[0].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[1].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[2].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[3].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[4].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[5].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[6].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[7].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => extra_output_pad_gen[0].obuf_1.CONTROLIN9
seriesterminationcontrol_in[10] => obuf_os_bar_0.CONTROLIN10
seriesterminationcontrol_in[10] => obuf_os_0.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[0].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[1].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[2].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[3].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[4].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[5].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[6].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[7].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => extra_output_pad_gen[0].obuf_1.CONTROLIN10
seriesterminationcontrol_in[11] => obuf_os_bar_0.CONTROLIN11
seriesterminationcontrol_in[11] => obuf_os_0.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[0].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[1].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[2].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[3].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[4].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[5].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[6].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[7].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => extra_output_pad_gen[0].obuf_1.CONTROLIN11
seriesterminationcontrol_in[12] => obuf_os_bar_0.CONTROLIN12
seriesterminationcontrol_in[12] => obuf_os_0.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[0].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[1].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[2].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[3].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[4].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[5].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[6].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[7].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => extra_output_pad_gen[0].obuf_1.CONTROLIN12
seriesterminationcontrol_in[13] => obuf_os_bar_0.CONTROLIN13
seriesterminationcontrol_in[13] => obuf_os_0.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[0].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[1].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[2].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[3].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[4].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[5].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[6].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[7].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => extra_output_pad_gen[0].obuf_1.CONTROLIN13
seriesterminationcontrol_in[14] => obuf_os_bar_0.CONTROLIN14
seriesterminationcontrol_in[14] => obuf_os_0.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[0].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[1].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[2].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[3].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[4].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[5].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[6].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[7].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => extra_output_pad_gen[0].obuf_1.CONTROLIN14
seriesterminationcontrol_in[15] => obuf_os_bar_0.CONTROLIN15
seriesterminationcontrol_in[15] => obuf_os_0.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[0].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[1].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[2].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[3].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[4].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[5].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[6].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[7].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => extra_output_pad_gen[0].obuf_1.CONTROLIN15
read_data_in[0] => ~NO_FANOUT~
read_data_in[1] => ~NO_FANOUT~
read_data_in[2] => ~NO_FANOUT~
read_data_in[3] => ~NO_FANOUT~
read_data_in[4] => ~NO_FANOUT~
read_data_in[5] => ~NO_FANOUT~
read_data_in[6] => ~NO_FANOUT~
read_data_in[7] => ~NO_FANOUT~
write_data_out[0] <= <GND>
write_data_out[1] <= <GND>
write_data_out[2] <= <GND>
write_data_out[3] <= <GND>
write_data_out[4] <= <GND>
write_data_out[5] <= <GND>
write_data_out[6] <= <GND>
write_data_out[7] <= <GND>
read_write_data_io[0] <> pad_gen[0].data_out
read_write_data_io[1] <> pad_gen[1].data_out
read_write_data_io[2] <> pad_gen[2].data_out
read_write_data_io[3] <> pad_gen[3].data_out
read_write_data_io[4] <> pad_gen[4].data_out
read_write_data_io[5] <> pad_gen[5].data_out
read_write_data_io[6] <> pad_gen[6].data_out
read_write_data_io[7] <> pad_gen[7].data_out
write_oe_in[0] => output_path_gen[0].hr_to_fr_oe.DATAINHI
write_oe_in[1] => output_path_gen[0].hr_to_fr_oe.DATAINLO
write_oe_in[2] => output_path_gen[1].hr_to_fr_oe.DATAINHI
write_oe_in[3] => output_path_gen[1].hr_to_fr_oe.DATAINLO
write_oe_in[4] => output_path_gen[2].hr_to_fr_oe.DATAINHI
write_oe_in[5] => output_path_gen[2].hr_to_fr_oe.DATAINLO
write_oe_in[6] => output_path_gen[3].hr_to_fr_oe.DATAINHI
write_oe_in[7] => output_path_gen[3].hr_to_fr_oe.DATAINLO
write_oe_in[8] => output_path_gen[4].hr_to_fr_oe.DATAINHI
write_oe_in[9] => output_path_gen[4].hr_to_fr_oe.DATAINLO
write_oe_in[10] => output_path_gen[5].hr_to_fr_oe.DATAINHI
write_oe_in[11] => output_path_gen[5].hr_to_fr_oe.DATAINLO
write_oe_in[12] => output_path_gen[6].hr_to_fr_oe.DATAINHI
write_oe_in[13] => output_path_gen[6].hr_to_fr_oe.DATAINLO
write_oe_in[14] => output_path_gen[7].hr_to_fr_oe.DATAINHI
write_oe_in[15] => output_path_gen[7].hr_to_fr_oe.DATAINLO
read_data_out[0] <= input_path_gen[0].read_fifo.O_DOUT
read_data_out[1] <= input_path_gen[0].read_fifo.O_DOUT1
read_data_out[2] <= input_path_gen[0].read_fifo.O_DOUT2
read_data_out[3] <= input_path_gen[0].read_fifo.O_DOUT3
read_data_out[4] <= input_path_gen[1].read_fifo.O_DOUT
read_data_out[5] <= input_path_gen[1].read_fifo.O_DOUT1
read_data_out[6] <= input_path_gen[1].read_fifo.O_DOUT2
read_data_out[7] <= input_path_gen[1].read_fifo.O_DOUT3
read_data_out[8] <= input_path_gen[2].read_fifo.O_DOUT
read_data_out[9] <= input_path_gen[2].read_fifo.O_DOUT1
read_data_out[10] <= input_path_gen[2].read_fifo.O_DOUT2
read_data_out[11] <= input_path_gen[2].read_fifo.O_DOUT3
read_data_out[12] <= input_path_gen[3].read_fifo.O_DOUT
read_data_out[13] <= input_path_gen[3].read_fifo.O_DOUT1
read_data_out[14] <= input_path_gen[3].read_fifo.O_DOUT2
read_data_out[15] <= input_path_gen[3].read_fifo.O_DOUT3
read_data_out[16] <= input_path_gen[4].read_fifo.O_DOUT
read_data_out[17] <= input_path_gen[4].read_fifo.O_DOUT1
read_data_out[18] <= input_path_gen[4].read_fifo.O_DOUT2
read_data_out[19] <= input_path_gen[4].read_fifo.O_DOUT3
read_data_out[20] <= input_path_gen[5].read_fifo.O_DOUT
read_data_out[21] <= input_path_gen[5].read_fifo.O_DOUT1
read_data_out[22] <= input_path_gen[5].read_fifo.O_DOUT2
read_data_out[23] <= input_path_gen[5].read_fifo.O_DOUT3
read_data_out[24] <= input_path_gen[6].read_fifo.O_DOUT
read_data_out[25] <= input_path_gen[6].read_fifo.O_DOUT1
read_data_out[26] <= input_path_gen[6].read_fifo.O_DOUT2
read_data_out[27] <= input_path_gen[6].read_fifo.O_DOUT3
read_data_out[28] <= input_path_gen[7].read_fifo.O_DOUT
read_data_out[29] <= input_path_gen[7].read_fifo.O_DOUT1
read_data_out[30] <= input_path_gen[7].read_fifo.O_DOUT2
read_data_out[31] <= input_path_gen[7].read_fifo.O_DOUT3
write_data_in[0] => output_path_gen[0].hr_to_fr_hi.DATAINHI
write_data_in[1] => output_path_gen[0].hr_to_fr_lo.DATAINHI
write_data_in[2] => output_path_gen[0].hr_to_fr_hi.DATAINLO
write_data_in[3] => output_path_gen[0].hr_to_fr_lo.DATAINLO
write_data_in[4] => output_path_gen[1].hr_to_fr_hi.DATAINHI
write_data_in[5] => output_path_gen[1].hr_to_fr_lo.DATAINHI
write_data_in[6] => output_path_gen[1].hr_to_fr_hi.DATAINLO
write_data_in[7] => output_path_gen[1].hr_to_fr_lo.DATAINLO
write_data_in[8] => output_path_gen[2].hr_to_fr_hi.DATAINHI
write_data_in[9] => output_path_gen[2].hr_to_fr_lo.DATAINHI
write_data_in[10] => output_path_gen[2].hr_to_fr_hi.DATAINLO
write_data_in[11] => output_path_gen[2].hr_to_fr_lo.DATAINLO
write_data_in[12] => output_path_gen[3].hr_to_fr_hi.DATAINHI
write_data_in[13] => output_path_gen[3].hr_to_fr_lo.DATAINHI
write_data_in[14] => output_path_gen[3].hr_to_fr_hi.DATAINLO
write_data_in[15] => output_path_gen[3].hr_to_fr_lo.DATAINLO
write_data_in[16] => output_path_gen[4].hr_to_fr_hi.DATAINHI
write_data_in[17] => output_path_gen[4].hr_to_fr_lo.DATAINHI
write_data_in[18] => output_path_gen[4].hr_to_fr_hi.DATAINLO
write_data_in[19] => output_path_gen[4].hr_to_fr_lo.DATAINLO
write_data_in[20] => output_path_gen[5].hr_to_fr_hi.DATAINHI
write_data_in[21] => output_path_gen[5].hr_to_fr_lo.DATAINHI
write_data_in[22] => output_path_gen[5].hr_to_fr_hi.DATAINLO
write_data_in[23] => output_path_gen[5].hr_to_fr_lo.DATAINLO
write_data_in[24] => output_path_gen[6].hr_to_fr_hi.DATAINHI
write_data_in[25] => output_path_gen[6].hr_to_fr_lo.DATAINHI
write_data_in[26] => output_path_gen[6].hr_to_fr_hi.DATAINLO
write_data_in[27] => output_path_gen[6].hr_to_fr_lo.DATAINLO
write_data_in[28] => output_path_gen[7].hr_to_fr_hi.DATAINHI
write_data_in[29] => output_path_gen[7].hr_to_fr_lo.DATAINHI
write_data_in[30] => output_path_gen[7].hr_to_fr_hi.DATAINLO
write_data_in[31] => output_path_gen[7].hr_to_fr_lo.DATAINLO
extra_write_data_in[0] => extra_output_pad_gen[0].hr_to_fr_hi.DATAINHI
extra_write_data_in[1] => extra_output_pad_gen[0].hr_to_fr_lo.DATAINHI
extra_write_data_in[2] => extra_output_pad_gen[0].hr_to_fr_hi.DATAINLO
extra_write_data_in[3] => extra_output_pad_gen[0].hr_to_fr_lo.DATAINLO
extra_write_data_out[0] <= extra_output_pad_gen[0].obuf_1.OUT
capture_strobe_tracking <= dqs_ff.DB_MAX_OUTPUT_PORT_TYPE
lfifo_rdata_en[0] => hr_to_fr_lfifo_rdata_en.DATAINHI
lfifo_rdata_en[1] => hr_to_fr_lfifo_rdata_en.DATAINLO
lfifo_rdata_en_full[0] => hr_to_fr_lfifo_rdata_en_full.DATAINHI
lfifo_rdata_en_full[1] => hr_to_fr_lfifo_rdata_en_full.DATAINLO
lfifo_rd_latency[0] => lfifo.I_RD_LATENCY
lfifo_rd_latency[1] => lfifo.I_RD_LATENCY1
lfifo_rd_latency[2] => lfifo.I_RD_LATENCY2
lfifo_rd_latency[3] => lfifo.I_RD_LATENCY3
lfifo_rd_latency[4] => lfifo.I_RD_LATENCY4
lfifo_reset_n => lfifo.I_RST_N
lfifo_rdata_valid <= lfifo.O_RDATA_VALID
vfifo_qvld[0] => hr_to_fr_vfifo_qvld.DATAINHI
vfifo_qvld[1] => hr_to_fr_vfifo_qvld.DATAINLO
vfifo_inc_wr_ptr[0] => hr_to_fr_vfifo_inc_wr_ptr.DATAINHI
vfifo_inc_wr_ptr[1] => hr_to_fr_vfifo_inc_wr_ptr.DATAINLO
vfifo_reset_n => vfifo.I_RSTN
rfifo_reset_n => input_path_gen[0].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[1].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[2].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[3].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[4].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[5].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[6].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[7].read_fifo.I_RSTN
config_data_in => dqs_io_config_1.DATAIN
config_data_in => dqs_config_gen[0].dqs_config_inst.DATAIN
config_data_in => pad_gen[0].config_1.DATAIN
config_data_in => pad_gen[1].config_1.DATAIN
config_data_in => pad_gen[2].config_1.DATAIN
config_data_in => pad_gen[3].config_1.DATAIN
config_data_in => pad_gen[4].config_1.DATAIN
config_data_in => pad_gen[5].config_1.DATAIN
config_data_in => pad_gen[6].config_1.DATAIN
config_data_in => pad_gen[7].config_1.DATAIN
config_data_in => extra_output_pad_gen[0].config_1.DATAIN
config_dqs_ena => dqs_config_gen[0].dqs_config_inst.ENABLE
config_io_ena[0] => pad_gen[0].config_1.ENABLE
config_io_ena[1] => pad_gen[1].config_1.ENABLE
config_io_ena[2] => pad_gen[2].config_1.ENABLE
config_io_ena[3] => pad_gen[3].config_1.ENABLE
config_io_ena[4] => pad_gen[4].config_1.ENABLE
config_io_ena[5] => pad_gen[5].config_1.ENABLE
config_io_ena[6] => pad_gen[6].config_1.ENABLE
config_io_ena[7] => pad_gen[7].config_1.ENABLE
config_extra_io_ena[0] => extra_output_pad_gen[0].config_1.ENABLE
config_dqs_io_ena => dqs_io_config_1.ENABLE
config_update => dqs_io_config_1.UPDATE
config_update => dqs_config_gen[0].dqs_config_inst.UPDATE
config_update => pad_gen[0].config_1.UPDATE
config_update => pad_gen[1].config_1.UPDATE
config_update => pad_gen[2].config_1.UPDATE
config_update => pad_gen[3].config_1.UPDATE
config_update => pad_gen[4].config_1.UPDATE
config_update => pad_gen[5].config_1.UPDATE
config_update => pad_gen[6].config_1.UPDATE
config_update => pad_gen[7].config_1.UPDATE
config_update => extra_output_pad_gen[0].config_1.UPDATE
config_clock_in => dqs_io_config_1.CLK
config_clock_in => dqs_config_gen[0].dqs_config_inst.CLK
config_clock_in => pad_gen[0].config_1.CLK
config_clock_in => pad_gen[1].config_1.CLK
config_clock_in => pad_gen[2].config_1.CLK
config_clock_in => pad_gen[3].config_1.CLK
config_clock_in => pad_gen[4].config_1.CLK
config_clock_in => pad_gen[5].config_1.CLK
config_clock_in => pad_gen[6].config_1.CLK
config_clock_in => pad_gen[7].config_1.CLK
config_clock_in => extra_output_pad_gen[0].config_1.CLK


|ghrd_top|soc_system:soc_system_0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs
core_clock_in => core_clock_in.IN1
reset_n_core_clock_in => reset_n_core_clock_in.IN1
fr_clock_in => fr_clock_in.IN1
hr_clock_in => hr_clock_in.IN1
write_strobe_clock_in => write_strobe_clock_in.IN1
write_strobe[0] => write_strobe[0].IN1
write_strobe[1] => write_strobe[1].IN1
write_strobe[2] => write_strobe[2].IN1
write_strobe[3] => write_strobe[3].IN1
strobe_ena_hr_clock_in => strobe_ena_hr_clock_in.IN1
capture_strobe_tracking <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.capture_strobe_tracking
read_write_data_io[0] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[1] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[2] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[3] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[4] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[5] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[6] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[7] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
write_oe_in[0] => write_oe_in[0].IN1
write_oe_in[1] => write_oe_in[1].IN1
write_oe_in[2] => write_oe_in[2].IN1
write_oe_in[3] => write_oe_in[3].IN1
write_oe_in[4] => write_oe_in[4].IN1
write_oe_in[5] => write_oe_in[5].IN1
write_oe_in[6] => write_oe_in[6].IN1
write_oe_in[7] => write_oe_in[7].IN1
write_oe_in[8] => write_oe_in[8].IN1
write_oe_in[9] => write_oe_in[9].IN1
write_oe_in[10] => write_oe_in[10].IN1
write_oe_in[11] => write_oe_in[11].IN1
write_oe_in[12] => write_oe_in[12].IN1
write_oe_in[13] => write_oe_in[13].IN1
write_oe_in[14] => write_oe_in[14].IN1
write_oe_in[15] => write_oe_in[15].IN1
strobe_io <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.strobe_io
output_strobe_ena[0] => output_strobe_ena[0].IN1
output_strobe_ena[1] => output_strobe_ena[1].IN1
strobe_n_io <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.strobe_n_io
oct_ena_in[0] => oct_ena_in[0].IN1
oct_ena_in[1] => oct_ena_in[1].IN1
read_data_out[0] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[1] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[2] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[3] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[4] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[5] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[6] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[7] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[8] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[9] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[10] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[11] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[12] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[13] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[14] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[15] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[16] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[17] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[18] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[19] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[20] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[21] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[22] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[23] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[24] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[25] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[26] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[27] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[28] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[29] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[30] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[31] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
capture_strobe_out <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.capture_strobe_out
write_data_in[0] => write_data_in[0].IN1
write_data_in[1] => write_data_in[1].IN1
write_data_in[2] => write_data_in[2].IN1
write_data_in[3] => write_data_in[3].IN1
write_data_in[4] => write_data_in[4].IN1
write_data_in[5] => write_data_in[5].IN1
write_data_in[6] => write_data_in[6].IN1
write_data_in[7] => write_data_in[7].IN1
write_data_in[8] => write_data_in[8].IN1
write_data_in[9] => write_data_in[9].IN1
write_data_in[10] => write_data_in[10].IN1
write_data_in[11] => write_data_in[11].IN1
write_data_in[12] => write_data_in[12].IN1
write_data_in[13] => write_data_in[13].IN1
write_data_in[14] => write_data_in[14].IN1
write_data_in[15] => write_data_in[15].IN1
write_data_in[16] => write_data_in[16].IN1
write_data_in[17] => write_data_in[17].IN1
write_data_in[18] => write_data_in[18].IN1
write_data_in[19] => write_data_in[19].IN1
write_data_in[20] => write_data_in[20].IN1
write_data_in[21] => write_data_in[21].IN1
write_data_in[22] => write_data_in[22].IN1
write_data_in[23] => write_data_in[23].IN1
write_data_in[24] => write_data_in[24].IN1
write_data_in[25] => write_data_in[25].IN1
write_data_in[26] => write_data_in[26].IN1
write_data_in[27] => write_data_in[27].IN1
write_data_in[28] => write_data_in[28].IN1
write_data_in[29] => write_data_in[29].IN1
write_data_in[30] => write_data_in[30].IN1
write_data_in[31] => write_data_in[31].IN1
extra_write_data_in[0] => extra_write_data_in[0].IN1
extra_write_data_in[1] => extra_write_data_in[1].IN1
extra_write_data_in[2] => extra_write_data_in[2].IN1
extra_write_data_in[3] => extra_write_data_in[3].IN1
extra_write_data_out[0] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.extra_write_data_out
parallelterminationcontrol_in[0] => parallelterminationcontrol_in[0].IN1
parallelterminationcontrol_in[1] => parallelterminationcontrol_in[1].IN1
parallelterminationcontrol_in[2] => parallelterminationcontrol_in[2].IN1
parallelterminationcontrol_in[3] => parallelterminationcontrol_in[3].IN1
parallelterminationcontrol_in[4] => parallelterminationcontrol_in[4].IN1
parallelterminationcontrol_in[5] => parallelterminationcontrol_in[5].IN1
parallelterminationcontrol_in[6] => parallelterminationcontrol_in[6].IN1
parallelterminationcontrol_in[7] => parallelterminationcontrol_in[7].IN1
parallelterminationcontrol_in[8] => parallelterminationcontrol_in[8].IN1
parallelterminationcontrol_in[9] => parallelterminationcontrol_in[9].IN1
parallelterminationcontrol_in[10] => parallelterminationcontrol_in[10].IN1
parallelterminationcontrol_in[11] => parallelterminationcontrol_in[11].IN1
parallelterminationcontrol_in[12] => parallelterminationcontrol_in[12].IN1
parallelterminationcontrol_in[13] => parallelterminationcontrol_in[13].IN1
parallelterminationcontrol_in[14] => parallelterminationcontrol_in[14].IN1
parallelterminationcontrol_in[15] => parallelterminationcontrol_in[15].IN1
seriesterminationcontrol_in[0] => seriesterminationcontrol_in[0].IN1
seriesterminationcontrol_in[1] => seriesterminationcontrol_in[1].IN1
seriesterminationcontrol_in[2] => seriesterminationcontrol_in[2].IN1
seriesterminationcontrol_in[3] => seriesterminationcontrol_in[3].IN1
seriesterminationcontrol_in[4] => seriesterminationcontrol_in[4].IN1
seriesterminationcontrol_in[5] => seriesterminationcontrol_in[5].IN1
seriesterminationcontrol_in[6] => seriesterminationcontrol_in[6].IN1
seriesterminationcontrol_in[7] => seriesterminationcontrol_in[7].IN1
seriesterminationcontrol_in[8] => seriesterminationcontrol_in[8].IN1
seriesterminationcontrol_in[9] => seriesterminationcontrol_in[9].IN1
seriesterminationcontrol_in[10] => seriesterminationcontrol_in[10].IN1
seriesterminationcontrol_in[11] => seriesterminationcontrol_in[11].IN1
seriesterminationcontrol_in[12] => seriesterminationcontrol_in[12].IN1
seriesterminationcontrol_in[13] => seriesterminationcontrol_in[13].IN1
seriesterminationcontrol_in[14] => seriesterminationcontrol_in[14].IN1
seriesterminationcontrol_in[15] => seriesterminationcontrol_in[15].IN1
config_data_in => config_data_in.IN1
config_update => config_update.IN1
config_dqs_ena => config_dqs_ena.IN1
config_io_ena[0] => config_io_ena[0].IN1
config_io_ena[1] => config_io_ena[1].IN1
config_io_ena[2] => config_io_ena[2].IN1
config_io_ena[3] => config_io_ena[3].IN1
config_io_ena[4] => config_io_ena[4].IN1
config_io_ena[5] => config_io_ena[5].IN1
config_io_ena[6] => config_io_ena[6].IN1
config_io_ena[7] => config_io_ena[7].IN1
config_extra_io_ena[0] => config_extra_io_ena[0].IN1
config_dqs_io_ena => config_dqs_io_ena.IN1
config_clock_in => config_clock_in.IN1
lfifo_rdata_en[0] => lfifo_rdata_en[0].IN1
lfifo_rdata_en[1] => lfifo_rdata_en[1].IN1
lfifo_rdata_en_full[0] => lfifo_rdata_en_full[0].IN1
lfifo_rdata_en_full[1] => lfifo_rdata_en_full[1].IN1
lfifo_rd_latency[0] => lfifo_rd_latency[0].IN1
lfifo_rd_latency[1] => lfifo_rd_latency[1].IN1
lfifo_rd_latency[2] => lfifo_rd_latency[2].IN1
lfifo_rd_latency[3] => lfifo_rd_latency[3].IN1
lfifo_rd_latency[4] => lfifo_rd_latency[4].IN1
lfifo_reset_n => lfifo_reset_n.IN1
lfifo_rdata_valid <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.lfifo_rdata_valid
vfifo_qvld[0] => vfifo_qvld[0].IN1
vfifo_qvld[1] => vfifo_qvld[1].IN1
vfifo_inc_wr_ptr[0] => vfifo_inc_wr_ptr[0].IN1
vfifo_inc_wr_ptr[1] => vfifo_inc_wr_ptr[1].IN1
vfifo_reset_n => vfifo_reset_n.IN1
rfifo_reset_n => rfifo_reset_n.IN1
dll_delayctrl_in[0] => dll_delayctrl_in[0].IN1
dll_delayctrl_in[1] => dll_delayctrl_in[1].IN1
dll_delayctrl_in[2] => dll_delayctrl_in[2].IN1
dll_delayctrl_in[3] => dll_delayctrl_in[3].IN1
dll_delayctrl_in[4] => dll_delayctrl_in[4].IN1
dll_delayctrl_in[5] => dll_delayctrl_in[5].IN1
dll_delayctrl_in[6] => dll_delayctrl_in[6].IN1


|ghrd_top|soc_system:soc_system_0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
dll_delayctrl_in[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_delayctrl_in[0] => dqs_delay_chain.DELAYCTRLIN
dll_delayctrl_in[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_delayctrl_in[1] => dqs_delay_chain.DELAYCTRLIN1
dll_delayctrl_in[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_delayctrl_in[2] => dqs_delay_chain.DELAYCTRLIN2
dll_delayctrl_in[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_delayctrl_in[3] => dqs_delay_chain.DELAYCTRLIN3
dll_delayctrl_in[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_delayctrl_in[4] => dqs_delay_chain.DELAYCTRLIN4
dll_delayctrl_in[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_delayctrl_in[5] => dqs_delay_chain.DELAYCTRLIN5
dll_delayctrl_in[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
dll_delayctrl_in[6] => dqs_delay_chain.DELAYCTRLIN6
dll_offsetdelay_in[0] => ~NO_FANOUT~
dll_offsetdelay_in[1] => ~NO_FANOUT~
dll_offsetdelay_in[2] => ~NO_FANOUT~
dll_offsetdelay_in[3] => ~NO_FANOUT~
dll_offsetdelay_in[4] => ~NO_FANOUT~
dll_offsetdelay_in[5] => ~NO_FANOUT~
dll_offsetdelay_in[6] => ~NO_FANOUT~
capture_strobe_in => ~NO_FANOUT~
capture_strobe_n_in => ~NO_FANOUT~
capture_strobe_ena[0] => ~NO_FANOUT~
capture_strobe_out <= <GND>
output_strobe_ena[0] => hr_to_fr_os_oe.DATAINHI
output_strobe_ena[1] => hr_to_fr_os_oe.DATAINLO
output_strobe_out <= <GND>
output_strobe_n_out <= <VCC>
oct_ena_in[0] => hr_to_fr_os_oct.DATAINHI
oct_ena_in[1] => hr_to_fr_os_oct.DATAINLO
strobe_io <> obuf_os_0
strobe_n_io <> obuf_os_bar_0
core_clock_in => ~NO_FANOUT~
fr_clock_in => leveling_delay_chain_dq.I_CLK_IN
hr_clock_in => leveling_delay_chain_hr.I_CLK_IN
dr_clock_in => ~NO_FANOUT~
strobe_ena_hr_clock_in => ~NO_FANOUT~
write_strobe_clock_in => leveling_delay_chain_dqs.I_CLK_IN
write_strobe[0] => hr_to_fr_os_hi.DATAINHI
write_strobe[1] => hr_to_fr_os_lo.DATAINHI
write_strobe[2] => hr_to_fr_os_hi.DATAINLO
write_strobe[3] => hr_to_fr_os_lo.DATAINLO
reset_n_core_clock_in => ~NO_FANOUT~
parallelterminationcontrol_in[0] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => obuf_os_0.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[1] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => obuf_os_0.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[2] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => obuf_os_0.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[3] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => obuf_os_0.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[4] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => obuf_os_0.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[5] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => obuf_os_0.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[6] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => obuf_os_0.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[7] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => obuf_os_0.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[8] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => obuf_os_0.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[9] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => obuf_os_0.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[10] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => obuf_os_0.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[11] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => obuf_os_0.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[12] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => obuf_os_0.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[13] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => obuf_os_0.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[14] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => obuf_os_0.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[15] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => obuf_os_0.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN15
seriesterminationcontrol_in[0] => obuf_os_bar_0.CONTROLIN
seriesterminationcontrol_in[0] => obuf_os_0.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[0].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[1].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[2].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[3].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[4].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[5].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[6].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[7].data_out.CONTROLIN
seriesterminationcontrol_in[0] => extra_output_pad_gen[0].obuf_1.CONTROLIN
seriesterminationcontrol_in[1] => obuf_os_bar_0.CONTROLIN1
seriesterminationcontrol_in[1] => obuf_os_0.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[0].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[1].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[2].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[3].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[4].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[5].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[6].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[7].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => extra_output_pad_gen[0].obuf_1.CONTROLIN1
seriesterminationcontrol_in[2] => obuf_os_bar_0.CONTROLIN2
seriesterminationcontrol_in[2] => obuf_os_0.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[0].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[1].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[2].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[3].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[4].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[5].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[6].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[7].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => extra_output_pad_gen[0].obuf_1.CONTROLIN2
seriesterminationcontrol_in[3] => obuf_os_bar_0.CONTROLIN3
seriesterminationcontrol_in[3] => obuf_os_0.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[0].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[1].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[2].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[3].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[4].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[5].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[6].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[7].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => extra_output_pad_gen[0].obuf_1.CONTROLIN3
seriesterminationcontrol_in[4] => obuf_os_bar_0.CONTROLIN4
seriesterminationcontrol_in[4] => obuf_os_0.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[0].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[1].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[2].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[3].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[4].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[5].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[6].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[7].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => extra_output_pad_gen[0].obuf_1.CONTROLIN4
seriesterminationcontrol_in[5] => obuf_os_bar_0.CONTROLIN5
seriesterminationcontrol_in[5] => obuf_os_0.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[0].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[1].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[2].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[3].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[4].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[5].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[6].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[7].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => extra_output_pad_gen[0].obuf_1.CONTROLIN5
seriesterminationcontrol_in[6] => obuf_os_bar_0.CONTROLIN6
seriesterminationcontrol_in[6] => obuf_os_0.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[0].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[1].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[2].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[3].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[4].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[5].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[6].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[7].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => extra_output_pad_gen[0].obuf_1.CONTROLIN6
seriesterminationcontrol_in[7] => obuf_os_bar_0.CONTROLIN7
seriesterminationcontrol_in[7] => obuf_os_0.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[0].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[1].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[2].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[3].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[4].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[5].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[6].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[7].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => extra_output_pad_gen[0].obuf_1.CONTROLIN7
seriesterminationcontrol_in[8] => obuf_os_bar_0.CONTROLIN8
seriesterminationcontrol_in[8] => obuf_os_0.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[0].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[1].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[2].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[3].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[4].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[5].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[6].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[7].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => extra_output_pad_gen[0].obuf_1.CONTROLIN8
seriesterminationcontrol_in[9] => obuf_os_bar_0.CONTROLIN9
seriesterminationcontrol_in[9] => obuf_os_0.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[0].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[1].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[2].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[3].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[4].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[5].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[6].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[7].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => extra_output_pad_gen[0].obuf_1.CONTROLIN9
seriesterminationcontrol_in[10] => obuf_os_bar_0.CONTROLIN10
seriesterminationcontrol_in[10] => obuf_os_0.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[0].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[1].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[2].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[3].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[4].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[5].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[6].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[7].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => extra_output_pad_gen[0].obuf_1.CONTROLIN10
seriesterminationcontrol_in[11] => obuf_os_bar_0.CONTROLIN11
seriesterminationcontrol_in[11] => obuf_os_0.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[0].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[1].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[2].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[3].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[4].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[5].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[6].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[7].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => extra_output_pad_gen[0].obuf_1.CONTROLIN11
seriesterminationcontrol_in[12] => obuf_os_bar_0.CONTROLIN12
seriesterminationcontrol_in[12] => obuf_os_0.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[0].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[1].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[2].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[3].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[4].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[5].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[6].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[7].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => extra_output_pad_gen[0].obuf_1.CONTROLIN12
seriesterminationcontrol_in[13] => obuf_os_bar_0.CONTROLIN13
seriesterminationcontrol_in[13] => obuf_os_0.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[0].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[1].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[2].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[3].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[4].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[5].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[6].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[7].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => extra_output_pad_gen[0].obuf_1.CONTROLIN13
seriesterminationcontrol_in[14] => obuf_os_bar_0.CONTROLIN14
seriesterminationcontrol_in[14] => obuf_os_0.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[0].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[1].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[2].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[3].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[4].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[5].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[6].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[7].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => extra_output_pad_gen[0].obuf_1.CONTROLIN14
seriesterminationcontrol_in[15] => obuf_os_bar_0.CONTROLIN15
seriesterminationcontrol_in[15] => obuf_os_0.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[0].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[1].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[2].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[3].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[4].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[5].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[6].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[7].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => extra_output_pad_gen[0].obuf_1.CONTROLIN15
read_data_in[0] => ~NO_FANOUT~
read_data_in[1] => ~NO_FANOUT~
read_data_in[2] => ~NO_FANOUT~
read_data_in[3] => ~NO_FANOUT~
read_data_in[4] => ~NO_FANOUT~
read_data_in[5] => ~NO_FANOUT~
read_data_in[6] => ~NO_FANOUT~
read_data_in[7] => ~NO_FANOUT~
write_data_out[0] <= <GND>
write_data_out[1] <= <GND>
write_data_out[2] <= <GND>
write_data_out[3] <= <GND>
write_data_out[4] <= <GND>
write_data_out[5] <= <GND>
write_data_out[6] <= <GND>
write_data_out[7] <= <GND>
read_write_data_io[0] <> pad_gen[0].data_out
read_write_data_io[1] <> pad_gen[1].data_out
read_write_data_io[2] <> pad_gen[2].data_out
read_write_data_io[3] <> pad_gen[3].data_out
read_write_data_io[4] <> pad_gen[4].data_out
read_write_data_io[5] <> pad_gen[5].data_out
read_write_data_io[6] <> pad_gen[6].data_out
read_write_data_io[7] <> pad_gen[7].data_out
write_oe_in[0] => output_path_gen[0].hr_to_fr_oe.DATAINHI
write_oe_in[1] => output_path_gen[0].hr_to_fr_oe.DATAINLO
write_oe_in[2] => output_path_gen[1].hr_to_fr_oe.DATAINHI
write_oe_in[3] => output_path_gen[1].hr_to_fr_oe.DATAINLO
write_oe_in[4] => output_path_gen[2].hr_to_fr_oe.DATAINHI
write_oe_in[5] => output_path_gen[2].hr_to_fr_oe.DATAINLO
write_oe_in[6] => output_path_gen[3].hr_to_fr_oe.DATAINHI
write_oe_in[7] => output_path_gen[3].hr_to_fr_oe.DATAINLO
write_oe_in[8] => output_path_gen[4].hr_to_fr_oe.DATAINHI
write_oe_in[9] => output_path_gen[4].hr_to_fr_oe.DATAINLO
write_oe_in[10] => output_path_gen[5].hr_to_fr_oe.DATAINHI
write_oe_in[11] => output_path_gen[5].hr_to_fr_oe.DATAINLO
write_oe_in[12] => output_path_gen[6].hr_to_fr_oe.DATAINHI
write_oe_in[13] => output_path_gen[6].hr_to_fr_oe.DATAINLO
write_oe_in[14] => output_path_gen[7].hr_to_fr_oe.DATAINHI
write_oe_in[15] => output_path_gen[7].hr_to_fr_oe.DATAINLO
read_data_out[0] <= input_path_gen[0].read_fifo.O_DOUT
read_data_out[1] <= input_path_gen[0].read_fifo.O_DOUT1
read_data_out[2] <= input_path_gen[0].read_fifo.O_DOUT2
read_data_out[3] <= input_path_gen[0].read_fifo.O_DOUT3
read_data_out[4] <= input_path_gen[1].read_fifo.O_DOUT
read_data_out[5] <= input_path_gen[1].read_fifo.O_DOUT1
read_data_out[6] <= input_path_gen[1].read_fifo.O_DOUT2
read_data_out[7] <= input_path_gen[1].read_fifo.O_DOUT3
read_data_out[8] <= input_path_gen[2].read_fifo.O_DOUT
read_data_out[9] <= input_path_gen[2].read_fifo.O_DOUT1
read_data_out[10] <= input_path_gen[2].read_fifo.O_DOUT2
read_data_out[11] <= input_path_gen[2].read_fifo.O_DOUT3
read_data_out[12] <= input_path_gen[3].read_fifo.O_DOUT
read_data_out[13] <= input_path_gen[3].read_fifo.O_DOUT1
read_data_out[14] <= input_path_gen[3].read_fifo.O_DOUT2
read_data_out[15] <= input_path_gen[3].read_fifo.O_DOUT3
read_data_out[16] <= input_path_gen[4].read_fifo.O_DOUT
read_data_out[17] <= input_path_gen[4].read_fifo.O_DOUT1
read_data_out[18] <= input_path_gen[4].read_fifo.O_DOUT2
read_data_out[19] <= input_path_gen[4].read_fifo.O_DOUT3
read_data_out[20] <= input_path_gen[5].read_fifo.O_DOUT
read_data_out[21] <= input_path_gen[5].read_fifo.O_DOUT1
read_data_out[22] <= input_path_gen[5].read_fifo.O_DOUT2
read_data_out[23] <= input_path_gen[5].read_fifo.O_DOUT3
read_data_out[24] <= input_path_gen[6].read_fifo.O_DOUT
read_data_out[25] <= input_path_gen[6].read_fifo.O_DOUT1
read_data_out[26] <= input_path_gen[6].read_fifo.O_DOUT2
read_data_out[27] <= input_path_gen[6].read_fifo.O_DOUT3
read_data_out[28] <= input_path_gen[7].read_fifo.O_DOUT
read_data_out[29] <= input_path_gen[7].read_fifo.O_DOUT1
read_data_out[30] <= input_path_gen[7].read_fifo.O_DOUT2
read_data_out[31] <= input_path_gen[7].read_fifo.O_DOUT3
write_data_in[0] => output_path_gen[0].hr_to_fr_hi.DATAINHI
write_data_in[1] => output_path_gen[0].hr_to_fr_lo.DATAINHI
write_data_in[2] => output_path_gen[0].hr_to_fr_hi.DATAINLO
write_data_in[3] => output_path_gen[0].hr_to_fr_lo.DATAINLO
write_data_in[4] => output_path_gen[1].hr_to_fr_hi.DATAINHI
write_data_in[5] => output_path_gen[1].hr_to_fr_lo.DATAINHI
write_data_in[6] => output_path_gen[1].hr_to_fr_hi.DATAINLO
write_data_in[7] => output_path_gen[1].hr_to_fr_lo.DATAINLO
write_data_in[8] => output_path_gen[2].hr_to_fr_hi.DATAINHI
write_data_in[9] => output_path_gen[2].hr_to_fr_lo.DATAINHI
write_data_in[10] => output_path_gen[2].hr_to_fr_hi.DATAINLO
write_data_in[11] => output_path_gen[2].hr_to_fr_lo.DATAINLO
write_data_in[12] => output_path_gen[3].hr_to_fr_hi.DATAINHI
write_data_in[13] => output_path_gen[3].hr_to_fr_lo.DATAINHI
write_data_in[14] => output_path_gen[3].hr_to_fr_hi.DATAINLO
write_data_in[15] => output_path_gen[3].hr_to_fr_lo.DATAINLO
write_data_in[16] => output_path_gen[4].hr_to_fr_hi.DATAINHI
write_data_in[17] => output_path_gen[4].hr_to_fr_lo.DATAINHI
write_data_in[18] => output_path_gen[4].hr_to_fr_hi.DATAINLO
write_data_in[19] => output_path_gen[4].hr_to_fr_lo.DATAINLO
write_data_in[20] => output_path_gen[5].hr_to_fr_hi.DATAINHI
write_data_in[21] => output_path_gen[5].hr_to_fr_lo.DATAINHI
write_data_in[22] => output_path_gen[5].hr_to_fr_hi.DATAINLO
write_data_in[23] => output_path_gen[5].hr_to_fr_lo.DATAINLO
write_data_in[24] => output_path_gen[6].hr_to_fr_hi.DATAINHI
write_data_in[25] => output_path_gen[6].hr_to_fr_lo.DATAINHI
write_data_in[26] => output_path_gen[6].hr_to_fr_hi.DATAINLO
write_data_in[27] => output_path_gen[6].hr_to_fr_lo.DATAINLO
write_data_in[28] => output_path_gen[7].hr_to_fr_hi.DATAINHI
write_data_in[29] => output_path_gen[7].hr_to_fr_lo.DATAINHI
write_data_in[30] => output_path_gen[7].hr_to_fr_hi.DATAINLO
write_data_in[31] => output_path_gen[7].hr_to_fr_lo.DATAINLO
extra_write_data_in[0] => extra_output_pad_gen[0].hr_to_fr_hi.DATAINHI
extra_write_data_in[1] => extra_output_pad_gen[0].hr_to_fr_lo.DATAINHI
extra_write_data_in[2] => extra_output_pad_gen[0].hr_to_fr_hi.DATAINLO
extra_write_data_in[3] => extra_output_pad_gen[0].hr_to_fr_lo.DATAINLO
extra_write_data_out[0] <= extra_output_pad_gen[0].obuf_1.OUT
capture_strobe_tracking <= dqs_ff.DB_MAX_OUTPUT_PORT_TYPE
lfifo_rdata_en[0] => hr_to_fr_lfifo_rdata_en.DATAINHI
lfifo_rdata_en[1] => hr_to_fr_lfifo_rdata_en.DATAINLO
lfifo_rdata_en_full[0] => hr_to_fr_lfifo_rdata_en_full.DATAINHI
lfifo_rdata_en_full[1] => hr_to_fr_lfifo_rdata_en_full.DATAINLO
lfifo_rd_latency[0] => lfifo.I_RD_LATENCY
lfifo_rd_latency[1] => lfifo.I_RD_LATENCY1
lfifo_rd_latency[2] => lfifo.I_RD_LATENCY2
lfifo_rd_latency[3] => lfifo.I_RD_LATENCY3
lfifo_rd_latency[4] => lfifo.I_RD_LATENCY4
lfifo_reset_n => lfifo.I_RST_N
lfifo_rdata_valid <= lfifo.O_RDATA_VALID
vfifo_qvld[0] => hr_to_fr_vfifo_qvld.DATAINHI
vfifo_qvld[1] => hr_to_fr_vfifo_qvld.DATAINLO
vfifo_inc_wr_ptr[0] => hr_to_fr_vfifo_inc_wr_ptr.DATAINHI
vfifo_inc_wr_ptr[1] => hr_to_fr_vfifo_inc_wr_ptr.DATAINLO
vfifo_reset_n => vfifo.I_RSTN
rfifo_reset_n => input_path_gen[0].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[1].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[2].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[3].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[4].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[5].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[6].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[7].read_fifo.I_RSTN
config_data_in => dqs_io_config_1.DATAIN
config_data_in => dqs_config_gen[0].dqs_config_inst.DATAIN
config_data_in => pad_gen[0].config_1.DATAIN
config_data_in => pad_gen[1].config_1.DATAIN
config_data_in => pad_gen[2].config_1.DATAIN
config_data_in => pad_gen[3].config_1.DATAIN
config_data_in => pad_gen[4].config_1.DATAIN
config_data_in => pad_gen[5].config_1.DATAIN
config_data_in => pad_gen[6].config_1.DATAIN
config_data_in => pad_gen[7].config_1.DATAIN
config_data_in => extra_output_pad_gen[0].config_1.DATAIN
config_dqs_ena => dqs_config_gen[0].dqs_config_inst.ENABLE
config_io_ena[0] => pad_gen[0].config_1.ENABLE
config_io_ena[1] => pad_gen[1].config_1.ENABLE
config_io_ena[2] => pad_gen[2].config_1.ENABLE
config_io_ena[3] => pad_gen[3].config_1.ENABLE
config_io_ena[4] => pad_gen[4].config_1.ENABLE
config_io_ena[5] => pad_gen[5].config_1.ENABLE
config_io_ena[6] => pad_gen[6].config_1.ENABLE
config_io_ena[7] => pad_gen[7].config_1.ENABLE
config_extra_io_ena[0] => extra_output_pad_gen[0].config_1.ENABLE
config_dqs_io_ena => dqs_io_config_1.ENABLE
config_update => dqs_io_config_1.UPDATE
config_update => dqs_config_gen[0].dqs_config_inst.UPDATE
config_update => pad_gen[0].config_1.UPDATE
config_update => pad_gen[1].config_1.UPDATE
config_update => pad_gen[2].config_1.UPDATE
config_update => pad_gen[3].config_1.UPDATE
config_update => pad_gen[4].config_1.UPDATE
config_update => pad_gen[5].config_1.UPDATE
config_update => pad_gen[6].config_1.UPDATE
config_update => pad_gen[7].config_1.UPDATE
config_update => extra_output_pad_gen[0].config_1.UPDATE
config_clock_in => dqs_io_config_1.CLK
config_clock_in => dqs_config_gen[0].dqs_config_inst.CLK
config_clock_in => pad_gen[0].config_1.CLK
config_clock_in => pad_gen[1].config_1.CLK
config_clock_in => pad_gen[2].config_1.CLK
config_clock_in => pad_gen[3].config_1.CLK
config_clock_in => pad_gen[4].config_1.CLK
config_clock_in => pad_gen[5].config_1.CLK
config_clock_in => pad_gen[6].config_1.CLK
config_clock_in => pad_gen[7].config_1.CLK
config_clock_in => extra_output_pad_gen[0].config_1.CLK


|ghrd_top|soc_system:soc_system_0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs
core_clock_in => core_clock_in.IN1
reset_n_core_clock_in => reset_n_core_clock_in.IN1
fr_clock_in => fr_clock_in.IN1
hr_clock_in => hr_clock_in.IN1
write_strobe_clock_in => write_strobe_clock_in.IN1
write_strobe[0] => write_strobe[0].IN1
write_strobe[1] => write_strobe[1].IN1
write_strobe[2] => write_strobe[2].IN1
write_strobe[3] => write_strobe[3].IN1
strobe_ena_hr_clock_in => strobe_ena_hr_clock_in.IN1
capture_strobe_tracking <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.capture_strobe_tracking
read_write_data_io[0] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[1] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[2] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[3] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[4] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[5] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[6] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[7] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
write_oe_in[0] => write_oe_in[0].IN1
write_oe_in[1] => write_oe_in[1].IN1
write_oe_in[2] => write_oe_in[2].IN1
write_oe_in[3] => write_oe_in[3].IN1
write_oe_in[4] => write_oe_in[4].IN1
write_oe_in[5] => write_oe_in[5].IN1
write_oe_in[6] => write_oe_in[6].IN1
write_oe_in[7] => write_oe_in[7].IN1
write_oe_in[8] => write_oe_in[8].IN1
write_oe_in[9] => write_oe_in[9].IN1
write_oe_in[10] => write_oe_in[10].IN1
write_oe_in[11] => write_oe_in[11].IN1
write_oe_in[12] => write_oe_in[12].IN1
write_oe_in[13] => write_oe_in[13].IN1
write_oe_in[14] => write_oe_in[14].IN1
write_oe_in[15] => write_oe_in[15].IN1
strobe_io <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.strobe_io
output_strobe_ena[0] => output_strobe_ena[0].IN1
output_strobe_ena[1] => output_strobe_ena[1].IN1
strobe_n_io <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.strobe_n_io
oct_ena_in[0] => oct_ena_in[0].IN1
oct_ena_in[1] => oct_ena_in[1].IN1
read_data_out[0] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[1] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[2] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[3] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[4] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[5] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[6] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[7] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[8] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[9] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[10] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[11] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[12] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[13] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[14] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[15] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[16] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[17] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[18] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[19] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[20] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[21] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[22] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[23] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[24] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[25] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[26] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[27] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[28] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[29] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[30] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[31] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
capture_strobe_out <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.capture_strobe_out
write_data_in[0] => write_data_in[0].IN1
write_data_in[1] => write_data_in[1].IN1
write_data_in[2] => write_data_in[2].IN1
write_data_in[3] => write_data_in[3].IN1
write_data_in[4] => write_data_in[4].IN1
write_data_in[5] => write_data_in[5].IN1
write_data_in[6] => write_data_in[6].IN1
write_data_in[7] => write_data_in[7].IN1
write_data_in[8] => write_data_in[8].IN1
write_data_in[9] => write_data_in[9].IN1
write_data_in[10] => write_data_in[10].IN1
write_data_in[11] => write_data_in[11].IN1
write_data_in[12] => write_data_in[12].IN1
write_data_in[13] => write_data_in[13].IN1
write_data_in[14] => write_data_in[14].IN1
write_data_in[15] => write_data_in[15].IN1
write_data_in[16] => write_data_in[16].IN1
write_data_in[17] => write_data_in[17].IN1
write_data_in[18] => write_data_in[18].IN1
write_data_in[19] => write_data_in[19].IN1
write_data_in[20] => write_data_in[20].IN1
write_data_in[21] => write_data_in[21].IN1
write_data_in[22] => write_data_in[22].IN1
write_data_in[23] => write_data_in[23].IN1
write_data_in[24] => write_data_in[24].IN1
write_data_in[25] => write_data_in[25].IN1
write_data_in[26] => write_data_in[26].IN1
write_data_in[27] => write_data_in[27].IN1
write_data_in[28] => write_data_in[28].IN1
write_data_in[29] => write_data_in[29].IN1
write_data_in[30] => write_data_in[30].IN1
write_data_in[31] => write_data_in[31].IN1
extra_write_data_in[0] => extra_write_data_in[0].IN1
extra_write_data_in[1] => extra_write_data_in[1].IN1
extra_write_data_in[2] => extra_write_data_in[2].IN1
extra_write_data_in[3] => extra_write_data_in[3].IN1
extra_write_data_out[0] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.extra_write_data_out
parallelterminationcontrol_in[0] => parallelterminationcontrol_in[0].IN1
parallelterminationcontrol_in[1] => parallelterminationcontrol_in[1].IN1
parallelterminationcontrol_in[2] => parallelterminationcontrol_in[2].IN1
parallelterminationcontrol_in[3] => parallelterminationcontrol_in[3].IN1
parallelterminationcontrol_in[4] => parallelterminationcontrol_in[4].IN1
parallelterminationcontrol_in[5] => parallelterminationcontrol_in[5].IN1
parallelterminationcontrol_in[6] => parallelterminationcontrol_in[6].IN1
parallelterminationcontrol_in[7] => parallelterminationcontrol_in[7].IN1
parallelterminationcontrol_in[8] => parallelterminationcontrol_in[8].IN1
parallelterminationcontrol_in[9] => parallelterminationcontrol_in[9].IN1
parallelterminationcontrol_in[10] => parallelterminationcontrol_in[10].IN1
parallelterminationcontrol_in[11] => parallelterminationcontrol_in[11].IN1
parallelterminationcontrol_in[12] => parallelterminationcontrol_in[12].IN1
parallelterminationcontrol_in[13] => parallelterminationcontrol_in[13].IN1
parallelterminationcontrol_in[14] => parallelterminationcontrol_in[14].IN1
parallelterminationcontrol_in[15] => parallelterminationcontrol_in[15].IN1
seriesterminationcontrol_in[0] => seriesterminationcontrol_in[0].IN1
seriesterminationcontrol_in[1] => seriesterminationcontrol_in[1].IN1
seriesterminationcontrol_in[2] => seriesterminationcontrol_in[2].IN1
seriesterminationcontrol_in[3] => seriesterminationcontrol_in[3].IN1
seriesterminationcontrol_in[4] => seriesterminationcontrol_in[4].IN1
seriesterminationcontrol_in[5] => seriesterminationcontrol_in[5].IN1
seriesterminationcontrol_in[6] => seriesterminationcontrol_in[6].IN1
seriesterminationcontrol_in[7] => seriesterminationcontrol_in[7].IN1
seriesterminationcontrol_in[8] => seriesterminationcontrol_in[8].IN1
seriesterminationcontrol_in[9] => seriesterminationcontrol_in[9].IN1
seriesterminationcontrol_in[10] => seriesterminationcontrol_in[10].IN1
seriesterminationcontrol_in[11] => seriesterminationcontrol_in[11].IN1
seriesterminationcontrol_in[12] => seriesterminationcontrol_in[12].IN1
seriesterminationcontrol_in[13] => seriesterminationcontrol_in[13].IN1
seriesterminationcontrol_in[14] => seriesterminationcontrol_in[14].IN1
seriesterminationcontrol_in[15] => seriesterminationcontrol_in[15].IN1
config_data_in => config_data_in.IN1
config_update => config_update.IN1
config_dqs_ena => config_dqs_ena.IN1
config_io_ena[0] => config_io_ena[0].IN1
config_io_ena[1] => config_io_ena[1].IN1
config_io_ena[2] => config_io_ena[2].IN1
config_io_ena[3] => config_io_ena[3].IN1
config_io_ena[4] => config_io_ena[4].IN1
config_io_ena[5] => config_io_ena[5].IN1
config_io_ena[6] => config_io_ena[6].IN1
config_io_ena[7] => config_io_ena[7].IN1
config_extra_io_ena[0] => config_extra_io_ena[0].IN1
config_dqs_io_ena => config_dqs_io_ena.IN1
config_clock_in => config_clock_in.IN1
lfifo_rdata_en[0] => lfifo_rdata_en[0].IN1
lfifo_rdata_en[1] => lfifo_rdata_en[1].IN1
lfifo_rdata_en_full[0] => lfifo_rdata_en_full[0].IN1
lfifo_rdata_en_full[1] => lfifo_rdata_en_full[1].IN1
lfifo_rd_latency[0] => lfifo_rd_latency[0].IN1
lfifo_rd_latency[1] => lfifo_rd_latency[1].IN1
lfifo_rd_latency[2] => lfifo_rd_latency[2].IN1
lfifo_rd_latency[3] => lfifo_rd_latency[3].IN1
lfifo_rd_latency[4] => lfifo_rd_latency[4].IN1
lfifo_reset_n => lfifo_reset_n.IN1
lfifo_rdata_valid <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.lfifo_rdata_valid
vfifo_qvld[0] => vfifo_qvld[0].IN1
vfifo_qvld[1] => vfifo_qvld[1].IN1
vfifo_inc_wr_ptr[0] => vfifo_inc_wr_ptr[0].IN1
vfifo_inc_wr_ptr[1] => vfifo_inc_wr_ptr[1].IN1
vfifo_reset_n => vfifo_reset_n.IN1
rfifo_reset_n => rfifo_reset_n.IN1
dll_delayctrl_in[0] => dll_delayctrl_in[0].IN1
dll_delayctrl_in[1] => dll_delayctrl_in[1].IN1
dll_delayctrl_in[2] => dll_delayctrl_in[2].IN1
dll_delayctrl_in[3] => dll_delayctrl_in[3].IN1
dll_delayctrl_in[4] => dll_delayctrl_in[4].IN1
dll_delayctrl_in[5] => dll_delayctrl_in[5].IN1
dll_delayctrl_in[6] => dll_delayctrl_in[6].IN1


|ghrd_top|soc_system:soc_system_0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
dll_delayctrl_in[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_delayctrl_in[0] => dqs_delay_chain.DELAYCTRLIN
dll_delayctrl_in[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_delayctrl_in[1] => dqs_delay_chain.DELAYCTRLIN1
dll_delayctrl_in[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_delayctrl_in[2] => dqs_delay_chain.DELAYCTRLIN2
dll_delayctrl_in[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_delayctrl_in[3] => dqs_delay_chain.DELAYCTRLIN3
dll_delayctrl_in[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_delayctrl_in[4] => dqs_delay_chain.DELAYCTRLIN4
dll_delayctrl_in[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_delayctrl_in[5] => dqs_delay_chain.DELAYCTRLIN5
dll_delayctrl_in[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
dll_delayctrl_in[6] => dqs_delay_chain.DELAYCTRLIN6
dll_offsetdelay_in[0] => ~NO_FANOUT~
dll_offsetdelay_in[1] => ~NO_FANOUT~
dll_offsetdelay_in[2] => ~NO_FANOUT~
dll_offsetdelay_in[3] => ~NO_FANOUT~
dll_offsetdelay_in[4] => ~NO_FANOUT~
dll_offsetdelay_in[5] => ~NO_FANOUT~
dll_offsetdelay_in[6] => ~NO_FANOUT~
capture_strobe_in => ~NO_FANOUT~
capture_strobe_n_in => ~NO_FANOUT~
capture_strobe_ena[0] => ~NO_FANOUT~
capture_strobe_out <= <GND>
output_strobe_ena[0] => hr_to_fr_os_oe.DATAINHI
output_strobe_ena[1] => hr_to_fr_os_oe.DATAINLO
output_strobe_out <= <GND>
output_strobe_n_out <= <VCC>
oct_ena_in[0] => hr_to_fr_os_oct.DATAINHI
oct_ena_in[1] => hr_to_fr_os_oct.DATAINLO
strobe_io <> obuf_os_0
strobe_n_io <> obuf_os_bar_0
core_clock_in => ~NO_FANOUT~
fr_clock_in => leveling_delay_chain_dq.I_CLK_IN
hr_clock_in => leveling_delay_chain_hr.I_CLK_IN
dr_clock_in => ~NO_FANOUT~
strobe_ena_hr_clock_in => ~NO_FANOUT~
write_strobe_clock_in => leveling_delay_chain_dqs.I_CLK_IN
write_strobe[0] => hr_to_fr_os_hi.DATAINHI
write_strobe[1] => hr_to_fr_os_lo.DATAINHI
write_strobe[2] => hr_to_fr_os_hi.DATAINLO
write_strobe[3] => hr_to_fr_os_lo.DATAINLO
reset_n_core_clock_in => ~NO_FANOUT~
parallelterminationcontrol_in[0] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => obuf_os_0.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[1] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => obuf_os_0.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[2] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => obuf_os_0.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[3] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => obuf_os_0.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[4] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => obuf_os_0.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[5] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => obuf_os_0.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[6] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => obuf_os_0.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[7] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => obuf_os_0.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[8] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => obuf_os_0.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[9] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => obuf_os_0.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[10] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => obuf_os_0.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[11] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => obuf_os_0.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[12] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => obuf_os_0.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[13] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => obuf_os_0.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[14] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => obuf_os_0.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[15] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => obuf_os_0.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN15
seriesterminationcontrol_in[0] => obuf_os_bar_0.CONTROLIN
seriesterminationcontrol_in[0] => obuf_os_0.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[0].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[1].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[2].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[3].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[4].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[5].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[6].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[7].data_out.CONTROLIN
seriesterminationcontrol_in[0] => extra_output_pad_gen[0].obuf_1.CONTROLIN
seriesterminationcontrol_in[1] => obuf_os_bar_0.CONTROLIN1
seriesterminationcontrol_in[1] => obuf_os_0.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[0].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[1].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[2].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[3].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[4].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[5].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[6].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[7].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => extra_output_pad_gen[0].obuf_1.CONTROLIN1
seriesterminationcontrol_in[2] => obuf_os_bar_0.CONTROLIN2
seriesterminationcontrol_in[2] => obuf_os_0.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[0].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[1].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[2].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[3].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[4].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[5].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[6].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[7].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => extra_output_pad_gen[0].obuf_1.CONTROLIN2
seriesterminationcontrol_in[3] => obuf_os_bar_0.CONTROLIN3
seriesterminationcontrol_in[3] => obuf_os_0.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[0].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[1].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[2].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[3].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[4].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[5].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[6].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[7].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => extra_output_pad_gen[0].obuf_1.CONTROLIN3
seriesterminationcontrol_in[4] => obuf_os_bar_0.CONTROLIN4
seriesterminationcontrol_in[4] => obuf_os_0.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[0].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[1].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[2].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[3].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[4].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[5].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[6].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[7].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => extra_output_pad_gen[0].obuf_1.CONTROLIN4
seriesterminationcontrol_in[5] => obuf_os_bar_0.CONTROLIN5
seriesterminationcontrol_in[5] => obuf_os_0.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[0].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[1].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[2].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[3].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[4].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[5].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[6].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[7].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => extra_output_pad_gen[0].obuf_1.CONTROLIN5
seriesterminationcontrol_in[6] => obuf_os_bar_0.CONTROLIN6
seriesterminationcontrol_in[6] => obuf_os_0.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[0].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[1].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[2].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[3].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[4].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[5].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[6].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[7].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => extra_output_pad_gen[0].obuf_1.CONTROLIN6
seriesterminationcontrol_in[7] => obuf_os_bar_0.CONTROLIN7
seriesterminationcontrol_in[7] => obuf_os_0.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[0].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[1].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[2].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[3].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[4].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[5].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[6].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[7].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => extra_output_pad_gen[0].obuf_1.CONTROLIN7
seriesterminationcontrol_in[8] => obuf_os_bar_0.CONTROLIN8
seriesterminationcontrol_in[8] => obuf_os_0.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[0].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[1].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[2].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[3].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[4].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[5].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[6].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[7].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => extra_output_pad_gen[0].obuf_1.CONTROLIN8
seriesterminationcontrol_in[9] => obuf_os_bar_0.CONTROLIN9
seriesterminationcontrol_in[9] => obuf_os_0.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[0].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[1].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[2].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[3].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[4].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[5].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[6].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[7].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => extra_output_pad_gen[0].obuf_1.CONTROLIN9
seriesterminationcontrol_in[10] => obuf_os_bar_0.CONTROLIN10
seriesterminationcontrol_in[10] => obuf_os_0.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[0].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[1].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[2].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[3].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[4].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[5].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[6].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[7].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => extra_output_pad_gen[0].obuf_1.CONTROLIN10
seriesterminationcontrol_in[11] => obuf_os_bar_0.CONTROLIN11
seriesterminationcontrol_in[11] => obuf_os_0.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[0].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[1].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[2].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[3].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[4].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[5].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[6].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[7].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => extra_output_pad_gen[0].obuf_1.CONTROLIN11
seriesterminationcontrol_in[12] => obuf_os_bar_0.CONTROLIN12
seriesterminationcontrol_in[12] => obuf_os_0.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[0].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[1].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[2].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[3].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[4].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[5].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[6].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[7].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => extra_output_pad_gen[0].obuf_1.CONTROLIN12
seriesterminationcontrol_in[13] => obuf_os_bar_0.CONTROLIN13
seriesterminationcontrol_in[13] => obuf_os_0.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[0].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[1].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[2].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[3].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[4].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[5].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[6].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[7].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => extra_output_pad_gen[0].obuf_1.CONTROLIN13
seriesterminationcontrol_in[14] => obuf_os_bar_0.CONTROLIN14
seriesterminationcontrol_in[14] => obuf_os_0.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[0].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[1].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[2].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[3].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[4].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[5].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[6].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[7].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => extra_output_pad_gen[0].obuf_1.CONTROLIN14
seriesterminationcontrol_in[15] => obuf_os_bar_0.CONTROLIN15
seriesterminationcontrol_in[15] => obuf_os_0.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[0].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[1].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[2].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[3].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[4].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[5].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[6].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[7].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => extra_output_pad_gen[0].obuf_1.CONTROLIN15
read_data_in[0] => ~NO_FANOUT~
read_data_in[1] => ~NO_FANOUT~
read_data_in[2] => ~NO_FANOUT~
read_data_in[3] => ~NO_FANOUT~
read_data_in[4] => ~NO_FANOUT~
read_data_in[5] => ~NO_FANOUT~
read_data_in[6] => ~NO_FANOUT~
read_data_in[7] => ~NO_FANOUT~
write_data_out[0] <= <GND>
write_data_out[1] <= <GND>
write_data_out[2] <= <GND>
write_data_out[3] <= <GND>
write_data_out[4] <= <GND>
write_data_out[5] <= <GND>
write_data_out[6] <= <GND>
write_data_out[7] <= <GND>
read_write_data_io[0] <> pad_gen[0].data_out
read_write_data_io[1] <> pad_gen[1].data_out
read_write_data_io[2] <> pad_gen[2].data_out
read_write_data_io[3] <> pad_gen[3].data_out
read_write_data_io[4] <> pad_gen[4].data_out
read_write_data_io[5] <> pad_gen[5].data_out
read_write_data_io[6] <> pad_gen[6].data_out
read_write_data_io[7] <> pad_gen[7].data_out
write_oe_in[0] => output_path_gen[0].hr_to_fr_oe.DATAINHI
write_oe_in[1] => output_path_gen[0].hr_to_fr_oe.DATAINLO
write_oe_in[2] => output_path_gen[1].hr_to_fr_oe.DATAINHI
write_oe_in[3] => output_path_gen[1].hr_to_fr_oe.DATAINLO
write_oe_in[4] => output_path_gen[2].hr_to_fr_oe.DATAINHI
write_oe_in[5] => output_path_gen[2].hr_to_fr_oe.DATAINLO
write_oe_in[6] => output_path_gen[3].hr_to_fr_oe.DATAINHI
write_oe_in[7] => output_path_gen[3].hr_to_fr_oe.DATAINLO
write_oe_in[8] => output_path_gen[4].hr_to_fr_oe.DATAINHI
write_oe_in[9] => output_path_gen[4].hr_to_fr_oe.DATAINLO
write_oe_in[10] => output_path_gen[5].hr_to_fr_oe.DATAINHI
write_oe_in[11] => output_path_gen[5].hr_to_fr_oe.DATAINLO
write_oe_in[12] => output_path_gen[6].hr_to_fr_oe.DATAINHI
write_oe_in[13] => output_path_gen[6].hr_to_fr_oe.DATAINLO
write_oe_in[14] => output_path_gen[7].hr_to_fr_oe.DATAINHI
write_oe_in[15] => output_path_gen[7].hr_to_fr_oe.DATAINLO
read_data_out[0] <= input_path_gen[0].read_fifo.O_DOUT
read_data_out[1] <= input_path_gen[0].read_fifo.O_DOUT1
read_data_out[2] <= input_path_gen[0].read_fifo.O_DOUT2
read_data_out[3] <= input_path_gen[0].read_fifo.O_DOUT3
read_data_out[4] <= input_path_gen[1].read_fifo.O_DOUT
read_data_out[5] <= input_path_gen[1].read_fifo.O_DOUT1
read_data_out[6] <= input_path_gen[1].read_fifo.O_DOUT2
read_data_out[7] <= input_path_gen[1].read_fifo.O_DOUT3
read_data_out[8] <= input_path_gen[2].read_fifo.O_DOUT
read_data_out[9] <= input_path_gen[2].read_fifo.O_DOUT1
read_data_out[10] <= input_path_gen[2].read_fifo.O_DOUT2
read_data_out[11] <= input_path_gen[2].read_fifo.O_DOUT3
read_data_out[12] <= input_path_gen[3].read_fifo.O_DOUT
read_data_out[13] <= input_path_gen[3].read_fifo.O_DOUT1
read_data_out[14] <= input_path_gen[3].read_fifo.O_DOUT2
read_data_out[15] <= input_path_gen[3].read_fifo.O_DOUT3
read_data_out[16] <= input_path_gen[4].read_fifo.O_DOUT
read_data_out[17] <= input_path_gen[4].read_fifo.O_DOUT1
read_data_out[18] <= input_path_gen[4].read_fifo.O_DOUT2
read_data_out[19] <= input_path_gen[4].read_fifo.O_DOUT3
read_data_out[20] <= input_path_gen[5].read_fifo.O_DOUT
read_data_out[21] <= input_path_gen[5].read_fifo.O_DOUT1
read_data_out[22] <= input_path_gen[5].read_fifo.O_DOUT2
read_data_out[23] <= input_path_gen[5].read_fifo.O_DOUT3
read_data_out[24] <= input_path_gen[6].read_fifo.O_DOUT
read_data_out[25] <= input_path_gen[6].read_fifo.O_DOUT1
read_data_out[26] <= input_path_gen[6].read_fifo.O_DOUT2
read_data_out[27] <= input_path_gen[6].read_fifo.O_DOUT3
read_data_out[28] <= input_path_gen[7].read_fifo.O_DOUT
read_data_out[29] <= input_path_gen[7].read_fifo.O_DOUT1
read_data_out[30] <= input_path_gen[7].read_fifo.O_DOUT2
read_data_out[31] <= input_path_gen[7].read_fifo.O_DOUT3
write_data_in[0] => output_path_gen[0].hr_to_fr_hi.DATAINHI
write_data_in[1] => output_path_gen[0].hr_to_fr_lo.DATAINHI
write_data_in[2] => output_path_gen[0].hr_to_fr_hi.DATAINLO
write_data_in[3] => output_path_gen[0].hr_to_fr_lo.DATAINLO
write_data_in[4] => output_path_gen[1].hr_to_fr_hi.DATAINHI
write_data_in[5] => output_path_gen[1].hr_to_fr_lo.DATAINHI
write_data_in[6] => output_path_gen[1].hr_to_fr_hi.DATAINLO
write_data_in[7] => output_path_gen[1].hr_to_fr_lo.DATAINLO
write_data_in[8] => output_path_gen[2].hr_to_fr_hi.DATAINHI
write_data_in[9] => output_path_gen[2].hr_to_fr_lo.DATAINHI
write_data_in[10] => output_path_gen[2].hr_to_fr_hi.DATAINLO
write_data_in[11] => output_path_gen[2].hr_to_fr_lo.DATAINLO
write_data_in[12] => output_path_gen[3].hr_to_fr_hi.DATAINHI
write_data_in[13] => output_path_gen[3].hr_to_fr_lo.DATAINHI
write_data_in[14] => output_path_gen[3].hr_to_fr_hi.DATAINLO
write_data_in[15] => output_path_gen[3].hr_to_fr_lo.DATAINLO
write_data_in[16] => output_path_gen[4].hr_to_fr_hi.DATAINHI
write_data_in[17] => output_path_gen[4].hr_to_fr_lo.DATAINHI
write_data_in[18] => output_path_gen[4].hr_to_fr_hi.DATAINLO
write_data_in[19] => output_path_gen[4].hr_to_fr_lo.DATAINLO
write_data_in[20] => output_path_gen[5].hr_to_fr_hi.DATAINHI
write_data_in[21] => output_path_gen[5].hr_to_fr_lo.DATAINHI
write_data_in[22] => output_path_gen[5].hr_to_fr_hi.DATAINLO
write_data_in[23] => output_path_gen[5].hr_to_fr_lo.DATAINLO
write_data_in[24] => output_path_gen[6].hr_to_fr_hi.DATAINHI
write_data_in[25] => output_path_gen[6].hr_to_fr_lo.DATAINHI
write_data_in[26] => output_path_gen[6].hr_to_fr_hi.DATAINLO
write_data_in[27] => output_path_gen[6].hr_to_fr_lo.DATAINLO
write_data_in[28] => output_path_gen[7].hr_to_fr_hi.DATAINHI
write_data_in[29] => output_path_gen[7].hr_to_fr_lo.DATAINHI
write_data_in[30] => output_path_gen[7].hr_to_fr_hi.DATAINLO
write_data_in[31] => output_path_gen[7].hr_to_fr_lo.DATAINLO
extra_write_data_in[0] => extra_output_pad_gen[0].hr_to_fr_hi.DATAINHI
extra_write_data_in[1] => extra_output_pad_gen[0].hr_to_fr_lo.DATAINHI
extra_write_data_in[2] => extra_output_pad_gen[0].hr_to_fr_hi.DATAINLO
extra_write_data_in[3] => extra_output_pad_gen[0].hr_to_fr_lo.DATAINLO
extra_write_data_out[0] <= extra_output_pad_gen[0].obuf_1.OUT
capture_strobe_tracking <= dqs_ff.DB_MAX_OUTPUT_PORT_TYPE
lfifo_rdata_en[0] => hr_to_fr_lfifo_rdata_en.DATAINHI
lfifo_rdata_en[1] => hr_to_fr_lfifo_rdata_en.DATAINLO
lfifo_rdata_en_full[0] => hr_to_fr_lfifo_rdata_en_full.DATAINHI
lfifo_rdata_en_full[1] => hr_to_fr_lfifo_rdata_en_full.DATAINLO
lfifo_rd_latency[0] => lfifo.I_RD_LATENCY
lfifo_rd_latency[1] => lfifo.I_RD_LATENCY1
lfifo_rd_latency[2] => lfifo.I_RD_LATENCY2
lfifo_rd_latency[3] => lfifo.I_RD_LATENCY3
lfifo_rd_latency[4] => lfifo.I_RD_LATENCY4
lfifo_reset_n => lfifo.I_RST_N
lfifo_rdata_valid <= lfifo.O_RDATA_VALID
vfifo_qvld[0] => hr_to_fr_vfifo_qvld.DATAINHI
vfifo_qvld[1] => hr_to_fr_vfifo_qvld.DATAINLO
vfifo_inc_wr_ptr[0] => hr_to_fr_vfifo_inc_wr_ptr.DATAINHI
vfifo_inc_wr_ptr[1] => hr_to_fr_vfifo_inc_wr_ptr.DATAINLO
vfifo_reset_n => vfifo.I_RSTN
rfifo_reset_n => input_path_gen[0].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[1].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[2].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[3].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[4].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[5].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[6].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[7].read_fifo.I_RSTN
config_data_in => dqs_io_config_1.DATAIN
config_data_in => dqs_config_gen[0].dqs_config_inst.DATAIN
config_data_in => pad_gen[0].config_1.DATAIN
config_data_in => pad_gen[1].config_1.DATAIN
config_data_in => pad_gen[2].config_1.DATAIN
config_data_in => pad_gen[3].config_1.DATAIN
config_data_in => pad_gen[4].config_1.DATAIN
config_data_in => pad_gen[5].config_1.DATAIN
config_data_in => pad_gen[6].config_1.DATAIN
config_data_in => pad_gen[7].config_1.DATAIN
config_data_in => extra_output_pad_gen[0].config_1.DATAIN
config_dqs_ena => dqs_config_gen[0].dqs_config_inst.ENABLE
config_io_ena[0] => pad_gen[0].config_1.ENABLE
config_io_ena[1] => pad_gen[1].config_1.ENABLE
config_io_ena[2] => pad_gen[2].config_1.ENABLE
config_io_ena[3] => pad_gen[3].config_1.ENABLE
config_io_ena[4] => pad_gen[4].config_1.ENABLE
config_io_ena[5] => pad_gen[5].config_1.ENABLE
config_io_ena[6] => pad_gen[6].config_1.ENABLE
config_io_ena[7] => pad_gen[7].config_1.ENABLE
config_extra_io_ena[0] => extra_output_pad_gen[0].config_1.ENABLE
config_dqs_io_ena => dqs_io_config_1.ENABLE
config_update => dqs_io_config_1.UPDATE
config_update => dqs_config_gen[0].dqs_config_inst.UPDATE
config_update => pad_gen[0].config_1.UPDATE
config_update => pad_gen[1].config_1.UPDATE
config_update => pad_gen[2].config_1.UPDATE
config_update => pad_gen[3].config_1.UPDATE
config_update => pad_gen[4].config_1.UPDATE
config_update => pad_gen[5].config_1.UPDATE
config_update => pad_gen[6].config_1.UPDATE
config_update => pad_gen[7].config_1.UPDATE
config_update => extra_output_pad_gen[0].config_1.UPDATE
config_clock_in => dqs_io_config_1.CLK
config_clock_in => dqs_config_gen[0].dqs_config_inst.CLK
config_clock_in => pad_gen[0].config_1.CLK
config_clock_in => pad_gen[1].config_1.CLK
config_clock_in => pad_gen[2].config_1.CLK
config_clock_in => pad_gen[3].config_1.CLK
config_clock_in => pad_gen[4].config_1.CLK
config_clock_in => pad_gen[5].config_1.CLK
config_clock_in => pad_gen[6].config_1.CLK
config_clock_in => pad_gen[7].config_1.CLK
config_clock_in => extra_output_pad_gen[0].config_1.CLK


|ghrd_top|soc_system:soc_system_0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs
core_clock_in => core_clock_in.IN1
reset_n_core_clock_in => reset_n_core_clock_in.IN1
fr_clock_in => fr_clock_in.IN1
hr_clock_in => hr_clock_in.IN1
write_strobe_clock_in => write_strobe_clock_in.IN1
write_strobe[0] => write_strobe[0].IN1
write_strobe[1] => write_strobe[1].IN1
write_strobe[2] => write_strobe[2].IN1
write_strobe[3] => write_strobe[3].IN1
strobe_ena_hr_clock_in => strobe_ena_hr_clock_in.IN1
capture_strobe_tracking <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.capture_strobe_tracking
read_write_data_io[0] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[1] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[2] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[3] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[4] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[5] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[6] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[7] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
write_oe_in[0] => write_oe_in[0].IN1
write_oe_in[1] => write_oe_in[1].IN1
write_oe_in[2] => write_oe_in[2].IN1
write_oe_in[3] => write_oe_in[3].IN1
write_oe_in[4] => write_oe_in[4].IN1
write_oe_in[5] => write_oe_in[5].IN1
write_oe_in[6] => write_oe_in[6].IN1
write_oe_in[7] => write_oe_in[7].IN1
write_oe_in[8] => write_oe_in[8].IN1
write_oe_in[9] => write_oe_in[9].IN1
write_oe_in[10] => write_oe_in[10].IN1
write_oe_in[11] => write_oe_in[11].IN1
write_oe_in[12] => write_oe_in[12].IN1
write_oe_in[13] => write_oe_in[13].IN1
write_oe_in[14] => write_oe_in[14].IN1
write_oe_in[15] => write_oe_in[15].IN1
strobe_io <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.strobe_io
output_strobe_ena[0] => output_strobe_ena[0].IN1
output_strobe_ena[1] => output_strobe_ena[1].IN1
strobe_n_io <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.strobe_n_io
oct_ena_in[0] => oct_ena_in[0].IN1
oct_ena_in[1] => oct_ena_in[1].IN1
read_data_out[0] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[1] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[2] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[3] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[4] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[5] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[6] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[7] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[8] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[9] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[10] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[11] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[12] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[13] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[14] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[15] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[16] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[17] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[18] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[19] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[20] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[21] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[22] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[23] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[24] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[25] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[26] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[27] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[28] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[29] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[30] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[31] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
capture_strobe_out <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.capture_strobe_out
write_data_in[0] => write_data_in[0].IN1
write_data_in[1] => write_data_in[1].IN1
write_data_in[2] => write_data_in[2].IN1
write_data_in[3] => write_data_in[3].IN1
write_data_in[4] => write_data_in[4].IN1
write_data_in[5] => write_data_in[5].IN1
write_data_in[6] => write_data_in[6].IN1
write_data_in[7] => write_data_in[7].IN1
write_data_in[8] => write_data_in[8].IN1
write_data_in[9] => write_data_in[9].IN1
write_data_in[10] => write_data_in[10].IN1
write_data_in[11] => write_data_in[11].IN1
write_data_in[12] => write_data_in[12].IN1
write_data_in[13] => write_data_in[13].IN1
write_data_in[14] => write_data_in[14].IN1
write_data_in[15] => write_data_in[15].IN1
write_data_in[16] => write_data_in[16].IN1
write_data_in[17] => write_data_in[17].IN1
write_data_in[18] => write_data_in[18].IN1
write_data_in[19] => write_data_in[19].IN1
write_data_in[20] => write_data_in[20].IN1
write_data_in[21] => write_data_in[21].IN1
write_data_in[22] => write_data_in[22].IN1
write_data_in[23] => write_data_in[23].IN1
write_data_in[24] => write_data_in[24].IN1
write_data_in[25] => write_data_in[25].IN1
write_data_in[26] => write_data_in[26].IN1
write_data_in[27] => write_data_in[27].IN1
write_data_in[28] => write_data_in[28].IN1
write_data_in[29] => write_data_in[29].IN1
write_data_in[30] => write_data_in[30].IN1
write_data_in[31] => write_data_in[31].IN1
extra_write_data_in[0] => extra_write_data_in[0].IN1
extra_write_data_in[1] => extra_write_data_in[1].IN1
extra_write_data_in[2] => extra_write_data_in[2].IN1
extra_write_data_in[3] => extra_write_data_in[3].IN1
extra_write_data_out[0] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.extra_write_data_out
parallelterminationcontrol_in[0] => parallelterminationcontrol_in[0].IN1
parallelterminationcontrol_in[1] => parallelterminationcontrol_in[1].IN1
parallelterminationcontrol_in[2] => parallelterminationcontrol_in[2].IN1
parallelterminationcontrol_in[3] => parallelterminationcontrol_in[3].IN1
parallelterminationcontrol_in[4] => parallelterminationcontrol_in[4].IN1
parallelterminationcontrol_in[5] => parallelterminationcontrol_in[5].IN1
parallelterminationcontrol_in[6] => parallelterminationcontrol_in[6].IN1
parallelterminationcontrol_in[7] => parallelterminationcontrol_in[7].IN1
parallelterminationcontrol_in[8] => parallelterminationcontrol_in[8].IN1
parallelterminationcontrol_in[9] => parallelterminationcontrol_in[9].IN1
parallelterminationcontrol_in[10] => parallelterminationcontrol_in[10].IN1
parallelterminationcontrol_in[11] => parallelterminationcontrol_in[11].IN1
parallelterminationcontrol_in[12] => parallelterminationcontrol_in[12].IN1
parallelterminationcontrol_in[13] => parallelterminationcontrol_in[13].IN1
parallelterminationcontrol_in[14] => parallelterminationcontrol_in[14].IN1
parallelterminationcontrol_in[15] => parallelterminationcontrol_in[15].IN1
seriesterminationcontrol_in[0] => seriesterminationcontrol_in[0].IN1
seriesterminationcontrol_in[1] => seriesterminationcontrol_in[1].IN1
seriesterminationcontrol_in[2] => seriesterminationcontrol_in[2].IN1
seriesterminationcontrol_in[3] => seriesterminationcontrol_in[3].IN1
seriesterminationcontrol_in[4] => seriesterminationcontrol_in[4].IN1
seriesterminationcontrol_in[5] => seriesterminationcontrol_in[5].IN1
seriesterminationcontrol_in[6] => seriesterminationcontrol_in[6].IN1
seriesterminationcontrol_in[7] => seriesterminationcontrol_in[7].IN1
seriesterminationcontrol_in[8] => seriesterminationcontrol_in[8].IN1
seriesterminationcontrol_in[9] => seriesterminationcontrol_in[9].IN1
seriesterminationcontrol_in[10] => seriesterminationcontrol_in[10].IN1
seriesterminationcontrol_in[11] => seriesterminationcontrol_in[11].IN1
seriesterminationcontrol_in[12] => seriesterminationcontrol_in[12].IN1
seriesterminationcontrol_in[13] => seriesterminationcontrol_in[13].IN1
seriesterminationcontrol_in[14] => seriesterminationcontrol_in[14].IN1
seriesterminationcontrol_in[15] => seriesterminationcontrol_in[15].IN1
config_data_in => config_data_in.IN1
config_update => config_update.IN1
config_dqs_ena => config_dqs_ena.IN1
config_io_ena[0] => config_io_ena[0].IN1
config_io_ena[1] => config_io_ena[1].IN1
config_io_ena[2] => config_io_ena[2].IN1
config_io_ena[3] => config_io_ena[3].IN1
config_io_ena[4] => config_io_ena[4].IN1
config_io_ena[5] => config_io_ena[5].IN1
config_io_ena[6] => config_io_ena[6].IN1
config_io_ena[7] => config_io_ena[7].IN1
config_extra_io_ena[0] => config_extra_io_ena[0].IN1
config_dqs_io_ena => config_dqs_io_ena.IN1
config_clock_in => config_clock_in.IN1
lfifo_rdata_en[0] => lfifo_rdata_en[0].IN1
lfifo_rdata_en[1] => lfifo_rdata_en[1].IN1
lfifo_rdata_en_full[0] => lfifo_rdata_en_full[0].IN1
lfifo_rdata_en_full[1] => lfifo_rdata_en_full[1].IN1
lfifo_rd_latency[0] => lfifo_rd_latency[0].IN1
lfifo_rd_latency[1] => lfifo_rd_latency[1].IN1
lfifo_rd_latency[2] => lfifo_rd_latency[2].IN1
lfifo_rd_latency[3] => lfifo_rd_latency[3].IN1
lfifo_rd_latency[4] => lfifo_rd_latency[4].IN1
lfifo_reset_n => lfifo_reset_n.IN1
lfifo_rdata_valid <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.lfifo_rdata_valid
vfifo_qvld[0] => vfifo_qvld[0].IN1
vfifo_qvld[1] => vfifo_qvld[1].IN1
vfifo_inc_wr_ptr[0] => vfifo_inc_wr_ptr[0].IN1
vfifo_inc_wr_ptr[1] => vfifo_inc_wr_ptr[1].IN1
vfifo_reset_n => vfifo_reset_n.IN1
rfifo_reset_n => rfifo_reset_n.IN1
dll_delayctrl_in[0] => dll_delayctrl_in[0].IN1
dll_delayctrl_in[1] => dll_delayctrl_in[1].IN1
dll_delayctrl_in[2] => dll_delayctrl_in[2].IN1
dll_delayctrl_in[3] => dll_delayctrl_in[3].IN1
dll_delayctrl_in[4] => dll_delayctrl_in[4].IN1
dll_delayctrl_in[5] => dll_delayctrl_in[5].IN1
dll_delayctrl_in[6] => dll_delayctrl_in[6].IN1


|ghrd_top|soc_system:soc_system_0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
dll_delayctrl_in[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_delayctrl_in[0] => dqs_delay_chain.DELAYCTRLIN
dll_delayctrl_in[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_delayctrl_in[1] => dqs_delay_chain.DELAYCTRLIN1
dll_delayctrl_in[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_delayctrl_in[2] => dqs_delay_chain.DELAYCTRLIN2
dll_delayctrl_in[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_delayctrl_in[3] => dqs_delay_chain.DELAYCTRLIN3
dll_delayctrl_in[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_delayctrl_in[4] => dqs_delay_chain.DELAYCTRLIN4
dll_delayctrl_in[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_delayctrl_in[5] => dqs_delay_chain.DELAYCTRLIN5
dll_delayctrl_in[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
dll_delayctrl_in[6] => dqs_delay_chain.DELAYCTRLIN6
dll_offsetdelay_in[0] => ~NO_FANOUT~
dll_offsetdelay_in[1] => ~NO_FANOUT~
dll_offsetdelay_in[2] => ~NO_FANOUT~
dll_offsetdelay_in[3] => ~NO_FANOUT~
dll_offsetdelay_in[4] => ~NO_FANOUT~
dll_offsetdelay_in[5] => ~NO_FANOUT~
dll_offsetdelay_in[6] => ~NO_FANOUT~
capture_strobe_in => ~NO_FANOUT~
capture_strobe_n_in => ~NO_FANOUT~
capture_strobe_ena[0] => ~NO_FANOUT~
capture_strobe_out <= <GND>
output_strobe_ena[0] => hr_to_fr_os_oe.DATAINHI
output_strobe_ena[1] => hr_to_fr_os_oe.DATAINLO
output_strobe_out <= <GND>
output_strobe_n_out <= <VCC>
oct_ena_in[0] => hr_to_fr_os_oct.DATAINHI
oct_ena_in[1] => hr_to_fr_os_oct.DATAINLO
strobe_io <> obuf_os_0
strobe_n_io <> obuf_os_bar_0
core_clock_in => ~NO_FANOUT~
fr_clock_in => leveling_delay_chain_dq.I_CLK_IN
hr_clock_in => leveling_delay_chain_hr.I_CLK_IN
dr_clock_in => ~NO_FANOUT~
strobe_ena_hr_clock_in => ~NO_FANOUT~
write_strobe_clock_in => leveling_delay_chain_dqs.I_CLK_IN
write_strobe[0] => hr_to_fr_os_hi.DATAINHI
write_strobe[1] => hr_to_fr_os_lo.DATAINHI
write_strobe[2] => hr_to_fr_os_hi.DATAINLO
write_strobe[3] => hr_to_fr_os_lo.DATAINLO
reset_n_core_clock_in => ~NO_FANOUT~
parallelterminationcontrol_in[0] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => obuf_os_0.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[1] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => obuf_os_0.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[2] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => obuf_os_0.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[3] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => obuf_os_0.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[4] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => obuf_os_0.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[5] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => obuf_os_0.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[6] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => obuf_os_0.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[7] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => obuf_os_0.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[8] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => obuf_os_0.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[9] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => obuf_os_0.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[10] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => obuf_os_0.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[11] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => obuf_os_0.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[12] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => obuf_os_0.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[13] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => obuf_os_0.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[14] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => obuf_os_0.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[15] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => obuf_os_0.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN15
seriesterminationcontrol_in[0] => obuf_os_bar_0.CONTROLIN
seriesterminationcontrol_in[0] => obuf_os_0.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[0].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[1].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[2].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[3].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[4].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[5].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[6].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[7].data_out.CONTROLIN
seriesterminationcontrol_in[0] => extra_output_pad_gen[0].obuf_1.CONTROLIN
seriesterminationcontrol_in[1] => obuf_os_bar_0.CONTROLIN1
seriesterminationcontrol_in[1] => obuf_os_0.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[0].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[1].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[2].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[3].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[4].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[5].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[6].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[7].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => extra_output_pad_gen[0].obuf_1.CONTROLIN1
seriesterminationcontrol_in[2] => obuf_os_bar_0.CONTROLIN2
seriesterminationcontrol_in[2] => obuf_os_0.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[0].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[1].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[2].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[3].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[4].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[5].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[6].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[7].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => extra_output_pad_gen[0].obuf_1.CONTROLIN2
seriesterminationcontrol_in[3] => obuf_os_bar_0.CONTROLIN3
seriesterminationcontrol_in[3] => obuf_os_0.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[0].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[1].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[2].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[3].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[4].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[5].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[6].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[7].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => extra_output_pad_gen[0].obuf_1.CONTROLIN3
seriesterminationcontrol_in[4] => obuf_os_bar_0.CONTROLIN4
seriesterminationcontrol_in[4] => obuf_os_0.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[0].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[1].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[2].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[3].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[4].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[5].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[6].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[7].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => extra_output_pad_gen[0].obuf_1.CONTROLIN4
seriesterminationcontrol_in[5] => obuf_os_bar_0.CONTROLIN5
seriesterminationcontrol_in[5] => obuf_os_0.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[0].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[1].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[2].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[3].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[4].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[5].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[6].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[7].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => extra_output_pad_gen[0].obuf_1.CONTROLIN5
seriesterminationcontrol_in[6] => obuf_os_bar_0.CONTROLIN6
seriesterminationcontrol_in[6] => obuf_os_0.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[0].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[1].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[2].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[3].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[4].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[5].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[6].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[7].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => extra_output_pad_gen[0].obuf_1.CONTROLIN6
seriesterminationcontrol_in[7] => obuf_os_bar_0.CONTROLIN7
seriesterminationcontrol_in[7] => obuf_os_0.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[0].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[1].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[2].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[3].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[4].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[5].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[6].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[7].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => extra_output_pad_gen[0].obuf_1.CONTROLIN7
seriesterminationcontrol_in[8] => obuf_os_bar_0.CONTROLIN8
seriesterminationcontrol_in[8] => obuf_os_0.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[0].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[1].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[2].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[3].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[4].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[5].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[6].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[7].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => extra_output_pad_gen[0].obuf_1.CONTROLIN8
seriesterminationcontrol_in[9] => obuf_os_bar_0.CONTROLIN9
seriesterminationcontrol_in[9] => obuf_os_0.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[0].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[1].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[2].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[3].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[4].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[5].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[6].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[7].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => extra_output_pad_gen[0].obuf_1.CONTROLIN9
seriesterminationcontrol_in[10] => obuf_os_bar_0.CONTROLIN10
seriesterminationcontrol_in[10] => obuf_os_0.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[0].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[1].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[2].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[3].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[4].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[5].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[6].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[7].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => extra_output_pad_gen[0].obuf_1.CONTROLIN10
seriesterminationcontrol_in[11] => obuf_os_bar_0.CONTROLIN11
seriesterminationcontrol_in[11] => obuf_os_0.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[0].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[1].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[2].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[3].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[4].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[5].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[6].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[7].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => extra_output_pad_gen[0].obuf_1.CONTROLIN11
seriesterminationcontrol_in[12] => obuf_os_bar_0.CONTROLIN12
seriesterminationcontrol_in[12] => obuf_os_0.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[0].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[1].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[2].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[3].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[4].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[5].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[6].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[7].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => extra_output_pad_gen[0].obuf_1.CONTROLIN12
seriesterminationcontrol_in[13] => obuf_os_bar_0.CONTROLIN13
seriesterminationcontrol_in[13] => obuf_os_0.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[0].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[1].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[2].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[3].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[4].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[5].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[6].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[7].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => extra_output_pad_gen[0].obuf_1.CONTROLIN13
seriesterminationcontrol_in[14] => obuf_os_bar_0.CONTROLIN14
seriesterminationcontrol_in[14] => obuf_os_0.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[0].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[1].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[2].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[3].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[4].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[5].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[6].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[7].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => extra_output_pad_gen[0].obuf_1.CONTROLIN14
seriesterminationcontrol_in[15] => obuf_os_bar_0.CONTROLIN15
seriesterminationcontrol_in[15] => obuf_os_0.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[0].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[1].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[2].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[3].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[4].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[5].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[6].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[7].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => extra_output_pad_gen[0].obuf_1.CONTROLIN15
read_data_in[0] => ~NO_FANOUT~
read_data_in[1] => ~NO_FANOUT~
read_data_in[2] => ~NO_FANOUT~
read_data_in[3] => ~NO_FANOUT~
read_data_in[4] => ~NO_FANOUT~
read_data_in[5] => ~NO_FANOUT~
read_data_in[6] => ~NO_FANOUT~
read_data_in[7] => ~NO_FANOUT~
write_data_out[0] <= <GND>
write_data_out[1] <= <GND>
write_data_out[2] <= <GND>
write_data_out[3] <= <GND>
write_data_out[4] <= <GND>
write_data_out[5] <= <GND>
write_data_out[6] <= <GND>
write_data_out[7] <= <GND>
read_write_data_io[0] <> pad_gen[0].data_out
read_write_data_io[1] <> pad_gen[1].data_out
read_write_data_io[2] <> pad_gen[2].data_out
read_write_data_io[3] <> pad_gen[3].data_out
read_write_data_io[4] <> pad_gen[4].data_out
read_write_data_io[5] <> pad_gen[5].data_out
read_write_data_io[6] <> pad_gen[6].data_out
read_write_data_io[7] <> pad_gen[7].data_out
write_oe_in[0] => output_path_gen[0].hr_to_fr_oe.DATAINHI
write_oe_in[1] => output_path_gen[0].hr_to_fr_oe.DATAINLO
write_oe_in[2] => output_path_gen[1].hr_to_fr_oe.DATAINHI
write_oe_in[3] => output_path_gen[1].hr_to_fr_oe.DATAINLO
write_oe_in[4] => output_path_gen[2].hr_to_fr_oe.DATAINHI
write_oe_in[5] => output_path_gen[2].hr_to_fr_oe.DATAINLO
write_oe_in[6] => output_path_gen[3].hr_to_fr_oe.DATAINHI
write_oe_in[7] => output_path_gen[3].hr_to_fr_oe.DATAINLO
write_oe_in[8] => output_path_gen[4].hr_to_fr_oe.DATAINHI
write_oe_in[9] => output_path_gen[4].hr_to_fr_oe.DATAINLO
write_oe_in[10] => output_path_gen[5].hr_to_fr_oe.DATAINHI
write_oe_in[11] => output_path_gen[5].hr_to_fr_oe.DATAINLO
write_oe_in[12] => output_path_gen[6].hr_to_fr_oe.DATAINHI
write_oe_in[13] => output_path_gen[6].hr_to_fr_oe.DATAINLO
write_oe_in[14] => output_path_gen[7].hr_to_fr_oe.DATAINHI
write_oe_in[15] => output_path_gen[7].hr_to_fr_oe.DATAINLO
read_data_out[0] <= input_path_gen[0].read_fifo.O_DOUT
read_data_out[1] <= input_path_gen[0].read_fifo.O_DOUT1
read_data_out[2] <= input_path_gen[0].read_fifo.O_DOUT2
read_data_out[3] <= input_path_gen[0].read_fifo.O_DOUT3
read_data_out[4] <= input_path_gen[1].read_fifo.O_DOUT
read_data_out[5] <= input_path_gen[1].read_fifo.O_DOUT1
read_data_out[6] <= input_path_gen[1].read_fifo.O_DOUT2
read_data_out[7] <= input_path_gen[1].read_fifo.O_DOUT3
read_data_out[8] <= input_path_gen[2].read_fifo.O_DOUT
read_data_out[9] <= input_path_gen[2].read_fifo.O_DOUT1
read_data_out[10] <= input_path_gen[2].read_fifo.O_DOUT2
read_data_out[11] <= input_path_gen[2].read_fifo.O_DOUT3
read_data_out[12] <= input_path_gen[3].read_fifo.O_DOUT
read_data_out[13] <= input_path_gen[3].read_fifo.O_DOUT1
read_data_out[14] <= input_path_gen[3].read_fifo.O_DOUT2
read_data_out[15] <= input_path_gen[3].read_fifo.O_DOUT3
read_data_out[16] <= input_path_gen[4].read_fifo.O_DOUT
read_data_out[17] <= input_path_gen[4].read_fifo.O_DOUT1
read_data_out[18] <= input_path_gen[4].read_fifo.O_DOUT2
read_data_out[19] <= input_path_gen[4].read_fifo.O_DOUT3
read_data_out[20] <= input_path_gen[5].read_fifo.O_DOUT
read_data_out[21] <= input_path_gen[5].read_fifo.O_DOUT1
read_data_out[22] <= input_path_gen[5].read_fifo.O_DOUT2
read_data_out[23] <= input_path_gen[5].read_fifo.O_DOUT3
read_data_out[24] <= input_path_gen[6].read_fifo.O_DOUT
read_data_out[25] <= input_path_gen[6].read_fifo.O_DOUT1
read_data_out[26] <= input_path_gen[6].read_fifo.O_DOUT2
read_data_out[27] <= input_path_gen[6].read_fifo.O_DOUT3
read_data_out[28] <= input_path_gen[7].read_fifo.O_DOUT
read_data_out[29] <= input_path_gen[7].read_fifo.O_DOUT1
read_data_out[30] <= input_path_gen[7].read_fifo.O_DOUT2
read_data_out[31] <= input_path_gen[7].read_fifo.O_DOUT3
write_data_in[0] => output_path_gen[0].hr_to_fr_hi.DATAINHI
write_data_in[1] => output_path_gen[0].hr_to_fr_lo.DATAINHI
write_data_in[2] => output_path_gen[0].hr_to_fr_hi.DATAINLO
write_data_in[3] => output_path_gen[0].hr_to_fr_lo.DATAINLO
write_data_in[4] => output_path_gen[1].hr_to_fr_hi.DATAINHI
write_data_in[5] => output_path_gen[1].hr_to_fr_lo.DATAINHI
write_data_in[6] => output_path_gen[1].hr_to_fr_hi.DATAINLO
write_data_in[7] => output_path_gen[1].hr_to_fr_lo.DATAINLO
write_data_in[8] => output_path_gen[2].hr_to_fr_hi.DATAINHI
write_data_in[9] => output_path_gen[2].hr_to_fr_lo.DATAINHI
write_data_in[10] => output_path_gen[2].hr_to_fr_hi.DATAINLO
write_data_in[11] => output_path_gen[2].hr_to_fr_lo.DATAINLO
write_data_in[12] => output_path_gen[3].hr_to_fr_hi.DATAINHI
write_data_in[13] => output_path_gen[3].hr_to_fr_lo.DATAINHI
write_data_in[14] => output_path_gen[3].hr_to_fr_hi.DATAINLO
write_data_in[15] => output_path_gen[3].hr_to_fr_lo.DATAINLO
write_data_in[16] => output_path_gen[4].hr_to_fr_hi.DATAINHI
write_data_in[17] => output_path_gen[4].hr_to_fr_lo.DATAINHI
write_data_in[18] => output_path_gen[4].hr_to_fr_hi.DATAINLO
write_data_in[19] => output_path_gen[4].hr_to_fr_lo.DATAINLO
write_data_in[20] => output_path_gen[5].hr_to_fr_hi.DATAINHI
write_data_in[21] => output_path_gen[5].hr_to_fr_lo.DATAINHI
write_data_in[22] => output_path_gen[5].hr_to_fr_hi.DATAINLO
write_data_in[23] => output_path_gen[5].hr_to_fr_lo.DATAINLO
write_data_in[24] => output_path_gen[6].hr_to_fr_hi.DATAINHI
write_data_in[25] => output_path_gen[6].hr_to_fr_lo.DATAINHI
write_data_in[26] => output_path_gen[6].hr_to_fr_hi.DATAINLO
write_data_in[27] => output_path_gen[6].hr_to_fr_lo.DATAINLO
write_data_in[28] => output_path_gen[7].hr_to_fr_hi.DATAINHI
write_data_in[29] => output_path_gen[7].hr_to_fr_lo.DATAINHI
write_data_in[30] => output_path_gen[7].hr_to_fr_hi.DATAINLO
write_data_in[31] => output_path_gen[7].hr_to_fr_lo.DATAINLO
extra_write_data_in[0] => extra_output_pad_gen[0].hr_to_fr_hi.DATAINHI
extra_write_data_in[1] => extra_output_pad_gen[0].hr_to_fr_lo.DATAINHI
extra_write_data_in[2] => extra_output_pad_gen[0].hr_to_fr_hi.DATAINLO
extra_write_data_in[3] => extra_output_pad_gen[0].hr_to_fr_lo.DATAINLO
extra_write_data_out[0] <= extra_output_pad_gen[0].obuf_1.OUT
capture_strobe_tracking <= dqs_ff.DB_MAX_OUTPUT_PORT_TYPE
lfifo_rdata_en[0] => hr_to_fr_lfifo_rdata_en.DATAINHI
lfifo_rdata_en[1] => hr_to_fr_lfifo_rdata_en.DATAINLO
lfifo_rdata_en_full[0] => hr_to_fr_lfifo_rdata_en_full.DATAINHI
lfifo_rdata_en_full[1] => hr_to_fr_lfifo_rdata_en_full.DATAINLO
lfifo_rd_latency[0] => lfifo.I_RD_LATENCY
lfifo_rd_latency[1] => lfifo.I_RD_LATENCY1
lfifo_rd_latency[2] => lfifo.I_RD_LATENCY2
lfifo_rd_latency[3] => lfifo.I_RD_LATENCY3
lfifo_rd_latency[4] => lfifo.I_RD_LATENCY4
lfifo_reset_n => lfifo.I_RST_N
lfifo_rdata_valid <= lfifo.O_RDATA_VALID
vfifo_qvld[0] => hr_to_fr_vfifo_qvld.DATAINHI
vfifo_qvld[1] => hr_to_fr_vfifo_qvld.DATAINLO
vfifo_inc_wr_ptr[0] => hr_to_fr_vfifo_inc_wr_ptr.DATAINHI
vfifo_inc_wr_ptr[1] => hr_to_fr_vfifo_inc_wr_ptr.DATAINLO
vfifo_reset_n => vfifo.I_RSTN
rfifo_reset_n => input_path_gen[0].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[1].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[2].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[3].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[4].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[5].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[6].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[7].read_fifo.I_RSTN
config_data_in => dqs_io_config_1.DATAIN
config_data_in => dqs_config_gen[0].dqs_config_inst.DATAIN
config_data_in => pad_gen[0].config_1.DATAIN
config_data_in => pad_gen[1].config_1.DATAIN
config_data_in => pad_gen[2].config_1.DATAIN
config_data_in => pad_gen[3].config_1.DATAIN
config_data_in => pad_gen[4].config_1.DATAIN
config_data_in => pad_gen[5].config_1.DATAIN
config_data_in => pad_gen[6].config_1.DATAIN
config_data_in => pad_gen[7].config_1.DATAIN
config_data_in => extra_output_pad_gen[0].config_1.DATAIN
config_dqs_ena => dqs_config_gen[0].dqs_config_inst.ENABLE
config_io_ena[0] => pad_gen[0].config_1.ENABLE
config_io_ena[1] => pad_gen[1].config_1.ENABLE
config_io_ena[2] => pad_gen[2].config_1.ENABLE
config_io_ena[3] => pad_gen[3].config_1.ENABLE
config_io_ena[4] => pad_gen[4].config_1.ENABLE
config_io_ena[5] => pad_gen[5].config_1.ENABLE
config_io_ena[6] => pad_gen[6].config_1.ENABLE
config_io_ena[7] => pad_gen[7].config_1.ENABLE
config_extra_io_ena[0] => extra_output_pad_gen[0].config_1.ENABLE
config_dqs_io_ena => dqs_io_config_1.ENABLE
config_update => dqs_io_config_1.UPDATE
config_update => dqs_config_gen[0].dqs_config_inst.UPDATE
config_update => pad_gen[0].config_1.UPDATE
config_update => pad_gen[1].config_1.UPDATE
config_update => pad_gen[2].config_1.UPDATE
config_update => pad_gen[3].config_1.UPDATE
config_update => pad_gen[4].config_1.UPDATE
config_update => pad_gen[5].config_1.UPDATE
config_update => pad_gen[6].config_1.UPDATE
config_update => pad_gen[7].config_1.UPDATE
config_update => extra_output_pad_gen[0].config_1.UPDATE
config_clock_in => dqs_io_config_1.CLK
config_clock_in => dqs_config_gen[0].dqs_config_inst.CLK
config_clock_in => pad_gen[0].config_1.CLK
config_clock_in => pad_gen[1].config_1.CLK
config_clock_in => pad_gen[2].config_1.CLK
config_clock_in => pad_gen[3].config_1.CLK
config_clock_in => pad_gen[4].config_1.CLK
config_clock_in => pad_gen[5].config_1.CLK
config_clock_in => pad_gen[6].config_1.CLK
config_clock_in => pad_gen[7].config_1.CLK
config_clock_in => extra_output_pad_gen[0].config_1.CLK


|ghrd_top|soc_system:soc_system_0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq


|ghrd_top|soc_system:soc_system_0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
afi_clk => ~NO_FANOUT~
afi_half_clk => ~NO_FANOUT~
ctl_clk => hmc_inst.I_CTLCLK
mp_cmd_clk_0 => hmc_inst.I_PORTCLK0
mp_cmd_clk_1 => hmc_inst.I_PORTCLK1
mp_cmd_clk_2 => hmc_inst.I_PORTCLK2
mp_cmd_clk_3 => hmc_inst.I_PORTCLK3
mp_cmd_clk_4 => hmc_inst.I_PORTCLK4
mp_cmd_clk_5 => hmc_inst.I_PORTCLK5
mp_cmd_reset_n_0 => hmc_inst.I_IAVSTCMDRESETN0
mp_cmd_reset_n_1 => hmc_inst.I_IAVSTCMDRESETN1
mp_cmd_reset_n_2 => hmc_inst.I_IAVSTCMDRESETN2
mp_cmd_reset_n_3 => hmc_inst.I_IAVSTCMDRESETN3
mp_cmd_reset_n_4 => hmc_inst.I_IAVSTCMDRESETN4
mp_cmd_reset_n_5 => hmc_inst.I_IAVSTCMDRESETN5
mp_rfifo_clk_0 => hmc_inst.I_IAVSTRDCLK0
mp_rfifo_clk_1 => hmc_inst.I_IAVSTRDCLK1
mp_rfifo_clk_2 => hmc_inst.I_IAVSTRDCLK2
mp_rfifo_clk_3 => hmc_inst.I_IAVSTRDCLK3
mp_rfifo_reset_n_0 => hmc_inst.I_IAVSTRDRESETN0
mp_rfifo_reset_n_1 => hmc_inst.I_IAVSTRDRESETN1
mp_rfifo_reset_n_2 => hmc_inst.I_IAVSTRDRESETN2
mp_rfifo_reset_n_3 => hmc_inst.I_IAVSTRDRESETN3
mp_wfifo_clk_0 => hmc_inst.I_IAVSTWRCLK0
mp_wfifo_clk_1 => hmc_inst.I_IAVSTWRCLK1
mp_wfifo_clk_2 => hmc_inst.I_IAVSTWRCLK2
mp_wfifo_clk_3 => hmc_inst.I_IAVSTWRCLK3
mp_wfifo_reset_n_0 => hmc_inst.I_IAVSTWRRESETN0
mp_wfifo_reset_n_1 => hmc_inst.I_IAVSTWRRESETN1
mp_wfifo_reset_n_2 => hmc_inst.I_IAVSTWRRESETN2
mp_wfifo_reset_n_3 => hmc_inst.I_IAVSTWRRESETN3
csr_clk => hmc_inst.I_MMRCLK
csr_reset_n => hmc_inst.I_MMRRESETN
afi_reset_n => ~NO_FANOUT~
ctl_reset_n => hmc_inst.I_CTLRESETN
avl_ready_0 <= hmc_inst.O_OAMMREADY0
avl_write_req_0 => hmc_inst.I_IAVSTCMDDATA01
avl_read_req_0 => hmc_inst.I_IAVSTCMDDATA0
avl_addr_0[0] => hmc_inst.I_IAVSTCMDDATA02
avl_be_0[0] => i_avst_wr_data_g.DATAB
avl_be_0[0] => i_avst_wr_data_g.DATAB
avl_be_0[0] => i_avst_wr_data_g.DATAB
avl_wdata_0[0] => i_avst_wr_data_g.DATAB
avl_wdata_0[0] => i_avst_wr_data_g.DATAB
avl_wdata_0[0] => i_avst_wr_data_g.DATAB
avl_size_0[0] => hmc_inst.I_IAVSTCMDDATA034
avl_size_0[1] => hmc_inst.I_IAVSTCMDDATA035
avl_size_0[2] => hmc_inst.I_IAVSTCMDDATA036
avl_burstbegin_0 => ~NO_FANOUT~
avl_rdata_0[0] <= <GND>
avl_rdata_valid_0 <= <GND>
avl_ready_1 <= hmc_inst.O_OAMMREADY1
avl_write_req_1 => hmc_inst.I_IAVSTCMDDATA11
avl_read_req_1 => hmc_inst.I_IAVSTCMDDATA1
avl_addr_1[0] => hmc_inst.I_IAVSTCMDDATA12
avl_be_1[0] => i_avst_wr_data_g.DATAB
avl_be_1[0] => i_avst_wr_data_g.DATAB
avl_be_1[0] => i_avst_wr_data_g.DATAB
avl_wdata_1[0] => i_avst_wr_data_g.DATAB
avl_wdata_1[0] => i_avst_wr_data_g.DATAB
avl_wdata_1[0] => i_avst_wr_data_g.DATAB
avl_size_1[0] => hmc_inst.I_IAVSTCMDDATA134
avl_size_1[1] => hmc_inst.I_IAVSTCMDDATA135
avl_size_1[2] => hmc_inst.I_IAVSTCMDDATA136
avl_burstbegin_1 => ~NO_FANOUT~
avl_rdata_1[0] <= <GND>
avl_rdata_valid_1 <= <GND>
avl_ready_2 <= hmc_inst.O_OAMMREADY2
avl_write_req_2 => hmc_inst.I_IAVSTCMDDATA21
avl_read_req_2 => hmc_inst.I_IAVSTCMDDATA2
avl_addr_2[0] => hmc_inst.I_IAVSTCMDDATA22
avl_be_2[0] => i_avst_wr_data_g.DATAB
avl_be_2[0] => i_avst_wr_data_g.DATAB
avl_be_2[0] => i_avst_wr_data_g.DATAB
avl_wdata_2[0] => i_avst_wr_data_g.DATAB
avl_wdata_2[0] => i_avst_wr_data_g.DATAB
avl_wdata_2[0] => i_avst_wr_data_g.DATAB
avl_size_2[0] => hmc_inst.I_IAVSTCMDDATA234
avl_size_2[1] => hmc_inst.I_IAVSTCMDDATA235
avl_size_2[2] => hmc_inst.I_IAVSTCMDDATA236
avl_burstbegin_2 => ~NO_FANOUT~
avl_rdata_2[0] <= <GND>
avl_rdata_valid_2 <= <GND>
avl_ready_3 <= hmc_inst.O_OAMMREADY3
avl_write_req_3 => hmc_inst.I_IAVSTCMDDATA31
avl_read_req_3 => hmc_inst.I_IAVSTCMDDATA3
avl_addr_3[0] => hmc_inst.I_IAVSTCMDDATA32
avl_be_3[0] => i_avst_wr_data_g.DATAB
avl_be_3[0] => i_avst_wr_data_g.DATAB
avl_be_3[0] => i_avst_wr_data_g.DATAB
avl_wdata_3[0] => i_avst_wr_data_g.DATAB
avl_wdata_3[0] => i_avst_wr_data_g.DATAB
avl_wdata_3[0] => i_avst_wr_data_g.DATAB
avl_size_3[0] => hmc_inst.I_IAVSTCMDDATA334
avl_size_3[1] => hmc_inst.I_IAVSTCMDDATA335
avl_size_3[2] => hmc_inst.I_IAVSTCMDDATA336
avl_burstbegin_3 => ~NO_FANOUT~
avl_rdata_3[0] <= <GND>
avl_rdata_valid_3 <= <GND>
avl_ready_4 <= hmc_inst.O_OAMMREADY4
avl_write_req_4 => hmc_inst.I_IAVSTCMDDATA41
avl_read_req_4 => hmc_inst.I_IAVSTCMDDATA4
avl_addr_4[0] => hmc_inst.I_IAVSTCMDDATA42
avl_be_4[0] => i_avst_wr_data_g.DATAB
avl_be_4[0] => i_avst_wr_data_g.DATAB
avl_be_4[0] => i_avst_wr_data_g.DATAB
avl_wdata_4[0] => i_avst_wr_data_g.DATAB
avl_wdata_4[0] => i_avst_wr_data_g.DATAB
avl_wdata_4[0] => i_avst_wr_data_g.DATAB
avl_size_4[0] => hmc_inst.I_IAVSTCMDDATA434
avl_size_4[1] => hmc_inst.I_IAVSTCMDDATA435
avl_size_4[2] => hmc_inst.I_IAVSTCMDDATA436
avl_burstbegin_4 => ~NO_FANOUT~
avl_rdata_4[0] <= <GND>
avl_rdata_valid_4 <= <GND>
avl_ready_5 <= hmc_inst.O_OAMMREADY5
avl_write_req_5 => hmc_inst.I_IAVSTCMDDATA51
avl_read_req_5 => hmc_inst.I_IAVSTCMDDATA5
avl_addr_5[0] => hmc_inst.I_IAVSTCMDDATA52
avl_be_5[0] => i_avst_wr_data_g.DATAB
avl_be_5[0] => i_avst_wr_data_g.DATAB
avl_be_5[0] => i_avst_wr_data_g.DATAB
avl_wdata_5[0] => i_avst_wr_data_g.DATAB
avl_wdata_5[0] => i_avst_wr_data_g.DATAB
avl_wdata_5[0] => i_avst_wr_data_g.DATAB
avl_size_5[0] => hmc_inst.I_IAVSTCMDDATA534
avl_size_5[1] => hmc_inst.I_IAVSTCMDDATA535
avl_size_5[2] => hmc_inst.I_IAVSTCMDDATA536
avl_burstbegin_5 => ~NO_FANOUT~
avl_rdata_5[0] <= <GND>
avl_rdata_valid_5 <= <GND>
afi_rst_n[0] <= hmc_inst.O_AFIRSTN
afi_cs_n[0] <= hmc_inst.O_AFICSN
afi_cs_n[1] <= hmc_inst.O_AFICSN1
afi_cke[0] <= hmc_inst.O_AFICKE
afi_cke[1] <= hmc_inst.O_AFICKE1
afi_odt[0] <= hmc_inst.O_AFIODT
afi_odt[1] <= hmc_inst.O_AFIODT1
afi_addr[0] <= hmc_inst.O_AFIADDR
afi_addr[1] <= hmc_inst.O_AFIADDR1
afi_addr[2] <= hmc_inst.O_AFIADDR2
afi_addr[3] <= hmc_inst.O_AFIADDR3
afi_addr[4] <= hmc_inst.O_AFIADDR4
afi_addr[5] <= hmc_inst.O_AFIADDR5
afi_addr[6] <= hmc_inst.O_AFIADDR6
afi_addr[7] <= hmc_inst.O_AFIADDR7
afi_addr[8] <= hmc_inst.O_AFIADDR8
afi_addr[9] <= hmc_inst.O_AFIADDR9
afi_addr[10] <= hmc_inst.O_AFIADDR10
afi_addr[11] <= hmc_inst.O_AFIADDR11
afi_addr[12] <= hmc_inst.O_AFIADDR12
afi_addr[13] <= hmc_inst.O_AFIADDR13
afi_addr[14] <= hmc_inst.O_AFIADDR14
afi_addr[15] <= hmc_inst.O_AFIADDR15
afi_addr[16] <= hmc_inst.O_AFIADDR16
afi_addr[17] <= hmc_inst.O_AFIADDR17
afi_addr[18] <= hmc_inst.O_AFIADDR18
afi_addr[19] <= hmc_inst.O_AFIADDR19
afi_ba[0] <= hmc_inst.O_AFIBA
afi_ba[1] <= hmc_inst.O_AFIBA1
afi_ba[2] <= hmc_inst.O_AFIBA2
afi_ras_n[0] <= hmc_inst.O_AFIRASN
afi_cas_n[0] <= hmc_inst.O_AFICASN
afi_we_n[0] <= hmc_inst.O_AFIWEN
afi_dqs_burst[0] <= hmc_inst.O_AFIDQSBURST
afi_dqs_burst[1] <= hmc_inst.O_AFIDQSBURST1
afi_dqs_burst[2] <= hmc_inst.O_AFIDQSBURST2
afi_dqs_burst[3] <= hmc_inst.O_AFIDQSBURST3
afi_dqs_burst[4] <= hmc_inst.O_AFIDQSBURST4
afi_wdata_valid[0] <= hmc_inst.O_AFIWDATAVALID
afi_wdata_valid[1] <= hmc_inst.O_AFIWDATAVALID1
afi_wdata_valid[2] <= hmc_inst.O_AFIWDATAVALID2
afi_wdata_valid[3] <= hmc_inst.O_AFIWDATAVALID3
afi_wdata_valid[4] <= hmc_inst.O_AFIWDATAVALID4
afi_wdata[0] <= hmc_inst.O_AFIWDATA
afi_wdata[1] <= hmc_inst.O_AFIWDATA1
afi_wdata[2] <= hmc_inst.O_AFIWDATA2
afi_wdata[3] <= hmc_inst.O_AFIWDATA3
afi_wdata[4] <= hmc_inst.O_AFIWDATA4
afi_wdata[5] <= hmc_inst.O_AFIWDATA5
afi_wdata[6] <= hmc_inst.O_AFIWDATA6
afi_wdata[7] <= hmc_inst.O_AFIWDATA7
afi_wdata[8] <= hmc_inst.O_AFIWDATA8
afi_wdata[9] <= hmc_inst.O_AFIWDATA9
afi_wdata[10] <= hmc_inst.O_AFIWDATA10
afi_wdata[11] <= hmc_inst.O_AFIWDATA11
afi_wdata[12] <= hmc_inst.O_AFIWDATA12
afi_wdata[13] <= hmc_inst.O_AFIWDATA13
afi_wdata[14] <= hmc_inst.O_AFIWDATA14
afi_wdata[15] <= hmc_inst.O_AFIWDATA15
afi_wdata[16] <= hmc_inst.O_AFIWDATA16
afi_wdata[17] <= hmc_inst.O_AFIWDATA17
afi_wdata[18] <= hmc_inst.O_AFIWDATA18
afi_wdata[19] <= hmc_inst.O_AFIWDATA19
afi_wdata[20] <= hmc_inst.O_AFIWDATA20
afi_wdata[21] <= hmc_inst.O_AFIWDATA21
afi_wdata[22] <= hmc_inst.O_AFIWDATA22
afi_wdata[23] <= hmc_inst.O_AFIWDATA23
afi_wdata[24] <= hmc_inst.O_AFIWDATA24
afi_wdata[25] <= hmc_inst.O_AFIWDATA25
afi_wdata[26] <= hmc_inst.O_AFIWDATA26
afi_wdata[27] <= hmc_inst.O_AFIWDATA27
afi_wdata[28] <= hmc_inst.O_AFIWDATA28
afi_wdata[29] <= hmc_inst.O_AFIWDATA29
afi_wdata[30] <= hmc_inst.O_AFIWDATA30
afi_wdata[31] <= hmc_inst.O_AFIWDATA31
afi_wdata[32] <= hmc_inst.O_AFIWDATA32
afi_wdata[33] <= hmc_inst.O_AFIWDATA33
afi_wdata[34] <= hmc_inst.O_AFIWDATA34
afi_wdata[35] <= hmc_inst.O_AFIWDATA35
afi_wdata[36] <= hmc_inst.O_AFIWDATA36
afi_wdata[37] <= hmc_inst.O_AFIWDATA37
afi_wdata[38] <= hmc_inst.O_AFIWDATA38
afi_wdata[39] <= hmc_inst.O_AFIWDATA39
afi_wdata[40] <= hmc_inst.O_AFIWDATA40
afi_wdata[41] <= hmc_inst.O_AFIWDATA41
afi_wdata[42] <= hmc_inst.O_AFIWDATA42
afi_wdata[43] <= hmc_inst.O_AFIWDATA43
afi_wdata[44] <= hmc_inst.O_AFIWDATA44
afi_wdata[45] <= hmc_inst.O_AFIWDATA45
afi_wdata[46] <= hmc_inst.O_AFIWDATA46
afi_wdata[47] <= hmc_inst.O_AFIWDATA47
afi_wdata[48] <= hmc_inst.O_AFIWDATA48
afi_wdata[49] <= hmc_inst.O_AFIWDATA49
afi_wdata[50] <= hmc_inst.O_AFIWDATA50
afi_wdata[51] <= hmc_inst.O_AFIWDATA51
afi_wdata[52] <= hmc_inst.O_AFIWDATA52
afi_wdata[53] <= hmc_inst.O_AFIWDATA53
afi_wdata[54] <= hmc_inst.O_AFIWDATA54
afi_wdata[55] <= hmc_inst.O_AFIWDATA55
afi_wdata[56] <= hmc_inst.O_AFIWDATA56
afi_wdata[57] <= hmc_inst.O_AFIWDATA57
afi_wdata[58] <= hmc_inst.O_AFIWDATA58
afi_wdata[59] <= hmc_inst.O_AFIWDATA59
afi_wdata[60] <= hmc_inst.O_AFIWDATA60
afi_wdata[61] <= hmc_inst.O_AFIWDATA61
afi_wdata[62] <= hmc_inst.O_AFIWDATA62
afi_wdata[63] <= hmc_inst.O_AFIWDATA63
afi_wdata[64] <= hmc_inst.O_AFIWDATA64
afi_wdata[65] <= hmc_inst.O_AFIWDATA65
afi_wdata[66] <= hmc_inst.O_AFIWDATA66
afi_wdata[67] <= hmc_inst.O_AFIWDATA67
afi_wdata[68] <= hmc_inst.O_AFIWDATA68
afi_wdata[69] <= hmc_inst.O_AFIWDATA69
afi_wdata[70] <= hmc_inst.O_AFIWDATA70
afi_wdata[71] <= hmc_inst.O_AFIWDATA71
afi_wdata[72] <= hmc_inst.O_AFIWDATA72
afi_wdata[73] <= hmc_inst.O_AFIWDATA73
afi_wdata[74] <= hmc_inst.O_AFIWDATA74
afi_wdata[75] <= hmc_inst.O_AFIWDATA75
afi_wdata[76] <= hmc_inst.O_AFIWDATA76
afi_wdata[77] <= hmc_inst.O_AFIWDATA77
afi_wdata[78] <= hmc_inst.O_AFIWDATA78
afi_wdata[79] <= hmc_inst.O_AFIWDATA79
afi_dm[0] <= hmc_inst.O_AFIDM
afi_dm[1] <= hmc_inst.O_AFIDM1
afi_dm[2] <= hmc_inst.O_AFIDM2
afi_dm[3] <= hmc_inst.O_AFIDM3
afi_dm[4] <= hmc_inst.O_AFIDM4
afi_dm[5] <= hmc_inst.O_AFIDM5
afi_dm[6] <= hmc_inst.O_AFIDM6
afi_dm[7] <= hmc_inst.O_AFIDM7
afi_dm[8] <= hmc_inst.O_AFIDM8
afi_dm[9] <= hmc_inst.O_AFIDM9
afi_wlat[0] => hmc_inst.I_AFIWLAT
afi_wlat[1] => hmc_inst.I_AFIWLAT1
afi_wlat[2] => hmc_inst.I_AFIWLAT2
afi_wlat[3] => hmc_inst.I_AFIWLAT3
afi_rdata_en[0] <= hmc_inst.O_AFIRDATAEN
afi_rdata_en[1] <= hmc_inst.O_AFIRDATAEN1
afi_rdata_en[2] <= hmc_inst.O_AFIRDATAEN2
afi_rdata_en[3] <= hmc_inst.O_AFIRDATAEN3
afi_rdata_en[4] <= hmc_inst.O_AFIRDATAEN4
afi_rdata_en_full[0] <= hmc_inst.O_AFIRDATAENFULL
afi_rdata_en_full[1] <= hmc_inst.O_AFIRDATAENFULL1
afi_rdata_en_full[2] <= hmc_inst.O_AFIRDATAENFULL2
afi_rdata_en_full[3] <= hmc_inst.O_AFIRDATAENFULL3
afi_rdata_en_full[4] <= hmc_inst.O_AFIRDATAENFULL4
afi_rdata[0] => hmc_inst.I_AFIRDATA
afi_rdata[1] => hmc_inst.I_AFIRDATA1
afi_rdata[2] => hmc_inst.I_AFIRDATA2
afi_rdata[3] => hmc_inst.I_AFIRDATA3
afi_rdata[4] => hmc_inst.I_AFIRDATA4
afi_rdata[5] => hmc_inst.I_AFIRDATA5
afi_rdata[6] => hmc_inst.I_AFIRDATA6
afi_rdata[7] => hmc_inst.I_AFIRDATA7
afi_rdata[8] => hmc_inst.I_AFIRDATA8
afi_rdata[9] => hmc_inst.I_AFIRDATA9
afi_rdata[10] => hmc_inst.I_AFIRDATA10
afi_rdata[11] => hmc_inst.I_AFIRDATA11
afi_rdata[12] => hmc_inst.I_AFIRDATA12
afi_rdata[13] => hmc_inst.I_AFIRDATA13
afi_rdata[14] => hmc_inst.I_AFIRDATA14
afi_rdata[15] => hmc_inst.I_AFIRDATA15
afi_rdata[16] => hmc_inst.I_AFIRDATA16
afi_rdata[17] => hmc_inst.I_AFIRDATA17
afi_rdata[18] => hmc_inst.I_AFIRDATA18
afi_rdata[19] => hmc_inst.I_AFIRDATA19
afi_rdata[20] => hmc_inst.I_AFIRDATA20
afi_rdata[21] => hmc_inst.I_AFIRDATA21
afi_rdata[22] => hmc_inst.I_AFIRDATA22
afi_rdata[23] => hmc_inst.I_AFIRDATA23
afi_rdata[24] => hmc_inst.I_AFIRDATA24
afi_rdata[25] => hmc_inst.I_AFIRDATA25
afi_rdata[26] => hmc_inst.I_AFIRDATA26
afi_rdata[27] => hmc_inst.I_AFIRDATA27
afi_rdata[28] => hmc_inst.I_AFIRDATA28
afi_rdata[29] => hmc_inst.I_AFIRDATA29
afi_rdata[30] => hmc_inst.I_AFIRDATA30
afi_rdata[31] => hmc_inst.I_AFIRDATA31
afi_rdata[32] => hmc_inst.I_AFIRDATA32
afi_rdata[33] => hmc_inst.I_AFIRDATA33
afi_rdata[34] => hmc_inst.I_AFIRDATA34
afi_rdata[35] => hmc_inst.I_AFIRDATA35
afi_rdata[36] => hmc_inst.I_AFIRDATA36
afi_rdata[37] => hmc_inst.I_AFIRDATA37
afi_rdata[38] => hmc_inst.I_AFIRDATA38
afi_rdata[39] => hmc_inst.I_AFIRDATA39
afi_rdata[40] => hmc_inst.I_AFIRDATA40
afi_rdata[41] => hmc_inst.I_AFIRDATA41
afi_rdata[42] => hmc_inst.I_AFIRDATA42
afi_rdata[43] => hmc_inst.I_AFIRDATA43
afi_rdata[44] => hmc_inst.I_AFIRDATA44
afi_rdata[45] => hmc_inst.I_AFIRDATA45
afi_rdata[46] => hmc_inst.I_AFIRDATA46
afi_rdata[47] => hmc_inst.I_AFIRDATA47
afi_rdata[48] => hmc_inst.I_AFIRDATA48
afi_rdata[49] => hmc_inst.I_AFIRDATA49
afi_rdata[50] => hmc_inst.I_AFIRDATA50
afi_rdata[51] => hmc_inst.I_AFIRDATA51
afi_rdata[52] => hmc_inst.I_AFIRDATA52
afi_rdata[53] => hmc_inst.I_AFIRDATA53
afi_rdata[54] => hmc_inst.I_AFIRDATA54
afi_rdata[55] => hmc_inst.I_AFIRDATA55
afi_rdata[56] => hmc_inst.I_AFIRDATA56
afi_rdata[57] => hmc_inst.I_AFIRDATA57
afi_rdata[58] => hmc_inst.I_AFIRDATA58
afi_rdata[59] => hmc_inst.I_AFIRDATA59
afi_rdata[60] => hmc_inst.I_AFIRDATA60
afi_rdata[61] => hmc_inst.I_AFIRDATA61
afi_rdata[62] => hmc_inst.I_AFIRDATA62
afi_rdata[63] => hmc_inst.I_AFIRDATA63
afi_rdata[64] => hmc_inst.I_AFIRDATA64
afi_rdata[65] => hmc_inst.I_AFIRDATA65
afi_rdata[66] => hmc_inst.I_AFIRDATA66
afi_rdata[67] => hmc_inst.I_AFIRDATA67
afi_rdata[68] => hmc_inst.I_AFIRDATA68
afi_rdata[69] => hmc_inst.I_AFIRDATA69
afi_rdata[70] => hmc_inst.I_AFIRDATA70
afi_rdata[71] => hmc_inst.I_AFIRDATA71
afi_rdata[72] => hmc_inst.I_AFIRDATA72
afi_rdata[73] => hmc_inst.I_AFIRDATA73
afi_rdata[74] => hmc_inst.I_AFIRDATA74
afi_rdata[75] => hmc_inst.I_AFIRDATA75
afi_rdata[76] => hmc_inst.I_AFIRDATA76
afi_rdata[77] => hmc_inst.I_AFIRDATA77
afi_rdata[78] => hmc_inst.I_AFIRDATA78
afi_rdata[79] => hmc_inst.I_AFIRDATA79
afi_rdata_valid[0] => hmc_inst.I_AFIRDATAVALID
afi_rlat[0] => ~NO_FANOUT~
afi_rlat[1] => ~NO_FANOUT~
afi_rlat[2] => ~NO_FANOUT~
afi_rlat[3] => ~NO_FANOUT~
afi_rlat[4] => ~NO_FANOUT~
afi_cal_success => hmc_inst.I_CTLCALSUCCESS
afi_mem_clk_disable[0] <= hmc_inst.O_CTLMEMCLKDISABLE
afi_ctl_refresh_done[0] <= hmc_inst.O_AFICTLREFRESHDONE
afi_seq_busy[0] => hmc_inst.I_AFISEQBUSY
afi_seq_busy[0] => hmc_inst.I_AFISEQBUSY1
afi_ctl_long_idle[0] <= hmc_inst.O_AFICTLLONGIDLE
afi_cal_fail => hmc_inst.I_CTLCALFAIL
afi_cal_req <= hmc_inst.O_CTLCALREQ
afi_init_req <= <GND>
cfg_dramconfig[0] <= hmc_inst.O_DRAMCONFIG
cfg_dramconfig[1] <= hmc_inst.O_DRAMCONFIG1
cfg_dramconfig[2] <= hmc_inst.O_DRAMCONFIG2
cfg_dramconfig[3] <= hmc_inst.O_DRAMCONFIG3
cfg_dramconfig[4] <= hmc_inst.O_DRAMCONFIG4
cfg_dramconfig[5] <= hmc_inst.O_DRAMCONFIG5
cfg_dramconfig[6] <= hmc_inst.O_DRAMCONFIG6
cfg_dramconfig[7] <= hmc_inst.O_DRAMCONFIG7
cfg_dramconfig[8] <= hmc_inst.O_DRAMCONFIG8
cfg_dramconfig[9] <= hmc_inst.O_DRAMCONFIG9
cfg_dramconfig[10] <= hmc_inst.O_DRAMCONFIG10
cfg_dramconfig[11] <= hmc_inst.O_DRAMCONFIG11
cfg_dramconfig[12] <= hmc_inst.O_DRAMCONFIG12
cfg_dramconfig[13] <= hmc_inst.O_DRAMCONFIG13
cfg_dramconfig[14] <= hmc_inst.O_DRAMCONFIG14
cfg_dramconfig[15] <= hmc_inst.O_DRAMCONFIG15
cfg_dramconfig[16] <= hmc_inst.O_DRAMCONFIG16
cfg_dramconfig[17] <= hmc_inst.O_DRAMCONFIG17
cfg_dramconfig[18] <= hmc_inst.O_DRAMCONFIG18
cfg_dramconfig[19] <= hmc_inst.O_DRAMCONFIG19
cfg_dramconfig[20] <= hmc_inst.O_DRAMCONFIG20
cfg_dramconfig[21] <= <GND>
cfg_dramconfig[22] <= <GND>
cfg_dramconfig[23] <= <GND>
cfg_caswrlat[0] <= hmc_inst.O_CFGCASWRLAT
cfg_caswrlat[1] <= hmc_inst.O_CFGCASWRLAT1
cfg_caswrlat[2] <= hmc_inst.O_CFGCASWRLAT2
cfg_caswrlat[3] <= hmc_inst.O_CFGCASWRLAT3
cfg_caswrlat[4] <= <GND>
cfg_caswrlat[5] <= <GND>
cfg_caswrlat[6] <= <GND>
cfg_caswrlat[7] <= <GND>
cfg_addlat[0] <= hmc_inst.O_CFGADDLAT
cfg_addlat[1] <= hmc_inst.O_CFGADDLAT1
cfg_addlat[2] <= hmc_inst.O_CFGADDLAT2
cfg_addlat[3] <= hmc_inst.O_CFGADDLAT3
cfg_addlat[4] <= hmc_inst.O_CFGADDLAT4
cfg_addlat[5] <= <GND>
cfg_addlat[6] <= <GND>
cfg_addlat[7] <= <GND>
cfg_tcl[0] <= hmc_inst.O_CFGTCL
cfg_tcl[1] <= hmc_inst.O_CFGTCL1
cfg_tcl[2] <= hmc_inst.O_CFGTCL2
cfg_tcl[3] <= hmc_inst.O_CFGTCL3
cfg_tcl[4] <= hmc_inst.O_CFGTCL4
cfg_tcl[5] <= <GND>
cfg_tcl[6] <= <GND>
cfg_tcl[7] <= <GND>
cfg_trfc[0] <= hmc_inst.O_CFGTRFC
cfg_trfc[1] <= hmc_inst.O_CFGTRFC1
cfg_trfc[2] <= hmc_inst.O_CFGTRFC2
cfg_trfc[3] <= hmc_inst.O_CFGTRFC3
cfg_trfc[4] <= hmc_inst.O_CFGTRFC4
cfg_trfc[5] <= hmc_inst.O_CFGTRFC5
cfg_trfc[6] <= hmc_inst.O_CFGTRFC6
cfg_trfc[7] <= hmc_inst.O_CFGTRFC7
cfg_trefi[0] <= hmc_inst.O_CFGTREFI
cfg_trefi[1] <= hmc_inst.O_CFGTREFI1
cfg_trefi[2] <= hmc_inst.O_CFGTREFI2
cfg_trefi[3] <= hmc_inst.O_CFGTREFI3
cfg_trefi[4] <= hmc_inst.O_CFGTREFI4
cfg_trefi[5] <= hmc_inst.O_CFGTREFI5
cfg_trefi[6] <= hmc_inst.O_CFGTREFI6
cfg_trefi[7] <= hmc_inst.O_CFGTREFI7
cfg_trefi[8] <= hmc_inst.O_CFGTREFI8
cfg_trefi[9] <= hmc_inst.O_CFGTREFI9
cfg_trefi[10] <= hmc_inst.O_CFGTREFI10
cfg_trefi[11] <= hmc_inst.O_CFGTREFI11
cfg_trefi[12] <= hmc_inst.O_CFGTREFI12
cfg_trefi[13] <= <GND>
cfg_trefi[14] <= <GND>
cfg_trefi[15] <= <GND>
cfg_twr[0] <= hmc_inst.O_CFGTWR
cfg_twr[1] <= hmc_inst.O_CFGTWR1
cfg_twr[2] <= hmc_inst.O_CFGTWR2
cfg_twr[3] <= hmc_inst.O_CFGTWR3
cfg_twr[4] <= <GND>
cfg_twr[5] <= <GND>
cfg_twr[6] <= <GND>
cfg_twr[7] <= <GND>
cfg_tmrd[0] <= hmc_inst.O_CFGTMRD
cfg_tmrd[1] <= hmc_inst.O_CFGTMRD1
cfg_tmrd[2] <= hmc_inst.O_CFGTMRD2
cfg_tmrd[3] <= hmc_inst.O_CFGTMRD3
cfg_tmrd[4] <= <GND>
cfg_tmrd[5] <= <GND>
cfg_tmrd[6] <= <GND>
cfg_tmrd[7] <= <GND>
cfg_coladdrwidth[0] <= hmc_inst.O_CFGCOLADDRWIDTH
cfg_coladdrwidth[1] <= hmc_inst.O_CFGCOLADDRWIDTH1
cfg_coladdrwidth[2] <= hmc_inst.O_CFGCOLADDRWIDTH2
cfg_coladdrwidth[3] <= hmc_inst.O_CFGCOLADDRWIDTH3
cfg_coladdrwidth[4] <= hmc_inst.O_CFGCOLADDRWIDTH4
cfg_coladdrwidth[5] <= <GND>
cfg_coladdrwidth[6] <= <GND>
cfg_coladdrwidth[7] <= <GND>
cfg_rowaddrwidth[0] <= hmc_inst.O_CFGROWADDRWIDTH
cfg_rowaddrwidth[1] <= hmc_inst.O_CFGROWADDRWIDTH1
cfg_rowaddrwidth[2] <= hmc_inst.O_CFGROWADDRWIDTH2
cfg_rowaddrwidth[3] <= hmc_inst.O_CFGROWADDRWIDTH3
cfg_rowaddrwidth[4] <= hmc_inst.O_CFGROWADDRWIDTH4
cfg_rowaddrwidth[5] <= <GND>
cfg_rowaddrwidth[6] <= <GND>
cfg_rowaddrwidth[7] <= <GND>
cfg_bankaddrwidth[0] <= hmc_inst.O_CFGBANKADDRWIDTH
cfg_bankaddrwidth[1] <= hmc_inst.O_CFGBANKADDRWIDTH1
cfg_bankaddrwidth[2] <= hmc_inst.O_CFGBANKADDRWIDTH2
cfg_bankaddrwidth[3] <= <GND>
cfg_bankaddrwidth[4] <= <GND>
cfg_bankaddrwidth[5] <= <GND>
cfg_bankaddrwidth[6] <= <GND>
cfg_bankaddrwidth[7] <= <GND>
cfg_csaddrwidth[0] <= hmc_inst.O_CFGCSADDRWIDTH
cfg_csaddrwidth[1] <= hmc_inst.O_CFGCSADDRWIDTH1
cfg_csaddrwidth[2] <= hmc_inst.O_CFGCSADDRWIDTH2
cfg_csaddrwidth[3] <= <GND>
cfg_csaddrwidth[4] <= <GND>
cfg_csaddrwidth[5] <= <GND>
cfg_csaddrwidth[6] <= <GND>
cfg_csaddrwidth[7] <= <GND>
cfg_interfacewidth[0] <= hmc_inst.O_CFGINTERFACEWIDTH
cfg_interfacewidth[1] <= hmc_inst.O_CFGINTERFACEWIDTH1
cfg_interfacewidth[2] <= hmc_inst.O_CFGINTERFACEWIDTH2
cfg_interfacewidth[3] <= hmc_inst.O_CFGINTERFACEWIDTH3
cfg_interfacewidth[4] <= hmc_inst.O_CFGINTERFACEWIDTH4
cfg_interfacewidth[5] <= hmc_inst.O_CFGINTERFACEWIDTH5
cfg_interfacewidth[6] <= hmc_inst.O_CFGINTERFACEWIDTH6
cfg_interfacewidth[7] <= hmc_inst.O_CFGINTERFACEWIDTH7
cfg_devicewidth[0] <= hmc_inst.O_CFGDEVICEWIDTH
cfg_devicewidth[1] <= hmc_inst.O_CFGDEVICEWIDTH1
cfg_devicewidth[2] <= hmc_inst.O_CFGDEVICEWIDTH2
cfg_devicewidth[3] <= hmc_inst.O_CFGDEVICEWIDTH3
cfg_devicewidth[4] <= <GND>
cfg_devicewidth[5] <= <GND>
cfg_devicewidth[6] <= <GND>
cfg_devicewidth[7] <= <GND>
local_refresh_ack <= hmc_inst.O_LOCALREFRESHACK
local_powerdn_ack <= hmc_inst.O_LOCALPOWERDOWNACK
local_self_rfsh_ack <= hmc_inst.O_LOCALSELFRFSHACK
local_deep_powerdn_ack <= hmc_inst.O_LOCALDEEPPOWERDNACK
local_refresh_req => hmc_inst.I_LOCALREFRESHREQ
local_refresh_chip[0] => hmc_inst.I_LOCALREFRESHCHIP
local_refresh_chip[0] => hmc_inst.I_LOCALREFRESHCHIP1
local_self_rfsh_req => hmc_inst.I_LOCALSELFRFSHREQ
local_self_rfsh_chip[0] => hmc_inst.I_LOCALSELFRFSHCHIP
local_self_rfsh_chip[0] => hmc_inst.I_LOCALSELFRFSHCHIP1
local_deep_powerdn_req => hmc_inst.I_LOCALDEEPPOWERDNREQ
local_deep_powerdn_chip[0] => hmc_inst.I_LOCALDEEPPOWERDNCHIP
local_deep_powerdn_chip[0] => hmc_inst.I_LOCALDEEPPOWERDNCHIP1
local_multicast => ~NO_FANOUT~
local_priority => ~NO_FANOUT~
local_init_done <= hmc_inst.O_LOCALINITDONE
local_cal_success <= io_intaficalsuccess.DB_MAX_OUTPUT_PORT_TYPE
local_cal_fail <= io_intaficalfail.DB_MAX_OUTPUT_PORT_TYPE
csr_read_req => hmc_inst.I_MMRREADREQ
csr_write_req => hmc_inst.I_MMRWRITEREQ
csr_addr[0] => hmc_inst.I_MMRADDR
csr_addr[1] => hmc_inst.I_MMRADDR1
csr_addr[2] => hmc_inst.I_MMRADDR2
csr_addr[3] => hmc_inst.I_MMRADDR3
csr_addr[4] => hmc_inst.I_MMRADDR4
csr_addr[5] => hmc_inst.I_MMRADDR5
csr_addr[6] => hmc_inst.I_MMRADDR6
csr_addr[7] => hmc_inst.I_MMRADDR7
csr_addr[8] => hmc_inst.I_MMRADDR8
csr_addr[9] => hmc_inst.I_MMRADDR9
csr_wdata[0] => hmc_inst.I_MMRWDATA
csr_wdata[1] => hmc_inst.I_MMRWDATA1
csr_wdata[2] => hmc_inst.I_MMRWDATA2
csr_wdata[3] => hmc_inst.I_MMRWDATA3
csr_wdata[4] => hmc_inst.I_MMRWDATA4
csr_wdata[5] => hmc_inst.I_MMRWDATA5
csr_wdata[6] => hmc_inst.I_MMRWDATA6
csr_wdata[7] => hmc_inst.I_MMRWDATA7
csr_rdata[0] <= hmc_inst.O_MMRRDATA
csr_rdata[1] <= hmc_inst.O_MMRRDATA1
csr_rdata[2] <= hmc_inst.O_MMRRDATA2
csr_rdata[3] <= hmc_inst.O_MMRRDATA3
csr_rdata[4] <= hmc_inst.O_MMRRDATA4
csr_rdata[5] <= hmc_inst.O_MMRRDATA5
csr_rdata[6] <= hmc_inst.O_MMRRDATA6
csr_rdata[7] <= hmc_inst.O_MMRRDATA7
csr_be[0] => hmc_inst.I_MMRBE
csr_rdata_valid <= hmc_inst.O_MMRRDATAVALID
csr_waitrequest <= hmc_inst.O_MMRWAITREQUEST
bonding_out_1[0] <= hmc_inst.O_BONDINGOUT1
bonding_out_1[1] <= hmc_inst.O_BONDINGOUT11
bonding_out_1[2] <= hmc_inst.O_BONDINGOUT12
bonding_out_1[3] <= hmc_inst.O_BONDINGOUT13
bonding_in_1[0] => hmc_inst.I_BONDINGIN1
bonding_in_1[1] => hmc_inst.I_BONDINGIN11
bonding_in_1[2] => hmc_inst.I_BONDINGIN12
bonding_in_1[3] => hmc_inst.I_BONDINGIN13
bonding_out_2[0] <= hmc_inst.O_BONDINGOUT2
bonding_out_2[1] <= hmc_inst.O_BONDINGOUT21
bonding_out_2[2] <= hmc_inst.O_BONDINGOUT22
bonding_out_2[3] <= hmc_inst.O_BONDINGOUT23
bonding_out_2[4] <= hmc_inst.O_BONDINGOUT24
bonding_out_2[5] <= hmc_inst.O_BONDINGOUT25
bonding_in_2[0] => hmc_inst.I_BONDINGIN2
bonding_in_2[1] => hmc_inst.I_BONDINGIN21
bonding_in_2[2] => hmc_inst.I_BONDINGIN22
bonding_in_2[3] => hmc_inst.I_BONDINGIN23
bonding_in_2[4] => hmc_inst.I_BONDINGIN24
bonding_in_2[5] => hmc_inst.I_BONDINGIN25
bonding_out_3[0] <= hmc_inst.O_BONDINGOUT3
bonding_out_3[1] <= hmc_inst.O_BONDINGOUT31
bonding_out_3[2] <= hmc_inst.O_BONDINGOUT32
bonding_out_3[3] <= hmc_inst.O_BONDINGOUT33
bonding_out_3[4] <= hmc_inst.O_BONDINGOUT34
bonding_out_3[5] <= hmc_inst.O_BONDINGOUT35
bonding_in_3[0] => hmc_inst.I_BONDINGIN3
bonding_in_3[1] => hmc_inst.I_BONDINGIN31
bonding_in_3[2] => hmc_inst.I_BONDINGIN32
bonding_in_3[3] => hmc_inst.I_BONDINGIN33
bonding_in_3[4] => hmc_inst.I_BONDINGIN34
bonding_in_3[5] => hmc_inst.I_BONDINGIN35
io_intaficalfail => local_cal_fail.DATAIN
ctl_init_req <= hmc_inst.O_CTLINITREQ
local_sts_ctl_empty <= hmc_inst.O_LOCALSTSCTLEMPTY
io_intaficalsuccess => local_cal_success.DATAIN


|ghrd_top|soc_system:soc_system_0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
oct_rzqin => sd1a_0.I_RZQIN
parallelterminationcontrol[0] <= sd2a_0.O_PARALLELTERMINATIONCONTROL
parallelterminationcontrol[1] <= sd2a_0.O_PARALLELTERMINATIONCONTROL1
parallelterminationcontrol[2] <= sd2a_0.O_PARALLELTERMINATIONCONTROL2
parallelterminationcontrol[3] <= sd2a_0.O_PARALLELTERMINATIONCONTROL3
parallelterminationcontrol[4] <= sd2a_0.O_PARALLELTERMINATIONCONTROL4
parallelterminationcontrol[5] <= sd2a_0.O_PARALLELTERMINATIONCONTROL5
parallelterminationcontrol[6] <= sd2a_0.O_PARALLELTERMINATIONCONTROL6
parallelterminationcontrol[7] <= sd2a_0.O_PARALLELTERMINATIONCONTROL7
parallelterminationcontrol[8] <= sd2a_0.O_PARALLELTERMINATIONCONTROL8
parallelterminationcontrol[9] <= sd2a_0.O_PARALLELTERMINATIONCONTROL9
parallelterminationcontrol[10] <= sd2a_0.O_PARALLELTERMINATIONCONTROL10
parallelterminationcontrol[11] <= sd2a_0.O_PARALLELTERMINATIONCONTROL11
parallelterminationcontrol[12] <= sd2a_0.O_PARALLELTERMINATIONCONTROL12
parallelterminationcontrol[13] <= sd2a_0.O_PARALLELTERMINATIONCONTROL13
parallelterminationcontrol[14] <= sd2a_0.O_PARALLELTERMINATIONCONTROL14
parallelterminationcontrol[15] <= sd2a_0.O_PARALLELTERMINATIONCONTROL15
seriesterminationcontrol[0] <= sd2a_0.O_SERIESTERMINATIONCONTROL
seriesterminationcontrol[1] <= sd2a_0.O_SERIESTERMINATIONCONTROL1
seriesterminationcontrol[2] <= sd2a_0.O_SERIESTERMINATIONCONTROL2
seriesterminationcontrol[3] <= sd2a_0.O_SERIESTERMINATIONCONTROL3
seriesterminationcontrol[4] <= sd2a_0.O_SERIESTERMINATIONCONTROL4
seriesterminationcontrol[5] <= sd2a_0.O_SERIESTERMINATIONCONTROL5
seriesterminationcontrol[6] <= sd2a_0.O_SERIESTERMINATIONCONTROL6
seriesterminationcontrol[7] <= sd2a_0.O_SERIESTERMINATIONCONTROL7
seriesterminationcontrol[8] <= sd2a_0.O_SERIESTERMINATIONCONTROL8
seriesterminationcontrol[9] <= sd2a_0.O_SERIESTERMINATIONCONTROL9
seriesterminationcontrol[10] <= sd2a_0.O_SERIESTERMINATIONCONTROL10
seriesterminationcontrol[11] <= sd2a_0.O_SERIESTERMINATIONCONTROL11
seriesterminationcontrol[12] <= sd2a_0.O_SERIESTERMINATIONCONTROL12
seriesterminationcontrol[13] <= sd2a_0.O_SERIESTERMINATIONCONTROL13
seriesterminationcontrol[14] <= sd2a_0.O_SERIESTERMINATIONCONTROL14
seriesterminationcontrol[15] <= sd2a_0.O_SERIESTERMINATIONCONTROL15


|ghrd_top|soc_system:soc_system_0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
clk => dll_wys_m.CLK
dll_pll_locked => dll_wys_m.ALOAD
dll_delayctrl[0] <= dll_wys_m.DELAYCTRLOUT
dll_delayctrl[1] <= dll_wys_m.DELAYCTRLOUT1
dll_delayctrl[2] <= dll_wys_m.DELAYCTRLOUT2
dll_delayctrl[3] <= dll_wys_m.DELAYCTRLOUT3
dll_delayctrl[4] <= dll_wys_m.DELAYCTRLOUT4
dll_delayctrl[5] <= dll_wys_m.DELAYCTRLOUT5
dll_delayctrl[6] <= dll_wys_m.DELAYCTRLOUT6


|ghrd_top|soc_system:soc_system_0|soc_system_pio_led:pio_led
address[0] => Equal0.IN31
address[1] => Equal0.IN30
chipselect => always0.IN0
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
clk => data_out[8].CLK
clk => data_out[9].CLK
reset_n => data_out[0].PRESET
reset_n => data_out[1].PRESET
reset_n => data_out[2].PRESET
reset_n => data_out[3].PRESET
reset_n => data_out[4].PRESET
reset_n => data_out[5].PRESET
reset_n => data_out[6].PRESET
reset_n => data_out[7].PRESET
reset_n => data_out[8].PRESET
reset_n => data_out[9].PRESET
write_n => always0.IN1
writedata[0] => data_out[0].DATAIN
writedata[1] => data_out[1].DATAIN
writedata[2] => data_out[2].DATAIN
writedata[3] => data_out[3].DATAIN
writedata[4] => data_out[4].DATAIN
writedata[5] => data_out[5].DATAIN
writedata[6] => data_out[6].DATAIN
writedata[7] => data_out[7].DATAIN
writedata[8] => data_out[8].DATAIN
writedata[9] => data_out[9].DATAIN
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
out_port[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
out_port[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
out_port[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
out_port[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
out_port[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
out_port[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
out_port[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
out_port[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
out_port[8] <= data_out[8].DB_MAX_OUTPUT_PORT_TYPE
out_port[9] <= data_out[9].DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= <GND>
readdata[11] <= <GND>
readdata[12] <= <GND>
readdata[13] <= <GND>
readdata[14] <= <GND>
readdata[15] <= <GND>
readdata[16] <= <GND>
readdata[17] <= <GND>
readdata[18] <= <GND>
readdata[19] <= <GND>
readdata[20] <= <GND>
readdata[21] <= <GND>
readdata[22] <= <GND>
readdata[23] <= <GND>
readdata[24] <= <GND>
readdata[25] <= <GND>
readdata[26] <= <GND>
readdata[27] <= <GND>
readdata[28] <= <GND>
readdata[29] <= <GND>
readdata[30] <= <GND>
readdata[31] <= <GND>


|ghrd_top|soc_system:soc_system_0|soc_system_pio_sw:pio_sw
address[0] => Equal0.IN31
address[1] => Equal0.IN30
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => readdata[16]~reg0.CLK
clk => readdata[17]~reg0.CLK
clk => readdata[18]~reg0.CLK
clk => readdata[19]~reg0.CLK
clk => readdata[20]~reg0.CLK
clk => readdata[21]~reg0.CLK
clk => readdata[22]~reg0.CLK
clk => readdata[23]~reg0.CLK
clk => readdata[24]~reg0.CLK
clk => readdata[25]~reg0.CLK
clk => readdata[26]~reg0.CLK
clk => readdata[27]~reg0.CLK
clk => readdata[28]~reg0.CLK
clk => readdata[29]~reg0.CLK
clk => readdata[30]~reg0.CLK
clk => readdata[31]~reg0.CLK
in_port[0] => read_mux_out[0].IN1
in_port[1] => read_mux_out[1].IN1
in_port[2] => read_mux_out[2].IN1
in_port[3] => read_mux_out[3].IN1
in_port[4] => read_mux_out[4].IN1
in_port[5] => read_mux_out[5].IN1
in_port[6] => read_mux_out[6].IN1
in_port[7] => read_mux_out[7].IN1
in_port[8] => read_mux_out[8].IN1
in_port[9] => read_mux_out[9].IN1
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => readdata[16]~reg0.ACLR
reset_n => readdata[17]~reg0.ACLR
reset_n => readdata[18]~reg0.ACLR
reset_n => readdata[19]~reg0.ACLR
reset_n => readdata[20]~reg0.ACLR
reset_n => readdata[21]~reg0.ACLR
reset_n => readdata[22]~reg0.ACLR
reset_n => readdata[23]~reg0.ACLR
reset_n => readdata[24]~reg0.ACLR
reset_n => readdata[25]~reg0.ACLR
reset_n => readdata[26]~reg0.ACLR
reset_n => readdata[27]~reg0.ACLR
reset_n => readdata[28]~reg0.ACLR
reset_n => readdata[29]~reg0.ACLR
reset_n => readdata[30]~reg0.ACLR
reset_n => readdata[31]~reg0.ACLR
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ghrd_top|soc_system:soc_system_0|soc_system_pio_vga_addr:pio_vga_addr
address[0] => Equal0.IN31
address[1] => Equal0.IN30
chipselect => always0.IN0
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
clk => data_out[8].CLK
clk => data_out[9].CLK
clk => data_out[10].CLK
clk => data_out[11].CLK
clk => data_out[12].CLK
clk => data_out[13].CLK
clk => data_out[14].CLK
clk => data_out[15].CLK
clk => data_out[16].CLK
clk => data_out[17].CLK
clk => data_out[18].CLK
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[6].ACLR
reset_n => data_out[7].ACLR
reset_n => data_out[8].ACLR
reset_n => data_out[9].ACLR
reset_n => data_out[10].ACLR
reset_n => data_out[11].ACLR
reset_n => data_out[12].ACLR
reset_n => data_out[13].ACLR
reset_n => data_out[14].ACLR
reset_n => data_out[15].ACLR
reset_n => data_out[16].ACLR
reset_n => data_out[17].ACLR
reset_n => data_out[18].ACLR
write_n => always0.IN1
writedata[0] => data_out[0].DATAIN
writedata[1] => data_out[1].DATAIN
writedata[2] => data_out[2].DATAIN
writedata[3] => data_out[3].DATAIN
writedata[4] => data_out[4].DATAIN
writedata[5] => data_out[5].DATAIN
writedata[6] => data_out[6].DATAIN
writedata[7] => data_out[7].DATAIN
writedata[8] => data_out[8].DATAIN
writedata[9] => data_out[9].DATAIN
writedata[10] => data_out[10].DATAIN
writedata[11] => data_out[11].DATAIN
writedata[12] => data_out[12].DATAIN
writedata[13] => data_out[13].DATAIN
writedata[14] => data_out[14].DATAIN
writedata[15] => data_out[15].DATAIN
writedata[16] => data_out[16].DATAIN
writedata[17] => data_out[17].DATAIN
writedata[18] => data_out[18].DATAIN
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
out_port[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
out_port[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
out_port[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
out_port[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
out_port[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
out_port[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
out_port[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
out_port[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
out_port[8] <= data_out[8].DB_MAX_OUTPUT_PORT_TYPE
out_port[9] <= data_out[9].DB_MAX_OUTPUT_PORT_TYPE
out_port[10] <= data_out[10].DB_MAX_OUTPUT_PORT_TYPE
out_port[11] <= data_out[11].DB_MAX_OUTPUT_PORT_TYPE
out_port[12] <= data_out[12].DB_MAX_OUTPUT_PORT_TYPE
out_port[13] <= data_out[13].DB_MAX_OUTPUT_PORT_TYPE
out_port[14] <= data_out[14].DB_MAX_OUTPUT_PORT_TYPE
out_port[15] <= data_out[15].DB_MAX_OUTPUT_PORT_TYPE
out_port[16] <= data_out[16].DB_MAX_OUTPUT_PORT_TYPE
out_port[17] <= data_out[17].DB_MAX_OUTPUT_PORT_TYPE
out_port[18] <= data_out[18].DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= <GND>
readdata[20] <= <GND>
readdata[21] <= <GND>
readdata[22] <= <GND>
readdata[23] <= <GND>
readdata[24] <= <GND>
readdata[25] <= <GND>
readdata[26] <= <GND>
readdata[27] <= <GND>
readdata[28] <= <GND>
readdata[29] <= <GND>
readdata[30] <= <GND>
readdata[31] <= <GND>


|ghrd_top|soc_system:soc_system_0|soc_system_pio_vga_data:pio_vga_data
address[0] => Equal0.IN31
address[1] => Equal0.IN30
chipselect => always0.IN0
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[6].ACLR
reset_n => data_out[7].ACLR
write_n => always0.IN1
writedata[0] => data_out[0].DATAIN
writedata[1] => data_out[1].DATAIN
writedata[2] => data_out[2].DATAIN
writedata[3] => data_out[3].DATAIN
writedata[4] => data_out[4].DATAIN
writedata[5] => data_out[5].DATAIN
writedata[6] => data_out[6].DATAIN
writedata[7] => data_out[7].DATAIN
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
out_port[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
out_port[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
out_port[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
out_port[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
out_port[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
out_port[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
out_port[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
out_port[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= <GND>
readdata[9] <= <GND>
readdata[10] <= <GND>
readdata[11] <= <GND>
readdata[12] <= <GND>
readdata[13] <= <GND>
readdata[14] <= <GND>
readdata[15] <= <GND>
readdata[16] <= <GND>
readdata[17] <= <GND>
readdata[18] <= <GND>
readdata[19] <= <GND>
readdata[20] <= <GND>
readdata[21] <= <GND>
readdata[22] <= <GND>
readdata[23] <= <GND>
readdata[24] <= <GND>
readdata[25] <= <GND>
readdata[26] <= <GND>
readdata[27] <= <GND>
readdata[28] <= <GND>
readdata[29] <= <GND>
readdata[30] <= <GND>
readdata[31] <= <GND>


|ghrd_top|soc_system:soc_system_0|soc_system_pio_vga_we:pio_vga_we
address[0] => Equal0.IN31
address[1] => Equal0.IN30
chipselect => always0.IN0
clk => data_out.CLK
reset_n => data_out.ACLR
write_n => always0.IN1
writedata[0] => data_out.DATAIN
writedata[1] => ~NO_FANOUT~
writedata[2] => ~NO_FANOUT~
writedata[3] => ~NO_FANOUT~
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
out_port <= data_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= <GND>
readdata[2] <= <GND>
readdata[3] <= <GND>
readdata[4] <= <GND>
readdata[5] <= <GND>
readdata[6] <= <GND>
readdata[7] <= <GND>
readdata[8] <= <GND>
readdata[9] <= <GND>
readdata[10] <= <GND>
readdata[11] <= <GND>
readdata[12] <= <GND>
readdata[13] <= <GND>
readdata[14] <= <GND>
readdata[15] <= <GND>
readdata[16] <= <GND>
readdata[17] <= <GND>
readdata[18] <= <GND>
readdata[19] <= <GND>
readdata[20] <= <GND>
readdata[21] <= <GND>
readdata[22] <= <GND>
readdata[23] <= <GND>
readdata[24] <= <GND>
readdata[25] <= <GND>
readdata[26] <= <GND>
readdata[27] <= <GND>
readdata[28] <= <GND>
readdata[29] <= <GND>
readdata[30] <= <GND>
readdata[31] <= <GND>


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0
hps_0_h2f_lw_axi_master_awid[0] => hps_0_h2f_lw_axi_master_awid[0].IN1
hps_0_h2f_lw_axi_master_awid[1] => hps_0_h2f_lw_axi_master_awid[1].IN1
hps_0_h2f_lw_axi_master_awid[2] => hps_0_h2f_lw_axi_master_awid[2].IN1
hps_0_h2f_lw_axi_master_awid[3] => hps_0_h2f_lw_axi_master_awid[3].IN1
hps_0_h2f_lw_axi_master_awid[4] => hps_0_h2f_lw_axi_master_awid[4].IN1
hps_0_h2f_lw_axi_master_awid[5] => hps_0_h2f_lw_axi_master_awid[5].IN1
hps_0_h2f_lw_axi_master_awid[6] => hps_0_h2f_lw_axi_master_awid[6].IN1
hps_0_h2f_lw_axi_master_awid[7] => hps_0_h2f_lw_axi_master_awid[7].IN1
hps_0_h2f_lw_axi_master_awid[8] => hps_0_h2f_lw_axi_master_awid[8].IN1
hps_0_h2f_lw_axi_master_awid[9] => hps_0_h2f_lw_axi_master_awid[9].IN1
hps_0_h2f_lw_axi_master_awid[10] => hps_0_h2f_lw_axi_master_awid[10].IN1
hps_0_h2f_lw_axi_master_awid[11] => hps_0_h2f_lw_axi_master_awid[11].IN1
hps_0_h2f_lw_axi_master_awaddr[0] => hps_0_h2f_lw_axi_master_awaddr[0].IN1
hps_0_h2f_lw_axi_master_awaddr[1] => hps_0_h2f_lw_axi_master_awaddr[1].IN1
hps_0_h2f_lw_axi_master_awaddr[2] => hps_0_h2f_lw_axi_master_awaddr[2].IN1
hps_0_h2f_lw_axi_master_awaddr[3] => hps_0_h2f_lw_axi_master_awaddr[3].IN1
hps_0_h2f_lw_axi_master_awaddr[4] => hps_0_h2f_lw_axi_master_awaddr[4].IN1
hps_0_h2f_lw_axi_master_awaddr[5] => hps_0_h2f_lw_axi_master_awaddr[5].IN1
hps_0_h2f_lw_axi_master_awaddr[6] => hps_0_h2f_lw_axi_master_awaddr[6].IN1
hps_0_h2f_lw_axi_master_awaddr[7] => hps_0_h2f_lw_axi_master_awaddr[7].IN1
hps_0_h2f_lw_axi_master_awaddr[8] => hps_0_h2f_lw_axi_master_awaddr[8].IN1
hps_0_h2f_lw_axi_master_awaddr[9] => hps_0_h2f_lw_axi_master_awaddr[9].IN1
hps_0_h2f_lw_axi_master_awaddr[10] => hps_0_h2f_lw_axi_master_awaddr[10].IN1
hps_0_h2f_lw_axi_master_awaddr[11] => hps_0_h2f_lw_axi_master_awaddr[11].IN1
hps_0_h2f_lw_axi_master_awaddr[12] => hps_0_h2f_lw_axi_master_awaddr[12].IN1
hps_0_h2f_lw_axi_master_awaddr[13] => hps_0_h2f_lw_axi_master_awaddr[13].IN1
hps_0_h2f_lw_axi_master_awaddr[14] => hps_0_h2f_lw_axi_master_awaddr[14].IN1
hps_0_h2f_lw_axi_master_awaddr[15] => hps_0_h2f_lw_axi_master_awaddr[15].IN1
hps_0_h2f_lw_axi_master_awaddr[16] => hps_0_h2f_lw_axi_master_awaddr[16].IN1
hps_0_h2f_lw_axi_master_awaddr[17] => hps_0_h2f_lw_axi_master_awaddr[17].IN1
hps_0_h2f_lw_axi_master_awaddr[18] => hps_0_h2f_lw_axi_master_awaddr[18].IN1
hps_0_h2f_lw_axi_master_awaddr[19] => hps_0_h2f_lw_axi_master_awaddr[19].IN1
hps_0_h2f_lw_axi_master_awaddr[20] => hps_0_h2f_lw_axi_master_awaddr[20].IN1
hps_0_h2f_lw_axi_master_awlen[0] => hps_0_h2f_lw_axi_master_awlen[0].IN1
hps_0_h2f_lw_axi_master_awlen[1] => hps_0_h2f_lw_axi_master_awlen[1].IN1
hps_0_h2f_lw_axi_master_awlen[2] => hps_0_h2f_lw_axi_master_awlen[2].IN1
hps_0_h2f_lw_axi_master_awlen[3] => hps_0_h2f_lw_axi_master_awlen[3].IN1
hps_0_h2f_lw_axi_master_awsize[0] => hps_0_h2f_lw_axi_master_awsize[0].IN1
hps_0_h2f_lw_axi_master_awsize[1] => hps_0_h2f_lw_axi_master_awsize[1].IN1
hps_0_h2f_lw_axi_master_awsize[2] => hps_0_h2f_lw_axi_master_awsize[2].IN1
hps_0_h2f_lw_axi_master_awburst[0] => hps_0_h2f_lw_axi_master_awburst[0].IN1
hps_0_h2f_lw_axi_master_awburst[1] => hps_0_h2f_lw_axi_master_awburst[1].IN1
hps_0_h2f_lw_axi_master_awlock[0] => hps_0_h2f_lw_axi_master_awlock[0].IN1
hps_0_h2f_lw_axi_master_awlock[1] => hps_0_h2f_lw_axi_master_awlock[1].IN1
hps_0_h2f_lw_axi_master_awcache[0] => hps_0_h2f_lw_axi_master_awcache[0].IN1
hps_0_h2f_lw_axi_master_awcache[1] => hps_0_h2f_lw_axi_master_awcache[1].IN1
hps_0_h2f_lw_axi_master_awcache[2] => hps_0_h2f_lw_axi_master_awcache[2].IN1
hps_0_h2f_lw_axi_master_awcache[3] => hps_0_h2f_lw_axi_master_awcache[3].IN1
hps_0_h2f_lw_axi_master_awprot[0] => hps_0_h2f_lw_axi_master_awprot[0].IN1
hps_0_h2f_lw_axi_master_awprot[1] => hps_0_h2f_lw_axi_master_awprot[1].IN1
hps_0_h2f_lw_axi_master_awprot[2] => hps_0_h2f_lw_axi_master_awprot[2].IN1
hps_0_h2f_lw_axi_master_awvalid => hps_0_h2f_lw_axi_master_awvalid.IN1
hps_0_h2f_lw_axi_master_awready <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.awready
hps_0_h2f_lw_axi_master_wid[0] => hps_0_h2f_lw_axi_master_wid[0].IN1
hps_0_h2f_lw_axi_master_wid[1] => hps_0_h2f_lw_axi_master_wid[1].IN1
hps_0_h2f_lw_axi_master_wid[2] => hps_0_h2f_lw_axi_master_wid[2].IN1
hps_0_h2f_lw_axi_master_wid[3] => hps_0_h2f_lw_axi_master_wid[3].IN1
hps_0_h2f_lw_axi_master_wid[4] => hps_0_h2f_lw_axi_master_wid[4].IN1
hps_0_h2f_lw_axi_master_wid[5] => hps_0_h2f_lw_axi_master_wid[5].IN1
hps_0_h2f_lw_axi_master_wid[6] => hps_0_h2f_lw_axi_master_wid[6].IN1
hps_0_h2f_lw_axi_master_wid[7] => hps_0_h2f_lw_axi_master_wid[7].IN1
hps_0_h2f_lw_axi_master_wid[8] => hps_0_h2f_lw_axi_master_wid[8].IN1
hps_0_h2f_lw_axi_master_wid[9] => hps_0_h2f_lw_axi_master_wid[9].IN1
hps_0_h2f_lw_axi_master_wid[10] => hps_0_h2f_lw_axi_master_wid[10].IN1
hps_0_h2f_lw_axi_master_wid[11] => hps_0_h2f_lw_axi_master_wid[11].IN1
hps_0_h2f_lw_axi_master_wdata[0] => hps_0_h2f_lw_axi_master_wdata[0].IN1
hps_0_h2f_lw_axi_master_wdata[1] => hps_0_h2f_lw_axi_master_wdata[1].IN1
hps_0_h2f_lw_axi_master_wdata[2] => hps_0_h2f_lw_axi_master_wdata[2].IN1
hps_0_h2f_lw_axi_master_wdata[3] => hps_0_h2f_lw_axi_master_wdata[3].IN1
hps_0_h2f_lw_axi_master_wdata[4] => hps_0_h2f_lw_axi_master_wdata[4].IN1
hps_0_h2f_lw_axi_master_wdata[5] => hps_0_h2f_lw_axi_master_wdata[5].IN1
hps_0_h2f_lw_axi_master_wdata[6] => hps_0_h2f_lw_axi_master_wdata[6].IN1
hps_0_h2f_lw_axi_master_wdata[7] => hps_0_h2f_lw_axi_master_wdata[7].IN1
hps_0_h2f_lw_axi_master_wdata[8] => hps_0_h2f_lw_axi_master_wdata[8].IN1
hps_0_h2f_lw_axi_master_wdata[9] => hps_0_h2f_lw_axi_master_wdata[9].IN1
hps_0_h2f_lw_axi_master_wdata[10] => hps_0_h2f_lw_axi_master_wdata[10].IN1
hps_0_h2f_lw_axi_master_wdata[11] => hps_0_h2f_lw_axi_master_wdata[11].IN1
hps_0_h2f_lw_axi_master_wdata[12] => hps_0_h2f_lw_axi_master_wdata[12].IN1
hps_0_h2f_lw_axi_master_wdata[13] => hps_0_h2f_lw_axi_master_wdata[13].IN1
hps_0_h2f_lw_axi_master_wdata[14] => hps_0_h2f_lw_axi_master_wdata[14].IN1
hps_0_h2f_lw_axi_master_wdata[15] => hps_0_h2f_lw_axi_master_wdata[15].IN1
hps_0_h2f_lw_axi_master_wdata[16] => hps_0_h2f_lw_axi_master_wdata[16].IN1
hps_0_h2f_lw_axi_master_wdata[17] => hps_0_h2f_lw_axi_master_wdata[17].IN1
hps_0_h2f_lw_axi_master_wdata[18] => hps_0_h2f_lw_axi_master_wdata[18].IN1
hps_0_h2f_lw_axi_master_wdata[19] => hps_0_h2f_lw_axi_master_wdata[19].IN1
hps_0_h2f_lw_axi_master_wdata[20] => hps_0_h2f_lw_axi_master_wdata[20].IN1
hps_0_h2f_lw_axi_master_wdata[21] => hps_0_h2f_lw_axi_master_wdata[21].IN1
hps_0_h2f_lw_axi_master_wdata[22] => hps_0_h2f_lw_axi_master_wdata[22].IN1
hps_0_h2f_lw_axi_master_wdata[23] => hps_0_h2f_lw_axi_master_wdata[23].IN1
hps_0_h2f_lw_axi_master_wdata[24] => hps_0_h2f_lw_axi_master_wdata[24].IN1
hps_0_h2f_lw_axi_master_wdata[25] => hps_0_h2f_lw_axi_master_wdata[25].IN1
hps_0_h2f_lw_axi_master_wdata[26] => hps_0_h2f_lw_axi_master_wdata[26].IN1
hps_0_h2f_lw_axi_master_wdata[27] => hps_0_h2f_lw_axi_master_wdata[27].IN1
hps_0_h2f_lw_axi_master_wdata[28] => hps_0_h2f_lw_axi_master_wdata[28].IN1
hps_0_h2f_lw_axi_master_wdata[29] => hps_0_h2f_lw_axi_master_wdata[29].IN1
hps_0_h2f_lw_axi_master_wdata[30] => hps_0_h2f_lw_axi_master_wdata[30].IN1
hps_0_h2f_lw_axi_master_wdata[31] => hps_0_h2f_lw_axi_master_wdata[31].IN1
hps_0_h2f_lw_axi_master_wstrb[0] => hps_0_h2f_lw_axi_master_wstrb[0].IN1
hps_0_h2f_lw_axi_master_wstrb[1] => hps_0_h2f_lw_axi_master_wstrb[1].IN1
hps_0_h2f_lw_axi_master_wstrb[2] => hps_0_h2f_lw_axi_master_wstrb[2].IN1
hps_0_h2f_lw_axi_master_wstrb[3] => hps_0_h2f_lw_axi_master_wstrb[3].IN1
hps_0_h2f_lw_axi_master_wlast => hps_0_h2f_lw_axi_master_wlast.IN1
hps_0_h2f_lw_axi_master_wvalid => hps_0_h2f_lw_axi_master_wvalid.IN1
hps_0_h2f_lw_axi_master_wready <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.wready
hps_0_h2f_lw_axi_master_bid[0] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.bid
hps_0_h2f_lw_axi_master_bid[1] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.bid
hps_0_h2f_lw_axi_master_bid[2] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.bid
hps_0_h2f_lw_axi_master_bid[3] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.bid
hps_0_h2f_lw_axi_master_bid[4] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.bid
hps_0_h2f_lw_axi_master_bid[5] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.bid
hps_0_h2f_lw_axi_master_bid[6] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.bid
hps_0_h2f_lw_axi_master_bid[7] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.bid
hps_0_h2f_lw_axi_master_bid[8] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.bid
hps_0_h2f_lw_axi_master_bid[9] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.bid
hps_0_h2f_lw_axi_master_bid[10] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.bid
hps_0_h2f_lw_axi_master_bid[11] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.bid
hps_0_h2f_lw_axi_master_bresp[0] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.bresp
hps_0_h2f_lw_axi_master_bresp[1] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.bresp
hps_0_h2f_lw_axi_master_bvalid <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.bvalid
hps_0_h2f_lw_axi_master_bready => hps_0_h2f_lw_axi_master_bready.IN1
hps_0_h2f_lw_axi_master_arid[0] => hps_0_h2f_lw_axi_master_arid[0].IN1
hps_0_h2f_lw_axi_master_arid[1] => hps_0_h2f_lw_axi_master_arid[1].IN1
hps_0_h2f_lw_axi_master_arid[2] => hps_0_h2f_lw_axi_master_arid[2].IN1
hps_0_h2f_lw_axi_master_arid[3] => hps_0_h2f_lw_axi_master_arid[3].IN1
hps_0_h2f_lw_axi_master_arid[4] => hps_0_h2f_lw_axi_master_arid[4].IN1
hps_0_h2f_lw_axi_master_arid[5] => hps_0_h2f_lw_axi_master_arid[5].IN1
hps_0_h2f_lw_axi_master_arid[6] => hps_0_h2f_lw_axi_master_arid[6].IN1
hps_0_h2f_lw_axi_master_arid[7] => hps_0_h2f_lw_axi_master_arid[7].IN1
hps_0_h2f_lw_axi_master_arid[8] => hps_0_h2f_lw_axi_master_arid[8].IN1
hps_0_h2f_lw_axi_master_arid[9] => hps_0_h2f_lw_axi_master_arid[9].IN1
hps_0_h2f_lw_axi_master_arid[10] => hps_0_h2f_lw_axi_master_arid[10].IN1
hps_0_h2f_lw_axi_master_arid[11] => hps_0_h2f_lw_axi_master_arid[11].IN1
hps_0_h2f_lw_axi_master_araddr[0] => hps_0_h2f_lw_axi_master_araddr[0].IN1
hps_0_h2f_lw_axi_master_araddr[1] => hps_0_h2f_lw_axi_master_araddr[1].IN1
hps_0_h2f_lw_axi_master_araddr[2] => hps_0_h2f_lw_axi_master_araddr[2].IN1
hps_0_h2f_lw_axi_master_araddr[3] => hps_0_h2f_lw_axi_master_araddr[3].IN1
hps_0_h2f_lw_axi_master_araddr[4] => hps_0_h2f_lw_axi_master_araddr[4].IN1
hps_0_h2f_lw_axi_master_araddr[5] => hps_0_h2f_lw_axi_master_araddr[5].IN1
hps_0_h2f_lw_axi_master_araddr[6] => hps_0_h2f_lw_axi_master_araddr[6].IN1
hps_0_h2f_lw_axi_master_araddr[7] => hps_0_h2f_lw_axi_master_araddr[7].IN1
hps_0_h2f_lw_axi_master_araddr[8] => hps_0_h2f_lw_axi_master_araddr[8].IN1
hps_0_h2f_lw_axi_master_araddr[9] => hps_0_h2f_lw_axi_master_araddr[9].IN1
hps_0_h2f_lw_axi_master_araddr[10] => hps_0_h2f_lw_axi_master_araddr[10].IN1
hps_0_h2f_lw_axi_master_araddr[11] => hps_0_h2f_lw_axi_master_araddr[11].IN1
hps_0_h2f_lw_axi_master_araddr[12] => hps_0_h2f_lw_axi_master_araddr[12].IN1
hps_0_h2f_lw_axi_master_araddr[13] => hps_0_h2f_lw_axi_master_araddr[13].IN1
hps_0_h2f_lw_axi_master_araddr[14] => hps_0_h2f_lw_axi_master_araddr[14].IN1
hps_0_h2f_lw_axi_master_araddr[15] => hps_0_h2f_lw_axi_master_araddr[15].IN1
hps_0_h2f_lw_axi_master_araddr[16] => hps_0_h2f_lw_axi_master_araddr[16].IN1
hps_0_h2f_lw_axi_master_araddr[17] => hps_0_h2f_lw_axi_master_araddr[17].IN1
hps_0_h2f_lw_axi_master_araddr[18] => hps_0_h2f_lw_axi_master_araddr[18].IN1
hps_0_h2f_lw_axi_master_araddr[19] => hps_0_h2f_lw_axi_master_araddr[19].IN1
hps_0_h2f_lw_axi_master_araddr[20] => hps_0_h2f_lw_axi_master_araddr[20].IN1
hps_0_h2f_lw_axi_master_arlen[0] => hps_0_h2f_lw_axi_master_arlen[0].IN1
hps_0_h2f_lw_axi_master_arlen[1] => hps_0_h2f_lw_axi_master_arlen[1].IN1
hps_0_h2f_lw_axi_master_arlen[2] => hps_0_h2f_lw_axi_master_arlen[2].IN1
hps_0_h2f_lw_axi_master_arlen[3] => hps_0_h2f_lw_axi_master_arlen[3].IN1
hps_0_h2f_lw_axi_master_arsize[0] => hps_0_h2f_lw_axi_master_arsize[0].IN1
hps_0_h2f_lw_axi_master_arsize[1] => hps_0_h2f_lw_axi_master_arsize[1].IN1
hps_0_h2f_lw_axi_master_arsize[2] => hps_0_h2f_lw_axi_master_arsize[2].IN1
hps_0_h2f_lw_axi_master_arburst[0] => hps_0_h2f_lw_axi_master_arburst[0].IN1
hps_0_h2f_lw_axi_master_arburst[1] => hps_0_h2f_lw_axi_master_arburst[1].IN1
hps_0_h2f_lw_axi_master_arlock[0] => hps_0_h2f_lw_axi_master_arlock[0].IN1
hps_0_h2f_lw_axi_master_arlock[1] => hps_0_h2f_lw_axi_master_arlock[1].IN1
hps_0_h2f_lw_axi_master_arcache[0] => hps_0_h2f_lw_axi_master_arcache[0].IN1
hps_0_h2f_lw_axi_master_arcache[1] => hps_0_h2f_lw_axi_master_arcache[1].IN1
hps_0_h2f_lw_axi_master_arcache[2] => hps_0_h2f_lw_axi_master_arcache[2].IN1
hps_0_h2f_lw_axi_master_arcache[3] => hps_0_h2f_lw_axi_master_arcache[3].IN1
hps_0_h2f_lw_axi_master_arprot[0] => hps_0_h2f_lw_axi_master_arprot[0].IN1
hps_0_h2f_lw_axi_master_arprot[1] => hps_0_h2f_lw_axi_master_arprot[1].IN1
hps_0_h2f_lw_axi_master_arprot[2] => hps_0_h2f_lw_axi_master_arprot[2].IN1
hps_0_h2f_lw_axi_master_arvalid => hps_0_h2f_lw_axi_master_arvalid.IN1
hps_0_h2f_lw_axi_master_arready <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.arready
hps_0_h2f_lw_axi_master_rid[0] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rid
hps_0_h2f_lw_axi_master_rid[1] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rid
hps_0_h2f_lw_axi_master_rid[2] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rid
hps_0_h2f_lw_axi_master_rid[3] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rid
hps_0_h2f_lw_axi_master_rid[4] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rid
hps_0_h2f_lw_axi_master_rid[5] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rid
hps_0_h2f_lw_axi_master_rid[6] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rid
hps_0_h2f_lw_axi_master_rid[7] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rid
hps_0_h2f_lw_axi_master_rid[8] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rid
hps_0_h2f_lw_axi_master_rid[9] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rid
hps_0_h2f_lw_axi_master_rid[10] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rid
hps_0_h2f_lw_axi_master_rid[11] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rid
hps_0_h2f_lw_axi_master_rdata[0] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[1] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[2] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[3] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[4] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[5] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[6] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[7] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[8] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[9] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[10] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[11] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[12] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[13] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[14] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[15] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[16] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[17] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[18] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[19] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[20] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[21] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[22] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[23] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[24] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[25] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[26] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[27] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[28] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[29] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[30] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[31] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rresp[0] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rresp
hps_0_h2f_lw_axi_master_rresp[1] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rresp
hps_0_h2f_lw_axi_master_rlast <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rlast
hps_0_h2f_lw_axi_master_rvalid <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rvalid
hps_0_h2f_lw_axi_master_rready => hps_0_h2f_lw_axi_master_rready.IN1
clk_0_clk_clk => clk_0_clk_clk.IN49
hps_0_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset => hps_0_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset.IN8
pio_led_reset_reset_bridge_in_reset_reset => pio_led_reset_reset_bridge_in_reset_reset.IN40
pio_led_s1_address[0] <= altera_merlin_slave_translator:pio_led_s1_translator.av_address
pio_led_s1_address[1] <= altera_merlin_slave_translator:pio_led_s1_translator.av_address
pio_led_s1_write <= altera_merlin_slave_translator:pio_led_s1_translator.av_write
pio_led_s1_readdata[0] => pio_led_s1_readdata[0].IN1
pio_led_s1_readdata[1] => pio_led_s1_readdata[1].IN1
pio_led_s1_readdata[2] => pio_led_s1_readdata[2].IN1
pio_led_s1_readdata[3] => pio_led_s1_readdata[3].IN1
pio_led_s1_readdata[4] => pio_led_s1_readdata[4].IN1
pio_led_s1_readdata[5] => pio_led_s1_readdata[5].IN1
pio_led_s1_readdata[6] => pio_led_s1_readdata[6].IN1
pio_led_s1_readdata[7] => pio_led_s1_readdata[7].IN1
pio_led_s1_readdata[8] => pio_led_s1_readdata[8].IN1
pio_led_s1_readdata[9] => pio_led_s1_readdata[9].IN1
pio_led_s1_readdata[10] => pio_led_s1_readdata[10].IN1
pio_led_s1_readdata[11] => pio_led_s1_readdata[11].IN1
pio_led_s1_readdata[12] => pio_led_s1_readdata[12].IN1
pio_led_s1_readdata[13] => pio_led_s1_readdata[13].IN1
pio_led_s1_readdata[14] => pio_led_s1_readdata[14].IN1
pio_led_s1_readdata[15] => pio_led_s1_readdata[15].IN1
pio_led_s1_readdata[16] => pio_led_s1_readdata[16].IN1
pio_led_s1_readdata[17] => pio_led_s1_readdata[17].IN1
pio_led_s1_readdata[18] => pio_led_s1_readdata[18].IN1
pio_led_s1_readdata[19] => pio_led_s1_readdata[19].IN1
pio_led_s1_readdata[20] => pio_led_s1_readdata[20].IN1
pio_led_s1_readdata[21] => pio_led_s1_readdata[21].IN1
pio_led_s1_readdata[22] => pio_led_s1_readdata[22].IN1
pio_led_s1_readdata[23] => pio_led_s1_readdata[23].IN1
pio_led_s1_readdata[24] => pio_led_s1_readdata[24].IN1
pio_led_s1_readdata[25] => pio_led_s1_readdata[25].IN1
pio_led_s1_readdata[26] => pio_led_s1_readdata[26].IN1
pio_led_s1_readdata[27] => pio_led_s1_readdata[27].IN1
pio_led_s1_readdata[28] => pio_led_s1_readdata[28].IN1
pio_led_s1_readdata[29] => pio_led_s1_readdata[29].IN1
pio_led_s1_readdata[30] => pio_led_s1_readdata[30].IN1
pio_led_s1_readdata[31] => pio_led_s1_readdata[31].IN1
pio_led_s1_writedata[0] <= altera_merlin_slave_translator:pio_led_s1_translator.av_writedata
pio_led_s1_writedata[1] <= altera_merlin_slave_translator:pio_led_s1_translator.av_writedata
pio_led_s1_writedata[2] <= altera_merlin_slave_translator:pio_led_s1_translator.av_writedata
pio_led_s1_writedata[3] <= altera_merlin_slave_translator:pio_led_s1_translator.av_writedata
pio_led_s1_writedata[4] <= altera_merlin_slave_translator:pio_led_s1_translator.av_writedata
pio_led_s1_writedata[5] <= altera_merlin_slave_translator:pio_led_s1_translator.av_writedata
pio_led_s1_writedata[6] <= altera_merlin_slave_translator:pio_led_s1_translator.av_writedata
pio_led_s1_writedata[7] <= altera_merlin_slave_translator:pio_led_s1_translator.av_writedata
pio_led_s1_writedata[8] <= altera_merlin_slave_translator:pio_led_s1_translator.av_writedata
pio_led_s1_writedata[9] <= altera_merlin_slave_translator:pio_led_s1_translator.av_writedata
pio_led_s1_writedata[10] <= altera_merlin_slave_translator:pio_led_s1_translator.av_writedata
pio_led_s1_writedata[11] <= altera_merlin_slave_translator:pio_led_s1_translator.av_writedata
pio_led_s1_writedata[12] <= altera_merlin_slave_translator:pio_led_s1_translator.av_writedata
pio_led_s1_writedata[13] <= altera_merlin_slave_translator:pio_led_s1_translator.av_writedata
pio_led_s1_writedata[14] <= altera_merlin_slave_translator:pio_led_s1_translator.av_writedata
pio_led_s1_writedata[15] <= altera_merlin_slave_translator:pio_led_s1_translator.av_writedata
pio_led_s1_writedata[16] <= altera_merlin_slave_translator:pio_led_s1_translator.av_writedata
pio_led_s1_writedata[17] <= altera_merlin_slave_translator:pio_led_s1_translator.av_writedata
pio_led_s1_writedata[18] <= altera_merlin_slave_translator:pio_led_s1_translator.av_writedata
pio_led_s1_writedata[19] <= altera_merlin_slave_translator:pio_led_s1_translator.av_writedata
pio_led_s1_writedata[20] <= altera_merlin_slave_translator:pio_led_s1_translator.av_writedata
pio_led_s1_writedata[21] <= altera_merlin_slave_translator:pio_led_s1_translator.av_writedata
pio_led_s1_writedata[22] <= altera_merlin_slave_translator:pio_led_s1_translator.av_writedata
pio_led_s1_writedata[23] <= altera_merlin_slave_translator:pio_led_s1_translator.av_writedata
pio_led_s1_writedata[24] <= altera_merlin_slave_translator:pio_led_s1_translator.av_writedata
pio_led_s1_writedata[25] <= altera_merlin_slave_translator:pio_led_s1_translator.av_writedata
pio_led_s1_writedata[26] <= altera_merlin_slave_translator:pio_led_s1_translator.av_writedata
pio_led_s1_writedata[27] <= altera_merlin_slave_translator:pio_led_s1_translator.av_writedata
pio_led_s1_writedata[28] <= altera_merlin_slave_translator:pio_led_s1_translator.av_writedata
pio_led_s1_writedata[29] <= altera_merlin_slave_translator:pio_led_s1_translator.av_writedata
pio_led_s1_writedata[30] <= altera_merlin_slave_translator:pio_led_s1_translator.av_writedata
pio_led_s1_writedata[31] <= altera_merlin_slave_translator:pio_led_s1_translator.av_writedata
pio_led_s1_chipselect <= altera_merlin_slave_translator:pio_led_s1_translator.av_chipselect
pio_sw_s1_address[0] <= altera_merlin_slave_translator:pio_sw_s1_translator.av_address
pio_sw_s1_address[1] <= altera_merlin_slave_translator:pio_sw_s1_translator.av_address
pio_sw_s1_readdata[0] => pio_sw_s1_readdata[0].IN1
pio_sw_s1_readdata[1] => pio_sw_s1_readdata[1].IN1
pio_sw_s1_readdata[2] => pio_sw_s1_readdata[2].IN1
pio_sw_s1_readdata[3] => pio_sw_s1_readdata[3].IN1
pio_sw_s1_readdata[4] => pio_sw_s1_readdata[4].IN1
pio_sw_s1_readdata[5] => pio_sw_s1_readdata[5].IN1
pio_sw_s1_readdata[6] => pio_sw_s1_readdata[6].IN1
pio_sw_s1_readdata[7] => pio_sw_s1_readdata[7].IN1
pio_sw_s1_readdata[8] => pio_sw_s1_readdata[8].IN1
pio_sw_s1_readdata[9] => pio_sw_s1_readdata[9].IN1
pio_sw_s1_readdata[10] => pio_sw_s1_readdata[10].IN1
pio_sw_s1_readdata[11] => pio_sw_s1_readdata[11].IN1
pio_sw_s1_readdata[12] => pio_sw_s1_readdata[12].IN1
pio_sw_s1_readdata[13] => pio_sw_s1_readdata[13].IN1
pio_sw_s1_readdata[14] => pio_sw_s1_readdata[14].IN1
pio_sw_s1_readdata[15] => pio_sw_s1_readdata[15].IN1
pio_sw_s1_readdata[16] => pio_sw_s1_readdata[16].IN1
pio_sw_s1_readdata[17] => pio_sw_s1_readdata[17].IN1
pio_sw_s1_readdata[18] => pio_sw_s1_readdata[18].IN1
pio_sw_s1_readdata[19] => pio_sw_s1_readdata[19].IN1
pio_sw_s1_readdata[20] => pio_sw_s1_readdata[20].IN1
pio_sw_s1_readdata[21] => pio_sw_s1_readdata[21].IN1
pio_sw_s1_readdata[22] => pio_sw_s1_readdata[22].IN1
pio_sw_s1_readdata[23] => pio_sw_s1_readdata[23].IN1
pio_sw_s1_readdata[24] => pio_sw_s1_readdata[24].IN1
pio_sw_s1_readdata[25] => pio_sw_s1_readdata[25].IN1
pio_sw_s1_readdata[26] => pio_sw_s1_readdata[26].IN1
pio_sw_s1_readdata[27] => pio_sw_s1_readdata[27].IN1
pio_sw_s1_readdata[28] => pio_sw_s1_readdata[28].IN1
pio_sw_s1_readdata[29] => pio_sw_s1_readdata[29].IN1
pio_sw_s1_readdata[30] => pio_sw_s1_readdata[30].IN1
pio_sw_s1_readdata[31] => pio_sw_s1_readdata[31].IN1
pio_vga_addr_s1_address[0] <= altera_merlin_slave_translator:pio_vga_addr_s1_translator.av_address
pio_vga_addr_s1_address[1] <= altera_merlin_slave_translator:pio_vga_addr_s1_translator.av_address
pio_vga_addr_s1_write <= altera_merlin_slave_translator:pio_vga_addr_s1_translator.av_write
pio_vga_addr_s1_readdata[0] => pio_vga_addr_s1_readdata[0].IN1
pio_vga_addr_s1_readdata[1] => pio_vga_addr_s1_readdata[1].IN1
pio_vga_addr_s1_readdata[2] => pio_vga_addr_s1_readdata[2].IN1
pio_vga_addr_s1_readdata[3] => pio_vga_addr_s1_readdata[3].IN1
pio_vga_addr_s1_readdata[4] => pio_vga_addr_s1_readdata[4].IN1
pio_vga_addr_s1_readdata[5] => pio_vga_addr_s1_readdata[5].IN1
pio_vga_addr_s1_readdata[6] => pio_vga_addr_s1_readdata[6].IN1
pio_vga_addr_s1_readdata[7] => pio_vga_addr_s1_readdata[7].IN1
pio_vga_addr_s1_readdata[8] => pio_vga_addr_s1_readdata[8].IN1
pio_vga_addr_s1_readdata[9] => pio_vga_addr_s1_readdata[9].IN1
pio_vga_addr_s1_readdata[10] => pio_vga_addr_s1_readdata[10].IN1
pio_vga_addr_s1_readdata[11] => pio_vga_addr_s1_readdata[11].IN1
pio_vga_addr_s1_readdata[12] => pio_vga_addr_s1_readdata[12].IN1
pio_vga_addr_s1_readdata[13] => pio_vga_addr_s1_readdata[13].IN1
pio_vga_addr_s1_readdata[14] => pio_vga_addr_s1_readdata[14].IN1
pio_vga_addr_s1_readdata[15] => pio_vga_addr_s1_readdata[15].IN1
pio_vga_addr_s1_readdata[16] => pio_vga_addr_s1_readdata[16].IN1
pio_vga_addr_s1_readdata[17] => pio_vga_addr_s1_readdata[17].IN1
pio_vga_addr_s1_readdata[18] => pio_vga_addr_s1_readdata[18].IN1
pio_vga_addr_s1_readdata[19] => pio_vga_addr_s1_readdata[19].IN1
pio_vga_addr_s1_readdata[20] => pio_vga_addr_s1_readdata[20].IN1
pio_vga_addr_s1_readdata[21] => pio_vga_addr_s1_readdata[21].IN1
pio_vga_addr_s1_readdata[22] => pio_vga_addr_s1_readdata[22].IN1
pio_vga_addr_s1_readdata[23] => pio_vga_addr_s1_readdata[23].IN1
pio_vga_addr_s1_readdata[24] => pio_vga_addr_s1_readdata[24].IN1
pio_vga_addr_s1_readdata[25] => pio_vga_addr_s1_readdata[25].IN1
pio_vga_addr_s1_readdata[26] => pio_vga_addr_s1_readdata[26].IN1
pio_vga_addr_s1_readdata[27] => pio_vga_addr_s1_readdata[27].IN1
pio_vga_addr_s1_readdata[28] => pio_vga_addr_s1_readdata[28].IN1
pio_vga_addr_s1_readdata[29] => pio_vga_addr_s1_readdata[29].IN1
pio_vga_addr_s1_readdata[30] => pio_vga_addr_s1_readdata[30].IN1
pio_vga_addr_s1_readdata[31] => pio_vga_addr_s1_readdata[31].IN1
pio_vga_addr_s1_writedata[0] <= altera_merlin_slave_translator:pio_vga_addr_s1_translator.av_writedata
pio_vga_addr_s1_writedata[1] <= altera_merlin_slave_translator:pio_vga_addr_s1_translator.av_writedata
pio_vga_addr_s1_writedata[2] <= altera_merlin_slave_translator:pio_vga_addr_s1_translator.av_writedata
pio_vga_addr_s1_writedata[3] <= altera_merlin_slave_translator:pio_vga_addr_s1_translator.av_writedata
pio_vga_addr_s1_writedata[4] <= altera_merlin_slave_translator:pio_vga_addr_s1_translator.av_writedata
pio_vga_addr_s1_writedata[5] <= altera_merlin_slave_translator:pio_vga_addr_s1_translator.av_writedata
pio_vga_addr_s1_writedata[6] <= altera_merlin_slave_translator:pio_vga_addr_s1_translator.av_writedata
pio_vga_addr_s1_writedata[7] <= altera_merlin_slave_translator:pio_vga_addr_s1_translator.av_writedata
pio_vga_addr_s1_writedata[8] <= altera_merlin_slave_translator:pio_vga_addr_s1_translator.av_writedata
pio_vga_addr_s1_writedata[9] <= altera_merlin_slave_translator:pio_vga_addr_s1_translator.av_writedata
pio_vga_addr_s1_writedata[10] <= altera_merlin_slave_translator:pio_vga_addr_s1_translator.av_writedata
pio_vga_addr_s1_writedata[11] <= altera_merlin_slave_translator:pio_vga_addr_s1_translator.av_writedata
pio_vga_addr_s1_writedata[12] <= altera_merlin_slave_translator:pio_vga_addr_s1_translator.av_writedata
pio_vga_addr_s1_writedata[13] <= altera_merlin_slave_translator:pio_vga_addr_s1_translator.av_writedata
pio_vga_addr_s1_writedata[14] <= altera_merlin_slave_translator:pio_vga_addr_s1_translator.av_writedata
pio_vga_addr_s1_writedata[15] <= altera_merlin_slave_translator:pio_vga_addr_s1_translator.av_writedata
pio_vga_addr_s1_writedata[16] <= altera_merlin_slave_translator:pio_vga_addr_s1_translator.av_writedata
pio_vga_addr_s1_writedata[17] <= altera_merlin_slave_translator:pio_vga_addr_s1_translator.av_writedata
pio_vga_addr_s1_writedata[18] <= altera_merlin_slave_translator:pio_vga_addr_s1_translator.av_writedata
pio_vga_addr_s1_writedata[19] <= altera_merlin_slave_translator:pio_vga_addr_s1_translator.av_writedata
pio_vga_addr_s1_writedata[20] <= altera_merlin_slave_translator:pio_vga_addr_s1_translator.av_writedata
pio_vga_addr_s1_writedata[21] <= altera_merlin_slave_translator:pio_vga_addr_s1_translator.av_writedata
pio_vga_addr_s1_writedata[22] <= altera_merlin_slave_translator:pio_vga_addr_s1_translator.av_writedata
pio_vga_addr_s1_writedata[23] <= altera_merlin_slave_translator:pio_vga_addr_s1_translator.av_writedata
pio_vga_addr_s1_writedata[24] <= altera_merlin_slave_translator:pio_vga_addr_s1_translator.av_writedata
pio_vga_addr_s1_writedata[25] <= altera_merlin_slave_translator:pio_vga_addr_s1_translator.av_writedata
pio_vga_addr_s1_writedata[26] <= altera_merlin_slave_translator:pio_vga_addr_s1_translator.av_writedata
pio_vga_addr_s1_writedata[27] <= altera_merlin_slave_translator:pio_vga_addr_s1_translator.av_writedata
pio_vga_addr_s1_writedata[28] <= altera_merlin_slave_translator:pio_vga_addr_s1_translator.av_writedata
pio_vga_addr_s1_writedata[29] <= altera_merlin_slave_translator:pio_vga_addr_s1_translator.av_writedata
pio_vga_addr_s1_writedata[30] <= altera_merlin_slave_translator:pio_vga_addr_s1_translator.av_writedata
pio_vga_addr_s1_writedata[31] <= altera_merlin_slave_translator:pio_vga_addr_s1_translator.av_writedata
pio_vga_addr_s1_chipselect <= altera_merlin_slave_translator:pio_vga_addr_s1_translator.av_chipselect
pio_vga_data_s1_address[0] <= altera_merlin_slave_translator:pio_vga_data_s1_translator.av_address
pio_vga_data_s1_address[1] <= altera_merlin_slave_translator:pio_vga_data_s1_translator.av_address
pio_vga_data_s1_write <= altera_merlin_slave_translator:pio_vga_data_s1_translator.av_write
pio_vga_data_s1_readdata[0] => pio_vga_data_s1_readdata[0].IN1
pio_vga_data_s1_readdata[1] => pio_vga_data_s1_readdata[1].IN1
pio_vga_data_s1_readdata[2] => pio_vga_data_s1_readdata[2].IN1
pio_vga_data_s1_readdata[3] => pio_vga_data_s1_readdata[3].IN1
pio_vga_data_s1_readdata[4] => pio_vga_data_s1_readdata[4].IN1
pio_vga_data_s1_readdata[5] => pio_vga_data_s1_readdata[5].IN1
pio_vga_data_s1_readdata[6] => pio_vga_data_s1_readdata[6].IN1
pio_vga_data_s1_readdata[7] => pio_vga_data_s1_readdata[7].IN1
pio_vga_data_s1_readdata[8] => pio_vga_data_s1_readdata[8].IN1
pio_vga_data_s1_readdata[9] => pio_vga_data_s1_readdata[9].IN1
pio_vga_data_s1_readdata[10] => pio_vga_data_s1_readdata[10].IN1
pio_vga_data_s1_readdata[11] => pio_vga_data_s1_readdata[11].IN1
pio_vga_data_s1_readdata[12] => pio_vga_data_s1_readdata[12].IN1
pio_vga_data_s1_readdata[13] => pio_vga_data_s1_readdata[13].IN1
pio_vga_data_s1_readdata[14] => pio_vga_data_s1_readdata[14].IN1
pio_vga_data_s1_readdata[15] => pio_vga_data_s1_readdata[15].IN1
pio_vga_data_s1_readdata[16] => pio_vga_data_s1_readdata[16].IN1
pio_vga_data_s1_readdata[17] => pio_vga_data_s1_readdata[17].IN1
pio_vga_data_s1_readdata[18] => pio_vga_data_s1_readdata[18].IN1
pio_vga_data_s1_readdata[19] => pio_vga_data_s1_readdata[19].IN1
pio_vga_data_s1_readdata[20] => pio_vga_data_s1_readdata[20].IN1
pio_vga_data_s1_readdata[21] => pio_vga_data_s1_readdata[21].IN1
pio_vga_data_s1_readdata[22] => pio_vga_data_s1_readdata[22].IN1
pio_vga_data_s1_readdata[23] => pio_vga_data_s1_readdata[23].IN1
pio_vga_data_s1_readdata[24] => pio_vga_data_s1_readdata[24].IN1
pio_vga_data_s1_readdata[25] => pio_vga_data_s1_readdata[25].IN1
pio_vga_data_s1_readdata[26] => pio_vga_data_s1_readdata[26].IN1
pio_vga_data_s1_readdata[27] => pio_vga_data_s1_readdata[27].IN1
pio_vga_data_s1_readdata[28] => pio_vga_data_s1_readdata[28].IN1
pio_vga_data_s1_readdata[29] => pio_vga_data_s1_readdata[29].IN1
pio_vga_data_s1_readdata[30] => pio_vga_data_s1_readdata[30].IN1
pio_vga_data_s1_readdata[31] => pio_vga_data_s1_readdata[31].IN1
pio_vga_data_s1_writedata[0] <= altera_merlin_slave_translator:pio_vga_data_s1_translator.av_writedata
pio_vga_data_s1_writedata[1] <= altera_merlin_slave_translator:pio_vga_data_s1_translator.av_writedata
pio_vga_data_s1_writedata[2] <= altera_merlin_slave_translator:pio_vga_data_s1_translator.av_writedata
pio_vga_data_s1_writedata[3] <= altera_merlin_slave_translator:pio_vga_data_s1_translator.av_writedata
pio_vga_data_s1_writedata[4] <= altera_merlin_slave_translator:pio_vga_data_s1_translator.av_writedata
pio_vga_data_s1_writedata[5] <= altera_merlin_slave_translator:pio_vga_data_s1_translator.av_writedata
pio_vga_data_s1_writedata[6] <= altera_merlin_slave_translator:pio_vga_data_s1_translator.av_writedata
pio_vga_data_s1_writedata[7] <= altera_merlin_slave_translator:pio_vga_data_s1_translator.av_writedata
pio_vga_data_s1_writedata[8] <= altera_merlin_slave_translator:pio_vga_data_s1_translator.av_writedata
pio_vga_data_s1_writedata[9] <= altera_merlin_slave_translator:pio_vga_data_s1_translator.av_writedata
pio_vga_data_s1_writedata[10] <= altera_merlin_slave_translator:pio_vga_data_s1_translator.av_writedata
pio_vga_data_s1_writedata[11] <= altera_merlin_slave_translator:pio_vga_data_s1_translator.av_writedata
pio_vga_data_s1_writedata[12] <= altera_merlin_slave_translator:pio_vga_data_s1_translator.av_writedata
pio_vga_data_s1_writedata[13] <= altera_merlin_slave_translator:pio_vga_data_s1_translator.av_writedata
pio_vga_data_s1_writedata[14] <= altera_merlin_slave_translator:pio_vga_data_s1_translator.av_writedata
pio_vga_data_s1_writedata[15] <= altera_merlin_slave_translator:pio_vga_data_s1_translator.av_writedata
pio_vga_data_s1_writedata[16] <= altera_merlin_slave_translator:pio_vga_data_s1_translator.av_writedata
pio_vga_data_s1_writedata[17] <= altera_merlin_slave_translator:pio_vga_data_s1_translator.av_writedata
pio_vga_data_s1_writedata[18] <= altera_merlin_slave_translator:pio_vga_data_s1_translator.av_writedata
pio_vga_data_s1_writedata[19] <= altera_merlin_slave_translator:pio_vga_data_s1_translator.av_writedata
pio_vga_data_s1_writedata[20] <= altera_merlin_slave_translator:pio_vga_data_s1_translator.av_writedata
pio_vga_data_s1_writedata[21] <= altera_merlin_slave_translator:pio_vga_data_s1_translator.av_writedata
pio_vga_data_s1_writedata[22] <= altera_merlin_slave_translator:pio_vga_data_s1_translator.av_writedata
pio_vga_data_s1_writedata[23] <= altera_merlin_slave_translator:pio_vga_data_s1_translator.av_writedata
pio_vga_data_s1_writedata[24] <= altera_merlin_slave_translator:pio_vga_data_s1_translator.av_writedata
pio_vga_data_s1_writedata[25] <= altera_merlin_slave_translator:pio_vga_data_s1_translator.av_writedata
pio_vga_data_s1_writedata[26] <= altera_merlin_slave_translator:pio_vga_data_s1_translator.av_writedata
pio_vga_data_s1_writedata[27] <= altera_merlin_slave_translator:pio_vga_data_s1_translator.av_writedata
pio_vga_data_s1_writedata[28] <= altera_merlin_slave_translator:pio_vga_data_s1_translator.av_writedata
pio_vga_data_s1_writedata[29] <= altera_merlin_slave_translator:pio_vga_data_s1_translator.av_writedata
pio_vga_data_s1_writedata[30] <= altera_merlin_slave_translator:pio_vga_data_s1_translator.av_writedata
pio_vga_data_s1_writedata[31] <= altera_merlin_slave_translator:pio_vga_data_s1_translator.av_writedata
pio_vga_data_s1_chipselect <= altera_merlin_slave_translator:pio_vga_data_s1_translator.av_chipselect
pio_vga_we_s1_address[0] <= altera_merlin_slave_translator:pio_vga_we_s1_translator.av_address
pio_vga_we_s1_address[1] <= altera_merlin_slave_translator:pio_vga_we_s1_translator.av_address
pio_vga_we_s1_write <= altera_merlin_slave_translator:pio_vga_we_s1_translator.av_write
pio_vga_we_s1_readdata[0] => pio_vga_we_s1_readdata[0].IN1
pio_vga_we_s1_readdata[1] => pio_vga_we_s1_readdata[1].IN1
pio_vga_we_s1_readdata[2] => pio_vga_we_s1_readdata[2].IN1
pio_vga_we_s1_readdata[3] => pio_vga_we_s1_readdata[3].IN1
pio_vga_we_s1_readdata[4] => pio_vga_we_s1_readdata[4].IN1
pio_vga_we_s1_readdata[5] => pio_vga_we_s1_readdata[5].IN1
pio_vga_we_s1_readdata[6] => pio_vga_we_s1_readdata[6].IN1
pio_vga_we_s1_readdata[7] => pio_vga_we_s1_readdata[7].IN1
pio_vga_we_s1_readdata[8] => pio_vga_we_s1_readdata[8].IN1
pio_vga_we_s1_readdata[9] => pio_vga_we_s1_readdata[9].IN1
pio_vga_we_s1_readdata[10] => pio_vga_we_s1_readdata[10].IN1
pio_vga_we_s1_readdata[11] => pio_vga_we_s1_readdata[11].IN1
pio_vga_we_s1_readdata[12] => pio_vga_we_s1_readdata[12].IN1
pio_vga_we_s1_readdata[13] => pio_vga_we_s1_readdata[13].IN1
pio_vga_we_s1_readdata[14] => pio_vga_we_s1_readdata[14].IN1
pio_vga_we_s1_readdata[15] => pio_vga_we_s1_readdata[15].IN1
pio_vga_we_s1_readdata[16] => pio_vga_we_s1_readdata[16].IN1
pio_vga_we_s1_readdata[17] => pio_vga_we_s1_readdata[17].IN1
pio_vga_we_s1_readdata[18] => pio_vga_we_s1_readdata[18].IN1
pio_vga_we_s1_readdata[19] => pio_vga_we_s1_readdata[19].IN1
pio_vga_we_s1_readdata[20] => pio_vga_we_s1_readdata[20].IN1
pio_vga_we_s1_readdata[21] => pio_vga_we_s1_readdata[21].IN1
pio_vga_we_s1_readdata[22] => pio_vga_we_s1_readdata[22].IN1
pio_vga_we_s1_readdata[23] => pio_vga_we_s1_readdata[23].IN1
pio_vga_we_s1_readdata[24] => pio_vga_we_s1_readdata[24].IN1
pio_vga_we_s1_readdata[25] => pio_vga_we_s1_readdata[25].IN1
pio_vga_we_s1_readdata[26] => pio_vga_we_s1_readdata[26].IN1
pio_vga_we_s1_readdata[27] => pio_vga_we_s1_readdata[27].IN1
pio_vga_we_s1_readdata[28] => pio_vga_we_s1_readdata[28].IN1
pio_vga_we_s1_readdata[29] => pio_vga_we_s1_readdata[29].IN1
pio_vga_we_s1_readdata[30] => pio_vga_we_s1_readdata[30].IN1
pio_vga_we_s1_readdata[31] => pio_vga_we_s1_readdata[31].IN1
pio_vga_we_s1_writedata[0] <= altera_merlin_slave_translator:pio_vga_we_s1_translator.av_writedata
pio_vga_we_s1_writedata[1] <= altera_merlin_slave_translator:pio_vga_we_s1_translator.av_writedata
pio_vga_we_s1_writedata[2] <= altera_merlin_slave_translator:pio_vga_we_s1_translator.av_writedata
pio_vga_we_s1_writedata[3] <= altera_merlin_slave_translator:pio_vga_we_s1_translator.av_writedata
pio_vga_we_s1_writedata[4] <= altera_merlin_slave_translator:pio_vga_we_s1_translator.av_writedata
pio_vga_we_s1_writedata[5] <= altera_merlin_slave_translator:pio_vga_we_s1_translator.av_writedata
pio_vga_we_s1_writedata[6] <= altera_merlin_slave_translator:pio_vga_we_s1_translator.av_writedata
pio_vga_we_s1_writedata[7] <= altera_merlin_slave_translator:pio_vga_we_s1_translator.av_writedata
pio_vga_we_s1_writedata[8] <= altera_merlin_slave_translator:pio_vga_we_s1_translator.av_writedata
pio_vga_we_s1_writedata[9] <= altera_merlin_slave_translator:pio_vga_we_s1_translator.av_writedata
pio_vga_we_s1_writedata[10] <= altera_merlin_slave_translator:pio_vga_we_s1_translator.av_writedata
pio_vga_we_s1_writedata[11] <= altera_merlin_slave_translator:pio_vga_we_s1_translator.av_writedata
pio_vga_we_s1_writedata[12] <= altera_merlin_slave_translator:pio_vga_we_s1_translator.av_writedata
pio_vga_we_s1_writedata[13] <= altera_merlin_slave_translator:pio_vga_we_s1_translator.av_writedata
pio_vga_we_s1_writedata[14] <= altera_merlin_slave_translator:pio_vga_we_s1_translator.av_writedata
pio_vga_we_s1_writedata[15] <= altera_merlin_slave_translator:pio_vga_we_s1_translator.av_writedata
pio_vga_we_s1_writedata[16] <= altera_merlin_slave_translator:pio_vga_we_s1_translator.av_writedata
pio_vga_we_s1_writedata[17] <= altera_merlin_slave_translator:pio_vga_we_s1_translator.av_writedata
pio_vga_we_s1_writedata[18] <= altera_merlin_slave_translator:pio_vga_we_s1_translator.av_writedata
pio_vga_we_s1_writedata[19] <= altera_merlin_slave_translator:pio_vga_we_s1_translator.av_writedata
pio_vga_we_s1_writedata[20] <= altera_merlin_slave_translator:pio_vga_we_s1_translator.av_writedata
pio_vga_we_s1_writedata[21] <= altera_merlin_slave_translator:pio_vga_we_s1_translator.av_writedata
pio_vga_we_s1_writedata[22] <= altera_merlin_slave_translator:pio_vga_we_s1_translator.av_writedata
pio_vga_we_s1_writedata[23] <= altera_merlin_slave_translator:pio_vga_we_s1_translator.av_writedata
pio_vga_we_s1_writedata[24] <= altera_merlin_slave_translator:pio_vga_we_s1_translator.av_writedata
pio_vga_we_s1_writedata[25] <= altera_merlin_slave_translator:pio_vga_we_s1_translator.av_writedata
pio_vga_we_s1_writedata[26] <= altera_merlin_slave_translator:pio_vga_we_s1_translator.av_writedata
pio_vga_we_s1_writedata[27] <= altera_merlin_slave_translator:pio_vga_we_s1_translator.av_writedata
pio_vga_we_s1_writedata[28] <= altera_merlin_slave_translator:pio_vga_we_s1_translator.av_writedata
pio_vga_we_s1_writedata[29] <= altera_merlin_slave_translator:pio_vga_we_s1_translator.av_writedata
pio_vga_we_s1_writedata[30] <= altera_merlin_slave_translator:pio_vga_we_s1_translator.av_writedata
pio_vga_we_s1_writedata[31] <= altera_merlin_slave_translator:pio_vga_we_s1_translator.av_writedata
pio_vga_we_s1_chipselect <= altera_merlin_slave_translator:pio_vga_we_s1_translator.av_chipselect


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => read_latency_shift_reg[0].CLK
clk => av_readdata_pre[0].CLK
clk => av_readdata_pre[1].CLK
clk => av_readdata_pre[2].CLK
clk => av_readdata_pre[3].CLK
clk => av_readdata_pre[4].CLK
clk => av_readdata_pre[5].CLK
clk => av_readdata_pre[6].CLK
clk => av_readdata_pre[7].CLK
clk => av_readdata_pre[8].CLK
clk => av_readdata_pre[9].CLK
clk => av_readdata_pre[10].CLK
clk => av_readdata_pre[11].CLK
clk => av_readdata_pre[12].CLK
clk => av_readdata_pre[13].CLK
clk => av_readdata_pre[14].CLK
clk => av_readdata_pre[15].CLK
clk => av_readdata_pre[16].CLK
clk => av_readdata_pre[17].CLK
clk => av_readdata_pre[18].CLK
clk => av_readdata_pre[19].CLK
clk => av_readdata_pre[20].CLK
clk => av_readdata_pre[21].CLK
clk => av_readdata_pre[22].CLK
clk => av_readdata_pre[23].CLK
clk => av_readdata_pre[24].CLK
clk => av_readdata_pre[25].CLK
clk => av_readdata_pre[26].CLK
clk => av_readdata_pre[27].CLK
clk => av_readdata_pre[28].CLK
clk => av_readdata_pre[29].CLK
clk => av_readdata_pre[30].CLK
clk => av_readdata_pre[31].CLK
clk => waitrequest_reset_override.CLK
clk => wait_latency_counter[0].CLK
clk => wait_latency_counter[1].CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => read_latency_shift_reg[0].ACLR
reset => av_readdata_pre[0].ACLR
reset => av_readdata_pre[1].ACLR
reset => av_readdata_pre[2].ACLR
reset => av_readdata_pre[3].ACLR
reset => av_readdata_pre[4].ACLR
reset => av_readdata_pre[5].ACLR
reset => av_readdata_pre[6].ACLR
reset => av_readdata_pre[7].ACLR
reset => av_readdata_pre[8].ACLR
reset => av_readdata_pre[9].ACLR
reset => av_readdata_pre[10].ACLR
reset => av_readdata_pre[11].ACLR
reset => av_readdata_pre[12].ACLR
reset => av_readdata_pre[13].ACLR
reset => av_readdata_pre[14].ACLR
reset => av_readdata_pre[15].ACLR
reset => av_readdata_pre[16].ACLR
reset => av_readdata_pre[17].ACLR
reset => av_readdata_pre[18].ACLR
reset => av_readdata_pre[19].ACLR
reset => av_readdata_pre[20].ACLR
reset => av_readdata_pre[21].ACLR
reset => av_readdata_pre[22].ACLR
reset => av_readdata_pre[23].ACLR
reset => av_readdata_pre[24].ACLR
reset => av_readdata_pre[25].ACLR
reset => av_readdata_pre[26].ACLR
reset => av_readdata_pre[27].ACLR
reset => av_readdata_pre[28].ACLR
reset => av_readdata_pre[29].ACLR
reset => av_readdata_pre[30].ACLR
reset => av_readdata_pre[31].ACLR
reset => waitrequest_reset_override.PRESET
reset => wait_latency_counter[0].ACLR
reset => wait_latency_counter[1].ACLR
uav_address[0] => ~NO_FANOUT~
uav_address[1] => ~NO_FANOUT~
uav_address[2] => av_address[0].DATAIN
uav_address[3] => av_address[1].DATAIN
uav_address[4] => ~NO_FANOUT~
uav_address[5] => ~NO_FANOUT~
uav_address[6] => ~NO_FANOUT~
uav_address[7] => ~NO_FANOUT~
uav_address[8] => ~NO_FANOUT~
uav_address[9] => ~NO_FANOUT~
uav_address[10] => ~NO_FANOUT~
uav_address[11] => ~NO_FANOUT~
uav_address[12] => ~NO_FANOUT~
uav_address[13] => ~NO_FANOUT~
uav_address[14] => ~NO_FANOUT~
uav_address[15] => ~NO_FANOUT~
uav_address[16] => ~NO_FANOUT~
uav_address[17] => ~NO_FANOUT~
uav_address[18] => ~NO_FANOUT~
uav_address[19] => ~NO_FANOUT~
uav_address[20] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_writedata[16] => av_writedata[16].DATAIN
uav_writedata[17] => av_writedata[17].DATAIN
uav_writedata[18] => av_writedata[18].DATAIN
uav_writedata[19] => av_writedata[19].DATAIN
uav_writedata[20] => av_writedata[20].DATAIN
uav_writedata[21] => av_writedata[21].DATAIN
uav_writedata[22] => av_writedata[22].DATAIN
uav_writedata[23] => av_writedata[23].DATAIN
uav_writedata[24] => av_writedata[24].DATAIN
uav_writedata[25] => av_writedata[25].DATAIN
uav_writedata[26] => av_writedata[26].DATAIN
uav_writedata[27] => av_writedata[27].DATAIN
uav_writedata[28] => av_writedata[28].DATAIN
uav_writedata[29] => av_writedata[29].DATAIN
uav_writedata[30] => av_writedata[30].DATAIN
uav_writedata[31] => av_writedata[31].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_write.IN1
uav_write => av_waitrequest_generated.OUTPUTSELECT
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always21.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_read => av_read.IN1
uav_read => read_latency_shift_reg.IN1
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_burstcount[0] => Equal2.IN2
uav_burstcount[1] => Equal2.IN1
uav_burstcount[2] => av_burstcount[0].DATAIN
uav_burstcount[2] => Equal2.IN0
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => ~NO_FANOUT~
uav_byteenable[2] => ~NO_FANOUT~
uav_byteenable[3] => ~NO_FANOUT~
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
uav_readdatavalid <= read_latency_shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE
uav_waitrequest <= uav_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] <= av_readdata_pre[0].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[1] <= av_readdata_pre[1].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[2] <= av_readdata_pre[2].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[3] <= av_readdata_pre[3].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[4] <= av_readdata_pre[4].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[5] <= av_readdata_pre[5].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[6] <= av_readdata_pre[6].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[7] <= av_readdata_pre[7].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[8] <= av_readdata_pre[8].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[9] <= av_readdata_pre[9].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[10] <= av_readdata_pre[10].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[11] <= av_readdata_pre[11].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[12] <= av_readdata_pre[12].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[13] <= av_readdata_pre[13].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[14] <= av_readdata_pre[14].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[15] <= av_readdata_pre[15].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[16] <= av_readdata_pre[16].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[17] <= av_readdata_pre[17].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[18] <= av_readdata_pre[18].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[19] <= av_readdata_pre[19].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[20] <= av_readdata_pre[20].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[21] <= av_readdata_pre[21].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[22] <= av_readdata_pre[22].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[23] <= av_readdata_pre[23].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[24] <= av_readdata_pre[24].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[25] <= av_readdata_pre[25].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[26] <= av_readdata_pre[26].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[27] <= av_readdata_pre[27].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[28] <= av_readdata_pre[28].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[29] <= av_readdata_pre[29].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[30] <= av_readdata_pre[30].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[31] <= av_readdata_pre[31].DB_MAX_OUTPUT_PORT_TYPE
uav_response[0] <= <GND>
uav_response[1] <= <GND>
uav_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= uav_address[2].DB_MAX_OUTPUT_PORT_TYPE
av_address[1] <= uav_address[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= uav_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= uav_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= uav_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= uav_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= uav_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= uav_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= uav_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= uav_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[8] <= uav_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[9] <= uav_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[10] <= uav_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[11] <= uav_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[12] <= uav_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[13] <= uav_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[14] <= uav_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[15] <= uav_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[16] <= uav_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[17] <= uav_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[18] <= uav_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[19] <= uav_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[20] <= uav_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[21] <= uav_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[22] <= uav_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[23] <= uav_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[24] <= uav_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[25] <= uav_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[26] <= uav_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[27] <= uav_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[28] <= uav_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[29] <= uav_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[30] <= uav_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[31] <= uav_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
av_write <= av_write.DB_MAX_OUTPUT_PORT_TYPE
av_read <= av_read.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= uav_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= uav_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[0] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_begintransfer <= av_begintransfer.DB_MAX_OUTPUT_PORT_TYPE
av_chipselect <= av_chipselect.DB_MAX_OUTPUT_PORT_TYPE
av_beginbursttransfer <= av_beginbursttransfer.DB_MAX_OUTPUT_PORT_TYPE
av_lock <= uav_lock.DB_MAX_OUTPUT_PORT_TYPE
av_clken <= <VCC>
av_debugaccess <= uav_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
av_outputenable <= av_outputenable.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] => av_readdata_pre[0].DATAIN
av_readdata[1] => av_readdata_pre[1].DATAIN
av_readdata[2] => av_readdata_pre[2].DATAIN
av_readdata[3] => av_readdata_pre[3].DATAIN
av_readdata[4] => av_readdata_pre[4].DATAIN
av_readdata[5] => av_readdata_pre[5].DATAIN
av_readdata[6] => av_readdata_pre[6].DATAIN
av_readdata[7] => av_readdata_pre[7].DATAIN
av_readdata[8] => av_readdata_pre[8].DATAIN
av_readdata[9] => av_readdata_pre[9].DATAIN
av_readdata[10] => av_readdata_pre[10].DATAIN
av_readdata[11] => av_readdata_pre[11].DATAIN
av_readdata[12] => av_readdata_pre[12].DATAIN
av_readdata[13] => av_readdata_pre[13].DATAIN
av_readdata[14] => av_readdata_pre[14].DATAIN
av_readdata[15] => av_readdata_pre[15].DATAIN
av_readdata[16] => av_readdata_pre[16].DATAIN
av_readdata[17] => av_readdata_pre[17].DATAIN
av_readdata[18] => av_readdata_pre[18].DATAIN
av_readdata[19] => av_readdata_pre[19].DATAIN
av_readdata[20] => av_readdata_pre[20].DATAIN
av_readdata[21] => av_readdata_pre[21].DATAIN
av_readdata[22] => av_readdata_pre[22].DATAIN
av_readdata[23] => av_readdata_pre[23].DATAIN
av_readdata[24] => av_readdata_pre[24].DATAIN
av_readdata[25] => av_readdata_pre[25].DATAIN
av_readdata[26] => av_readdata_pre[26].DATAIN
av_readdata[27] => av_readdata_pre[27].DATAIN
av_readdata[28] => av_readdata_pre[28].DATAIN
av_readdata[29] => av_readdata_pre[29].DATAIN
av_readdata[30] => av_readdata_pre[30].DATAIN
av_readdata[31] => av_readdata_pre[31].DATAIN
av_readdatavalid => ~NO_FANOUT~
av_waitrequest => ~NO_FANOUT~
av_response[0] => ~NO_FANOUT~
av_response[1] => ~NO_FANOUT~
av_writeresponsevalid => uav_writeresponsevalid.DATAIN


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => read_latency_shift_reg[0].CLK
clk => av_readdata_pre[0].CLK
clk => av_readdata_pre[1].CLK
clk => av_readdata_pre[2].CLK
clk => av_readdata_pre[3].CLK
clk => av_readdata_pre[4].CLK
clk => av_readdata_pre[5].CLK
clk => av_readdata_pre[6].CLK
clk => av_readdata_pre[7].CLK
clk => av_readdata_pre[8].CLK
clk => av_readdata_pre[9].CLK
clk => av_readdata_pre[10].CLK
clk => av_readdata_pre[11].CLK
clk => av_readdata_pre[12].CLK
clk => av_readdata_pre[13].CLK
clk => av_readdata_pre[14].CLK
clk => av_readdata_pre[15].CLK
clk => av_readdata_pre[16].CLK
clk => av_readdata_pre[17].CLK
clk => av_readdata_pre[18].CLK
clk => av_readdata_pre[19].CLK
clk => av_readdata_pre[20].CLK
clk => av_readdata_pre[21].CLK
clk => av_readdata_pre[22].CLK
clk => av_readdata_pre[23].CLK
clk => av_readdata_pre[24].CLK
clk => av_readdata_pre[25].CLK
clk => av_readdata_pre[26].CLK
clk => av_readdata_pre[27].CLK
clk => av_readdata_pre[28].CLK
clk => av_readdata_pre[29].CLK
clk => av_readdata_pre[30].CLK
clk => av_readdata_pre[31].CLK
clk => waitrequest_reset_override.CLK
clk => wait_latency_counter[0].CLK
clk => wait_latency_counter[1].CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => read_latency_shift_reg[0].ACLR
reset => av_readdata_pre[0].ACLR
reset => av_readdata_pre[1].ACLR
reset => av_readdata_pre[2].ACLR
reset => av_readdata_pre[3].ACLR
reset => av_readdata_pre[4].ACLR
reset => av_readdata_pre[5].ACLR
reset => av_readdata_pre[6].ACLR
reset => av_readdata_pre[7].ACLR
reset => av_readdata_pre[8].ACLR
reset => av_readdata_pre[9].ACLR
reset => av_readdata_pre[10].ACLR
reset => av_readdata_pre[11].ACLR
reset => av_readdata_pre[12].ACLR
reset => av_readdata_pre[13].ACLR
reset => av_readdata_pre[14].ACLR
reset => av_readdata_pre[15].ACLR
reset => av_readdata_pre[16].ACLR
reset => av_readdata_pre[17].ACLR
reset => av_readdata_pre[18].ACLR
reset => av_readdata_pre[19].ACLR
reset => av_readdata_pre[20].ACLR
reset => av_readdata_pre[21].ACLR
reset => av_readdata_pre[22].ACLR
reset => av_readdata_pre[23].ACLR
reset => av_readdata_pre[24].ACLR
reset => av_readdata_pre[25].ACLR
reset => av_readdata_pre[26].ACLR
reset => av_readdata_pre[27].ACLR
reset => av_readdata_pre[28].ACLR
reset => av_readdata_pre[29].ACLR
reset => av_readdata_pre[30].ACLR
reset => av_readdata_pre[31].ACLR
reset => waitrequest_reset_override.PRESET
reset => wait_latency_counter[0].ACLR
reset => wait_latency_counter[1].ACLR
uav_address[0] => ~NO_FANOUT~
uav_address[1] => ~NO_FANOUT~
uav_address[2] => av_address[0].DATAIN
uav_address[3] => av_address[1].DATAIN
uav_address[4] => ~NO_FANOUT~
uav_address[5] => ~NO_FANOUT~
uav_address[6] => ~NO_FANOUT~
uav_address[7] => ~NO_FANOUT~
uav_address[8] => ~NO_FANOUT~
uav_address[9] => ~NO_FANOUT~
uav_address[10] => ~NO_FANOUT~
uav_address[11] => ~NO_FANOUT~
uav_address[12] => ~NO_FANOUT~
uav_address[13] => ~NO_FANOUT~
uav_address[14] => ~NO_FANOUT~
uav_address[15] => ~NO_FANOUT~
uav_address[16] => ~NO_FANOUT~
uav_address[17] => ~NO_FANOUT~
uav_address[18] => ~NO_FANOUT~
uav_address[19] => ~NO_FANOUT~
uav_address[20] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_writedata[16] => av_writedata[16].DATAIN
uav_writedata[17] => av_writedata[17].DATAIN
uav_writedata[18] => av_writedata[18].DATAIN
uav_writedata[19] => av_writedata[19].DATAIN
uav_writedata[20] => av_writedata[20].DATAIN
uav_writedata[21] => av_writedata[21].DATAIN
uav_writedata[22] => av_writedata[22].DATAIN
uav_writedata[23] => av_writedata[23].DATAIN
uav_writedata[24] => av_writedata[24].DATAIN
uav_writedata[25] => av_writedata[25].DATAIN
uav_writedata[26] => av_writedata[26].DATAIN
uav_writedata[27] => av_writedata[27].DATAIN
uav_writedata[28] => av_writedata[28].DATAIN
uav_writedata[29] => av_writedata[29].DATAIN
uav_writedata[30] => av_writedata[30].DATAIN
uav_writedata[31] => av_writedata[31].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_write.IN1
uav_write => av_waitrequest_generated.OUTPUTSELECT
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always21.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_read => av_read.IN1
uav_read => read_latency_shift_reg.IN1
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_burstcount[0] => Equal2.IN2
uav_burstcount[1] => Equal2.IN1
uav_burstcount[2] => av_burstcount[0].DATAIN
uav_burstcount[2] => Equal2.IN0
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => ~NO_FANOUT~
uav_byteenable[2] => ~NO_FANOUT~
uav_byteenable[3] => ~NO_FANOUT~
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
uav_readdatavalid <= read_latency_shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE
uav_waitrequest <= uav_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] <= av_readdata_pre[0].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[1] <= av_readdata_pre[1].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[2] <= av_readdata_pre[2].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[3] <= av_readdata_pre[3].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[4] <= av_readdata_pre[4].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[5] <= av_readdata_pre[5].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[6] <= av_readdata_pre[6].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[7] <= av_readdata_pre[7].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[8] <= av_readdata_pre[8].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[9] <= av_readdata_pre[9].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[10] <= av_readdata_pre[10].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[11] <= av_readdata_pre[11].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[12] <= av_readdata_pre[12].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[13] <= av_readdata_pre[13].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[14] <= av_readdata_pre[14].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[15] <= av_readdata_pre[15].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[16] <= av_readdata_pre[16].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[17] <= av_readdata_pre[17].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[18] <= av_readdata_pre[18].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[19] <= av_readdata_pre[19].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[20] <= av_readdata_pre[20].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[21] <= av_readdata_pre[21].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[22] <= av_readdata_pre[22].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[23] <= av_readdata_pre[23].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[24] <= av_readdata_pre[24].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[25] <= av_readdata_pre[25].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[26] <= av_readdata_pre[26].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[27] <= av_readdata_pre[27].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[28] <= av_readdata_pre[28].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[29] <= av_readdata_pre[29].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[30] <= av_readdata_pre[30].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[31] <= av_readdata_pre[31].DB_MAX_OUTPUT_PORT_TYPE
uav_response[0] <= <GND>
uav_response[1] <= <GND>
uav_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= uav_address[2].DB_MAX_OUTPUT_PORT_TYPE
av_address[1] <= uav_address[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= uav_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= uav_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= uav_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= uav_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= uav_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= uav_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= uav_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= uav_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[8] <= uav_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[9] <= uav_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[10] <= uav_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[11] <= uav_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[12] <= uav_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[13] <= uav_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[14] <= uav_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[15] <= uav_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[16] <= uav_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[17] <= uav_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[18] <= uav_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[19] <= uav_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[20] <= uav_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[21] <= uav_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[22] <= uav_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[23] <= uav_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[24] <= uav_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[25] <= uav_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[26] <= uav_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[27] <= uav_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[28] <= uav_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[29] <= uav_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[30] <= uav_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[31] <= uav_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
av_write <= av_write.DB_MAX_OUTPUT_PORT_TYPE
av_read <= av_read.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= uav_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= uav_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[0] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_begintransfer <= av_begintransfer.DB_MAX_OUTPUT_PORT_TYPE
av_chipselect <= av_chipselect.DB_MAX_OUTPUT_PORT_TYPE
av_beginbursttransfer <= av_beginbursttransfer.DB_MAX_OUTPUT_PORT_TYPE
av_lock <= uav_lock.DB_MAX_OUTPUT_PORT_TYPE
av_clken <= <VCC>
av_debugaccess <= uav_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
av_outputenable <= av_outputenable.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] => av_readdata_pre[0].DATAIN
av_readdata[1] => av_readdata_pre[1].DATAIN
av_readdata[2] => av_readdata_pre[2].DATAIN
av_readdata[3] => av_readdata_pre[3].DATAIN
av_readdata[4] => av_readdata_pre[4].DATAIN
av_readdata[5] => av_readdata_pre[5].DATAIN
av_readdata[6] => av_readdata_pre[6].DATAIN
av_readdata[7] => av_readdata_pre[7].DATAIN
av_readdata[8] => av_readdata_pre[8].DATAIN
av_readdata[9] => av_readdata_pre[9].DATAIN
av_readdata[10] => av_readdata_pre[10].DATAIN
av_readdata[11] => av_readdata_pre[11].DATAIN
av_readdata[12] => av_readdata_pre[12].DATAIN
av_readdata[13] => av_readdata_pre[13].DATAIN
av_readdata[14] => av_readdata_pre[14].DATAIN
av_readdata[15] => av_readdata_pre[15].DATAIN
av_readdata[16] => av_readdata_pre[16].DATAIN
av_readdata[17] => av_readdata_pre[17].DATAIN
av_readdata[18] => av_readdata_pre[18].DATAIN
av_readdata[19] => av_readdata_pre[19].DATAIN
av_readdata[20] => av_readdata_pre[20].DATAIN
av_readdata[21] => av_readdata_pre[21].DATAIN
av_readdata[22] => av_readdata_pre[22].DATAIN
av_readdata[23] => av_readdata_pre[23].DATAIN
av_readdata[24] => av_readdata_pre[24].DATAIN
av_readdata[25] => av_readdata_pre[25].DATAIN
av_readdata[26] => av_readdata_pre[26].DATAIN
av_readdata[27] => av_readdata_pre[27].DATAIN
av_readdata[28] => av_readdata_pre[28].DATAIN
av_readdata[29] => av_readdata_pre[29].DATAIN
av_readdata[30] => av_readdata_pre[30].DATAIN
av_readdata[31] => av_readdata_pre[31].DATAIN
av_readdatavalid => ~NO_FANOUT~
av_waitrequest => ~NO_FANOUT~
av_response[0] => ~NO_FANOUT~
av_response[1] => ~NO_FANOUT~
av_writeresponsevalid => uav_writeresponsevalid.DATAIN


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_vga_addr_s1_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => read_latency_shift_reg[0].CLK
clk => av_readdata_pre[0].CLK
clk => av_readdata_pre[1].CLK
clk => av_readdata_pre[2].CLK
clk => av_readdata_pre[3].CLK
clk => av_readdata_pre[4].CLK
clk => av_readdata_pre[5].CLK
clk => av_readdata_pre[6].CLK
clk => av_readdata_pre[7].CLK
clk => av_readdata_pre[8].CLK
clk => av_readdata_pre[9].CLK
clk => av_readdata_pre[10].CLK
clk => av_readdata_pre[11].CLK
clk => av_readdata_pre[12].CLK
clk => av_readdata_pre[13].CLK
clk => av_readdata_pre[14].CLK
clk => av_readdata_pre[15].CLK
clk => av_readdata_pre[16].CLK
clk => av_readdata_pre[17].CLK
clk => av_readdata_pre[18].CLK
clk => av_readdata_pre[19].CLK
clk => av_readdata_pre[20].CLK
clk => av_readdata_pre[21].CLK
clk => av_readdata_pre[22].CLK
clk => av_readdata_pre[23].CLK
clk => av_readdata_pre[24].CLK
clk => av_readdata_pre[25].CLK
clk => av_readdata_pre[26].CLK
clk => av_readdata_pre[27].CLK
clk => av_readdata_pre[28].CLK
clk => av_readdata_pre[29].CLK
clk => av_readdata_pre[30].CLK
clk => av_readdata_pre[31].CLK
clk => waitrequest_reset_override.CLK
clk => wait_latency_counter[0].CLK
clk => wait_latency_counter[1].CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => read_latency_shift_reg[0].ACLR
reset => av_readdata_pre[0].ACLR
reset => av_readdata_pre[1].ACLR
reset => av_readdata_pre[2].ACLR
reset => av_readdata_pre[3].ACLR
reset => av_readdata_pre[4].ACLR
reset => av_readdata_pre[5].ACLR
reset => av_readdata_pre[6].ACLR
reset => av_readdata_pre[7].ACLR
reset => av_readdata_pre[8].ACLR
reset => av_readdata_pre[9].ACLR
reset => av_readdata_pre[10].ACLR
reset => av_readdata_pre[11].ACLR
reset => av_readdata_pre[12].ACLR
reset => av_readdata_pre[13].ACLR
reset => av_readdata_pre[14].ACLR
reset => av_readdata_pre[15].ACLR
reset => av_readdata_pre[16].ACLR
reset => av_readdata_pre[17].ACLR
reset => av_readdata_pre[18].ACLR
reset => av_readdata_pre[19].ACLR
reset => av_readdata_pre[20].ACLR
reset => av_readdata_pre[21].ACLR
reset => av_readdata_pre[22].ACLR
reset => av_readdata_pre[23].ACLR
reset => av_readdata_pre[24].ACLR
reset => av_readdata_pre[25].ACLR
reset => av_readdata_pre[26].ACLR
reset => av_readdata_pre[27].ACLR
reset => av_readdata_pre[28].ACLR
reset => av_readdata_pre[29].ACLR
reset => av_readdata_pre[30].ACLR
reset => av_readdata_pre[31].ACLR
reset => waitrequest_reset_override.PRESET
reset => wait_latency_counter[0].ACLR
reset => wait_latency_counter[1].ACLR
uav_address[0] => ~NO_FANOUT~
uav_address[1] => ~NO_FANOUT~
uav_address[2] => av_address[0].DATAIN
uav_address[3] => av_address[1].DATAIN
uav_address[4] => ~NO_FANOUT~
uav_address[5] => ~NO_FANOUT~
uav_address[6] => ~NO_FANOUT~
uav_address[7] => ~NO_FANOUT~
uav_address[8] => ~NO_FANOUT~
uav_address[9] => ~NO_FANOUT~
uav_address[10] => ~NO_FANOUT~
uav_address[11] => ~NO_FANOUT~
uav_address[12] => ~NO_FANOUT~
uav_address[13] => ~NO_FANOUT~
uav_address[14] => ~NO_FANOUT~
uav_address[15] => ~NO_FANOUT~
uav_address[16] => ~NO_FANOUT~
uav_address[17] => ~NO_FANOUT~
uav_address[18] => ~NO_FANOUT~
uav_address[19] => ~NO_FANOUT~
uav_address[20] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_writedata[16] => av_writedata[16].DATAIN
uav_writedata[17] => av_writedata[17].DATAIN
uav_writedata[18] => av_writedata[18].DATAIN
uav_writedata[19] => av_writedata[19].DATAIN
uav_writedata[20] => av_writedata[20].DATAIN
uav_writedata[21] => av_writedata[21].DATAIN
uav_writedata[22] => av_writedata[22].DATAIN
uav_writedata[23] => av_writedata[23].DATAIN
uav_writedata[24] => av_writedata[24].DATAIN
uav_writedata[25] => av_writedata[25].DATAIN
uav_writedata[26] => av_writedata[26].DATAIN
uav_writedata[27] => av_writedata[27].DATAIN
uav_writedata[28] => av_writedata[28].DATAIN
uav_writedata[29] => av_writedata[29].DATAIN
uav_writedata[30] => av_writedata[30].DATAIN
uav_writedata[31] => av_writedata[31].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_write.IN1
uav_write => av_waitrequest_generated.OUTPUTSELECT
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always21.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_read => av_read.IN1
uav_read => read_latency_shift_reg.IN1
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_burstcount[0] => Equal2.IN2
uav_burstcount[1] => Equal2.IN1
uav_burstcount[2] => av_burstcount[0].DATAIN
uav_burstcount[2] => Equal2.IN0
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => ~NO_FANOUT~
uav_byteenable[2] => ~NO_FANOUT~
uav_byteenable[3] => ~NO_FANOUT~
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
uav_readdatavalid <= read_latency_shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE
uav_waitrequest <= uav_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] <= av_readdata_pre[0].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[1] <= av_readdata_pre[1].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[2] <= av_readdata_pre[2].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[3] <= av_readdata_pre[3].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[4] <= av_readdata_pre[4].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[5] <= av_readdata_pre[5].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[6] <= av_readdata_pre[6].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[7] <= av_readdata_pre[7].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[8] <= av_readdata_pre[8].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[9] <= av_readdata_pre[9].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[10] <= av_readdata_pre[10].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[11] <= av_readdata_pre[11].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[12] <= av_readdata_pre[12].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[13] <= av_readdata_pre[13].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[14] <= av_readdata_pre[14].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[15] <= av_readdata_pre[15].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[16] <= av_readdata_pre[16].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[17] <= av_readdata_pre[17].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[18] <= av_readdata_pre[18].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[19] <= av_readdata_pre[19].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[20] <= av_readdata_pre[20].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[21] <= av_readdata_pre[21].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[22] <= av_readdata_pre[22].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[23] <= av_readdata_pre[23].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[24] <= av_readdata_pre[24].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[25] <= av_readdata_pre[25].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[26] <= av_readdata_pre[26].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[27] <= av_readdata_pre[27].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[28] <= av_readdata_pre[28].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[29] <= av_readdata_pre[29].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[30] <= av_readdata_pre[30].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[31] <= av_readdata_pre[31].DB_MAX_OUTPUT_PORT_TYPE
uav_response[0] <= <GND>
uav_response[1] <= <GND>
uav_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= uav_address[2].DB_MAX_OUTPUT_PORT_TYPE
av_address[1] <= uav_address[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= uav_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= uav_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= uav_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= uav_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= uav_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= uav_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= uav_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= uav_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[8] <= uav_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[9] <= uav_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[10] <= uav_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[11] <= uav_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[12] <= uav_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[13] <= uav_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[14] <= uav_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[15] <= uav_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[16] <= uav_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[17] <= uav_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[18] <= uav_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[19] <= uav_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[20] <= uav_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[21] <= uav_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[22] <= uav_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[23] <= uav_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[24] <= uav_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[25] <= uav_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[26] <= uav_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[27] <= uav_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[28] <= uav_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[29] <= uav_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[30] <= uav_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[31] <= uav_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
av_write <= av_write.DB_MAX_OUTPUT_PORT_TYPE
av_read <= av_read.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= uav_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= uav_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[0] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_begintransfer <= av_begintransfer.DB_MAX_OUTPUT_PORT_TYPE
av_chipselect <= av_chipselect.DB_MAX_OUTPUT_PORT_TYPE
av_beginbursttransfer <= av_beginbursttransfer.DB_MAX_OUTPUT_PORT_TYPE
av_lock <= uav_lock.DB_MAX_OUTPUT_PORT_TYPE
av_clken <= <VCC>
av_debugaccess <= uav_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
av_outputenable <= av_outputenable.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] => av_readdata_pre[0].DATAIN
av_readdata[1] => av_readdata_pre[1].DATAIN
av_readdata[2] => av_readdata_pre[2].DATAIN
av_readdata[3] => av_readdata_pre[3].DATAIN
av_readdata[4] => av_readdata_pre[4].DATAIN
av_readdata[5] => av_readdata_pre[5].DATAIN
av_readdata[6] => av_readdata_pre[6].DATAIN
av_readdata[7] => av_readdata_pre[7].DATAIN
av_readdata[8] => av_readdata_pre[8].DATAIN
av_readdata[9] => av_readdata_pre[9].DATAIN
av_readdata[10] => av_readdata_pre[10].DATAIN
av_readdata[11] => av_readdata_pre[11].DATAIN
av_readdata[12] => av_readdata_pre[12].DATAIN
av_readdata[13] => av_readdata_pre[13].DATAIN
av_readdata[14] => av_readdata_pre[14].DATAIN
av_readdata[15] => av_readdata_pre[15].DATAIN
av_readdata[16] => av_readdata_pre[16].DATAIN
av_readdata[17] => av_readdata_pre[17].DATAIN
av_readdata[18] => av_readdata_pre[18].DATAIN
av_readdata[19] => av_readdata_pre[19].DATAIN
av_readdata[20] => av_readdata_pre[20].DATAIN
av_readdata[21] => av_readdata_pre[21].DATAIN
av_readdata[22] => av_readdata_pre[22].DATAIN
av_readdata[23] => av_readdata_pre[23].DATAIN
av_readdata[24] => av_readdata_pre[24].DATAIN
av_readdata[25] => av_readdata_pre[25].DATAIN
av_readdata[26] => av_readdata_pre[26].DATAIN
av_readdata[27] => av_readdata_pre[27].DATAIN
av_readdata[28] => av_readdata_pre[28].DATAIN
av_readdata[29] => av_readdata_pre[29].DATAIN
av_readdata[30] => av_readdata_pre[30].DATAIN
av_readdata[31] => av_readdata_pre[31].DATAIN
av_readdatavalid => ~NO_FANOUT~
av_waitrequest => ~NO_FANOUT~
av_response[0] => ~NO_FANOUT~
av_response[1] => ~NO_FANOUT~
av_writeresponsevalid => uav_writeresponsevalid.DATAIN


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_vga_data_s1_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => read_latency_shift_reg[0].CLK
clk => av_readdata_pre[0].CLK
clk => av_readdata_pre[1].CLK
clk => av_readdata_pre[2].CLK
clk => av_readdata_pre[3].CLK
clk => av_readdata_pre[4].CLK
clk => av_readdata_pre[5].CLK
clk => av_readdata_pre[6].CLK
clk => av_readdata_pre[7].CLK
clk => av_readdata_pre[8].CLK
clk => av_readdata_pre[9].CLK
clk => av_readdata_pre[10].CLK
clk => av_readdata_pre[11].CLK
clk => av_readdata_pre[12].CLK
clk => av_readdata_pre[13].CLK
clk => av_readdata_pre[14].CLK
clk => av_readdata_pre[15].CLK
clk => av_readdata_pre[16].CLK
clk => av_readdata_pre[17].CLK
clk => av_readdata_pre[18].CLK
clk => av_readdata_pre[19].CLK
clk => av_readdata_pre[20].CLK
clk => av_readdata_pre[21].CLK
clk => av_readdata_pre[22].CLK
clk => av_readdata_pre[23].CLK
clk => av_readdata_pre[24].CLK
clk => av_readdata_pre[25].CLK
clk => av_readdata_pre[26].CLK
clk => av_readdata_pre[27].CLK
clk => av_readdata_pre[28].CLK
clk => av_readdata_pre[29].CLK
clk => av_readdata_pre[30].CLK
clk => av_readdata_pre[31].CLK
clk => waitrequest_reset_override.CLK
clk => wait_latency_counter[0].CLK
clk => wait_latency_counter[1].CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => read_latency_shift_reg[0].ACLR
reset => av_readdata_pre[0].ACLR
reset => av_readdata_pre[1].ACLR
reset => av_readdata_pre[2].ACLR
reset => av_readdata_pre[3].ACLR
reset => av_readdata_pre[4].ACLR
reset => av_readdata_pre[5].ACLR
reset => av_readdata_pre[6].ACLR
reset => av_readdata_pre[7].ACLR
reset => av_readdata_pre[8].ACLR
reset => av_readdata_pre[9].ACLR
reset => av_readdata_pre[10].ACLR
reset => av_readdata_pre[11].ACLR
reset => av_readdata_pre[12].ACLR
reset => av_readdata_pre[13].ACLR
reset => av_readdata_pre[14].ACLR
reset => av_readdata_pre[15].ACLR
reset => av_readdata_pre[16].ACLR
reset => av_readdata_pre[17].ACLR
reset => av_readdata_pre[18].ACLR
reset => av_readdata_pre[19].ACLR
reset => av_readdata_pre[20].ACLR
reset => av_readdata_pre[21].ACLR
reset => av_readdata_pre[22].ACLR
reset => av_readdata_pre[23].ACLR
reset => av_readdata_pre[24].ACLR
reset => av_readdata_pre[25].ACLR
reset => av_readdata_pre[26].ACLR
reset => av_readdata_pre[27].ACLR
reset => av_readdata_pre[28].ACLR
reset => av_readdata_pre[29].ACLR
reset => av_readdata_pre[30].ACLR
reset => av_readdata_pre[31].ACLR
reset => waitrequest_reset_override.PRESET
reset => wait_latency_counter[0].ACLR
reset => wait_latency_counter[1].ACLR
uav_address[0] => ~NO_FANOUT~
uav_address[1] => ~NO_FANOUT~
uav_address[2] => av_address[0].DATAIN
uav_address[3] => av_address[1].DATAIN
uav_address[4] => ~NO_FANOUT~
uav_address[5] => ~NO_FANOUT~
uav_address[6] => ~NO_FANOUT~
uav_address[7] => ~NO_FANOUT~
uav_address[8] => ~NO_FANOUT~
uav_address[9] => ~NO_FANOUT~
uav_address[10] => ~NO_FANOUT~
uav_address[11] => ~NO_FANOUT~
uav_address[12] => ~NO_FANOUT~
uav_address[13] => ~NO_FANOUT~
uav_address[14] => ~NO_FANOUT~
uav_address[15] => ~NO_FANOUT~
uav_address[16] => ~NO_FANOUT~
uav_address[17] => ~NO_FANOUT~
uav_address[18] => ~NO_FANOUT~
uav_address[19] => ~NO_FANOUT~
uav_address[20] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_writedata[16] => av_writedata[16].DATAIN
uav_writedata[17] => av_writedata[17].DATAIN
uav_writedata[18] => av_writedata[18].DATAIN
uav_writedata[19] => av_writedata[19].DATAIN
uav_writedata[20] => av_writedata[20].DATAIN
uav_writedata[21] => av_writedata[21].DATAIN
uav_writedata[22] => av_writedata[22].DATAIN
uav_writedata[23] => av_writedata[23].DATAIN
uav_writedata[24] => av_writedata[24].DATAIN
uav_writedata[25] => av_writedata[25].DATAIN
uav_writedata[26] => av_writedata[26].DATAIN
uav_writedata[27] => av_writedata[27].DATAIN
uav_writedata[28] => av_writedata[28].DATAIN
uav_writedata[29] => av_writedata[29].DATAIN
uav_writedata[30] => av_writedata[30].DATAIN
uav_writedata[31] => av_writedata[31].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_write.IN1
uav_write => av_waitrequest_generated.OUTPUTSELECT
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always21.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_read => av_read.IN1
uav_read => read_latency_shift_reg.IN1
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_burstcount[0] => Equal2.IN2
uav_burstcount[1] => Equal2.IN1
uav_burstcount[2] => av_burstcount[0].DATAIN
uav_burstcount[2] => Equal2.IN0
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => ~NO_FANOUT~
uav_byteenable[2] => ~NO_FANOUT~
uav_byteenable[3] => ~NO_FANOUT~
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
uav_readdatavalid <= read_latency_shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE
uav_waitrequest <= uav_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] <= av_readdata_pre[0].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[1] <= av_readdata_pre[1].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[2] <= av_readdata_pre[2].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[3] <= av_readdata_pre[3].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[4] <= av_readdata_pre[4].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[5] <= av_readdata_pre[5].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[6] <= av_readdata_pre[6].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[7] <= av_readdata_pre[7].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[8] <= av_readdata_pre[8].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[9] <= av_readdata_pre[9].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[10] <= av_readdata_pre[10].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[11] <= av_readdata_pre[11].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[12] <= av_readdata_pre[12].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[13] <= av_readdata_pre[13].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[14] <= av_readdata_pre[14].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[15] <= av_readdata_pre[15].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[16] <= av_readdata_pre[16].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[17] <= av_readdata_pre[17].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[18] <= av_readdata_pre[18].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[19] <= av_readdata_pre[19].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[20] <= av_readdata_pre[20].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[21] <= av_readdata_pre[21].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[22] <= av_readdata_pre[22].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[23] <= av_readdata_pre[23].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[24] <= av_readdata_pre[24].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[25] <= av_readdata_pre[25].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[26] <= av_readdata_pre[26].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[27] <= av_readdata_pre[27].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[28] <= av_readdata_pre[28].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[29] <= av_readdata_pre[29].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[30] <= av_readdata_pre[30].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[31] <= av_readdata_pre[31].DB_MAX_OUTPUT_PORT_TYPE
uav_response[0] <= <GND>
uav_response[1] <= <GND>
uav_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= uav_address[2].DB_MAX_OUTPUT_PORT_TYPE
av_address[1] <= uav_address[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= uav_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= uav_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= uav_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= uav_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= uav_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= uav_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= uav_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= uav_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[8] <= uav_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[9] <= uav_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[10] <= uav_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[11] <= uav_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[12] <= uav_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[13] <= uav_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[14] <= uav_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[15] <= uav_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[16] <= uav_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[17] <= uav_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[18] <= uav_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[19] <= uav_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[20] <= uav_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[21] <= uav_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[22] <= uav_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[23] <= uav_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[24] <= uav_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[25] <= uav_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[26] <= uav_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[27] <= uav_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[28] <= uav_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[29] <= uav_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[30] <= uav_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[31] <= uav_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
av_write <= av_write.DB_MAX_OUTPUT_PORT_TYPE
av_read <= av_read.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= uav_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= uav_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[0] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_begintransfer <= av_begintransfer.DB_MAX_OUTPUT_PORT_TYPE
av_chipselect <= av_chipselect.DB_MAX_OUTPUT_PORT_TYPE
av_beginbursttransfer <= av_beginbursttransfer.DB_MAX_OUTPUT_PORT_TYPE
av_lock <= uav_lock.DB_MAX_OUTPUT_PORT_TYPE
av_clken <= <VCC>
av_debugaccess <= uav_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
av_outputenable <= av_outputenable.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] => av_readdata_pre[0].DATAIN
av_readdata[1] => av_readdata_pre[1].DATAIN
av_readdata[2] => av_readdata_pre[2].DATAIN
av_readdata[3] => av_readdata_pre[3].DATAIN
av_readdata[4] => av_readdata_pre[4].DATAIN
av_readdata[5] => av_readdata_pre[5].DATAIN
av_readdata[6] => av_readdata_pre[6].DATAIN
av_readdata[7] => av_readdata_pre[7].DATAIN
av_readdata[8] => av_readdata_pre[8].DATAIN
av_readdata[9] => av_readdata_pre[9].DATAIN
av_readdata[10] => av_readdata_pre[10].DATAIN
av_readdata[11] => av_readdata_pre[11].DATAIN
av_readdata[12] => av_readdata_pre[12].DATAIN
av_readdata[13] => av_readdata_pre[13].DATAIN
av_readdata[14] => av_readdata_pre[14].DATAIN
av_readdata[15] => av_readdata_pre[15].DATAIN
av_readdata[16] => av_readdata_pre[16].DATAIN
av_readdata[17] => av_readdata_pre[17].DATAIN
av_readdata[18] => av_readdata_pre[18].DATAIN
av_readdata[19] => av_readdata_pre[19].DATAIN
av_readdata[20] => av_readdata_pre[20].DATAIN
av_readdata[21] => av_readdata_pre[21].DATAIN
av_readdata[22] => av_readdata_pre[22].DATAIN
av_readdata[23] => av_readdata_pre[23].DATAIN
av_readdata[24] => av_readdata_pre[24].DATAIN
av_readdata[25] => av_readdata_pre[25].DATAIN
av_readdata[26] => av_readdata_pre[26].DATAIN
av_readdata[27] => av_readdata_pre[27].DATAIN
av_readdata[28] => av_readdata_pre[28].DATAIN
av_readdata[29] => av_readdata_pre[29].DATAIN
av_readdata[30] => av_readdata_pre[30].DATAIN
av_readdata[31] => av_readdata_pre[31].DATAIN
av_readdatavalid => ~NO_FANOUT~
av_waitrequest => ~NO_FANOUT~
av_response[0] => ~NO_FANOUT~
av_response[1] => ~NO_FANOUT~
av_writeresponsevalid => uav_writeresponsevalid.DATAIN


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_vga_we_s1_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => read_latency_shift_reg[0].CLK
clk => av_readdata_pre[0].CLK
clk => av_readdata_pre[1].CLK
clk => av_readdata_pre[2].CLK
clk => av_readdata_pre[3].CLK
clk => av_readdata_pre[4].CLK
clk => av_readdata_pre[5].CLK
clk => av_readdata_pre[6].CLK
clk => av_readdata_pre[7].CLK
clk => av_readdata_pre[8].CLK
clk => av_readdata_pre[9].CLK
clk => av_readdata_pre[10].CLK
clk => av_readdata_pre[11].CLK
clk => av_readdata_pre[12].CLK
clk => av_readdata_pre[13].CLK
clk => av_readdata_pre[14].CLK
clk => av_readdata_pre[15].CLK
clk => av_readdata_pre[16].CLK
clk => av_readdata_pre[17].CLK
clk => av_readdata_pre[18].CLK
clk => av_readdata_pre[19].CLK
clk => av_readdata_pre[20].CLK
clk => av_readdata_pre[21].CLK
clk => av_readdata_pre[22].CLK
clk => av_readdata_pre[23].CLK
clk => av_readdata_pre[24].CLK
clk => av_readdata_pre[25].CLK
clk => av_readdata_pre[26].CLK
clk => av_readdata_pre[27].CLK
clk => av_readdata_pre[28].CLK
clk => av_readdata_pre[29].CLK
clk => av_readdata_pre[30].CLK
clk => av_readdata_pre[31].CLK
clk => waitrequest_reset_override.CLK
clk => wait_latency_counter[0].CLK
clk => wait_latency_counter[1].CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => read_latency_shift_reg[0].ACLR
reset => av_readdata_pre[0].ACLR
reset => av_readdata_pre[1].ACLR
reset => av_readdata_pre[2].ACLR
reset => av_readdata_pre[3].ACLR
reset => av_readdata_pre[4].ACLR
reset => av_readdata_pre[5].ACLR
reset => av_readdata_pre[6].ACLR
reset => av_readdata_pre[7].ACLR
reset => av_readdata_pre[8].ACLR
reset => av_readdata_pre[9].ACLR
reset => av_readdata_pre[10].ACLR
reset => av_readdata_pre[11].ACLR
reset => av_readdata_pre[12].ACLR
reset => av_readdata_pre[13].ACLR
reset => av_readdata_pre[14].ACLR
reset => av_readdata_pre[15].ACLR
reset => av_readdata_pre[16].ACLR
reset => av_readdata_pre[17].ACLR
reset => av_readdata_pre[18].ACLR
reset => av_readdata_pre[19].ACLR
reset => av_readdata_pre[20].ACLR
reset => av_readdata_pre[21].ACLR
reset => av_readdata_pre[22].ACLR
reset => av_readdata_pre[23].ACLR
reset => av_readdata_pre[24].ACLR
reset => av_readdata_pre[25].ACLR
reset => av_readdata_pre[26].ACLR
reset => av_readdata_pre[27].ACLR
reset => av_readdata_pre[28].ACLR
reset => av_readdata_pre[29].ACLR
reset => av_readdata_pre[30].ACLR
reset => av_readdata_pre[31].ACLR
reset => waitrequest_reset_override.PRESET
reset => wait_latency_counter[0].ACLR
reset => wait_latency_counter[1].ACLR
uav_address[0] => ~NO_FANOUT~
uav_address[1] => ~NO_FANOUT~
uav_address[2] => av_address[0].DATAIN
uav_address[3] => av_address[1].DATAIN
uav_address[4] => ~NO_FANOUT~
uav_address[5] => ~NO_FANOUT~
uav_address[6] => ~NO_FANOUT~
uav_address[7] => ~NO_FANOUT~
uav_address[8] => ~NO_FANOUT~
uav_address[9] => ~NO_FANOUT~
uav_address[10] => ~NO_FANOUT~
uav_address[11] => ~NO_FANOUT~
uav_address[12] => ~NO_FANOUT~
uav_address[13] => ~NO_FANOUT~
uav_address[14] => ~NO_FANOUT~
uav_address[15] => ~NO_FANOUT~
uav_address[16] => ~NO_FANOUT~
uav_address[17] => ~NO_FANOUT~
uav_address[18] => ~NO_FANOUT~
uav_address[19] => ~NO_FANOUT~
uav_address[20] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_writedata[16] => av_writedata[16].DATAIN
uav_writedata[17] => av_writedata[17].DATAIN
uav_writedata[18] => av_writedata[18].DATAIN
uav_writedata[19] => av_writedata[19].DATAIN
uav_writedata[20] => av_writedata[20].DATAIN
uav_writedata[21] => av_writedata[21].DATAIN
uav_writedata[22] => av_writedata[22].DATAIN
uav_writedata[23] => av_writedata[23].DATAIN
uav_writedata[24] => av_writedata[24].DATAIN
uav_writedata[25] => av_writedata[25].DATAIN
uav_writedata[26] => av_writedata[26].DATAIN
uav_writedata[27] => av_writedata[27].DATAIN
uav_writedata[28] => av_writedata[28].DATAIN
uav_writedata[29] => av_writedata[29].DATAIN
uav_writedata[30] => av_writedata[30].DATAIN
uav_writedata[31] => av_writedata[31].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_write.IN1
uav_write => av_waitrequest_generated.OUTPUTSELECT
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always21.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_read => av_read.IN1
uav_read => read_latency_shift_reg.IN1
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_burstcount[0] => Equal2.IN2
uav_burstcount[1] => Equal2.IN1
uav_burstcount[2] => av_burstcount[0].DATAIN
uav_burstcount[2] => Equal2.IN0
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => ~NO_FANOUT~
uav_byteenable[2] => ~NO_FANOUT~
uav_byteenable[3] => ~NO_FANOUT~
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
uav_readdatavalid <= read_latency_shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE
uav_waitrequest <= uav_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] <= av_readdata_pre[0].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[1] <= av_readdata_pre[1].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[2] <= av_readdata_pre[2].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[3] <= av_readdata_pre[3].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[4] <= av_readdata_pre[4].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[5] <= av_readdata_pre[5].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[6] <= av_readdata_pre[6].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[7] <= av_readdata_pre[7].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[8] <= av_readdata_pre[8].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[9] <= av_readdata_pre[9].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[10] <= av_readdata_pre[10].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[11] <= av_readdata_pre[11].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[12] <= av_readdata_pre[12].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[13] <= av_readdata_pre[13].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[14] <= av_readdata_pre[14].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[15] <= av_readdata_pre[15].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[16] <= av_readdata_pre[16].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[17] <= av_readdata_pre[17].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[18] <= av_readdata_pre[18].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[19] <= av_readdata_pre[19].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[20] <= av_readdata_pre[20].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[21] <= av_readdata_pre[21].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[22] <= av_readdata_pre[22].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[23] <= av_readdata_pre[23].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[24] <= av_readdata_pre[24].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[25] <= av_readdata_pre[25].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[26] <= av_readdata_pre[26].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[27] <= av_readdata_pre[27].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[28] <= av_readdata_pre[28].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[29] <= av_readdata_pre[29].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[30] <= av_readdata_pre[30].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[31] <= av_readdata_pre[31].DB_MAX_OUTPUT_PORT_TYPE
uav_response[0] <= <GND>
uav_response[1] <= <GND>
uav_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= uav_address[2].DB_MAX_OUTPUT_PORT_TYPE
av_address[1] <= uav_address[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= uav_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= uav_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= uav_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= uav_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= uav_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= uav_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= uav_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= uav_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[8] <= uav_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[9] <= uav_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[10] <= uav_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[11] <= uav_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[12] <= uav_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[13] <= uav_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[14] <= uav_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[15] <= uav_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[16] <= uav_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[17] <= uav_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[18] <= uav_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[19] <= uav_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[20] <= uav_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[21] <= uav_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[22] <= uav_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[23] <= uav_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[24] <= uav_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[25] <= uav_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[26] <= uav_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[27] <= uav_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[28] <= uav_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[29] <= uav_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[30] <= uav_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[31] <= uav_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
av_write <= av_write.DB_MAX_OUTPUT_PORT_TYPE
av_read <= av_read.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= uav_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= uav_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[0] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_begintransfer <= av_begintransfer.DB_MAX_OUTPUT_PORT_TYPE
av_chipselect <= av_chipselect.DB_MAX_OUTPUT_PORT_TYPE
av_beginbursttransfer <= av_beginbursttransfer.DB_MAX_OUTPUT_PORT_TYPE
av_lock <= uav_lock.DB_MAX_OUTPUT_PORT_TYPE
av_clken <= <VCC>
av_debugaccess <= uav_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
av_outputenable <= av_outputenable.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] => av_readdata_pre[0].DATAIN
av_readdata[1] => av_readdata_pre[1].DATAIN
av_readdata[2] => av_readdata_pre[2].DATAIN
av_readdata[3] => av_readdata_pre[3].DATAIN
av_readdata[4] => av_readdata_pre[4].DATAIN
av_readdata[5] => av_readdata_pre[5].DATAIN
av_readdata[6] => av_readdata_pre[6].DATAIN
av_readdata[7] => av_readdata_pre[7].DATAIN
av_readdata[8] => av_readdata_pre[8].DATAIN
av_readdata[9] => av_readdata_pre[9].DATAIN
av_readdata[10] => av_readdata_pre[10].DATAIN
av_readdata[11] => av_readdata_pre[11].DATAIN
av_readdata[12] => av_readdata_pre[12].DATAIN
av_readdata[13] => av_readdata_pre[13].DATAIN
av_readdata[14] => av_readdata_pre[14].DATAIN
av_readdata[15] => av_readdata_pre[15].DATAIN
av_readdata[16] => av_readdata_pre[16].DATAIN
av_readdata[17] => av_readdata_pre[17].DATAIN
av_readdata[18] => av_readdata_pre[18].DATAIN
av_readdata[19] => av_readdata_pre[19].DATAIN
av_readdata[20] => av_readdata_pre[20].DATAIN
av_readdata[21] => av_readdata_pre[21].DATAIN
av_readdata[22] => av_readdata_pre[22].DATAIN
av_readdata[23] => av_readdata_pre[23].DATAIN
av_readdata[24] => av_readdata_pre[24].DATAIN
av_readdata[25] => av_readdata_pre[25].DATAIN
av_readdata[26] => av_readdata_pre[26].DATAIN
av_readdata[27] => av_readdata_pre[27].DATAIN
av_readdata[28] => av_readdata_pre[28].DATAIN
av_readdata[29] => av_readdata_pre[29].DATAIN
av_readdata[30] => av_readdata_pre[30].DATAIN
av_readdata[31] => av_readdata_pre[31].DATAIN
av_readdatavalid => ~NO_FANOUT~
av_waitrequest => ~NO_FANOUT~
av_response[0] => ~NO_FANOUT~
av_response[1] => ~NO_FANOUT~
av_writeresponsevalid => uav_writeresponsevalid.DATAIN


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent
aclk => aclk.IN1
aresetn => aresetn.IN1
awid[0] => write_cp_data[92].DATAIN
awid[1] => write_cp_data[93].DATAIN
awid[2] => write_cp_data[94].DATAIN
awid[3] => write_cp_data[95].DATAIN
awid[4] => write_cp_data[96].DATAIN
awid[5] => write_cp_data[97].DATAIN
awid[6] => write_cp_data[98].DATAIN
awid[7] => write_cp_data[99].DATAIN
awid[8] => write_cp_data[100].DATAIN
awid[9] => write_cp_data[101].DATAIN
awid[10] => write_cp_data[102].DATAIN
awid[11] => write_cp_data[103].DATAIN
awaddr[0] => address_for_alignment[3].IN1
awaddr[1] => address_for_alignment[4].IN1
awaddr[2] => address_for_alignment[5].IN1
awaddr[3] => address_for_alignment[6].IN1
awaddr[4] => address_for_alignment[7].IN1
awaddr[5] => address_for_alignment[8].IN1
awaddr[6] => address_for_alignment[9].IN1
awaddr[7] => address_for_alignment[10].IN1
awaddr[8] => address_for_alignment[11].IN1
awaddr[9] => address_for_alignment[12].IN1
awaddr[10] => address_for_alignment[13].IN1
awaddr[11] => address_for_alignment[14].IN1
awaddr[12] => address_for_alignment[15].IN1
awaddr[13] => address_for_alignment[16].IN1
awaddr[14] => address_for_alignment[17].IN1
awaddr[15] => address_for_alignment[18].IN1
awaddr[16] => address_for_alignment[19].IN1
awaddr[17] => address_for_alignment[20].IN1
awaddr[18] => address_for_alignment[21].IN1
awaddr[19] => address_for_alignment[22].IN1
awaddr[20] => address_for_alignment[23].IN1
awlen[0] => Add0.IN8
awlen[0] => Add6.IN8
awlen[1] => Add0.IN7
awlen[1] => Add6.IN7
awlen[2] => Add0.IN6
awlen[2] => Add6.IN6
awlen[3] => Add0.IN5
awlen[3] => Add6.IN5
awsize[0] => write_cp_data[77].IN1
awsize[1] => write_cp_data[78].IN1
awsize[2] => write_cp_data[79].IN1
awburst[0] => write_cp_data[80].IN1
awburst[1] => write_cp_data[81].IN1
awlock[0] => write_cp_data[62].DATAIN
awlock[1] => ~NO_FANOUT~
awcache[0] => write_cp_data[107].DATAIN
awcache[1] => write_cp_data[108].DATAIN
awcache[2] => write_cp_data[109].DATAIN
awcache[3] => write_cp_data[110].DATAIN
awprot[0] => write_cp_data[104].DATAIN
awprot[1] => write_cp_data[105].DATAIN
awprot[2] => write_cp_data[106].DATAIN
awqos[0] => ~NO_FANOUT~
awqos[1] => ~NO_FANOUT~
awqos[2] => ~NO_FANOUT~
awqos[3] => ~NO_FANOUT~
awregion[0] => ~NO_FANOUT~
awregion[1] => ~NO_FANOUT~
awregion[2] => ~NO_FANOUT~
awregion[3] => ~NO_FANOUT~
awuser[0] => write_cp_data[82].DATAIN
awvalid => write_addr_data_both_valid.IN0
awready <= awready.DB_MAX_OUTPUT_PORT_TYPE
wid[0] => ~NO_FANOUT~
wid[1] => ~NO_FANOUT~
wid[2] => ~NO_FANOUT~
wid[3] => ~NO_FANOUT~
wid[4] => ~NO_FANOUT~
wid[5] => ~NO_FANOUT~
wid[6] => ~NO_FANOUT~
wid[7] => ~NO_FANOUT~
wid[8] => ~NO_FANOUT~
wid[9] => ~NO_FANOUT~
wid[10] => ~NO_FANOUT~
wid[11] => ~NO_FANOUT~
wdata[0] => write_cp_data[0].DATAIN
wdata[1] => write_cp_data[1].DATAIN
wdata[2] => write_cp_data[2].DATAIN
wdata[3] => write_cp_data[3].DATAIN
wdata[4] => write_cp_data[4].DATAIN
wdata[5] => write_cp_data[5].DATAIN
wdata[6] => write_cp_data[6].DATAIN
wdata[7] => write_cp_data[7].DATAIN
wdata[8] => write_cp_data[8].DATAIN
wdata[9] => write_cp_data[9].DATAIN
wdata[10] => write_cp_data[10].DATAIN
wdata[11] => write_cp_data[11].DATAIN
wdata[12] => write_cp_data[12].DATAIN
wdata[13] => write_cp_data[13].DATAIN
wdata[14] => write_cp_data[14].DATAIN
wdata[15] => write_cp_data[15].DATAIN
wdata[16] => write_cp_data[16].DATAIN
wdata[17] => write_cp_data[17].DATAIN
wdata[18] => write_cp_data[18].DATAIN
wdata[19] => write_cp_data[19].DATAIN
wdata[20] => write_cp_data[20].DATAIN
wdata[21] => write_cp_data[21].DATAIN
wdata[22] => write_cp_data[22].DATAIN
wdata[23] => write_cp_data[23].DATAIN
wdata[24] => write_cp_data[24].DATAIN
wdata[25] => write_cp_data[25].DATAIN
wdata[26] => write_cp_data[26].DATAIN
wdata[27] => write_cp_data[27].DATAIN
wdata[28] => write_cp_data[28].DATAIN
wdata[29] => write_cp_data[29].DATAIN
wdata[30] => write_cp_data[30].DATAIN
wdata[31] => write_cp_data[31].DATAIN
wstrb[0] => write_cp_data[32].DATAIN
wstrb[1] => write_cp_data[33].DATAIN
wstrb[2] => write_cp_data[34].DATAIN
wstrb[3] => write_cp_data[35].DATAIN
wlast => wlast.IN1
wvalid => write_addr_data_both_valid.IN1
wuser[0] => ~NO_FANOUT~
wready <= wready.DB_MAX_OUTPUT_PORT_TYPE
bid[0] <= write_rp_data[92].DB_MAX_OUTPUT_PORT_TYPE
bid[1] <= write_rp_data[93].DB_MAX_OUTPUT_PORT_TYPE
bid[2] <= write_rp_data[94].DB_MAX_OUTPUT_PORT_TYPE
bid[3] <= write_rp_data[95].DB_MAX_OUTPUT_PORT_TYPE
bid[4] <= write_rp_data[96].DB_MAX_OUTPUT_PORT_TYPE
bid[5] <= write_rp_data[97].DB_MAX_OUTPUT_PORT_TYPE
bid[6] <= write_rp_data[98].DB_MAX_OUTPUT_PORT_TYPE
bid[7] <= write_rp_data[99].DB_MAX_OUTPUT_PORT_TYPE
bid[8] <= write_rp_data[100].DB_MAX_OUTPUT_PORT_TYPE
bid[9] <= write_rp_data[101].DB_MAX_OUTPUT_PORT_TYPE
bid[10] <= write_rp_data[102].DB_MAX_OUTPUT_PORT_TYPE
bid[11] <= write_rp_data[103].DB_MAX_OUTPUT_PORT_TYPE
bresp[0] <= write_rp_data[111].DB_MAX_OUTPUT_PORT_TYPE
bresp[1] <= write_rp_data[112].DB_MAX_OUTPUT_PORT_TYPE
bvalid <= write_rp_valid.DB_MAX_OUTPUT_PORT_TYPE
bready => write_rp_ready.DATAIN
buser[0] <= write_rp_data[83].DB_MAX_OUTPUT_PORT_TYPE
arid[0] => read_cp_data[92].DATAIN
arid[1] => read_cp_data[93].DATAIN
arid[2] => read_cp_data[94].DATAIN
arid[3] => read_cp_data[95].DATAIN
arid[4] => read_cp_data[96].DATAIN
arid[5] => read_cp_data[97].DATAIN
arid[6] => read_cp_data[98].DATAIN
arid[7] => read_cp_data[99].DATAIN
arid[8] => read_cp_data[100].DATAIN
arid[9] => read_cp_data[101].DATAIN
arid[10] => read_cp_data[102].DATAIN
arid[11] => read_cp_data[103].DATAIN
araddr[0] => read_cp_data[36].DATAIN
araddr[1] => read_cp_data[37].DATAIN
araddr[2] => read_cp_data[38].DATAIN
araddr[3] => read_cp_data[39].DATAIN
araddr[4] => read_cp_data[40].DATAIN
araddr[5] => read_cp_data[41].DATAIN
araddr[6] => read_cp_data[42].DATAIN
araddr[7] => read_cp_data[43].DATAIN
araddr[8] => read_cp_data[44].DATAIN
araddr[9] => read_cp_data[45].DATAIN
araddr[10] => read_cp_data[46].DATAIN
araddr[11] => read_cp_data[47].DATAIN
araddr[12] => read_cp_data[48].DATAIN
araddr[13] => read_cp_data[49].DATAIN
araddr[14] => read_cp_data[50].DATAIN
araddr[15] => read_cp_data[51].DATAIN
araddr[16] => read_cp_data[52].DATAIN
araddr[17] => read_cp_data[53].DATAIN
araddr[18] => read_cp_data[54].DATAIN
araddr[19] => read_cp_data[55].DATAIN
araddr[20] => read_cp_data[56].DATAIN
arlen[0] => Add2.IN8
arlen[1] => Add2.IN7
arlen[2] => Add2.IN6
arlen[3] => Add2.IN5
arsize[0] => Add3.IN6
arsize[0] => Decoder1.IN2
arsize[0] => read_cp_data[113].DATAIN
arsize[0] => read_cp_data[77].DATAIN
arsize[1] => Add3.IN5
arsize[1] => Decoder1.IN1
arsize[1] => read_cp_data[114].DATAIN
arsize[1] => read_cp_data[78].DATAIN
arsize[2] => Add3.IN4
arsize[2] => Decoder1.IN0
arsize[2] => read_cp_data[115].DATAIN
arsize[2] => read_cp_data[79].DATAIN
arburst[0] => read_cp_data[80].DATAIN
arburst[0] => Equal3.IN3
arburst[0] => Equal4.IN3
arburst[0] => Equal5.IN3
arburst[1] => read_cp_data[81].DATAIN
arburst[1] => Equal3.IN2
arburst[1] => Equal4.IN2
arburst[1] => Equal5.IN2
arlock[0] => read_cp_data[62].DATAIN
arlock[1] => ~NO_FANOUT~
arcache[0] => read_cp_data[107].DATAIN
arcache[1] => read_cp_data[108].DATAIN
arcache[2] => read_cp_data[109].DATAIN
arcache[3] => read_cp_data[110].DATAIN
arprot[0] => read_cp_data[104].DATAIN
arprot[1] => read_cp_data[105].DATAIN
arprot[2] => read_cp_data[106].DATAIN
arqos[0] => ~NO_FANOUT~
arqos[1] => ~NO_FANOUT~
arqos[2] => ~NO_FANOUT~
arqos[3] => ~NO_FANOUT~
arregion[0] => ~NO_FANOUT~
arregion[1] => ~NO_FANOUT~
arregion[2] => ~NO_FANOUT~
arregion[3] => ~NO_FANOUT~
aruser[0] => read_cp_data[82].DATAIN
arvalid => read_cp_valid.DATAIN
arready <= read_cp_ready.DB_MAX_OUTPUT_PORT_TYPE
rid[0] <= read_rp_data[92].DB_MAX_OUTPUT_PORT_TYPE
rid[1] <= read_rp_data[93].DB_MAX_OUTPUT_PORT_TYPE
rid[2] <= read_rp_data[94].DB_MAX_OUTPUT_PORT_TYPE
rid[3] <= read_rp_data[95].DB_MAX_OUTPUT_PORT_TYPE
rid[4] <= read_rp_data[96].DB_MAX_OUTPUT_PORT_TYPE
rid[5] <= read_rp_data[97].DB_MAX_OUTPUT_PORT_TYPE
rid[6] <= read_rp_data[98].DB_MAX_OUTPUT_PORT_TYPE
rid[7] <= read_rp_data[99].DB_MAX_OUTPUT_PORT_TYPE
rid[8] <= read_rp_data[100].DB_MAX_OUTPUT_PORT_TYPE
rid[9] <= read_rp_data[101].DB_MAX_OUTPUT_PORT_TYPE
rid[10] <= read_rp_data[102].DB_MAX_OUTPUT_PORT_TYPE
rid[11] <= read_rp_data[103].DB_MAX_OUTPUT_PORT_TYPE
rdata[0] <= read_rp_data[0].DB_MAX_OUTPUT_PORT_TYPE
rdata[1] <= read_rp_data[1].DB_MAX_OUTPUT_PORT_TYPE
rdata[2] <= read_rp_data[2].DB_MAX_OUTPUT_PORT_TYPE
rdata[3] <= read_rp_data[3].DB_MAX_OUTPUT_PORT_TYPE
rdata[4] <= read_rp_data[4].DB_MAX_OUTPUT_PORT_TYPE
rdata[5] <= read_rp_data[5].DB_MAX_OUTPUT_PORT_TYPE
rdata[6] <= read_rp_data[6].DB_MAX_OUTPUT_PORT_TYPE
rdata[7] <= read_rp_data[7].DB_MAX_OUTPUT_PORT_TYPE
rdata[8] <= read_rp_data[8].DB_MAX_OUTPUT_PORT_TYPE
rdata[9] <= read_rp_data[9].DB_MAX_OUTPUT_PORT_TYPE
rdata[10] <= read_rp_data[10].DB_MAX_OUTPUT_PORT_TYPE
rdata[11] <= read_rp_data[11].DB_MAX_OUTPUT_PORT_TYPE
rdata[12] <= read_rp_data[12].DB_MAX_OUTPUT_PORT_TYPE
rdata[13] <= read_rp_data[13].DB_MAX_OUTPUT_PORT_TYPE
rdata[14] <= read_rp_data[14].DB_MAX_OUTPUT_PORT_TYPE
rdata[15] <= read_rp_data[15].DB_MAX_OUTPUT_PORT_TYPE
rdata[16] <= read_rp_data[16].DB_MAX_OUTPUT_PORT_TYPE
rdata[17] <= read_rp_data[17].DB_MAX_OUTPUT_PORT_TYPE
rdata[18] <= read_rp_data[18].DB_MAX_OUTPUT_PORT_TYPE
rdata[19] <= read_rp_data[19].DB_MAX_OUTPUT_PORT_TYPE
rdata[20] <= read_rp_data[20].DB_MAX_OUTPUT_PORT_TYPE
rdata[21] <= read_rp_data[21].DB_MAX_OUTPUT_PORT_TYPE
rdata[22] <= read_rp_data[22].DB_MAX_OUTPUT_PORT_TYPE
rdata[23] <= read_rp_data[23].DB_MAX_OUTPUT_PORT_TYPE
rdata[24] <= read_rp_data[24].DB_MAX_OUTPUT_PORT_TYPE
rdata[25] <= read_rp_data[25].DB_MAX_OUTPUT_PORT_TYPE
rdata[26] <= read_rp_data[26].DB_MAX_OUTPUT_PORT_TYPE
rdata[27] <= read_rp_data[27].DB_MAX_OUTPUT_PORT_TYPE
rdata[28] <= read_rp_data[28].DB_MAX_OUTPUT_PORT_TYPE
rdata[29] <= read_rp_data[29].DB_MAX_OUTPUT_PORT_TYPE
rdata[30] <= read_rp_data[30].DB_MAX_OUTPUT_PORT_TYPE
rdata[31] <= read_rp_data[31].DB_MAX_OUTPUT_PORT_TYPE
rresp[0] <= read_rp_data[111].DB_MAX_OUTPUT_PORT_TYPE
rresp[1] <= read_rp_data[112].DB_MAX_OUTPUT_PORT_TYPE
rlast <= read_rp_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rvalid <= read_rp_valid.DB_MAX_OUTPUT_PORT_TYPE
rready => read_rp_ready.DATAIN
ruser[0] <= read_rp_data[83].DB_MAX_OUTPUT_PORT_TYPE
write_cp_valid <= write_addr_data_both_valid.DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[0] <= wdata[0].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[1] <= wdata[1].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[2] <= wdata[2].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[3] <= wdata[3].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[4] <= wdata[4].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[5] <= wdata[5].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[6] <= wdata[6].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[7] <= wdata[7].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[8] <= wdata[8].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[9] <= wdata[9].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[10] <= wdata[10].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[11] <= wdata[11].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[12] <= wdata[12].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[13] <= wdata[13].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[14] <= wdata[14].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[15] <= wdata[15].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[16] <= wdata[16].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[17] <= wdata[17].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[18] <= wdata[18].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[19] <= wdata[19].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[20] <= wdata[20].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[21] <= wdata[21].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[22] <= wdata[22].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[23] <= wdata[23].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[24] <= wdata[24].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[25] <= wdata[25].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[26] <= wdata[26].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[27] <= wdata[27].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[28] <= wdata[28].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[29] <= wdata[29].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[30] <= wdata[30].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[31] <= wdata[31].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[32] <= wstrb[0].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[33] <= wstrb[1].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[34] <= wstrb[2].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[35] <= wstrb[3].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[36] <= altera_merlin_address_alignment:align_address_to_size.out_data
write_cp_data[37] <= altera_merlin_address_alignment:align_address_to_size.out_data
write_cp_data[38] <= altera_merlin_address_alignment:align_address_to_size.out_data
write_cp_data[39] <= altera_merlin_address_alignment:align_address_to_size.out_data
write_cp_data[40] <= altera_merlin_address_alignment:align_address_to_size.out_data
write_cp_data[41] <= altera_merlin_address_alignment:align_address_to_size.out_data
write_cp_data[42] <= altera_merlin_address_alignment:align_address_to_size.out_data
write_cp_data[43] <= altera_merlin_address_alignment:align_address_to_size.out_data
write_cp_data[44] <= altera_merlin_address_alignment:align_address_to_size.out_data
write_cp_data[45] <= altera_merlin_address_alignment:align_address_to_size.out_data
write_cp_data[46] <= altera_merlin_address_alignment:align_address_to_size.out_data
write_cp_data[47] <= altera_merlin_address_alignment:align_address_to_size.out_data
write_cp_data[48] <= altera_merlin_address_alignment:align_address_to_size.out_data
write_cp_data[49] <= altera_merlin_address_alignment:align_address_to_size.out_data
write_cp_data[50] <= altera_merlin_address_alignment:align_address_to_size.out_data
write_cp_data[51] <= altera_merlin_address_alignment:align_address_to_size.out_data
write_cp_data[52] <= altera_merlin_address_alignment:align_address_to_size.out_data
write_cp_data[53] <= altera_merlin_address_alignment:align_address_to_size.out_data
write_cp_data[54] <= altera_merlin_address_alignment:align_address_to_size.out_data
write_cp_data[55] <= altera_merlin_address_alignment:align_address_to_size.out_data
write_cp_data[56] <= altera_merlin_address_alignment:align_address_to_size.out_data
write_cp_data[57] <= <GND>
write_cp_data[58] <= <GND>
write_cp_data[59] <= <VCC>
write_cp_data[60] <= <GND>
write_cp_data[61] <= <GND>
write_cp_data[62] <= awlock[0].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[63] <= write_burst_bytecount.DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[64] <= write_burst_bytecount.DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[65] <= write_burst_bytecount.DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[66] <= write_burst_bytecount.DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[67] <= write_burst_bytecount.DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[68] <= write_burst_bytecount.DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[69] <= write_burst_bytecount.DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[70] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[71] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[72] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[73] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[74] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[75] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[76] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[77] <= write_cp_data[77].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[78] <= write_cp_data[78].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[79] <= write_cp_data[79].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[80] <= write_cp_data[80].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[81] <= write_cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[82] <= awuser[0].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[83] <= <GND>
write_cp_data[84] <= <GND>
write_cp_data[85] <= <GND>
write_cp_data[86] <= <GND>
write_cp_data[87] <= <GND>
write_cp_data[88] <= <GND>
write_cp_data[89] <= <GND>
write_cp_data[90] <= <GND>
write_cp_data[91] <= <GND>
write_cp_data[92] <= awid[0].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[93] <= awid[1].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[94] <= awid[2].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[95] <= awid[3].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[96] <= awid[4].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[97] <= awid[5].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[98] <= awid[6].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[99] <= awid[7].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[100] <= awid[8].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[101] <= awid[9].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[102] <= awid[10].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[103] <= awid[11].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[104] <= awprot[0].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[105] <= awprot[1].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[106] <= awprot[2].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[107] <= awcache[0].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[108] <= awcache[1].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[109] <= awcache[2].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[110] <= awcache[3].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[111] <= <GND>
write_cp_data[112] <= <GND>
write_cp_data[113] <= write_cp_data[77].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[114] <= write_cp_data[78].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[115] <= write_cp_data[79].DB_MAX_OUTPUT_PORT_TYPE
write_cp_startofpacket <= write_cp_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
write_cp_endofpacket <= wlast.DB_MAX_OUTPUT_PORT_TYPE
write_cp_ready => write_cp_ready.IN1
write_rp_valid => bvalid.DATAIN
write_rp_data[0] => ~NO_FANOUT~
write_rp_data[1] => ~NO_FANOUT~
write_rp_data[2] => ~NO_FANOUT~
write_rp_data[3] => ~NO_FANOUT~
write_rp_data[4] => ~NO_FANOUT~
write_rp_data[5] => ~NO_FANOUT~
write_rp_data[6] => ~NO_FANOUT~
write_rp_data[7] => ~NO_FANOUT~
write_rp_data[8] => ~NO_FANOUT~
write_rp_data[9] => ~NO_FANOUT~
write_rp_data[10] => ~NO_FANOUT~
write_rp_data[11] => ~NO_FANOUT~
write_rp_data[12] => ~NO_FANOUT~
write_rp_data[13] => ~NO_FANOUT~
write_rp_data[14] => ~NO_FANOUT~
write_rp_data[15] => ~NO_FANOUT~
write_rp_data[16] => ~NO_FANOUT~
write_rp_data[17] => ~NO_FANOUT~
write_rp_data[18] => ~NO_FANOUT~
write_rp_data[19] => ~NO_FANOUT~
write_rp_data[20] => ~NO_FANOUT~
write_rp_data[21] => ~NO_FANOUT~
write_rp_data[22] => ~NO_FANOUT~
write_rp_data[23] => ~NO_FANOUT~
write_rp_data[24] => ~NO_FANOUT~
write_rp_data[25] => ~NO_FANOUT~
write_rp_data[26] => ~NO_FANOUT~
write_rp_data[27] => ~NO_FANOUT~
write_rp_data[28] => ~NO_FANOUT~
write_rp_data[29] => ~NO_FANOUT~
write_rp_data[30] => ~NO_FANOUT~
write_rp_data[31] => ~NO_FANOUT~
write_rp_data[32] => ~NO_FANOUT~
write_rp_data[33] => ~NO_FANOUT~
write_rp_data[34] => ~NO_FANOUT~
write_rp_data[35] => ~NO_FANOUT~
write_rp_data[36] => ~NO_FANOUT~
write_rp_data[37] => ~NO_FANOUT~
write_rp_data[38] => ~NO_FANOUT~
write_rp_data[39] => ~NO_FANOUT~
write_rp_data[40] => ~NO_FANOUT~
write_rp_data[41] => ~NO_FANOUT~
write_rp_data[42] => ~NO_FANOUT~
write_rp_data[43] => ~NO_FANOUT~
write_rp_data[44] => ~NO_FANOUT~
write_rp_data[45] => ~NO_FANOUT~
write_rp_data[46] => ~NO_FANOUT~
write_rp_data[47] => ~NO_FANOUT~
write_rp_data[48] => ~NO_FANOUT~
write_rp_data[49] => ~NO_FANOUT~
write_rp_data[50] => ~NO_FANOUT~
write_rp_data[51] => ~NO_FANOUT~
write_rp_data[52] => ~NO_FANOUT~
write_rp_data[53] => ~NO_FANOUT~
write_rp_data[54] => ~NO_FANOUT~
write_rp_data[55] => ~NO_FANOUT~
write_rp_data[56] => ~NO_FANOUT~
write_rp_data[57] => ~NO_FANOUT~
write_rp_data[58] => ~NO_FANOUT~
write_rp_data[59] => ~NO_FANOUT~
write_rp_data[60] => ~NO_FANOUT~
write_rp_data[61] => ~NO_FANOUT~
write_rp_data[62] => ~NO_FANOUT~
write_rp_data[63] => ~NO_FANOUT~
write_rp_data[64] => ~NO_FANOUT~
write_rp_data[65] => ~NO_FANOUT~
write_rp_data[66] => ~NO_FANOUT~
write_rp_data[67] => ~NO_FANOUT~
write_rp_data[68] => ~NO_FANOUT~
write_rp_data[69] => ~NO_FANOUT~
write_rp_data[70] => ~NO_FANOUT~
write_rp_data[71] => ~NO_FANOUT~
write_rp_data[72] => ~NO_FANOUT~
write_rp_data[73] => ~NO_FANOUT~
write_rp_data[74] => ~NO_FANOUT~
write_rp_data[75] => ~NO_FANOUT~
write_rp_data[76] => ~NO_FANOUT~
write_rp_data[77] => ~NO_FANOUT~
write_rp_data[78] => ~NO_FANOUT~
write_rp_data[79] => ~NO_FANOUT~
write_rp_data[80] => ~NO_FANOUT~
write_rp_data[81] => ~NO_FANOUT~
write_rp_data[82] => ~NO_FANOUT~
write_rp_data[83] => buser[0].DATAIN
write_rp_data[84] => ~NO_FANOUT~
write_rp_data[85] => ~NO_FANOUT~
write_rp_data[86] => ~NO_FANOUT~
write_rp_data[87] => ~NO_FANOUT~
write_rp_data[88] => ~NO_FANOUT~
write_rp_data[89] => ~NO_FANOUT~
write_rp_data[90] => ~NO_FANOUT~
write_rp_data[91] => ~NO_FANOUT~
write_rp_data[92] => bid[0].DATAIN
write_rp_data[93] => bid[1].DATAIN
write_rp_data[94] => bid[2].DATAIN
write_rp_data[95] => bid[3].DATAIN
write_rp_data[96] => bid[4].DATAIN
write_rp_data[97] => bid[5].DATAIN
write_rp_data[98] => bid[6].DATAIN
write_rp_data[99] => bid[7].DATAIN
write_rp_data[100] => bid[8].DATAIN
write_rp_data[101] => bid[9].DATAIN
write_rp_data[102] => bid[10].DATAIN
write_rp_data[103] => bid[11].DATAIN
write_rp_data[104] => ~NO_FANOUT~
write_rp_data[105] => ~NO_FANOUT~
write_rp_data[106] => ~NO_FANOUT~
write_rp_data[107] => ~NO_FANOUT~
write_rp_data[108] => ~NO_FANOUT~
write_rp_data[109] => ~NO_FANOUT~
write_rp_data[110] => ~NO_FANOUT~
write_rp_data[111] => bresp[0].DATAIN
write_rp_data[112] => bresp[1].DATAIN
write_rp_data[113] => ~NO_FANOUT~
write_rp_data[114] => ~NO_FANOUT~
write_rp_data[115] => ~NO_FANOUT~
write_rp_channel[0] => ~NO_FANOUT~
write_rp_channel[1] => ~NO_FANOUT~
write_rp_channel[2] => ~NO_FANOUT~
write_rp_channel[3] => ~NO_FANOUT~
write_rp_channel[4] => ~NO_FANOUT~
write_rp_startofpacket => ~NO_FANOUT~
write_rp_endofpacket => ~NO_FANOUT~
write_rp_ready <= bready.DB_MAX_OUTPUT_PORT_TYPE
read_cp_valid <= arvalid.DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[0] <= <GND>
read_cp_data[1] <= <GND>
read_cp_data[2] <= <GND>
read_cp_data[3] <= <GND>
read_cp_data[4] <= <GND>
read_cp_data[5] <= <GND>
read_cp_data[6] <= <GND>
read_cp_data[7] <= <GND>
read_cp_data[8] <= <GND>
read_cp_data[9] <= <GND>
read_cp_data[10] <= <GND>
read_cp_data[11] <= <GND>
read_cp_data[12] <= <GND>
read_cp_data[13] <= <GND>
read_cp_data[14] <= <GND>
read_cp_data[15] <= <GND>
read_cp_data[16] <= <GND>
read_cp_data[17] <= <GND>
read_cp_data[18] <= <GND>
read_cp_data[19] <= <GND>
read_cp_data[20] <= <GND>
read_cp_data[21] <= <GND>
read_cp_data[22] <= <GND>
read_cp_data[23] <= <GND>
read_cp_data[24] <= <GND>
read_cp_data[25] <= <GND>
read_cp_data[26] <= <GND>
read_cp_data[27] <= <GND>
read_cp_data[28] <= <GND>
read_cp_data[29] <= <GND>
read_cp_data[30] <= <GND>
read_cp_data[31] <= <GND>
read_cp_data[32] <= <VCC>
read_cp_data[33] <= <VCC>
read_cp_data[34] <= <VCC>
read_cp_data[35] <= <VCC>
read_cp_data[36] <= araddr[0].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[37] <= araddr[1].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[38] <= araddr[2].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[39] <= araddr[3].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[40] <= araddr[4].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[41] <= araddr[5].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[42] <= araddr[6].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[43] <= araddr[7].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[44] <= araddr[8].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[45] <= araddr[9].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[46] <= araddr[10].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[47] <= araddr[11].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[48] <= araddr[12].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[49] <= araddr[13].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[50] <= araddr[14].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[51] <= araddr[15].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[52] <= araddr[16].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[53] <= araddr[17].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[54] <= araddr[18].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[55] <= araddr[19].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[56] <= araddr[20].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[57] <= <VCC>
read_cp_data[58] <= <GND>
read_cp_data[59] <= <GND>
read_cp_data[60] <= <VCC>
read_cp_data[61] <= <GND>
read_cp_data[62] <= arlock[0].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[63] <= <GND>
read_cp_data[64] <= <GND>
read_cp_data[65] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[66] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[67] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[68] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[69] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[70] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[71] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[72] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[73] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[74] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[75] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[76] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[77] <= arsize[0].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[78] <= arsize[1].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[79] <= arsize[2].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[80] <= arburst[0].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[81] <= arburst[1].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[82] <= aruser[0].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[83] <= <GND>
read_cp_data[84] <= <GND>
read_cp_data[85] <= <GND>
read_cp_data[86] <= <GND>
read_cp_data[87] <= <GND>
read_cp_data[88] <= <GND>
read_cp_data[89] <= <GND>
read_cp_data[90] <= <GND>
read_cp_data[91] <= <GND>
read_cp_data[92] <= arid[0].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[93] <= arid[1].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[94] <= arid[2].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[95] <= arid[3].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[96] <= arid[4].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[97] <= arid[5].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[98] <= arid[6].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[99] <= arid[7].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[100] <= arid[8].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[101] <= arid[9].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[102] <= arid[10].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[103] <= arid[11].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[104] <= arprot[0].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[105] <= arprot[1].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[106] <= arprot[2].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[107] <= arcache[0].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[108] <= arcache[1].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[109] <= arcache[2].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[110] <= arcache[3].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[111] <= <GND>
read_cp_data[112] <= <GND>
read_cp_data[113] <= arsize[0].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[114] <= arsize[1].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[115] <= arsize[2].DB_MAX_OUTPUT_PORT_TYPE
read_cp_startofpacket <= <VCC>
read_cp_endofpacket <= <VCC>
read_cp_ready => arready.DATAIN
read_rp_valid => rvalid.DATAIN
read_rp_data[0] => rdata[0].DATAIN
read_rp_data[1] => rdata[1].DATAIN
read_rp_data[2] => rdata[2].DATAIN
read_rp_data[3] => rdata[3].DATAIN
read_rp_data[4] => rdata[4].DATAIN
read_rp_data[5] => rdata[5].DATAIN
read_rp_data[6] => rdata[6].DATAIN
read_rp_data[7] => rdata[7].DATAIN
read_rp_data[8] => rdata[8].DATAIN
read_rp_data[9] => rdata[9].DATAIN
read_rp_data[10] => rdata[10].DATAIN
read_rp_data[11] => rdata[11].DATAIN
read_rp_data[12] => rdata[12].DATAIN
read_rp_data[13] => rdata[13].DATAIN
read_rp_data[14] => rdata[14].DATAIN
read_rp_data[15] => rdata[15].DATAIN
read_rp_data[16] => rdata[16].DATAIN
read_rp_data[17] => rdata[17].DATAIN
read_rp_data[18] => rdata[18].DATAIN
read_rp_data[19] => rdata[19].DATAIN
read_rp_data[20] => rdata[20].DATAIN
read_rp_data[21] => rdata[21].DATAIN
read_rp_data[22] => rdata[22].DATAIN
read_rp_data[23] => rdata[23].DATAIN
read_rp_data[24] => rdata[24].DATAIN
read_rp_data[25] => rdata[25].DATAIN
read_rp_data[26] => rdata[26].DATAIN
read_rp_data[27] => rdata[27].DATAIN
read_rp_data[28] => rdata[28].DATAIN
read_rp_data[29] => rdata[29].DATAIN
read_rp_data[30] => rdata[30].DATAIN
read_rp_data[31] => rdata[31].DATAIN
read_rp_data[32] => ~NO_FANOUT~
read_rp_data[33] => ~NO_FANOUT~
read_rp_data[34] => ~NO_FANOUT~
read_rp_data[35] => ~NO_FANOUT~
read_rp_data[36] => ~NO_FANOUT~
read_rp_data[37] => ~NO_FANOUT~
read_rp_data[38] => ~NO_FANOUT~
read_rp_data[39] => ~NO_FANOUT~
read_rp_data[40] => ~NO_FANOUT~
read_rp_data[41] => ~NO_FANOUT~
read_rp_data[42] => ~NO_FANOUT~
read_rp_data[43] => ~NO_FANOUT~
read_rp_data[44] => ~NO_FANOUT~
read_rp_data[45] => ~NO_FANOUT~
read_rp_data[46] => ~NO_FANOUT~
read_rp_data[47] => ~NO_FANOUT~
read_rp_data[48] => ~NO_FANOUT~
read_rp_data[49] => ~NO_FANOUT~
read_rp_data[50] => ~NO_FANOUT~
read_rp_data[51] => ~NO_FANOUT~
read_rp_data[52] => ~NO_FANOUT~
read_rp_data[53] => ~NO_FANOUT~
read_rp_data[54] => ~NO_FANOUT~
read_rp_data[55] => ~NO_FANOUT~
read_rp_data[56] => ~NO_FANOUT~
read_rp_data[57] => ~NO_FANOUT~
read_rp_data[58] => ~NO_FANOUT~
read_rp_data[59] => ~NO_FANOUT~
read_rp_data[60] => ~NO_FANOUT~
read_rp_data[61] => ~NO_FANOUT~
read_rp_data[62] => ~NO_FANOUT~
read_rp_data[63] => ~NO_FANOUT~
read_rp_data[64] => ~NO_FANOUT~
read_rp_data[65] => ~NO_FANOUT~
read_rp_data[66] => ~NO_FANOUT~
read_rp_data[67] => ~NO_FANOUT~
read_rp_data[68] => ~NO_FANOUT~
read_rp_data[69] => ~NO_FANOUT~
read_rp_data[70] => ~NO_FANOUT~
read_rp_data[71] => ~NO_FANOUT~
read_rp_data[72] => ~NO_FANOUT~
read_rp_data[73] => ~NO_FANOUT~
read_rp_data[74] => ~NO_FANOUT~
read_rp_data[75] => ~NO_FANOUT~
read_rp_data[76] => ~NO_FANOUT~
read_rp_data[77] => ~NO_FANOUT~
read_rp_data[78] => ~NO_FANOUT~
read_rp_data[79] => ~NO_FANOUT~
read_rp_data[80] => ~NO_FANOUT~
read_rp_data[81] => ~NO_FANOUT~
read_rp_data[82] => ~NO_FANOUT~
read_rp_data[83] => ruser[0].DATAIN
read_rp_data[84] => ~NO_FANOUT~
read_rp_data[85] => ~NO_FANOUT~
read_rp_data[86] => ~NO_FANOUT~
read_rp_data[87] => ~NO_FANOUT~
read_rp_data[88] => ~NO_FANOUT~
read_rp_data[89] => ~NO_FANOUT~
read_rp_data[90] => ~NO_FANOUT~
read_rp_data[91] => ~NO_FANOUT~
read_rp_data[92] => rid[0].DATAIN
read_rp_data[93] => rid[1].DATAIN
read_rp_data[94] => rid[2].DATAIN
read_rp_data[95] => rid[3].DATAIN
read_rp_data[96] => rid[4].DATAIN
read_rp_data[97] => rid[5].DATAIN
read_rp_data[98] => rid[6].DATAIN
read_rp_data[99] => rid[7].DATAIN
read_rp_data[100] => rid[8].DATAIN
read_rp_data[101] => rid[9].DATAIN
read_rp_data[102] => rid[10].DATAIN
read_rp_data[103] => rid[11].DATAIN
read_rp_data[104] => ~NO_FANOUT~
read_rp_data[105] => ~NO_FANOUT~
read_rp_data[106] => ~NO_FANOUT~
read_rp_data[107] => ~NO_FANOUT~
read_rp_data[108] => ~NO_FANOUT~
read_rp_data[109] => ~NO_FANOUT~
read_rp_data[110] => ~NO_FANOUT~
read_rp_data[111] => rresp[0].DATAIN
read_rp_data[112] => rresp[1].DATAIN
read_rp_data[113] => ~NO_FANOUT~
read_rp_data[114] => ~NO_FANOUT~
read_rp_data[115] => ~NO_FANOUT~
read_rp_channel[0] => ~NO_FANOUT~
read_rp_channel[1] => ~NO_FANOUT~
read_rp_channel[2] => ~NO_FANOUT~
read_rp_channel[3] => ~NO_FANOUT~
read_rp_channel[4] => ~NO_FANOUT~
read_rp_startofpacket => ~NO_FANOUT~
read_rp_endofpacket => rlast.DATAIN
read_rp_ready <= rready.DB_MAX_OUTPUT_PORT_TYPE


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size
clk => address_burst[0].CLK
clk => address_burst[1].CLK
clk => address_burst[2].CLK
clk => address_burst[3].CLK
clk => address_burst[4].CLK
clk => address_burst[5].CLK
clk => address_burst[6].CLK
clk => address_burst[7].CLK
clk => address_burst[8].CLK
clk => address_burst[9].CLK
clk => address_burst[10].CLK
clk => address_burst[11].CLK
clk => address_burst[12].CLK
clk => address_burst[13].CLK
clk => address_burst[14].CLK
clk => address_burst[15].CLK
clk => address_burst[16].CLK
clk => address_burst[17].CLK
clk => address_burst[18].CLK
clk => address_burst[19].CLK
clk => address_burst[20].CLK
reset => address_burst[0].ACLR
reset => address_burst[1].ACLR
reset => address_burst[2].ACLR
reset => address_burst[3].ACLR
reset => address_burst[4].ACLR
reset => address_burst[5].ACLR
reset => address_burst[6].ACLR
reset => address_burst[7].ACLR
reset => address_burst[8].ACLR
reset => address_burst[9].ACLR
reset => address_burst[10].ACLR
reset => address_burst[11].ACLR
reset => address_burst[12].ACLR
reset => address_burst[13].ACLR
reset => address_burst[14].ACLR
reset => address_burst[15].ACLR
reset => address_burst[16].ACLR
reset => address_burst[17].ACLR
reset => address_burst[18].ACLR
reset => address_burst[19].ACLR
reset => address_burst[20].ACLR
in_data[0] => LessThan0.IN6
in_data[0] => LessThan1.IN6
in_data[0] => Decoder0.IN2
in_data[1] => LessThan0.IN5
in_data[1] => LessThan1.IN5
in_data[1] => Decoder0.IN1
in_data[2] => LessThan0.IN4
in_data[2] => LessThan1.IN4
in_data[2] => Decoder0.IN0
in_data[3] => aligned_address_bits[0].IN1
in_data[3] => out_aligned_address_burst.DATAB
in_data[4] => aligned_address_bits[1].IN1
in_data[4] => out_aligned_address_burst.DATAB
in_data[5] => base_address[2].DATAB
in_data[5] => out_aligned_address_burst.DATAB
in_data[6] => base_address[3].DATAB
in_data[6] => out_aligned_address_burst.DATAB
in_data[7] => base_address[4].DATAB
in_data[7] => out_aligned_address_burst.DATAB
in_data[8] => base_address[5].DATAB
in_data[8] => out_aligned_address_burst.DATAB
in_data[9] => base_address[6].DATAB
in_data[9] => out_aligned_address_burst.DATAB
in_data[10] => base_address[7].DATAB
in_data[10] => out_aligned_address_burst.DATAB
in_data[11] => base_address[8].DATAB
in_data[11] => out_aligned_address_burst.DATAB
in_data[12] => base_address[9].DATAB
in_data[12] => out_aligned_address_burst.DATAB
in_data[13] => base_address[10].DATAB
in_data[13] => out_aligned_address_burst.DATAB
in_data[14] => base_address[11].DATAB
in_data[14] => out_aligned_address_burst.DATAB
in_data[15] => base_address[12].DATAB
in_data[15] => out_aligned_address_burst.DATAB
in_data[16] => base_address[13].DATAB
in_data[16] => out_aligned_address_burst.DATAB
in_data[17] => base_address[14].DATAB
in_data[17] => out_aligned_address_burst.DATAB
in_data[18] => base_address[15].DATAB
in_data[18] => out_aligned_address_burst.DATAB
in_data[19] => base_address[16].DATAB
in_data[19] => out_aligned_address_burst.DATAB
in_data[20] => base_address[17].DATAB
in_data[20] => out_aligned_address_burst.DATAB
in_data[21] => base_address[18].DATAB
in_data[21] => out_aligned_address_burst.DATAB
in_data[22] => base_address[19].DATAB
in_data[22] => out_aligned_address_burst.DATAB
in_data[23] => base_address[20].DATAB
in_data[23] => out_aligned_address_burst.DATAB
in_data[24] => Equal0.IN3
in_data[24] => Equal1.IN3
in_data[24] => Equal2.IN3
in_data[25] => Equal0.IN2
in_data[25] => Equal1.IN2
in_data[25] => Equal2.IN2
in_data[26] => increment_address.IN1
in_data[26] => burst_address_high[0].IN1
in_data[27] => increment_address.IN1
in_data[27] => burst_address_high[1].IN1
in_data[28] => increment_address.IN1
in_data[28] => burst_address_high[2].IN1
in_data[29] => increment_address.IN1
in_data[29] => burst_address_high[3].IN1
in_data[30] => increment_address.IN1
in_data[30] => burst_address_high[4].IN1
in_data[31] => increment_address.IN1
in_data[31] => burst_address_high[5].IN1
in_valid => always2.IN0
in_sop => out_aligned_address_burst.OUTPUTSELECT
in_sop => out_aligned_address_burst.OUTPUTSELECT
in_sop => out_aligned_address_burst.OUTPUTSELECT
in_sop => out_aligned_address_burst.OUTPUTSELECT
in_sop => out_aligned_address_burst.OUTPUTSELECT
in_sop => out_aligned_address_burst.OUTPUTSELECT
in_sop => out_aligned_address_burst.OUTPUTSELECT
in_sop => out_aligned_address_burst.OUTPUTSELECT
in_sop => out_aligned_address_burst.OUTPUTSELECT
in_sop => out_aligned_address_burst.OUTPUTSELECT
in_sop => out_aligned_address_burst.OUTPUTSELECT
in_sop => out_aligned_address_burst.OUTPUTSELECT
in_sop => out_aligned_address_burst.OUTPUTSELECT
in_sop => out_aligned_address_burst.OUTPUTSELECT
in_sop => out_aligned_address_burst.OUTPUTSELECT
in_sop => out_aligned_address_burst.OUTPUTSELECT
in_sop => out_aligned_address_burst.OUTPUTSELECT
in_sop => out_aligned_address_burst.OUTPUTSELECT
in_sop => out_aligned_address_burst.OUTPUTSELECT
in_sop => out_aligned_address_burst.OUTPUTSELECT
in_sop => out_aligned_address_burst.OUTPUTSELECT
in_sop => base_address[20].OUTPUTSELECT
in_sop => base_address[19].OUTPUTSELECT
in_sop => base_address[18].OUTPUTSELECT
in_sop => base_address[17].OUTPUTSELECT
in_sop => base_address[16].OUTPUTSELECT
in_sop => base_address[15].OUTPUTSELECT
in_sop => base_address[14].OUTPUTSELECT
in_sop => base_address[13].OUTPUTSELECT
in_sop => base_address[12].OUTPUTSELECT
in_sop => base_address[11].OUTPUTSELECT
in_sop => base_address[10].OUTPUTSELECT
in_sop => base_address[9].OUTPUTSELECT
in_sop => base_address[8].OUTPUTSELECT
in_sop => base_address[7].OUTPUTSELECT
in_sop => base_address[6].OUTPUTSELECT
in_sop => base_address[5].OUTPUTSELECT
in_sop => base_address[4].OUTPUTSELECT
in_sop => base_address[3].OUTPUTSELECT
in_sop => base_address[2].OUTPUTSELECT
in_sop => base_address[1].OUTPUTSELECT
in_sop => base_address[0].OUTPUTSELECT
in_eop => ~NO_FANOUT~
out_data[0] <= out_aligned_address_burst.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_aligned_address_burst.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_aligned_address_burst.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_aligned_address_burst.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_aligned_address_burst.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_aligned_address_burst.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_aligned_address_burst.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_aligned_address_burst.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_aligned_address_burst.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_aligned_address_burst.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_aligned_address_burst.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_aligned_address_burst.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_aligned_address_burst.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_aligned_address_burst.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_aligned_address_burst.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_aligned_address_burst.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_aligned_address_burst.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_aligned_address_burst.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_aligned_address_burst.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_aligned_address_burst.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_aligned_address_burst.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
out_ready => always2.IN1


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent
clk => clk.IN1
reset => reset.IN1
m0_address[0] <= <GND>
m0_address[1] <= <GND>
m0_address[2] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
m0_address[3] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
m0_address[4] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
m0_address[5] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
m0_address[6] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
m0_address[7] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
m0_address[8] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
m0_address[9] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
m0_address[10] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
m0_address[11] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
m0_address[12] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
m0_address[13] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
m0_address[14] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
m0_address[15] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
m0_address[16] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
m0_address[17] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
m0_address[18] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
m0_address[19] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
m0_address[20] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[0] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[1] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[2] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[0] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[1] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[2] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[3] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
m0_read <= m0_read.DB_MAX_OUTPUT_PORT_TYPE
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_readdata[16] => rdata_fifo_src_data[16].DATAIN
m0_readdata[17] => rdata_fifo_src_data[17].DATAIN
m0_readdata[18] => rdata_fifo_src_data[18].DATAIN
m0_readdata[19] => rdata_fifo_src_data[19].DATAIN
m0_readdata[20] => rdata_fifo_src_data[20].DATAIN
m0_readdata[21] => rdata_fifo_src_data[21].DATAIN
m0_readdata[22] => rdata_fifo_src_data[22].DATAIN
m0_readdata[23] => rdata_fifo_src_data[23].DATAIN
m0_readdata[24] => rdata_fifo_src_data[24].DATAIN
m0_readdata[25] => rdata_fifo_src_data[25].DATAIN
m0_readdata[26] => rdata_fifo_src_data[26].DATAIN
m0_readdata[27] => rdata_fifo_src_data[27].DATAIN
m0_readdata[28] => rdata_fifo_src_data[28].DATAIN
m0_readdata[29] => rdata_fifo_src_data[29].DATAIN
m0_readdata[30] => rdata_fifo_src_data[30].DATAIN
m0_readdata[31] => rdata_fifo_src_data[31].DATAIN
m0_waitrequest => cp_ready.IN1
m0_write <= m0_write.DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[0] <= cp_data[0].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[1] <= cp_data[1].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[2] <= cp_data[2].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[3] <= cp_data[3].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[4] <= cp_data[4].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[5] <= cp_data[5].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[6] <= cp_data[6].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[7] <= cp_data[7].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[8] <= cp_data[8].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[9] <= cp_data[9].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[10] <= cp_data[10].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[11] <= cp_data[11].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[12] <= cp_data[12].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[13] <= cp_data[13].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[14] <= cp_data[14].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[15] <= cp_data[15].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[16] <= cp_data[16].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[17] <= cp_data[17].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[18] <= cp_data[18].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[19] <= cp_data[19].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[20] <= cp_data[20].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[21] <= cp_data[21].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[22] <= cp_data[22].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[23] <= cp_data[23].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[24] <= cp_data[24].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[25] <= cp_data[25].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[26] <= cp_data[26].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[27] <= cp_data[27].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[28] <= cp_data[28].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[29] <= cp_data[29].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[30] <= cp_data[30].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[31] <= cp_data[31].DB_MAX_OUTPUT_PORT_TYPE
m0_readdatavalid => rdata_fifo_src_valid.IN0
m0_debugaccess <= cp_data[104].DB_MAX_OUTPUT_PORT_TYPE
m0_lock <= m0_lock.DB_MAX_OUTPUT_PORT_TYPE
m0_response[0] => rdata_fifo_src_data[32].DATAIN
m0_response[1] => rdata_fifo_src_data[33].DATAIN
m0_writeresponsevalid => rdata_fifo_src_valid.IN1
rf_source_data[0] <= <GND>
rf_source_data[1] <= <GND>
rf_source_data[2] <= <GND>
rf_source_data[3] <= <GND>
rf_source_data[4] <= <GND>
rf_source_data[5] <= <GND>
rf_source_data[6] <= <GND>
rf_source_data[7] <= <GND>
rf_source_data[8] <= <GND>
rf_source_data[9] <= <GND>
rf_source_data[10] <= <GND>
rf_source_data[11] <= <GND>
rf_source_data[12] <= <GND>
rf_source_data[13] <= <GND>
rf_source_data[14] <= <GND>
rf_source_data[15] <= <GND>
rf_source_data[16] <= <GND>
rf_source_data[17] <= <GND>
rf_source_data[18] <= <GND>
rf_source_data[19] <= <GND>
rf_source_data[20] <= <GND>
rf_source_data[21] <= <GND>
rf_source_data[22] <= <GND>
rf_source_data[23] <= <GND>
rf_source_data[24] <= <GND>
rf_source_data[25] <= <GND>
rf_source_data[26] <= <GND>
rf_source_data[27] <= <GND>
rf_source_data[28] <= <GND>
rf_source_data[29] <= <GND>
rf_source_data[30] <= <GND>
rf_source_data[31] <= <GND>
rf_source_data[32] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[33] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[34] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[35] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[36] <= cp_data[36].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[37] <= cp_data[37].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[38] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[39] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[40] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[41] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[42] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[43] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[44] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[45] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[46] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[47] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[48] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[49] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[50] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[51] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[52] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[53] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[54] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[55] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[56] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[57] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[58] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[59] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[60] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[61] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[62] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[63] <= cp_data[63].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[64] <= cp_data[64].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[65] <= cp_data[65].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[66] <= cp_data[66].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[67] <= cp_data[67].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[68] <= cp_data[68].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[69] <= cp_data[69].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[70] <= cp_data[70].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[71] <= cp_data[71].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[72] <= cp_data[72].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[73] <= cp_data[73].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[74] <= cp_data[74].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[75] <= cp_data[75].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[76] <= cp_data[76].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[77] <= cp_data[77].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[78] <= cp_data[78].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[79] <= cp_data[79].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[80] <= cp_data[80].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[81] <= cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[82] <= cp_data[82].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[83] <= cp_data[83].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[84] <= cp_data[84].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[85] <= cp_data[85].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[86] <= cp_data[86].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[87] <= cp_data[87].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[88] <= cp_data[88].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[89] <= cp_data[89].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[90] <= cp_data[90].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[91] <= cp_data[91].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[92] <= cp_data[92].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[93] <= cp_data[93].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[94] <= cp_data[94].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[95] <= cp_data[95].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[96] <= cp_data[96].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[97] <= cp_data[97].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[98] <= cp_data[98].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[99] <= cp_data[99].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[100] <= cp_data[100].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[101] <= cp_data[101].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[102] <= cp_data[102].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[103] <= cp_data[103].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[104] <= cp_data[104].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[105] <= <GND>
rf_source_data[106] <= <GND>
rf_source_data[107] <= cp_data[107].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[108] <= cp_data[108].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[109] <= cp_data[109].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[110] <= cp_data[110].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[111] <= cp_data[111].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[112] <= cp_data[112].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[113] <= cp_data[113].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[114] <= cp_data[114].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[115] <= cp_data[115].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[116] <= needs_response_synthesis.DB_MAX_OUTPUT_PORT_TYPE
rf_source_valid <= rf_source_valid.DB_MAX_OUTPUT_PORT_TYPE
rf_source_startofpacket <= cp_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_endofpacket <= cp_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_read.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => ~NO_FANOUT~
rf_sink_data[17] => ~NO_FANOUT~
rf_sink_data[18] => ~NO_FANOUT~
rf_sink_data[19] => ~NO_FANOUT~
rf_sink_data[20] => ~NO_FANOUT~
rf_sink_data[21] => ~NO_FANOUT~
rf_sink_data[22] => ~NO_FANOUT~
rf_sink_data[23] => ~NO_FANOUT~
rf_sink_data[24] => ~NO_FANOUT~
rf_sink_data[25] => ~NO_FANOUT~
rf_sink_data[26] => ~NO_FANOUT~
rf_sink_data[27] => ~NO_FANOUT~
rf_sink_data[28] => ~NO_FANOUT~
rf_sink_data[29] => ~NO_FANOUT~
rf_sink_data[30] => ~NO_FANOUT~
rf_sink_data[31] => ~NO_FANOUT~
rf_sink_data[32] => rp_data[32].DATAIN
rf_sink_data[33] => rp_data[33].DATAIN
rf_sink_data[34] => rp_data[34].DATAIN
rf_sink_data[35] => rp_data[35].DATAIN
rf_sink_data[36] => rf_sink_addr[0].IN1
rf_sink_data[37] => rf_sink_addr[1].IN1
rf_sink_data[38] => rf_sink_addr[2].IN1
rf_sink_data[39] => rf_sink_addr[3].IN1
rf_sink_data[40] => rf_sink_addr[4].IN1
rf_sink_data[41] => rf_sink_addr[5].IN1
rf_sink_data[42] => rf_sink_addr[6].IN1
rf_sink_data[43] => rf_sink_addr[7].IN1
rf_sink_data[44] => rf_sink_addr[8].IN1
rf_sink_data[45] => rf_sink_addr[9].IN1
rf_sink_data[46] => rf_sink_addr[10].IN1
rf_sink_data[47] => rf_sink_addr[11].IN1
rf_sink_data[48] => rf_sink_addr[12].IN1
rf_sink_data[49] => rf_sink_addr[13].IN1
rf_sink_data[50] => rf_sink_addr[14].IN1
rf_sink_data[51] => rf_sink_addr[15].IN1
rf_sink_data[52] => rf_sink_addr[16].IN1
rf_sink_data[53] => rf_sink_addr[17].IN1
rf_sink_data[54] => rf_sink_addr[18].IN1
rf_sink_data[55] => rf_sink_addr[19].IN1
rf_sink_data[56] => rf_sink_addr[20].IN1
rf_sink_data[57] => rf_sink_compressed.IN1
rf_sink_data[58] => rp_data[58].DATAIN
rf_sink_data[59] => comb.OUTPUTSELECT
rf_sink_data[59] => rp_data[59].DATAIN
rf_sink_data[60] => rp_data.IN0
rf_sink_data[61] => rp_data[61].DATAIN
rf_sink_data[62] => rp_data[62].DATAIN
rf_sink_data[63] => rf_sink_byte_cnt[0].IN1
rf_sink_data[64] => rf_sink_byte_cnt[1].IN1
rf_sink_data[65] => rf_sink_byte_cnt[2].IN1
rf_sink_data[66] => rf_sink_byte_cnt[3].IN1
rf_sink_data[67] => rf_sink_byte_cnt[4].IN1
rf_sink_data[68] => rf_sink_byte_cnt[5].IN1
rf_sink_data[69] => rf_sink_byte_cnt[6].IN1
rf_sink_data[70] => rf_sink_burstwrap[0].IN1
rf_sink_data[71] => rf_sink_burstwrap[1].IN1
rf_sink_data[72] => rf_sink_burstwrap[2].IN1
rf_sink_data[73] => rf_sink_burstwrap[3].IN1
rf_sink_data[74] => rf_sink_burstwrap[4].IN1
rf_sink_data[75] => rf_sink_burstwrap[5].IN1
rf_sink_data[76] => rf_sink_burstwrap[6].IN1
rf_sink_data[77] => rf_sink_burstsize[0].IN1
rf_sink_data[78] => rf_sink_burstsize[1].IN1
rf_sink_data[79] => rf_sink_burstsize[2].IN1
rf_sink_data[80] => rp_data[80].DATAIN
rf_sink_data[81] => rp_data[81].DATAIN
rf_sink_data[82] => rp_data[82].DATAIN
rf_sink_data[83] => rp_data[83].DATAIN
rf_sink_data[84] => rp_data[84].DATAIN
rf_sink_data[85] => rp_data[85].DATAIN
rf_sink_data[86] => rp_data[89].DATAIN
rf_sink_data[87] => rp_data[90].DATAIN
rf_sink_data[88] => rp_data[91].DATAIN
rf_sink_data[89] => rp_data[86].DATAIN
rf_sink_data[90] => rp_data[87].DATAIN
rf_sink_data[91] => rp_data[88].DATAIN
rf_sink_data[92] => rp_data[92].DATAIN
rf_sink_data[93] => rp_data[93].DATAIN
rf_sink_data[94] => rp_data[94].DATAIN
rf_sink_data[95] => rp_data[95].DATAIN
rf_sink_data[96] => rp_data[96].DATAIN
rf_sink_data[97] => rp_data[97].DATAIN
rf_sink_data[98] => rp_data[98].DATAIN
rf_sink_data[99] => rp_data[99].DATAIN
rf_sink_data[100] => rp_data[100].DATAIN
rf_sink_data[101] => rp_data[101].DATAIN
rf_sink_data[102] => rp_data[102].DATAIN
rf_sink_data[103] => rp_data[103].DATAIN
rf_sink_data[104] => rp_data[104].DATAIN
rf_sink_data[105] => rp_data[105].DATAIN
rf_sink_data[106] => rp_data[106].DATAIN
rf_sink_data[107] => rp_data[107].DATAIN
rf_sink_data[108] => rp_data[108].DATAIN
rf_sink_data[109] => rp_data[109].DATAIN
rf_sink_data[110] => rp_data[110].DATAIN
rf_sink_data[111] => ~NO_FANOUT~
rf_sink_data[112] => ~NO_FANOUT~
rf_sink_data[113] => rp_data[113].DATAIN
rf_sink_data[114] => rp_data[114].DATAIN
rf_sink_data[115] => rp_data[115].DATAIN
rf_sink_data[116] => current_response.OUTPUTSELECT
rf_sink_data[116] => current_response.OUTPUTSELECT
rf_sink_data[116] => rdata_fifo_sink_ready.IN0
rf_sink_data[116] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => comb.DATAA
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rf_sink_ready <= altera_merlin_burst_uncompressor:uncompressor.sink_ready
rdata_fifo_src_data[0] <= m0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[1] <= m0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[2] <= m0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[3] <= m0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[4] <= m0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[5] <= m0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[6] <= m0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[7] <= m0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[8] <= m0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[9] <= m0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[10] <= m0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[11] <= m0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[12] <= m0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[13] <= m0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[14] <= m0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[15] <= m0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[16] <= m0_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[17] <= m0_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[18] <= m0_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[19] <= m0_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[20] <= m0_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[21] <= m0_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[22] <= m0_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[23] <= m0_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[24] <= m0_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[25] <= m0_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[26] <= m0_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[27] <= m0_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[28] <= m0_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[29] <= m0_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[30] <= m0_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[31] <= m0_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[32] <= m0_response[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[33] <= m0_response[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_valid <= rdata_fifo_src_valid.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => rp_data[16].DATAIN
rdata_fifo_sink_data[17] => rp_data[17].DATAIN
rdata_fifo_sink_data[18] => rp_data[18].DATAIN
rdata_fifo_sink_data[19] => rp_data[19].DATAIN
rdata_fifo_sink_data[20] => rp_data[20].DATAIN
rdata_fifo_sink_data[21] => rp_data[21].DATAIN
rdata_fifo_sink_data[22] => rp_data[22].DATAIN
rdata_fifo_sink_data[23] => rp_data[23].DATAIN
rdata_fifo_sink_data[24] => rp_data[24].DATAIN
rdata_fifo_sink_data[25] => rp_data[25].DATAIN
rdata_fifo_sink_data[26] => rp_data[26].DATAIN
rdata_fifo_sink_data[27] => rp_data[27].DATAIN
rdata_fifo_sink_data[28] => rp_data[28].DATAIN
rdata_fifo_sink_data[29] => rp_data[29].DATAIN
rdata_fifo_sink_data[30] => rp_data[30].DATAIN
rdata_fifo_sink_data[31] => rp_data[31].DATAIN
rdata_fifo_sink_data[32] => current_response.DATAA
rdata_fifo_sink_data[33] => current_response.DATAA
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
rdata_fifo_sink_ready <= rdata_fifo_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_ready <= cp_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => m0_writedata[16].DATAIN
cp_data[17] => m0_writedata[17].DATAIN
cp_data[18] => m0_writedata[18].DATAIN
cp_data[19] => m0_writedata[19].DATAIN
cp_data[20] => m0_writedata[20].DATAIN
cp_data[21] => m0_writedata[21].DATAIN
cp_data[22] => m0_writedata[22].DATAIN
cp_data[23] => m0_writedata[23].DATAIN
cp_data[24] => m0_writedata[24].DATAIN
cp_data[25] => m0_writedata[25].DATAIN
cp_data[26] => m0_writedata[26].DATAIN
cp_data[27] => m0_writedata[27].DATAIN
cp_data[28] => m0_writedata[28].DATAIN
cp_data[29] => m0_writedata[29].DATAIN
cp_data[30] => m0_writedata[30].DATAIN
cp_data[31] => m0_writedata[31].DATAIN
cp_data[32] => WideOr0.IN0
cp_data[32] => m0_byteenable[0].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[33] => WideOr0.IN1
cp_data[33] => m0_byteenable[1].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[34] => WideOr0.IN2
cp_data[34] => m0_byteenable[2].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[35] => WideOr0.IN3
cp_data[35] => m0_byteenable[3].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[2].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[3].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[4].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[5].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[6].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[7].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[8].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[9].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[10].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[11].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[12].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[13].DATAIN
cp_data[50] => rf_source_data[50].DATAIN
cp_data[50] => m0_address[14].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => m0_address[15].DATAIN
cp_data[52] => rf_source_data[52].DATAIN
cp_data[52] => m0_address[16].DATAIN
cp_data[53] => rf_source_data[53].DATAIN
cp_data[53] => m0_address[17].DATAIN
cp_data[54] => rf_source_data[54].DATAIN
cp_data[54] => m0_address[18].DATAIN
cp_data[55] => rf_source_data[55].DATAIN
cp_data[55] => m0_address[19].DATAIN
cp_data[56] => rf_source_data[56].DATAIN
cp_data[56] => m0_address[20].DATAIN
cp_data[57] => local_compressed_read.IN1
cp_data[57] => rf_source_data[57].DATAIN
cp_data[58] => rf_source_data[58].DATAIN
cp_data[58] => comb.IN1
cp_data[59] => local_write.IN1
cp_data[59] => rf_source_data[59].DATAIN
cp_data[60] => local_read.IN1
cp_data[60] => rf_source_data[60].DATAIN
cp_data[61] => local_lock.IN1
cp_data[61] => rf_source_data[61].DATAIN
cp_data[62] => rf_source_data[62].DATAIN
cp_data[63] => m0_burstcount.DATAA
cp_data[63] => rf_source_data[63].DATAIN
cp_data[64] => m0_burstcount.DATAA
cp_data[64] => rf_source_data[64].DATAIN
cp_data[65] => m0_burstcount.DATAA
cp_data[65] => rf_source_data[65].DATAIN
cp_data[66] => rf_source_data[66].DATAIN
cp_data[67] => rf_source_data[67].DATAIN
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => rf_source_data[69].DATAIN
cp_data[70] => rf_source_data[70].DATAIN
cp_data[71] => rf_source_data[71].DATAIN
cp_data[72] => rf_source_data[72].DATAIN
cp_data[73] => rf_source_data[73].DATAIN
cp_data[74] => rf_source_data[74].DATAIN
cp_data[75] => rf_source_data[75].DATAIN
cp_data[76] => rf_source_data[76].DATAIN
cp_data[77] => rf_source_data[77].DATAIN
cp_data[78] => rf_source_data[78].DATAIN
cp_data[79] => rf_source_data[79].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[81] => rf_source_data[81].DATAIN
cp_data[82] => rf_source_data[82].DATAIN
cp_data[83] => rf_source_data[83].DATAIN
cp_data[84] => rf_source_data[84].DATAIN
cp_data[85] => rf_source_data[85].DATAIN
cp_data[86] => rf_source_data[86].DATAIN
cp_data[87] => rf_source_data[87].DATAIN
cp_data[88] => rf_source_data[88].DATAIN
cp_data[89] => rf_source_data[89].DATAIN
cp_data[90] => rf_source_data[90].DATAIN
cp_data[91] => rf_source_data[91].DATAIN
cp_data[92] => rf_source_data[92].DATAIN
cp_data[93] => rf_source_data[93].DATAIN
cp_data[94] => rf_source_data[94].DATAIN
cp_data[95] => rf_source_data[95].DATAIN
cp_data[96] => rf_source_data[96].DATAIN
cp_data[97] => rf_source_data[97].DATAIN
cp_data[98] => rf_source_data[98].DATAIN
cp_data[99] => rf_source_data[99].DATAIN
cp_data[100] => rf_source_data[100].DATAIN
cp_data[101] => rf_source_data[101].DATAIN
cp_data[102] => rf_source_data[102].DATAIN
cp_data[103] => rf_source_data[103].DATAIN
cp_data[104] => rf_source_data[104].DATAIN
cp_data[104] => m0_debugaccess.DATAIN
cp_data[105] => ~NO_FANOUT~
cp_data[106] => ~NO_FANOUT~
cp_data[107] => rf_source_data[107].DATAIN
cp_data[108] => rf_source_data[108].DATAIN
cp_data[109] => rf_source_data[109].DATAIN
cp_data[110] => rf_source_data[110].DATAIN
cp_data[111] => rf_source_data[111].DATAIN
cp_data[112] => rf_source_data[112].DATAIN
cp_data[113] => rf_source_data[113].DATAIN
cp_data[114] => rf_source_data[114].DATAIN
cp_data[115] => rf_source_data[115].DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_channel[2] => ~NO_FANOUT~
cp_channel[3] => ~NO_FANOUT~
cp_channel[4] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => rp_ready.IN1
rp_valid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
rp_data[0] <= rdata_fifo_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rp_data[1] <= rdata_fifo_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rp_data[2] <= rdata_fifo_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rp_data[3] <= rdata_fifo_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rp_data[4] <= rdata_fifo_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rp_data[5] <= rdata_fifo_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rp_data[6] <= rdata_fifo_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rp_data[7] <= rdata_fifo_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rp_data[8] <= rdata_fifo_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rp_data[9] <= rdata_fifo_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rp_data[10] <= rdata_fifo_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rp_data[11] <= rdata_fifo_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rp_data[12] <= rdata_fifo_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rp_data[13] <= rdata_fifo_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rp_data[14] <= rdata_fifo_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rp_data[15] <= rdata_fifo_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rp_data[16] <= rdata_fifo_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rp_data[17] <= rdata_fifo_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rp_data[18] <= rdata_fifo_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
rp_data[19] <= rdata_fifo_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
rp_data[20] <= rdata_fifo_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
rp_data[21] <= rdata_fifo_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
rp_data[22] <= rdata_fifo_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
rp_data[23] <= rdata_fifo_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
rp_data[24] <= rdata_fifo_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
rp_data[25] <= rdata_fifo_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
rp_data[26] <= rdata_fifo_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
rp_data[27] <= rdata_fifo_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
rp_data[28] <= rdata_fifo_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
rp_data[29] <= rdata_fifo_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
rp_data[30] <= rdata_fifo_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
rp_data[31] <= rdata_fifo_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
rp_data[32] <= rf_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rp_data[33] <= rf_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rp_data[34] <= rf_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
rp_data[35] <= rf_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
rp_data[36] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[37] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[38] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[39] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[40] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[41] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[42] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[43] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[44] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[45] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[46] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[47] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[48] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[49] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[50] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[51] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[52] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[53] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[54] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[55] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[56] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[57] <= altera_merlin_burst_uncompressor:uncompressor.source_is_compressed
rp_data[58] <= rf_sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
rp_data[59] <= rf_sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
rp_data[60] <= rp_data.DB_MAX_OUTPUT_PORT_TYPE
rp_data[61] <= rf_sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
rp_data[62] <= rf_sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
rp_data[63] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[64] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[65] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[66] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[67] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[68] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[69] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[70] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[71] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[72] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[73] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[74] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[75] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[76] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[77] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[78] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[79] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[80] <= rf_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
rp_data[81] <= rf_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
rp_data[82] <= rf_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
rp_data[83] <= rf_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
rp_data[84] <= rf_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
rp_data[85] <= rf_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
rp_data[86] <= rf_sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
rp_data[87] <= rf_sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
rp_data[88] <= rf_sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
rp_data[89] <= rf_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
rp_data[90] <= rf_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
rp_data[91] <= rf_sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
rp_data[92] <= rf_sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
rp_data[93] <= rf_sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
rp_data[94] <= rf_sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
rp_data[95] <= rf_sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
rp_data[96] <= rf_sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
rp_data[97] <= rf_sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
rp_data[98] <= rf_sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
rp_data[99] <= rf_sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
rp_data[100] <= rf_sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
rp_data[101] <= rf_sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
rp_data[102] <= rf_sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
rp_data[103] <= rf_sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
rp_data[104] <= rf_sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
rp_data[105] <= rf_sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
rp_data[106] <= rf_sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
rp_data[107] <= rf_sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
rp_data[108] <= rf_sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
rp_data[109] <= rf_sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
rp_data[110] <= rf_sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
rp_data[111] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[112] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[113] <= rf_sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
rp_data[114] <= rf_sink_data[114].DB_MAX_OUTPUT_PORT_TYPE
rp_data[115] <= rf_sink_data[115].DB_MAX_OUTPUT_PORT_TYPE
rp_startofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_startofpacket
rp_endofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_endofpacket


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_offset[17].CLK
clk => burst_uncompress_address_offset[18].CLK
clk => burst_uncompress_address_offset[19].CLK
clk => burst_uncompress_address_offset[20].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_address_base[17].CLK
clk => burst_uncompress_address_base[18].CLK
clk => burst_uncompress_address_base[19].CLK
clk => burst_uncompress_address_base[20].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_byte_counter[3].CLK
clk => burst_uncompress_byte_counter[4].CLK
clk => burst_uncompress_byte_counter[5].CLK
clk => burst_uncompress_byte_counter[6].CLK
clk => burst_uncompress_byte_counter[7].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_offset[17].ACLR
reset => burst_uncompress_address_offset[18].ACLR
reset => burst_uncompress_address_offset[19].ACLR
reset => burst_uncompress_address_offset[20].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_address_base[17].ACLR
reset => burst_uncompress_address_base[18].ACLR
reset => burst_uncompress_address_base[19].ACLR
reset => burst_uncompress_address_base[20].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_byte_counter[3].ACLR
reset => burst_uncompress_byte_counter[4].ACLR
reset => burst_uncompress_byte_counter[5].ACLR
reset => burst_uncompress_byte_counter[6].ACLR
reset => burst_uncompress_byte_counter[7].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_addr[17] => burst_uncompress_address_base.IN0
sink_addr[17] => comb.DATAB
sink_addr[17] => source_addr.DATAB
sink_addr[18] => burst_uncompress_address_base.IN0
sink_addr[18] => comb.DATAB
sink_addr[18] => source_addr.DATAB
sink_addr[19] => burst_uncompress_address_base.IN0
sink_addr[19] => comb.DATAB
sink_addr[19] => source_addr.DATAB
sink_addr[20] => burst_uncompress_address_base.IN0
sink_addr[20] => comb.DATAB
sink_addr[20] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[1] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[1] => source_burstwrap[1].DATAIN
sink_burstwrap[1] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[2] => source_burstwrap[2].DATAIN
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[3] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[3] => source_burstwrap[3].DATAIN
sink_burstwrap[3] => burst_uncompress_address_base.IN1
sink_burstwrap[4] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[4] => source_burstwrap[4].DATAIN
sink_burstwrap[4] => burst_uncompress_address_base.IN1
sink_burstwrap[5] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[5] => source_burstwrap[5].DATAIN
sink_burstwrap[5] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[20].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[19].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[18].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[17].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[6] => source_burstwrap[6].DATAIN
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN14
sink_byte_cnt[0] => Equal1.IN5
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN13
sink_byte_cnt[1] => Equal1.IN4
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN12
sink_byte_cnt[2] => Equal1.IN6
sink_byte_cnt[3] => source_byte_cnt.DATAB
sink_byte_cnt[3] => Add1.IN11
sink_byte_cnt[3] => Equal1.IN3
sink_byte_cnt[4] => source_byte_cnt.DATAB
sink_byte_cnt[4] => Add1.IN10
sink_byte_cnt[4] => Equal1.IN2
sink_byte_cnt[5] => source_byte_cnt.DATAB
sink_byte_cnt[5] => Add1.IN9
sink_byte_cnt[5] => Equal1.IN1
sink_byte_cnt[6] => source_byte_cnt.DATAB
sink_byte_cnt[6] => Add1.IN8
sink_byte_cnt[6] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
sink_burstsize[0] => Decoder0.IN2
sink_burstsize[0] => source_burstsize[0].DATAIN
sink_burstsize[1] => Decoder0.IN1
sink_burstsize[1] => source_burstsize[1].DATAIN
sink_burstsize[2] => Decoder0.IN0
sink_burstsize[2] => source_burstsize[2].DATAIN
source_startofpacket <= source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_endofpacket <= source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_ready => always1.IN1
source_ready => sink_ready.IN1
source_addr[0] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[1] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[2] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[3] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[4] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[5] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[6] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[7] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[8] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[9] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[10] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[11] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[12] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[13] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[14] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[15] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[16] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[17] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[18] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[19] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[20] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[0] <= sink_burstwrap[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[1] <= sink_burstwrap[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[2] <= sink_burstwrap[2].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[3] <= sink_burstwrap[3].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[4] <= sink_burstwrap[4].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[5] <= sink_burstwrap[5].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[6] <= sink_burstwrap[6].DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[0] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[1] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[2] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[3] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[4] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[5] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[6] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_is_compressed <= <GND>
source_burstsize[0] <= sink_burstsize[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[1] <= sink_burstsize[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[2] <= sink_burstsize[2].DB_MAX_OUTPUT_PORT_TYPE


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[1][86].CLK
clk => mem[1][87].CLK
clk => mem[1][88].CLK
clk => mem[1][89].CLK
clk => mem[1][90].CLK
clk => mem[1][91].CLK
clk => mem[1][92].CLK
clk => mem[1][93].CLK
clk => mem[1][94].CLK
clk => mem[1][95].CLK
clk => mem[1][96].CLK
clk => mem[1][97].CLK
clk => mem[1][98].CLK
clk => mem[1][99].CLK
clk => mem[1][100].CLK
clk => mem[1][101].CLK
clk => mem[1][102].CLK
clk => mem[1][103].CLK
clk => mem[1][104].CLK
clk => mem[1][105].CLK
clk => mem[1][106].CLK
clk => mem[1][107].CLK
clk => mem[1][108].CLK
clk => mem[1][109].CLK
clk => mem[1][110].CLK
clk => mem[1][111].CLK
clk => mem[1][112].CLK
clk => mem[1][113].CLK
clk => mem[1][114].CLK
clk => mem[1][115].CLK
clk => mem[1][116].CLK
clk => mem[1][117].CLK
clk => mem[1][118].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
clk => mem[0][86].CLK
clk => mem[0][87].CLK
clk => mem[0][88].CLK
clk => mem[0][89].CLK
clk => mem[0][90].CLK
clk => mem[0][91].CLK
clk => mem[0][92].CLK
clk => mem[0][93].CLK
clk => mem[0][94].CLK
clk => mem[0][95].CLK
clk => mem[0][96].CLK
clk => mem[0][97].CLK
clk => mem[0][98].CLK
clk => mem[0][99].CLK
clk => mem[0][100].CLK
clk => mem[0][101].CLK
clk => mem[0][102].CLK
clk => mem[0][103].CLK
clk => mem[0][104].CLK
clk => mem[0][105].CLK
clk => mem[0][106].CLK
clk => mem[0][107].CLK
clk => mem[0][108].CLK
clk => mem[0][109].CLK
clk => mem[0][110].CLK
clk => mem[0][111].CLK
clk => mem[0][112].CLK
clk => mem[0][113].CLK
clk => mem[0][114].CLK
clk => mem[0][115].CLK
clk => mem[0][116].CLK
clk => mem[0][117].CLK
clk => mem[0][118].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[1][86].ACLR
reset => mem[1][87].ACLR
reset => mem[1][88].ACLR
reset => mem[1][89].ACLR
reset => mem[1][90].ACLR
reset => mem[1][91].ACLR
reset => mem[1][92].ACLR
reset => mem[1][93].ACLR
reset => mem[1][94].ACLR
reset => mem[1][95].ACLR
reset => mem[1][96].ACLR
reset => mem[1][97].ACLR
reset => mem[1][98].ACLR
reset => mem[1][99].ACLR
reset => mem[1][100].ACLR
reset => mem[1][101].ACLR
reset => mem[1][102].ACLR
reset => mem[1][103].ACLR
reset => mem[1][104].ACLR
reset => mem[1][105].ACLR
reset => mem[1][106].ACLR
reset => mem[1][107].ACLR
reset => mem[1][108].ACLR
reset => mem[1][109].ACLR
reset => mem[1][110].ACLR
reset => mem[1][111].ACLR
reset => mem[1][112].ACLR
reset => mem[1][113].ACLR
reset => mem[1][114].ACLR
reset => mem[1][115].ACLR
reset => mem[1][116].ACLR
reset => mem[1][117].ACLR
reset => mem[1][118].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
reset => mem[0][86].ACLR
reset => mem[0][87].ACLR
reset => mem[0][88].ACLR
reset => mem[0][89].ACLR
reset => mem[0][90].ACLR
reset => mem[0][91].ACLR
reset => mem[0][92].ACLR
reset => mem[0][93].ACLR
reset => mem[0][94].ACLR
reset => mem[0][95].ACLR
reset => mem[0][96].ACLR
reset => mem[0][97].ACLR
reset => mem[0][98].ACLR
reset => mem[0][99].ACLR
reset => mem[0][100].ACLR
reset => mem[0][101].ACLR
reset => mem[0][102].ACLR
reset => mem[0][103].ACLR
reset => mem[0][104].ACLR
reset => mem[0][105].ACLR
reset => mem[0][106].ACLR
reset => mem[0][107].ACLR
reset => mem[0][108].ACLR
reset => mem[0][109].ACLR
reset => mem[0][110].ACLR
reset => mem[0][111].ACLR
reset => mem[0][112].ACLR
reset => mem[0][113].ACLR
reset => mem[0][114].ACLR
reset => mem[0][115].ACLR
reset => mem[0][116].ACLR
reset => mem[0][117].ACLR
reset => mem[0][118].ACLR
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_data[84] => mem.DATAB
in_data[85] => mem.DATAB
in_data[86] => mem.DATAB
in_data[87] => mem.DATAB
in_data[88] => mem.DATAB
in_data[89] => mem.DATAB
in_data[90] => mem.DATAB
in_data[91] => mem.DATAB
in_data[92] => mem.DATAB
in_data[93] => mem.DATAB
in_data[94] => mem.DATAB
in_data[95] => mem.DATAB
in_data[96] => mem.DATAB
in_data[97] => mem.DATAB
in_data[98] => mem.DATAB
in_data[99] => mem.DATAB
in_data[100] => mem.DATAB
in_data[101] => mem.DATAB
in_data[102] => mem.DATAB
in_data[103] => mem.DATAB
in_data[104] => mem.DATAB
in_data[105] => mem.DATAB
in_data[106] => mem.DATAB
in_data[107] => mem.DATAB
in_data[108] => mem.DATAB
in_data[109] => mem.DATAB
in_data[110] => mem.DATAB
in_data[111] => mem.DATAB
in_data[112] => mem.DATAB
in_data[113] => mem.DATAB
in_data[114] => mem.DATAB
in_data[115] => mem.DATAB
in_data[116] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= mem[0][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= mem[0][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= mem[0][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= mem[0][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= mem[0][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= mem[0][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= mem[0][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= mem[0][7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= mem[0][8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= mem[0][9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= mem[0][10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= mem[0][11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= mem[0][12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= mem[0][13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= mem[0][14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= mem[0][15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= mem[0][16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= mem[0][17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= mem[0][18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= mem[0][19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= mem[0][20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= mem[0][21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= mem[0][22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= mem[0][23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= mem[0][24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= mem[0][25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= mem[0][26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= mem[0][27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= mem[0][28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= mem[0][29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= mem[0][30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= mem[0][31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= mem[0][32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= mem[0][33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= mem[0][34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= mem[0][35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= mem[0][36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= mem[0][37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= mem[0][38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= mem[0][39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= mem[0][40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= mem[0][41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= mem[0][42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= mem[0][43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= mem[0][44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= mem[0][45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= mem[0][46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= mem[0][47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= mem[0][48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= mem[0][49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= mem[0][50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= mem[0][51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= mem[0][52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= mem[0][53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= mem[0][54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= mem[0][55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= mem[0][56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= mem[0][57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= mem[0][58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= mem[0][59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= mem[0][60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= mem[0][61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= mem[0][62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= mem[0][63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= mem[0][64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= mem[0][65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= mem[0][66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= mem[0][67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= mem[0][68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= mem[0][69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= mem[0][70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= mem[0][71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= mem[0][72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= mem[0][73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= mem[0][74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= mem[0][75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= mem[0][76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= mem[0][77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= mem[0][78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= mem[0][79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= mem[0][80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= mem[0][81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= mem[0][82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= mem[0][83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= mem[0][84].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= mem[0][85].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= mem[0][86].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= mem[0][87].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= mem[0][88].DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= mem[0][89].DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= mem[0][90].DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= mem[0][91].DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= mem[0][92].DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= mem[0][93].DB_MAX_OUTPUT_PORT_TYPE
out_data[94] <= mem[0][94].DB_MAX_OUTPUT_PORT_TYPE
out_data[95] <= mem[0][95].DB_MAX_OUTPUT_PORT_TYPE
out_data[96] <= mem[0][96].DB_MAX_OUTPUT_PORT_TYPE
out_data[97] <= mem[0][97].DB_MAX_OUTPUT_PORT_TYPE
out_data[98] <= mem[0][98].DB_MAX_OUTPUT_PORT_TYPE
out_data[99] <= mem[0][99].DB_MAX_OUTPUT_PORT_TYPE
out_data[100] <= mem[0][100].DB_MAX_OUTPUT_PORT_TYPE
out_data[101] <= mem[0][101].DB_MAX_OUTPUT_PORT_TYPE
out_data[102] <= mem[0][102].DB_MAX_OUTPUT_PORT_TYPE
out_data[103] <= mem[0][103].DB_MAX_OUTPUT_PORT_TYPE
out_data[104] <= mem[0][104].DB_MAX_OUTPUT_PORT_TYPE
out_data[105] <= mem[0][105].DB_MAX_OUTPUT_PORT_TYPE
out_data[106] <= mem[0][106].DB_MAX_OUTPUT_PORT_TYPE
out_data[107] <= mem[0][107].DB_MAX_OUTPUT_PORT_TYPE
out_data[108] <= mem[0][108].DB_MAX_OUTPUT_PORT_TYPE
out_data[109] <= mem[0][109].DB_MAX_OUTPUT_PORT_TYPE
out_data[110] <= mem[0][110].DB_MAX_OUTPUT_PORT_TYPE
out_data[111] <= mem[0][111].DB_MAX_OUTPUT_PORT_TYPE
out_data[112] <= mem[0][112].DB_MAX_OUTPUT_PORT_TYPE
out_data[113] <= mem[0][113].DB_MAX_OUTPUT_PORT_TYPE
out_data[114] <= mem[0][114].DB_MAX_OUTPUT_PORT_TYPE
out_data[115] <= mem[0][115].DB_MAX_OUTPUT_PORT_TYPE
out_data[116] <= mem[0][116].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= mem_used[0].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= mem[0][118].DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= mem[0][117].DB_MAX_OUTPUT_PORT_TYPE
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rdata_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
in_data[0] => mem.DATAB
in_data[0] => internal_out_payload.DATAB
in_data[1] => mem.DATAB
in_data[1] => internal_out_payload.DATAB
in_data[2] => mem.DATAB
in_data[2] => internal_out_payload.DATAB
in_data[3] => mem.DATAB
in_data[3] => internal_out_payload.DATAB
in_data[4] => mem.DATAB
in_data[4] => internal_out_payload.DATAB
in_data[5] => mem.DATAB
in_data[5] => internal_out_payload.DATAB
in_data[6] => mem.DATAB
in_data[6] => internal_out_payload.DATAB
in_data[7] => mem.DATAB
in_data[7] => internal_out_payload.DATAB
in_data[8] => mem.DATAB
in_data[8] => internal_out_payload.DATAB
in_data[9] => mem.DATAB
in_data[9] => internal_out_payload.DATAB
in_data[10] => mem.DATAB
in_data[10] => internal_out_payload.DATAB
in_data[11] => mem.DATAB
in_data[11] => internal_out_payload.DATAB
in_data[12] => mem.DATAB
in_data[12] => internal_out_payload.DATAB
in_data[13] => mem.DATAB
in_data[13] => internal_out_payload.DATAB
in_data[14] => mem.DATAB
in_data[14] => internal_out_payload.DATAB
in_data[15] => mem.DATAB
in_data[15] => internal_out_payload.DATAB
in_data[16] => mem.DATAB
in_data[16] => internal_out_payload.DATAB
in_data[17] => mem.DATAB
in_data[17] => internal_out_payload.DATAB
in_data[18] => mem.DATAB
in_data[18] => internal_out_payload.DATAB
in_data[19] => mem.DATAB
in_data[19] => internal_out_payload.DATAB
in_data[20] => mem.DATAB
in_data[20] => internal_out_payload.DATAB
in_data[21] => mem.DATAB
in_data[21] => internal_out_payload.DATAB
in_data[22] => mem.DATAB
in_data[22] => internal_out_payload.DATAB
in_data[23] => mem.DATAB
in_data[23] => internal_out_payload.DATAB
in_data[24] => mem.DATAB
in_data[24] => internal_out_payload.DATAB
in_data[25] => mem.DATAB
in_data[25] => internal_out_payload.DATAB
in_data[26] => mem.DATAB
in_data[26] => internal_out_payload.DATAB
in_data[27] => mem.DATAB
in_data[27] => internal_out_payload.DATAB
in_data[28] => mem.DATAB
in_data[28] => internal_out_payload.DATAB
in_data[29] => mem.DATAB
in_data[29] => internal_out_payload.DATAB
in_data[30] => mem.DATAB
in_data[30] => internal_out_payload.DATAB
in_data[31] => mem.DATAB
in_data[31] => internal_out_payload.DATAB
in_data[32] => mem.DATAB
in_data[32] => internal_out_payload.DATAB
in_data[33] => mem.DATAB
in_data[33] => internal_out_payload.DATAB
in_valid => write.IN1
in_valid => always4.IN1
in_valid => empty.IN1
in_startofpacket => ~NO_FANOUT~
in_endofpacket => ~NO_FANOUT~
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= empty.DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= <GND>
out_endofpacket <= <GND>
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sw_s1_agent
clk => clk.IN1
reset => reset.IN1
m0_address[0] <= <GND>
m0_address[1] <= <GND>
m0_address[2] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
m0_address[3] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
m0_address[4] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
m0_address[5] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
m0_address[6] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
m0_address[7] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
m0_address[8] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
m0_address[9] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
m0_address[10] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
m0_address[11] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
m0_address[12] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
m0_address[13] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
m0_address[14] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
m0_address[15] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
m0_address[16] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
m0_address[17] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
m0_address[18] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
m0_address[19] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
m0_address[20] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[0] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[1] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[2] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[0] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[1] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[2] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[3] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
m0_read <= m0_read.DB_MAX_OUTPUT_PORT_TYPE
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_readdata[16] => rdata_fifo_src_data[16].DATAIN
m0_readdata[17] => rdata_fifo_src_data[17].DATAIN
m0_readdata[18] => rdata_fifo_src_data[18].DATAIN
m0_readdata[19] => rdata_fifo_src_data[19].DATAIN
m0_readdata[20] => rdata_fifo_src_data[20].DATAIN
m0_readdata[21] => rdata_fifo_src_data[21].DATAIN
m0_readdata[22] => rdata_fifo_src_data[22].DATAIN
m0_readdata[23] => rdata_fifo_src_data[23].DATAIN
m0_readdata[24] => rdata_fifo_src_data[24].DATAIN
m0_readdata[25] => rdata_fifo_src_data[25].DATAIN
m0_readdata[26] => rdata_fifo_src_data[26].DATAIN
m0_readdata[27] => rdata_fifo_src_data[27].DATAIN
m0_readdata[28] => rdata_fifo_src_data[28].DATAIN
m0_readdata[29] => rdata_fifo_src_data[29].DATAIN
m0_readdata[30] => rdata_fifo_src_data[30].DATAIN
m0_readdata[31] => rdata_fifo_src_data[31].DATAIN
m0_waitrequest => cp_ready.IN1
m0_write <= m0_write.DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[0] <= cp_data[0].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[1] <= cp_data[1].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[2] <= cp_data[2].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[3] <= cp_data[3].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[4] <= cp_data[4].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[5] <= cp_data[5].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[6] <= cp_data[6].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[7] <= cp_data[7].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[8] <= cp_data[8].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[9] <= cp_data[9].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[10] <= cp_data[10].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[11] <= cp_data[11].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[12] <= cp_data[12].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[13] <= cp_data[13].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[14] <= cp_data[14].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[15] <= cp_data[15].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[16] <= cp_data[16].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[17] <= cp_data[17].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[18] <= cp_data[18].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[19] <= cp_data[19].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[20] <= cp_data[20].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[21] <= cp_data[21].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[22] <= cp_data[22].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[23] <= cp_data[23].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[24] <= cp_data[24].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[25] <= cp_data[25].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[26] <= cp_data[26].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[27] <= cp_data[27].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[28] <= cp_data[28].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[29] <= cp_data[29].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[30] <= cp_data[30].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[31] <= cp_data[31].DB_MAX_OUTPUT_PORT_TYPE
m0_readdatavalid => rdata_fifo_src_valid.IN0
m0_debugaccess <= cp_data[104].DB_MAX_OUTPUT_PORT_TYPE
m0_lock <= m0_lock.DB_MAX_OUTPUT_PORT_TYPE
m0_response[0] => rdata_fifo_src_data[32].DATAIN
m0_response[1] => rdata_fifo_src_data[33].DATAIN
m0_writeresponsevalid => rdata_fifo_src_valid.IN1
rf_source_data[0] <= <GND>
rf_source_data[1] <= <GND>
rf_source_data[2] <= <GND>
rf_source_data[3] <= <GND>
rf_source_data[4] <= <GND>
rf_source_data[5] <= <GND>
rf_source_data[6] <= <GND>
rf_source_data[7] <= <GND>
rf_source_data[8] <= <GND>
rf_source_data[9] <= <GND>
rf_source_data[10] <= <GND>
rf_source_data[11] <= <GND>
rf_source_data[12] <= <GND>
rf_source_data[13] <= <GND>
rf_source_data[14] <= <GND>
rf_source_data[15] <= <GND>
rf_source_data[16] <= <GND>
rf_source_data[17] <= <GND>
rf_source_data[18] <= <GND>
rf_source_data[19] <= <GND>
rf_source_data[20] <= <GND>
rf_source_data[21] <= <GND>
rf_source_data[22] <= <GND>
rf_source_data[23] <= <GND>
rf_source_data[24] <= <GND>
rf_source_data[25] <= <GND>
rf_source_data[26] <= <GND>
rf_source_data[27] <= <GND>
rf_source_data[28] <= <GND>
rf_source_data[29] <= <GND>
rf_source_data[30] <= <GND>
rf_source_data[31] <= <GND>
rf_source_data[32] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[33] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[34] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[35] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[36] <= cp_data[36].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[37] <= cp_data[37].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[38] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[39] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[40] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[41] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[42] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[43] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[44] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[45] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[46] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[47] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[48] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[49] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[50] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[51] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[52] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[53] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[54] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[55] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[56] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[57] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[58] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[59] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[60] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[61] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[62] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[63] <= cp_data[63].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[64] <= cp_data[64].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[65] <= cp_data[65].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[66] <= cp_data[66].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[67] <= cp_data[67].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[68] <= cp_data[68].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[69] <= cp_data[69].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[70] <= cp_data[70].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[71] <= cp_data[71].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[72] <= cp_data[72].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[73] <= cp_data[73].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[74] <= cp_data[74].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[75] <= cp_data[75].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[76] <= cp_data[76].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[77] <= cp_data[77].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[78] <= cp_data[78].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[79] <= cp_data[79].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[80] <= cp_data[80].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[81] <= cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[82] <= cp_data[82].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[83] <= cp_data[83].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[84] <= cp_data[84].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[85] <= cp_data[85].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[86] <= cp_data[86].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[87] <= cp_data[87].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[88] <= cp_data[88].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[89] <= cp_data[89].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[90] <= cp_data[90].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[91] <= cp_data[91].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[92] <= cp_data[92].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[93] <= cp_data[93].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[94] <= cp_data[94].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[95] <= cp_data[95].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[96] <= cp_data[96].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[97] <= cp_data[97].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[98] <= cp_data[98].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[99] <= cp_data[99].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[100] <= cp_data[100].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[101] <= cp_data[101].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[102] <= cp_data[102].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[103] <= cp_data[103].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[104] <= cp_data[104].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[105] <= <GND>
rf_source_data[106] <= <GND>
rf_source_data[107] <= cp_data[107].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[108] <= cp_data[108].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[109] <= cp_data[109].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[110] <= cp_data[110].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[111] <= cp_data[111].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[112] <= cp_data[112].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[113] <= cp_data[113].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[114] <= cp_data[114].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[115] <= cp_data[115].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[116] <= needs_response_synthesis.DB_MAX_OUTPUT_PORT_TYPE
rf_source_valid <= rf_source_valid.DB_MAX_OUTPUT_PORT_TYPE
rf_source_startofpacket <= cp_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_endofpacket <= cp_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_read.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => ~NO_FANOUT~
rf_sink_data[17] => ~NO_FANOUT~
rf_sink_data[18] => ~NO_FANOUT~
rf_sink_data[19] => ~NO_FANOUT~
rf_sink_data[20] => ~NO_FANOUT~
rf_sink_data[21] => ~NO_FANOUT~
rf_sink_data[22] => ~NO_FANOUT~
rf_sink_data[23] => ~NO_FANOUT~
rf_sink_data[24] => ~NO_FANOUT~
rf_sink_data[25] => ~NO_FANOUT~
rf_sink_data[26] => ~NO_FANOUT~
rf_sink_data[27] => ~NO_FANOUT~
rf_sink_data[28] => ~NO_FANOUT~
rf_sink_data[29] => ~NO_FANOUT~
rf_sink_data[30] => ~NO_FANOUT~
rf_sink_data[31] => ~NO_FANOUT~
rf_sink_data[32] => rp_data[32].DATAIN
rf_sink_data[33] => rp_data[33].DATAIN
rf_sink_data[34] => rp_data[34].DATAIN
rf_sink_data[35] => rp_data[35].DATAIN
rf_sink_data[36] => rf_sink_addr[0].IN1
rf_sink_data[37] => rf_sink_addr[1].IN1
rf_sink_data[38] => rf_sink_addr[2].IN1
rf_sink_data[39] => rf_sink_addr[3].IN1
rf_sink_data[40] => rf_sink_addr[4].IN1
rf_sink_data[41] => rf_sink_addr[5].IN1
rf_sink_data[42] => rf_sink_addr[6].IN1
rf_sink_data[43] => rf_sink_addr[7].IN1
rf_sink_data[44] => rf_sink_addr[8].IN1
rf_sink_data[45] => rf_sink_addr[9].IN1
rf_sink_data[46] => rf_sink_addr[10].IN1
rf_sink_data[47] => rf_sink_addr[11].IN1
rf_sink_data[48] => rf_sink_addr[12].IN1
rf_sink_data[49] => rf_sink_addr[13].IN1
rf_sink_data[50] => rf_sink_addr[14].IN1
rf_sink_data[51] => rf_sink_addr[15].IN1
rf_sink_data[52] => rf_sink_addr[16].IN1
rf_sink_data[53] => rf_sink_addr[17].IN1
rf_sink_data[54] => rf_sink_addr[18].IN1
rf_sink_data[55] => rf_sink_addr[19].IN1
rf_sink_data[56] => rf_sink_addr[20].IN1
rf_sink_data[57] => rf_sink_compressed.IN1
rf_sink_data[58] => rp_data[58].DATAIN
rf_sink_data[59] => comb.OUTPUTSELECT
rf_sink_data[59] => rp_data[59].DATAIN
rf_sink_data[60] => rp_data.IN0
rf_sink_data[61] => rp_data[61].DATAIN
rf_sink_data[62] => rp_data[62].DATAIN
rf_sink_data[63] => rf_sink_byte_cnt[0].IN1
rf_sink_data[64] => rf_sink_byte_cnt[1].IN1
rf_sink_data[65] => rf_sink_byte_cnt[2].IN1
rf_sink_data[66] => rf_sink_byte_cnt[3].IN1
rf_sink_data[67] => rf_sink_byte_cnt[4].IN1
rf_sink_data[68] => rf_sink_byte_cnt[5].IN1
rf_sink_data[69] => rf_sink_byte_cnt[6].IN1
rf_sink_data[70] => rf_sink_burstwrap[0].IN1
rf_sink_data[71] => rf_sink_burstwrap[1].IN1
rf_sink_data[72] => rf_sink_burstwrap[2].IN1
rf_sink_data[73] => rf_sink_burstwrap[3].IN1
rf_sink_data[74] => rf_sink_burstwrap[4].IN1
rf_sink_data[75] => rf_sink_burstwrap[5].IN1
rf_sink_data[76] => rf_sink_burstwrap[6].IN1
rf_sink_data[77] => rf_sink_burstsize[0].IN1
rf_sink_data[78] => rf_sink_burstsize[1].IN1
rf_sink_data[79] => rf_sink_burstsize[2].IN1
rf_sink_data[80] => rp_data[80].DATAIN
rf_sink_data[81] => rp_data[81].DATAIN
rf_sink_data[82] => rp_data[82].DATAIN
rf_sink_data[83] => rp_data[83].DATAIN
rf_sink_data[84] => rp_data[84].DATAIN
rf_sink_data[85] => rp_data[85].DATAIN
rf_sink_data[86] => rp_data[89].DATAIN
rf_sink_data[87] => rp_data[90].DATAIN
rf_sink_data[88] => rp_data[91].DATAIN
rf_sink_data[89] => rp_data[86].DATAIN
rf_sink_data[90] => rp_data[87].DATAIN
rf_sink_data[91] => rp_data[88].DATAIN
rf_sink_data[92] => rp_data[92].DATAIN
rf_sink_data[93] => rp_data[93].DATAIN
rf_sink_data[94] => rp_data[94].DATAIN
rf_sink_data[95] => rp_data[95].DATAIN
rf_sink_data[96] => rp_data[96].DATAIN
rf_sink_data[97] => rp_data[97].DATAIN
rf_sink_data[98] => rp_data[98].DATAIN
rf_sink_data[99] => rp_data[99].DATAIN
rf_sink_data[100] => rp_data[100].DATAIN
rf_sink_data[101] => rp_data[101].DATAIN
rf_sink_data[102] => rp_data[102].DATAIN
rf_sink_data[103] => rp_data[103].DATAIN
rf_sink_data[104] => rp_data[104].DATAIN
rf_sink_data[105] => rp_data[105].DATAIN
rf_sink_data[106] => rp_data[106].DATAIN
rf_sink_data[107] => rp_data[107].DATAIN
rf_sink_data[108] => rp_data[108].DATAIN
rf_sink_data[109] => rp_data[109].DATAIN
rf_sink_data[110] => rp_data[110].DATAIN
rf_sink_data[111] => ~NO_FANOUT~
rf_sink_data[112] => ~NO_FANOUT~
rf_sink_data[113] => rp_data[113].DATAIN
rf_sink_data[114] => rp_data[114].DATAIN
rf_sink_data[115] => rp_data[115].DATAIN
rf_sink_data[116] => current_response.OUTPUTSELECT
rf_sink_data[116] => current_response.OUTPUTSELECT
rf_sink_data[116] => rdata_fifo_sink_ready.IN0
rf_sink_data[116] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => comb.DATAA
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rf_sink_ready <= altera_merlin_burst_uncompressor:uncompressor.sink_ready
rdata_fifo_src_data[0] <= m0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[1] <= m0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[2] <= m0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[3] <= m0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[4] <= m0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[5] <= m0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[6] <= m0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[7] <= m0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[8] <= m0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[9] <= m0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[10] <= m0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[11] <= m0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[12] <= m0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[13] <= m0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[14] <= m0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[15] <= m0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[16] <= m0_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[17] <= m0_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[18] <= m0_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[19] <= m0_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[20] <= m0_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[21] <= m0_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[22] <= m0_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[23] <= m0_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[24] <= m0_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[25] <= m0_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[26] <= m0_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[27] <= m0_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[28] <= m0_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[29] <= m0_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[30] <= m0_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[31] <= m0_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[32] <= m0_response[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[33] <= m0_response[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_valid <= rdata_fifo_src_valid.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => rp_data[16].DATAIN
rdata_fifo_sink_data[17] => rp_data[17].DATAIN
rdata_fifo_sink_data[18] => rp_data[18].DATAIN
rdata_fifo_sink_data[19] => rp_data[19].DATAIN
rdata_fifo_sink_data[20] => rp_data[20].DATAIN
rdata_fifo_sink_data[21] => rp_data[21].DATAIN
rdata_fifo_sink_data[22] => rp_data[22].DATAIN
rdata_fifo_sink_data[23] => rp_data[23].DATAIN
rdata_fifo_sink_data[24] => rp_data[24].DATAIN
rdata_fifo_sink_data[25] => rp_data[25].DATAIN
rdata_fifo_sink_data[26] => rp_data[26].DATAIN
rdata_fifo_sink_data[27] => rp_data[27].DATAIN
rdata_fifo_sink_data[28] => rp_data[28].DATAIN
rdata_fifo_sink_data[29] => rp_data[29].DATAIN
rdata_fifo_sink_data[30] => rp_data[30].DATAIN
rdata_fifo_sink_data[31] => rp_data[31].DATAIN
rdata_fifo_sink_data[32] => current_response.DATAA
rdata_fifo_sink_data[33] => current_response.DATAA
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
rdata_fifo_sink_ready <= rdata_fifo_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_ready <= cp_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => m0_writedata[16].DATAIN
cp_data[17] => m0_writedata[17].DATAIN
cp_data[18] => m0_writedata[18].DATAIN
cp_data[19] => m0_writedata[19].DATAIN
cp_data[20] => m0_writedata[20].DATAIN
cp_data[21] => m0_writedata[21].DATAIN
cp_data[22] => m0_writedata[22].DATAIN
cp_data[23] => m0_writedata[23].DATAIN
cp_data[24] => m0_writedata[24].DATAIN
cp_data[25] => m0_writedata[25].DATAIN
cp_data[26] => m0_writedata[26].DATAIN
cp_data[27] => m0_writedata[27].DATAIN
cp_data[28] => m0_writedata[28].DATAIN
cp_data[29] => m0_writedata[29].DATAIN
cp_data[30] => m0_writedata[30].DATAIN
cp_data[31] => m0_writedata[31].DATAIN
cp_data[32] => WideOr0.IN0
cp_data[32] => m0_byteenable[0].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[33] => WideOr0.IN1
cp_data[33] => m0_byteenable[1].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[34] => WideOr0.IN2
cp_data[34] => m0_byteenable[2].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[35] => WideOr0.IN3
cp_data[35] => m0_byteenable[3].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[2].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[3].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[4].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[5].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[6].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[7].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[8].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[9].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[10].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[11].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[12].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[13].DATAIN
cp_data[50] => rf_source_data[50].DATAIN
cp_data[50] => m0_address[14].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => m0_address[15].DATAIN
cp_data[52] => rf_source_data[52].DATAIN
cp_data[52] => m0_address[16].DATAIN
cp_data[53] => rf_source_data[53].DATAIN
cp_data[53] => m0_address[17].DATAIN
cp_data[54] => rf_source_data[54].DATAIN
cp_data[54] => m0_address[18].DATAIN
cp_data[55] => rf_source_data[55].DATAIN
cp_data[55] => m0_address[19].DATAIN
cp_data[56] => rf_source_data[56].DATAIN
cp_data[56] => m0_address[20].DATAIN
cp_data[57] => local_compressed_read.IN1
cp_data[57] => rf_source_data[57].DATAIN
cp_data[58] => rf_source_data[58].DATAIN
cp_data[58] => comb.IN1
cp_data[59] => local_write.IN1
cp_data[59] => rf_source_data[59].DATAIN
cp_data[60] => local_read.IN1
cp_data[60] => rf_source_data[60].DATAIN
cp_data[61] => local_lock.IN1
cp_data[61] => rf_source_data[61].DATAIN
cp_data[62] => rf_source_data[62].DATAIN
cp_data[63] => m0_burstcount.DATAA
cp_data[63] => rf_source_data[63].DATAIN
cp_data[64] => m0_burstcount.DATAA
cp_data[64] => rf_source_data[64].DATAIN
cp_data[65] => m0_burstcount.DATAA
cp_data[65] => rf_source_data[65].DATAIN
cp_data[66] => rf_source_data[66].DATAIN
cp_data[67] => rf_source_data[67].DATAIN
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => rf_source_data[69].DATAIN
cp_data[70] => rf_source_data[70].DATAIN
cp_data[71] => rf_source_data[71].DATAIN
cp_data[72] => rf_source_data[72].DATAIN
cp_data[73] => rf_source_data[73].DATAIN
cp_data[74] => rf_source_data[74].DATAIN
cp_data[75] => rf_source_data[75].DATAIN
cp_data[76] => rf_source_data[76].DATAIN
cp_data[77] => rf_source_data[77].DATAIN
cp_data[78] => rf_source_data[78].DATAIN
cp_data[79] => rf_source_data[79].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[81] => rf_source_data[81].DATAIN
cp_data[82] => rf_source_data[82].DATAIN
cp_data[83] => rf_source_data[83].DATAIN
cp_data[84] => rf_source_data[84].DATAIN
cp_data[85] => rf_source_data[85].DATAIN
cp_data[86] => rf_source_data[86].DATAIN
cp_data[87] => rf_source_data[87].DATAIN
cp_data[88] => rf_source_data[88].DATAIN
cp_data[89] => rf_source_data[89].DATAIN
cp_data[90] => rf_source_data[90].DATAIN
cp_data[91] => rf_source_data[91].DATAIN
cp_data[92] => rf_source_data[92].DATAIN
cp_data[93] => rf_source_data[93].DATAIN
cp_data[94] => rf_source_data[94].DATAIN
cp_data[95] => rf_source_data[95].DATAIN
cp_data[96] => rf_source_data[96].DATAIN
cp_data[97] => rf_source_data[97].DATAIN
cp_data[98] => rf_source_data[98].DATAIN
cp_data[99] => rf_source_data[99].DATAIN
cp_data[100] => rf_source_data[100].DATAIN
cp_data[101] => rf_source_data[101].DATAIN
cp_data[102] => rf_source_data[102].DATAIN
cp_data[103] => rf_source_data[103].DATAIN
cp_data[104] => rf_source_data[104].DATAIN
cp_data[104] => m0_debugaccess.DATAIN
cp_data[105] => ~NO_FANOUT~
cp_data[106] => ~NO_FANOUT~
cp_data[107] => rf_source_data[107].DATAIN
cp_data[108] => rf_source_data[108].DATAIN
cp_data[109] => rf_source_data[109].DATAIN
cp_data[110] => rf_source_data[110].DATAIN
cp_data[111] => rf_source_data[111].DATAIN
cp_data[112] => rf_source_data[112].DATAIN
cp_data[113] => rf_source_data[113].DATAIN
cp_data[114] => rf_source_data[114].DATAIN
cp_data[115] => rf_source_data[115].DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_channel[2] => ~NO_FANOUT~
cp_channel[3] => ~NO_FANOUT~
cp_channel[4] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => rp_ready.IN1
rp_valid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
rp_data[0] <= rdata_fifo_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rp_data[1] <= rdata_fifo_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rp_data[2] <= rdata_fifo_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rp_data[3] <= rdata_fifo_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rp_data[4] <= rdata_fifo_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rp_data[5] <= rdata_fifo_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rp_data[6] <= rdata_fifo_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rp_data[7] <= rdata_fifo_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rp_data[8] <= rdata_fifo_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rp_data[9] <= rdata_fifo_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rp_data[10] <= rdata_fifo_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rp_data[11] <= rdata_fifo_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rp_data[12] <= rdata_fifo_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rp_data[13] <= rdata_fifo_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rp_data[14] <= rdata_fifo_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rp_data[15] <= rdata_fifo_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rp_data[16] <= rdata_fifo_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rp_data[17] <= rdata_fifo_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rp_data[18] <= rdata_fifo_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
rp_data[19] <= rdata_fifo_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
rp_data[20] <= rdata_fifo_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
rp_data[21] <= rdata_fifo_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
rp_data[22] <= rdata_fifo_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
rp_data[23] <= rdata_fifo_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
rp_data[24] <= rdata_fifo_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
rp_data[25] <= rdata_fifo_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
rp_data[26] <= rdata_fifo_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
rp_data[27] <= rdata_fifo_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
rp_data[28] <= rdata_fifo_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
rp_data[29] <= rdata_fifo_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
rp_data[30] <= rdata_fifo_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
rp_data[31] <= rdata_fifo_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
rp_data[32] <= rf_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rp_data[33] <= rf_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rp_data[34] <= rf_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
rp_data[35] <= rf_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
rp_data[36] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[37] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[38] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[39] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[40] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[41] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[42] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[43] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[44] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[45] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[46] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[47] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[48] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[49] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[50] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[51] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[52] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[53] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[54] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[55] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[56] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[57] <= altera_merlin_burst_uncompressor:uncompressor.source_is_compressed
rp_data[58] <= rf_sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
rp_data[59] <= rf_sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
rp_data[60] <= rp_data.DB_MAX_OUTPUT_PORT_TYPE
rp_data[61] <= rf_sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
rp_data[62] <= rf_sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
rp_data[63] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[64] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[65] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[66] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[67] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[68] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[69] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[70] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[71] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[72] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[73] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[74] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[75] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[76] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[77] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[78] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[79] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[80] <= rf_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
rp_data[81] <= rf_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
rp_data[82] <= rf_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
rp_data[83] <= rf_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
rp_data[84] <= rf_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
rp_data[85] <= rf_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
rp_data[86] <= rf_sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
rp_data[87] <= rf_sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
rp_data[88] <= rf_sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
rp_data[89] <= rf_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
rp_data[90] <= rf_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
rp_data[91] <= rf_sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
rp_data[92] <= rf_sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
rp_data[93] <= rf_sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
rp_data[94] <= rf_sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
rp_data[95] <= rf_sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
rp_data[96] <= rf_sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
rp_data[97] <= rf_sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
rp_data[98] <= rf_sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
rp_data[99] <= rf_sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
rp_data[100] <= rf_sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
rp_data[101] <= rf_sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
rp_data[102] <= rf_sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
rp_data[103] <= rf_sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
rp_data[104] <= rf_sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
rp_data[105] <= rf_sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
rp_data[106] <= rf_sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
rp_data[107] <= rf_sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
rp_data[108] <= rf_sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
rp_data[109] <= rf_sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
rp_data[110] <= rf_sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
rp_data[111] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[112] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[113] <= rf_sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
rp_data[114] <= rf_sink_data[114].DB_MAX_OUTPUT_PORT_TYPE
rp_data[115] <= rf_sink_data[115].DB_MAX_OUTPUT_PORT_TYPE
rp_startofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_startofpacket
rp_endofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_endofpacket


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_offset[17].CLK
clk => burst_uncompress_address_offset[18].CLK
clk => burst_uncompress_address_offset[19].CLK
clk => burst_uncompress_address_offset[20].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_address_base[17].CLK
clk => burst_uncompress_address_base[18].CLK
clk => burst_uncompress_address_base[19].CLK
clk => burst_uncompress_address_base[20].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_byte_counter[3].CLK
clk => burst_uncompress_byte_counter[4].CLK
clk => burst_uncompress_byte_counter[5].CLK
clk => burst_uncompress_byte_counter[6].CLK
clk => burst_uncompress_byte_counter[7].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_offset[17].ACLR
reset => burst_uncompress_address_offset[18].ACLR
reset => burst_uncompress_address_offset[19].ACLR
reset => burst_uncompress_address_offset[20].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_address_base[17].ACLR
reset => burst_uncompress_address_base[18].ACLR
reset => burst_uncompress_address_base[19].ACLR
reset => burst_uncompress_address_base[20].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_byte_counter[3].ACLR
reset => burst_uncompress_byte_counter[4].ACLR
reset => burst_uncompress_byte_counter[5].ACLR
reset => burst_uncompress_byte_counter[6].ACLR
reset => burst_uncompress_byte_counter[7].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_addr[17] => burst_uncompress_address_base.IN0
sink_addr[17] => comb.DATAB
sink_addr[17] => source_addr.DATAB
sink_addr[18] => burst_uncompress_address_base.IN0
sink_addr[18] => comb.DATAB
sink_addr[18] => source_addr.DATAB
sink_addr[19] => burst_uncompress_address_base.IN0
sink_addr[19] => comb.DATAB
sink_addr[19] => source_addr.DATAB
sink_addr[20] => burst_uncompress_address_base.IN0
sink_addr[20] => comb.DATAB
sink_addr[20] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[1] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[1] => source_burstwrap[1].DATAIN
sink_burstwrap[1] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[2] => source_burstwrap[2].DATAIN
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[3] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[3] => source_burstwrap[3].DATAIN
sink_burstwrap[3] => burst_uncompress_address_base.IN1
sink_burstwrap[4] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[4] => source_burstwrap[4].DATAIN
sink_burstwrap[4] => burst_uncompress_address_base.IN1
sink_burstwrap[5] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[5] => source_burstwrap[5].DATAIN
sink_burstwrap[5] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[20].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[19].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[18].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[17].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[6] => source_burstwrap[6].DATAIN
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN14
sink_byte_cnt[0] => Equal1.IN5
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN13
sink_byte_cnt[1] => Equal1.IN4
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN12
sink_byte_cnt[2] => Equal1.IN6
sink_byte_cnt[3] => source_byte_cnt.DATAB
sink_byte_cnt[3] => Add1.IN11
sink_byte_cnt[3] => Equal1.IN3
sink_byte_cnt[4] => source_byte_cnt.DATAB
sink_byte_cnt[4] => Add1.IN10
sink_byte_cnt[4] => Equal1.IN2
sink_byte_cnt[5] => source_byte_cnt.DATAB
sink_byte_cnt[5] => Add1.IN9
sink_byte_cnt[5] => Equal1.IN1
sink_byte_cnt[6] => source_byte_cnt.DATAB
sink_byte_cnt[6] => Add1.IN8
sink_byte_cnt[6] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
sink_burstsize[0] => Decoder0.IN2
sink_burstsize[0] => source_burstsize[0].DATAIN
sink_burstsize[1] => Decoder0.IN1
sink_burstsize[1] => source_burstsize[1].DATAIN
sink_burstsize[2] => Decoder0.IN0
sink_burstsize[2] => source_burstsize[2].DATAIN
source_startofpacket <= source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_endofpacket <= source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_ready => always1.IN1
source_ready => sink_ready.IN1
source_addr[0] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[1] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[2] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[3] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[4] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[5] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[6] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[7] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[8] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[9] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[10] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[11] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[12] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[13] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[14] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[15] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[16] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[17] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[18] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[19] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[20] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[0] <= sink_burstwrap[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[1] <= sink_burstwrap[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[2] <= sink_burstwrap[2].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[3] <= sink_burstwrap[3].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[4] <= sink_burstwrap[4].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[5] <= sink_burstwrap[5].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[6] <= sink_burstwrap[6].DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[0] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[1] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[2] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[3] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[4] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[5] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[6] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_is_compressed <= <GND>
source_burstsize[0] <= sink_burstsize[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[1] <= sink_burstsize[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[2] <= sink_burstsize[2].DB_MAX_OUTPUT_PORT_TYPE


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[1][86].CLK
clk => mem[1][87].CLK
clk => mem[1][88].CLK
clk => mem[1][89].CLK
clk => mem[1][90].CLK
clk => mem[1][91].CLK
clk => mem[1][92].CLK
clk => mem[1][93].CLK
clk => mem[1][94].CLK
clk => mem[1][95].CLK
clk => mem[1][96].CLK
clk => mem[1][97].CLK
clk => mem[1][98].CLK
clk => mem[1][99].CLK
clk => mem[1][100].CLK
clk => mem[1][101].CLK
clk => mem[1][102].CLK
clk => mem[1][103].CLK
clk => mem[1][104].CLK
clk => mem[1][105].CLK
clk => mem[1][106].CLK
clk => mem[1][107].CLK
clk => mem[1][108].CLK
clk => mem[1][109].CLK
clk => mem[1][110].CLK
clk => mem[1][111].CLK
clk => mem[1][112].CLK
clk => mem[1][113].CLK
clk => mem[1][114].CLK
clk => mem[1][115].CLK
clk => mem[1][116].CLK
clk => mem[1][117].CLK
clk => mem[1][118].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
clk => mem[0][86].CLK
clk => mem[0][87].CLK
clk => mem[0][88].CLK
clk => mem[0][89].CLK
clk => mem[0][90].CLK
clk => mem[0][91].CLK
clk => mem[0][92].CLK
clk => mem[0][93].CLK
clk => mem[0][94].CLK
clk => mem[0][95].CLK
clk => mem[0][96].CLK
clk => mem[0][97].CLK
clk => mem[0][98].CLK
clk => mem[0][99].CLK
clk => mem[0][100].CLK
clk => mem[0][101].CLK
clk => mem[0][102].CLK
clk => mem[0][103].CLK
clk => mem[0][104].CLK
clk => mem[0][105].CLK
clk => mem[0][106].CLK
clk => mem[0][107].CLK
clk => mem[0][108].CLK
clk => mem[0][109].CLK
clk => mem[0][110].CLK
clk => mem[0][111].CLK
clk => mem[0][112].CLK
clk => mem[0][113].CLK
clk => mem[0][114].CLK
clk => mem[0][115].CLK
clk => mem[0][116].CLK
clk => mem[0][117].CLK
clk => mem[0][118].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[1][86].ACLR
reset => mem[1][87].ACLR
reset => mem[1][88].ACLR
reset => mem[1][89].ACLR
reset => mem[1][90].ACLR
reset => mem[1][91].ACLR
reset => mem[1][92].ACLR
reset => mem[1][93].ACLR
reset => mem[1][94].ACLR
reset => mem[1][95].ACLR
reset => mem[1][96].ACLR
reset => mem[1][97].ACLR
reset => mem[1][98].ACLR
reset => mem[1][99].ACLR
reset => mem[1][100].ACLR
reset => mem[1][101].ACLR
reset => mem[1][102].ACLR
reset => mem[1][103].ACLR
reset => mem[1][104].ACLR
reset => mem[1][105].ACLR
reset => mem[1][106].ACLR
reset => mem[1][107].ACLR
reset => mem[1][108].ACLR
reset => mem[1][109].ACLR
reset => mem[1][110].ACLR
reset => mem[1][111].ACLR
reset => mem[1][112].ACLR
reset => mem[1][113].ACLR
reset => mem[1][114].ACLR
reset => mem[1][115].ACLR
reset => mem[1][116].ACLR
reset => mem[1][117].ACLR
reset => mem[1][118].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
reset => mem[0][86].ACLR
reset => mem[0][87].ACLR
reset => mem[0][88].ACLR
reset => mem[0][89].ACLR
reset => mem[0][90].ACLR
reset => mem[0][91].ACLR
reset => mem[0][92].ACLR
reset => mem[0][93].ACLR
reset => mem[0][94].ACLR
reset => mem[0][95].ACLR
reset => mem[0][96].ACLR
reset => mem[0][97].ACLR
reset => mem[0][98].ACLR
reset => mem[0][99].ACLR
reset => mem[0][100].ACLR
reset => mem[0][101].ACLR
reset => mem[0][102].ACLR
reset => mem[0][103].ACLR
reset => mem[0][104].ACLR
reset => mem[0][105].ACLR
reset => mem[0][106].ACLR
reset => mem[0][107].ACLR
reset => mem[0][108].ACLR
reset => mem[0][109].ACLR
reset => mem[0][110].ACLR
reset => mem[0][111].ACLR
reset => mem[0][112].ACLR
reset => mem[0][113].ACLR
reset => mem[0][114].ACLR
reset => mem[0][115].ACLR
reset => mem[0][116].ACLR
reset => mem[0][117].ACLR
reset => mem[0][118].ACLR
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_data[84] => mem.DATAB
in_data[85] => mem.DATAB
in_data[86] => mem.DATAB
in_data[87] => mem.DATAB
in_data[88] => mem.DATAB
in_data[89] => mem.DATAB
in_data[90] => mem.DATAB
in_data[91] => mem.DATAB
in_data[92] => mem.DATAB
in_data[93] => mem.DATAB
in_data[94] => mem.DATAB
in_data[95] => mem.DATAB
in_data[96] => mem.DATAB
in_data[97] => mem.DATAB
in_data[98] => mem.DATAB
in_data[99] => mem.DATAB
in_data[100] => mem.DATAB
in_data[101] => mem.DATAB
in_data[102] => mem.DATAB
in_data[103] => mem.DATAB
in_data[104] => mem.DATAB
in_data[105] => mem.DATAB
in_data[106] => mem.DATAB
in_data[107] => mem.DATAB
in_data[108] => mem.DATAB
in_data[109] => mem.DATAB
in_data[110] => mem.DATAB
in_data[111] => mem.DATAB
in_data[112] => mem.DATAB
in_data[113] => mem.DATAB
in_data[114] => mem.DATAB
in_data[115] => mem.DATAB
in_data[116] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= mem[0][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= mem[0][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= mem[0][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= mem[0][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= mem[0][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= mem[0][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= mem[0][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= mem[0][7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= mem[0][8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= mem[0][9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= mem[0][10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= mem[0][11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= mem[0][12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= mem[0][13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= mem[0][14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= mem[0][15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= mem[0][16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= mem[0][17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= mem[0][18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= mem[0][19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= mem[0][20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= mem[0][21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= mem[0][22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= mem[0][23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= mem[0][24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= mem[0][25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= mem[0][26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= mem[0][27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= mem[0][28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= mem[0][29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= mem[0][30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= mem[0][31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= mem[0][32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= mem[0][33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= mem[0][34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= mem[0][35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= mem[0][36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= mem[0][37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= mem[0][38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= mem[0][39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= mem[0][40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= mem[0][41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= mem[0][42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= mem[0][43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= mem[0][44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= mem[0][45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= mem[0][46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= mem[0][47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= mem[0][48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= mem[0][49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= mem[0][50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= mem[0][51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= mem[0][52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= mem[0][53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= mem[0][54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= mem[0][55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= mem[0][56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= mem[0][57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= mem[0][58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= mem[0][59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= mem[0][60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= mem[0][61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= mem[0][62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= mem[0][63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= mem[0][64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= mem[0][65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= mem[0][66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= mem[0][67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= mem[0][68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= mem[0][69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= mem[0][70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= mem[0][71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= mem[0][72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= mem[0][73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= mem[0][74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= mem[0][75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= mem[0][76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= mem[0][77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= mem[0][78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= mem[0][79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= mem[0][80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= mem[0][81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= mem[0][82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= mem[0][83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= mem[0][84].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= mem[0][85].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= mem[0][86].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= mem[0][87].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= mem[0][88].DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= mem[0][89].DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= mem[0][90].DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= mem[0][91].DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= mem[0][92].DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= mem[0][93].DB_MAX_OUTPUT_PORT_TYPE
out_data[94] <= mem[0][94].DB_MAX_OUTPUT_PORT_TYPE
out_data[95] <= mem[0][95].DB_MAX_OUTPUT_PORT_TYPE
out_data[96] <= mem[0][96].DB_MAX_OUTPUT_PORT_TYPE
out_data[97] <= mem[0][97].DB_MAX_OUTPUT_PORT_TYPE
out_data[98] <= mem[0][98].DB_MAX_OUTPUT_PORT_TYPE
out_data[99] <= mem[0][99].DB_MAX_OUTPUT_PORT_TYPE
out_data[100] <= mem[0][100].DB_MAX_OUTPUT_PORT_TYPE
out_data[101] <= mem[0][101].DB_MAX_OUTPUT_PORT_TYPE
out_data[102] <= mem[0][102].DB_MAX_OUTPUT_PORT_TYPE
out_data[103] <= mem[0][103].DB_MAX_OUTPUT_PORT_TYPE
out_data[104] <= mem[0][104].DB_MAX_OUTPUT_PORT_TYPE
out_data[105] <= mem[0][105].DB_MAX_OUTPUT_PORT_TYPE
out_data[106] <= mem[0][106].DB_MAX_OUTPUT_PORT_TYPE
out_data[107] <= mem[0][107].DB_MAX_OUTPUT_PORT_TYPE
out_data[108] <= mem[0][108].DB_MAX_OUTPUT_PORT_TYPE
out_data[109] <= mem[0][109].DB_MAX_OUTPUT_PORT_TYPE
out_data[110] <= mem[0][110].DB_MAX_OUTPUT_PORT_TYPE
out_data[111] <= mem[0][111].DB_MAX_OUTPUT_PORT_TYPE
out_data[112] <= mem[0][112].DB_MAX_OUTPUT_PORT_TYPE
out_data[113] <= mem[0][113].DB_MAX_OUTPUT_PORT_TYPE
out_data[114] <= mem[0][114].DB_MAX_OUTPUT_PORT_TYPE
out_data[115] <= mem[0][115].DB_MAX_OUTPUT_PORT_TYPE
out_data[116] <= mem[0][116].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= mem_used[0].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= mem[0][118].DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= mem[0][117].DB_MAX_OUTPUT_PORT_TYPE
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rdata_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
in_data[0] => mem.DATAB
in_data[0] => internal_out_payload.DATAB
in_data[1] => mem.DATAB
in_data[1] => internal_out_payload.DATAB
in_data[2] => mem.DATAB
in_data[2] => internal_out_payload.DATAB
in_data[3] => mem.DATAB
in_data[3] => internal_out_payload.DATAB
in_data[4] => mem.DATAB
in_data[4] => internal_out_payload.DATAB
in_data[5] => mem.DATAB
in_data[5] => internal_out_payload.DATAB
in_data[6] => mem.DATAB
in_data[6] => internal_out_payload.DATAB
in_data[7] => mem.DATAB
in_data[7] => internal_out_payload.DATAB
in_data[8] => mem.DATAB
in_data[8] => internal_out_payload.DATAB
in_data[9] => mem.DATAB
in_data[9] => internal_out_payload.DATAB
in_data[10] => mem.DATAB
in_data[10] => internal_out_payload.DATAB
in_data[11] => mem.DATAB
in_data[11] => internal_out_payload.DATAB
in_data[12] => mem.DATAB
in_data[12] => internal_out_payload.DATAB
in_data[13] => mem.DATAB
in_data[13] => internal_out_payload.DATAB
in_data[14] => mem.DATAB
in_data[14] => internal_out_payload.DATAB
in_data[15] => mem.DATAB
in_data[15] => internal_out_payload.DATAB
in_data[16] => mem.DATAB
in_data[16] => internal_out_payload.DATAB
in_data[17] => mem.DATAB
in_data[17] => internal_out_payload.DATAB
in_data[18] => mem.DATAB
in_data[18] => internal_out_payload.DATAB
in_data[19] => mem.DATAB
in_data[19] => internal_out_payload.DATAB
in_data[20] => mem.DATAB
in_data[20] => internal_out_payload.DATAB
in_data[21] => mem.DATAB
in_data[21] => internal_out_payload.DATAB
in_data[22] => mem.DATAB
in_data[22] => internal_out_payload.DATAB
in_data[23] => mem.DATAB
in_data[23] => internal_out_payload.DATAB
in_data[24] => mem.DATAB
in_data[24] => internal_out_payload.DATAB
in_data[25] => mem.DATAB
in_data[25] => internal_out_payload.DATAB
in_data[26] => mem.DATAB
in_data[26] => internal_out_payload.DATAB
in_data[27] => mem.DATAB
in_data[27] => internal_out_payload.DATAB
in_data[28] => mem.DATAB
in_data[28] => internal_out_payload.DATAB
in_data[29] => mem.DATAB
in_data[29] => internal_out_payload.DATAB
in_data[30] => mem.DATAB
in_data[30] => internal_out_payload.DATAB
in_data[31] => mem.DATAB
in_data[31] => internal_out_payload.DATAB
in_data[32] => mem.DATAB
in_data[32] => internal_out_payload.DATAB
in_data[33] => mem.DATAB
in_data[33] => internal_out_payload.DATAB
in_valid => write.IN1
in_valid => always4.IN1
in_valid => empty.IN1
in_startofpacket => ~NO_FANOUT~
in_endofpacket => ~NO_FANOUT~
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= empty.DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= <GND>
out_endofpacket <= <GND>
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_vga_addr_s1_agent
clk => clk.IN1
reset => reset.IN1
m0_address[0] <= <GND>
m0_address[1] <= <GND>
m0_address[2] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
m0_address[3] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
m0_address[4] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
m0_address[5] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
m0_address[6] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
m0_address[7] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
m0_address[8] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
m0_address[9] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
m0_address[10] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
m0_address[11] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
m0_address[12] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
m0_address[13] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
m0_address[14] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
m0_address[15] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
m0_address[16] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
m0_address[17] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
m0_address[18] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
m0_address[19] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
m0_address[20] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[0] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[1] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[2] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[0] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[1] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[2] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[3] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
m0_read <= m0_read.DB_MAX_OUTPUT_PORT_TYPE
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_readdata[16] => rdata_fifo_src_data[16].DATAIN
m0_readdata[17] => rdata_fifo_src_data[17].DATAIN
m0_readdata[18] => rdata_fifo_src_data[18].DATAIN
m0_readdata[19] => rdata_fifo_src_data[19].DATAIN
m0_readdata[20] => rdata_fifo_src_data[20].DATAIN
m0_readdata[21] => rdata_fifo_src_data[21].DATAIN
m0_readdata[22] => rdata_fifo_src_data[22].DATAIN
m0_readdata[23] => rdata_fifo_src_data[23].DATAIN
m0_readdata[24] => rdata_fifo_src_data[24].DATAIN
m0_readdata[25] => rdata_fifo_src_data[25].DATAIN
m0_readdata[26] => rdata_fifo_src_data[26].DATAIN
m0_readdata[27] => rdata_fifo_src_data[27].DATAIN
m0_readdata[28] => rdata_fifo_src_data[28].DATAIN
m0_readdata[29] => rdata_fifo_src_data[29].DATAIN
m0_readdata[30] => rdata_fifo_src_data[30].DATAIN
m0_readdata[31] => rdata_fifo_src_data[31].DATAIN
m0_waitrequest => cp_ready.IN1
m0_write <= m0_write.DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[0] <= cp_data[0].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[1] <= cp_data[1].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[2] <= cp_data[2].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[3] <= cp_data[3].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[4] <= cp_data[4].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[5] <= cp_data[5].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[6] <= cp_data[6].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[7] <= cp_data[7].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[8] <= cp_data[8].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[9] <= cp_data[9].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[10] <= cp_data[10].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[11] <= cp_data[11].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[12] <= cp_data[12].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[13] <= cp_data[13].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[14] <= cp_data[14].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[15] <= cp_data[15].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[16] <= cp_data[16].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[17] <= cp_data[17].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[18] <= cp_data[18].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[19] <= cp_data[19].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[20] <= cp_data[20].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[21] <= cp_data[21].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[22] <= cp_data[22].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[23] <= cp_data[23].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[24] <= cp_data[24].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[25] <= cp_data[25].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[26] <= cp_data[26].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[27] <= cp_data[27].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[28] <= cp_data[28].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[29] <= cp_data[29].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[30] <= cp_data[30].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[31] <= cp_data[31].DB_MAX_OUTPUT_PORT_TYPE
m0_readdatavalid => rdata_fifo_src_valid.IN0
m0_debugaccess <= cp_data[104].DB_MAX_OUTPUT_PORT_TYPE
m0_lock <= m0_lock.DB_MAX_OUTPUT_PORT_TYPE
m0_response[0] => rdata_fifo_src_data[32].DATAIN
m0_response[1] => rdata_fifo_src_data[33].DATAIN
m0_writeresponsevalid => rdata_fifo_src_valid.IN1
rf_source_data[0] <= <GND>
rf_source_data[1] <= <GND>
rf_source_data[2] <= <GND>
rf_source_data[3] <= <GND>
rf_source_data[4] <= <GND>
rf_source_data[5] <= <GND>
rf_source_data[6] <= <GND>
rf_source_data[7] <= <GND>
rf_source_data[8] <= <GND>
rf_source_data[9] <= <GND>
rf_source_data[10] <= <GND>
rf_source_data[11] <= <GND>
rf_source_data[12] <= <GND>
rf_source_data[13] <= <GND>
rf_source_data[14] <= <GND>
rf_source_data[15] <= <GND>
rf_source_data[16] <= <GND>
rf_source_data[17] <= <GND>
rf_source_data[18] <= <GND>
rf_source_data[19] <= <GND>
rf_source_data[20] <= <GND>
rf_source_data[21] <= <GND>
rf_source_data[22] <= <GND>
rf_source_data[23] <= <GND>
rf_source_data[24] <= <GND>
rf_source_data[25] <= <GND>
rf_source_data[26] <= <GND>
rf_source_data[27] <= <GND>
rf_source_data[28] <= <GND>
rf_source_data[29] <= <GND>
rf_source_data[30] <= <GND>
rf_source_data[31] <= <GND>
rf_source_data[32] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[33] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[34] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[35] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[36] <= cp_data[36].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[37] <= cp_data[37].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[38] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[39] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[40] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[41] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[42] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[43] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[44] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[45] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[46] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[47] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[48] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[49] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[50] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[51] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[52] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[53] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[54] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[55] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[56] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[57] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[58] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[59] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[60] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[61] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[62] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[63] <= cp_data[63].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[64] <= cp_data[64].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[65] <= cp_data[65].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[66] <= cp_data[66].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[67] <= cp_data[67].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[68] <= cp_data[68].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[69] <= cp_data[69].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[70] <= cp_data[70].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[71] <= cp_data[71].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[72] <= cp_data[72].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[73] <= cp_data[73].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[74] <= cp_data[74].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[75] <= cp_data[75].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[76] <= cp_data[76].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[77] <= cp_data[77].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[78] <= cp_data[78].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[79] <= cp_data[79].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[80] <= cp_data[80].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[81] <= cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[82] <= cp_data[82].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[83] <= cp_data[83].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[84] <= cp_data[84].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[85] <= cp_data[85].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[86] <= cp_data[86].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[87] <= cp_data[87].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[88] <= cp_data[88].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[89] <= cp_data[89].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[90] <= cp_data[90].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[91] <= cp_data[91].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[92] <= cp_data[92].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[93] <= cp_data[93].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[94] <= cp_data[94].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[95] <= cp_data[95].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[96] <= cp_data[96].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[97] <= cp_data[97].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[98] <= cp_data[98].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[99] <= cp_data[99].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[100] <= cp_data[100].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[101] <= cp_data[101].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[102] <= cp_data[102].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[103] <= cp_data[103].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[104] <= cp_data[104].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[105] <= <GND>
rf_source_data[106] <= <GND>
rf_source_data[107] <= cp_data[107].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[108] <= cp_data[108].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[109] <= cp_data[109].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[110] <= cp_data[110].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[111] <= cp_data[111].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[112] <= cp_data[112].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[113] <= cp_data[113].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[114] <= cp_data[114].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[115] <= cp_data[115].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[116] <= needs_response_synthesis.DB_MAX_OUTPUT_PORT_TYPE
rf_source_valid <= rf_source_valid.DB_MAX_OUTPUT_PORT_TYPE
rf_source_startofpacket <= cp_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_endofpacket <= cp_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_read.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => ~NO_FANOUT~
rf_sink_data[17] => ~NO_FANOUT~
rf_sink_data[18] => ~NO_FANOUT~
rf_sink_data[19] => ~NO_FANOUT~
rf_sink_data[20] => ~NO_FANOUT~
rf_sink_data[21] => ~NO_FANOUT~
rf_sink_data[22] => ~NO_FANOUT~
rf_sink_data[23] => ~NO_FANOUT~
rf_sink_data[24] => ~NO_FANOUT~
rf_sink_data[25] => ~NO_FANOUT~
rf_sink_data[26] => ~NO_FANOUT~
rf_sink_data[27] => ~NO_FANOUT~
rf_sink_data[28] => ~NO_FANOUT~
rf_sink_data[29] => ~NO_FANOUT~
rf_sink_data[30] => ~NO_FANOUT~
rf_sink_data[31] => ~NO_FANOUT~
rf_sink_data[32] => rp_data[32].DATAIN
rf_sink_data[33] => rp_data[33].DATAIN
rf_sink_data[34] => rp_data[34].DATAIN
rf_sink_data[35] => rp_data[35].DATAIN
rf_sink_data[36] => rf_sink_addr[0].IN1
rf_sink_data[37] => rf_sink_addr[1].IN1
rf_sink_data[38] => rf_sink_addr[2].IN1
rf_sink_data[39] => rf_sink_addr[3].IN1
rf_sink_data[40] => rf_sink_addr[4].IN1
rf_sink_data[41] => rf_sink_addr[5].IN1
rf_sink_data[42] => rf_sink_addr[6].IN1
rf_sink_data[43] => rf_sink_addr[7].IN1
rf_sink_data[44] => rf_sink_addr[8].IN1
rf_sink_data[45] => rf_sink_addr[9].IN1
rf_sink_data[46] => rf_sink_addr[10].IN1
rf_sink_data[47] => rf_sink_addr[11].IN1
rf_sink_data[48] => rf_sink_addr[12].IN1
rf_sink_data[49] => rf_sink_addr[13].IN1
rf_sink_data[50] => rf_sink_addr[14].IN1
rf_sink_data[51] => rf_sink_addr[15].IN1
rf_sink_data[52] => rf_sink_addr[16].IN1
rf_sink_data[53] => rf_sink_addr[17].IN1
rf_sink_data[54] => rf_sink_addr[18].IN1
rf_sink_data[55] => rf_sink_addr[19].IN1
rf_sink_data[56] => rf_sink_addr[20].IN1
rf_sink_data[57] => rf_sink_compressed.IN1
rf_sink_data[58] => rp_data[58].DATAIN
rf_sink_data[59] => comb.OUTPUTSELECT
rf_sink_data[59] => rp_data[59].DATAIN
rf_sink_data[60] => rp_data.IN0
rf_sink_data[61] => rp_data[61].DATAIN
rf_sink_data[62] => rp_data[62].DATAIN
rf_sink_data[63] => rf_sink_byte_cnt[0].IN1
rf_sink_data[64] => rf_sink_byte_cnt[1].IN1
rf_sink_data[65] => rf_sink_byte_cnt[2].IN1
rf_sink_data[66] => rf_sink_byte_cnt[3].IN1
rf_sink_data[67] => rf_sink_byte_cnt[4].IN1
rf_sink_data[68] => rf_sink_byte_cnt[5].IN1
rf_sink_data[69] => rf_sink_byte_cnt[6].IN1
rf_sink_data[70] => rf_sink_burstwrap[0].IN1
rf_sink_data[71] => rf_sink_burstwrap[1].IN1
rf_sink_data[72] => rf_sink_burstwrap[2].IN1
rf_sink_data[73] => rf_sink_burstwrap[3].IN1
rf_sink_data[74] => rf_sink_burstwrap[4].IN1
rf_sink_data[75] => rf_sink_burstwrap[5].IN1
rf_sink_data[76] => rf_sink_burstwrap[6].IN1
rf_sink_data[77] => rf_sink_burstsize[0].IN1
rf_sink_data[78] => rf_sink_burstsize[1].IN1
rf_sink_data[79] => rf_sink_burstsize[2].IN1
rf_sink_data[80] => rp_data[80].DATAIN
rf_sink_data[81] => rp_data[81].DATAIN
rf_sink_data[82] => rp_data[82].DATAIN
rf_sink_data[83] => rp_data[83].DATAIN
rf_sink_data[84] => rp_data[84].DATAIN
rf_sink_data[85] => rp_data[85].DATAIN
rf_sink_data[86] => rp_data[89].DATAIN
rf_sink_data[87] => rp_data[90].DATAIN
rf_sink_data[88] => rp_data[91].DATAIN
rf_sink_data[89] => rp_data[86].DATAIN
rf_sink_data[90] => rp_data[87].DATAIN
rf_sink_data[91] => rp_data[88].DATAIN
rf_sink_data[92] => rp_data[92].DATAIN
rf_sink_data[93] => rp_data[93].DATAIN
rf_sink_data[94] => rp_data[94].DATAIN
rf_sink_data[95] => rp_data[95].DATAIN
rf_sink_data[96] => rp_data[96].DATAIN
rf_sink_data[97] => rp_data[97].DATAIN
rf_sink_data[98] => rp_data[98].DATAIN
rf_sink_data[99] => rp_data[99].DATAIN
rf_sink_data[100] => rp_data[100].DATAIN
rf_sink_data[101] => rp_data[101].DATAIN
rf_sink_data[102] => rp_data[102].DATAIN
rf_sink_data[103] => rp_data[103].DATAIN
rf_sink_data[104] => rp_data[104].DATAIN
rf_sink_data[105] => rp_data[105].DATAIN
rf_sink_data[106] => rp_data[106].DATAIN
rf_sink_data[107] => rp_data[107].DATAIN
rf_sink_data[108] => rp_data[108].DATAIN
rf_sink_data[109] => rp_data[109].DATAIN
rf_sink_data[110] => rp_data[110].DATAIN
rf_sink_data[111] => ~NO_FANOUT~
rf_sink_data[112] => ~NO_FANOUT~
rf_sink_data[113] => rp_data[113].DATAIN
rf_sink_data[114] => rp_data[114].DATAIN
rf_sink_data[115] => rp_data[115].DATAIN
rf_sink_data[116] => current_response.OUTPUTSELECT
rf_sink_data[116] => current_response.OUTPUTSELECT
rf_sink_data[116] => rdata_fifo_sink_ready.IN0
rf_sink_data[116] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => comb.DATAA
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rf_sink_ready <= altera_merlin_burst_uncompressor:uncompressor.sink_ready
rdata_fifo_src_data[0] <= m0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[1] <= m0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[2] <= m0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[3] <= m0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[4] <= m0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[5] <= m0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[6] <= m0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[7] <= m0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[8] <= m0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[9] <= m0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[10] <= m0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[11] <= m0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[12] <= m0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[13] <= m0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[14] <= m0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[15] <= m0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[16] <= m0_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[17] <= m0_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[18] <= m0_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[19] <= m0_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[20] <= m0_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[21] <= m0_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[22] <= m0_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[23] <= m0_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[24] <= m0_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[25] <= m0_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[26] <= m0_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[27] <= m0_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[28] <= m0_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[29] <= m0_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[30] <= m0_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[31] <= m0_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[32] <= m0_response[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[33] <= m0_response[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_valid <= rdata_fifo_src_valid.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => rp_data[16].DATAIN
rdata_fifo_sink_data[17] => rp_data[17].DATAIN
rdata_fifo_sink_data[18] => rp_data[18].DATAIN
rdata_fifo_sink_data[19] => rp_data[19].DATAIN
rdata_fifo_sink_data[20] => rp_data[20].DATAIN
rdata_fifo_sink_data[21] => rp_data[21].DATAIN
rdata_fifo_sink_data[22] => rp_data[22].DATAIN
rdata_fifo_sink_data[23] => rp_data[23].DATAIN
rdata_fifo_sink_data[24] => rp_data[24].DATAIN
rdata_fifo_sink_data[25] => rp_data[25].DATAIN
rdata_fifo_sink_data[26] => rp_data[26].DATAIN
rdata_fifo_sink_data[27] => rp_data[27].DATAIN
rdata_fifo_sink_data[28] => rp_data[28].DATAIN
rdata_fifo_sink_data[29] => rp_data[29].DATAIN
rdata_fifo_sink_data[30] => rp_data[30].DATAIN
rdata_fifo_sink_data[31] => rp_data[31].DATAIN
rdata_fifo_sink_data[32] => current_response.DATAA
rdata_fifo_sink_data[33] => current_response.DATAA
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
rdata_fifo_sink_ready <= rdata_fifo_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_ready <= cp_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => m0_writedata[16].DATAIN
cp_data[17] => m0_writedata[17].DATAIN
cp_data[18] => m0_writedata[18].DATAIN
cp_data[19] => m0_writedata[19].DATAIN
cp_data[20] => m0_writedata[20].DATAIN
cp_data[21] => m0_writedata[21].DATAIN
cp_data[22] => m0_writedata[22].DATAIN
cp_data[23] => m0_writedata[23].DATAIN
cp_data[24] => m0_writedata[24].DATAIN
cp_data[25] => m0_writedata[25].DATAIN
cp_data[26] => m0_writedata[26].DATAIN
cp_data[27] => m0_writedata[27].DATAIN
cp_data[28] => m0_writedata[28].DATAIN
cp_data[29] => m0_writedata[29].DATAIN
cp_data[30] => m0_writedata[30].DATAIN
cp_data[31] => m0_writedata[31].DATAIN
cp_data[32] => WideOr0.IN0
cp_data[32] => m0_byteenable[0].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[33] => WideOr0.IN1
cp_data[33] => m0_byteenable[1].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[34] => WideOr0.IN2
cp_data[34] => m0_byteenable[2].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[35] => WideOr0.IN3
cp_data[35] => m0_byteenable[3].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[2].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[3].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[4].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[5].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[6].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[7].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[8].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[9].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[10].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[11].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[12].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[13].DATAIN
cp_data[50] => rf_source_data[50].DATAIN
cp_data[50] => m0_address[14].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => m0_address[15].DATAIN
cp_data[52] => rf_source_data[52].DATAIN
cp_data[52] => m0_address[16].DATAIN
cp_data[53] => rf_source_data[53].DATAIN
cp_data[53] => m0_address[17].DATAIN
cp_data[54] => rf_source_data[54].DATAIN
cp_data[54] => m0_address[18].DATAIN
cp_data[55] => rf_source_data[55].DATAIN
cp_data[55] => m0_address[19].DATAIN
cp_data[56] => rf_source_data[56].DATAIN
cp_data[56] => m0_address[20].DATAIN
cp_data[57] => local_compressed_read.IN1
cp_data[57] => rf_source_data[57].DATAIN
cp_data[58] => rf_source_data[58].DATAIN
cp_data[58] => comb.IN1
cp_data[59] => local_write.IN1
cp_data[59] => rf_source_data[59].DATAIN
cp_data[60] => local_read.IN1
cp_data[60] => rf_source_data[60].DATAIN
cp_data[61] => local_lock.IN1
cp_data[61] => rf_source_data[61].DATAIN
cp_data[62] => rf_source_data[62].DATAIN
cp_data[63] => m0_burstcount.DATAA
cp_data[63] => rf_source_data[63].DATAIN
cp_data[64] => m0_burstcount.DATAA
cp_data[64] => rf_source_data[64].DATAIN
cp_data[65] => m0_burstcount.DATAA
cp_data[65] => rf_source_data[65].DATAIN
cp_data[66] => rf_source_data[66].DATAIN
cp_data[67] => rf_source_data[67].DATAIN
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => rf_source_data[69].DATAIN
cp_data[70] => rf_source_data[70].DATAIN
cp_data[71] => rf_source_data[71].DATAIN
cp_data[72] => rf_source_data[72].DATAIN
cp_data[73] => rf_source_data[73].DATAIN
cp_data[74] => rf_source_data[74].DATAIN
cp_data[75] => rf_source_data[75].DATAIN
cp_data[76] => rf_source_data[76].DATAIN
cp_data[77] => rf_source_data[77].DATAIN
cp_data[78] => rf_source_data[78].DATAIN
cp_data[79] => rf_source_data[79].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[81] => rf_source_data[81].DATAIN
cp_data[82] => rf_source_data[82].DATAIN
cp_data[83] => rf_source_data[83].DATAIN
cp_data[84] => rf_source_data[84].DATAIN
cp_data[85] => rf_source_data[85].DATAIN
cp_data[86] => rf_source_data[86].DATAIN
cp_data[87] => rf_source_data[87].DATAIN
cp_data[88] => rf_source_data[88].DATAIN
cp_data[89] => rf_source_data[89].DATAIN
cp_data[90] => rf_source_data[90].DATAIN
cp_data[91] => rf_source_data[91].DATAIN
cp_data[92] => rf_source_data[92].DATAIN
cp_data[93] => rf_source_data[93].DATAIN
cp_data[94] => rf_source_data[94].DATAIN
cp_data[95] => rf_source_data[95].DATAIN
cp_data[96] => rf_source_data[96].DATAIN
cp_data[97] => rf_source_data[97].DATAIN
cp_data[98] => rf_source_data[98].DATAIN
cp_data[99] => rf_source_data[99].DATAIN
cp_data[100] => rf_source_data[100].DATAIN
cp_data[101] => rf_source_data[101].DATAIN
cp_data[102] => rf_source_data[102].DATAIN
cp_data[103] => rf_source_data[103].DATAIN
cp_data[104] => rf_source_data[104].DATAIN
cp_data[104] => m0_debugaccess.DATAIN
cp_data[105] => ~NO_FANOUT~
cp_data[106] => ~NO_FANOUT~
cp_data[107] => rf_source_data[107].DATAIN
cp_data[108] => rf_source_data[108].DATAIN
cp_data[109] => rf_source_data[109].DATAIN
cp_data[110] => rf_source_data[110].DATAIN
cp_data[111] => rf_source_data[111].DATAIN
cp_data[112] => rf_source_data[112].DATAIN
cp_data[113] => rf_source_data[113].DATAIN
cp_data[114] => rf_source_data[114].DATAIN
cp_data[115] => rf_source_data[115].DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_channel[2] => ~NO_FANOUT~
cp_channel[3] => ~NO_FANOUT~
cp_channel[4] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => rp_ready.IN1
rp_valid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
rp_data[0] <= rdata_fifo_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rp_data[1] <= rdata_fifo_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rp_data[2] <= rdata_fifo_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rp_data[3] <= rdata_fifo_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rp_data[4] <= rdata_fifo_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rp_data[5] <= rdata_fifo_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rp_data[6] <= rdata_fifo_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rp_data[7] <= rdata_fifo_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rp_data[8] <= rdata_fifo_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rp_data[9] <= rdata_fifo_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rp_data[10] <= rdata_fifo_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rp_data[11] <= rdata_fifo_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rp_data[12] <= rdata_fifo_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rp_data[13] <= rdata_fifo_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rp_data[14] <= rdata_fifo_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rp_data[15] <= rdata_fifo_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rp_data[16] <= rdata_fifo_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rp_data[17] <= rdata_fifo_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rp_data[18] <= rdata_fifo_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
rp_data[19] <= rdata_fifo_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
rp_data[20] <= rdata_fifo_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
rp_data[21] <= rdata_fifo_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
rp_data[22] <= rdata_fifo_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
rp_data[23] <= rdata_fifo_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
rp_data[24] <= rdata_fifo_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
rp_data[25] <= rdata_fifo_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
rp_data[26] <= rdata_fifo_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
rp_data[27] <= rdata_fifo_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
rp_data[28] <= rdata_fifo_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
rp_data[29] <= rdata_fifo_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
rp_data[30] <= rdata_fifo_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
rp_data[31] <= rdata_fifo_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
rp_data[32] <= rf_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rp_data[33] <= rf_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rp_data[34] <= rf_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
rp_data[35] <= rf_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
rp_data[36] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[37] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[38] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[39] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[40] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[41] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[42] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[43] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[44] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[45] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[46] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[47] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[48] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[49] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[50] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[51] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[52] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[53] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[54] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[55] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[56] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[57] <= altera_merlin_burst_uncompressor:uncompressor.source_is_compressed
rp_data[58] <= rf_sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
rp_data[59] <= rf_sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
rp_data[60] <= rp_data.DB_MAX_OUTPUT_PORT_TYPE
rp_data[61] <= rf_sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
rp_data[62] <= rf_sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
rp_data[63] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[64] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[65] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[66] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[67] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[68] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[69] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[70] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[71] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[72] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[73] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[74] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[75] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[76] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[77] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[78] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[79] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[80] <= rf_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
rp_data[81] <= rf_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
rp_data[82] <= rf_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
rp_data[83] <= rf_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
rp_data[84] <= rf_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
rp_data[85] <= rf_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
rp_data[86] <= rf_sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
rp_data[87] <= rf_sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
rp_data[88] <= rf_sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
rp_data[89] <= rf_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
rp_data[90] <= rf_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
rp_data[91] <= rf_sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
rp_data[92] <= rf_sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
rp_data[93] <= rf_sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
rp_data[94] <= rf_sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
rp_data[95] <= rf_sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
rp_data[96] <= rf_sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
rp_data[97] <= rf_sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
rp_data[98] <= rf_sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
rp_data[99] <= rf_sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
rp_data[100] <= rf_sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
rp_data[101] <= rf_sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
rp_data[102] <= rf_sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
rp_data[103] <= rf_sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
rp_data[104] <= rf_sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
rp_data[105] <= rf_sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
rp_data[106] <= rf_sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
rp_data[107] <= rf_sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
rp_data[108] <= rf_sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
rp_data[109] <= rf_sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
rp_data[110] <= rf_sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
rp_data[111] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[112] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[113] <= rf_sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
rp_data[114] <= rf_sink_data[114].DB_MAX_OUTPUT_PORT_TYPE
rp_data[115] <= rf_sink_data[115].DB_MAX_OUTPUT_PORT_TYPE
rp_startofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_startofpacket
rp_endofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_endofpacket


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_vga_addr_s1_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_offset[17].CLK
clk => burst_uncompress_address_offset[18].CLK
clk => burst_uncompress_address_offset[19].CLK
clk => burst_uncompress_address_offset[20].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_address_base[17].CLK
clk => burst_uncompress_address_base[18].CLK
clk => burst_uncompress_address_base[19].CLK
clk => burst_uncompress_address_base[20].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_byte_counter[3].CLK
clk => burst_uncompress_byte_counter[4].CLK
clk => burst_uncompress_byte_counter[5].CLK
clk => burst_uncompress_byte_counter[6].CLK
clk => burst_uncompress_byte_counter[7].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_offset[17].ACLR
reset => burst_uncompress_address_offset[18].ACLR
reset => burst_uncompress_address_offset[19].ACLR
reset => burst_uncompress_address_offset[20].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_address_base[17].ACLR
reset => burst_uncompress_address_base[18].ACLR
reset => burst_uncompress_address_base[19].ACLR
reset => burst_uncompress_address_base[20].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_byte_counter[3].ACLR
reset => burst_uncompress_byte_counter[4].ACLR
reset => burst_uncompress_byte_counter[5].ACLR
reset => burst_uncompress_byte_counter[6].ACLR
reset => burst_uncompress_byte_counter[7].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_addr[17] => burst_uncompress_address_base.IN0
sink_addr[17] => comb.DATAB
sink_addr[17] => source_addr.DATAB
sink_addr[18] => burst_uncompress_address_base.IN0
sink_addr[18] => comb.DATAB
sink_addr[18] => source_addr.DATAB
sink_addr[19] => burst_uncompress_address_base.IN0
sink_addr[19] => comb.DATAB
sink_addr[19] => source_addr.DATAB
sink_addr[20] => burst_uncompress_address_base.IN0
sink_addr[20] => comb.DATAB
sink_addr[20] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[1] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[1] => source_burstwrap[1].DATAIN
sink_burstwrap[1] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[2] => source_burstwrap[2].DATAIN
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[3] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[3] => source_burstwrap[3].DATAIN
sink_burstwrap[3] => burst_uncompress_address_base.IN1
sink_burstwrap[4] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[4] => source_burstwrap[4].DATAIN
sink_burstwrap[4] => burst_uncompress_address_base.IN1
sink_burstwrap[5] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[5] => source_burstwrap[5].DATAIN
sink_burstwrap[5] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[20].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[19].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[18].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[17].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[6] => source_burstwrap[6].DATAIN
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN14
sink_byte_cnt[0] => Equal1.IN5
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN13
sink_byte_cnt[1] => Equal1.IN4
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN12
sink_byte_cnt[2] => Equal1.IN6
sink_byte_cnt[3] => source_byte_cnt.DATAB
sink_byte_cnt[3] => Add1.IN11
sink_byte_cnt[3] => Equal1.IN3
sink_byte_cnt[4] => source_byte_cnt.DATAB
sink_byte_cnt[4] => Add1.IN10
sink_byte_cnt[4] => Equal1.IN2
sink_byte_cnt[5] => source_byte_cnt.DATAB
sink_byte_cnt[5] => Add1.IN9
sink_byte_cnt[5] => Equal1.IN1
sink_byte_cnt[6] => source_byte_cnt.DATAB
sink_byte_cnt[6] => Add1.IN8
sink_byte_cnt[6] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
sink_burstsize[0] => Decoder0.IN2
sink_burstsize[0] => source_burstsize[0].DATAIN
sink_burstsize[1] => Decoder0.IN1
sink_burstsize[1] => source_burstsize[1].DATAIN
sink_burstsize[2] => Decoder0.IN0
sink_burstsize[2] => source_burstsize[2].DATAIN
source_startofpacket <= source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_endofpacket <= source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_ready => always1.IN1
source_ready => sink_ready.IN1
source_addr[0] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[1] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[2] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[3] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[4] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[5] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[6] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[7] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[8] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[9] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[10] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[11] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[12] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[13] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[14] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[15] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[16] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[17] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[18] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[19] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[20] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[0] <= sink_burstwrap[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[1] <= sink_burstwrap[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[2] <= sink_burstwrap[2].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[3] <= sink_burstwrap[3].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[4] <= sink_burstwrap[4].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[5] <= sink_burstwrap[5].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[6] <= sink_burstwrap[6].DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[0] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[1] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[2] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[3] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[4] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[5] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[6] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_is_compressed <= <GND>
source_burstsize[0] <= sink_burstsize[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[1] <= sink_burstsize[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[2] <= sink_burstsize[2].DB_MAX_OUTPUT_PORT_TYPE


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_vga_addr_s1_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[1][86].CLK
clk => mem[1][87].CLK
clk => mem[1][88].CLK
clk => mem[1][89].CLK
clk => mem[1][90].CLK
clk => mem[1][91].CLK
clk => mem[1][92].CLK
clk => mem[1][93].CLK
clk => mem[1][94].CLK
clk => mem[1][95].CLK
clk => mem[1][96].CLK
clk => mem[1][97].CLK
clk => mem[1][98].CLK
clk => mem[1][99].CLK
clk => mem[1][100].CLK
clk => mem[1][101].CLK
clk => mem[1][102].CLK
clk => mem[1][103].CLK
clk => mem[1][104].CLK
clk => mem[1][105].CLK
clk => mem[1][106].CLK
clk => mem[1][107].CLK
clk => mem[1][108].CLK
clk => mem[1][109].CLK
clk => mem[1][110].CLK
clk => mem[1][111].CLK
clk => mem[1][112].CLK
clk => mem[1][113].CLK
clk => mem[1][114].CLK
clk => mem[1][115].CLK
clk => mem[1][116].CLK
clk => mem[1][117].CLK
clk => mem[1][118].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
clk => mem[0][86].CLK
clk => mem[0][87].CLK
clk => mem[0][88].CLK
clk => mem[0][89].CLK
clk => mem[0][90].CLK
clk => mem[0][91].CLK
clk => mem[0][92].CLK
clk => mem[0][93].CLK
clk => mem[0][94].CLK
clk => mem[0][95].CLK
clk => mem[0][96].CLK
clk => mem[0][97].CLK
clk => mem[0][98].CLK
clk => mem[0][99].CLK
clk => mem[0][100].CLK
clk => mem[0][101].CLK
clk => mem[0][102].CLK
clk => mem[0][103].CLK
clk => mem[0][104].CLK
clk => mem[0][105].CLK
clk => mem[0][106].CLK
clk => mem[0][107].CLK
clk => mem[0][108].CLK
clk => mem[0][109].CLK
clk => mem[0][110].CLK
clk => mem[0][111].CLK
clk => mem[0][112].CLK
clk => mem[0][113].CLK
clk => mem[0][114].CLK
clk => mem[0][115].CLK
clk => mem[0][116].CLK
clk => mem[0][117].CLK
clk => mem[0][118].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[1][86].ACLR
reset => mem[1][87].ACLR
reset => mem[1][88].ACLR
reset => mem[1][89].ACLR
reset => mem[1][90].ACLR
reset => mem[1][91].ACLR
reset => mem[1][92].ACLR
reset => mem[1][93].ACLR
reset => mem[1][94].ACLR
reset => mem[1][95].ACLR
reset => mem[1][96].ACLR
reset => mem[1][97].ACLR
reset => mem[1][98].ACLR
reset => mem[1][99].ACLR
reset => mem[1][100].ACLR
reset => mem[1][101].ACLR
reset => mem[1][102].ACLR
reset => mem[1][103].ACLR
reset => mem[1][104].ACLR
reset => mem[1][105].ACLR
reset => mem[1][106].ACLR
reset => mem[1][107].ACLR
reset => mem[1][108].ACLR
reset => mem[1][109].ACLR
reset => mem[1][110].ACLR
reset => mem[1][111].ACLR
reset => mem[1][112].ACLR
reset => mem[1][113].ACLR
reset => mem[1][114].ACLR
reset => mem[1][115].ACLR
reset => mem[1][116].ACLR
reset => mem[1][117].ACLR
reset => mem[1][118].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
reset => mem[0][86].ACLR
reset => mem[0][87].ACLR
reset => mem[0][88].ACLR
reset => mem[0][89].ACLR
reset => mem[0][90].ACLR
reset => mem[0][91].ACLR
reset => mem[0][92].ACLR
reset => mem[0][93].ACLR
reset => mem[0][94].ACLR
reset => mem[0][95].ACLR
reset => mem[0][96].ACLR
reset => mem[0][97].ACLR
reset => mem[0][98].ACLR
reset => mem[0][99].ACLR
reset => mem[0][100].ACLR
reset => mem[0][101].ACLR
reset => mem[0][102].ACLR
reset => mem[0][103].ACLR
reset => mem[0][104].ACLR
reset => mem[0][105].ACLR
reset => mem[0][106].ACLR
reset => mem[0][107].ACLR
reset => mem[0][108].ACLR
reset => mem[0][109].ACLR
reset => mem[0][110].ACLR
reset => mem[0][111].ACLR
reset => mem[0][112].ACLR
reset => mem[0][113].ACLR
reset => mem[0][114].ACLR
reset => mem[0][115].ACLR
reset => mem[0][116].ACLR
reset => mem[0][117].ACLR
reset => mem[0][118].ACLR
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_data[84] => mem.DATAB
in_data[85] => mem.DATAB
in_data[86] => mem.DATAB
in_data[87] => mem.DATAB
in_data[88] => mem.DATAB
in_data[89] => mem.DATAB
in_data[90] => mem.DATAB
in_data[91] => mem.DATAB
in_data[92] => mem.DATAB
in_data[93] => mem.DATAB
in_data[94] => mem.DATAB
in_data[95] => mem.DATAB
in_data[96] => mem.DATAB
in_data[97] => mem.DATAB
in_data[98] => mem.DATAB
in_data[99] => mem.DATAB
in_data[100] => mem.DATAB
in_data[101] => mem.DATAB
in_data[102] => mem.DATAB
in_data[103] => mem.DATAB
in_data[104] => mem.DATAB
in_data[105] => mem.DATAB
in_data[106] => mem.DATAB
in_data[107] => mem.DATAB
in_data[108] => mem.DATAB
in_data[109] => mem.DATAB
in_data[110] => mem.DATAB
in_data[111] => mem.DATAB
in_data[112] => mem.DATAB
in_data[113] => mem.DATAB
in_data[114] => mem.DATAB
in_data[115] => mem.DATAB
in_data[116] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= mem[0][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= mem[0][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= mem[0][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= mem[0][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= mem[0][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= mem[0][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= mem[0][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= mem[0][7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= mem[0][8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= mem[0][9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= mem[0][10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= mem[0][11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= mem[0][12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= mem[0][13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= mem[0][14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= mem[0][15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= mem[0][16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= mem[0][17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= mem[0][18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= mem[0][19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= mem[0][20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= mem[0][21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= mem[0][22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= mem[0][23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= mem[0][24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= mem[0][25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= mem[0][26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= mem[0][27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= mem[0][28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= mem[0][29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= mem[0][30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= mem[0][31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= mem[0][32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= mem[0][33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= mem[0][34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= mem[0][35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= mem[0][36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= mem[0][37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= mem[0][38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= mem[0][39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= mem[0][40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= mem[0][41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= mem[0][42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= mem[0][43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= mem[0][44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= mem[0][45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= mem[0][46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= mem[0][47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= mem[0][48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= mem[0][49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= mem[0][50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= mem[0][51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= mem[0][52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= mem[0][53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= mem[0][54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= mem[0][55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= mem[0][56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= mem[0][57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= mem[0][58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= mem[0][59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= mem[0][60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= mem[0][61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= mem[0][62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= mem[0][63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= mem[0][64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= mem[0][65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= mem[0][66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= mem[0][67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= mem[0][68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= mem[0][69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= mem[0][70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= mem[0][71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= mem[0][72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= mem[0][73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= mem[0][74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= mem[0][75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= mem[0][76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= mem[0][77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= mem[0][78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= mem[0][79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= mem[0][80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= mem[0][81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= mem[0][82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= mem[0][83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= mem[0][84].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= mem[0][85].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= mem[0][86].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= mem[0][87].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= mem[0][88].DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= mem[0][89].DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= mem[0][90].DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= mem[0][91].DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= mem[0][92].DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= mem[0][93].DB_MAX_OUTPUT_PORT_TYPE
out_data[94] <= mem[0][94].DB_MAX_OUTPUT_PORT_TYPE
out_data[95] <= mem[0][95].DB_MAX_OUTPUT_PORT_TYPE
out_data[96] <= mem[0][96].DB_MAX_OUTPUT_PORT_TYPE
out_data[97] <= mem[0][97].DB_MAX_OUTPUT_PORT_TYPE
out_data[98] <= mem[0][98].DB_MAX_OUTPUT_PORT_TYPE
out_data[99] <= mem[0][99].DB_MAX_OUTPUT_PORT_TYPE
out_data[100] <= mem[0][100].DB_MAX_OUTPUT_PORT_TYPE
out_data[101] <= mem[0][101].DB_MAX_OUTPUT_PORT_TYPE
out_data[102] <= mem[0][102].DB_MAX_OUTPUT_PORT_TYPE
out_data[103] <= mem[0][103].DB_MAX_OUTPUT_PORT_TYPE
out_data[104] <= mem[0][104].DB_MAX_OUTPUT_PORT_TYPE
out_data[105] <= mem[0][105].DB_MAX_OUTPUT_PORT_TYPE
out_data[106] <= mem[0][106].DB_MAX_OUTPUT_PORT_TYPE
out_data[107] <= mem[0][107].DB_MAX_OUTPUT_PORT_TYPE
out_data[108] <= mem[0][108].DB_MAX_OUTPUT_PORT_TYPE
out_data[109] <= mem[0][109].DB_MAX_OUTPUT_PORT_TYPE
out_data[110] <= mem[0][110].DB_MAX_OUTPUT_PORT_TYPE
out_data[111] <= mem[0][111].DB_MAX_OUTPUT_PORT_TYPE
out_data[112] <= mem[0][112].DB_MAX_OUTPUT_PORT_TYPE
out_data[113] <= mem[0][113].DB_MAX_OUTPUT_PORT_TYPE
out_data[114] <= mem[0][114].DB_MAX_OUTPUT_PORT_TYPE
out_data[115] <= mem[0][115].DB_MAX_OUTPUT_PORT_TYPE
out_data[116] <= mem[0][116].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= mem_used[0].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= mem[0][118].DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= mem[0][117].DB_MAX_OUTPUT_PORT_TYPE
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_vga_addr_s1_agent_rdata_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
in_data[0] => mem.DATAB
in_data[0] => internal_out_payload.DATAB
in_data[1] => mem.DATAB
in_data[1] => internal_out_payload.DATAB
in_data[2] => mem.DATAB
in_data[2] => internal_out_payload.DATAB
in_data[3] => mem.DATAB
in_data[3] => internal_out_payload.DATAB
in_data[4] => mem.DATAB
in_data[4] => internal_out_payload.DATAB
in_data[5] => mem.DATAB
in_data[5] => internal_out_payload.DATAB
in_data[6] => mem.DATAB
in_data[6] => internal_out_payload.DATAB
in_data[7] => mem.DATAB
in_data[7] => internal_out_payload.DATAB
in_data[8] => mem.DATAB
in_data[8] => internal_out_payload.DATAB
in_data[9] => mem.DATAB
in_data[9] => internal_out_payload.DATAB
in_data[10] => mem.DATAB
in_data[10] => internal_out_payload.DATAB
in_data[11] => mem.DATAB
in_data[11] => internal_out_payload.DATAB
in_data[12] => mem.DATAB
in_data[12] => internal_out_payload.DATAB
in_data[13] => mem.DATAB
in_data[13] => internal_out_payload.DATAB
in_data[14] => mem.DATAB
in_data[14] => internal_out_payload.DATAB
in_data[15] => mem.DATAB
in_data[15] => internal_out_payload.DATAB
in_data[16] => mem.DATAB
in_data[16] => internal_out_payload.DATAB
in_data[17] => mem.DATAB
in_data[17] => internal_out_payload.DATAB
in_data[18] => mem.DATAB
in_data[18] => internal_out_payload.DATAB
in_data[19] => mem.DATAB
in_data[19] => internal_out_payload.DATAB
in_data[20] => mem.DATAB
in_data[20] => internal_out_payload.DATAB
in_data[21] => mem.DATAB
in_data[21] => internal_out_payload.DATAB
in_data[22] => mem.DATAB
in_data[22] => internal_out_payload.DATAB
in_data[23] => mem.DATAB
in_data[23] => internal_out_payload.DATAB
in_data[24] => mem.DATAB
in_data[24] => internal_out_payload.DATAB
in_data[25] => mem.DATAB
in_data[25] => internal_out_payload.DATAB
in_data[26] => mem.DATAB
in_data[26] => internal_out_payload.DATAB
in_data[27] => mem.DATAB
in_data[27] => internal_out_payload.DATAB
in_data[28] => mem.DATAB
in_data[28] => internal_out_payload.DATAB
in_data[29] => mem.DATAB
in_data[29] => internal_out_payload.DATAB
in_data[30] => mem.DATAB
in_data[30] => internal_out_payload.DATAB
in_data[31] => mem.DATAB
in_data[31] => internal_out_payload.DATAB
in_data[32] => mem.DATAB
in_data[32] => internal_out_payload.DATAB
in_data[33] => mem.DATAB
in_data[33] => internal_out_payload.DATAB
in_valid => write.IN1
in_valid => always4.IN1
in_valid => empty.IN1
in_startofpacket => ~NO_FANOUT~
in_endofpacket => ~NO_FANOUT~
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= empty.DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= <GND>
out_endofpacket <= <GND>
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_vga_data_s1_agent
clk => clk.IN1
reset => reset.IN1
m0_address[0] <= <GND>
m0_address[1] <= <GND>
m0_address[2] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
m0_address[3] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
m0_address[4] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
m0_address[5] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
m0_address[6] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
m0_address[7] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
m0_address[8] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
m0_address[9] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
m0_address[10] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
m0_address[11] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
m0_address[12] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
m0_address[13] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
m0_address[14] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
m0_address[15] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
m0_address[16] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
m0_address[17] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
m0_address[18] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
m0_address[19] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
m0_address[20] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[0] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[1] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[2] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[0] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[1] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[2] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[3] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
m0_read <= m0_read.DB_MAX_OUTPUT_PORT_TYPE
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_readdata[16] => rdata_fifo_src_data[16].DATAIN
m0_readdata[17] => rdata_fifo_src_data[17].DATAIN
m0_readdata[18] => rdata_fifo_src_data[18].DATAIN
m0_readdata[19] => rdata_fifo_src_data[19].DATAIN
m0_readdata[20] => rdata_fifo_src_data[20].DATAIN
m0_readdata[21] => rdata_fifo_src_data[21].DATAIN
m0_readdata[22] => rdata_fifo_src_data[22].DATAIN
m0_readdata[23] => rdata_fifo_src_data[23].DATAIN
m0_readdata[24] => rdata_fifo_src_data[24].DATAIN
m0_readdata[25] => rdata_fifo_src_data[25].DATAIN
m0_readdata[26] => rdata_fifo_src_data[26].DATAIN
m0_readdata[27] => rdata_fifo_src_data[27].DATAIN
m0_readdata[28] => rdata_fifo_src_data[28].DATAIN
m0_readdata[29] => rdata_fifo_src_data[29].DATAIN
m0_readdata[30] => rdata_fifo_src_data[30].DATAIN
m0_readdata[31] => rdata_fifo_src_data[31].DATAIN
m0_waitrequest => cp_ready.IN1
m0_write <= m0_write.DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[0] <= cp_data[0].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[1] <= cp_data[1].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[2] <= cp_data[2].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[3] <= cp_data[3].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[4] <= cp_data[4].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[5] <= cp_data[5].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[6] <= cp_data[6].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[7] <= cp_data[7].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[8] <= cp_data[8].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[9] <= cp_data[9].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[10] <= cp_data[10].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[11] <= cp_data[11].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[12] <= cp_data[12].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[13] <= cp_data[13].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[14] <= cp_data[14].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[15] <= cp_data[15].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[16] <= cp_data[16].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[17] <= cp_data[17].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[18] <= cp_data[18].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[19] <= cp_data[19].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[20] <= cp_data[20].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[21] <= cp_data[21].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[22] <= cp_data[22].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[23] <= cp_data[23].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[24] <= cp_data[24].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[25] <= cp_data[25].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[26] <= cp_data[26].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[27] <= cp_data[27].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[28] <= cp_data[28].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[29] <= cp_data[29].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[30] <= cp_data[30].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[31] <= cp_data[31].DB_MAX_OUTPUT_PORT_TYPE
m0_readdatavalid => rdata_fifo_src_valid.IN0
m0_debugaccess <= cp_data[104].DB_MAX_OUTPUT_PORT_TYPE
m0_lock <= m0_lock.DB_MAX_OUTPUT_PORT_TYPE
m0_response[0] => rdata_fifo_src_data[32].DATAIN
m0_response[1] => rdata_fifo_src_data[33].DATAIN
m0_writeresponsevalid => rdata_fifo_src_valid.IN1
rf_source_data[0] <= <GND>
rf_source_data[1] <= <GND>
rf_source_data[2] <= <GND>
rf_source_data[3] <= <GND>
rf_source_data[4] <= <GND>
rf_source_data[5] <= <GND>
rf_source_data[6] <= <GND>
rf_source_data[7] <= <GND>
rf_source_data[8] <= <GND>
rf_source_data[9] <= <GND>
rf_source_data[10] <= <GND>
rf_source_data[11] <= <GND>
rf_source_data[12] <= <GND>
rf_source_data[13] <= <GND>
rf_source_data[14] <= <GND>
rf_source_data[15] <= <GND>
rf_source_data[16] <= <GND>
rf_source_data[17] <= <GND>
rf_source_data[18] <= <GND>
rf_source_data[19] <= <GND>
rf_source_data[20] <= <GND>
rf_source_data[21] <= <GND>
rf_source_data[22] <= <GND>
rf_source_data[23] <= <GND>
rf_source_data[24] <= <GND>
rf_source_data[25] <= <GND>
rf_source_data[26] <= <GND>
rf_source_data[27] <= <GND>
rf_source_data[28] <= <GND>
rf_source_data[29] <= <GND>
rf_source_data[30] <= <GND>
rf_source_data[31] <= <GND>
rf_source_data[32] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[33] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[34] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[35] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[36] <= cp_data[36].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[37] <= cp_data[37].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[38] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[39] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[40] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[41] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[42] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[43] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[44] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[45] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[46] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[47] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[48] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[49] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[50] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[51] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[52] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[53] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[54] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[55] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[56] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[57] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[58] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[59] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[60] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[61] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[62] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[63] <= cp_data[63].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[64] <= cp_data[64].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[65] <= cp_data[65].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[66] <= cp_data[66].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[67] <= cp_data[67].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[68] <= cp_data[68].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[69] <= cp_data[69].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[70] <= cp_data[70].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[71] <= cp_data[71].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[72] <= cp_data[72].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[73] <= cp_data[73].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[74] <= cp_data[74].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[75] <= cp_data[75].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[76] <= cp_data[76].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[77] <= cp_data[77].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[78] <= cp_data[78].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[79] <= cp_data[79].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[80] <= cp_data[80].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[81] <= cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[82] <= cp_data[82].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[83] <= cp_data[83].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[84] <= cp_data[84].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[85] <= cp_data[85].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[86] <= cp_data[86].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[87] <= cp_data[87].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[88] <= cp_data[88].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[89] <= cp_data[89].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[90] <= cp_data[90].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[91] <= cp_data[91].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[92] <= cp_data[92].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[93] <= cp_data[93].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[94] <= cp_data[94].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[95] <= cp_data[95].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[96] <= cp_data[96].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[97] <= cp_data[97].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[98] <= cp_data[98].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[99] <= cp_data[99].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[100] <= cp_data[100].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[101] <= cp_data[101].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[102] <= cp_data[102].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[103] <= cp_data[103].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[104] <= cp_data[104].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[105] <= <GND>
rf_source_data[106] <= <GND>
rf_source_data[107] <= cp_data[107].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[108] <= cp_data[108].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[109] <= cp_data[109].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[110] <= cp_data[110].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[111] <= cp_data[111].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[112] <= cp_data[112].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[113] <= cp_data[113].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[114] <= cp_data[114].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[115] <= cp_data[115].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[116] <= needs_response_synthesis.DB_MAX_OUTPUT_PORT_TYPE
rf_source_valid <= rf_source_valid.DB_MAX_OUTPUT_PORT_TYPE
rf_source_startofpacket <= cp_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_endofpacket <= cp_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_read.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => ~NO_FANOUT~
rf_sink_data[17] => ~NO_FANOUT~
rf_sink_data[18] => ~NO_FANOUT~
rf_sink_data[19] => ~NO_FANOUT~
rf_sink_data[20] => ~NO_FANOUT~
rf_sink_data[21] => ~NO_FANOUT~
rf_sink_data[22] => ~NO_FANOUT~
rf_sink_data[23] => ~NO_FANOUT~
rf_sink_data[24] => ~NO_FANOUT~
rf_sink_data[25] => ~NO_FANOUT~
rf_sink_data[26] => ~NO_FANOUT~
rf_sink_data[27] => ~NO_FANOUT~
rf_sink_data[28] => ~NO_FANOUT~
rf_sink_data[29] => ~NO_FANOUT~
rf_sink_data[30] => ~NO_FANOUT~
rf_sink_data[31] => ~NO_FANOUT~
rf_sink_data[32] => rp_data[32].DATAIN
rf_sink_data[33] => rp_data[33].DATAIN
rf_sink_data[34] => rp_data[34].DATAIN
rf_sink_data[35] => rp_data[35].DATAIN
rf_sink_data[36] => rf_sink_addr[0].IN1
rf_sink_data[37] => rf_sink_addr[1].IN1
rf_sink_data[38] => rf_sink_addr[2].IN1
rf_sink_data[39] => rf_sink_addr[3].IN1
rf_sink_data[40] => rf_sink_addr[4].IN1
rf_sink_data[41] => rf_sink_addr[5].IN1
rf_sink_data[42] => rf_sink_addr[6].IN1
rf_sink_data[43] => rf_sink_addr[7].IN1
rf_sink_data[44] => rf_sink_addr[8].IN1
rf_sink_data[45] => rf_sink_addr[9].IN1
rf_sink_data[46] => rf_sink_addr[10].IN1
rf_sink_data[47] => rf_sink_addr[11].IN1
rf_sink_data[48] => rf_sink_addr[12].IN1
rf_sink_data[49] => rf_sink_addr[13].IN1
rf_sink_data[50] => rf_sink_addr[14].IN1
rf_sink_data[51] => rf_sink_addr[15].IN1
rf_sink_data[52] => rf_sink_addr[16].IN1
rf_sink_data[53] => rf_sink_addr[17].IN1
rf_sink_data[54] => rf_sink_addr[18].IN1
rf_sink_data[55] => rf_sink_addr[19].IN1
rf_sink_data[56] => rf_sink_addr[20].IN1
rf_sink_data[57] => rf_sink_compressed.IN1
rf_sink_data[58] => rp_data[58].DATAIN
rf_sink_data[59] => comb.OUTPUTSELECT
rf_sink_data[59] => rp_data[59].DATAIN
rf_sink_data[60] => rp_data.IN0
rf_sink_data[61] => rp_data[61].DATAIN
rf_sink_data[62] => rp_data[62].DATAIN
rf_sink_data[63] => rf_sink_byte_cnt[0].IN1
rf_sink_data[64] => rf_sink_byte_cnt[1].IN1
rf_sink_data[65] => rf_sink_byte_cnt[2].IN1
rf_sink_data[66] => rf_sink_byte_cnt[3].IN1
rf_sink_data[67] => rf_sink_byte_cnt[4].IN1
rf_sink_data[68] => rf_sink_byte_cnt[5].IN1
rf_sink_data[69] => rf_sink_byte_cnt[6].IN1
rf_sink_data[70] => rf_sink_burstwrap[0].IN1
rf_sink_data[71] => rf_sink_burstwrap[1].IN1
rf_sink_data[72] => rf_sink_burstwrap[2].IN1
rf_sink_data[73] => rf_sink_burstwrap[3].IN1
rf_sink_data[74] => rf_sink_burstwrap[4].IN1
rf_sink_data[75] => rf_sink_burstwrap[5].IN1
rf_sink_data[76] => rf_sink_burstwrap[6].IN1
rf_sink_data[77] => rf_sink_burstsize[0].IN1
rf_sink_data[78] => rf_sink_burstsize[1].IN1
rf_sink_data[79] => rf_sink_burstsize[2].IN1
rf_sink_data[80] => rp_data[80].DATAIN
rf_sink_data[81] => rp_data[81].DATAIN
rf_sink_data[82] => rp_data[82].DATAIN
rf_sink_data[83] => rp_data[83].DATAIN
rf_sink_data[84] => rp_data[84].DATAIN
rf_sink_data[85] => rp_data[85].DATAIN
rf_sink_data[86] => rp_data[89].DATAIN
rf_sink_data[87] => rp_data[90].DATAIN
rf_sink_data[88] => rp_data[91].DATAIN
rf_sink_data[89] => rp_data[86].DATAIN
rf_sink_data[90] => rp_data[87].DATAIN
rf_sink_data[91] => rp_data[88].DATAIN
rf_sink_data[92] => rp_data[92].DATAIN
rf_sink_data[93] => rp_data[93].DATAIN
rf_sink_data[94] => rp_data[94].DATAIN
rf_sink_data[95] => rp_data[95].DATAIN
rf_sink_data[96] => rp_data[96].DATAIN
rf_sink_data[97] => rp_data[97].DATAIN
rf_sink_data[98] => rp_data[98].DATAIN
rf_sink_data[99] => rp_data[99].DATAIN
rf_sink_data[100] => rp_data[100].DATAIN
rf_sink_data[101] => rp_data[101].DATAIN
rf_sink_data[102] => rp_data[102].DATAIN
rf_sink_data[103] => rp_data[103].DATAIN
rf_sink_data[104] => rp_data[104].DATAIN
rf_sink_data[105] => rp_data[105].DATAIN
rf_sink_data[106] => rp_data[106].DATAIN
rf_sink_data[107] => rp_data[107].DATAIN
rf_sink_data[108] => rp_data[108].DATAIN
rf_sink_data[109] => rp_data[109].DATAIN
rf_sink_data[110] => rp_data[110].DATAIN
rf_sink_data[111] => ~NO_FANOUT~
rf_sink_data[112] => ~NO_FANOUT~
rf_sink_data[113] => rp_data[113].DATAIN
rf_sink_data[114] => rp_data[114].DATAIN
rf_sink_data[115] => rp_data[115].DATAIN
rf_sink_data[116] => current_response.OUTPUTSELECT
rf_sink_data[116] => current_response.OUTPUTSELECT
rf_sink_data[116] => rdata_fifo_sink_ready.IN0
rf_sink_data[116] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => comb.DATAA
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rf_sink_ready <= altera_merlin_burst_uncompressor:uncompressor.sink_ready
rdata_fifo_src_data[0] <= m0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[1] <= m0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[2] <= m0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[3] <= m0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[4] <= m0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[5] <= m0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[6] <= m0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[7] <= m0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[8] <= m0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[9] <= m0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[10] <= m0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[11] <= m0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[12] <= m0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[13] <= m0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[14] <= m0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[15] <= m0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[16] <= m0_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[17] <= m0_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[18] <= m0_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[19] <= m0_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[20] <= m0_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[21] <= m0_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[22] <= m0_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[23] <= m0_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[24] <= m0_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[25] <= m0_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[26] <= m0_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[27] <= m0_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[28] <= m0_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[29] <= m0_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[30] <= m0_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[31] <= m0_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[32] <= m0_response[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[33] <= m0_response[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_valid <= rdata_fifo_src_valid.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => rp_data[16].DATAIN
rdata_fifo_sink_data[17] => rp_data[17].DATAIN
rdata_fifo_sink_data[18] => rp_data[18].DATAIN
rdata_fifo_sink_data[19] => rp_data[19].DATAIN
rdata_fifo_sink_data[20] => rp_data[20].DATAIN
rdata_fifo_sink_data[21] => rp_data[21].DATAIN
rdata_fifo_sink_data[22] => rp_data[22].DATAIN
rdata_fifo_sink_data[23] => rp_data[23].DATAIN
rdata_fifo_sink_data[24] => rp_data[24].DATAIN
rdata_fifo_sink_data[25] => rp_data[25].DATAIN
rdata_fifo_sink_data[26] => rp_data[26].DATAIN
rdata_fifo_sink_data[27] => rp_data[27].DATAIN
rdata_fifo_sink_data[28] => rp_data[28].DATAIN
rdata_fifo_sink_data[29] => rp_data[29].DATAIN
rdata_fifo_sink_data[30] => rp_data[30].DATAIN
rdata_fifo_sink_data[31] => rp_data[31].DATAIN
rdata_fifo_sink_data[32] => current_response.DATAA
rdata_fifo_sink_data[33] => current_response.DATAA
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
rdata_fifo_sink_ready <= rdata_fifo_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_ready <= cp_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => m0_writedata[16].DATAIN
cp_data[17] => m0_writedata[17].DATAIN
cp_data[18] => m0_writedata[18].DATAIN
cp_data[19] => m0_writedata[19].DATAIN
cp_data[20] => m0_writedata[20].DATAIN
cp_data[21] => m0_writedata[21].DATAIN
cp_data[22] => m0_writedata[22].DATAIN
cp_data[23] => m0_writedata[23].DATAIN
cp_data[24] => m0_writedata[24].DATAIN
cp_data[25] => m0_writedata[25].DATAIN
cp_data[26] => m0_writedata[26].DATAIN
cp_data[27] => m0_writedata[27].DATAIN
cp_data[28] => m0_writedata[28].DATAIN
cp_data[29] => m0_writedata[29].DATAIN
cp_data[30] => m0_writedata[30].DATAIN
cp_data[31] => m0_writedata[31].DATAIN
cp_data[32] => WideOr0.IN0
cp_data[32] => m0_byteenable[0].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[33] => WideOr0.IN1
cp_data[33] => m0_byteenable[1].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[34] => WideOr0.IN2
cp_data[34] => m0_byteenable[2].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[35] => WideOr0.IN3
cp_data[35] => m0_byteenable[3].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[2].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[3].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[4].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[5].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[6].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[7].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[8].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[9].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[10].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[11].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[12].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[13].DATAIN
cp_data[50] => rf_source_data[50].DATAIN
cp_data[50] => m0_address[14].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => m0_address[15].DATAIN
cp_data[52] => rf_source_data[52].DATAIN
cp_data[52] => m0_address[16].DATAIN
cp_data[53] => rf_source_data[53].DATAIN
cp_data[53] => m0_address[17].DATAIN
cp_data[54] => rf_source_data[54].DATAIN
cp_data[54] => m0_address[18].DATAIN
cp_data[55] => rf_source_data[55].DATAIN
cp_data[55] => m0_address[19].DATAIN
cp_data[56] => rf_source_data[56].DATAIN
cp_data[56] => m0_address[20].DATAIN
cp_data[57] => local_compressed_read.IN1
cp_data[57] => rf_source_data[57].DATAIN
cp_data[58] => rf_source_data[58].DATAIN
cp_data[58] => comb.IN1
cp_data[59] => local_write.IN1
cp_data[59] => rf_source_data[59].DATAIN
cp_data[60] => local_read.IN1
cp_data[60] => rf_source_data[60].DATAIN
cp_data[61] => local_lock.IN1
cp_data[61] => rf_source_data[61].DATAIN
cp_data[62] => rf_source_data[62].DATAIN
cp_data[63] => m0_burstcount.DATAA
cp_data[63] => rf_source_data[63].DATAIN
cp_data[64] => m0_burstcount.DATAA
cp_data[64] => rf_source_data[64].DATAIN
cp_data[65] => m0_burstcount.DATAA
cp_data[65] => rf_source_data[65].DATAIN
cp_data[66] => rf_source_data[66].DATAIN
cp_data[67] => rf_source_data[67].DATAIN
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => rf_source_data[69].DATAIN
cp_data[70] => rf_source_data[70].DATAIN
cp_data[71] => rf_source_data[71].DATAIN
cp_data[72] => rf_source_data[72].DATAIN
cp_data[73] => rf_source_data[73].DATAIN
cp_data[74] => rf_source_data[74].DATAIN
cp_data[75] => rf_source_data[75].DATAIN
cp_data[76] => rf_source_data[76].DATAIN
cp_data[77] => rf_source_data[77].DATAIN
cp_data[78] => rf_source_data[78].DATAIN
cp_data[79] => rf_source_data[79].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[81] => rf_source_data[81].DATAIN
cp_data[82] => rf_source_data[82].DATAIN
cp_data[83] => rf_source_data[83].DATAIN
cp_data[84] => rf_source_data[84].DATAIN
cp_data[85] => rf_source_data[85].DATAIN
cp_data[86] => rf_source_data[86].DATAIN
cp_data[87] => rf_source_data[87].DATAIN
cp_data[88] => rf_source_data[88].DATAIN
cp_data[89] => rf_source_data[89].DATAIN
cp_data[90] => rf_source_data[90].DATAIN
cp_data[91] => rf_source_data[91].DATAIN
cp_data[92] => rf_source_data[92].DATAIN
cp_data[93] => rf_source_data[93].DATAIN
cp_data[94] => rf_source_data[94].DATAIN
cp_data[95] => rf_source_data[95].DATAIN
cp_data[96] => rf_source_data[96].DATAIN
cp_data[97] => rf_source_data[97].DATAIN
cp_data[98] => rf_source_data[98].DATAIN
cp_data[99] => rf_source_data[99].DATAIN
cp_data[100] => rf_source_data[100].DATAIN
cp_data[101] => rf_source_data[101].DATAIN
cp_data[102] => rf_source_data[102].DATAIN
cp_data[103] => rf_source_data[103].DATAIN
cp_data[104] => rf_source_data[104].DATAIN
cp_data[104] => m0_debugaccess.DATAIN
cp_data[105] => ~NO_FANOUT~
cp_data[106] => ~NO_FANOUT~
cp_data[107] => rf_source_data[107].DATAIN
cp_data[108] => rf_source_data[108].DATAIN
cp_data[109] => rf_source_data[109].DATAIN
cp_data[110] => rf_source_data[110].DATAIN
cp_data[111] => rf_source_data[111].DATAIN
cp_data[112] => rf_source_data[112].DATAIN
cp_data[113] => rf_source_data[113].DATAIN
cp_data[114] => rf_source_data[114].DATAIN
cp_data[115] => rf_source_data[115].DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_channel[2] => ~NO_FANOUT~
cp_channel[3] => ~NO_FANOUT~
cp_channel[4] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => rp_ready.IN1
rp_valid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
rp_data[0] <= rdata_fifo_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rp_data[1] <= rdata_fifo_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rp_data[2] <= rdata_fifo_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rp_data[3] <= rdata_fifo_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rp_data[4] <= rdata_fifo_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rp_data[5] <= rdata_fifo_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rp_data[6] <= rdata_fifo_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rp_data[7] <= rdata_fifo_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rp_data[8] <= rdata_fifo_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rp_data[9] <= rdata_fifo_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rp_data[10] <= rdata_fifo_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rp_data[11] <= rdata_fifo_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rp_data[12] <= rdata_fifo_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rp_data[13] <= rdata_fifo_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rp_data[14] <= rdata_fifo_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rp_data[15] <= rdata_fifo_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rp_data[16] <= rdata_fifo_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rp_data[17] <= rdata_fifo_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rp_data[18] <= rdata_fifo_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
rp_data[19] <= rdata_fifo_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
rp_data[20] <= rdata_fifo_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
rp_data[21] <= rdata_fifo_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
rp_data[22] <= rdata_fifo_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
rp_data[23] <= rdata_fifo_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
rp_data[24] <= rdata_fifo_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
rp_data[25] <= rdata_fifo_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
rp_data[26] <= rdata_fifo_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
rp_data[27] <= rdata_fifo_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
rp_data[28] <= rdata_fifo_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
rp_data[29] <= rdata_fifo_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
rp_data[30] <= rdata_fifo_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
rp_data[31] <= rdata_fifo_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
rp_data[32] <= rf_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rp_data[33] <= rf_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rp_data[34] <= rf_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
rp_data[35] <= rf_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
rp_data[36] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[37] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[38] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[39] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[40] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[41] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[42] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[43] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[44] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[45] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[46] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[47] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[48] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[49] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[50] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[51] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[52] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[53] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[54] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[55] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[56] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[57] <= altera_merlin_burst_uncompressor:uncompressor.source_is_compressed
rp_data[58] <= rf_sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
rp_data[59] <= rf_sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
rp_data[60] <= rp_data.DB_MAX_OUTPUT_PORT_TYPE
rp_data[61] <= rf_sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
rp_data[62] <= rf_sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
rp_data[63] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[64] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[65] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[66] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[67] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[68] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[69] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[70] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[71] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[72] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[73] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[74] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[75] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[76] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[77] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[78] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[79] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[80] <= rf_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
rp_data[81] <= rf_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
rp_data[82] <= rf_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
rp_data[83] <= rf_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
rp_data[84] <= rf_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
rp_data[85] <= rf_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
rp_data[86] <= rf_sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
rp_data[87] <= rf_sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
rp_data[88] <= rf_sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
rp_data[89] <= rf_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
rp_data[90] <= rf_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
rp_data[91] <= rf_sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
rp_data[92] <= rf_sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
rp_data[93] <= rf_sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
rp_data[94] <= rf_sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
rp_data[95] <= rf_sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
rp_data[96] <= rf_sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
rp_data[97] <= rf_sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
rp_data[98] <= rf_sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
rp_data[99] <= rf_sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
rp_data[100] <= rf_sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
rp_data[101] <= rf_sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
rp_data[102] <= rf_sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
rp_data[103] <= rf_sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
rp_data[104] <= rf_sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
rp_data[105] <= rf_sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
rp_data[106] <= rf_sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
rp_data[107] <= rf_sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
rp_data[108] <= rf_sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
rp_data[109] <= rf_sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
rp_data[110] <= rf_sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
rp_data[111] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[112] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[113] <= rf_sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
rp_data[114] <= rf_sink_data[114].DB_MAX_OUTPUT_PORT_TYPE
rp_data[115] <= rf_sink_data[115].DB_MAX_OUTPUT_PORT_TYPE
rp_startofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_startofpacket
rp_endofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_endofpacket


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_vga_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_offset[17].CLK
clk => burst_uncompress_address_offset[18].CLK
clk => burst_uncompress_address_offset[19].CLK
clk => burst_uncompress_address_offset[20].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_address_base[17].CLK
clk => burst_uncompress_address_base[18].CLK
clk => burst_uncompress_address_base[19].CLK
clk => burst_uncompress_address_base[20].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_byte_counter[3].CLK
clk => burst_uncompress_byte_counter[4].CLK
clk => burst_uncompress_byte_counter[5].CLK
clk => burst_uncompress_byte_counter[6].CLK
clk => burst_uncompress_byte_counter[7].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_offset[17].ACLR
reset => burst_uncompress_address_offset[18].ACLR
reset => burst_uncompress_address_offset[19].ACLR
reset => burst_uncompress_address_offset[20].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_address_base[17].ACLR
reset => burst_uncompress_address_base[18].ACLR
reset => burst_uncompress_address_base[19].ACLR
reset => burst_uncompress_address_base[20].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_byte_counter[3].ACLR
reset => burst_uncompress_byte_counter[4].ACLR
reset => burst_uncompress_byte_counter[5].ACLR
reset => burst_uncompress_byte_counter[6].ACLR
reset => burst_uncompress_byte_counter[7].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_addr[17] => burst_uncompress_address_base.IN0
sink_addr[17] => comb.DATAB
sink_addr[17] => source_addr.DATAB
sink_addr[18] => burst_uncompress_address_base.IN0
sink_addr[18] => comb.DATAB
sink_addr[18] => source_addr.DATAB
sink_addr[19] => burst_uncompress_address_base.IN0
sink_addr[19] => comb.DATAB
sink_addr[19] => source_addr.DATAB
sink_addr[20] => burst_uncompress_address_base.IN0
sink_addr[20] => comb.DATAB
sink_addr[20] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[1] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[1] => source_burstwrap[1].DATAIN
sink_burstwrap[1] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[2] => source_burstwrap[2].DATAIN
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[3] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[3] => source_burstwrap[3].DATAIN
sink_burstwrap[3] => burst_uncompress_address_base.IN1
sink_burstwrap[4] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[4] => source_burstwrap[4].DATAIN
sink_burstwrap[4] => burst_uncompress_address_base.IN1
sink_burstwrap[5] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[5] => source_burstwrap[5].DATAIN
sink_burstwrap[5] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[20].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[19].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[18].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[17].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[6] => source_burstwrap[6].DATAIN
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN14
sink_byte_cnt[0] => Equal1.IN5
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN13
sink_byte_cnt[1] => Equal1.IN4
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN12
sink_byte_cnt[2] => Equal1.IN6
sink_byte_cnt[3] => source_byte_cnt.DATAB
sink_byte_cnt[3] => Add1.IN11
sink_byte_cnt[3] => Equal1.IN3
sink_byte_cnt[4] => source_byte_cnt.DATAB
sink_byte_cnt[4] => Add1.IN10
sink_byte_cnt[4] => Equal1.IN2
sink_byte_cnt[5] => source_byte_cnt.DATAB
sink_byte_cnt[5] => Add1.IN9
sink_byte_cnt[5] => Equal1.IN1
sink_byte_cnt[6] => source_byte_cnt.DATAB
sink_byte_cnt[6] => Add1.IN8
sink_byte_cnt[6] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
sink_burstsize[0] => Decoder0.IN2
sink_burstsize[0] => source_burstsize[0].DATAIN
sink_burstsize[1] => Decoder0.IN1
sink_burstsize[1] => source_burstsize[1].DATAIN
sink_burstsize[2] => Decoder0.IN0
sink_burstsize[2] => source_burstsize[2].DATAIN
source_startofpacket <= source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_endofpacket <= source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_ready => always1.IN1
source_ready => sink_ready.IN1
source_addr[0] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[1] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[2] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[3] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[4] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[5] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[6] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[7] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[8] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[9] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[10] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[11] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[12] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[13] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[14] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[15] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[16] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[17] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[18] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[19] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[20] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[0] <= sink_burstwrap[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[1] <= sink_burstwrap[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[2] <= sink_burstwrap[2].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[3] <= sink_burstwrap[3].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[4] <= sink_burstwrap[4].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[5] <= sink_burstwrap[5].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[6] <= sink_burstwrap[6].DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[0] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[1] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[2] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[3] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[4] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[5] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[6] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_is_compressed <= <GND>
source_burstsize[0] <= sink_burstsize[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[1] <= sink_burstsize[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[2] <= sink_burstsize[2].DB_MAX_OUTPUT_PORT_TYPE


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_vga_data_s1_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[1][86].CLK
clk => mem[1][87].CLK
clk => mem[1][88].CLK
clk => mem[1][89].CLK
clk => mem[1][90].CLK
clk => mem[1][91].CLK
clk => mem[1][92].CLK
clk => mem[1][93].CLK
clk => mem[1][94].CLK
clk => mem[1][95].CLK
clk => mem[1][96].CLK
clk => mem[1][97].CLK
clk => mem[1][98].CLK
clk => mem[1][99].CLK
clk => mem[1][100].CLK
clk => mem[1][101].CLK
clk => mem[1][102].CLK
clk => mem[1][103].CLK
clk => mem[1][104].CLK
clk => mem[1][105].CLK
clk => mem[1][106].CLK
clk => mem[1][107].CLK
clk => mem[1][108].CLK
clk => mem[1][109].CLK
clk => mem[1][110].CLK
clk => mem[1][111].CLK
clk => mem[1][112].CLK
clk => mem[1][113].CLK
clk => mem[1][114].CLK
clk => mem[1][115].CLK
clk => mem[1][116].CLK
clk => mem[1][117].CLK
clk => mem[1][118].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
clk => mem[0][86].CLK
clk => mem[0][87].CLK
clk => mem[0][88].CLK
clk => mem[0][89].CLK
clk => mem[0][90].CLK
clk => mem[0][91].CLK
clk => mem[0][92].CLK
clk => mem[0][93].CLK
clk => mem[0][94].CLK
clk => mem[0][95].CLK
clk => mem[0][96].CLK
clk => mem[0][97].CLK
clk => mem[0][98].CLK
clk => mem[0][99].CLK
clk => mem[0][100].CLK
clk => mem[0][101].CLK
clk => mem[0][102].CLK
clk => mem[0][103].CLK
clk => mem[0][104].CLK
clk => mem[0][105].CLK
clk => mem[0][106].CLK
clk => mem[0][107].CLK
clk => mem[0][108].CLK
clk => mem[0][109].CLK
clk => mem[0][110].CLK
clk => mem[0][111].CLK
clk => mem[0][112].CLK
clk => mem[0][113].CLK
clk => mem[0][114].CLK
clk => mem[0][115].CLK
clk => mem[0][116].CLK
clk => mem[0][117].CLK
clk => mem[0][118].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[1][86].ACLR
reset => mem[1][87].ACLR
reset => mem[1][88].ACLR
reset => mem[1][89].ACLR
reset => mem[1][90].ACLR
reset => mem[1][91].ACLR
reset => mem[1][92].ACLR
reset => mem[1][93].ACLR
reset => mem[1][94].ACLR
reset => mem[1][95].ACLR
reset => mem[1][96].ACLR
reset => mem[1][97].ACLR
reset => mem[1][98].ACLR
reset => mem[1][99].ACLR
reset => mem[1][100].ACLR
reset => mem[1][101].ACLR
reset => mem[1][102].ACLR
reset => mem[1][103].ACLR
reset => mem[1][104].ACLR
reset => mem[1][105].ACLR
reset => mem[1][106].ACLR
reset => mem[1][107].ACLR
reset => mem[1][108].ACLR
reset => mem[1][109].ACLR
reset => mem[1][110].ACLR
reset => mem[1][111].ACLR
reset => mem[1][112].ACLR
reset => mem[1][113].ACLR
reset => mem[1][114].ACLR
reset => mem[1][115].ACLR
reset => mem[1][116].ACLR
reset => mem[1][117].ACLR
reset => mem[1][118].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
reset => mem[0][86].ACLR
reset => mem[0][87].ACLR
reset => mem[0][88].ACLR
reset => mem[0][89].ACLR
reset => mem[0][90].ACLR
reset => mem[0][91].ACLR
reset => mem[0][92].ACLR
reset => mem[0][93].ACLR
reset => mem[0][94].ACLR
reset => mem[0][95].ACLR
reset => mem[0][96].ACLR
reset => mem[0][97].ACLR
reset => mem[0][98].ACLR
reset => mem[0][99].ACLR
reset => mem[0][100].ACLR
reset => mem[0][101].ACLR
reset => mem[0][102].ACLR
reset => mem[0][103].ACLR
reset => mem[0][104].ACLR
reset => mem[0][105].ACLR
reset => mem[0][106].ACLR
reset => mem[0][107].ACLR
reset => mem[0][108].ACLR
reset => mem[0][109].ACLR
reset => mem[0][110].ACLR
reset => mem[0][111].ACLR
reset => mem[0][112].ACLR
reset => mem[0][113].ACLR
reset => mem[0][114].ACLR
reset => mem[0][115].ACLR
reset => mem[0][116].ACLR
reset => mem[0][117].ACLR
reset => mem[0][118].ACLR
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_data[84] => mem.DATAB
in_data[85] => mem.DATAB
in_data[86] => mem.DATAB
in_data[87] => mem.DATAB
in_data[88] => mem.DATAB
in_data[89] => mem.DATAB
in_data[90] => mem.DATAB
in_data[91] => mem.DATAB
in_data[92] => mem.DATAB
in_data[93] => mem.DATAB
in_data[94] => mem.DATAB
in_data[95] => mem.DATAB
in_data[96] => mem.DATAB
in_data[97] => mem.DATAB
in_data[98] => mem.DATAB
in_data[99] => mem.DATAB
in_data[100] => mem.DATAB
in_data[101] => mem.DATAB
in_data[102] => mem.DATAB
in_data[103] => mem.DATAB
in_data[104] => mem.DATAB
in_data[105] => mem.DATAB
in_data[106] => mem.DATAB
in_data[107] => mem.DATAB
in_data[108] => mem.DATAB
in_data[109] => mem.DATAB
in_data[110] => mem.DATAB
in_data[111] => mem.DATAB
in_data[112] => mem.DATAB
in_data[113] => mem.DATAB
in_data[114] => mem.DATAB
in_data[115] => mem.DATAB
in_data[116] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= mem[0][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= mem[0][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= mem[0][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= mem[0][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= mem[0][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= mem[0][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= mem[0][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= mem[0][7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= mem[0][8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= mem[0][9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= mem[0][10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= mem[0][11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= mem[0][12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= mem[0][13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= mem[0][14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= mem[0][15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= mem[0][16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= mem[0][17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= mem[0][18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= mem[0][19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= mem[0][20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= mem[0][21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= mem[0][22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= mem[0][23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= mem[0][24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= mem[0][25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= mem[0][26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= mem[0][27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= mem[0][28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= mem[0][29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= mem[0][30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= mem[0][31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= mem[0][32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= mem[0][33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= mem[0][34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= mem[0][35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= mem[0][36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= mem[0][37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= mem[0][38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= mem[0][39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= mem[0][40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= mem[0][41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= mem[0][42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= mem[0][43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= mem[0][44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= mem[0][45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= mem[0][46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= mem[0][47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= mem[0][48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= mem[0][49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= mem[0][50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= mem[0][51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= mem[0][52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= mem[0][53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= mem[0][54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= mem[0][55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= mem[0][56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= mem[0][57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= mem[0][58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= mem[0][59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= mem[0][60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= mem[0][61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= mem[0][62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= mem[0][63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= mem[0][64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= mem[0][65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= mem[0][66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= mem[0][67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= mem[0][68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= mem[0][69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= mem[0][70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= mem[0][71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= mem[0][72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= mem[0][73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= mem[0][74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= mem[0][75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= mem[0][76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= mem[0][77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= mem[0][78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= mem[0][79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= mem[0][80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= mem[0][81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= mem[0][82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= mem[0][83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= mem[0][84].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= mem[0][85].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= mem[0][86].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= mem[0][87].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= mem[0][88].DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= mem[0][89].DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= mem[0][90].DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= mem[0][91].DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= mem[0][92].DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= mem[0][93].DB_MAX_OUTPUT_PORT_TYPE
out_data[94] <= mem[0][94].DB_MAX_OUTPUT_PORT_TYPE
out_data[95] <= mem[0][95].DB_MAX_OUTPUT_PORT_TYPE
out_data[96] <= mem[0][96].DB_MAX_OUTPUT_PORT_TYPE
out_data[97] <= mem[0][97].DB_MAX_OUTPUT_PORT_TYPE
out_data[98] <= mem[0][98].DB_MAX_OUTPUT_PORT_TYPE
out_data[99] <= mem[0][99].DB_MAX_OUTPUT_PORT_TYPE
out_data[100] <= mem[0][100].DB_MAX_OUTPUT_PORT_TYPE
out_data[101] <= mem[0][101].DB_MAX_OUTPUT_PORT_TYPE
out_data[102] <= mem[0][102].DB_MAX_OUTPUT_PORT_TYPE
out_data[103] <= mem[0][103].DB_MAX_OUTPUT_PORT_TYPE
out_data[104] <= mem[0][104].DB_MAX_OUTPUT_PORT_TYPE
out_data[105] <= mem[0][105].DB_MAX_OUTPUT_PORT_TYPE
out_data[106] <= mem[0][106].DB_MAX_OUTPUT_PORT_TYPE
out_data[107] <= mem[0][107].DB_MAX_OUTPUT_PORT_TYPE
out_data[108] <= mem[0][108].DB_MAX_OUTPUT_PORT_TYPE
out_data[109] <= mem[0][109].DB_MAX_OUTPUT_PORT_TYPE
out_data[110] <= mem[0][110].DB_MAX_OUTPUT_PORT_TYPE
out_data[111] <= mem[0][111].DB_MAX_OUTPUT_PORT_TYPE
out_data[112] <= mem[0][112].DB_MAX_OUTPUT_PORT_TYPE
out_data[113] <= mem[0][113].DB_MAX_OUTPUT_PORT_TYPE
out_data[114] <= mem[0][114].DB_MAX_OUTPUT_PORT_TYPE
out_data[115] <= mem[0][115].DB_MAX_OUTPUT_PORT_TYPE
out_data[116] <= mem[0][116].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= mem_used[0].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= mem[0][118].DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= mem[0][117].DB_MAX_OUTPUT_PORT_TYPE
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_vga_data_s1_agent_rdata_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
in_data[0] => mem.DATAB
in_data[0] => internal_out_payload.DATAB
in_data[1] => mem.DATAB
in_data[1] => internal_out_payload.DATAB
in_data[2] => mem.DATAB
in_data[2] => internal_out_payload.DATAB
in_data[3] => mem.DATAB
in_data[3] => internal_out_payload.DATAB
in_data[4] => mem.DATAB
in_data[4] => internal_out_payload.DATAB
in_data[5] => mem.DATAB
in_data[5] => internal_out_payload.DATAB
in_data[6] => mem.DATAB
in_data[6] => internal_out_payload.DATAB
in_data[7] => mem.DATAB
in_data[7] => internal_out_payload.DATAB
in_data[8] => mem.DATAB
in_data[8] => internal_out_payload.DATAB
in_data[9] => mem.DATAB
in_data[9] => internal_out_payload.DATAB
in_data[10] => mem.DATAB
in_data[10] => internal_out_payload.DATAB
in_data[11] => mem.DATAB
in_data[11] => internal_out_payload.DATAB
in_data[12] => mem.DATAB
in_data[12] => internal_out_payload.DATAB
in_data[13] => mem.DATAB
in_data[13] => internal_out_payload.DATAB
in_data[14] => mem.DATAB
in_data[14] => internal_out_payload.DATAB
in_data[15] => mem.DATAB
in_data[15] => internal_out_payload.DATAB
in_data[16] => mem.DATAB
in_data[16] => internal_out_payload.DATAB
in_data[17] => mem.DATAB
in_data[17] => internal_out_payload.DATAB
in_data[18] => mem.DATAB
in_data[18] => internal_out_payload.DATAB
in_data[19] => mem.DATAB
in_data[19] => internal_out_payload.DATAB
in_data[20] => mem.DATAB
in_data[20] => internal_out_payload.DATAB
in_data[21] => mem.DATAB
in_data[21] => internal_out_payload.DATAB
in_data[22] => mem.DATAB
in_data[22] => internal_out_payload.DATAB
in_data[23] => mem.DATAB
in_data[23] => internal_out_payload.DATAB
in_data[24] => mem.DATAB
in_data[24] => internal_out_payload.DATAB
in_data[25] => mem.DATAB
in_data[25] => internal_out_payload.DATAB
in_data[26] => mem.DATAB
in_data[26] => internal_out_payload.DATAB
in_data[27] => mem.DATAB
in_data[27] => internal_out_payload.DATAB
in_data[28] => mem.DATAB
in_data[28] => internal_out_payload.DATAB
in_data[29] => mem.DATAB
in_data[29] => internal_out_payload.DATAB
in_data[30] => mem.DATAB
in_data[30] => internal_out_payload.DATAB
in_data[31] => mem.DATAB
in_data[31] => internal_out_payload.DATAB
in_data[32] => mem.DATAB
in_data[32] => internal_out_payload.DATAB
in_data[33] => mem.DATAB
in_data[33] => internal_out_payload.DATAB
in_valid => write.IN1
in_valid => always4.IN1
in_valid => empty.IN1
in_startofpacket => ~NO_FANOUT~
in_endofpacket => ~NO_FANOUT~
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= empty.DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= <GND>
out_endofpacket <= <GND>
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_vga_we_s1_agent
clk => clk.IN1
reset => reset.IN1
m0_address[0] <= <GND>
m0_address[1] <= <GND>
m0_address[2] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
m0_address[3] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
m0_address[4] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
m0_address[5] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
m0_address[6] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
m0_address[7] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
m0_address[8] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
m0_address[9] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
m0_address[10] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
m0_address[11] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
m0_address[12] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
m0_address[13] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
m0_address[14] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
m0_address[15] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
m0_address[16] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
m0_address[17] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
m0_address[18] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
m0_address[19] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
m0_address[20] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[0] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[1] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[2] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[0] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[1] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[2] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[3] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
m0_read <= m0_read.DB_MAX_OUTPUT_PORT_TYPE
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_readdata[16] => rdata_fifo_src_data[16].DATAIN
m0_readdata[17] => rdata_fifo_src_data[17].DATAIN
m0_readdata[18] => rdata_fifo_src_data[18].DATAIN
m0_readdata[19] => rdata_fifo_src_data[19].DATAIN
m0_readdata[20] => rdata_fifo_src_data[20].DATAIN
m0_readdata[21] => rdata_fifo_src_data[21].DATAIN
m0_readdata[22] => rdata_fifo_src_data[22].DATAIN
m0_readdata[23] => rdata_fifo_src_data[23].DATAIN
m0_readdata[24] => rdata_fifo_src_data[24].DATAIN
m0_readdata[25] => rdata_fifo_src_data[25].DATAIN
m0_readdata[26] => rdata_fifo_src_data[26].DATAIN
m0_readdata[27] => rdata_fifo_src_data[27].DATAIN
m0_readdata[28] => rdata_fifo_src_data[28].DATAIN
m0_readdata[29] => rdata_fifo_src_data[29].DATAIN
m0_readdata[30] => rdata_fifo_src_data[30].DATAIN
m0_readdata[31] => rdata_fifo_src_data[31].DATAIN
m0_waitrequest => cp_ready.IN1
m0_write <= m0_write.DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[0] <= cp_data[0].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[1] <= cp_data[1].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[2] <= cp_data[2].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[3] <= cp_data[3].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[4] <= cp_data[4].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[5] <= cp_data[5].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[6] <= cp_data[6].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[7] <= cp_data[7].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[8] <= cp_data[8].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[9] <= cp_data[9].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[10] <= cp_data[10].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[11] <= cp_data[11].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[12] <= cp_data[12].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[13] <= cp_data[13].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[14] <= cp_data[14].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[15] <= cp_data[15].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[16] <= cp_data[16].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[17] <= cp_data[17].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[18] <= cp_data[18].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[19] <= cp_data[19].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[20] <= cp_data[20].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[21] <= cp_data[21].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[22] <= cp_data[22].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[23] <= cp_data[23].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[24] <= cp_data[24].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[25] <= cp_data[25].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[26] <= cp_data[26].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[27] <= cp_data[27].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[28] <= cp_data[28].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[29] <= cp_data[29].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[30] <= cp_data[30].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[31] <= cp_data[31].DB_MAX_OUTPUT_PORT_TYPE
m0_readdatavalid => rdata_fifo_src_valid.IN0
m0_debugaccess <= cp_data[104].DB_MAX_OUTPUT_PORT_TYPE
m0_lock <= m0_lock.DB_MAX_OUTPUT_PORT_TYPE
m0_response[0] => rdata_fifo_src_data[32].DATAIN
m0_response[1] => rdata_fifo_src_data[33].DATAIN
m0_writeresponsevalid => rdata_fifo_src_valid.IN1
rf_source_data[0] <= <GND>
rf_source_data[1] <= <GND>
rf_source_data[2] <= <GND>
rf_source_data[3] <= <GND>
rf_source_data[4] <= <GND>
rf_source_data[5] <= <GND>
rf_source_data[6] <= <GND>
rf_source_data[7] <= <GND>
rf_source_data[8] <= <GND>
rf_source_data[9] <= <GND>
rf_source_data[10] <= <GND>
rf_source_data[11] <= <GND>
rf_source_data[12] <= <GND>
rf_source_data[13] <= <GND>
rf_source_data[14] <= <GND>
rf_source_data[15] <= <GND>
rf_source_data[16] <= <GND>
rf_source_data[17] <= <GND>
rf_source_data[18] <= <GND>
rf_source_data[19] <= <GND>
rf_source_data[20] <= <GND>
rf_source_data[21] <= <GND>
rf_source_data[22] <= <GND>
rf_source_data[23] <= <GND>
rf_source_data[24] <= <GND>
rf_source_data[25] <= <GND>
rf_source_data[26] <= <GND>
rf_source_data[27] <= <GND>
rf_source_data[28] <= <GND>
rf_source_data[29] <= <GND>
rf_source_data[30] <= <GND>
rf_source_data[31] <= <GND>
rf_source_data[32] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[33] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[34] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[35] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[36] <= cp_data[36].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[37] <= cp_data[37].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[38] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[39] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[40] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[41] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[42] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[43] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[44] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[45] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[46] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[47] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[48] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[49] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[50] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[51] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[52] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[53] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[54] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[55] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[56] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[57] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[58] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[59] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[60] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[61] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[62] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[63] <= cp_data[63].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[64] <= cp_data[64].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[65] <= cp_data[65].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[66] <= cp_data[66].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[67] <= cp_data[67].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[68] <= cp_data[68].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[69] <= cp_data[69].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[70] <= cp_data[70].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[71] <= cp_data[71].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[72] <= cp_data[72].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[73] <= cp_data[73].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[74] <= cp_data[74].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[75] <= cp_data[75].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[76] <= cp_data[76].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[77] <= cp_data[77].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[78] <= cp_data[78].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[79] <= cp_data[79].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[80] <= cp_data[80].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[81] <= cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[82] <= cp_data[82].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[83] <= cp_data[83].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[84] <= cp_data[84].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[85] <= cp_data[85].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[86] <= cp_data[86].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[87] <= cp_data[87].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[88] <= cp_data[88].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[89] <= cp_data[89].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[90] <= cp_data[90].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[91] <= cp_data[91].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[92] <= cp_data[92].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[93] <= cp_data[93].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[94] <= cp_data[94].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[95] <= cp_data[95].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[96] <= cp_data[96].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[97] <= cp_data[97].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[98] <= cp_data[98].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[99] <= cp_data[99].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[100] <= cp_data[100].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[101] <= cp_data[101].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[102] <= cp_data[102].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[103] <= cp_data[103].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[104] <= cp_data[104].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[105] <= <GND>
rf_source_data[106] <= <GND>
rf_source_data[107] <= cp_data[107].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[108] <= cp_data[108].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[109] <= cp_data[109].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[110] <= cp_data[110].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[111] <= cp_data[111].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[112] <= cp_data[112].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[113] <= cp_data[113].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[114] <= cp_data[114].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[115] <= cp_data[115].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[116] <= needs_response_synthesis.DB_MAX_OUTPUT_PORT_TYPE
rf_source_valid <= rf_source_valid.DB_MAX_OUTPUT_PORT_TYPE
rf_source_startofpacket <= cp_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_endofpacket <= cp_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_read.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => ~NO_FANOUT~
rf_sink_data[17] => ~NO_FANOUT~
rf_sink_data[18] => ~NO_FANOUT~
rf_sink_data[19] => ~NO_FANOUT~
rf_sink_data[20] => ~NO_FANOUT~
rf_sink_data[21] => ~NO_FANOUT~
rf_sink_data[22] => ~NO_FANOUT~
rf_sink_data[23] => ~NO_FANOUT~
rf_sink_data[24] => ~NO_FANOUT~
rf_sink_data[25] => ~NO_FANOUT~
rf_sink_data[26] => ~NO_FANOUT~
rf_sink_data[27] => ~NO_FANOUT~
rf_sink_data[28] => ~NO_FANOUT~
rf_sink_data[29] => ~NO_FANOUT~
rf_sink_data[30] => ~NO_FANOUT~
rf_sink_data[31] => ~NO_FANOUT~
rf_sink_data[32] => rp_data[32].DATAIN
rf_sink_data[33] => rp_data[33].DATAIN
rf_sink_data[34] => rp_data[34].DATAIN
rf_sink_data[35] => rp_data[35].DATAIN
rf_sink_data[36] => rf_sink_addr[0].IN1
rf_sink_data[37] => rf_sink_addr[1].IN1
rf_sink_data[38] => rf_sink_addr[2].IN1
rf_sink_data[39] => rf_sink_addr[3].IN1
rf_sink_data[40] => rf_sink_addr[4].IN1
rf_sink_data[41] => rf_sink_addr[5].IN1
rf_sink_data[42] => rf_sink_addr[6].IN1
rf_sink_data[43] => rf_sink_addr[7].IN1
rf_sink_data[44] => rf_sink_addr[8].IN1
rf_sink_data[45] => rf_sink_addr[9].IN1
rf_sink_data[46] => rf_sink_addr[10].IN1
rf_sink_data[47] => rf_sink_addr[11].IN1
rf_sink_data[48] => rf_sink_addr[12].IN1
rf_sink_data[49] => rf_sink_addr[13].IN1
rf_sink_data[50] => rf_sink_addr[14].IN1
rf_sink_data[51] => rf_sink_addr[15].IN1
rf_sink_data[52] => rf_sink_addr[16].IN1
rf_sink_data[53] => rf_sink_addr[17].IN1
rf_sink_data[54] => rf_sink_addr[18].IN1
rf_sink_data[55] => rf_sink_addr[19].IN1
rf_sink_data[56] => rf_sink_addr[20].IN1
rf_sink_data[57] => rf_sink_compressed.IN1
rf_sink_data[58] => rp_data[58].DATAIN
rf_sink_data[59] => comb.OUTPUTSELECT
rf_sink_data[59] => rp_data[59].DATAIN
rf_sink_data[60] => rp_data.IN0
rf_sink_data[61] => rp_data[61].DATAIN
rf_sink_data[62] => rp_data[62].DATAIN
rf_sink_data[63] => rf_sink_byte_cnt[0].IN1
rf_sink_data[64] => rf_sink_byte_cnt[1].IN1
rf_sink_data[65] => rf_sink_byte_cnt[2].IN1
rf_sink_data[66] => rf_sink_byte_cnt[3].IN1
rf_sink_data[67] => rf_sink_byte_cnt[4].IN1
rf_sink_data[68] => rf_sink_byte_cnt[5].IN1
rf_sink_data[69] => rf_sink_byte_cnt[6].IN1
rf_sink_data[70] => rf_sink_burstwrap[0].IN1
rf_sink_data[71] => rf_sink_burstwrap[1].IN1
rf_sink_data[72] => rf_sink_burstwrap[2].IN1
rf_sink_data[73] => rf_sink_burstwrap[3].IN1
rf_sink_data[74] => rf_sink_burstwrap[4].IN1
rf_sink_data[75] => rf_sink_burstwrap[5].IN1
rf_sink_data[76] => rf_sink_burstwrap[6].IN1
rf_sink_data[77] => rf_sink_burstsize[0].IN1
rf_sink_data[78] => rf_sink_burstsize[1].IN1
rf_sink_data[79] => rf_sink_burstsize[2].IN1
rf_sink_data[80] => rp_data[80].DATAIN
rf_sink_data[81] => rp_data[81].DATAIN
rf_sink_data[82] => rp_data[82].DATAIN
rf_sink_data[83] => rp_data[83].DATAIN
rf_sink_data[84] => rp_data[84].DATAIN
rf_sink_data[85] => rp_data[85].DATAIN
rf_sink_data[86] => rp_data[89].DATAIN
rf_sink_data[87] => rp_data[90].DATAIN
rf_sink_data[88] => rp_data[91].DATAIN
rf_sink_data[89] => rp_data[86].DATAIN
rf_sink_data[90] => rp_data[87].DATAIN
rf_sink_data[91] => rp_data[88].DATAIN
rf_sink_data[92] => rp_data[92].DATAIN
rf_sink_data[93] => rp_data[93].DATAIN
rf_sink_data[94] => rp_data[94].DATAIN
rf_sink_data[95] => rp_data[95].DATAIN
rf_sink_data[96] => rp_data[96].DATAIN
rf_sink_data[97] => rp_data[97].DATAIN
rf_sink_data[98] => rp_data[98].DATAIN
rf_sink_data[99] => rp_data[99].DATAIN
rf_sink_data[100] => rp_data[100].DATAIN
rf_sink_data[101] => rp_data[101].DATAIN
rf_sink_data[102] => rp_data[102].DATAIN
rf_sink_data[103] => rp_data[103].DATAIN
rf_sink_data[104] => rp_data[104].DATAIN
rf_sink_data[105] => rp_data[105].DATAIN
rf_sink_data[106] => rp_data[106].DATAIN
rf_sink_data[107] => rp_data[107].DATAIN
rf_sink_data[108] => rp_data[108].DATAIN
rf_sink_data[109] => rp_data[109].DATAIN
rf_sink_data[110] => rp_data[110].DATAIN
rf_sink_data[111] => ~NO_FANOUT~
rf_sink_data[112] => ~NO_FANOUT~
rf_sink_data[113] => rp_data[113].DATAIN
rf_sink_data[114] => rp_data[114].DATAIN
rf_sink_data[115] => rp_data[115].DATAIN
rf_sink_data[116] => current_response.OUTPUTSELECT
rf_sink_data[116] => current_response.OUTPUTSELECT
rf_sink_data[116] => rdata_fifo_sink_ready.IN0
rf_sink_data[116] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => comb.DATAA
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rf_sink_ready <= altera_merlin_burst_uncompressor:uncompressor.sink_ready
rdata_fifo_src_data[0] <= m0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[1] <= m0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[2] <= m0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[3] <= m0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[4] <= m0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[5] <= m0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[6] <= m0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[7] <= m0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[8] <= m0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[9] <= m0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[10] <= m0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[11] <= m0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[12] <= m0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[13] <= m0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[14] <= m0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[15] <= m0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[16] <= m0_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[17] <= m0_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[18] <= m0_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[19] <= m0_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[20] <= m0_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[21] <= m0_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[22] <= m0_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[23] <= m0_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[24] <= m0_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[25] <= m0_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[26] <= m0_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[27] <= m0_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[28] <= m0_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[29] <= m0_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[30] <= m0_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[31] <= m0_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[32] <= m0_response[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[33] <= m0_response[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_valid <= rdata_fifo_src_valid.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => rp_data[16].DATAIN
rdata_fifo_sink_data[17] => rp_data[17].DATAIN
rdata_fifo_sink_data[18] => rp_data[18].DATAIN
rdata_fifo_sink_data[19] => rp_data[19].DATAIN
rdata_fifo_sink_data[20] => rp_data[20].DATAIN
rdata_fifo_sink_data[21] => rp_data[21].DATAIN
rdata_fifo_sink_data[22] => rp_data[22].DATAIN
rdata_fifo_sink_data[23] => rp_data[23].DATAIN
rdata_fifo_sink_data[24] => rp_data[24].DATAIN
rdata_fifo_sink_data[25] => rp_data[25].DATAIN
rdata_fifo_sink_data[26] => rp_data[26].DATAIN
rdata_fifo_sink_data[27] => rp_data[27].DATAIN
rdata_fifo_sink_data[28] => rp_data[28].DATAIN
rdata_fifo_sink_data[29] => rp_data[29].DATAIN
rdata_fifo_sink_data[30] => rp_data[30].DATAIN
rdata_fifo_sink_data[31] => rp_data[31].DATAIN
rdata_fifo_sink_data[32] => current_response.DATAA
rdata_fifo_sink_data[33] => current_response.DATAA
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
rdata_fifo_sink_ready <= rdata_fifo_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_ready <= cp_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => m0_writedata[16].DATAIN
cp_data[17] => m0_writedata[17].DATAIN
cp_data[18] => m0_writedata[18].DATAIN
cp_data[19] => m0_writedata[19].DATAIN
cp_data[20] => m0_writedata[20].DATAIN
cp_data[21] => m0_writedata[21].DATAIN
cp_data[22] => m0_writedata[22].DATAIN
cp_data[23] => m0_writedata[23].DATAIN
cp_data[24] => m0_writedata[24].DATAIN
cp_data[25] => m0_writedata[25].DATAIN
cp_data[26] => m0_writedata[26].DATAIN
cp_data[27] => m0_writedata[27].DATAIN
cp_data[28] => m0_writedata[28].DATAIN
cp_data[29] => m0_writedata[29].DATAIN
cp_data[30] => m0_writedata[30].DATAIN
cp_data[31] => m0_writedata[31].DATAIN
cp_data[32] => WideOr0.IN0
cp_data[32] => m0_byteenable[0].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[33] => WideOr0.IN1
cp_data[33] => m0_byteenable[1].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[34] => WideOr0.IN2
cp_data[34] => m0_byteenable[2].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[35] => WideOr0.IN3
cp_data[35] => m0_byteenable[3].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[2].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[3].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[4].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[5].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[6].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[7].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[8].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[9].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[10].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[11].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[12].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[13].DATAIN
cp_data[50] => rf_source_data[50].DATAIN
cp_data[50] => m0_address[14].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => m0_address[15].DATAIN
cp_data[52] => rf_source_data[52].DATAIN
cp_data[52] => m0_address[16].DATAIN
cp_data[53] => rf_source_data[53].DATAIN
cp_data[53] => m0_address[17].DATAIN
cp_data[54] => rf_source_data[54].DATAIN
cp_data[54] => m0_address[18].DATAIN
cp_data[55] => rf_source_data[55].DATAIN
cp_data[55] => m0_address[19].DATAIN
cp_data[56] => rf_source_data[56].DATAIN
cp_data[56] => m0_address[20].DATAIN
cp_data[57] => local_compressed_read.IN1
cp_data[57] => rf_source_data[57].DATAIN
cp_data[58] => rf_source_data[58].DATAIN
cp_data[58] => comb.IN1
cp_data[59] => local_write.IN1
cp_data[59] => rf_source_data[59].DATAIN
cp_data[60] => local_read.IN1
cp_data[60] => rf_source_data[60].DATAIN
cp_data[61] => local_lock.IN1
cp_data[61] => rf_source_data[61].DATAIN
cp_data[62] => rf_source_data[62].DATAIN
cp_data[63] => m0_burstcount.DATAA
cp_data[63] => rf_source_data[63].DATAIN
cp_data[64] => m0_burstcount.DATAA
cp_data[64] => rf_source_data[64].DATAIN
cp_data[65] => m0_burstcount.DATAA
cp_data[65] => rf_source_data[65].DATAIN
cp_data[66] => rf_source_data[66].DATAIN
cp_data[67] => rf_source_data[67].DATAIN
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => rf_source_data[69].DATAIN
cp_data[70] => rf_source_data[70].DATAIN
cp_data[71] => rf_source_data[71].DATAIN
cp_data[72] => rf_source_data[72].DATAIN
cp_data[73] => rf_source_data[73].DATAIN
cp_data[74] => rf_source_data[74].DATAIN
cp_data[75] => rf_source_data[75].DATAIN
cp_data[76] => rf_source_data[76].DATAIN
cp_data[77] => rf_source_data[77].DATAIN
cp_data[78] => rf_source_data[78].DATAIN
cp_data[79] => rf_source_data[79].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[81] => rf_source_data[81].DATAIN
cp_data[82] => rf_source_data[82].DATAIN
cp_data[83] => rf_source_data[83].DATAIN
cp_data[84] => rf_source_data[84].DATAIN
cp_data[85] => rf_source_data[85].DATAIN
cp_data[86] => rf_source_data[86].DATAIN
cp_data[87] => rf_source_data[87].DATAIN
cp_data[88] => rf_source_data[88].DATAIN
cp_data[89] => rf_source_data[89].DATAIN
cp_data[90] => rf_source_data[90].DATAIN
cp_data[91] => rf_source_data[91].DATAIN
cp_data[92] => rf_source_data[92].DATAIN
cp_data[93] => rf_source_data[93].DATAIN
cp_data[94] => rf_source_data[94].DATAIN
cp_data[95] => rf_source_data[95].DATAIN
cp_data[96] => rf_source_data[96].DATAIN
cp_data[97] => rf_source_data[97].DATAIN
cp_data[98] => rf_source_data[98].DATAIN
cp_data[99] => rf_source_data[99].DATAIN
cp_data[100] => rf_source_data[100].DATAIN
cp_data[101] => rf_source_data[101].DATAIN
cp_data[102] => rf_source_data[102].DATAIN
cp_data[103] => rf_source_data[103].DATAIN
cp_data[104] => rf_source_data[104].DATAIN
cp_data[104] => m0_debugaccess.DATAIN
cp_data[105] => ~NO_FANOUT~
cp_data[106] => ~NO_FANOUT~
cp_data[107] => rf_source_data[107].DATAIN
cp_data[108] => rf_source_data[108].DATAIN
cp_data[109] => rf_source_data[109].DATAIN
cp_data[110] => rf_source_data[110].DATAIN
cp_data[111] => rf_source_data[111].DATAIN
cp_data[112] => rf_source_data[112].DATAIN
cp_data[113] => rf_source_data[113].DATAIN
cp_data[114] => rf_source_data[114].DATAIN
cp_data[115] => rf_source_data[115].DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_channel[2] => ~NO_FANOUT~
cp_channel[3] => ~NO_FANOUT~
cp_channel[4] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => rp_ready.IN1
rp_valid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
rp_data[0] <= rdata_fifo_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rp_data[1] <= rdata_fifo_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rp_data[2] <= rdata_fifo_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rp_data[3] <= rdata_fifo_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rp_data[4] <= rdata_fifo_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rp_data[5] <= rdata_fifo_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rp_data[6] <= rdata_fifo_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rp_data[7] <= rdata_fifo_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rp_data[8] <= rdata_fifo_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rp_data[9] <= rdata_fifo_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rp_data[10] <= rdata_fifo_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rp_data[11] <= rdata_fifo_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rp_data[12] <= rdata_fifo_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rp_data[13] <= rdata_fifo_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rp_data[14] <= rdata_fifo_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rp_data[15] <= rdata_fifo_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rp_data[16] <= rdata_fifo_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rp_data[17] <= rdata_fifo_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rp_data[18] <= rdata_fifo_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
rp_data[19] <= rdata_fifo_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
rp_data[20] <= rdata_fifo_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
rp_data[21] <= rdata_fifo_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
rp_data[22] <= rdata_fifo_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
rp_data[23] <= rdata_fifo_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
rp_data[24] <= rdata_fifo_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
rp_data[25] <= rdata_fifo_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
rp_data[26] <= rdata_fifo_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
rp_data[27] <= rdata_fifo_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
rp_data[28] <= rdata_fifo_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
rp_data[29] <= rdata_fifo_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
rp_data[30] <= rdata_fifo_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
rp_data[31] <= rdata_fifo_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
rp_data[32] <= rf_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rp_data[33] <= rf_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rp_data[34] <= rf_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
rp_data[35] <= rf_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
rp_data[36] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[37] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[38] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[39] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[40] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[41] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[42] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[43] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[44] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[45] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[46] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[47] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[48] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[49] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[50] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[51] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[52] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[53] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[54] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[55] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[56] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[57] <= altera_merlin_burst_uncompressor:uncompressor.source_is_compressed
rp_data[58] <= rf_sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
rp_data[59] <= rf_sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
rp_data[60] <= rp_data.DB_MAX_OUTPUT_PORT_TYPE
rp_data[61] <= rf_sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
rp_data[62] <= rf_sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
rp_data[63] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[64] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[65] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[66] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[67] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[68] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[69] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[70] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[71] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[72] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[73] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[74] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[75] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[76] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[77] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[78] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[79] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[80] <= rf_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
rp_data[81] <= rf_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
rp_data[82] <= rf_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
rp_data[83] <= rf_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
rp_data[84] <= rf_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
rp_data[85] <= rf_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
rp_data[86] <= rf_sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
rp_data[87] <= rf_sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
rp_data[88] <= rf_sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
rp_data[89] <= rf_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
rp_data[90] <= rf_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
rp_data[91] <= rf_sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
rp_data[92] <= rf_sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
rp_data[93] <= rf_sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
rp_data[94] <= rf_sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
rp_data[95] <= rf_sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
rp_data[96] <= rf_sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
rp_data[97] <= rf_sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
rp_data[98] <= rf_sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
rp_data[99] <= rf_sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
rp_data[100] <= rf_sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
rp_data[101] <= rf_sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
rp_data[102] <= rf_sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
rp_data[103] <= rf_sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
rp_data[104] <= rf_sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
rp_data[105] <= rf_sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
rp_data[106] <= rf_sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
rp_data[107] <= rf_sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
rp_data[108] <= rf_sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
rp_data[109] <= rf_sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
rp_data[110] <= rf_sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
rp_data[111] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[112] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[113] <= rf_sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
rp_data[114] <= rf_sink_data[114].DB_MAX_OUTPUT_PORT_TYPE
rp_data[115] <= rf_sink_data[115].DB_MAX_OUTPUT_PORT_TYPE
rp_startofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_startofpacket
rp_endofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_endofpacket


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_vga_we_s1_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_offset[17].CLK
clk => burst_uncompress_address_offset[18].CLK
clk => burst_uncompress_address_offset[19].CLK
clk => burst_uncompress_address_offset[20].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_address_base[17].CLK
clk => burst_uncompress_address_base[18].CLK
clk => burst_uncompress_address_base[19].CLK
clk => burst_uncompress_address_base[20].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_byte_counter[3].CLK
clk => burst_uncompress_byte_counter[4].CLK
clk => burst_uncompress_byte_counter[5].CLK
clk => burst_uncompress_byte_counter[6].CLK
clk => burst_uncompress_byte_counter[7].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_offset[17].ACLR
reset => burst_uncompress_address_offset[18].ACLR
reset => burst_uncompress_address_offset[19].ACLR
reset => burst_uncompress_address_offset[20].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_address_base[17].ACLR
reset => burst_uncompress_address_base[18].ACLR
reset => burst_uncompress_address_base[19].ACLR
reset => burst_uncompress_address_base[20].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_byte_counter[3].ACLR
reset => burst_uncompress_byte_counter[4].ACLR
reset => burst_uncompress_byte_counter[5].ACLR
reset => burst_uncompress_byte_counter[6].ACLR
reset => burst_uncompress_byte_counter[7].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_addr[17] => burst_uncompress_address_base.IN0
sink_addr[17] => comb.DATAB
sink_addr[17] => source_addr.DATAB
sink_addr[18] => burst_uncompress_address_base.IN0
sink_addr[18] => comb.DATAB
sink_addr[18] => source_addr.DATAB
sink_addr[19] => burst_uncompress_address_base.IN0
sink_addr[19] => comb.DATAB
sink_addr[19] => source_addr.DATAB
sink_addr[20] => burst_uncompress_address_base.IN0
sink_addr[20] => comb.DATAB
sink_addr[20] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[1] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[1] => source_burstwrap[1].DATAIN
sink_burstwrap[1] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[2] => source_burstwrap[2].DATAIN
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[3] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[3] => source_burstwrap[3].DATAIN
sink_burstwrap[3] => burst_uncompress_address_base.IN1
sink_burstwrap[4] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[4] => source_burstwrap[4].DATAIN
sink_burstwrap[4] => burst_uncompress_address_base.IN1
sink_burstwrap[5] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[5] => source_burstwrap[5].DATAIN
sink_burstwrap[5] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[20].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[19].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[18].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[17].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[6] => source_burstwrap[6].DATAIN
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN14
sink_byte_cnt[0] => Equal1.IN5
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN13
sink_byte_cnt[1] => Equal1.IN4
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN12
sink_byte_cnt[2] => Equal1.IN6
sink_byte_cnt[3] => source_byte_cnt.DATAB
sink_byte_cnt[3] => Add1.IN11
sink_byte_cnt[3] => Equal1.IN3
sink_byte_cnt[4] => source_byte_cnt.DATAB
sink_byte_cnt[4] => Add1.IN10
sink_byte_cnt[4] => Equal1.IN2
sink_byte_cnt[5] => source_byte_cnt.DATAB
sink_byte_cnt[5] => Add1.IN9
sink_byte_cnt[5] => Equal1.IN1
sink_byte_cnt[6] => source_byte_cnt.DATAB
sink_byte_cnt[6] => Add1.IN8
sink_byte_cnt[6] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
sink_burstsize[0] => Decoder0.IN2
sink_burstsize[0] => source_burstsize[0].DATAIN
sink_burstsize[1] => Decoder0.IN1
sink_burstsize[1] => source_burstsize[1].DATAIN
sink_burstsize[2] => Decoder0.IN0
sink_burstsize[2] => source_burstsize[2].DATAIN
source_startofpacket <= source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_endofpacket <= source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_ready => always1.IN1
source_ready => sink_ready.IN1
source_addr[0] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[1] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[2] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[3] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[4] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[5] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[6] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[7] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[8] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[9] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[10] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[11] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[12] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[13] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[14] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[15] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[16] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[17] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[18] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[19] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[20] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[0] <= sink_burstwrap[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[1] <= sink_burstwrap[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[2] <= sink_burstwrap[2].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[3] <= sink_burstwrap[3].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[4] <= sink_burstwrap[4].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[5] <= sink_burstwrap[5].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[6] <= sink_burstwrap[6].DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[0] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[1] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[2] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[3] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[4] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[5] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[6] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_is_compressed <= <GND>
source_burstsize[0] <= sink_burstsize[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[1] <= sink_burstsize[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[2] <= sink_burstsize[2].DB_MAX_OUTPUT_PORT_TYPE


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_vga_we_s1_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[1][86].CLK
clk => mem[1][87].CLK
clk => mem[1][88].CLK
clk => mem[1][89].CLK
clk => mem[1][90].CLK
clk => mem[1][91].CLK
clk => mem[1][92].CLK
clk => mem[1][93].CLK
clk => mem[1][94].CLK
clk => mem[1][95].CLK
clk => mem[1][96].CLK
clk => mem[1][97].CLK
clk => mem[1][98].CLK
clk => mem[1][99].CLK
clk => mem[1][100].CLK
clk => mem[1][101].CLK
clk => mem[1][102].CLK
clk => mem[1][103].CLK
clk => mem[1][104].CLK
clk => mem[1][105].CLK
clk => mem[1][106].CLK
clk => mem[1][107].CLK
clk => mem[1][108].CLK
clk => mem[1][109].CLK
clk => mem[1][110].CLK
clk => mem[1][111].CLK
clk => mem[1][112].CLK
clk => mem[1][113].CLK
clk => mem[1][114].CLK
clk => mem[1][115].CLK
clk => mem[1][116].CLK
clk => mem[1][117].CLK
clk => mem[1][118].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
clk => mem[0][86].CLK
clk => mem[0][87].CLK
clk => mem[0][88].CLK
clk => mem[0][89].CLK
clk => mem[0][90].CLK
clk => mem[0][91].CLK
clk => mem[0][92].CLK
clk => mem[0][93].CLK
clk => mem[0][94].CLK
clk => mem[0][95].CLK
clk => mem[0][96].CLK
clk => mem[0][97].CLK
clk => mem[0][98].CLK
clk => mem[0][99].CLK
clk => mem[0][100].CLK
clk => mem[0][101].CLK
clk => mem[0][102].CLK
clk => mem[0][103].CLK
clk => mem[0][104].CLK
clk => mem[0][105].CLK
clk => mem[0][106].CLK
clk => mem[0][107].CLK
clk => mem[0][108].CLK
clk => mem[0][109].CLK
clk => mem[0][110].CLK
clk => mem[0][111].CLK
clk => mem[0][112].CLK
clk => mem[0][113].CLK
clk => mem[0][114].CLK
clk => mem[0][115].CLK
clk => mem[0][116].CLK
clk => mem[0][117].CLK
clk => mem[0][118].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[1][86].ACLR
reset => mem[1][87].ACLR
reset => mem[1][88].ACLR
reset => mem[1][89].ACLR
reset => mem[1][90].ACLR
reset => mem[1][91].ACLR
reset => mem[1][92].ACLR
reset => mem[1][93].ACLR
reset => mem[1][94].ACLR
reset => mem[1][95].ACLR
reset => mem[1][96].ACLR
reset => mem[1][97].ACLR
reset => mem[1][98].ACLR
reset => mem[1][99].ACLR
reset => mem[1][100].ACLR
reset => mem[1][101].ACLR
reset => mem[1][102].ACLR
reset => mem[1][103].ACLR
reset => mem[1][104].ACLR
reset => mem[1][105].ACLR
reset => mem[1][106].ACLR
reset => mem[1][107].ACLR
reset => mem[1][108].ACLR
reset => mem[1][109].ACLR
reset => mem[1][110].ACLR
reset => mem[1][111].ACLR
reset => mem[1][112].ACLR
reset => mem[1][113].ACLR
reset => mem[1][114].ACLR
reset => mem[1][115].ACLR
reset => mem[1][116].ACLR
reset => mem[1][117].ACLR
reset => mem[1][118].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
reset => mem[0][86].ACLR
reset => mem[0][87].ACLR
reset => mem[0][88].ACLR
reset => mem[0][89].ACLR
reset => mem[0][90].ACLR
reset => mem[0][91].ACLR
reset => mem[0][92].ACLR
reset => mem[0][93].ACLR
reset => mem[0][94].ACLR
reset => mem[0][95].ACLR
reset => mem[0][96].ACLR
reset => mem[0][97].ACLR
reset => mem[0][98].ACLR
reset => mem[0][99].ACLR
reset => mem[0][100].ACLR
reset => mem[0][101].ACLR
reset => mem[0][102].ACLR
reset => mem[0][103].ACLR
reset => mem[0][104].ACLR
reset => mem[0][105].ACLR
reset => mem[0][106].ACLR
reset => mem[0][107].ACLR
reset => mem[0][108].ACLR
reset => mem[0][109].ACLR
reset => mem[0][110].ACLR
reset => mem[0][111].ACLR
reset => mem[0][112].ACLR
reset => mem[0][113].ACLR
reset => mem[0][114].ACLR
reset => mem[0][115].ACLR
reset => mem[0][116].ACLR
reset => mem[0][117].ACLR
reset => mem[0][118].ACLR
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_data[84] => mem.DATAB
in_data[85] => mem.DATAB
in_data[86] => mem.DATAB
in_data[87] => mem.DATAB
in_data[88] => mem.DATAB
in_data[89] => mem.DATAB
in_data[90] => mem.DATAB
in_data[91] => mem.DATAB
in_data[92] => mem.DATAB
in_data[93] => mem.DATAB
in_data[94] => mem.DATAB
in_data[95] => mem.DATAB
in_data[96] => mem.DATAB
in_data[97] => mem.DATAB
in_data[98] => mem.DATAB
in_data[99] => mem.DATAB
in_data[100] => mem.DATAB
in_data[101] => mem.DATAB
in_data[102] => mem.DATAB
in_data[103] => mem.DATAB
in_data[104] => mem.DATAB
in_data[105] => mem.DATAB
in_data[106] => mem.DATAB
in_data[107] => mem.DATAB
in_data[108] => mem.DATAB
in_data[109] => mem.DATAB
in_data[110] => mem.DATAB
in_data[111] => mem.DATAB
in_data[112] => mem.DATAB
in_data[113] => mem.DATAB
in_data[114] => mem.DATAB
in_data[115] => mem.DATAB
in_data[116] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= mem[0][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= mem[0][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= mem[0][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= mem[0][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= mem[0][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= mem[0][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= mem[0][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= mem[0][7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= mem[0][8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= mem[0][9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= mem[0][10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= mem[0][11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= mem[0][12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= mem[0][13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= mem[0][14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= mem[0][15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= mem[0][16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= mem[0][17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= mem[0][18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= mem[0][19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= mem[0][20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= mem[0][21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= mem[0][22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= mem[0][23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= mem[0][24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= mem[0][25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= mem[0][26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= mem[0][27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= mem[0][28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= mem[0][29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= mem[0][30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= mem[0][31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= mem[0][32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= mem[0][33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= mem[0][34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= mem[0][35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= mem[0][36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= mem[0][37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= mem[0][38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= mem[0][39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= mem[0][40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= mem[0][41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= mem[0][42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= mem[0][43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= mem[0][44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= mem[0][45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= mem[0][46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= mem[0][47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= mem[0][48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= mem[0][49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= mem[0][50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= mem[0][51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= mem[0][52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= mem[0][53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= mem[0][54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= mem[0][55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= mem[0][56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= mem[0][57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= mem[0][58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= mem[0][59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= mem[0][60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= mem[0][61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= mem[0][62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= mem[0][63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= mem[0][64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= mem[0][65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= mem[0][66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= mem[0][67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= mem[0][68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= mem[0][69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= mem[0][70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= mem[0][71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= mem[0][72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= mem[0][73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= mem[0][74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= mem[0][75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= mem[0][76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= mem[0][77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= mem[0][78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= mem[0][79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= mem[0][80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= mem[0][81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= mem[0][82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= mem[0][83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= mem[0][84].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= mem[0][85].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= mem[0][86].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= mem[0][87].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= mem[0][88].DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= mem[0][89].DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= mem[0][90].DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= mem[0][91].DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= mem[0][92].DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= mem[0][93].DB_MAX_OUTPUT_PORT_TYPE
out_data[94] <= mem[0][94].DB_MAX_OUTPUT_PORT_TYPE
out_data[95] <= mem[0][95].DB_MAX_OUTPUT_PORT_TYPE
out_data[96] <= mem[0][96].DB_MAX_OUTPUT_PORT_TYPE
out_data[97] <= mem[0][97].DB_MAX_OUTPUT_PORT_TYPE
out_data[98] <= mem[0][98].DB_MAX_OUTPUT_PORT_TYPE
out_data[99] <= mem[0][99].DB_MAX_OUTPUT_PORT_TYPE
out_data[100] <= mem[0][100].DB_MAX_OUTPUT_PORT_TYPE
out_data[101] <= mem[0][101].DB_MAX_OUTPUT_PORT_TYPE
out_data[102] <= mem[0][102].DB_MAX_OUTPUT_PORT_TYPE
out_data[103] <= mem[0][103].DB_MAX_OUTPUT_PORT_TYPE
out_data[104] <= mem[0][104].DB_MAX_OUTPUT_PORT_TYPE
out_data[105] <= mem[0][105].DB_MAX_OUTPUT_PORT_TYPE
out_data[106] <= mem[0][106].DB_MAX_OUTPUT_PORT_TYPE
out_data[107] <= mem[0][107].DB_MAX_OUTPUT_PORT_TYPE
out_data[108] <= mem[0][108].DB_MAX_OUTPUT_PORT_TYPE
out_data[109] <= mem[0][109].DB_MAX_OUTPUT_PORT_TYPE
out_data[110] <= mem[0][110].DB_MAX_OUTPUT_PORT_TYPE
out_data[111] <= mem[0][111].DB_MAX_OUTPUT_PORT_TYPE
out_data[112] <= mem[0][112].DB_MAX_OUTPUT_PORT_TYPE
out_data[113] <= mem[0][113].DB_MAX_OUTPUT_PORT_TYPE
out_data[114] <= mem[0][114].DB_MAX_OUTPUT_PORT_TYPE
out_data[115] <= mem[0][115].DB_MAX_OUTPUT_PORT_TYPE
out_data[116] <= mem[0][116].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= mem_used[0].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= mem[0][118].DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= mem[0][117].DB_MAX_OUTPUT_PORT_TYPE
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_vga_we_s1_agent_rdata_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
in_data[0] => mem.DATAB
in_data[0] => internal_out_payload.DATAB
in_data[1] => mem.DATAB
in_data[1] => internal_out_payload.DATAB
in_data[2] => mem.DATAB
in_data[2] => internal_out_payload.DATAB
in_data[3] => mem.DATAB
in_data[3] => internal_out_payload.DATAB
in_data[4] => mem.DATAB
in_data[4] => internal_out_payload.DATAB
in_data[5] => mem.DATAB
in_data[5] => internal_out_payload.DATAB
in_data[6] => mem.DATAB
in_data[6] => internal_out_payload.DATAB
in_data[7] => mem.DATAB
in_data[7] => internal_out_payload.DATAB
in_data[8] => mem.DATAB
in_data[8] => internal_out_payload.DATAB
in_data[9] => mem.DATAB
in_data[9] => internal_out_payload.DATAB
in_data[10] => mem.DATAB
in_data[10] => internal_out_payload.DATAB
in_data[11] => mem.DATAB
in_data[11] => internal_out_payload.DATAB
in_data[12] => mem.DATAB
in_data[12] => internal_out_payload.DATAB
in_data[13] => mem.DATAB
in_data[13] => internal_out_payload.DATAB
in_data[14] => mem.DATAB
in_data[14] => internal_out_payload.DATAB
in_data[15] => mem.DATAB
in_data[15] => internal_out_payload.DATAB
in_data[16] => mem.DATAB
in_data[16] => internal_out_payload.DATAB
in_data[17] => mem.DATAB
in_data[17] => internal_out_payload.DATAB
in_data[18] => mem.DATAB
in_data[18] => internal_out_payload.DATAB
in_data[19] => mem.DATAB
in_data[19] => internal_out_payload.DATAB
in_data[20] => mem.DATAB
in_data[20] => internal_out_payload.DATAB
in_data[21] => mem.DATAB
in_data[21] => internal_out_payload.DATAB
in_data[22] => mem.DATAB
in_data[22] => internal_out_payload.DATAB
in_data[23] => mem.DATAB
in_data[23] => internal_out_payload.DATAB
in_data[24] => mem.DATAB
in_data[24] => internal_out_payload.DATAB
in_data[25] => mem.DATAB
in_data[25] => internal_out_payload.DATAB
in_data[26] => mem.DATAB
in_data[26] => internal_out_payload.DATAB
in_data[27] => mem.DATAB
in_data[27] => internal_out_payload.DATAB
in_data[28] => mem.DATAB
in_data[28] => internal_out_payload.DATAB
in_data[29] => mem.DATAB
in_data[29] => internal_out_payload.DATAB
in_data[30] => mem.DATAB
in_data[30] => internal_out_payload.DATAB
in_data[31] => mem.DATAB
in_data[31] => internal_out_payload.DATAB
in_data[32] => mem.DATAB
in_data[32] => internal_out_payload.DATAB
in_data[33] => mem.DATAB
in_data[33] => internal_out_payload.DATAB
in_valid => write.IN1
in_valid => always4.IN1
in_valid => empty.IN1
in_startofpacket => ~NO_FANOUT~
in_endofpacket => ~NO_FANOUT~
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= empty.DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= <GND>
out_endofpacket <= <GND>
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[40] => Equal0.IN0
sink_data[40] => Equal1.IN2
sink_data[40] => Equal2.IN1
sink_data[40] => Equal3.IN2
sink_data[40] => Equal4.IN1
sink_data[41] => src_data[41].DATAIN
sink_data[41] => Equal0.IN2
sink_data[41] => Equal1.IN0
sink_data[41] => Equal2.IN0
sink_data[41] => Equal3.IN1
sink_data[41] => Equal4.IN2
sink_data[42] => src_data[42].DATAIN
sink_data[42] => Equal0.IN1
sink_data[42] => Equal1.IN1
sink_data[42] => Equal2.IN2
sink_data[42] => Equal3.IN0
sink_data[42] => Equal4.IN0
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => always1.IN1
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[88] => src_data[88].DATAIN
sink_data[89] => ~NO_FANOUT~
sink_data[90] => ~NO_FANOUT~
sink_data[91] => ~NO_FANOUT~
sink_data[92] => src_data[92].DATAIN
sink_data[93] => src_data[93].DATAIN
sink_data[94] => src_data[94].DATAIN
sink_data[95] => src_data[95].DATAIN
sink_data[96] => src_data[96].DATAIN
sink_data[97] => src_data[97].DATAIN
sink_data[98] => src_data[98].DATAIN
sink_data[99] => src_data[99].DATAIN
sink_data[100] => src_data[100].DATAIN
sink_data[101] => src_data[101].DATAIN
sink_data[102] => src_data[102].DATAIN
sink_data[103] => src_data[103].DATAIN
sink_data[104] => src_data[104].DATAIN
sink_data[105] => src_data[105].DATAIN
sink_data[106] => src_data[106].DATAIN
sink_data[107] => src_data[107].DATAIN
sink_data[108] => src_data[108].DATAIN
sink_data[109] => src_data[109].DATAIN
sink_data[110] => src_data[110].DATAIN
sink_data[111] => src_data[111].DATAIN
sink_data[112] => src_data[112].DATAIN
sink_data[113] => src_data[113].DATAIN
sink_data[114] => src_data[114].DATAIN
sink_data[115] => src_data[115].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= src_data.DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= src_data.DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= src_data.DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src_data[106] <= sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
src_data[107] <= sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
src_data[108] <= sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
src_data[109] <= sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
src_data[110] <= sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
src_data[111] <= sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
src_data[112] <= sink_data[112].DB_MAX_OUTPUT_PORT_TYPE
src_data[113] <= sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
src_data[114] <= sink_data[114].DB_MAX_OUTPUT_PORT_TYPE
src_data[115] <= sink_data[115].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode
default_destination_id[0] <= <VCC>
default_destination_id[1] <= <GND>
default_destination_id[2] <= <GND>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_wr_channel[2] <= <GND>
default_wr_channel[3] <= <GND>
default_wr_channel[4] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_rd_channel[2] <= <GND>
default_rd_channel[3] <= <GND>
default_rd_channel[4] <= <GND>
default_src_channel[0] <= <GND>
default_src_channel[1] <= <VCC>
default_src_channel[2] <= <GND>
default_src_channel[3] <= <GND>
default_src_channel[4] <= <GND>


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router_001
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[40] => Equal0.IN0
sink_data[40] => Equal1.IN2
sink_data[40] => Equal2.IN1
sink_data[40] => Equal3.IN2
sink_data[40] => Equal4.IN1
sink_data[41] => src_data[41].DATAIN
sink_data[41] => Equal0.IN2
sink_data[41] => Equal1.IN0
sink_data[41] => Equal2.IN0
sink_data[41] => Equal3.IN1
sink_data[41] => Equal4.IN2
sink_data[42] => src_data[42].DATAIN
sink_data[42] => Equal0.IN1
sink_data[42] => Equal1.IN1
sink_data[42] => Equal2.IN2
sink_data[42] => Equal3.IN0
sink_data[42] => Equal4.IN0
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => always1.IN1
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[88] => src_data[88].DATAIN
sink_data[89] => ~NO_FANOUT~
sink_data[90] => ~NO_FANOUT~
sink_data[91] => ~NO_FANOUT~
sink_data[92] => src_data[92].DATAIN
sink_data[93] => src_data[93].DATAIN
sink_data[94] => src_data[94].DATAIN
sink_data[95] => src_data[95].DATAIN
sink_data[96] => src_data[96].DATAIN
sink_data[97] => src_data[97].DATAIN
sink_data[98] => src_data[98].DATAIN
sink_data[99] => src_data[99].DATAIN
sink_data[100] => src_data[100].DATAIN
sink_data[101] => src_data[101].DATAIN
sink_data[102] => src_data[102].DATAIN
sink_data[103] => src_data[103].DATAIN
sink_data[104] => src_data[104].DATAIN
sink_data[105] => src_data[105].DATAIN
sink_data[106] => src_data[106].DATAIN
sink_data[107] => src_data[107].DATAIN
sink_data[108] => src_data[108].DATAIN
sink_data[109] => src_data[109].DATAIN
sink_data[110] => src_data[110].DATAIN
sink_data[111] => src_data[111].DATAIN
sink_data[112] => src_data[112].DATAIN
sink_data[113] => src_data[113].DATAIN
sink_data[114] => src_data[114].DATAIN
sink_data[115] => src_data[115].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= src_data.DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= src_data.DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= src_data.DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src_data[106] <= sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
src_data[107] <= sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
src_data[108] <= sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
src_data[109] <= sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
src_data[110] <= sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
src_data[111] <= sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
src_data[112] <= sink_data[112].DB_MAX_OUTPUT_PORT_TYPE
src_data[113] <= sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
src_data[114] <= sink_data[114].DB_MAX_OUTPUT_PORT_TYPE
src_data[115] <= sink_data[115].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router_001|soc_system_mm_interconnect_0_router_default_decode:the_default_decode
default_destination_id[0] <= <VCC>
default_destination_id[1] <= <GND>
default_destination_id[2] <= <GND>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_wr_channel[2] <= <GND>
default_wr_channel[3] <= <GND>
default_wr_channel[4] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_rd_channel[2] <= <GND>
default_rd_channel[3] <= <GND>
default_rd_channel[4] <= <GND>
default_src_channel[0] <= <GND>
default_src_channel[1] <= <VCC>
default_src_channel[2] <= <GND>
default_src_channel[3] <= <GND>
default_src_channel[4] <= <GND>


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_channel.OUTPUTSELECT
sink_data[59] => src_channel.OUTPUTSELECT
sink_data[59] => src_channel.OUTPUTSELECT
sink_data[59] => src_channel.OUTPUTSELECT
sink_data[59] => src_channel.OUTPUTSELECT
sink_data[59] => always0.IN1
sink_data[59] => src_data[59].DATAIN
sink_data[60] => always0.IN1
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[88] => src_data[88].DATAIN
sink_data[89] => src_data[89].DATAIN
sink_data[89] => Equal0.IN31
sink_data[90] => src_data[90].DATAIN
sink_data[90] => Equal0.IN30
sink_data[91] => src_data[91].DATAIN
sink_data[91] => Equal0.IN29
sink_data[92] => src_data[92].DATAIN
sink_data[93] => src_data[93].DATAIN
sink_data[94] => src_data[94].DATAIN
sink_data[95] => src_data[95].DATAIN
sink_data[96] => src_data[96].DATAIN
sink_data[97] => src_data[97].DATAIN
sink_data[98] => src_data[98].DATAIN
sink_data[99] => src_data[99].DATAIN
sink_data[100] => src_data[100].DATAIN
sink_data[101] => src_data[101].DATAIN
sink_data[102] => src_data[102].DATAIN
sink_data[103] => src_data[103].DATAIN
sink_data[104] => src_data[104].DATAIN
sink_data[105] => src_data[105].DATAIN
sink_data[106] => src_data[106].DATAIN
sink_data[107] => src_data[107].DATAIN
sink_data[108] => src_data[108].DATAIN
sink_data[109] => src_data[109].DATAIN
sink_data[110] => src_data[110].DATAIN
sink_data[111] => src_data[111].DATAIN
sink_data[112] => src_data[112].DATAIN
sink_data[113] => src_data[113].DATAIN
sink_data[114] => src_data[114].DATAIN
sink_data[115] => src_data[115].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src_data[106] <= sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
src_data[107] <= sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
src_data[108] <= sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
src_data[109] <= sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
src_data[110] <= sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
src_data[111] <= sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
src_data[112] <= sink_data[112].DB_MAX_OUTPUT_PORT_TYPE
src_data[113] <= sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
src_data[114] <= sink_data[114].DB_MAX_OUTPUT_PORT_TYPE
src_data[115] <= sink_data[115].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode
default_destination_id[0] <= <GND>
default_destination_id[1] <= <GND>
default_destination_id[2] <= <GND>
default_wr_channel[0] <= <VCC>
default_wr_channel[1] <= <GND>
default_wr_channel[2] <= <GND>
default_wr_channel[3] <= <GND>
default_wr_channel[4] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <VCC>
default_rd_channel[2] <= <GND>
default_rd_channel[3] <= <GND>
default_rd_channel[4] <= <GND>
default_src_channel[0] <= <GND>
default_src_channel[1] <= <GND>
default_src_channel[2] <= <GND>
default_src_channel[3] <= <GND>
default_src_channel[4] <= <GND>


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_003
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_channel.OUTPUTSELECT
sink_data[59] => src_channel.OUTPUTSELECT
sink_data[59] => src_channel.OUTPUTSELECT
sink_data[59] => src_channel.OUTPUTSELECT
sink_data[59] => src_channel.OUTPUTSELECT
sink_data[59] => always0.IN1
sink_data[59] => src_data[59].DATAIN
sink_data[60] => always0.IN1
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[88] => src_data[88].DATAIN
sink_data[89] => src_data[89].DATAIN
sink_data[89] => Equal0.IN31
sink_data[90] => src_data[90].DATAIN
sink_data[90] => Equal0.IN30
sink_data[91] => src_data[91].DATAIN
sink_data[91] => Equal0.IN29
sink_data[92] => src_data[92].DATAIN
sink_data[93] => src_data[93].DATAIN
sink_data[94] => src_data[94].DATAIN
sink_data[95] => src_data[95].DATAIN
sink_data[96] => src_data[96].DATAIN
sink_data[97] => src_data[97].DATAIN
sink_data[98] => src_data[98].DATAIN
sink_data[99] => src_data[99].DATAIN
sink_data[100] => src_data[100].DATAIN
sink_data[101] => src_data[101].DATAIN
sink_data[102] => src_data[102].DATAIN
sink_data[103] => src_data[103].DATAIN
sink_data[104] => src_data[104].DATAIN
sink_data[105] => src_data[105].DATAIN
sink_data[106] => src_data[106].DATAIN
sink_data[107] => src_data[107].DATAIN
sink_data[108] => src_data[108].DATAIN
sink_data[109] => src_data[109].DATAIN
sink_data[110] => src_data[110].DATAIN
sink_data[111] => src_data[111].DATAIN
sink_data[112] => src_data[112].DATAIN
sink_data[113] => src_data[113].DATAIN
sink_data[114] => src_data[114].DATAIN
sink_data[115] => src_data[115].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src_data[106] <= sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
src_data[107] <= sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
src_data[108] <= sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
src_data[109] <= sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
src_data[110] <= sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
src_data[111] <= sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
src_data[112] <= sink_data[112].DB_MAX_OUTPUT_PORT_TYPE
src_data[113] <= sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
src_data[114] <= sink_data[114].DB_MAX_OUTPUT_PORT_TYPE
src_data[115] <= sink_data[115].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_003|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode
default_destination_id[0] <= <GND>
default_destination_id[1] <= <GND>
default_destination_id[2] <= <GND>
default_wr_channel[0] <= <VCC>
default_wr_channel[1] <= <GND>
default_wr_channel[2] <= <GND>
default_wr_channel[3] <= <GND>
default_wr_channel[4] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <VCC>
default_rd_channel[2] <= <GND>
default_rd_channel[3] <= <GND>
default_rd_channel[4] <= <GND>
default_src_channel[0] <= <GND>
default_src_channel[1] <= <GND>
default_src_channel[2] <= <GND>
default_src_channel[3] <= <GND>
default_src_channel[4] <= <GND>


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_004
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_channel.OUTPUTSELECT
sink_data[59] => src_channel.OUTPUTSELECT
sink_data[59] => src_channel.OUTPUTSELECT
sink_data[59] => src_channel.OUTPUTSELECT
sink_data[59] => src_channel.OUTPUTSELECT
sink_data[59] => always0.IN1
sink_data[59] => src_data[59].DATAIN
sink_data[60] => always0.IN1
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[88] => src_data[88].DATAIN
sink_data[89] => src_data[89].DATAIN
sink_data[89] => Equal0.IN31
sink_data[90] => src_data[90].DATAIN
sink_data[90] => Equal0.IN30
sink_data[91] => src_data[91].DATAIN
sink_data[91] => Equal0.IN29
sink_data[92] => src_data[92].DATAIN
sink_data[93] => src_data[93].DATAIN
sink_data[94] => src_data[94].DATAIN
sink_data[95] => src_data[95].DATAIN
sink_data[96] => src_data[96].DATAIN
sink_data[97] => src_data[97].DATAIN
sink_data[98] => src_data[98].DATAIN
sink_data[99] => src_data[99].DATAIN
sink_data[100] => src_data[100].DATAIN
sink_data[101] => src_data[101].DATAIN
sink_data[102] => src_data[102].DATAIN
sink_data[103] => src_data[103].DATAIN
sink_data[104] => src_data[104].DATAIN
sink_data[105] => src_data[105].DATAIN
sink_data[106] => src_data[106].DATAIN
sink_data[107] => src_data[107].DATAIN
sink_data[108] => src_data[108].DATAIN
sink_data[109] => src_data[109].DATAIN
sink_data[110] => src_data[110].DATAIN
sink_data[111] => src_data[111].DATAIN
sink_data[112] => src_data[112].DATAIN
sink_data[113] => src_data[113].DATAIN
sink_data[114] => src_data[114].DATAIN
sink_data[115] => src_data[115].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src_data[106] <= sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
src_data[107] <= sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
src_data[108] <= sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
src_data[109] <= sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
src_data[110] <= sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
src_data[111] <= sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
src_data[112] <= sink_data[112].DB_MAX_OUTPUT_PORT_TYPE
src_data[113] <= sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
src_data[114] <= sink_data[114].DB_MAX_OUTPUT_PORT_TYPE
src_data[115] <= sink_data[115].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_004|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode
default_destination_id[0] <= <GND>
default_destination_id[1] <= <GND>
default_destination_id[2] <= <GND>
default_wr_channel[0] <= <VCC>
default_wr_channel[1] <= <GND>
default_wr_channel[2] <= <GND>
default_wr_channel[3] <= <GND>
default_wr_channel[4] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <VCC>
default_rd_channel[2] <= <GND>
default_rd_channel[3] <= <GND>
default_rd_channel[4] <= <GND>
default_src_channel[0] <= <GND>
default_src_channel[1] <= <GND>
default_src_channel[2] <= <GND>
default_src_channel[3] <= <GND>
default_src_channel[4] <= <GND>


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_005
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_channel.OUTPUTSELECT
sink_data[59] => src_channel.OUTPUTSELECT
sink_data[59] => src_channel.OUTPUTSELECT
sink_data[59] => src_channel.OUTPUTSELECT
sink_data[59] => src_channel.OUTPUTSELECT
sink_data[59] => always0.IN1
sink_data[59] => src_data[59].DATAIN
sink_data[60] => always0.IN1
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[88] => src_data[88].DATAIN
sink_data[89] => src_data[89].DATAIN
sink_data[89] => Equal0.IN31
sink_data[90] => src_data[90].DATAIN
sink_data[90] => Equal0.IN30
sink_data[91] => src_data[91].DATAIN
sink_data[91] => Equal0.IN29
sink_data[92] => src_data[92].DATAIN
sink_data[93] => src_data[93].DATAIN
sink_data[94] => src_data[94].DATAIN
sink_data[95] => src_data[95].DATAIN
sink_data[96] => src_data[96].DATAIN
sink_data[97] => src_data[97].DATAIN
sink_data[98] => src_data[98].DATAIN
sink_data[99] => src_data[99].DATAIN
sink_data[100] => src_data[100].DATAIN
sink_data[101] => src_data[101].DATAIN
sink_data[102] => src_data[102].DATAIN
sink_data[103] => src_data[103].DATAIN
sink_data[104] => src_data[104].DATAIN
sink_data[105] => src_data[105].DATAIN
sink_data[106] => src_data[106].DATAIN
sink_data[107] => src_data[107].DATAIN
sink_data[108] => src_data[108].DATAIN
sink_data[109] => src_data[109].DATAIN
sink_data[110] => src_data[110].DATAIN
sink_data[111] => src_data[111].DATAIN
sink_data[112] => src_data[112].DATAIN
sink_data[113] => src_data[113].DATAIN
sink_data[114] => src_data[114].DATAIN
sink_data[115] => src_data[115].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src_data[106] <= sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
src_data[107] <= sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
src_data[108] <= sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
src_data[109] <= sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
src_data[110] <= sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
src_data[111] <= sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
src_data[112] <= sink_data[112].DB_MAX_OUTPUT_PORT_TYPE
src_data[113] <= sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
src_data[114] <= sink_data[114].DB_MAX_OUTPUT_PORT_TYPE
src_data[115] <= sink_data[115].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_005|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode
default_destination_id[0] <= <GND>
default_destination_id[1] <= <GND>
default_destination_id[2] <= <GND>
default_wr_channel[0] <= <VCC>
default_wr_channel[1] <= <GND>
default_wr_channel[2] <= <GND>
default_wr_channel[3] <= <GND>
default_wr_channel[4] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <VCC>
default_rd_channel[2] <= <GND>
default_rd_channel[3] <= <GND>
default_rd_channel[4] <= <GND>
default_src_channel[0] <= <GND>
default_src_channel[1] <= <GND>
default_src_channel[2] <= <GND>
default_src_channel[3] <= <GND>
default_src_channel[4] <= <GND>


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_006
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_channel.OUTPUTSELECT
sink_data[59] => src_channel.OUTPUTSELECT
sink_data[59] => src_channel.OUTPUTSELECT
sink_data[59] => src_channel.OUTPUTSELECT
sink_data[59] => src_channel.OUTPUTSELECT
sink_data[59] => always0.IN1
sink_data[59] => src_data[59].DATAIN
sink_data[60] => always0.IN1
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[88] => src_data[88].DATAIN
sink_data[89] => src_data[89].DATAIN
sink_data[89] => Equal0.IN31
sink_data[90] => src_data[90].DATAIN
sink_data[90] => Equal0.IN30
sink_data[91] => src_data[91].DATAIN
sink_data[91] => Equal0.IN29
sink_data[92] => src_data[92].DATAIN
sink_data[93] => src_data[93].DATAIN
sink_data[94] => src_data[94].DATAIN
sink_data[95] => src_data[95].DATAIN
sink_data[96] => src_data[96].DATAIN
sink_data[97] => src_data[97].DATAIN
sink_data[98] => src_data[98].DATAIN
sink_data[99] => src_data[99].DATAIN
sink_data[100] => src_data[100].DATAIN
sink_data[101] => src_data[101].DATAIN
sink_data[102] => src_data[102].DATAIN
sink_data[103] => src_data[103].DATAIN
sink_data[104] => src_data[104].DATAIN
sink_data[105] => src_data[105].DATAIN
sink_data[106] => src_data[106].DATAIN
sink_data[107] => src_data[107].DATAIN
sink_data[108] => src_data[108].DATAIN
sink_data[109] => src_data[109].DATAIN
sink_data[110] => src_data[110].DATAIN
sink_data[111] => src_data[111].DATAIN
sink_data[112] => src_data[112].DATAIN
sink_data[113] => src_data[113].DATAIN
sink_data[114] => src_data[114].DATAIN
sink_data[115] => src_data[115].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src_data[106] <= sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
src_data[107] <= sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
src_data[108] <= sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
src_data[109] <= sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
src_data[110] <= sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
src_data[111] <= sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
src_data[112] <= sink_data[112].DB_MAX_OUTPUT_PORT_TYPE
src_data[113] <= sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
src_data[114] <= sink_data[114].DB_MAX_OUTPUT_PORT_TYPE
src_data[115] <= sink_data[115].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_006|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode
default_destination_id[0] <= <GND>
default_destination_id[1] <= <GND>
default_destination_id[2] <= <GND>
default_wr_channel[0] <= <VCC>
default_wr_channel[1] <= <GND>
default_wr_channel[2] <= <GND>
default_wr_channel[3] <= <GND>
default_wr_channel[4] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <VCC>
default_rd_channel[2] <= <GND>
default_rd_channel[3] <= <GND>
default_rd_channel[4] <= <GND>
default_src_channel[0] <= <GND>
default_src_channel[1] <= <GND>
default_src_channel[2] <= <GND>
default_src_channel[3] <= <GND>
default_src_channel[4] <= <GND>


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter
clk => has_pending_responses.CLK
clk => pending_response_count[0].CLK
clk => pending_response_count[1].CLK
clk => last_channel[0].CLK
clk => last_channel[1].CLK
clk => last_channel[2].CLK
clk => last_channel[3].CLK
clk => last_channel[4].CLK
clk => last_dest_id[0].CLK
clk => last_dest_id[1].CLK
clk => last_dest_id[2].CLK
reset => has_pending_responses.ACLR
reset => pending_response_count[0].ACLR
reset => pending_response_count[1].ACLR
reset => last_channel[0].ACLR
reset => last_channel[1].ACLR
reset => last_channel[2].ACLR
reset => last_channel[3].ACLR
reset => last_channel[4].ACLR
reset => last_dest_id[0].ACLR
reset => last_dest_id[1].ACLR
reset => last_dest_id[2].ACLR
cmd_sink_valid => internal_valid.DATAA
cmd_sink_valid => cmd_src_valid.IN0
cmd_sink_valid => cmd_src_valid.IN0
cmd_sink_valid => cmd_src_valid.IN0
cmd_sink_valid => cmd_src_valid.IN0
cmd_sink_valid => cmd_src_valid.IN0
cmd_sink_valid => save_dest_id.IN1
cmd_sink_data[0] => cmd_src_data[0].DATAIN
cmd_sink_data[1] => cmd_src_data[1].DATAIN
cmd_sink_data[2] => cmd_src_data[2].DATAIN
cmd_sink_data[3] => cmd_src_data[3].DATAIN
cmd_sink_data[4] => cmd_src_data[4].DATAIN
cmd_sink_data[5] => cmd_src_data[5].DATAIN
cmd_sink_data[6] => cmd_src_data[6].DATAIN
cmd_sink_data[7] => cmd_src_data[7].DATAIN
cmd_sink_data[8] => cmd_src_data[8].DATAIN
cmd_sink_data[9] => cmd_src_data[9].DATAIN
cmd_sink_data[10] => cmd_src_data[10].DATAIN
cmd_sink_data[11] => cmd_src_data[11].DATAIN
cmd_sink_data[12] => cmd_src_data[12].DATAIN
cmd_sink_data[13] => cmd_src_data[13].DATAIN
cmd_sink_data[14] => cmd_src_data[14].DATAIN
cmd_sink_data[15] => cmd_src_data[15].DATAIN
cmd_sink_data[16] => cmd_src_data[16].DATAIN
cmd_sink_data[17] => cmd_src_data[17].DATAIN
cmd_sink_data[18] => cmd_src_data[18].DATAIN
cmd_sink_data[19] => cmd_src_data[19].DATAIN
cmd_sink_data[20] => cmd_src_data[20].DATAIN
cmd_sink_data[21] => cmd_src_data[21].DATAIN
cmd_sink_data[22] => cmd_src_data[22].DATAIN
cmd_sink_data[23] => cmd_src_data[23].DATAIN
cmd_sink_data[24] => cmd_src_data[24].DATAIN
cmd_sink_data[25] => cmd_src_data[25].DATAIN
cmd_sink_data[26] => cmd_src_data[26].DATAIN
cmd_sink_data[27] => cmd_src_data[27].DATAIN
cmd_sink_data[28] => cmd_src_data[28].DATAIN
cmd_sink_data[29] => cmd_src_data[29].DATAIN
cmd_sink_data[30] => cmd_src_data[30].DATAIN
cmd_sink_data[31] => cmd_src_data[31].DATAIN
cmd_sink_data[32] => cmd_src_data[32].DATAIN
cmd_sink_data[33] => cmd_src_data[33].DATAIN
cmd_sink_data[34] => cmd_src_data[34].DATAIN
cmd_sink_data[35] => cmd_src_data[35].DATAIN
cmd_sink_data[36] => cmd_src_data[36].DATAIN
cmd_sink_data[37] => cmd_src_data[37].DATAIN
cmd_sink_data[38] => cmd_src_data[38].DATAIN
cmd_sink_data[39] => cmd_src_data[39].DATAIN
cmd_sink_data[40] => cmd_src_data[40].DATAIN
cmd_sink_data[41] => cmd_src_data[41].DATAIN
cmd_sink_data[42] => cmd_src_data[42].DATAIN
cmd_sink_data[43] => cmd_src_data[43].DATAIN
cmd_sink_data[44] => cmd_src_data[44].DATAIN
cmd_sink_data[45] => cmd_src_data[45].DATAIN
cmd_sink_data[46] => cmd_src_data[46].DATAIN
cmd_sink_data[47] => cmd_src_data[47].DATAIN
cmd_sink_data[48] => cmd_src_data[48].DATAIN
cmd_sink_data[49] => cmd_src_data[49].DATAIN
cmd_sink_data[50] => cmd_src_data[50].DATAIN
cmd_sink_data[51] => cmd_src_data[51].DATAIN
cmd_sink_data[52] => cmd_src_data[52].DATAIN
cmd_sink_data[53] => cmd_src_data[53].DATAIN
cmd_sink_data[54] => cmd_src_data[54].DATAIN
cmd_sink_data[55] => cmd_src_data[55].DATAIN
cmd_sink_data[56] => cmd_src_data[56].DATAIN
cmd_sink_data[57] => cmd_src_data[57].DATAIN
cmd_sink_data[58] => cmd_src_data[58].DATAIN
cmd_sink_data[58] => save_dest_id.IN1
cmd_sink_data[58] => nonposted_cmd_accepted.IN1
cmd_sink_data[58] => suppress_change_dest_id.IN1
cmd_sink_data[59] => cmd_src_data[59].DATAIN
cmd_sink_data[60] => cmd_src_data[60].DATAIN
cmd_sink_data[61] => cmd_src_data[61].DATAIN
cmd_sink_data[62] => cmd_src_data[62].DATAIN
cmd_sink_data[63] => cmd_src_data[63].DATAIN
cmd_sink_data[64] => cmd_src_data[64].DATAIN
cmd_sink_data[65] => cmd_src_data[65].DATAIN
cmd_sink_data[66] => cmd_src_data[66].DATAIN
cmd_sink_data[67] => cmd_src_data[67].DATAIN
cmd_sink_data[68] => cmd_src_data[68].DATAIN
cmd_sink_data[69] => cmd_src_data[69].DATAIN
cmd_sink_data[70] => cmd_src_data[70].DATAIN
cmd_sink_data[71] => cmd_src_data[71].DATAIN
cmd_sink_data[72] => cmd_src_data[72].DATAIN
cmd_sink_data[73] => cmd_src_data[73].DATAIN
cmd_sink_data[74] => cmd_src_data[74].DATAIN
cmd_sink_data[75] => cmd_src_data[75].DATAIN
cmd_sink_data[76] => cmd_src_data[76].DATAIN
cmd_sink_data[77] => cmd_src_data[77].DATAIN
cmd_sink_data[78] => cmd_src_data[78].DATAIN
cmd_sink_data[79] => cmd_src_data[79].DATAIN
cmd_sink_data[80] => cmd_src_data[80].DATAIN
cmd_sink_data[81] => cmd_src_data[81].DATAIN
cmd_sink_data[82] => cmd_src_data[82].DATAIN
cmd_sink_data[83] => cmd_src_data[83].DATAIN
cmd_sink_data[84] => cmd_src_data[84].DATAIN
cmd_sink_data[85] => cmd_src_data[85].DATAIN
cmd_sink_data[86] => cmd_src_data[86].DATAIN
cmd_sink_data[87] => cmd_src_data[87].DATAIN
cmd_sink_data[88] => cmd_src_data[88].DATAIN
cmd_sink_data[89] => Equal0.IN2
cmd_sink_data[89] => cmd_src_data[89].DATAIN
cmd_sink_data[89] => last_dest_id[0].DATAIN
cmd_sink_data[90] => Equal0.IN1
cmd_sink_data[90] => cmd_src_data[90].DATAIN
cmd_sink_data[90] => last_dest_id[1].DATAIN
cmd_sink_data[91] => Equal0.IN0
cmd_sink_data[91] => cmd_src_data[91].DATAIN
cmd_sink_data[91] => last_dest_id[2].DATAIN
cmd_sink_data[92] => cmd_src_data[92].DATAIN
cmd_sink_data[93] => cmd_src_data[93].DATAIN
cmd_sink_data[94] => cmd_src_data[94].DATAIN
cmd_sink_data[95] => cmd_src_data[95].DATAIN
cmd_sink_data[96] => cmd_src_data[96].DATAIN
cmd_sink_data[97] => cmd_src_data[97].DATAIN
cmd_sink_data[98] => cmd_src_data[98].DATAIN
cmd_sink_data[99] => cmd_src_data[99].DATAIN
cmd_sink_data[100] => cmd_src_data[100].DATAIN
cmd_sink_data[101] => cmd_src_data[101].DATAIN
cmd_sink_data[102] => cmd_src_data[102].DATAIN
cmd_sink_data[103] => cmd_src_data[103].DATAIN
cmd_sink_data[104] => cmd_src_data[104].DATAIN
cmd_sink_data[105] => cmd_src_data[105].DATAIN
cmd_sink_data[106] => cmd_src_data[106].DATAIN
cmd_sink_data[107] => cmd_src_data[107].DATAIN
cmd_sink_data[108] => cmd_src_data[108].DATAIN
cmd_sink_data[109] => cmd_src_data[109].DATAIN
cmd_sink_data[110] => cmd_src_data[110].DATAIN
cmd_sink_data[111] => cmd_src_data[111].DATAIN
cmd_sink_data[112] => cmd_src_data[112].DATAIN
cmd_sink_data[113] => cmd_src_data[113].DATAIN
cmd_sink_data[114] => cmd_src_data[114].DATAIN
cmd_sink_data[115] => cmd_src_data[115].DATAIN
cmd_sink_channel[0] => cmd_src_valid.IN1
cmd_sink_channel[0] => cmd_src_channel[0].DATAIN
cmd_sink_channel[0] => last_channel[0].DATAIN
cmd_sink_channel[1] => cmd_src_valid.IN1
cmd_sink_channel[1] => cmd_src_channel[1].DATAIN
cmd_sink_channel[1] => last_channel[1].DATAIN
cmd_sink_channel[2] => cmd_src_valid.IN1
cmd_sink_channel[2] => cmd_src_channel[2].DATAIN
cmd_sink_channel[2] => last_channel[2].DATAIN
cmd_sink_channel[3] => cmd_src_valid.IN1
cmd_sink_channel[3] => cmd_src_channel[3].DATAIN
cmd_sink_channel[3] => last_channel[3].DATAIN
cmd_sink_channel[4] => cmd_src_valid.IN1
cmd_sink_channel[4] => cmd_src_channel[4].DATAIN
cmd_sink_channel[4] => last_channel[4].DATAIN
cmd_sink_startofpacket => cmd_src_startofpacket.DATAIN
cmd_sink_endofpacket => nonposted_cmd_accepted.IN0
cmd_sink_endofpacket => cmd_src_endofpacket.DATAIN
cmd_sink_ready <= stage2_ready.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_valid[0] <= cmd_src_valid.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_valid[1] <= cmd_src_valid.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_valid[2] <= cmd_src_valid.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_valid[3] <= cmd_src_valid.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_valid[4] <= cmd_src_valid.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[0] <= cmd_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[1] <= cmd_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[2] <= cmd_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[3] <= cmd_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[4] <= cmd_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[5] <= cmd_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[6] <= cmd_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[7] <= cmd_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[8] <= cmd_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[9] <= cmd_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[10] <= cmd_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[11] <= cmd_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[12] <= cmd_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[13] <= cmd_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[14] <= cmd_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[15] <= cmd_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[16] <= cmd_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[17] <= cmd_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[18] <= cmd_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[19] <= cmd_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[20] <= cmd_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[21] <= cmd_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[22] <= cmd_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[23] <= cmd_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[24] <= cmd_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[25] <= cmd_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[26] <= cmd_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[27] <= cmd_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[28] <= cmd_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[29] <= cmd_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[30] <= cmd_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[31] <= cmd_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[32] <= cmd_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[33] <= cmd_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[34] <= cmd_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[35] <= cmd_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[36] <= cmd_sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[37] <= cmd_sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[38] <= cmd_sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[39] <= cmd_sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[40] <= cmd_sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[41] <= cmd_sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[42] <= cmd_sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[43] <= cmd_sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[44] <= cmd_sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[45] <= cmd_sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[46] <= cmd_sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[47] <= cmd_sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[48] <= cmd_sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[49] <= cmd_sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[50] <= cmd_sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[51] <= cmd_sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[52] <= cmd_sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[53] <= cmd_sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[54] <= cmd_sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[55] <= cmd_sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[56] <= cmd_sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[57] <= cmd_sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[58] <= cmd_sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[59] <= cmd_sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[60] <= cmd_sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[61] <= cmd_sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[62] <= cmd_sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[63] <= cmd_sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[64] <= cmd_sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[65] <= cmd_sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[66] <= cmd_sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[67] <= cmd_sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[68] <= cmd_sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[69] <= cmd_sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[70] <= cmd_sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[71] <= cmd_sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[72] <= cmd_sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[73] <= cmd_sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[74] <= cmd_sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[75] <= cmd_sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[76] <= cmd_sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[77] <= cmd_sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[78] <= cmd_sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[79] <= cmd_sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[80] <= cmd_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[81] <= cmd_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[82] <= cmd_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[83] <= cmd_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[84] <= cmd_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[85] <= cmd_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[86] <= cmd_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[87] <= cmd_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[88] <= cmd_sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[89] <= cmd_sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[90] <= cmd_sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[91] <= cmd_sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[92] <= cmd_sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[93] <= cmd_sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[94] <= cmd_sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[95] <= cmd_sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[96] <= cmd_sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[97] <= cmd_sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[98] <= cmd_sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[99] <= cmd_sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[100] <= cmd_sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[101] <= cmd_sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[102] <= cmd_sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[103] <= cmd_sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[104] <= cmd_sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[105] <= cmd_sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[106] <= cmd_sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[107] <= cmd_sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[108] <= cmd_sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[109] <= cmd_sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[110] <= cmd_sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[111] <= cmd_sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[112] <= cmd_sink_data[112].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[113] <= cmd_sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[114] <= cmd_sink_data[114].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[115] <= cmd_sink_data[115].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_channel[0] <= cmd_sink_channel[0].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_channel[1] <= cmd_sink_channel[1].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_channel[2] <= cmd_sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_channel[3] <= cmd_sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_channel[4] <= cmd_sink_channel[4].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_startofpacket <= cmd_sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_endofpacket <= cmd_sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_ready => nonposted_cmd_accepted.IN1
cmd_src_ready => stage2_ready.DATAA
rsp_sink_valid => response_sink_accepted.IN0
rsp_sink_valid => rsp_src_valid.DATAIN
rsp_sink_data[0] => rsp_src_data[0].DATAIN
rsp_sink_data[1] => rsp_src_data[1].DATAIN
rsp_sink_data[2] => rsp_src_data[2].DATAIN
rsp_sink_data[3] => rsp_src_data[3].DATAIN
rsp_sink_data[4] => rsp_src_data[4].DATAIN
rsp_sink_data[5] => rsp_src_data[5].DATAIN
rsp_sink_data[6] => rsp_src_data[6].DATAIN
rsp_sink_data[7] => rsp_src_data[7].DATAIN
rsp_sink_data[8] => rsp_src_data[8].DATAIN
rsp_sink_data[9] => rsp_src_data[9].DATAIN
rsp_sink_data[10] => rsp_src_data[10].DATAIN
rsp_sink_data[11] => rsp_src_data[11].DATAIN
rsp_sink_data[12] => rsp_src_data[12].DATAIN
rsp_sink_data[13] => rsp_src_data[13].DATAIN
rsp_sink_data[14] => rsp_src_data[14].DATAIN
rsp_sink_data[15] => rsp_src_data[15].DATAIN
rsp_sink_data[16] => rsp_src_data[16].DATAIN
rsp_sink_data[17] => rsp_src_data[17].DATAIN
rsp_sink_data[18] => rsp_src_data[18].DATAIN
rsp_sink_data[19] => rsp_src_data[19].DATAIN
rsp_sink_data[20] => rsp_src_data[20].DATAIN
rsp_sink_data[21] => rsp_src_data[21].DATAIN
rsp_sink_data[22] => rsp_src_data[22].DATAIN
rsp_sink_data[23] => rsp_src_data[23].DATAIN
rsp_sink_data[24] => rsp_src_data[24].DATAIN
rsp_sink_data[25] => rsp_src_data[25].DATAIN
rsp_sink_data[26] => rsp_src_data[26].DATAIN
rsp_sink_data[27] => rsp_src_data[27].DATAIN
rsp_sink_data[28] => rsp_src_data[28].DATAIN
rsp_sink_data[29] => rsp_src_data[29].DATAIN
rsp_sink_data[30] => rsp_src_data[30].DATAIN
rsp_sink_data[31] => rsp_src_data[31].DATAIN
rsp_sink_data[32] => rsp_src_data[32].DATAIN
rsp_sink_data[33] => rsp_src_data[33].DATAIN
rsp_sink_data[34] => rsp_src_data[34].DATAIN
rsp_sink_data[35] => rsp_src_data[35].DATAIN
rsp_sink_data[36] => rsp_src_data[36].DATAIN
rsp_sink_data[37] => rsp_src_data[37].DATAIN
rsp_sink_data[38] => rsp_src_data[38].DATAIN
rsp_sink_data[39] => rsp_src_data[39].DATAIN
rsp_sink_data[40] => rsp_src_data[40].DATAIN
rsp_sink_data[41] => rsp_src_data[41].DATAIN
rsp_sink_data[42] => rsp_src_data[42].DATAIN
rsp_sink_data[43] => rsp_src_data[43].DATAIN
rsp_sink_data[44] => rsp_src_data[44].DATAIN
rsp_sink_data[45] => rsp_src_data[45].DATAIN
rsp_sink_data[46] => rsp_src_data[46].DATAIN
rsp_sink_data[47] => rsp_src_data[47].DATAIN
rsp_sink_data[48] => rsp_src_data[48].DATAIN
rsp_sink_data[49] => rsp_src_data[49].DATAIN
rsp_sink_data[50] => rsp_src_data[50].DATAIN
rsp_sink_data[51] => rsp_src_data[51].DATAIN
rsp_sink_data[52] => rsp_src_data[52].DATAIN
rsp_sink_data[53] => rsp_src_data[53].DATAIN
rsp_sink_data[54] => rsp_src_data[54].DATAIN
rsp_sink_data[55] => rsp_src_data[55].DATAIN
rsp_sink_data[56] => rsp_src_data[56].DATAIN
rsp_sink_data[57] => rsp_src_data[57].DATAIN
rsp_sink_data[58] => rsp_src_data[58].DATAIN
rsp_sink_data[59] => rsp_src_data[59].DATAIN
rsp_sink_data[60] => rsp_src_data[60].DATAIN
rsp_sink_data[61] => rsp_src_data[61].DATAIN
rsp_sink_data[62] => rsp_src_data[62].DATAIN
rsp_sink_data[63] => rsp_src_data[63].DATAIN
rsp_sink_data[64] => rsp_src_data[64].DATAIN
rsp_sink_data[65] => rsp_src_data[65].DATAIN
rsp_sink_data[66] => rsp_src_data[66].DATAIN
rsp_sink_data[67] => rsp_src_data[67].DATAIN
rsp_sink_data[68] => rsp_src_data[68].DATAIN
rsp_sink_data[69] => rsp_src_data[69].DATAIN
rsp_sink_data[70] => rsp_src_data[70].DATAIN
rsp_sink_data[71] => rsp_src_data[71].DATAIN
rsp_sink_data[72] => rsp_src_data[72].DATAIN
rsp_sink_data[73] => rsp_src_data[73].DATAIN
rsp_sink_data[74] => rsp_src_data[74].DATAIN
rsp_sink_data[75] => rsp_src_data[75].DATAIN
rsp_sink_data[76] => rsp_src_data[76].DATAIN
rsp_sink_data[77] => rsp_src_data[77].DATAIN
rsp_sink_data[78] => rsp_src_data[78].DATAIN
rsp_sink_data[79] => rsp_src_data[79].DATAIN
rsp_sink_data[80] => rsp_src_data[80].DATAIN
rsp_sink_data[81] => rsp_src_data[81].DATAIN
rsp_sink_data[82] => rsp_src_data[82].DATAIN
rsp_sink_data[83] => rsp_src_data[83].DATAIN
rsp_sink_data[84] => rsp_src_data[84].DATAIN
rsp_sink_data[85] => rsp_src_data[85].DATAIN
rsp_sink_data[86] => rsp_src_data[86].DATAIN
rsp_sink_data[87] => rsp_src_data[87].DATAIN
rsp_sink_data[88] => rsp_src_data[88].DATAIN
rsp_sink_data[89] => rsp_src_data[89].DATAIN
rsp_sink_data[90] => rsp_src_data[90].DATAIN
rsp_sink_data[91] => rsp_src_data[91].DATAIN
rsp_sink_data[92] => rsp_src_data[92].DATAIN
rsp_sink_data[93] => rsp_src_data[93].DATAIN
rsp_sink_data[94] => rsp_src_data[94].DATAIN
rsp_sink_data[95] => rsp_src_data[95].DATAIN
rsp_sink_data[96] => rsp_src_data[96].DATAIN
rsp_sink_data[97] => rsp_src_data[97].DATAIN
rsp_sink_data[98] => rsp_src_data[98].DATAIN
rsp_sink_data[99] => rsp_src_data[99].DATAIN
rsp_sink_data[100] => rsp_src_data[100].DATAIN
rsp_sink_data[101] => rsp_src_data[101].DATAIN
rsp_sink_data[102] => rsp_src_data[102].DATAIN
rsp_sink_data[103] => rsp_src_data[103].DATAIN
rsp_sink_data[104] => rsp_src_data[104].DATAIN
rsp_sink_data[105] => rsp_src_data[105].DATAIN
rsp_sink_data[106] => rsp_src_data[106].DATAIN
rsp_sink_data[107] => rsp_src_data[107].DATAIN
rsp_sink_data[108] => rsp_src_data[108].DATAIN
rsp_sink_data[109] => rsp_src_data[109].DATAIN
rsp_sink_data[110] => rsp_src_data[110].DATAIN
rsp_sink_data[111] => rsp_src_data[111].DATAIN
rsp_sink_data[112] => rsp_src_data[112].DATAIN
rsp_sink_data[113] => rsp_src_data[113].DATAIN
rsp_sink_data[114] => rsp_src_data[114].DATAIN
rsp_sink_data[115] => rsp_src_data[115].DATAIN
rsp_sink_channel[0] => rsp_src_channel[0].DATAIN
rsp_sink_channel[1] => rsp_src_channel[1].DATAIN
rsp_sink_channel[2] => rsp_src_channel[2].DATAIN
rsp_sink_channel[3] => rsp_src_channel[3].DATAIN
rsp_sink_channel[4] => rsp_src_channel[4].DATAIN
rsp_sink_startofpacket => rsp_src_startofpacket.DATAIN
rsp_sink_endofpacket => response_sink_accepted.IN1
rsp_sink_endofpacket => rsp_src_endofpacket.DATAIN
rsp_sink_ready <= rsp_src_ready.DB_MAX_OUTPUT_PORT_TYPE
rsp_src_valid <= rsp_sink_valid.DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[0] <= rsp_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[1] <= rsp_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[2] <= rsp_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[3] <= rsp_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[4] <= rsp_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[5] <= rsp_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[6] <= rsp_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[7] <= rsp_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[8] <= rsp_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[9] <= rsp_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[10] <= rsp_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[11] <= rsp_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[12] <= rsp_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[13] <= rsp_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[14] <= rsp_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[15] <= rsp_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[16] <= rsp_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[17] <= rsp_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[18] <= rsp_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[19] <= rsp_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[20] <= rsp_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[21] <= rsp_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[22] <= rsp_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[23] <= rsp_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[24] <= rsp_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[25] <= rsp_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[26] <= rsp_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[27] <= rsp_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[28] <= rsp_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[29] <= rsp_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[30] <= rsp_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[31] <= rsp_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[32] <= rsp_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[33] <= rsp_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[34] <= rsp_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[35] <= rsp_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[36] <= rsp_sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[37] <= rsp_sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[38] <= rsp_sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[39] <= rsp_sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[40] <= rsp_sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[41] <= rsp_sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[42] <= rsp_sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[43] <= rsp_sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[44] <= rsp_sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[45] <= rsp_sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[46] <= rsp_sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[47] <= rsp_sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[48] <= rsp_sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[49] <= rsp_sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[50] <= rsp_sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[51] <= rsp_sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[52] <= rsp_sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[53] <= rsp_sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[54] <= rsp_sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[55] <= rsp_sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[56] <= rsp_sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[57] <= rsp_sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[58] <= rsp_sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[59] <= rsp_sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[60] <= rsp_sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[61] <= rsp_sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[62] <= rsp_sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[63] <= rsp_sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[64] <= rsp_sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[65] <= rsp_sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[66] <= rsp_sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[67] <= rsp_sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[68] <= rsp_sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[69] <= rsp_sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[70] <= rsp_sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[71] <= rsp_sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[72] <= rsp_sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[73] <= rsp_sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[74] <= rsp_sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[75] <= rsp_sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[76] <= rsp_sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[77] <= rsp_sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[78] <= rsp_sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[79] <= rsp_sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[80] <= rsp_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[81] <= rsp_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[82] <= rsp_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[83] <= rsp_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[84] <= rsp_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[85] <= rsp_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[86] <= rsp_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[87] <= rsp_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[88] <= rsp_sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[89] <= rsp_sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[90] <= rsp_sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[91] <= rsp_sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[92] <= rsp_sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[93] <= rsp_sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[94] <= rsp_sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[95] <= rsp_sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[96] <= rsp_sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[97] <= rsp_sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[98] <= rsp_sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[99] <= rsp_sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[100] <= rsp_sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[101] <= rsp_sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[102] <= rsp_sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[103] <= rsp_sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[104] <= rsp_sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[105] <= rsp_sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[106] <= rsp_sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[107] <= rsp_sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[108] <= rsp_sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[109] <= rsp_sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[110] <= rsp_sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[111] <= rsp_sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[112] <= rsp_sink_data[112].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[113] <= rsp_sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[114] <= rsp_sink_data[114].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[115] <= rsp_sink_data[115].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_channel[0] <= rsp_sink_channel[0].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_channel[1] <= rsp_sink_channel[1].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_channel[2] <= rsp_sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_channel[3] <= rsp_sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_channel[4] <= rsp_sink_channel[4].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_startofpacket <= rsp_sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rsp_src_endofpacket <= rsp_sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rsp_src_ready => response_sink_accepted.IN1
rsp_src_ready => rsp_sink_ready.DATAIN


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter
clk => has_pending_responses.CLK
clk => pending_response_count[0].CLK
clk => pending_response_count[1].CLK
clk => last_channel[0].CLK
clk => last_channel[1].CLK
clk => last_channel[2].CLK
clk => last_channel[3].CLK
clk => last_channel[4].CLK
clk => last_dest_id[0].CLK
clk => last_dest_id[1].CLK
clk => last_dest_id[2].CLK
reset => has_pending_responses.ACLR
reset => pending_response_count[0].ACLR
reset => pending_response_count[1].ACLR
reset => last_channel[0].ACLR
reset => last_channel[1].ACLR
reset => last_channel[2].ACLR
reset => last_channel[3].ACLR
reset => last_channel[4].ACLR
reset => last_dest_id[0].ACLR
reset => last_dest_id[1].ACLR
reset => last_dest_id[2].ACLR
cmd_sink_valid => internal_valid.DATAA
cmd_sink_valid => cmd_src_valid.IN0
cmd_sink_valid => cmd_src_valid.IN0
cmd_sink_valid => cmd_src_valid.IN0
cmd_sink_valid => cmd_src_valid.IN0
cmd_sink_valid => cmd_src_valid.IN0
cmd_sink_valid => save_dest_id.IN1
cmd_sink_data[0] => cmd_src_data[0].DATAIN
cmd_sink_data[1] => cmd_src_data[1].DATAIN
cmd_sink_data[2] => cmd_src_data[2].DATAIN
cmd_sink_data[3] => cmd_src_data[3].DATAIN
cmd_sink_data[4] => cmd_src_data[4].DATAIN
cmd_sink_data[5] => cmd_src_data[5].DATAIN
cmd_sink_data[6] => cmd_src_data[6].DATAIN
cmd_sink_data[7] => cmd_src_data[7].DATAIN
cmd_sink_data[8] => cmd_src_data[8].DATAIN
cmd_sink_data[9] => cmd_src_data[9].DATAIN
cmd_sink_data[10] => cmd_src_data[10].DATAIN
cmd_sink_data[11] => cmd_src_data[11].DATAIN
cmd_sink_data[12] => cmd_src_data[12].DATAIN
cmd_sink_data[13] => cmd_src_data[13].DATAIN
cmd_sink_data[14] => cmd_src_data[14].DATAIN
cmd_sink_data[15] => cmd_src_data[15].DATAIN
cmd_sink_data[16] => cmd_src_data[16].DATAIN
cmd_sink_data[17] => cmd_src_data[17].DATAIN
cmd_sink_data[18] => cmd_src_data[18].DATAIN
cmd_sink_data[19] => cmd_src_data[19].DATAIN
cmd_sink_data[20] => cmd_src_data[20].DATAIN
cmd_sink_data[21] => cmd_src_data[21].DATAIN
cmd_sink_data[22] => cmd_src_data[22].DATAIN
cmd_sink_data[23] => cmd_src_data[23].DATAIN
cmd_sink_data[24] => cmd_src_data[24].DATAIN
cmd_sink_data[25] => cmd_src_data[25].DATAIN
cmd_sink_data[26] => cmd_src_data[26].DATAIN
cmd_sink_data[27] => cmd_src_data[27].DATAIN
cmd_sink_data[28] => cmd_src_data[28].DATAIN
cmd_sink_data[29] => cmd_src_data[29].DATAIN
cmd_sink_data[30] => cmd_src_data[30].DATAIN
cmd_sink_data[31] => cmd_src_data[31].DATAIN
cmd_sink_data[32] => cmd_src_data[32].DATAIN
cmd_sink_data[33] => cmd_src_data[33].DATAIN
cmd_sink_data[34] => cmd_src_data[34].DATAIN
cmd_sink_data[35] => cmd_src_data[35].DATAIN
cmd_sink_data[36] => cmd_src_data[36].DATAIN
cmd_sink_data[37] => cmd_src_data[37].DATAIN
cmd_sink_data[38] => cmd_src_data[38].DATAIN
cmd_sink_data[39] => cmd_src_data[39].DATAIN
cmd_sink_data[40] => cmd_src_data[40].DATAIN
cmd_sink_data[41] => cmd_src_data[41].DATAIN
cmd_sink_data[42] => cmd_src_data[42].DATAIN
cmd_sink_data[43] => cmd_src_data[43].DATAIN
cmd_sink_data[44] => cmd_src_data[44].DATAIN
cmd_sink_data[45] => cmd_src_data[45].DATAIN
cmd_sink_data[46] => cmd_src_data[46].DATAIN
cmd_sink_data[47] => cmd_src_data[47].DATAIN
cmd_sink_data[48] => cmd_src_data[48].DATAIN
cmd_sink_data[49] => cmd_src_data[49].DATAIN
cmd_sink_data[50] => cmd_src_data[50].DATAIN
cmd_sink_data[51] => cmd_src_data[51].DATAIN
cmd_sink_data[52] => cmd_src_data[52].DATAIN
cmd_sink_data[53] => cmd_src_data[53].DATAIN
cmd_sink_data[54] => cmd_src_data[54].DATAIN
cmd_sink_data[55] => cmd_src_data[55].DATAIN
cmd_sink_data[56] => cmd_src_data[56].DATAIN
cmd_sink_data[57] => cmd_src_data[57].DATAIN
cmd_sink_data[58] => cmd_src_data[58].DATAIN
cmd_sink_data[58] => save_dest_id.IN1
cmd_sink_data[58] => nonposted_cmd_accepted.IN1
cmd_sink_data[58] => suppress_change_dest_id.IN1
cmd_sink_data[59] => cmd_src_data[59].DATAIN
cmd_sink_data[60] => cmd_src_data[60].DATAIN
cmd_sink_data[61] => cmd_src_data[61].DATAIN
cmd_sink_data[62] => cmd_src_data[62].DATAIN
cmd_sink_data[63] => cmd_src_data[63].DATAIN
cmd_sink_data[64] => cmd_src_data[64].DATAIN
cmd_sink_data[65] => cmd_src_data[65].DATAIN
cmd_sink_data[66] => cmd_src_data[66].DATAIN
cmd_sink_data[67] => cmd_src_data[67].DATAIN
cmd_sink_data[68] => cmd_src_data[68].DATAIN
cmd_sink_data[69] => cmd_src_data[69].DATAIN
cmd_sink_data[70] => cmd_src_data[70].DATAIN
cmd_sink_data[71] => cmd_src_data[71].DATAIN
cmd_sink_data[72] => cmd_src_data[72].DATAIN
cmd_sink_data[73] => cmd_src_data[73].DATAIN
cmd_sink_data[74] => cmd_src_data[74].DATAIN
cmd_sink_data[75] => cmd_src_data[75].DATAIN
cmd_sink_data[76] => cmd_src_data[76].DATAIN
cmd_sink_data[77] => cmd_src_data[77].DATAIN
cmd_sink_data[78] => cmd_src_data[78].DATAIN
cmd_sink_data[79] => cmd_src_data[79].DATAIN
cmd_sink_data[80] => cmd_src_data[80].DATAIN
cmd_sink_data[81] => cmd_src_data[81].DATAIN
cmd_sink_data[82] => cmd_src_data[82].DATAIN
cmd_sink_data[83] => cmd_src_data[83].DATAIN
cmd_sink_data[84] => cmd_src_data[84].DATAIN
cmd_sink_data[85] => cmd_src_data[85].DATAIN
cmd_sink_data[86] => cmd_src_data[86].DATAIN
cmd_sink_data[87] => cmd_src_data[87].DATAIN
cmd_sink_data[88] => cmd_src_data[88].DATAIN
cmd_sink_data[89] => Equal0.IN2
cmd_sink_data[89] => cmd_src_data[89].DATAIN
cmd_sink_data[89] => last_dest_id[0].DATAIN
cmd_sink_data[90] => Equal0.IN1
cmd_sink_data[90] => cmd_src_data[90].DATAIN
cmd_sink_data[90] => last_dest_id[1].DATAIN
cmd_sink_data[91] => Equal0.IN0
cmd_sink_data[91] => cmd_src_data[91].DATAIN
cmd_sink_data[91] => last_dest_id[2].DATAIN
cmd_sink_data[92] => cmd_src_data[92].DATAIN
cmd_sink_data[93] => cmd_src_data[93].DATAIN
cmd_sink_data[94] => cmd_src_data[94].DATAIN
cmd_sink_data[95] => cmd_src_data[95].DATAIN
cmd_sink_data[96] => cmd_src_data[96].DATAIN
cmd_sink_data[97] => cmd_src_data[97].DATAIN
cmd_sink_data[98] => cmd_src_data[98].DATAIN
cmd_sink_data[99] => cmd_src_data[99].DATAIN
cmd_sink_data[100] => cmd_src_data[100].DATAIN
cmd_sink_data[101] => cmd_src_data[101].DATAIN
cmd_sink_data[102] => cmd_src_data[102].DATAIN
cmd_sink_data[103] => cmd_src_data[103].DATAIN
cmd_sink_data[104] => cmd_src_data[104].DATAIN
cmd_sink_data[105] => cmd_src_data[105].DATAIN
cmd_sink_data[106] => cmd_src_data[106].DATAIN
cmd_sink_data[107] => cmd_src_data[107].DATAIN
cmd_sink_data[108] => cmd_src_data[108].DATAIN
cmd_sink_data[109] => cmd_src_data[109].DATAIN
cmd_sink_data[110] => cmd_src_data[110].DATAIN
cmd_sink_data[111] => cmd_src_data[111].DATAIN
cmd_sink_data[112] => cmd_src_data[112].DATAIN
cmd_sink_data[113] => cmd_src_data[113].DATAIN
cmd_sink_data[114] => cmd_src_data[114].DATAIN
cmd_sink_data[115] => cmd_src_data[115].DATAIN
cmd_sink_channel[0] => cmd_src_valid.IN1
cmd_sink_channel[0] => cmd_src_channel[0].DATAIN
cmd_sink_channel[0] => last_channel[0].DATAIN
cmd_sink_channel[1] => cmd_src_valid.IN1
cmd_sink_channel[1] => cmd_src_channel[1].DATAIN
cmd_sink_channel[1] => last_channel[1].DATAIN
cmd_sink_channel[2] => cmd_src_valid.IN1
cmd_sink_channel[2] => cmd_src_channel[2].DATAIN
cmd_sink_channel[2] => last_channel[2].DATAIN
cmd_sink_channel[3] => cmd_src_valid.IN1
cmd_sink_channel[3] => cmd_src_channel[3].DATAIN
cmd_sink_channel[3] => last_channel[3].DATAIN
cmd_sink_channel[4] => cmd_src_valid.IN1
cmd_sink_channel[4] => cmd_src_channel[4].DATAIN
cmd_sink_channel[4] => last_channel[4].DATAIN
cmd_sink_startofpacket => cmd_src_startofpacket.DATAIN
cmd_sink_endofpacket => nonposted_cmd_accepted.IN0
cmd_sink_endofpacket => cmd_src_endofpacket.DATAIN
cmd_sink_ready <= stage2_ready.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_valid[0] <= cmd_src_valid.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_valid[1] <= cmd_src_valid.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_valid[2] <= cmd_src_valid.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_valid[3] <= cmd_src_valid.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_valid[4] <= cmd_src_valid.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[0] <= cmd_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[1] <= cmd_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[2] <= cmd_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[3] <= cmd_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[4] <= cmd_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[5] <= cmd_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[6] <= cmd_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[7] <= cmd_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[8] <= cmd_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[9] <= cmd_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[10] <= cmd_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[11] <= cmd_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[12] <= cmd_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[13] <= cmd_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[14] <= cmd_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[15] <= cmd_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[16] <= cmd_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[17] <= cmd_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[18] <= cmd_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[19] <= cmd_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[20] <= cmd_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[21] <= cmd_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[22] <= cmd_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[23] <= cmd_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[24] <= cmd_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[25] <= cmd_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[26] <= cmd_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[27] <= cmd_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[28] <= cmd_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[29] <= cmd_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[30] <= cmd_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[31] <= cmd_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[32] <= cmd_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[33] <= cmd_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[34] <= cmd_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[35] <= cmd_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[36] <= cmd_sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[37] <= cmd_sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[38] <= cmd_sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[39] <= cmd_sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[40] <= cmd_sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[41] <= cmd_sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[42] <= cmd_sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[43] <= cmd_sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[44] <= cmd_sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[45] <= cmd_sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[46] <= cmd_sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[47] <= cmd_sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[48] <= cmd_sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[49] <= cmd_sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[50] <= cmd_sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[51] <= cmd_sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[52] <= cmd_sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[53] <= cmd_sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[54] <= cmd_sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[55] <= cmd_sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[56] <= cmd_sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[57] <= cmd_sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[58] <= cmd_sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[59] <= cmd_sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[60] <= cmd_sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[61] <= cmd_sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[62] <= cmd_sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[63] <= cmd_sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[64] <= cmd_sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[65] <= cmd_sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[66] <= cmd_sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[67] <= cmd_sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[68] <= cmd_sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[69] <= cmd_sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[70] <= cmd_sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[71] <= cmd_sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[72] <= cmd_sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[73] <= cmd_sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[74] <= cmd_sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[75] <= cmd_sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[76] <= cmd_sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[77] <= cmd_sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[78] <= cmd_sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[79] <= cmd_sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[80] <= cmd_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[81] <= cmd_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[82] <= cmd_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[83] <= cmd_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[84] <= cmd_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[85] <= cmd_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[86] <= cmd_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[87] <= cmd_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[88] <= cmd_sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[89] <= cmd_sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[90] <= cmd_sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[91] <= cmd_sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[92] <= cmd_sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[93] <= cmd_sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[94] <= cmd_sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[95] <= cmd_sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[96] <= cmd_sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[97] <= cmd_sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[98] <= cmd_sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[99] <= cmd_sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[100] <= cmd_sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[101] <= cmd_sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[102] <= cmd_sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[103] <= cmd_sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[104] <= cmd_sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[105] <= cmd_sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[106] <= cmd_sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[107] <= cmd_sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[108] <= cmd_sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[109] <= cmd_sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[110] <= cmd_sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[111] <= cmd_sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[112] <= cmd_sink_data[112].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[113] <= cmd_sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[114] <= cmd_sink_data[114].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[115] <= cmd_sink_data[115].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_channel[0] <= cmd_sink_channel[0].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_channel[1] <= cmd_sink_channel[1].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_channel[2] <= cmd_sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_channel[3] <= cmd_sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_channel[4] <= cmd_sink_channel[4].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_startofpacket <= cmd_sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_endofpacket <= cmd_sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_ready => nonposted_cmd_accepted.IN1
cmd_src_ready => stage2_ready.DATAA
rsp_sink_valid => response_sink_accepted.IN0
rsp_sink_valid => rsp_src_valid.DATAIN
rsp_sink_data[0] => rsp_src_data[0].DATAIN
rsp_sink_data[1] => rsp_src_data[1].DATAIN
rsp_sink_data[2] => rsp_src_data[2].DATAIN
rsp_sink_data[3] => rsp_src_data[3].DATAIN
rsp_sink_data[4] => rsp_src_data[4].DATAIN
rsp_sink_data[5] => rsp_src_data[5].DATAIN
rsp_sink_data[6] => rsp_src_data[6].DATAIN
rsp_sink_data[7] => rsp_src_data[7].DATAIN
rsp_sink_data[8] => rsp_src_data[8].DATAIN
rsp_sink_data[9] => rsp_src_data[9].DATAIN
rsp_sink_data[10] => rsp_src_data[10].DATAIN
rsp_sink_data[11] => rsp_src_data[11].DATAIN
rsp_sink_data[12] => rsp_src_data[12].DATAIN
rsp_sink_data[13] => rsp_src_data[13].DATAIN
rsp_sink_data[14] => rsp_src_data[14].DATAIN
rsp_sink_data[15] => rsp_src_data[15].DATAIN
rsp_sink_data[16] => rsp_src_data[16].DATAIN
rsp_sink_data[17] => rsp_src_data[17].DATAIN
rsp_sink_data[18] => rsp_src_data[18].DATAIN
rsp_sink_data[19] => rsp_src_data[19].DATAIN
rsp_sink_data[20] => rsp_src_data[20].DATAIN
rsp_sink_data[21] => rsp_src_data[21].DATAIN
rsp_sink_data[22] => rsp_src_data[22].DATAIN
rsp_sink_data[23] => rsp_src_data[23].DATAIN
rsp_sink_data[24] => rsp_src_data[24].DATAIN
rsp_sink_data[25] => rsp_src_data[25].DATAIN
rsp_sink_data[26] => rsp_src_data[26].DATAIN
rsp_sink_data[27] => rsp_src_data[27].DATAIN
rsp_sink_data[28] => rsp_src_data[28].DATAIN
rsp_sink_data[29] => rsp_src_data[29].DATAIN
rsp_sink_data[30] => rsp_src_data[30].DATAIN
rsp_sink_data[31] => rsp_src_data[31].DATAIN
rsp_sink_data[32] => rsp_src_data[32].DATAIN
rsp_sink_data[33] => rsp_src_data[33].DATAIN
rsp_sink_data[34] => rsp_src_data[34].DATAIN
rsp_sink_data[35] => rsp_src_data[35].DATAIN
rsp_sink_data[36] => rsp_src_data[36].DATAIN
rsp_sink_data[37] => rsp_src_data[37].DATAIN
rsp_sink_data[38] => rsp_src_data[38].DATAIN
rsp_sink_data[39] => rsp_src_data[39].DATAIN
rsp_sink_data[40] => rsp_src_data[40].DATAIN
rsp_sink_data[41] => rsp_src_data[41].DATAIN
rsp_sink_data[42] => rsp_src_data[42].DATAIN
rsp_sink_data[43] => rsp_src_data[43].DATAIN
rsp_sink_data[44] => rsp_src_data[44].DATAIN
rsp_sink_data[45] => rsp_src_data[45].DATAIN
rsp_sink_data[46] => rsp_src_data[46].DATAIN
rsp_sink_data[47] => rsp_src_data[47].DATAIN
rsp_sink_data[48] => rsp_src_data[48].DATAIN
rsp_sink_data[49] => rsp_src_data[49].DATAIN
rsp_sink_data[50] => rsp_src_data[50].DATAIN
rsp_sink_data[51] => rsp_src_data[51].DATAIN
rsp_sink_data[52] => rsp_src_data[52].DATAIN
rsp_sink_data[53] => rsp_src_data[53].DATAIN
rsp_sink_data[54] => rsp_src_data[54].DATAIN
rsp_sink_data[55] => rsp_src_data[55].DATAIN
rsp_sink_data[56] => rsp_src_data[56].DATAIN
rsp_sink_data[57] => rsp_src_data[57].DATAIN
rsp_sink_data[58] => rsp_src_data[58].DATAIN
rsp_sink_data[59] => rsp_src_data[59].DATAIN
rsp_sink_data[60] => rsp_src_data[60].DATAIN
rsp_sink_data[61] => rsp_src_data[61].DATAIN
rsp_sink_data[62] => rsp_src_data[62].DATAIN
rsp_sink_data[63] => rsp_src_data[63].DATAIN
rsp_sink_data[64] => rsp_src_data[64].DATAIN
rsp_sink_data[65] => rsp_src_data[65].DATAIN
rsp_sink_data[66] => rsp_src_data[66].DATAIN
rsp_sink_data[67] => rsp_src_data[67].DATAIN
rsp_sink_data[68] => rsp_src_data[68].DATAIN
rsp_sink_data[69] => rsp_src_data[69].DATAIN
rsp_sink_data[70] => rsp_src_data[70].DATAIN
rsp_sink_data[71] => rsp_src_data[71].DATAIN
rsp_sink_data[72] => rsp_src_data[72].DATAIN
rsp_sink_data[73] => rsp_src_data[73].DATAIN
rsp_sink_data[74] => rsp_src_data[74].DATAIN
rsp_sink_data[75] => rsp_src_data[75].DATAIN
rsp_sink_data[76] => rsp_src_data[76].DATAIN
rsp_sink_data[77] => rsp_src_data[77].DATAIN
rsp_sink_data[78] => rsp_src_data[78].DATAIN
rsp_sink_data[79] => rsp_src_data[79].DATAIN
rsp_sink_data[80] => rsp_src_data[80].DATAIN
rsp_sink_data[81] => rsp_src_data[81].DATAIN
rsp_sink_data[82] => rsp_src_data[82].DATAIN
rsp_sink_data[83] => rsp_src_data[83].DATAIN
rsp_sink_data[84] => rsp_src_data[84].DATAIN
rsp_sink_data[85] => rsp_src_data[85].DATAIN
rsp_sink_data[86] => rsp_src_data[86].DATAIN
rsp_sink_data[87] => rsp_src_data[87].DATAIN
rsp_sink_data[88] => rsp_src_data[88].DATAIN
rsp_sink_data[89] => rsp_src_data[89].DATAIN
rsp_sink_data[90] => rsp_src_data[90].DATAIN
rsp_sink_data[91] => rsp_src_data[91].DATAIN
rsp_sink_data[92] => rsp_src_data[92].DATAIN
rsp_sink_data[93] => rsp_src_data[93].DATAIN
rsp_sink_data[94] => rsp_src_data[94].DATAIN
rsp_sink_data[95] => rsp_src_data[95].DATAIN
rsp_sink_data[96] => rsp_src_data[96].DATAIN
rsp_sink_data[97] => rsp_src_data[97].DATAIN
rsp_sink_data[98] => rsp_src_data[98].DATAIN
rsp_sink_data[99] => rsp_src_data[99].DATAIN
rsp_sink_data[100] => rsp_src_data[100].DATAIN
rsp_sink_data[101] => rsp_src_data[101].DATAIN
rsp_sink_data[102] => rsp_src_data[102].DATAIN
rsp_sink_data[103] => rsp_src_data[103].DATAIN
rsp_sink_data[104] => rsp_src_data[104].DATAIN
rsp_sink_data[105] => rsp_src_data[105].DATAIN
rsp_sink_data[106] => rsp_src_data[106].DATAIN
rsp_sink_data[107] => rsp_src_data[107].DATAIN
rsp_sink_data[108] => rsp_src_data[108].DATAIN
rsp_sink_data[109] => rsp_src_data[109].DATAIN
rsp_sink_data[110] => rsp_src_data[110].DATAIN
rsp_sink_data[111] => rsp_src_data[111].DATAIN
rsp_sink_data[112] => rsp_src_data[112].DATAIN
rsp_sink_data[113] => rsp_src_data[113].DATAIN
rsp_sink_data[114] => rsp_src_data[114].DATAIN
rsp_sink_data[115] => rsp_src_data[115].DATAIN
rsp_sink_channel[0] => rsp_src_channel[0].DATAIN
rsp_sink_channel[1] => rsp_src_channel[1].DATAIN
rsp_sink_channel[2] => rsp_src_channel[2].DATAIN
rsp_sink_channel[3] => rsp_src_channel[3].DATAIN
rsp_sink_channel[4] => rsp_src_channel[4].DATAIN
rsp_sink_startofpacket => rsp_src_startofpacket.DATAIN
rsp_sink_endofpacket => response_sink_accepted.IN1
rsp_sink_endofpacket => rsp_src_endofpacket.DATAIN
rsp_sink_ready <= rsp_src_ready.DB_MAX_OUTPUT_PORT_TYPE
rsp_src_valid <= rsp_sink_valid.DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[0] <= rsp_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[1] <= rsp_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[2] <= rsp_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[3] <= rsp_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[4] <= rsp_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[5] <= rsp_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[6] <= rsp_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[7] <= rsp_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[8] <= rsp_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[9] <= rsp_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[10] <= rsp_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[11] <= rsp_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[12] <= rsp_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[13] <= rsp_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[14] <= rsp_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[15] <= rsp_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[16] <= rsp_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[17] <= rsp_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[18] <= rsp_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[19] <= rsp_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[20] <= rsp_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[21] <= rsp_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[22] <= rsp_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[23] <= rsp_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[24] <= rsp_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[25] <= rsp_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[26] <= rsp_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[27] <= rsp_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[28] <= rsp_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[29] <= rsp_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[30] <= rsp_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[31] <= rsp_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[32] <= rsp_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[33] <= rsp_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[34] <= rsp_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[35] <= rsp_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[36] <= rsp_sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[37] <= rsp_sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[38] <= rsp_sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[39] <= rsp_sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[40] <= rsp_sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[41] <= rsp_sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[42] <= rsp_sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[43] <= rsp_sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[44] <= rsp_sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[45] <= rsp_sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[46] <= rsp_sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[47] <= rsp_sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[48] <= rsp_sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[49] <= rsp_sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[50] <= rsp_sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[51] <= rsp_sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[52] <= rsp_sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[53] <= rsp_sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[54] <= rsp_sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[55] <= rsp_sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[56] <= rsp_sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[57] <= rsp_sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[58] <= rsp_sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[59] <= rsp_sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[60] <= rsp_sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[61] <= rsp_sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[62] <= rsp_sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[63] <= rsp_sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[64] <= rsp_sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[65] <= rsp_sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[66] <= rsp_sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[67] <= rsp_sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[68] <= rsp_sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[69] <= rsp_sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[70] <= rsp_sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[71] <= rsp_sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[72] <= rsp_sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[73] <= rsp_sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[74] <= rsp_sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[75] <= rsp_sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[76] <= rsp_sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[77] <= rsp_sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[78] <= rsp_sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[79] <= rsp_sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[80] <= rsp_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[81] <= rsp_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[82] <= rsp_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[83] <= rsp_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[84] <= rsp_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[85] <= rsp_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[86] <= rsp_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[87] <= rsp_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[88] <= rsp_sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[89] <= rsp_sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[90] <= rsp_sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[91] <= rsp_sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[92] <= rsp_sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[93] <= rsp_sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[94] <= rsp_sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[95] <= rsp_sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[96] <= rsp_sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[97] <= rsp_sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[98] <= rsp_sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[99] <= rsp_sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[100] <= rsp_sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[101] <= rsp_sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[102] <= rsp_sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[103] <= rsp_sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[104] <= rsp_sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[105] <= rsp_sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[106] <= rsp_sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[107] <= rsp_sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[108] <= rsp_sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[109] <= rsp_sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[110] <= rsp_sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[111] <= rsp_sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[112] <= rsp_sink_data[112].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[113] <= rsp_sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[114] <= rsp_sink_data[114].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[115] <= rsp_sink_data[115].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_channel[0] <= rsp_sink_channel[0].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_channel[1] <= rsp_sink_channel[1].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_channel[2] <= rsp_sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_channel[3] <= rsp_sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_channel[4] <= rsp_sink_channel[4].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_startofpacket <= rsp_sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rsp_src_endofpacket <= rsp_sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rsp_src_ready => response_sink_accepted.IN1
rsp_src_ready => rsp_sink_ready.DATAIN


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_led_s1_burst_adapter
clk => clk.IN1
reset => reset.IN1
sink0_valid => sink0_valid.IN1
sink0_data[0] => sink0_data[0].IN1
sink0_data[1] => sink0_data[1].IN1
sink0_data[2] => sink0_data[2].IN1
sink0_data[3] => sink0_data[3].IN1
sink0_data[4] => sink0_data[4].IN1
sink0_data[5] => sink0_data[5].IN1
sink0_data[6] => sink0_data[6].IN1
sink0_data[7] => sink0_data[7].IN1
sink0_data[8] => sink0_data[8].IN1
sink0_data[9] => sink0_data[9].IN1
sink0_data[10] => sink0_data[10].IN1
sink0_data[11] => sink0_data[11].IN1
sink0_data[12] => sink0_data[12].IN1
sink0_data[13] => sink0_data[13].IN1
sink0_data[14] => sink0_data[14].IN1
sink0_data[15] => sink0_data[15].IN1
sink0_data[16] => sink0_data[16].IN1
sink0_data[17] => sink0_data[17].IN1
sink0_data[18] => sink0_data[18].IN1
sink0_data[19] => sink0_data[19].IN1
sink0_data[20] => sink0_data[20].IN1
sink0_data[21] => sink0_data[21].IN1
sink0_data[22] => sink0_data[22].IN1
sink0_data[23] => sink0_data[23].IN1
sink0_data[24] => sink0_data[24].IN1
sink0_data[25] => sink0_data[25].IN1
sink0_data[26] => sink0_data[26].IN1
sink0_data[27] => sink0_data[27].IN1
sink0_data[28] => sink0_data[28].IN1
sink0_data[29] => sink0_data[29].IN1
sink0_data[30] => sink0_data[30].IN1
sink0_data[31] => sink0_data[31].IN1
sink0_data[32] => sink0_data[32].IN1
sink0_data[33] => sink0_data[33].IN1
sink0_data[34] => sink0_data[34].IN1
sink0_data[35] => sink0_data[35].IN1
sink0_data[36] => sink0_data[36].IN1
sink0_data[37] => sink0_data[37].IN1
sink0_data[38] => sink0_data[38].IN1
sink0_data[39] => sink0_data[39].IN1
sink0_data[40] => sink0_data[40].IN1
sink0_data[41] => sink0_data[41].IN1
sink0_data[42] => sink0_data[42].IN1
sink0_data[43] => sink0_data[43].IN1
sink0_data[44] => sink0_data[44].IN1
sink0_data[45] => sink0_data[45].IN1
sink0_data[46] => sink0_data[46].IN1
sink0_data[47] => sink0_data[47].IN1
sink0_data[48] => sink0_data[48].IN1
sink0_data[49] => sink0_data[49].IN1
sink0_data[50] => sink0_data[50].IN1
sink0_data[51] => sink0_data[51].IN1
sink0_data[52] => sink0_data[52].IN1
sink0_data[53] => sink0_data[53].IN1
sink0_data[54] => sink0_data[54].IN1
sink0_data[55] => sink0_data[55].IN1
sink0_data[56] => sink0_data[56].IN1
sink0_data[57] => sink0_data[57].IN1
sink0_data[58] => sink0_data[58].IN1
sink0_data[59] => sink0_data[59].IN1
sink0_data[60] => sink0_data[60].IN1
sink0_data[61] => sink0_data[61].IN1
sink0_data[62] => sink0_data[62].IN1
sink0_data[63] => sink0_data[63].IN1
sink0_data[64] => sink0_data[64].IN1
sink0_data[65] => sink0_data[65].IN1
sink0_data[66] => sink0_data[66].IN1
sink0_data[67] => sink0_data[67].IN1
sink0_data[68] => sink0_data[68].IN1
sink0_data[69] => sink0_data[69].IN1
sink0_data[70] => sink0_data[70].IN1
sink0_data[71] => sink0_data[71].IN1
sink0_data[72] => sink0_data[72].IN1
sink0_data[73] => sink0_data[73].IN1
sink0_data[74] => sink0_data[74].IN1
sink0_data[75] => sink0_data[75].IN1
sink0_data[76] => sink0_data[76].IN1
sink0_data[77] => sink0_data[77].IN1
sink0_data[78] => sink0_data[78].IN1
sink0_data[79] => sink0_data[79].IN1
sink0_data[80] => sink0_data[80].IN1
sink0_data[81] => sink0_data[81].IN1
sink0_data[82] => sink0_data[82].IN1
sink0_data[83] => sink0_data[83].IN1
sink0_data[84] => sink0_data[84].IN1
sink0_data[85] => sink0_data[85].IN1
sink0_data[86] => sink0_data[86].IN1
sink0_data[87] => sink0_data[87].IN1
sink0_data[88] => sink0_data[88].IN1
sink0_data[89] => sink0_data[89].IN1
sink0_data[90] => sink0_data[90].IN1
sink0_data[91] => sink0_data[91].IN1
sink0_data[92] => sink0_data[92].IN1
sink0_data[93] => sink0_data[93].IN1
sink0_data[94] => sink0_data[94].IN1
sink0_data[95] => sink0_data[95].IN1
sink0_data[96] => sink0_data[96].IN1
sink0_data[97] => sink0_data[97].IN1
sink0_data[98] => sink0_data[98].IN1
sink0_data[99] => sink0_data[99].IN1
sink0_data[100] => sink0_data[100].IN1
sink0_data[101] => sink0_data[101].IN1
sink0_data[102] => sink0_data[102].IN1
sink0_data[103] => sink0_data[103].IN1
sink0_data[104] => sink0_data[104].IN1
sink0_data[105] => sink0_data[105].IN1
sink0_data[106] => sink0_data[106].IN1
sink0_data[107] => sink0_data[107].IN1
sink0_data[108] => sink0_data[108].IN1
sink0_data[109] => sink0_data[109].IN1
sink0_data[110] => sink0_data[110].IN1
sink0_data[111] => sink0_data[111].IN1
sink0_data[112] => sink0_data[112].IN1
sink0_data[113] => sink0_data[113].IN1
sink0_data[114] => sink0_data[114].IN1
sink0_data[115] => sink0_data[115].IN1
sink0_channel[0] => sink0_channel[0].IN1
sink0_channel[1] => sink0_channel[1].IN1
sink0_channel[2] => sink0_channel[2].IN1
sink0_channel[3] => sink0_channel[3].IN1
sink0_channel[4] => sink0_channel[4].IN1
sink0_startofpacket => sink0_startofpacket.IN1
sink0_endofpacket => sink0_endofpacket.IN1
sink0_ready <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.sink0_ready
source0_valid <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_valid
source0_data[0] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[1] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[2] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[3] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[4] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[5] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[6] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[7] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[8] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[9] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[10] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[11] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[12] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[13] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[14] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[15] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[16] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[17] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[18] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[19] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[20] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[21] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[22] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[23] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[24] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[25] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[26] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[27] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[28] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[29] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[30] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[31] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[32] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[33] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[34] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[35] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[36] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[37] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[38] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[39] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[40] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[41] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[42] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[43] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[44] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[45] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[46] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[47] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[48] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[49] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[50] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[51] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[52] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[53] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[54] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[55] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[56] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[57] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[58] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[59] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[60] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[61] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[62] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[63] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[64] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[65] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[66] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[67] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[68] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[69] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[70] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[71] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[72] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[73] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[74] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[75] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[76] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[77] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[78] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[79] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[80] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[81] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[82] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[83] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[84] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[85] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[86] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[87] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[88] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[89] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[90] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[91] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[92] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[93] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[94] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[95] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[96] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[97] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[98] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[99] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[100] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[101] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[102] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[103] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[104] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[105] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[106] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[107] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[108] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[109] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[110] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[111] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[112] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[113] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[114] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[115] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_channel[0] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_channel
source0_channel[1] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_channel
source0_channel[2] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_channel
source0_channel[3] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_channel
source0_channel[4] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_channel
source0_startofpacket <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_startofpacket
source0_endofpacket <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_endofpacket
source0_ready => source0_ready.IN1


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
clk => clk.IN1
reset => reset.IN1
sink0_valid => in_valid.IN1
sink0_data[0] => in_data_reg[0].DATAIN
sink0_data[1] => in_data_reg[1].DATAIN
sink0_data[2] => in_data_reg[2].DATAIN
sink0_data[3] => in_data_reg[3].DATAIN
sink0_data[4] => in_data_reg[4].DATAIN
sink0_data[5] => in_data_reg[5].DATAIN
sink0_data[6] => in_data_reg[6].DATAIN
sink0_data[7] => in_data_reg[7].DATAIN
sink0_data[8] => in_data_reg[8].DATAIN
sink0_data[9] => in_data_reg[9].DATAIN
sink0_data[10] => in_data_reg[10].DATAIN
sink0_data[11] => in_data_reg[11].DATAIN
sink0_data[12] => in_data_reg[12].DATAIN
sink0_data[13] => in_data_reg[13].DATAIN
sink0_data[14] => in_data_reg[14].DATAIN
sink0_data[15] => in_data_reg[15].DATAIN
sink0_data[16] => in_data_reg[16].DATAIN
sink0_data[17] => in_data_reg[17].DATAIN
sink0_data[18] => in_data_reg[18].DATAIN
sink0_data[19] => in_data_reg[19].DATAIN
sink0_data[20] => in_data_reg[20].DATAIN
sink0_data[21] => in_data_reg[21].DATAIN
sink0_data[22] => in_data_reg[22].DATAIN
sink0_data[23] => in_data_reg[23].DATAIN
sink0_data[24] => in_data_reg[24].DATAIN
sink0_data[25] => in_data_reg[25].DATAIN
sink0_data[26] => in_data_reg[26].DATAIN
sink0_data[27] => in_data_reg[27].DATAIN
sink0_data[28] => in_data_reg[28].DATAIN
sink0_data[29] => in_data_reg[29].DATAIN
sink0_data[30] => in_data_reg[30].DATAIN
sink0_data[31] => in_data_reg[31].DATAIN
sink0_data[32] => in_byteen_reg[0].DATAIN
sink0_data[33] => in_byteen_reg[1].DATAIN
sink0_data[34] => in_byteen_reg[2].DATAIN
sink0_data[35] => in_byteen_reg[3].DATAIN
sink0_data[36] => d0_in_addr[0].IN1
sink0_data[37] => d0_in_addr[1].IN1
sink0_data[38] => d0_in_addr[2].IN1
sink0_data[39] => d0_in_addr[3].IN1
sink0_data[40] => d0_in_addr[4].IN1
sink0_data[41] => d0_in_addr[5].IN1
sink0_data[42] => d0_in_addr[6].IN1
sink0_data[43] => d0_in_addr[7].IN1
sink0_data[44] => d0_in_addr[8].IN1
sink0_data[45] => d0_in_addr[9].IN1
sink0_data[46] => d0_in_addr[10].IN1
sink0_data[47] => d0_in_addr[11].IN1
sink0_data[48] => d0_in_addr[12].IN1
sink0_data[49] => d0_in_addr[13].IN1
sink0_data[50] => d0_in_addr[14].IN1
sink0_data[51] => d0_in_addr[15].IN1
sink0_data[52] => d0_in_addr[16].IN1
sink0_data[53] => d0_in_addr[17].IN1
sink0_data[54] => d0_in_addr[18].IN1
sink0_data[55] => d0_in_addr[19].IN1
sink0_data[56] => d0_in_addr[20].IN1
sink0_data[57] => next_state.OUTPUTSELECT
sink0_data[57] => next_state.OUTPUTSELECT
sink0_data[57] => next_state.OUTPUTSELECT
sink0_data[57] => next_state.DATAB
sink0_data[57] => next_state.DATAA
sink0_data[57] => in_uncompressed_read.IN0
sink0_data[57] => next_state.DATAA
sink0_data[57] => in_data_reg[57].DATAIN
sink0_data[58] => in_data_reg[58].DATAIN
sink0_data[59] => always3.IN1
sink0_data[59] => in_data_reg[59].DATAIN
sink0_data[60] => in_uncompressed_read.IN1
sink0_data[60] => in_data_reg[60].DATAIN
sink0_data[61] => in_data_reg[61].DATAIN
sink0_data[62] => in_data_reg[62].DATAIN
sink0_data[63] => d0_int_bytes_remaining.DATAB
sink0_data[63] => WideNor0.IN0
sink0_data[64] => d0_int_bytes_remaining.DATAB
sink0_data[64] => WideNor0.IN1
sink0_data[65] => d0_int_bytes_remaining.DATAB
sink0_data[65] => WideNor0.IN2
sink0_data[66] => d0_int_bytes_remaining.DATAB
sink0_data[66] => WideNor0.IN3
sink0_data[67] => d0_int_bytes_remaining.DATAB
sink0_data[67] => WideNor0.IN4
sink0_data[68] => d0_int_bytes_remaining.DATAB
sink0_data[68] => WideNor0.IN5
sink0_data[69] => d0_int_bytes_remaining.DATAB
sink0_data[69] => WideNor0.IN6
sink0_data[70] => nxt_out_burstwrap[0].DATAB
sink0_data[70] => in_burstwrap_reg[0].DATAIN
sink0_data[71] => nxt_out_burstwrap[1].DATAB
sink0_data[71] => in_burstwrap_reg[1].DATAIN
sink0_data[72] => nxt_out_burstwrap[2].DATAB
sink0_data[72] => in_burstwrap_reg[2].DATAIN
sink0_data[73] => nxt_out_burstwrap[3].DATAB
sink0_data[73] => in_burstwrap_reg[3].DATAIN
sink0_data[74] => nxt_out_burstwrap[4].DATAB
sink0_data[74] => in_burstwrap_reg[4].DATAIN
sink0_data[75] => nxt_out_burstwrap[5].DATAB
sink0_data[75] => in_burstwrap_reg[5].DATAIN
sink0_data[76] => nxt_out_burstwrap[6].DATAB
sink0_data[76] => in_burstwrap_reg[6].DATAIN
sink0_data[77] => LessThan0.IN14
sink0_data[77] => d0_in_size.DATAB
sink0_data[77] => in_data_reg[77].DATAIN
sink0_data[77] => in_size_reg[0].DATAIN
sink0_data[78] => LessThan0.IN13
sink0_data[78] => d0_in_size.DATAB
sink0_data[78] => in_data_reg[78].DATAIN
sink0_data[78] => in_size_reg[1].DATAIN
sink0_data[79] => LessThan0.IN12
sink0_data[79] => d0_in_size.DATAB
sink0_data[79] => in_data_reg[79].DATAIN
sink0_data[79] => in_size_reg[2].DATAIN
sink0_data[80] => in_bursttype_reg[0].DATAIN
sink0_data[81] => in_bursttype_reg[1].DATAIN
sink0_data[82] => in_data_reg[82].DATAIN
sink0_data[83] => in_data_reg[83].DATAIN
sink0_data[84] => in_data_reg[84].DATAIN
sink0_data[85] => in_data_reg[85].DATAIN
sink0_data[86] => in_data_reg[86].DATAIN
sink0_data[87] => in_data_reg[87].DATAIN
sink0_data[88] => in_data_reg[88].DATAIN
sink0_data[89] => in_data_reg[89].DATAIN
sink0_data[90] => in_data_reg[90].DATAIN
sink0_data[91] => in_data_reg[91].DATAIN
sink0_data[92] => in_data_reg[92].DATAIN
sink0_data[93] => in_data_reg[93].DATAIN
sink0_data[94] => in_data_reg[94].DATAIN
sink0_data[95] => in_data_reg[95].DATAIN
sink0_data[96] => in_data_reg[96].DATAIN
sink0_data[97] => in_data_reg[97].DATAIN
sink0_data[98] => in_data_reg[98].DATAIN
sink0_data[99] => in_data_reg[99].DATAIN
sink0_data[100] => in_data_reg[100].DATAIN
sink0_data[101] => in_data_reg[101].DATAIN
sink0_data[102] => in_data_reg[102].DATAIN
sink0_data[103] => in_data_reg[103].DATAIN
sink0_data[104] => in_data_reg[104].DATAIN
sink0_data[105] => in_data_reg[105].DATAIN
sink0_data[106] => in_data_reg[106].DATAIN
sink0_data[107] => in_data_reg[107].DATAIN
sink0_data[108] => in_data_reg[108].DATAIN
sink0_data[109] => in_data_reg[109].DATAIN
sink0_data[110] => in_data_reg[110].DATAIN
sink0_data[111] => in_data_reg[111].DATAIN
sink0_data[112] => in_data_reg[112].DATAIN
sink0_data[113] => in_data_reg[113].DATAIN
sink0_data[114] => in_data_reg[114].DATAIN
sink0_data[115] => in_data_reg[115].DATAIN
sink0_channel[0] => in_channel_reg[0].DATAIN
sink0_channel[1] => in_channel_reg[1].DATAIN
sink0_channel[2] => in_channel_reg[2].DATAIN
sink0_channel[3] => in_channel_reg[3].DATAIN
sink0_channel[4] => in_channel_reg[4].DATAIN
sink0_startofpacket => nxt_out_sop.DATAA
sink0_endofpacket => in_eop_reg.DATAIN
sink0_ready <= nxt_in_ready.DB_MAX_OUTPUT_PORT_TYPE
source0_valid <= out_valid_reg.DB_MAX_OUTPUT_PORT_TYPE
source0_data[0] <= in_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
source0_data[1] <= in_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
source0_data[2] <= in_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
source0_data[3] <= in_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
source0_data[4] <= in_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
source0_data[5] <= in_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
source0_data[6] <= in_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
source0_data[7] <= in_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
source0_data[8] <= in_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
source0_data[9] <= in_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
source0_data[10] <= in_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
source0_data[11] <= in_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
source0_data[12] <= in_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
source0_data[13] <= in_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
source0_data[14] <= in_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
source0_data[15] <= in_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
source0_data[16] <= in_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
source0_data[17] <= in_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
source0_data[18] <= in_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
source0_data[19] <= in_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
source0_data[20] <= in_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
source0_data[21] <= in_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
source0_data[22] <= in_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
source0_data[23] <= in_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
source0_data[24] <= in_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
source0_data[25] <= in_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
source0_data[26] <= in_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
source0_data[27] <= in_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
source0_data[28] <= in_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
source0_data[29] <= in_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
source0_data[30] <= in_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
source0_data[31] <= in_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
source0_data[32] <= out_byteen.DB_MAX_OUTPUT_PORT_TYPE
source0_data[33] <= out_byteen.DB_MAX_OUTPUT_PORT_TYPE
source0_data[34] <= out_byteen.DB_MAX_OUTPUT_PORT_TYPE
source0_data[35] <= out_byteen.DB_MAX_OUTPUT_PORT_TYPE
source0_data[36] <= out_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
source0_data[37] <= out_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
source0_data[38] <= out_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
source0_data[39] <= out_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
source0_data[40] <= out_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
source0_data[41] <= out_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
source0_data[42] <= out_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
source0_data[43] <= out_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
source0_data[44] <= out_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
source0_data[45] <= out_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
source0_data[46] <= out_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
source0_data[47] <= out_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
source0_data[48] <= out_addr_reg[12].DB_MAX_OUTPUT_PORT_TYPE
source0_data[49] <= out_addr_reg[13].DB_MAX_OUTPUT_PORT_TYPE
source0_data[50] <= out_addr_reg[14].DB_MAX_OUTPUT_PORT_TYPE
source0_data[51] <= out_addr_reg[15].DB_MAX_OUTPUT_PORT_TYPE
source0_data[52] <= out_addr_reg[16].DB_MAX_OUTPUT_PORT_TYPE
source0_data[53] <= out_addr_reg[17].DB_MAX_OUTPUT_PORT_TYPE
source0_data[54] <= out_addr_reg[18].DB_MAX_OUTPUT_PORT_TYPE
source0_data[55] <= out_addr_reg[19].DB_MAX_OUTPUT_PORT_TYPE
source0_data[56] <= out_addr_reg[20].DB_MAX_OUTPUT_PORT_TYPE
source0_data[57] <= in_data_reg[57].DB_MAX_OUTPUT_PORT_TYPE
source0_data[58] <= in_data_reg[58].DB_MAX_OUTPUT_PORT_TYPE
source0_data[59] <= in_data_reg[59].DB_MAX_OUTPUT_PORT_TYPE
source0_data[60] <= in_data_reg[60].DB_MAX_OUTPUT_PORT_TYPE
source0_data[61] <= in_data_reg[61].DB_MAX_OUTPUT_PORT_TYPE
source0_data[62] <= in_data_reg[62].DB_MAX_OUTPUT_PORT_TYPE
source0_data[63] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[64] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[65] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[66] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[67] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[68] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[69] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[70] <= out_burstwrap_reg[0].DB_MAX_OUTPUT_PORT_TYPE
source0_data[71] <= out_burstwrap_reg[1].DB_MAX_OUTPUT_PORT_TYPE
source0_data[72] <= out_burstwrap_reg[2].DB_MAX_OUTPUT_PORT_TYPE
source0_data[73] <= out_burstwrap_reg[3].DB_MAX_OUTPUT_PORT_TYPE
source0_data[74] <= out_burstwrap_reg[4].DB_MAX_OUTPUT_PORT_TYPE
source0_data[75] <= out_burstwrap_reg[5].DB_MAX_OUTPUT_PORT_TYPE
source0_data[76] <= out_burstwrap_reg[6].DB_MAX_OUTPUT_PORT_TYPE
source0_data[77] <= in_data_reg[77].DB_MAX_OUTPUT_PORT_TYPE
source0_data[78] <= in_data_reg[78].DB_MAX_OUTPUT_PORT_TYPE
source0_data[79] <= in_data_reg[79].DB_MAX_OUTPUT_PORT_TYPE
source0_data[80] <= out_bursttype.DB_MAX_OUTPUT_PORT_TYPE
source0_data[81] <= out_bursttype.DB_MAX_OUTPUT_PORT_TYPE
source0_data[82] <= in_data_reg[82].DB_MAX_OUTPUT_PORT_TYPE
source0_data[83] <= in_data_reg[83].DB_MAX_OUTPUT_PORT_TYPE
source0_data[84] <= in_data_reg[84].DB_MAX_OUTPUT_PORT_TYPE
source0_data[85] <= in_data_reg[85].DB_MAX_OUTPUT_PORT_TYPE
source0_data[86] <= in_data_reg[86].DB_MAX_OUTPUT_PORT_TYPE
source0_data[87] <= in_data_reg[87].DB_MAX_OUTPUT_PORT_TYPE
source0_data[88] <= in_data_reg[88].DB_MAX_OUTPUT_PORT_TYPE
source0_data[89] <= in_data_reg[89].DB_MAX_OUTPUT_PORT_TYPE
source0_data[90] <= in_data_reg[90].DB_MAX_OUTPUT_PORT_TYPE
source0_data[91] <= in_data_reg[91].DB_MAX_OUTPUT_PORT_TYPE
source0_data[92] <= in_data_reg[92].DB_MAX_OUTPUT_PORT_TYPE
source0_data[93] <= in_data_reg[93].DB_MAX_OUTPUT_PORT_TYPE
source0_data[94] <= in_data_reg[94].DB_MAX_OUTPUT_PORT_TYPE
source0_data[95] <= in_data_reg[95].DB_MAX_OUTPUT_PORT_TYPE
source0_data[96] <= in_data_reg[96].DB_MAX_OUTPUT_PORT_TYPE
source0_data[97] <= in_data_reg[97].DB_MAX_OUTPUT_PORT_TYPE
source0_data[98] <= in_data_reg[98].DB_MAX_OUTPUT_PORT_TYPE
source0_data[99] <= in_data_reg[99].DB_MAX_OUTPUT_PORT_TYPE
source0_data[100] <= in_data_reg[100].DB_MAX_OUTPUT_PORT_TYPE
source0_data[101] <= in_data_reg[101].DB_MAX_OUTPUT_PORT_TYPE
source0_data[102] <= in_data_reg[102].DB_MAX_OUTPUT_PORT_TYPE
source0_data[103] <= in_data_reg[103].DB_MAX_OUTPUT_PORT_TYPE
source0_data[104] <= in_data_reg[104].DB_MAX_OUTPUT_PORT_TYPE
source0_data[105] <= in_data_reg[105].DB_MAX_OUTPUT_PORT_TYPE
source0_data[106] <= in_data_reg[106].DB_MAX_OUTPUT_PORT_TYPE
source0_data[107] <= in_data_reg[107].DB_MAX_OUTPUT_PORT_TYPE
source0_data[108] <= in_data_reg[108].DB_MAX_OUTPUT_PORT_TYPE
source0_data[109] <= in_data_reg[109].DB_MAX_OUTPUT_PORT_TYPE
source0_data[110] <= in_data_reg[110].DB_MAX_OUTPUT_PORT_TYPE
source0_data[111] <= in_data_reg[111].DB_MAX_OUTPUT_PORT_TYPE
source0_data[112] <= in_data_reg[112].DB_MAX_OUTPUT_PORT_TYPE
source0_data[113] <= in_data_reg[113].DB_MAX_OUTPUT_PORT_TYPE
source0_data[114] <= in_data_reg[114].DB_MAX_OUTPUT_PORT_TYPE
source0_data[115] <= in_data_reg[115].DB_MAX_OUTPUT_PORT_TYPE
source0_channel[0] <= in_channel_reg[0].DB_MAX_OUTPUT_PORT_TYPE
source0_channel[1] <= in_channel_reg[1].DB_MAX_OUTPUT_PORT_TYPE
source0_channel[2] <= in_channel_reg[2].DB_MAX_OUTPUT_PORT_TYPE
source0_channel[3] <= in_channel_reg[3].DB_MAX_OUTPUT_PORT_TYPE
source0_channel[4] <= in_channel_reg[4].DB_MAX_OUTPUT_PORT_TYPE
source0_startofpacket <= out_sop_reg.DB_MAX_OUTPUT_PORT_TYPE
source0_endofpacket <= nxt_out_eop.DB_MAX_OUTPUT_PORT_TYPE
source0_ready => nxt_in_ready.IN1
source0_ready => load_next_out_cmd.IN1
source0_ready => nxt_out_sop.IN0
source0_ready => nxt_out_eop.OUTPUTSELECT
source0_ready => nxt_uncomp_subburst_byte_cnt.IN1


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
in_data[0] => LessThan0.IN6
in_data[0] => LessThan1.IN6
in_data[1] => LessThan0.IN5
in_data[1] => LessThan1.IN5
in_data[2] => LessThan0.IN4
in_data[2] => LessThan1.IN4
in_data[3] => aligned_address_bits.IN1
in_data[4] => aligned_address_bits.IN1
in_data[5] => out_data[2].DATAIN
in_data[6] => out_data[3].DATAIN
in_data[7] => out_data[4].DATAIN
in_data[8] => out_data[5].DATAIN
in_data[9] => out_data[6].DATAIN
in_data[10] => out_data[7].DATAIN
in_data[11] => out_data[8].DATAIN
in_data[12] => out_data[9].DATAIN
in_data[13] => out_data[10].DATAIN
in_data[14] => out_data[11].DATAIN
in_data[15] => out_data[12].DATAIN
in_data[16] => out_data[13].DATAIN
in_data[17] => out_data[14].DATAIN
in_data[18] => out_data[15].DATAIN
in_data[19] => out_data[16].DATAIN
in_data[20] => out_data[17].DATAIN
in_data[21] => out_data[18].DATAIN
in_data[22] => out_data[19].DATAIN
in_data[23] => out_data[20].DATAIN
in_valid => ~NO_FANOUT~
in_sop => ~NO_FANOUT~
in_eop => ~NO_FANOUT~
out_data[0] <= aligned_address_bits.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= aligned_address_bits.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= in_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= in_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= in_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= in_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= in_data[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= in_data[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= in_data[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= in_data[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= in_data[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= in_data[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= in_data[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= in_data[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= in_data[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
out_ready => ~NO_FANOUT~


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
mask[0] => inc.IN0
mask[0] => inc[0].DATAIN
mask[1] => inc.IN0
mask[1] => inc.IN1
mask[2] => inc.IN0
mask[2] => inc.IN1
mask[3] => inc.IN0
mask[3] => inc.IN1
mask[4] => inc.IN0
mask[4] => inc.IN1
mask[5] => inc.IN0
mask[5] => inc.IN1
mask[6] => inc.IN1
inc[0] <= mask[0].DB_MAX_OUTPUT_PORT_TYPE
inc[1] <= inc.DB_MAX_OUTPUT_PORT_TYPE
inc[2] <= inc.DB_MAX_OUTPUT_PORT_TYPE
inc[3] <= inc.DB_MAX_OUTPUT_PORT_TYPE
inc[4] <= inc.DB_MAX_OUTPUT_PORT_TYPE
inc[5] <= inc.DB_MAX_OUTPUT_PORT_TYPE
inc[6] <= inc.DB_MAX_OUTPUT_PORT_TYPE


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
a[0] => a_reg[0].IN3
a[1] => a_reg[1].IN3
a[2] => a_reg[2].IN3
a[3] => a_reg[3].IN3
a[4] => a_reg[4].IN3
a[5] => a_reg[5].IN3
a[6] => a_reg[6].IN3
b[0] => b_reg[0].IN3
b[1] => b_reg[1].IN3
b[2] => b_reg[2].IN3
b[3] => b_reg[3].IN3
b[4] => b_reg[4].IN3
b[5] => b_reg[5].IN3
b[6] => b_reg[6].IN3
c[0] => c_reg[0].IN3
c[1] => c_reg[1].IN3
c[2] => c_reg[2].IN3
c[3] => c_reg[3].IN3
c[4] => c_reg[4].IN3
c[5] => c_reg[5].IN3
c[6] => c_reg[6].IN3
c_enable => Decoder0.IN3
c_enable => comb.IN1
d[0] => d_reg[0].IN3
d[1] => d_reg[1].IN3
d[2] => d_reg[2].IN3
d[3] => d_reg[3].IN3
d[4] => d_reg[4].IN3
d[5] => d_reg[5].IN3
d[6] => d_reg[6].IN3
result[0] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_led_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_sw_s1_burst_adapter
clk => clk.IN1
reset => reset.IN1
sink0_valid => sink0_valid.IN1
sink0_data[0] => sink0_data[0].IN1
sink0_data[1] => sink0_data[1].IN1
sink0_data[2] => sink0_data[2].IN1
sink0_data[3] => sink0_data[3].IN1
sink0_data[4] => sink0_data[4].IN1
sink0_data[5] => sink0_data[5].IN1
sink0_data[6] => sink0_data[6].IN1
sink0_data[7] => sink0_data[7].IN1
sink0_data[8] => sink0_data[8].IN1
sink0_data[9] => sink0_data[9].IN1
sink0_data[10] => sink0_data[10].IN1
sink0_data[11] => sink0_data[11].IN1
sink0_data[12] => sink0_data[12].IN1
sink0_data[13] => sink0_data[13].IN1
sink0_data[14] => sink0_data[14].IN1
sink0_data[15] => sink0_data[15].IN1
sink0_data[16] => sink0_data[16].IN1
sink0_data[17] => sink0_data[17].IN1
sink0_data[18] => sink0_data[18].IN1
sink0_data[19] => sink0_data[19].IN1
sink0_data[20] => sink0_data[20].IN1
sink0_data[21] => sink0_data[21].IN1
sink0_data[22] => sink0_data[22].IN1
sink0_data[23] => sink0_data[23].IN1
sink0_data[24] => sink0_data[24].IN1
sink0_data[25] => sink0_data[25].IN1
sink0_data[26] => sink0_data[26].IN1
sink0_data[27] => sink0_data[27].IN1
sink0_data[28] => sink0_data[28].IN1
sink0_data[29] => sink0_data[29].IN1
sink0_data[30] => sink0_data[30].IN1
sink0_data[31] => sink0_data[31].IN1
sink0_data[32] => sink0_data[32].IN1
sink0_data[33] => sink0_data[33].IN1
sink0_data[34] => sink0_data[34].IN1
sink0_data[35] => sink0_data[35].IN1
sink0_data[36] => sink0_data[36].IN1
sink0_data[37] => sink0_data[37].IN1
sink0_data[38] => sink0_data[38].IN1
sink0_data[39] => sink0_data[39].IN1
sink0_data[40] => sink0_data[40].IN1
sink0_data[41] => sink0_data[41].IN1
sink0_data[42] => sink0_data[42].IN1
sink0_data[43] => sink0_data[43].IN1
sink0_data[44] => sink0_data[44].IN1
sink0_data[45] => sink0_data[45].IN1
sink0_data[46] => sink0_data[46].IN1
sink0_data[47] => sink0_data[47].IN1
sink0_data[48] => sink0_data[48].IN1
sink0_data[49] => sink0_data[49].IN1
sink0_data[50] => sink0_data[50].IN1
sink0_data[51] => sink0_data[51].IN1
sink0_data[52] => sink0_data[52].IN1
sink0_data[53] => sink0_data[53].IN1
sink0_data[54] => sink0_data[54].IN1
sink0_data[55] => sink0_data[55].IN1
sink0_data[56] => sink0_data[56].IN1
sink0_data[57] => sink0_data[57].IN1
sink0_data[58] => sink0_data[58].IN1
sink0_data[59] => sink0_data[59].IN1
sink0_data[60] => sink0_data[60].IN1
sink0_data[61] => sink0_data[61].IN1
sink0_data[62] => sink0_data[62].IN1
sink0_data[63] => sink0_data[63].IN1
sink0_data[64] => sink0_data[64].IN1
sink0_data[65] => sink0_data[65].IN1
sink0_data[66] => sink0_data[66].IN1
sink0_data[67] => sink0_data[67].IN1
sink0_data[68] => sink0_data[68].IN1
sink0_data[69] => sink0_data[69].IN1
sink0_data[70] => sink0_data[70].IN1
sink0_data[71] => sink0_data[71].IN1
sink0_data[72] => sink0_data[72].IN1
sink0_data[73] => sink0_data[73].IN1
sink0_data[74] => sink0_data[74].IN1
sink0_data[75] => sink0_data[75].IN1
sink0_data[76] => sink0_data[76].IN1
sink0_data[77] => sink0_data[77].IN1
sink0_data[78] => sink0_data[78].IN1
sink0_data[79] => sink0_data[79].IN1
sink0_data[80] => sink0_data[80].IN1
sink0_data[81] => sink0_data[81].IN1
sink0_data[82] => sink0_data[82].IN1
sink0_data[83] => sink0_data[83].IN1
sink0_data[84] => sink0_data[84].IN1
sink0_data[85] => sink0_data[85].IN1
sink0_data[86] => sink0_data[86].IN1
sink0_data[87] => sink0_data[87].IN1
sink0_data[88] => sink0_data[88].IN1
sink0_data[89] => sink0_data[89].IN1
sink0_data[90] => sink0_data[90].IN1
sink0_data[91] => sink0_data[91].IN1
sink0_data[92] => sink0_data[92].IN1
sink0_data[93] => sink0_data[93].IN1
sink0_data[94] => sink0_data[94].IN1
sink0_data[95] => sink0_data[95].IN1
sink0_data[96] => sink0_data[96].IN1
sink0_data[97] => sink0_data[97].IN1
sink0_data[98] => sink0_data[98].IN1
sink0_data[99] => sink0_data[99].IN1
sink0_data[100] => sink0_data[100].IN1
sink0_data[101] => sink0_data[101].IN1
sink0_data[102] => sink0_data[102].IN1
sink0_data[103] => sink0_data[103].IN1
sink0_data[104] => sink0_data[104].IN1
sink0_data[105] => sink0_data[105].IN1
sink0_data[106] => sink0_data[106].IN1
sink0_data[107] => sink0_data[107].IN1
sink0_data[108] => sink0_data[108].IN1
sink0_data[109] => sink0_data[109].IN1
sink0_data[110] => sink0_data[110].IN1
sink0_data[111] => sink0_data[111].IN1
sink0_data[112] => sink0_data[112].IN1
sink0_data[113] => sink0_data[113].IN1
sink0_data[114] => sink0_data[114].IN1
sink0_data[115] => sink0_data[115].IN1
sink0_channel[0] => sink0_channel[0].IN1
sink0_channel[1] => sink0_channel[1].IN1
sink0_channel[2] => sink0_channel[2].IN1
sink0_channel[3] => sink0_channel[3].IN1
sink0_channel[4] => sink0_channel[4].IN1
sink0_startofpacket => sink0_startofpacket.IN1
sink0_endofpacket => sink0_endofpacket.IN1
sink0_ready <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.sink0_ready
source0_valid <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_valid
source0_data[0] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[1] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[2] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[3] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[4] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[5] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[6] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[7] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[8] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[9] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[10] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[11] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[12] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[13] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[14] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[15] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[16] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[17] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[18] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[19] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[20] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[21] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[22] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[23] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[24] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[25] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[26] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[27] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[28] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[29] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[30] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[31] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[32] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[33] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[34] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[35] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[36] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[37] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[38] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[39] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[40] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[41] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[42] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[43] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[44] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[45] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[46] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[47] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[48] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[49] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[50] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[51] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[52] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[53] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[54] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[55] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[56] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[57] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[58] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[59] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[60] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[61] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[62] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[63] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[64] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[65] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[66] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[67] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[68] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[69] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[70] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[71] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[72] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[73] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[74] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[75] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[76] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[77] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[78] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[79] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[80] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[81] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[82] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[83] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[84] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[85] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[86] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[87] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[88] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[89] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[90] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[91] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[92] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[93] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[94] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[95] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[96] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[97] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[98] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[99] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[100] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[101] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[102] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[103] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[104] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[105] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[106] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[107] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[108] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[109] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[110] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[111] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[112] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[113] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[114] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[115] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_channel[0] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_channel
source0_channel[1] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_channel
source0_channel[2] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_channel
source0_channel[3] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_channel
source0_channel[4] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_channel
source0_startofpacket <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_startofpacket
source0_endofpacket <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_endofpacket
source0_ready => source0_ready.IN1


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
clk => clk.IN1
reset => reset.IN1
sink0_valid => in_valid.IN1
sink0_data[0] => in_data_reg[0].DATAIN
sink0_data[1] => in_data_reg[1].DATAIN
sink0_data[2] => in_data_reg[2].DATAIN
sink0_data[3] => in_data_reg[3].DATAIN
sink0_data[4] => in_data_reg[4].DATAIN
sink0_data[5] => in_data_reg[5].DATAIN
sink0_data[6] => in_data_reg[6].DATAIN
sink0_data[7] => in_data_reg[7].DATAIN
sink0_data[8] => in_data_reg[8].DATAIN
sink0_data[9] => in_data_reg[9].DATAIN
sink0_data[10] => in_data_reg[10].DATAIN
sink0_data[11] => in_data_reg[11].DATAIN
sink0_data[12] => in_data_reg[12].DATAIN
sink0_data[13] => in_data_reg[13].DATAIN
sink0_data[14] => in_data_reg[14].DATAIN
sink0_data[15] => in_data_reg[15].DATAIN
sink0_data[16] => in_data_reg[16].DATAIN
sink0_data[17] => in_data_reg[17].DATAIN
sink0_data[18] => in_data_reg[18].DATAIN
sink0_data[19] => in_data_reg[19].DATAIN
sink0_data[20] => in_data_reg[20].DATAIN
sink0_data[21] => in_data_reg[21].DATAIN
sink0_data[22] => in_data_reg[22].DATAIN
sink0_data[23] => in_data_reg[23].DATAIN
sink0_data[24] => in_data_reg[24].DATAIN
sink0_data[25] => in_data_reg[25].DATAIN
sink0_data[26] => in_data_reg[26].DATAIN
sink0_data[27] => in_data_reg[27].DATAIN
sink0_data[28] => in_data_reg[28].DATAIN
sink0_data[29] => in_data_reg[29].DATAIN
sink0_data[30] => in_data_reg[30].DATAIN
sink0_data[31] => in_data_reg[31].DATAIN
sink0_data[32] => in_byteen_reg[0].DATAIN
sink0_data[33] => in_byteen_reg[1].DATAIN
sink0_data[34] => in_byteen_reg[2].DATAIN
sink0_data[35] => in_byteen_reg[3].DATAIN
sink0_data[36] => d0_in_addr[0].IN1
sink0_data[37] => d0_in_addr[1].IN1
sink0_data[38] => d0_in_addr[2].IN1
sink0_data[39] => d0_in_addr[3].IN1
sink0_data[40] => d0_in_addr[4].IN1
sink0_data[41] => d0_in_addr[5].IN1
sink0_data[42] => d0_in_addr[6].IN1
sink0_data[43] => d0_in_addr[7].IN1
sink0_data[44] => d0_in_addr[8].IN1
sink0_data[45] => d0_in_addr[9].IN1
sink0_data[46] => d0_in_addr[10].IN1
sink0_data[47] => d0_in_addr[11].IN1
sink0_data[48] => d0_in_addr[12].IN1
sink0_data[49] => d0_in_addr[13].IN1
sink0_data[50] => d0_in_addr[14].IN1
sink0_data[51] => d0_in_addr[15].IN1
sink0_data[52] => d0_in_addr[16].IN1
sink0_data[53] => d0_in_addr[17].IN1
sink0_data[54] => d0_in_addr[18].IN1
sink0_data[55] => d0_in_addr[19].IN1
sink0_data[56] => d0_in_addr[20].IN1
sink0_data[57] => next_state.OUTPUTSELECT
sink0_data[57] => next_state.OUTPUTSELECT
sink0_data[57] => next_state.OUTPUTSELECT
sink0_data[57] => next_state.DATAB
sink0_data[57] => next_state.DATAA
sink0_data[57] => in_uncompressed_read.IN0
sink0_data[57] => next_state.DATAA
sink0_data[57] => in_data_reg[57].DATAIN
sink0_data[58] => in_data_reg[58].DATAIN
sink0_data[59] => always3.IN1
sink0_data[59] => in_data_reg[59].DATAIN
sink0_data[60] => in_uncompressed_read.IN1
sink0_data[60] => in_data_reg[60].DATAIN
sink0_data[61] => in_data_reg[61].DATAIN
sink0_data[62] => in_data_reg[62].DATAIN
sink0_data[63] => d0_int_bytes_remaining.DATAB
sink0_data[63] => WideNor0.IN0
sink0_data[64] => d0_int_bytes_remaining.DATAB
sink0_data[64] => WideNor0.IN1
sink0_data[65] => d0_int_bytes_remaining.DATAB
sink0_data[65] => WideNor0.IN2
sink0_data[66] => d0_int_bytes_remaining.DATAB
sink0_data[66] => WideNor0.IN3
sink0_data[67] => d0_int_bytes_remaining.DATAB
sink0_data[67] => WideNor0.IN4
sink0_data[68] => d0_int_bytes_remaining.DATAB
sink0_data[68] => WideNor0.IN5
sink0_data[69] => d0_int_bytes_remaining.DATAB
sink0_data[69] => WideNor0.IN6
sink0_data[70] => nxt_out_burstwrap[0].DATAB
sink0_data[70] => in_burstwrap_reg[0].DATAIN
sink0_data[71] => nxt_out_burstwrap[1].DATAB
sink0_data[71] => in_burstwrap_reg[1].DATAIN
sink0_data[72] => nxt_out_burstwrap[2].DATAB
sink0_data[72] => in_burstwrap_reg[2].DATAIN
sink0_data[73] => nxt_out_burstwrap[3].DATAB
sink0_data[73] => in_burstwrap_reg[3].DATAIN
sink0_data[74] => nxt_out_burstwrap[4].DATAB
sink0_data[74] => in_burstwrap_reg[4].DATAIN
sink0_data[75] => nxt_out_burstwrap[5].DATAB
sink0_data[75] => in_burstwrap_reg[5].DATAIN
sink0_data[76] => nxt_out_burstwrap[6].DATAB
sink0_data[76] => in_burstwrap_reg[6].DATAIN
sink0_data[77] => LessThan0.IN14
sink0_data[77] => d0_in_size.DATAB
sink0_data[77] => in_data_reg[77].DATAIN
sink0_data[77] => in_size_reg[0].DATAIN
sink0_data[78] => LessThan0.IN13
sink0_data[78] => d0_in_size.DATAB
sink0_data[78] => in_data_reg[78].DATAIN
sink0_data[78] => in_size_reg[1].DATAIN
sink0_data[79] => LessThan0.IN12
sink0_data[79] => d0_in_size.DATAB
sink0_data[79] => in_data_reg[79].DATAIN
sink0_data[79] => in_size_reg[2].DATAIN
sink0_data[80] => in_bursttype_reg[0].DATAIN
sink0_data[81] => in_bursttype_reg[1].DATAIN
sink0_data[82] => in_data_reg[82].DATAIN
sink0_data[83] => in_data_reg[83].DATAIN
sink0_data[84] => in_data_reg[84].DATAIN
sink0_data[85] => in_data_reg[85].DATAIN
sink0_data[86] => in_data_reg[86].DATAIN
sink0_data[87] => in_data_reg[87].DATAIN
sink0_data[88] => in_data_reg[88].DATAIN
sink0_data[89] => in_data_reg[89].DATAIN
sink0_data[90] => in_data_reg[90].DATAIN
sink0_data[91] => in_data_reg[91].DATAIN
sink0_data[92] => in_data_reg[92].DATAIN
sink0_data[93] => in_data_reg[93].DATAIN
sink0_data[94] => in_data_reg[94].DATAIN
sink0_data[95] => in_data_reg[95].DATAIN
sink0_data[96] => in_data_reg[96].DATAIN
sink0_data[97] => in_data_reg[97].DATAIN
sink0_data[98] => in_data_reg[98].DATAIN
sink0_data[99] => in_data_reg[99].DATAIN
sink0_data[100] => in_data_reg[100].DATAIN
sink0_data[101] => in_data_reg[101].DATAIN
sink0_data[102] => in_data_reg[102].DATAIN
sink0_data[103] => in_data_reg[103].DATAIN
sink0_data[104] => in_data_reg[104].DATAIN
sink0_data[105] => in_data_reg[105].DATAIN
sink0_data[106] => in_data_reg[106].DATAIN
sink0_data[107] => in_data_reg[107].DATAIN
sink0_data[108] => in_data_reg[108].DATAIN
sink0_data[109] => in_data_reg[109].DATAIN
sink0_data[110] => in_data_reg[110].DATAIN
sink0_data[111] => in_data_reg[111].DATAIN
sink0_data[112] => in_data_reg[112].DATAIN
sink0_data[113] => in_data_reg[113].DATAIN
sink0_data[114] => in_data_reg[114].DATAIN
sink0_data[115] => in_data_reg[115].DATAIN
sink0_channel[0] => in_channel_reg[0].DATAIN
sink0_channel[1] => in_channel_reg[1].DATAIN
sink0_channel[2] => in_channel_reg[2].DATAIN
sink0_channel[3] => in_channel_reg[3].DATAIN
sink0_channel[4] => in_channel_reg[4].DATAIN
sink0_startofpacket => nxt_out_sop.DATAA
sink0_endofpacket => in_eop_reg.DATAIN
sink0_ready <= nxt_in_ready.DB_MAX_OUTPUT_PORT_TYPE
source0_valid <= out_valid_reg.DB_MAX_OUTPUT_PORT_TYPE
source0_data[0] <= in_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
source0_data[1] <= in_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
source0_data[2] <= in_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
source0_data[3] <= in_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
source0_data[4] <= in_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
source0_data[5] <= in_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
source0_data[6] <= in_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
source0_data[7] <= in_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
source0_data[8] <= in_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
source0_data[9] <= in_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
source0_data[10] <= in_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
source0_data[11] <= in_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
source0_data[12] <= in_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
source0_data[13] <= in_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
source0_data[14] <= in_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
source0_data[15] <= in_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
source0_data[16] <= in_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
source0_data[17] <= in_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
source0_data[18] <= in_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
source0_data[19] <= in_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
source0_data[20] <= in_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
source0_data[21] <= in_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
source0_data[22] <= in_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
source0_data[23] <= in_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
source0_data[24] <= in_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
source0_data[25] <= in_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
source0_data[26] <= in_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
source0_data[27] <= in_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
source0_data[28] <= in_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
source0_data[29] <= in_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
source0_data[30] <= in_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
source0_data[31] <= in_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
source0_data[32] <= out_byteen.DB_MAX_OUTPUT_PORT_TYPE
source0_data[33] <= out_byteen.DB_MAX_OUTPUT_PORT_TYPE
source0_data[34] <= out_byteen.DB_MAX_OUTPUT_PORT_TYPE
source0_data[35] <= out_byteen.DB_MAX_OUTPUT_PORT_TYPE
source0_data[36] <= out_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
source0_data[37] <= out_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
source0_data[38] <= out_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
source0_data[39] <= out_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
source0_data[40] <= out_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
source0_data[41] <= out_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
source0_data[42] <= out_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
source0_data[43] <= out_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
source0_data[44] <= out_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
source0_data[45] <= out_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
source0_data[46] <= out_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
source0_data[47] <= out_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
source0_data[48] <= out_addr_reg[12].DB_MAX_OUTPUT_PORT_TYPE
source0_data[49] <= out_addr_reg[13].DB_MAX_OUTPUT_PORT_TYPE
source0_data[50] <= out_addr_reg[14].DB_MAX_OUTPUT_PORT_TYPE
source0_data[51] <= out_addr_reg[15].DB_MAX_OUTPUT_PORT_TYPE
source0_data[52] <= out_addr_reg[16].DB_MAX_OUTPUT_PORT_TYPE
source0_data[53] <= out_addr_reg[17].DB_MAX_OUTPUT_PORT_TYPE
source0_data[54] <= out_addr_reg[18].DB_MAX_OUTPUT_PORT_TYPE
source0_data[55] <= out_addr_reg[19].DB_MAX_OUTPUT_PORT_TYPE
source0_data[56] <= out_addr_reg[20].DB_MAX_OUTPUT_PORT_TYPE
source0_data[57] <= in_data_reg[57].DB_MAX_OUTPUT_PORT_TYPE
source0_data[58] <= in_data_reg[58].DB_MAX_OUTPUT_PORT_TYPE
source0_data[59] <= in_data_reg[59].DB_MAX_OUTPUT_PORT_TYPE
source0_data[60] <= in_data_reg[60].DB_MAX_OUTPUT_PORT_TYPE
source0_data[61] <= in_data_reg[61].DB_MAX_OUTPUT_PORT_TYPE
source0_data[62] <= in_data_reg[62].DB_MAX_OUTPUT_PORT_TYPE
source0_data[63] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[64] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[65] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[66] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[67] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[68] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[69] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[70] <= out_burstwrap_reg[0].DB_MAX_OUTPUT_PORT_TYPE
source0_data[71] <= out_burstwrap_reg[1].DB_MAX_OUTPUT_PORT_TYPE
source0_data[72] <= out_burstwrap_reg[2].DB_MAX_OUTPUT_PORT_TYPE
source0_data[73] <= out_burstwrap_reg[3].DB_MAX_OUTPUT_PORT_TYPE
source0_data[74] <= out_burstwrap_reg[4].DB_MAX_OUTPUT_PORT_TYPE
source0_data[75] <= out_burstwrap_reg[5].DB_MAX_OUTPUT_PORT_TYPE
source0_data[76] <= out_burstwrap_reg[6].DB_MAX_OUTPUT_PORT_TYPE
source0_data[77] <= in_data_reg[77].DB_MAX_OUTPUT_PORT_TYPE
source0_data[78] <= in_data_reg[78].DB_MAX_OUTPUT_PORT_TYPE
source0_data[79] <= in_data_reg[79].DB_MAX_OUTPUT_PORT_TYPE
source0_data[80] <= out_bursttype.DB_MAX_OUTPUT_PORT_TYPE
source0_data[81] <= out_bursttype.DB_MAX_OUTPUT_PORT_TYPE
source0_data[82] <= in_data_reg[82].DB_MAX_OUTPUT_PORT_TYPE
source0_data[83] <= in_data_reg[83].DB_MAX_OUTPUT_PORT_TYPE
source0_data[84] <= in_data_reg[84].DB_MAX_OUTPUT_PORT_TYPE
source0_data[85] <= in_data_reg[85].DB_MAX_OUTPUT_PORT_TYPE
source0_data[86] <= in_data_reg[86].DB_MAX_OUTPUT_PORT_TYPE
source0_data[87] <= in_data_reg[87].DB_MAX_OUTPUT_PORT_TYPE
source0_data[88] <= in_data_reg[88].DB_MAX_OUTPUT_PORT_TYPE
source0_data[89] <= in_data_reg[89].DB_MAX_OUTPUT_PORT_TYPE
source0_data[90] <= in_data_reg[90].DB_MAX_OUTPUT_PORT_TYPE
source0_data[91] <= in_data_reg[91].DB_MAX_OUTPUT_PORT_TYPE
source0_data[92] <= in_data_reg[92].DB_MAX_OUTPUT_PORT_TYPE
source0_data[93] <= in_data_reg[93].DB_MAX_OUTPUT_PORT_TYPE
source0_data[94] <= in_data_reg[94].DB_MAX_OUTPUT_PORT_TYPE
source0_data[95] <= in_data_reg[95].DB_MAX_OUTPUT_PORT_TYPE
source0_data[96] <= in_data_reg[96].DB_MAX_OUTPUT_PORT_TYPE
source0_data[97] <= in_data_reg[97].DB_MAX_OUTPUT_PORT_TYPE
source0_data[98] <= in_data_reg[98].DB_MAX_OUTPUT_PORT_TYPE
source0_data[99] <= in_data_reg[99].DB_MAX_OUTPUT_PORT_TYPE
source0_data[100] <= in_data_reg[100].DB_MAX_OUTPUT_PORT_TYPE
source0_data[101] <= in_data_reg[101].DB_MAX_OUTPUT_PORT_TYPE
source0_data[102] <= in_data_reg[102].DB_MAX_OUTPUT_PORT_TYPE
source0_data[103] <= in_data_reg[103].DB_MAX_OUTPUT_PORT_TYPE
source0_data[104] <= in_data_reg[104].DB_MAX_OUTPUT_PORT_TYPE
source0_data[105] <= in_data_reg[105].DB_MAX_OUTPUT_PORT_TYPE
source0_data[106] <= in_data_reg[106].DB_MAX_OUTPUT_PORT_TYPE
source0_data[107] <= in_data_reg[107].DB_MAX_OUTPUT_PORT_TYPE
source0_data[108] <= in_data_reg[108].DB_MAX_OUTPUT_PORT_TYPE
source0_data[109] <= in_data_reg[109].DB_MAX_OUTPUT_PORT_TYPE
source0_data[110] <= in_data_reg[110].DB_MAX_OUTPUT_PORT_TYPE
source0_data[111] <= in_data_reg[111].DB_MAX_OUTPUT_PORT_TYPE
source0_data[112] <= in_data_reg[112].DB_MAX_OUTPUT_PORT_TYPE
source0_data[113] <= in_data_reg[113].DB_MAX_OUTPUT_PORT_TYPE
source0_data[114] <= in_data_reg[114].DB_MAX_OUTPUT_PORT_TYPE
source0_data[115] <= in_data_reg[115].DB_MAX_OUTPUT_PORT_TYPE
source0_channel[0] <= in_channel_reg[0].DB_MAX_OUTPUT_PORT_TYPE
source0_channel[1] <= in_channel_reg[1].DB_MAX_OUTPUT_PORT_TYPE
source0_channel[2] <= in_channel_reg[2].DB_MAX_OUTPUT_PORT_TYPE
source0_channel[3] <= in_channel_reg[3].DB_MAX_OUTPUT_PORT_TYPE
source0_channel[4] <= in_channel_reg[4].DB_MAX_OUTPUT_PORT_TYPE
source0_startofpacket <= out_sop_reg.DB_MAX_OUTPUT_PORT_TYPE
source0_endofpacket <= nxt_out_eop.DB_MAX_OUTPUT_PORT_TYPE
source0_ready => nxt_in_ready.IN1
source0_ready => load_next_out_cmd.IN1
source0_ready => nxt_out_sop.IN0
source0_ready => nxt_out_eop.OUTPUTSELECT
source0_ready => nxt_uncomp_subburst_byte_cnt.IN1


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
in_data[0] => LessThan0.IN6
in_data[0] => LessThan1.IN6
in_data[1] => LessThan0.IN5
in_data[1] => LessThan1.IN5
in_data[2] => LessThan0.IN4
in_data[2] => LessThan1.IN4
in_data[3] => aligned_address_bits.IN1
in_data[4] => aligned_address_bits.IN1
in_data[5] => out_data[2].DATAIN
in_data[6] => out_data[3].DATAIN
in_data[7] => out_data[4].DATAIN
in_data[8] => out_data[5].DATAIN
in_data[9] => out_data[6].DATAIN
in_data[10] => out_data[7].DATAIN
in_data[11] => out_data[8].DATAIN
in_data[12] => out_data[9].DATAIN
in_data[13] => out_data[10].DATAIN
in_data[14] => out_data[11].DATAIN
in_data[15] => out_data[12].DATAIN
in_data[16] => out_data[13].DATAIN
in_data[17] => out_data[14].DATAIN
in_data[18] => out_data[15].DATAIN
in_data[19] => out_data[16].DATAIN
in_data[20] => out_data[17].DATAIN
in_data[21] => out_data[18].DATAIN
in_data[22] => out_data[19].DATAIN
in_data[23] => out_data[20].DATAIN
in_valid => ~NO_FANOUT~
in_sop => ~NO_FANOUT~
in_eop => ~NO_FANOUT~
out_data[0] <= aligned_address_bits.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= aligned_address_bits.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= in_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= in_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= in_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= in_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= in_data[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= in_data[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= in_data[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= in_data[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= in_data[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= in_data[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= in_data[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= in_data[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= in_data[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
out_ready => ~NO_FANOUT~


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
mask[0] => inc.IN0
mask[0] => inc[0].DATAIN
mask[1] => inc.IN0
mask[1] => inc.IN1
mask[2] => inc.IN0
mask[2] => inc.IN1
mask[3] => inc.IN0
mask[3] => inc.IN1
mask[4] => inc.IN0
mask[4] => inc.IN1
mask[5] => inc.IN0
mask[5] => inc.IN1
mask[6] => inc.IN1
inc[0] <= mask[0].DB_MAX_OUTPUT_PORT_TYPE
inc[1] <= inc.DB_MAX_OUTPUT_PORT_TYPE
inc[2] <= inc.DB_MAX_OUTPUT_PORT_TYPE
inc[3] <= inc.DB_MAX_OUTPUT_PORT_TYPE
inc[4] <= inc.DB_MAX_OUTPUT_PORT_TYPE
inc[5] <= inc.DB_MAX_OUTPUT_PORT_TYPE
inc[6] <= inc.DB_MAX_OUTPUT_PORT_TYPE


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
a[0] => a_reg[0].IN3
a[1] => a_reg[1].IN3
a[2] => a_reg[2].IN3
a[3] => a_reg[3].IN3
a[4] => a_reg[4].IN3
a[5] => a_reg[5].IN3
a[6] => a_reg[6].IN3
b[0] => b_reg[0].IN3
b[1] => b_reg[1].IN3
b[2] => b_reg[2].IN3
b[3] => b_reg[3].IN3
b[4] => b_reg[4].IN3
b[5] => b_reg[5].IN3
b[6] => b_reg[6].IN3
c[0] => c_reg[0].IN3
c[1] => c_reg[1].IN3
c[2] => c_reg[2].IN3
c[3] => c_reg[3].IN3
c[4] => c_reg[4].IN3
c[5] => c_reg[5].IN3
c[6] => c_reg[6].IN3
c_enable => Decoder0.IN3
c_enable => comb.IN1
d[0] => d_reg[0].IN3
d[1] => d_reg[1].IN3
d[2] => d_reg[2].IN3
d[3] => d_reg[3].IN3
d[4] => d_reg[4].IN3
d[5] => d_reg[5].IN3
d[6] => d_reg[6].IN3
result[0] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_vga_addr_s1_burst_adapter
clk => clk.IN1
reset => reset.IN1
sink0_valid => sink0_valid.IN1
sink0_data[0] => sink0_data[0].IN1
sink0_data[1] => sink0_data[1].IN1
sink0_data[2] => sink0_data[2].IN1
sink0_data[3] => sink0_data[3].IN1
sink0_data[4] => sink0_data[4].IN1
sink0_data[5] => sink0_data[5].IN1
sink0_data[6] => sink0_data[6].IN1
sink0_data[7] => sink0_data[7].IN1
sink0_data[8] => sink0_data[8].IN1
sink0_data[9] => sink0_data[9].IN1
sink0_data[10] => sink0_data[10].IN1
sink0_data[11] => sink0_data[11].IN1
sink0_data[12] => sink0_data[12].IN1
sink0_data[13] => sink0_data[13].IN1
sink0_data[14] => sink0_data[14].IN1
sink0_data[15] => sink0_data[15].IN1
sink0_data[16] => sink0_data[16].IN1
sink0_data[17] => sink0_data[17].IN1
sink0_data[18] => sink0_data[18].IN1
sink0_data[19] => sink0_data[19].IN1
sink0_data[20] => sink0_data[20].IN1
sink0_data[21] => sink0_data[21].IN1
sink0_data[22] => sink0_data[22].IN1
sink0_data[23] => sink0_data[23].IN1
sink0_data[24] => sink0_data[24].IN1
sink0_data[25] => sink0_data[25].IN1
sink0_data[26] => sink0_data[26].IN1
sink0_data[27] => sink0_data[27].IN1
sink0_data[28] => sink0_data[28].IN1
sink0_data[29] => sink0_data[29].IN1
sink0_data[30] => sink0_data[30].IN1
sink0_data[31] => sink0_data[31].IN1
sink0_data[32] => sink0_data[32].IN1
sink0_data[33] => sink0_data[33].IN1
sink0_data[34] => sink0_data[34].IN1
sink0_data[35] => sink0_data[35].IN1
sink0_data[36] => sink0_data[36].IN1
sink0_data[37] => sink0_data[37].IN1
sink0_data[38] => sink0_data[38].IN1
sink0_data[39] => sink0_data[39].IN1
sink0_data[40] => sink0_data[40].IN1
sink0_data[41] => sink0_data[41].IN1
sink0_data[42] => sink0_data[42].IN1
sink0_data[43] => sink0_data[43].IN1
sink0_data[44] => sink0_data[44].IN1
sink0_data[45] => sink0_data[45].IN1
sink0_data[46] => sink0_data[46].IN1
sink0_data[47] => sink0_data[47].IN1
sink0_data[48] => sink0_data[48].IN1
sink0_data[49] => sink0_data[49].IN1
sink0_data[50] => sink0_data[50].IN1
sink0_data[51] => sink0_data[51].IN1
sink0_data[52] => sink0_data[52].IN1
sink0_data[53] => sink0_data[53].IN1
sink0_data[54] => sink0_data[54].IN1
sink0_data[55] => sink0_data[55].IN1
sink0_data[56] => sink0_data[56].IN1
sink0_data[57] => sink0_data[57].IN1
sink0_data[58] => sink0_data[58].IN1
sink0_data[59] => sink0_data[59].IN1
sink0_data[60] => sink0_data[60].IN1
sink0_data[61] => sink0_data[61].IN1
sink0_data[62] => sink0_data[62].IN1
sink0_data[63] => sink0_data[63].IN1
sink0_data[64] => sink0_data[64].IN1
sink0_data[65] => sink0_data[65].IN1
sink0_data[66] => sink0_data[66].IN1
sink0_data[67] => sink0_data[67].IN1
sink0_data[68] => sink0_data[68].IN1
sink0_data[69] => sink0_data[69].IN1
sink0_data[70] => sink0_data[70].IN1
sink0_data[71] => sink0_data[71].IN1
sink0_data[72] => sink0_data[72].IN1
sink0_data[73] => sink0_data[73].IN1
sink0_data[74] => sink0_data[74].IN1
sink0_data[75] => sink0_data[75].IN1
sink0_data[76] => sink0_data[76].IN1
sink0_data[77] => sink0_data[77].IN1
sink0_data[78] => sink0_data[78].IN1
sink0_data[79] => sink0_data[79].IN1
sink0_data[80] => sink0_data[80].IN1
sink0_data[81] => sink0_data[81].IN1
sink0_data[82] => sink0_data[82].IN1
sink0_data[83] => sink0_data[83].IN1
sink0_data[84] => sink0_data[84].IN1
sink0_data[85] => sink0_data[85].IN1
sink0_data[86] => sink0_data[86].IN1
sink0_data[87] => sink0_data[87].IN1
sink0_data[88] => sink0_data[88].IN1
sink0_data[89] => sink0_data[89].IN1
sink0_data[90] => sink0_data[90].IN1
sink0_data[91] => sink0_data[91].IN1
sink0_data[92] => sink0_data[92].IN1
sink0_data[93] => sink0_data[93].IN1
sink0_data[94] => sink0_data[94].IN1
sink0_data[95] => sink0_data[95].IN1
sink0_data[96] => sink0_data[96].IN1
sink0_data[97] => sink0_data[97].IN1
sink0_data[98] => sink0_data[98].IN1
sink0_data[99] => sink0_data[99].IN1
sink0_data[100] => sink0_data[100].IN1
sink0_data[101] => sink0_data[101].IN1
sink0_data[102] => sink0_data[102].IN1
sink0_data[103] => sink0_data[103].IN1
sink0_data[104] => sink0_data[104].IN1
sink0_data[105] => sink0_data[105].IN1
sink0_data[106] => sink0_data[106].IN1
sink0_data[107] => sink0_data[107].IN1
sink0_data[108] => sink0_data[108].IN1
sink0_data[109] => sink0_data[109].IN1
sink0_data[110] => sink0_data[110].IN1
sink0_data[111] => sink0_data[111].IN1
sink0_data[112] => sink0_data[112].IN1
sink0_data[113] => sink0_data[113].IN1
sink0_data[114] => sink0_data[114].IN1
sink0_data[115] => sink0_data[115].IN1
sink0_channel[0] => sink0_channel[0].IN1
sink0_channel[1] => sink0_channel[1].IN1
sink0_channel[2] => sink0_channel[2].IN1
sink0_channel[3] => sink0_channel[3].IN1
sink0_channel[4] => sink0_channel[4].IN1
sink0_startofpacket => sink0_startofpacket.IN1
sink0_endofpacket => sink0_endofpacket.IN1
sink0_ready <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.sink0_ready
source0_valid <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_valid
source0_data[0] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[1] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[2] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[3] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[4] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[5] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[6] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[7] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[8] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[9] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[10] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[11] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[12] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[13] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[14] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[15] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[16] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[17] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[18] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[19] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[20] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[21] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[22] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[23] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[24] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[25] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[26] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[27] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[28] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[29] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[30] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[31] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[32] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[33] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[34] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[35] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[36] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[37] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[38] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[39] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[40] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[41] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[42] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[43] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[44] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[45] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[46] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[47] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[48] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[49] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[50] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[51] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[52] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[53] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[54] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[55] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[56] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[57] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[58] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[59] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[60] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[61] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[62] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[63] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[64] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[65] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[66] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[67] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[68] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[69] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[70] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[71] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[72] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[73] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[74] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[75] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[76] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[77] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[78] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[79] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[80] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[81] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[82] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[83] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[84] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[85] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[86] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[87] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[88] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[89] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[90] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[91] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[92] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[93] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[94] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[95] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[96] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[97] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[98] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[99] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[100] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[101] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[102] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[103] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[104] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[105] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[106] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[107] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[108] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[109] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[110] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[111] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[112] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[113] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[114] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[115] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_channel[0] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_channel
source0_channel[1] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_channel
source0_channel[2] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_channel
source0_channel[3] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_channel
source0_channel[4] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_channel
source0_startofpacket <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_startofpacket
source0_endofpacket <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_endofpacket
source0_ready => source0_ready.IN1


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_vga_addr_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
clk => clk.IN1
reset => reset.IN1
sink0_valid => in_valid.IN1
sink0_data[0] => in_data_reg[0].DATAIN
sink0_data[1] => in_data_reg[1].DATAIN
sink0_data[2] => in_data_reg[2].DATAIN
sink0_data[3] => in_data_reg[3].DATAIN
sink0_data[4] => in_data_reg[4].DATAIN
sink0_data[5] => in_data_reg[5].DATAIN
sink0_data[6] => in_data_reg[6].DATAIN
sink0_data[7] => in_data_reg[7].DATAIN
sink0_data[8] => in_data_reg[8].DATAIN
sink0_data[9] => in_data_reg[9].DATAIN
sink0_data[10] => in_data_reg[10].DATAIN
sink0_data[11] => in_data_reg[11].DATAIN
sink0_data[12] => in_data_reg[12].DATAIN
sink0_data[13] => in_data_reg[13].DATAIN
sink0_data[14] => in_data_reg[14].DATAIN
sink0_data[15] => in_data_reg[15].DATAIN
sink0_data[16] => in_data_reg[16].DATAIN
sink0_data[17] => in_data_reg[17].DATAIN
sink0_data[18] => in_data_reg[18].DATAIN
sink0_data[19] => in_data_reg[19].DATAIN
sink0_data[20] => in_data_reg[20].DATAIN
sink0_data[21] => in_data_reg[21].DATAIN
sink0_data[22] => in_data_reg[22].DATAIN
sink0_data[23] => in_data_reg[23].DATAIN
sink0_data[24] => in_data_reg[24].DATAIN
sink0_data[25] => in_data_reg[25].DATAIN
sink0_data[26] => in_data_reg[26].DATAIN
sink0_data[27] => in_data_reg[27].DATAIN
sink0_data[28] => in_data_reg[28].DATAIN
sink0_data[29] => in_data_reg[29].DATAIN
sink0_data[30] => in_data_reg[30].DATAIN
sink0_data[31] => in_data_reg[31].DATAIN
sink0_data[32] => in_byteen_reg[0].DATAIN
sink0_data[33] => in_byteen_reg[1].DATAIN
sink0_data[34] => in_byteen_reg[2].DATAIN
sink0_data[35] => in_byteen_reg[3].DATAIN
sink0_data[36] => d0_in_addr[0].IN1
sink0_data[37] => d0_in_addr[1].IN1
sink0_data[38] => d0_in_addr[2].IN1
sink0_data[39] => d0_in_addr[3].IN1
sink0_data[40] => d0_in_addr[4].IN1
sink0_data[41] => d0_in_addr[5].IN1
sink0_data[42] => d0_in_addr[6].IN1
sink0_data[43] => d0_in_addr[7].IN1
sink0_data[44] => d0_in_addr[8].IN1
sink0_data[45] => d0_in_addr[9].IN1
sink0_data[46] => d0_in_addr[10].IN1
sink0_data[47] => d0_in_addr[11].IN1
sink0_data[48] => d0_in_addr[12].IN1
sink0_data[49] => d0_in_addr[13].IN1
sink0_data[50] => d0_in_addr[14].IN1
sink0_data[51] => d0_in_addr[15].IN1
sink0_data[52] => d0_in_addr[16].IN1
sink0_data[53] => d0_in_addr[17].IN1
sink0_data[54] => d0_in_addr[18].IN1
sink0_data[55] => d0_in_addr[19].IN1
sink0_data[56] => d0_in_addr[20].IN1
sink0_data[57] => next_state.OUTPUTSELECT
sink0_data[57] => next_state.OUTPUTSELECT
sink0_data[57] => next_state.OUTPUTSELECT
sink0_data[57] => next_state.DATAB
sink0_data[57] => next_state.DATAA
sink0_data[57] => in_uncompressed_read.IN0
sink0_data[57] => next_state.DATAA
sink0_data[57] => in_data_reg[57].DATAIN
sink0_data[58] => in_data_reg[58].DATAIN
sink0_data[59] => always3.IN1
sink0_data[59] => in_data_reg[59].DATAIN
sink0_data[60] => in_uncompressed_read.IN1
sink0_data[60] => in_data_reg[60].DATAIN
sink0_data[61] => in_data_reg[61].DATAIN
sink0_data[62] => in_data_reg[62].DATAIN
sink0_data[63] => d0_int_bytes_remaining.DATAB
sink0_data[63] => WideNor0.IN0
sink0_data[64] => d0_int_bytes_remaining.DATAB
sink0_data[64] => WideNor0.IN1
sink0_data[65] => d0_int_bytes_remaining.DATAB
sink0_data[65] => WideNor0.IN2
sink0_data[66] => d0_int_bytes_remaining.DATAB
sink0_data[66] => WideNor0.IN3
sink0_data[67] => d0_int_bytes_remaining.DATAB
sink0_data[67] => WideNor0.IN4
sink0_data[68] => d0_int_bytes_remaining.DATAB
sink0_data[68] => WideNor0.IN5
sink0_data[69] => d0_int_bytes_remaining.DATAB
sink0_data[69] => WideNor0.IN6
sink0_data[70] => nxt_out_burstwrap[0].DATAB
sink0_data[70] => in_burstwrap_reg[0].DATAIN
sink0_data[71] => nxt_out_burstwrap[1].DATAB
sink0_data[71] => in_burstwrap_reg[1].DATAIN
sink0_data[72] => nxt_out_burstwrap[2].DATAB
sink0_data[72] => in_burstwrap_reg[2].DATAIN
sink0_data[73] => nxt_out_burstwrap[3].DATAB
sink0_data[73] => in_burstwrap_reg[3].DATAIN
sink0_data[74] => nxt_out_burstwrap[4].DATAB
sink0_data[74] => in_burstwrap_reg[4].DATAIN
sink0_data[75] => nxt_out_burstwrap[5].DATAB
sink0_data[75] => in_burstwrap_reg[5].DATAIN
sink0_data[76] => nxt_out_burstwrap[6].DATAB
sink0_data[76] => in_burstwrap_reg[6].DATAIN
sink0_data[77] => LessThan0.IN14
sink0_data[77] => d0_in_size.DATAB
sink0_data[77] => in_data_reg[77].DATAIN
sink0_data[77] => in_size_reg[0].DATAIN
sink0_data[78] => LessThan0.IN13
sink0_data[78] => d0_in_size.DATAB
sink0_data[78] => in_data_reg[78].DATAIN
sink0_data[78] => in_size_reg[1].DATAIN
sink0_data[79] => LessThan0.IN12
sink0_data[79] => d0_in_size.DATAB
sink0_data[79] => in_data_reg[79].DATAIN
sink0_data[79] => in_size_reg[2].DATAIN
sink0_data[80] => in_bursttype_reg[0].DATAIN
sink0_data[81] => in_bursttype_reg[1].DATAIN
sink0_data[82] => in_data_reg[82].DATAIN
sink0_data[83] => in_data_reg[83].DATAIN
sink0_data[84] => in_data_reg[84].DATAIN
sink0_data[85] => in_data_reg[85].DATAIN
sink0_data[86] => in_data_reg[86].DATAIN
sink0_data[87] => in_data_reg[87].DATAIN
sink0_data[88] => in_data_reg[88].DATAIN
sink0_data[89] => in_data_reg[89].DATAIN
sink0_data[90] => in_data_reg[90].DATAIN
sink0_data[91] => in_data_reg[91].DATAIN
sink0_data[92] => in_data_reg[92].DATAIN
sink0_data[93] => in_data_reg[93].DATAIN
sink0_data[94] => in_data_reg[94].DATAIN
sink0_data[95] => in_data_reg[95].DATAIN
sink0_data[96] => in_data_reg[96].DATAIN
sink0_data[97] => in_data_reg[97].DATAIN
sink0_data[98] => in_data_reg[98].DATAIN
sink0_data[99] => in_data_reg[99].DATAIN
sink0_data[100] => in_data_reg[100].DATAIN
sink0_data[101] => in_data_reg[101].DATAIN
sink0_data[102] => in_data_reg[102].DATAIN
sink0_data[103] => in_data_reg[103].DATAIN
sink0_data[104] => in_data_reg[104].DATAIN
sink0_data[105] => in_data_reg[105].DATAIN
sink0_data[106] => in_data_reg[106].DATAIN
sink0_data[107] => in_data_reg[107].DATAIN
sink0_data[108] => in_data_reg[108].DATAIN
sink0_data[109] => in_data_reg[109].DATAIN
sink0_data[110] => in_data_reg[110].DATAIN
sink0_data[111] => in_data_reg[111].DATAIN
sink0_data[112] => in_data_reg[112].DATAIN
sink0_data[113] => in_data_reg[113].DATAIN
sink0_data[114] => in_data_reg[114].DATAIN
sink0_data[115] => in_data_reg[115].DATAIN
sink0_channel[0] => in_channel_reg[0].DATAIN
sink0_channel[1] => in_channel_reg[1].DATAIN
sink0_channel[2] => in_channel_reg[2].DATAIN
sink0_channel[3] => in_channel_reg[3].DATAIN
sink0_channel[4] => in_channel_reg[4].DATAIN
sink0_startofpacket => nxt_out_sop.DATAA
sink0_endofpacket => in_eop_reg.DATAIN
sink0_ready <= nxt_in_ready.DB_MAX_OUTPUT_PORT_TYPE
source0_valid <= out_valid_reg.DB_MAX_OUTPUT_PORT_TYPE
source0_data[0] <= in_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
source0_data[1] <= in_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
source0_data[2] <= in_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
source0_data[3] <= in_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
source0_data[4] <= in_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
source0_data[5] <= in_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
source0_data[6] <= in_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
source0_data[7] <= in_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
source0_data[8] <= in_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
source0_data[9] <= in_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
source0_data[10] <= in_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
source0_data[11] <= in_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
source0_data[12] <= in_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
source0_data[13] <= in_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
source0_data[14] <= in_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
source0_data[15] <= in_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
source0_data[16] <= in_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
source0_data[17] <= in_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
source0_data[18] <= in_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
source0_data[19] <= in_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
source0_data[20] <= in_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
source0_data[21] <= in_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
source0_data[22] <= in_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
source0_data[23] <= in_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
source0_data[24] <= in_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
source0_data[25] <= in_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
source0_data[26] <= in_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
source0_data[27] <= in_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
source0_data[28] <= in_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
source0_data[29] <= in_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
source0_data[30] <= in_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
source0_data[31] <= in_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
source0_data[32] <= out_byteen.DB_MAX_OUTPUT_PORT_TYPE
source0_data[33] <= out_byteen.DB_MAX_OUTPUT_PORT_TYPE
source0_data[34] <= out_byteen.DB_MAX_OUTPUT_PORT_TYPE
source0_data[35] <= out_byteen.DB_MAX_OUTPUT_PORT_TYPE
source0_data[36] <= out_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
source0_data[37] <= out_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
source0_data[38] <= out_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
source0_data[39] <= out_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
source0_data[40] <= out_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
source0_data[41] <= out_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
source0_data[42] <= out_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
source0_data[43] <= out_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
source0_data[44] <= out_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
source0_data[45] <= out_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
source0_data[46] <= out_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
source0_data[47] <= out_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
source0_data[48] <= out_addr_reg[12].DB_MAX_OUTPUT_PORT_TYPE
source0_data[49] <= out_addr_reg[13].DB_MAX_OUTPUT_PORT_TYPE
source0_data[50] <= out_addr_reg[14].DB_MAX_OUTPUT_PORT_TYPE
source0_data[51] <= out_addr_reg[15].DB_MAX_OUTPUT_PORT_TYPE
source0_data[52] <= out_addr_reg[16].DB_MAX_OUTPUT_PORT_TYPE
source0_data[53] <= out_addr_reg[17].DB_MAX_OUTPUT_PORT_TYPE
source0_data[54] <= out_addr_reg[18].DB_MAX_OUTPUT_PORT_TYPE
source0_data[55] <= out_addr_reg[19].DB_MAX_OUTPUT_PORT_TYPE
source0_data[56] <= out_addr_reg[20].DB_MAX_OUTPUT_PORT_TYPE
source0_data[57] <= in_data_reg[57].DB_MAX_OUTPUT_PORT_TYPE
source0_data[58] <= in_data_reg[58].DB_MAX_OUTPUT_PORT_TYPE
source0_data[59] <= in_data_reg[59].DB_MAX_OUTPUT_PORT_TYPE
source0_data[60] <= in_data_reg[60].DB_MAX_OUTPUT_PORT_TYPE
source0_data[61] <= in_data_reg[61].DB_MAX_OUTPUT_PORT_TYPE
source0_data[62] <= in_data_reg[62].DB_MAX_OUTPUT_PORT_TYPE
source0_data[63] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[64] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[65] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[66] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[67] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[68] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[69] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[70] <= out_burstwrap_reg[0].DB_MAX_OUTPUT_PORT_TYPE
source0_data[71] <= out_burstwrap_reg[1].DB_MAX_OUTPUT_PORT_TYPE
source0_data[72] <= out_burstwrap_reg[2].DB_MAX_OUTPUT_PORT_TYPE
source0_data[73] <= out_burstwrap_reg[3].DB_MAX_OUTPUT_PORT_TYPE
source0_data[74] <= out_burstwrap_reg[4].DB_MAX_OUTPUT_PORT_TYPE
source0_data[75] <= out_burstwrap_reg[5].DB_MAX_OUTPUT_PORT_TYPE
source0_data[76] <= out_burstwrap_reg[6].DB_MAX_OUTPUT_PORT_TYPE
source0_data[77] <= in_data_reg[77].DB_MAX_OUTPUT_PORT_TYPE
source0_data[78] <= in_data_reg[78].DB_MAX_OUTPUT_PORT_TYPE
source0_data[79] <= in_data_reg[79].DB_MAX_OUTPUT_PORT_TYPE
source0_data[80] <= out_bursttype.DB_MAX_OUTPUT_PORT_TYPE
source0_data[81] <= out_bursttype.DB_MAX_OUTPUT_PORT_TYPE
source0_data[82] <= in_data_reg[82].DB_MAX_OUTPUT_PORT_TYPE
source0_data[83] <= in_data_reg[83].DB_MAX_OUTPUT_PORT_TYPE
source0_data[84] <= in_data_reg[84].DB_MAX_OUTPUT_PORT_TYPE
source0_data[85] <= in_data_reg[85].DB_MAX_OUTPUT_PORT_TYPE
source0_data[86] <= in_data_reg[86].DB_MAX_OUTPUT_PORT_TYPE
source0_data[87] <= in_data_reg[87].DB_MAX_OUTPUT_PORT_TYPE
source0_data[88] <= in_data_reg[88].DB_MAX_OUTPUT_PORT_TYPE
source0_data[89] <= in_data_reg[89].DB_MAX_OUTPUT_PORT_TYPE
source0_data[90] <= in_data_reg[90].DB_MAX_OUTPUT_PORT_TYPE
source0_data[91] <= in_data_reg[91].DB_MAX_OUTPUT_PORT_TYPE
source0_data[92] <= in_data_reg[92].DB_MAX_OUTPUT_PORT_TYPE
source0_data[93] <= in_data_reg[93].DB_MAX_OUTPUT_PORT_TYPE
source0_data[94] <= in_data_reg[94].DB_MAX_OUTPUT_PORT_TYPE
source0_data[95] <= in_data_reg[95].DB_MAX_OUTPUT_PORT_TYPE
source0_data[96] <= in_data_reg[96].DB_MAX_OUTPUT_PORT_TYPE
source0_data[97] <= in_data_reg[97].DB_MAX_OUTPUT_PORT_TYPE
source0_data[98] <= in_data_reg[98].DB_MAX_OUTPUT_PORT_TYPE
source0_data[99] <= in_data_reg[99].DB_MAX_OUTPUT_PORT_TYPE
source0_data[100] <= in_data_reg[100].DB_MAX_OUTPUT_PORT_TYPE
source0_data[101] <= in_data_reg[101].DB_MAX_OUTPUT_PORT_TYPE
source0_data[102] <= in_data_reg[102].DB_MAX_OUTPUT_PORT_TYPE
source0_data[103] <= in_data_reg[103].DB_MAX_OUTPUT_PORT_TYPE
source0_data[104] <= in_data_reg[104].DB_MAX_OUTPUT_PORT_TYPE
source0_data[105] <= in_data_reg[105].DB_MAX_OUTPUT_PORT_TYPE
source0_data[106] <= in_data_reg[106].DB_MAX_OUTPUT_PORT_TYPE
source0_data[107] <= in_data_reg[107].DB_MAX_OUTPUT_PORT_TYPE
source0_data[108] <= in_data_reg[108].DB_MAX_OUTPUT_PORT_TYPE
source0_data[109] <= in_data_reg[109].DB_MAX_OUTPUT_PORT_TYPE
source0_data[110] <= in_data_reg[110].DB_MAX_OUTPUT_PORT_TYPE
source0_data[111] <= in_data_reg[111].DB_MAX_OUTPUT_PORT_TYPE
source0_data[112] <= in_data_reg[112].DB_MAX_OUTPUT_PORT_TYPE
source0_data[113] <= in_data_reg[113].DB_MAX_OUTPUT_PORT_TYPE
source0_data[114] <= in_data_reg[114].DB_MAX_OUTPUT_PORT_TYPE
source0_data[115] <= in_data_reg[115].DB_MAX_OUTPUT_PORT_TYPE
source0_channel[0] <= in_channel_reg[0].DB_MAX_OUTPUT_PORT_TYPE
source0_channel[1] <= in_channel_reg[1].DB_MAX_OUTPUT_PORT_TYPE
source0_channel[2] <= in_channel_reg[2].DB_MAX_OUTPUT_PORT_TYPE
source0_channel[3] <= in_channel_reg[3].DB_MAX_OUTPUT_PORT_TYPE
source0_channel[4] <= in_channel_reg[4].DB_MAX_OUTPUT_PORT_TYPE
source0_startofpacket <= out_sop_reg.DB_MAX_OUTPUT_PORT_TYPE
source0_endofpacket <= nxt_out_eop.DB_MAX_OUTPUT_PORT_TYPE
source0_ready => nxt_in_ready.IN1
source0_ready => load_next_out_cmd.IN1
source0_ready => nxt_out_sop.IN0
source0_ready => nxt_out_eop.OUTPUTSELECT
source0_ready => nxt_uncomp_subburst_byte_cnt.IN1


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_vga_addr_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
in_data[0] => LessThan0.IN6
in_data[0] => LessThan1.IN6
in_data[1] => LessThan0.IN5
in_data[1] => LessThan1.IN5
in_data[2] => LessThan0.IN4
in_data[2] => LessThan1.IN4
in_data[3] => aligned_address_bits.IN1
in_data[4] => aligned_address_bits.IN1
in_data[5] => out_data[2].DATAIN
in_data[6] => out_data[3].DATAIN
in_data[7] => out_data[4].DATAIN
in_data[8] => out_data[5].DATAIN
in_data[9] => out_data[6].DATAIN
in_data[10] => out_data[7].DATAIN
in_data[11] => out_data[8].DATAIN
in_data[12] => out_data[9].DATAIN
in_data[13] => out_data[10].DATAIN
in_data[14] => out_data[11].DATAIN
in_data[15] => out_data[12].DATAIN
in_data[16] => out_data[13].DATAIN
in_data[17] => out_data[14].DATAIN
in_data[18] => out_data[15].DATAIN
in_data[19] => out_data[16].DATAIN
in_data[20] => out_data[17].DATAIN
in_data[21] => out_data[18].DATAIN
in_data[22] => out_data[19].DATAIN
in_data[23] => out_data[20].DATAIN
in_valid => ~NO_FANOUT~
in_sop => ~NO_FANOUT~
in_eop => ~NO_FANOUT~
out_data[0] <= aligned_address_bits.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= aligned_address_bits.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= in_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= in_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= in_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= in_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= in_data[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= in_data[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= in_data[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= in_data[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= in_data[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= in_data[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= in_data[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= in_data[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= in_data[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
out_ready => ~NO_FANOUT~


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_vga_addr_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
mask[0] => inc.IN0
mask[0] => inc[0].DATAIN
mask[1] => inc.IN0
mask[1] => inc.IN1
mask[2] => inc.IN0
mask[2] => inc.IN1
mask[3] => inc.IN0
mask[3] => inc.IN1
mask[4] => inc.IN0
mask[4] => inc.IN1
mask[5] => inc.IN0
mask[5] => inc.IN1
mask[6] => inc.IN1
inc[0] <= mask[0].DB_MAX_OUTPUT_PORT_TYPE
inc[1] <= inc.DB_MAX_OUTPUT_PORT_TYPE
inc[2] <= inc.DB_MAX_OUTPUT_PORT_TYPE
inc[3] <= inc.DB_MAX_OUTPUT_PORT_TYPE
inc[4] <= inc.DB_MAX_OUTPUT_PORT_TYPE
inc[5] <= inc.DB_MAX_OUTPUT_PORT_TYPE
inc[6] <= inc.DB_MAX_OUTPUT_PORT_TYPE


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_vga_addr_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
a[0] => a_reg[0].IN3
a[1] => a_reg[1].IN3
a[2] => a_reg[2].IN3
a[3] => a_reg[3].IN3
a[4] => a_reg[4].IN3
a[5] => a_reg[5].IN3
a[6] => a_reg[6].IN3
b[0] => b_reg[0].IN3
b[1] => b_reg[1].IN3
b[2] => b_reg[2].IN3
b[3] => b_reg[3].IN3
b[4] => b_reg[4].IN3
b[5] => b_reg[5].IN3
b[6] => b_reg[6].IN3
c[0] => c_reg[0].IN3
c[1] => c_reg[1].IN3
c[2] => c_reg[2].IN3
c[3] => c_reg[3].IN3
c[4] => c_reg[4].IN3
c[5] => c_reg[5].IN3
c[6] => c_reg[6].IN3
c_enable => Decoder0.IN3
c_enable => comb.IN1
d[0] => d_reg[0].IN3
d[1] => d_reg[1].IN3
d[2] => d_reg[2].IN3
d[3] => d_reg[3].IN3
d[4] => d_reg[4].IN3
d[5] => d_reg[5].IN3
d[6] => d_reg[6].IN3
result[0] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_vga_addr_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_vga_addr_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_vga_addr_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_vga_addr_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_vga_addr_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_vga_addr_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_vga_addr_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_vga_addr_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_vga_addr_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_vga_addr_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_vga_addr_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_vga_addr_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_vga_data_s1_burst_adapter
clk => clk.IN1
reset => reset.IN1
sink0_valid => sink0_valid.IN1
sink0_data[0] => sink0_data[0].IN1
sink0_data[1] => sink0_data[1].IN1
sink0_data[2] => sink0_data[2].IN1
sink0_data[3] => sink0_data[3].IN1
sink0_data[4] => sink0_data[4].IN1
sink0_data[5] => sink0_data[5].IN1
sink0_data[6] => sink0_data[6].IN1
sink0_data[7] => sink0_data[7].IN1
sink0_data[8] => sink0_data[8].IN1
sink0_data[9] => sink0_data[9].IN1
sink0_data[10] => sink0_data[10].IN1
sink0_data[11] => sink0_data[11].IN1
sink0_data[12] => sink0_data[12].IN1
sink0_data[13] => sink0_data[13].IN1
sink0_data[14] => sink0_data[14].IN1
sink0_data[15] => sink0_data[15].IN1
sink0_data[16] => sink0_data[16].IN1
sink0_data[17] => sink0_data[17].IN1
sink0_data[18] => sink0_data[18].IN1
sink0_data[19] => sink0_data[19].IN1
sink0_data[20] => sink0_data[20].IN1
sink0_data[21] => sink0_data[21].IN1
sink0_data[22] => sink0_data[22].IN1
sink0_data[23] => sink0_data[23].IN1
sink0_data[24] => sink0_data[24].IN1
sink0_data[25] => sink0_data[25].IN1
sink0_data[26] => sink0_data[26].IN1
sink0_data[27] => sink0_data[27].IN1
sink0_data[28] => sink0_data[28].IN1
sink0_data[29] => sink0_data[29].IN1
sink0_data[30] => sink0_data[30].IN1
sink0_data[31] => sink0_data[31].IN1
sink0_data[32] => sink0_data[32].IN1
sink0_data[33] => sink0_data[33].IN1
sink0_data[34] => sink0_data[34].IN1
sink0_data[35] => sink0_data[35].IN1
sink0_data[36] => sink0_data[36].IN1
sink0_data[37] => sink0_data[37].IN1
sink0_data[38] => sink0_data[38].IN1
sink0_data[39] => sink0_data[39].IN1
sink0_data[40] => sink0_data[40].IN1
sink0_data[41] => sink0_data[41].IN1
sink0_data[42] => sink0_data[42].IN1
sink0_data[43] => sink0_data[43].IN1
sink0_data[44] => sink0_data[44].IN1
sink0_data[45] => sink0_data[45].IN1
sink0_data[46] => sink0_data[46].IN1
sink0_data[47] => sink0_data[47].IN1
sink0_data[48] => sink0_data[48].IN1
sink0_data[49] => sink0_data[49].IN1
sink0_data[50] => sink0_data[50].IN1
sink0_data[51] => sink0_data[51].IN1
sink0_data[52] => sink0_data[52].IN1
sink0_data[53] => sink0_data[53].IN1
sink0_data[54] => sink0_data[54].IN1
sink0_data[55] => sink0_data[55].IN1
sink0_data[56] => sink0_data[56].IN1
sink0_data[57] => sink0_data[57].IN1
sink0_data[58] => sink0_data[58].IN1
sink0_data[59] => sink0_data[59].IN1
sink0_data[60] => sink0_data[60].IN1
sink0_data[61] => sink0_data[61].IN1
sink0_data[62] => sink0_data[62].IN1
sink0_data[63] => sink0_data[63].IN1
sink0_data[64] => sink0_data[64].IN1
sink0_data[65] => sink0_data[65].IN1
sink0_data[66] => sink0_data[66].IN1
sink0_data[67] => sink0_data[67].IN1
sink0_data[68] => sink0_data[68].IN1
sink0_data[69] => sink0_data[69].IN1
sink0_data[70] => sink0_data[70].IN1
sink0_data[71] => sink0_data[71].IN1
sink0_data[72] => sink0_data[72].IN1
sink0_data[73] => sink0_data[73].IN1
sink0_data[74] => sink0_data[74].IN1
sink0_data[75] => sink0_data[75].IN1
sink0_data[76] => sink0_data[76].IN1
sink0_data[77] => sink0_data[77].IN1
sink0_data[78] => sink0_data[78].IN1
sink0_data[79] => sink0_data[79].IN1
sink0_data[80] => sink0_data[80].IN1
sink0_data[81] => sink0_data[81].IN1
sink0_data[82] => sink0_data[82].IN1
sink0_data[83] => sink0_data[83].IN1
sink0_data[84] => sink0_data[84].IN1
sink0_data[85] => sink0_data[85].IN1
sink0_data[86] => sink0_data[86].IN1
sink0_data[87] => sink0_data[87].IN1
sink0_data[88] => sink0_data[88].IN1
sink0_data[89] => sink0_data[89].IN1
sink0_data[90] => sink0_data[90].IN1
sink0_data[91] => sink0_data[91].IN1
sink0_data[92] => sink0_data[92].IN1
sink0_data[93] => sink0_data[93].IN1
sink0_data[94] => sink0_data[94].IN1
sink0_data[95] => sink0_data[95].IN1
sink0_data[96] => sink0_data[96].IN1
sink0_data[97] => sink0_data[97].IN1
sink0_data[98] => sink0_data[98].IN1
sink0_data[99] => sink0_data[99].IN1
sink0_data[100] => sink0_data[100].IN1
sink0_data[101] => sink0_data[101].IN1
sink0_data[102] => sink0_data[102].IN1
sink0_data[103] => sink0_data[103].IN1
sink0_data[104] => sink0_data[104].IN1
sink0_data[105] => sink0_data[105].IN1
sink0_data[106] => sink0_data[106].IN1
sink0_data[107] => sink0_data[107].IN1
sink0_data[108] => sink0_data[108].IN1
sink0_data[109] => sink0_data[109].IN1
sink0_data[110] => sink0_data[110].IN1
sink0_data[111] => sink0_data[111].IN1
sink0_data[112] => sink0_data[112].IN1
sink0_data[113] => sink0_data[113].IN1
sink0_data[114] => sink0_data[114].IN1
sink0_data[115] => sink0_data[115].IN1
sink0_channel[0] => sink0_channel[0].IN1
sink0_channel[1] => sink0_channel[1].IN1
sink0_channel[2] => sink0_channel[2].IN1
sink0_channel[3] => sink0_channel[3].IN1
sink0_channel[4] => sink0_channel[4].IN1
sink0_startofpacket => sink0_startofpacket.IN1
sink0_endofpacket => sink0_endofpacket.IN1
sink0_ready <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.sink0_ready
source0_valid <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_valid
source0_data[0] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[1] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[2] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[3] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[4] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[5] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[6] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[7] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[8] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[9] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[10] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[11] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[12] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[13] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[14] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[15] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[16] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[17] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[18] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[19] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[20] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[21] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[22] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[23] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[24] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[25] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[26] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[27] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[28] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[29] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[30] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[31] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[32] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[33] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[34] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[35] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[36] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[37] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[38] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[39] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[40] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[41] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[42] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[43] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[44] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[45] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[46] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[47] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[48] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[49] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[50] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[51] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[52] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[53] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[54] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[55] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[56] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[57] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[58] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[59] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[60] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[61] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[62] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[63] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[64] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[65] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[66] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[67] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[68] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[69] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[70] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[71] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[72] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[73] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[74] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[75] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[76] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[77] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[78] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[79] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[80] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[81] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[82] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[83] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[84] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[85] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[86] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[87] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[88] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[89] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[90] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[91] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[92] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[93] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[94] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[95] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[96] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[97] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[98] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[99] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[100] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[101] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[102] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[103] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[104] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[105] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[106] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[107] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[108] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[109] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[110] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[111] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[112] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[113] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[114] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[115] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_channel[0] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_channel
source0_channel[1] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_channel
source0_channel[2] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_channel
source0_channel[3] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_channel
source0_channel[4] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_channel
source0_startofpacket <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_startofpacket
source0_endofpacket <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_endofpacket
source0_ready => source0_ready.IN1


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_vga_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
clk => clk.IN1
reset => reset.IN1
sink0_valid => in_valid.IN1
sink0_data[0] => in_data_reg[0].DATAIN
sink0_data[1] => in_data_reg[1].DATAIN
sink0_data[2] => in_data_reg[2].DATAIN
sink0_data[3] => in_data_reg[3].DATAIN
sink0_data[4] => in_data_reg[4].DATAIN
sink0_data[5] => in_data_reg[5].DATAIN
sink0_data[6] => in_data_reg[6].DATAIN
sink0_data[7] => in_data_reg[7].DATAIN
sink0_data[8] => in_data_reg[8].DATAIN
sink0_data[9] => in_data_reg[9].DATAIN
sink0_data[10] => in_data_reg[10].DATAIN
sink0_data[11] => in_data_reg[11].DATAIN
sink0_data[12] => in_data_reg[12].DATAIN
sink0_data[13] => in_data_reg[13].DATAIN
sink0_data[14] => in_data_reg[14].DATAIN
sink0_data[15] => in_data_reg[15].DATAIN
sink0_data[16] => in_data_reg[16].DATAIN
sink0_data[17] => in_data_reg[17].DATAIN
sink0_data[18] => in_data_reg[18].DATAIN
sink0_data[19] => in_data_reg[19].DATAIN
sink0_data[20] => in_data_reg[20].DATAIN
sink0_data[21] => in_data_reg[21].DATAIN
sink0_data[22] => in_data_reg[22].DATAIN
sink0_data[23] => in_data_reg[23].DATAIN
sink0_data[24] => in_data_reg[24].DATAIN
sink0_data[25] => in_data_reg[25].DATAIN
sink0_data[26] => in_data_reg[26].DATAIN
sink0_data[27] => in_data_reg[27].DATAIN
sink0_data[28] => in_data_reg[28].DATAIN
sink0_data[29] => in_data_reg[29].DATAIN
sink0_data[30] => in_data_reg[30].DATAIN
sink0_data[31] => in_data_reg[31].DATAIN
sink0_data[32] => in_byteen_reg[0].DATAIN
sink0_data[33] => in_byteen_reg[1].DATAIN
sink0_data[34] => in_byteen_reg[2].DATAIN
sink0_data[35] => in_byteen_reg[3].DATAIN
sink0_data[36] => d0_in_addr[0].IN1
sink0_data[37] => d0_in_addr[1].IN1
sink0_data[38] => d0_in_addr[2].IN1
sink0_data[39] => d0_in_addr[3].IN1
sink0_data[40] => d0_in_addr[4].IN1
sink0_data[41] => d0_in_addr[5].IN1
sink0_data[42] => d0_in_addr[6].IN1
sink0_data[43] => d0_in_addr[7].IN1
sink0_data[44] => d0_in_addr[8].IN1
sink0_data[45] => d0_in_addr[9].IN1
sink0_data[46] => d0_in_addr[10].IN1
sink0_data[47] => d0_in_addr[11].IN1
sink0_data[48] => d0_in_addr[12].IN1
sink0_data[49] => d0_in_addr[13].IN1
sink0_data[50] => d0_in_addr[14].IN1
sink0_data[51] => d0_in_addr[15].IN1
sink0_data[52] => d0_in_addr[16].IN1
sink0_data[53] => d0_in_addr[17].IN1
sink0_data[54] => d0_in_addr[18].IN1
sink0_data[55] => d0_in_addr[19].IN1
sink0_data[56] => d0_in_addr[20].IN1
sink0_data[57] => next_state.OUTPUTSELECT
sink0_data[57] => next_state.OUTPUTSELECT
sink0_data[57] => next_state.OUTPUTSELECT
sink0_data[57] => next_state.DATAB
sink0_data[57] => next_state.DATAA
sink0_data[57] => in_uncompressed_read.IN0
sink0_data[57] => next_state.DATAA
sink0_data[57] => in_data_reg[57].DATAIN
sink0_data[58] => in_data_reg[58].DATAIN
sink0_data[59] => always3.IN1
sink0_data[59] => in_data_reg[59].DATAIN
sink0_data[60] => in_uncompressed_read.IN1
sink0_data[60] => in_data_reg[60].DATAIN
sink0_data[61] => in_data_reg[61].DATAIN
sink0_data[62] => in_data_reg[62].DATAIN
sink0_data[63] => d0_int_bytes_remaining.DATAB
sink0_data[63] => WideNor0.IN0
sink0_data[64] => d0_int_bytes_remaining.DATAB
sink0_data[64] => WideNor0.IN1
sink0_data[65] => d0_int_bytes_remaining.DATAB
sink0_data[65] => WideNor0.IN2
sink0_data[66] => d0_int_bytes_remaining.DATAB
sink0_data[66] => WideNor0.IN3
sink0_data[67] => d0_int_bytes_remaining.DATAB
sink0_data[67] => WideNor0.IN4
sink0_data[68] => d0_int_bytes_remaining.DATAB
sink0_data[68] => WideNor0.IN5
sink0_data[69] => d0_int_bytes_remaining.DATAB
sink0_data[69] => WideNor0.IN6
sink0_data[70] => nxt_out_burstwrap[0].DATAB
sink0_data[70] => in_burstwrap_reg[0].DATAIN
sink0_data[71] => nxt_out_burstwrap[1].DATAB
sink0_data[71] => in_burstwrap_reg[1].DATAIN
sink0_data[72] => nxt_out_burstwrap[2].DATAB
sink0_data[72] => in_burstwrap_reg[2].DATAIN
sink0_data[73] => nxt_out_burstwrap[3].DATAB
sink0_data[73] => in_burstwrap_reg[3].DATAIN
sink0_data[74] => nxt_out_burstwrap[4].DATAB
sink0_data[74] => in_burstwrap_reg[4].DATAIN
sink0_data[75] => nxt_out_burstwrap[5].DATAB
sink0_data[75] => in_burstwrap_reg[5].DATAIN
sink0_data[76] => nxt_out_burstwrap[6].DATAB
sink0_data[76] => in_burstwrap_reg[6].DATAIN
sink0_data[77] => LessThan0.IN14
sink0_data[77] => d0_in_size.DATAB
sink0_data[77] => in_data_reg[77].DATAIN
sink0_data[77] => in_size_reg[0].DATAIN
sink0_data[78] => LessThan0.IN13
sink0_data[78] => d0_in_size.DATAB
sink0_data[78] => in_data_reg[78].DATAIN
sink0_data[78] => in_size_reg[1].DATAIN
sink0_data[79] => LessThan0.IN12
sink0_data[79] => d0_in_size.DATAB
sink0_data[79] => in_data_reg[79].DATAIN
sink0_data[79] => in_size_reg[2].DATAIN
sink0_data[80] => in_bursttype_reg[0].DATAIN
sink0_data[81] => in_bursttype_reg[1].DATAIN
sink0_data[82] => in_data_reg[82].DATAIN
sink0_data[83] => in_data_reg[83].DATAIN
sink0_data[84] => in_data_reg[84].DATAIN
sink0_data[85] => in_data_reg[85].DATAIN
sink0_data[86] => in_data_reg[86].DATAIN
sink0_data[87] => in_data_reg[87].DATAIN
sink0_data[88] => in_data_reg[88].DATAIN
sink0_data[89] => in_data_reg[89].DATAIN
sink0_data[90] => in_data_reg[90].DATAIN
sink0_data[91] => in_data_reg[91].DATAIN
sink0_data[92] => in_data_reg[92].DATAIN
sink0_data[93] => in_data_reg[93].DATAIN
sink0_data[94] => in_data_reg[94].DATAIN
sink0_data[95] => in_data_reg[95].DATAIN
sink0_data[96] => in_data_reg[96].DATAIN
sink0_data[97] => in_data_reg[97].DATAIN
sink0_data[98] => in_data_reg[98].DATAIN
sink0_data[99] => in_data_reg[99].DATAIN
sink0_data[100] => in_data_reg[100].DATAIN
sink0_data[101] => in_data_reg[101].DATAIN
sink0_data[102] => in_data_reg[102].DATAIN
sink0_data[103] => in_data_reg[103].DATAIN
sink0_data[104] => in_data_reg[104].DATAIN
sink0_data[105] => in_data_reg[105].DATAIN
sink0_data[106] => in_data_reg[106].DATAIN
sink0_data[107] => in_data_reg[107].DATAIN
sink0_data[108] => in_data_reg[108].DATAIN
sink0_data[109] => in_data_reg[109].DATAIN
sink0_data[110] => in_data_reg[110].DATAIN
sink0_data[111] => in_data_reg[111].DATAIN
sink0_data[112] => in_data_reg[112].DATAIN
sink0_data[113] => in_data_reg[113].DATAIN
sink0_data[114] => in_data_reg[114].DATAIN
sink0_data[115] => in_data_reg[115].DATAIN
sink0_channel[0] => in_channel_reg[0].DATAIN
sink0_channel[1] => in_channel_reg[1].DATAIN
sink0_channel[2] => in_channel_reg[2].DATAIN
sink0_channel[3] => in_channel_reg[3].DATAIN
sink0_channel[4] => in_channel_reg[4].DATAIN
sink0_startofpacket => nxt_out_sop.DATAA
sink0_endofpacket => in_eop_reg.DATAIN
sink0_ready <= nxt_in_ready.DB_MAX_OUTPUT_PORT_TYPE
source0_valid <= out_valid_reg.DB_MAX_OUTPUT_PORT_TYPE
source0_data[0] <= in_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
source0_data[1] <= in_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
source0_data[2] <= in_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
source0_data[3] <= in_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
source0_data[4] <= in_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
source0_data[5] <= in_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
source0_data[6] <= in_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
source0_data[7] <= in_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
source0_data[8] <= in_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
source0_data[9] <= in_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
source0_data[10] <= in_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
source0_data[11] <= in_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
source0_data[12] <= in_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
source0_data[13] <= in_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
source0_data[14] <= in_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
source0_data[15] <= in_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
source0_data[16] <= in_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
source0_data[17] <= in_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
source0_data[18] <= in_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
source0_data[19] <= in_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
source0_data[20] <= in_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
source0_data[21] <= in_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
source0_data[22] <= in_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
source0_data[23] <= in_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
source0_data[24] <= in_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
source0_data[25] <= in_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
source0_data[26] <= in_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
source0_data[27] <= in_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
source0_data[28] <= in_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
source0_data[29] <= in_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
source0_data[30] <= in_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
source0_data[31] <= in_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
source0_data[32] <= out_byteen.DB_MAX_OUTPUT_PORT_TYPE
source0_data[33] <= out_byteen.DB_MAX_OUTPUT_PORT_TYPE
source0_data[34] <= out_byteen.DB_MAX_OUTPUT_PORT_TYPE
source0_data[35] <= out_byteen.DB_MAX_OUTPUT_PORT_TYPE
source0_data[36] <= out_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
source0_data[37] <= out_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
source0_data[38] <= out_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
source0_data[39] <= out_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
source0_data[40] <= out_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
source0_data[41] <= out_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
source0_data[42] <= out_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
source0_data[43] <= out_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
source0_data[44] <= out_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
source0_data[45] <= out_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
source0_data[46] <= out_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
source0_data[47] <= out_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
source0_data[48] <= out_addr_reg[12].DB_MAX_OUTPUT_PORT_TYPE
source0_data[49] <= out_addr_reg[13].DB_MAX_OUTPUT_PORT_TYPE
source0_data[50] <= out_addr_reg[14].DB_MAX_OUTPUT_PORT_TYPE
source0_data[51] <= out_addr_reg[15].DB_MAX_OUTPUT_PORT_TYPE
source0_data[52] <= out_addr_reg[16].DB_MAX_OUTPUT_PORT_TYPE
source0_data[53] <= out_addr_reg[17].DB_MAX_OUTPUT_PORT_TYPE
source0_data[54] <= out_addr_reg[18].DB_MAX_OUTPUT_PORT_TYPE
source0_data[55] <= out_addr_reg[19].DB_MAX_OUTPUT_PORT_TYPE
source0_data[56] <= out_addr_reg[20].DB_MAX_OUTPUT_PORT_TYPE
source0_data[57] <= in_data_reg[57].DB_MAX_OUTPUT_PORT_TYPE
source0_data[58] <= in_data_reg[58].DB_MAX_OUTPUT_PORT_TYPE
source0_data[59] <= in_data_reg[59].DB_MAX_OUTPUT_PORT_TYPE
source0_data[60] <= in_data_reg[60].DB_MAX_OUTPUT_PORT_TYPE
source0_data[61] <= in_data_reg[61].DB_MAX_OUTPUT_PORT_TYPE
source0_data[62] <= in_data_reg[62].DB_MAX_OUTPUT_PORT_TYPE
source0_data[63] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[64] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[65] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[66] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[67] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[68] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[69] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[70] <= out_burstwrap_reg[0].DB_MAX_OUTPUT_PORT_TYPE
source0_data[71] <= out_burstwrap_reg[1].DB_MAX_OUTPUT_PORT_TYPE
source0_data[72] <= out_burstwrap_reg[2].DB_MAX_OUTPUT_PORT_TYPE
source0_data[73] <= out_burstwrap_reg[3].DB_MAX_OUTPUT_PORT_TYPE
source0_data[74] <= out_burstwrap_reg[4].DB_MAX_OUTPUT_PORT_TYPE
source0_data[75] <= out_burstwrap_reg[5].DB_MAX_OUTPUT_PORT_TYPE
source0_data[76] <= out_burstwrap_reg[6].DB_MAX_OUTPUT_PORT_TYPE
source0_data[77] <= in_data_reg[77].DB_MAX_OUTPUT_PORT_TYPE
source0_data[78] <= in_data_reg[78].DB_MAX_OUTPUT_PORT_TYPE
source0_data[79] <= in_data_reg[79].DB_MAX_OUTPUT_PORT_TYPE
source0_data[80] <= out_bursttype.DB_MAX_OUTPUT_PORT_TYPE
source0_data[81] <= out_bursttype.DB_MAX_OUTPUT_PORT_TYPE
source0_data[82] <= in_data_reg[82].DB_MAX_OUTPUT_PORT_TYPE
source0_data[83] <= in_data_reg[83].DB_MAX_OUTPUT_PORT_TYPE
source0_data[84] <= in_data_reg[84].DB_MAX_OUTPUT_PORT_TYPE
source0_data[85] <= in_data_reg[85].DB_MAX_OUTPUT_PORT_TYPE
source0_data[86] <= in_data_reg[86].DB_MAX_OUTPUT_PORT_TYPE
source0_data[87] <= in_data_reg[87].DB_MAX_OUTPUT_PORT_TYPE
source0_data[88] <= in_data_reg[88].DB_MAX_OUTPUT_PORT_TYPE
source0_data[89] <= in_data_reg[89].DB_MAX_OUTPUT_PORT_TYPE
source0_data[90] <= in_data_reg[90].DB_MAX_OUTPUT_PORT_TYPE
source0_data[91] <= in_data_reg[91].DB_MAX_OUTPUT_PORT_TYPE
source0_data[92] <= in_data_reg[92].DB_MAX_OUTPUT_PORT_TYPE
source0_data[93] <= in_data_reg[93].DB_MAX_OUTPUT_PORT_TYPE
source0_data[94] <= in_data_reg[94].DB_MAX_OUTPUT_PORT_TYPE
source0_data[95] <= in_data_reg[95].DB_MAX_OUTPUT_PORT_TYPE
source0_data[96] <= in_data_reg[96].DB_MAX_OUTPUT_PORT_TYPE
source0_data[97] <= in_data_reg[97].DB_MAX_OUTPUT_PORT_TYPE
source0_data[98] <= in_data_reg[98].DB_MAX_OUTPUT_PORT_TYPE
source0_data[99] <= in_data_reg[99].DB_MAX_OUTPUT_PORT_TYPE
source0_data[100] <= in_data_reg[100].DB_MAX_OUTPUT_PORT_TYPE
source0_data[101] <= in_data_reg[101].DB_MAX_OUTPUT_PORT_TYPE
source0_data[102] <= in_data_reg[102].DB_MAX_OUTPUT_PORT_TYPE
source0_data[103] <= in_data_reg[103].DB_MAX_OUTPUT_PORT_TYPE
source0_data[104] <= in_data_reg[104].DB_MAX_OUTPUT_PORT_TYPE
source0_data[105] <= in_data_reg[105].DB_MAX_OUTPUT_PORT_TYPE
source0_data[106] <= in_data_reg[106].DB_MAX_OUTPUT_PORT_TYPE
source0_data[107] <= in_data_reg[107].DB_MAX_OUTPUT_PORT_TYPE
source0_data[108] <= in_data_reg[108].DB_MAX_OUTPUT_PORT_TYPE
source0_data[109] <= in_data_reg[109].DB_MAX_OUTPUT_PORT_TYPE
source0_data[110] <= in_data_reg[110].DB_MAX_OUTPUT_PORT_TYPE
source0_data[111] <= in_data_reg[111].DB_MAX_OUTPUT_PORT_TYPE
source0_data[112] <= in_data_reg[112].DB_MAX_OUTPUT_PORT_TYPE
source0_data[113] <= in_data_reg[113].DB_MAX_OUTPUT_PORT_TYPE
source0_data[114] <= in_data_reg[114].DB_MAX_OUTPUT_PORT_TYPE
source0_data[115] <= in_data_reg[115].DB_MAX_OUTPUT_PORT_TYPE
source0_channel[0] <= in_channel_reg[0].DB_MAX_OUTPUT_PORT_TYPE
source0_channel[1] <= in_channel_reg[1].DB_MAX_OUTPUT_PORT_TYPE
source0_channel[2] <= in_channel_reg[2].DB_MAX_OUTPUT_PORT_TYPE
source0_channel[3] <= in_channel_reg[3].DB_MAX_OUTPUT_PORT_TYPE
source0_channel[4] <= in_channel_reg[4].DB_MAX_OUTPUT_PORT_TYPE
source0_startofpacket <= out_sop_reg.DB_MAX_OUTPUT_PORT_TYPE
source0_endofpacket <= nxt_out_eop.DB_MAX_OUTPUT_PORT_TYPE
source0_ready => nxt_in_ready.IN1
source0_ready => load_next_out_cmd.IN1
source0_ready => nxt_out_sop.IN0
source0_ready => nxt_out_eop.OUTPUTSELECT
source0_ready => nxt_uncomp_subburst_byte_cnt.IN1


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_vga_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
in_data[0] => LessThan0.IN6
in_data[0] => LessThan1.IN6
in_data[1] => LessThan0.IN5
in_data[1] => LessThan1.IN5
in_data[2] => LessThan0.IN4
in_data[2] => LessThan1.IN4
in_data[3] => aligned_address_bits.IN1
in_data[4] => aligned_address_bits.IN1
in_data[5] => out_data[2].DATAIN
in_data[6] => out_data[3].DATAIN
in_data[7] => out_data[4].DATAIN
in_data[8] => out_data[5].DATAIN
in_data[9] => out_data[6].DATAIN
in_data[10] => out_data[7].DATAIN
in_data[11] => out_data[8].DATAIN
in_data[12] => out_data[9].DATAIN
in_data[13] => out_data[10].DATAIN
in_data[14] => out_data[11].DATAIN
in_data[15] => out_data[12].DATAIN
in_data[16] => out_data[13].DATAIN
in_data[17] => out_data[14].DATAIN
in_data[18] => out_data[15].DATAIN
in_data[19] => out_data[16].DATAIN
in_data[20] => out_data[17].DATAIN
in_data[21] => out_data[18].DATAIN
in_data[22] => out_data[19].DATAIN
in_data[23] => out_data[20].DATAIN
in_valid => ~NO_FANOUT~
in_sop => ~NO_FANOUT~
in_eop => ~NO_FANOUT~
out_data[0] <= aligned_address_bits.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= aligned_address_bits.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= in_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= in_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= in_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= in_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= in_data[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= in_data[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= in_data[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= in_data[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= in_data[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= in_data[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= in_data[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= in_data[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= in_data[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
out_ready => ~NO_FANOUT~


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_vga_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
mask[0] => inc.IN0
mask[0] => inc[0].DATAIN
mask[1] => inc.IN0
mask[1] => inc.IN1
mask[2] => inc.IN0
mask[2] => inc.IN1
mask[3] => inc.IN0
mask[3] => inc.IN1
mask[4] => inc.IN0
mask[4] => inc.IN1
mask[5] => inc.IN0
mask[5] => inc.IN1
mask[6] => inc.IN1
inc[0] <= mask[0].DB_MAX_OUTPUT_PORT_TYPE
inc[1] <= inc.DB_MAX_OUTPUT_PORT_TYPE
inc[2] <= inc.DB_MAX_OUTPUT_PORT_TYPE
inc[3] <= inc.DB_MAX_OUTPUT_PORT_TYPE
inc[4] <= inc.DB_MAX_OUTPUT_PORT_TYPE
inc[5] <= inc.DB_MAX_OUTPUT_PORT_TYPE
inc[6] <= inc.DB_MAX_OUTPUT_PORT_TYPE


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_vga_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
a[0] => a_reg[0].IN3
a[1] => a_reg[1].IN3
a[2] => a_reg[2].IN3
a[3] => a_reg[3].IN3
a[4] => a_reg[4].IN3
a[5] => a_reg[5].IN3
a[6] => a_reg[6].IN3
b[0] => b_reg[0].IN3
b[1] => b_reg[1].IN3
b[2] => b_reg[2].IN3
b[3] => b_reg[3].IN3
b[4] => b_reg[4].IN3
b[5] => b_reg[5].IN3
b[6] => b_reg[6].IN3
c[0] => c_reg[0].IN3
c[1] => c_reg[1].IN3
c[2] => c_reg[2].IN3
c[3] => c_reg[3].IN3
c[4] => c_reg[4].IN3
c[5] => c_reg[5].IN3
c[6] => c_reg[6].IN3
c_enable => Decoder0.IN3
c_enable => comb.IN1
d[0] => d_reg[0].IN3
d[1] => d_reg[1].IN3
d[2] => d_reg[2].IN3
d[3] => d_reg[3].IN3
d[4] => d_reg[4].IN3
d[5] => d_reg[5].IN3
d[6] => d_reg[6].IN3
result[0] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_vga_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_vga_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_vga_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_vga_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_vga_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_vga_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_vga_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_vga_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_vga_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_vga_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_vga_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_vga_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_vga_we_s1_burst_adapter
clk => clk.IN1
reset => reset.IN1
sink0_valid => sink0_valid.IN1
sink0_data[0] => sink0_data[0].IN1
sink0_data[1] => sink0_data[1].IN1
sink0_data[2] => sink0_data[2].IN1
sink0_data[3] => sink0_data[3].IN1
sink0_data[4] => sink0_data[4].IN1
sink0_data[5] => sink0_data[5].IN1
sink0_data[6] => sink0_data[6].IN1
sink0_data[7] => sink0_data[7].IN1
sink0_data[8] => sink0_data[8].IN1
sink0_data[9] => sink0_data[9].IN1
sink0_data[10] => sink0_data[10].IN1
sink0_data[11] => sink0_data[11].IN1
sink0_data[12] => sink0_data[12].IN1
sink0_data[13] => sink0_data[13].IN1
sink0_data[14] => sink0_data[14].IN1
sink0_data[15] => sink0_data[15].IN1
sink0_data[16] => sink0_data[16].IN1
sink0_data[17] => sink0_data[17].IN1
sink0_data[18] => sink0_data[18].IN1
sink0_data[19] => sink0_data[19].IN1
sink0_data[20] => sink0_data[20].IN1
sink0_data[21] => sink0_data[21].IN1
sink0_data[22] => sink0_data[22].IN1
sink0_data[23] => sink0_data[23].IN1
sink0_data[24] => sink0_data[24].IN1
sink0_data[25] => sink0_data[25].IN1
sink0_data[26] => sink0_data[26].IN1
sink0_data[27] => sink0_data[27].IN1
sink0_data[28] => sink0_data[28].IN1
sink0_data[29] => sink0_data[29].IN1
sink0_data[30] => sink0_data[30].IN1
sink0_data[31] => sink0_data[31].IN1
sink0_data[32] => sink0_data[32].IN1
sink0_data[33] => sink0_data[33].IN1
sink0_data[34] => sink0_data[34].IN1
sink0_data[35] => sink0_data[35].IN1
sink0_data[36] => sink0_data[36].IN1
sink0_data[37] => sink0_data[37].IN1
sink0_data[38] => sink0_data[38].IN1
sink0_data[39] => sink0_data[39].IN1
sink0_data[40] => sink0_data[40].IN1
sink0_data[41] => sink0_data[41].IN1
sink0_data[42] => sink0_data[42].IN1
sink0_data[43] => sink0_data[43].IN1
sink0_data[44] => sink0_data[44].IN1
sink0_data[45] => sink0_data[45].IN1
sink0_data[46] => sink0_data[46].IN1
sink0_data[47] => sink0_data[47].IN1
sink0_data[48] => sink0_data[48].IN1
sink0_data[49] => sink0_data[49].IN1
sink0_data[50] => sink0_data[50].IN1
sink0_data[51] => sink0_data[51].IN1
sink0_data[52] => sink0_data[52].IN1
sink0_data[53] => sink0_data[53].IN1
sink0_data[54] => sink0_data[54].IN1
sink0_data[55] => sink0_data[55].IN1
sink0_data[56] => sink0_data[56].IN1
sink0_data[57] => sink0_data[57].IN1
sink0_data[58] => sink0_data[58].IN1
sink0_data[59] => sink0_data[59].IN1
sink0_data[60] => sink0_data[60].IN1
sink0_data[61] => sink0_data[61].IN1
sink0_data[62] => sink0_data[62].IN1
sink0_data[63] => sink0_data[63].IN1
sink0_data[64] => sink0_data[64].IN1
sink0_data[65] => sink0_data[65].IN1
sink0_data[66] => sink0_data[66].IN1
sink0_data[67] => sink0_data[67].IN1
sink0_data[68] => sink0_data[68].IN1
sink0_data[69] => sink0_data[69].IN1
sink0_data[70] => sink0_data[70].IN1
sink0_data[71] => sink0_data[71].IN1
sink0_data[72] => sink0_data[72].IN1
sink0_data[73] => sink0_data[73].IN1
sink0_data[74] => sink0_data[74].IN1
sink0_data[75] => sink0_data[75].IN1
sink0_data[76] => sink0_data[76].IN1
sink0_data[77] => sink0_data[77].IN1
sink0_data[78] => sink0_data[78].IN1
sink0_data[79] => sink0_data[79].IN1
sink0_data[80] => sink0_data[80].IN1
sink0_data[81] => sink0_data[81].IN1
sink0_data[82] => sink0_data[82].IN1
sink0_data[83] => sink0_data[83].IN1
sink0_data[84] => sink0_data[84].IN1
sink0_data[85] => sink0_data[85].IN1
sink0_data[86] => sink0_data[86].IN1
sink0_data[87] => sink0_data[87].IN1
sink0_data[88] => sink0_data[88].IN1
sink0_data[89] => sink0_data[89].IN1
sink0_data[90] => sink0_data[90].IN1
sink0_data[91] => sink0_data[91].IN1
sink0_data[92] => sink0_data[92].IN1
sink0_data[93] => sink0_data[93].IN1
sink0_data[94] => sink0_data[94].IN1
sink0_data[95] => sink0_data[95].IN1
sink0_data[96] => sink0_data[96].IN1
sink0_data[97] => sink0_data[97].IN1
sink0_data[98] => sink0_data[98].IN1
sink0_data[99] => sink0_data[99].IN1
sink0_data[100] => sink0_data[100].IN1
sink0_data[101] => sink0_data[101].IN1
sink0_data[102] => sink0_data[102].IN1
sink0_data[103] => sink0_data[103].IN1
sink0_data[104] => sink0_data[104].IN1
sink0_data[105] => sink0_data[105].IN1
sink0_data[106] => sink0_data[106].IN1
sink0_data[107] => sink0_data[107].IN1
sink0_data[108] => sink0_data[108].IN1
sink0_data[109] => sink0_data[109].IN1
sink0_data[110] => sink0_data[110].IN1
sink0_data[111] => sink0_data[111].IN1
sink0_data[112] => sink0_data[112].IN1
sink0_data[113] => sink0_data[113].IN1
sink0_data[114] => sink0_data[114].IN1
sink0_data[115] => sink0_data[115].IN1
sink0_channel[0] => sink0_channel[0].IN1
sink0_channel[1] => sink0_channel[1].IN1
sink0_channel[2] => sink0_channel[2].IN1
sink0_channel[3] => sink0_channel[3].IN1
sink0_channel[4] => sink0_channel[4].IN1
sink0_startofpacket => sink0_startofpacket.IN1
sink0_endofpacket => sink0_endofpacket.IN1
sink0_ready <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.sink0_ready
source0_valid <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_valid
source0_data[0] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[1] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[2] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[3] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[4] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[5] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[6] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[7] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[8] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[9] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[10] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[11] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[12] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[13] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[14] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[15] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[16] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[17] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[18] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[19] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[20] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[21] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[22] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[23] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[24] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[25] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[26] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[27] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[28] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[29] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[30] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[31] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[32] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[33] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[34] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[35] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[36] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[37] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[38] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[39] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[40] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[41] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[42] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[43] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[44] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[45] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[46] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[47] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[48] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[49] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[50] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[51] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[52] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[53] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[54] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[55] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[56] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[57] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[58] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[59] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[60] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[61] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[62] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[63] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[64] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[65] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[66] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[67] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[68] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[69] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[70] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[71] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[72] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[73] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[74] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[75] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[76] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[77] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[78] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[79] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[80] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[81] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[82] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[83] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[84] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[85] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[86] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[87] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[88] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[89] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[90] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[91] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[92] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[93] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[94] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[95] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[96] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[97] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[98] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[99] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[100] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[101] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[102] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[103] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[104] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[105] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[106] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[107] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[108] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[109] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[110] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[111] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[112] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[113] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[114] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[115] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_channel[0] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_channel
source0_channel[1] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_channel
source0_channel[2] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_channel
source0_channel[3] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_channel
source0_channel[4] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_channel
source0_startofpacket <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_startofpacket
source0_endofpacket <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_endofpacket
source0_ready => source0_ready.IN1


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_vga_we_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
clk => clk.IN1
reset => reset.IN1
sink0_valid => in_valid.IN1
sink0_data[0] => in_data_reg[0].DATAIN
sink0_data[1] => in_data_reg[1].DATAIN
sink0_data[2] => in_data_reg[2].DATAIN
sink0_data[3] => in_data_reg[3].DATAIN
sink0_data[4] => in_data_reg[4].DATAIN
sink0_data[5] => in_data_reg[5].DATAIN
sink0_data[6] => in_data_reg[6].DATAIN
sink0_data[7] => in_data_reg[7].DATAIN
sink0_data[8] => in_data_reg[8].DATAIN
sink0_data[9] => in_data_reg[9].DATAIN
sink0_data[10] => in_data_reg[10].DATAIN
sink0_data[11] => in_data_reg[11].DATAIN
sink0_data[12] => in_data_reg[12].DATAIN
sink0_data[13] => in_data_reg[13].DATAIN
sink0_data[14] => in_data_reg[14].DATAIN
sink0_data[15] => in_data_reg[15].DATAIN
sink0_data[16] => in_data_reg[16].DATAIN
sink0_data[17] => in_data_reg[17].DATAIN
sink0_data[18] => in_data_reg[18].DATAIN
sink0_data[19] => in_data_reg[19].DATAIN
sink0_data[20] => in_data_reg[20].DATAIN
sink0_data[21] => in_data_reg[21].DATAIN
sink0_data[22] => in_data_reg[22].DATAIN
sink0_data[23] => in_data_reg[23].DATAIN
sink0_data[24] => in_data_reg[24].DATAIN
sink0_data[25] => in_data_reg[25].DATAIN
sink0_data[26] => in_data_reg[26].DATAIN
sink0_data[27] => in_data_reg[27].DATAIN
sink0_data[28] => in_data_reg[28].DATAIN
sink0_data[29] => in_data_reg[29].DATAIN
sink0_data[30] => in_data_reg[30].DATAIN
sink0_data[31] => in_data_reg[31].DATAIN
sink0_data[32] => in_byteen_reg[0].DATAIN
sink0_data[33] => in_byteen_reg[1].DATAIN
sink0_data[34] => in_byteen_reg[2].DATAIN
sink0_data[35] => in_byteen_reg[3].DATAIN
sink0_data[36] => d0_in_addr[0].IN1
sink0_data[37] => d0_in_addr[1].IN1
sink0_data[38] => d0_in_addr[2].IN1
sink0_data[39] => d0_in_addr[3].IN1
sink0_data[40] => d0_in_addr[4].IN1
sink0_data[41] => d0_in_addr[5].IN1
sink0_data[42] => d0_in_addr[6].IN1
sink0_data[43] => d0_in_addr[7].IN1
sink0_data[44] => d0_in_addr[8].IN1
sink0_data[45] => d0_in_addr[9].IN1
sink0_data[46] => d0_in_addr[10].IN1
sink0_data[47] => d0_in_addr[11].IN1
sink0_data[48] => d0_in_addr[12].IN1
sink0_data[49] => d0_in_addr[13].IN1
sink0_data[50] => d0_in_addr[14].IN1
sink0_data[51] => d0_in_addr[15].IN1
sink0_data[52] => d0_in_addr[16].IN1
sink0_data[53] => d0_in_addr[17].IN1
sink0_data[54] => d0_in_addr[18].IN1
sink0_data[55] => d0_in_addr[19].IN1
sink0_data[56] => d0_in_addr[20].IN1
sink0_data[57] => next_state.OUTPUTSELECT
sink0_data[57] => next_state.OUTPUTSELECT
sink0_data[57] => next_state.OUTPUTSELECT
sink0_data[57] => next_state.DATAB
sink0_data[57] => next_state.DATAA
sink0_data[57] => in_uncompressed_read.IN0
sink0_data[57] => next_state.DATAA
sink0_data[57] => in_data_reg[57].DATAIN
sink0_data[58] => in_data_reg[58].DATAIN
sink0_data[59] => always3.IN1
sink0_data[59] => in_data_reg[59].DATAIN
sink0_data[60] => in_uncompressed_read.IN1
sink0_data[60] => in_data_reg[60].DATAIN
sink0_data[61] => in_data_reg[61].DATAIN
sink0_data[62] => in_data_reg[62].DATAIN
sink0_data[63] => d0_int_bytes_remaining.DATAB
sink0_data[63] => WideNor0.IN0
sink0_data[64] => d0_int_bytes_remaining.DATAB
sink0_data[64] => WideNor0.IN1
sink0_data[65] => d0_int_bytes_remaining.DATAB
sink0_data[65] => WideNor0.IN2
sink0_data[66] => d0_int_bytes_remaining.DATAB
sink0_data[66] => WideNor0.IN3
sink0_data[67] => d0_int_bytes_remaining.DATAB
sink0_data[67] => WideNor0.IN4
sink0_data[68] => d0_int_bytes_remaining.DATAB
sink0_data[68] => WideNor0.IN5
sink0_data[69] => d0_int_bytes_remaining.DATAB
sink0_data[69] => WideNor0.IN6
sink0_data[70] => nxt_out_burstwrap[0].DATAB
sink0_data[70] => in_burstwrap_reg[0].DATAIN
sink0_data[71] => nxt_out_burstwrap[1].DATAB
sink0_data[71] => in_burstwrap_reg[1].DATAIN
sink0_data[72] => nxt_out_burstwrap[2].DATAB
sink0_data[72] => in_burstwrap_reg[2].DATAIN
sink0_data[73] => nxt_out_burstwrap[3].DATAB
sink0_data[73] => in_burstwrap_reg[3].DATAIN
sink0_data[74] => nxt_out_burstwrap[4].DATAB
sink0_data[74] => in_burstwrap_reg[4].DATAIN
sink0_data[75] => nxt_out_burstwrap[5].DATAB
sink0_data[75] => in_burstwrap_reg[5].DATAIN
sink0_data[76] => nxt_out_burstwrap[6].DATAB
sink0_data[76] => in_burstwrap_reg[6].DATAIN
sink0_data[77] => LessThan0.IN14
sink0_data[77] => d0_in_size.DATAB
sink0_data[77] => in_data_reg[77].DATAIN
sink0_data[77] => in_size_reg[0].DATAIN
sink0_data[78] => LessThan0.IN13
sink0_data[78] => d0_in_size.DATAB
sink0_data[78] => in_data_reg[78].DATAIN
sink0_data[78] => in_size_reg[1].DATAIN
sink0_data[79] => LessThan0.IN12
sink0_data[79] => d0_in_size.DATAB
sink0_data[79] => in_data_reg[79].DATAIN
sink0_data[79] => in_size_reg[2].DATAIN
sink0_data[80] => in_bursttype_reg[0].DATAIN
sink0_data[81] => in_bursttype_reg[1].DATAIN
sink0_data[82] => in_data_reg[82].DATAIN
sink0_data[83] => in_data_reg[83].DATAIN
sink0_data[84] => in_data_reg[84].DATAIN
sink0_data[85] => in_data_reg[85].DATAIN
sink0_data[86] => in_data_reg[86].DATAIN
sink0_data[87] => in_data_reg[87].DATAIN
sink0_data[88] => in_data_reg[88].DATAIN
sink0_data[89] => in_data_reg[89].DATAIN
sink0_data[90] => in_data_reg[90].DATAIN
sink0_data[91] => in_data_reg[91].DATAIN
sink0_data[92] => in_data_reg[92].DATAIN
sink0_data[93] => in_data_reg[93].DATAIN
sink0_data[94] => in_data_reg[94].DATAIN
sink0_data[95] => in_data_reg[95].DATAIN
sink0_data[96] => in_data_reg[96].DATAIN
sink0_data[97] => in_data_reg[97].DATAIN
sink0_data[98] => in_data_reg[98].DATAIN
sink0_data[99] => in_data_reg[99].DATAIN
sink0_data[100] => in_data_reg[100].DATAIN
sink0_data[101] => in_data_reg[101].DATAIN
sink0_data[102] => in_data_reg[102].DATAIN
sink0_data[103] => in_data_reg[103].DATAIN
sink0_data[104] => in_data_reg[104].DATAIN
sink0_data[105] => in_data_reg[105].DATAIN
sink0_data[106] => in_data_reg[106].DATAIN
sink0_data[107] => in_data_reg[107].DATAIN
sink0_data[108] => in_data_reg[108].DATAIN
sink0_data[109] => in_data_reg[109].DATAIN
sink0_data[110] => in_data_reg[110].DATAIN
sink0_data[111] => in_data_reg[111].DATAIN
sink0_data[112] => in_data_reg[112].DATAIN
sink0_data[113] => in_data_reg[113].DATAIN
sink0_data[114] => in_data_reg[114].DATAIN
sink0_data[115] => in_data_reg[115].DATAIN
sink0_channel[0] => in_channel_reg[0].DATAIN
sink0_channel[1] => in_channel_reg[1].DATAIN
sink0_channel[2] => in_channel_reg[2].DATAIN
sink0_channel[3] => in_channel_reg[3].DATAIN
sink0_channel[4] => in_channel_reg[4].DATAIN
sink0_startofpacket => nxt_out_sop.DATAA
sink0_endofpacket => in_eop_reg.DATAIN
sink0_ready <= nxt_in_ready.DB_MAX_OUTPUT_PORT_TYPE
source0_valid <= out_valid_reg.DB_MAX_OUTPUT_PORT_TYPE
source0_data[0] <= in_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
source0_data[1] <= in_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
source0_data[2] <= in_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
source0_data[3] <= in_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
source0_data[4] <= in_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
source0_data[5] <= in_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
source0_data[6] <= in_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
source0_data[7] <= in_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
source0_data[8] <= in_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
source0_data[9] <= in_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
source0_data[10] <= in_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
source0_data[11] <= in_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
source0_data[12] <= in_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
source0_data[13] <= in_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
source0_data[14] <= in_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
source0_data[15] <= in_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
source0_data[16] <= in_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
source0_data[17] <= in_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
source0_data[18] <= in_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
source0_data[19] <= in_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
source0_data[20] <= in_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
source0_data[21] <= in_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
source0_data[22] <= in_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
source0_data[23] <= in_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
source0_data[24] <= in_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
source0_data[25] <= in_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
source0_data[26] <= in_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
source0_data[27] <= in_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
source0_data[28] <= in_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
source0_data[29] <= in_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
source0_data[30] <= in_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
source0_data[31] <= in_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
source0_data[32] <= out_byteen.DB_MAX_OUTPUT_PORT_TYPE
source0_data[33] <= out_byteen.DB_MAX_OUTPUT_PORT_TYPE
source0_data[34] <= out_byteen.DB_MAX_OUTPUT_PORT_TYPE
source0_data[35] <= out_byteen.DB_MAX_OUTPUT_PORT_TYPE
source0_data[36] <= out_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
source0_data[37] <= out_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
source0_data[38] <= out_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
source0_data[39] <= out_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
source0_data[40] <= out_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
source0_data[41] <= out_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
source0_data[42] <= out_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
source0_data[43] <= out_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
source0_data[44] <= out_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
source0_data[45] <= out_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
source0_data[46] <= out_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
source0_data[47] <= out_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
source0_data[48] <= out_addr_reg[12].DB_MAX_OUTPUT_PORT_TYPE
source0_data[49] <= out_addr_reg[13].DB_MAX_OUTPUT_PORT_TYPE
source0_data[50] <= out_addr_reg[14].DB_MAX_OUTPUT_PORT_TYPE
source0_data[51] <= out_addr_reg[15].DB_MAX_OUTPUT_PORT_TYPE
source0_data[52] <= out_addr_reg[16].DB_MAX_OUTPUT_PORT_TYPE
source0_data[53] <= out_addr_reg[17].DB_MAX_OUTPUT_PORT_TYPE
source0_data[54] <= out_addr_reg[18].DB_MAX_OUTPUT_PORT_TYPE
source0_data[55] <= out_addr_reg[19].DB_MAX_OUTPUT_PORT_TYPE
source0_data[56] <= out_addr_reg[20].DB_MAX_OUTPUT_PORT_TYPE
source0_data[57] <= in_data_reg[57].DB_MAX_OUTPUT_PORT_TYPE
source0_data[58] <= in_data_reg[58].DB_MAX_OUTPUT_PORT_TYPE
source0_data[59] <= in_data_reg[59].DB_MAX_OUTPUT_PORT_TYPE
source0_data[60] <= in_data_reg[60].DB_MAX_OUTPUT_PORT_TYPE
source0_data[61] <= in_data_reg[61].DB_MAX_OUTPUT_PORT_TYPE
source0_data[62] <= in_data_reg[62].DB_MAX_OUTPUT_PORT_TYPE
source0_data[63] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[64] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[65] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[66] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[67] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[68] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[69] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[70] <= out_burstwrap_reg[0].DB_MAX_OUTPUT_PORT_TYPE
source0_data[71] <= out_burstwrap_reg[1].DB_MAX_OUTPUT_PORT_TYPE
source0_data[72] <= out_burstwrap_reg[2].DB_MAX_OUTPUT_PORT_TYPE
source0_data[73] <= out_burstwrap_reg[3].DB_MAX_OUTPUT_PORT_TYPE
source0_data[74] <= out_burstwrap_reg[4].DB_MAX_OUTPUT_PORT_TYPE
source0_data[75] <= out_burstwrap_reg[5].DB_MAX_OUTPUT_PORT_TYPE
source0_data[76] <= out_burstwrap_reg[6].DB_MAX_OUTPUT_PORT_TYPE
source0_data[77] <= in_data_reg[77].DB_MAX_OUTPUT_PORT_TYPE
source0_data[78] <= in_data_reg[78].DB_MAX_OUTPUT_PORT_TYPE
source0_data[79] <= in_data_reg[79].DB_MAX_OUTPUT_PORT_TYPE
source0_data[80] <= out_bursttype.DB_MAX_OUTPUT_PORT_TYPE
source0_data[81] <= out_bursttype.DB_MAX_OUTPUT_PORT_TYPE
source0_data[82] <= in_data_reg[82].DB_MAX_OUTPUT_PORT_TYPE
source0_data[83] <= in_data_reg[83].DB_MAX_OUTPUT_PORT_TYPE
source0_data[84] <= in_data_reg[84].DB_MAX_OUTPUT_PORT_TYPE
source0_data[85] <= in_data_reg[85].DB_MAX_OUTPUT_PORT_TYPE
source0_data[86] <= in_data_reg[86].DB_MAX_OUTPUT_PORT_TYPE
source0_data[87] <= in_data_reg[87].DB_MAX_OUTPUT_PORT_TYPE
source0_data[88] <= in_data_reg[88].DB_MAX_OUTPUT_PORT_TYPE
source0_data[89] <= in_data_reg[89].DB_MAX_OUTPUT_PORT_TYPE
source0_data[90] <= in_data_reg[90].DB_MAX_OUTPUT_PORT_TYPE
source0_data[91] <= in_data_reg[91].DB_MAX_OUTPUT_PORT_TYPE
source0_data[92] <= in_data_reg[92].DB_MAX_OUTPUT_PORT_TYPE
source0_data[93] <= in_data_reg[93].DB_MAX_OUTPUT_PORT_TYPE
source0_data[94] <= in_data_reg[94].DB_MAX_OUTPUT_PORT_TYPE
source0_data[95] <= in_data_reg[95].DB_MAX_OUTPUT_PORT_TYPE
source0_data[96] <= in_data_reg[96].DB_MAX_OUTPUT_PORT_TYPE
source0_data[97] <= in_data_reg[97].DB_MAX_OUTPUT_PORT_TYPE
source0_data[98] <= in_data_reg[98].DB_MAX_OUTPUT_PORT_TYPE
source0_data[99] <= in_data_reg[99].DB_MAX_OUTPUT_PORT_TYPE
source0_data[100] <= in_data_reg[100].DB_MAX_OUTPUT_PORT_TYPE
source0_data[101] <= in_data_reg[101].DB_MAX_OUTPUT_PORT_TYPE
source0_data[102] <= in_data_reg[102].DB_MAX_OUTPUT_PORT_TYPE
source0_data[103] <= in_data_reg[103].DB_MAX_OUTPUT_PORT_TYPE
source0_data[104] <= in_data_reg[104].DB_MAX_OUTPUT_PORT_TYPE
source0_data[105] <= in_data_reg[105].DB_MAX_OUTPUT_PORT_TYPE
source0_data[106] <= in_data_reg[106].DB_MAX_OUTPUT_PORT_TYPE
source0_data[107] <= in_data_reg[107].DB_MAX_OUTPUT_PORT_TYPE
source0_data[108] <= in_data_reg[108].DB_MAX_OUTPUT_PORT_TYPE
source0_data[109] <= in_data_reg[109].DB_MAX_OUTPUT_PORT_TYPE
source0_data[110] <= in_data_reg[110].DB_MAX_OUTPUT_PORT_TYPE
source0_data[111] <= in_data_reg[111].DB_MAX_OUTPUT_PORT_TYPE
source0_data[112] <= in_data_reg[112].DB_MAX_OUTPUT_PORT_TYPE
source0_data[113] <= in_data_reg[113].DB_MAX_OUTPUT_PORT_TYPE
source0_data[114] <= in_data_reg[114].DB_MAX_OUTPUT_PORT_TYPE
source0_data[115] <= in_data_reg[115].DB_MAX_OUTPUT_PORT_TYPE
source0_channel[0] <= in_channel_reg[0].DB_MAX_OUTPUT_PORT_TYPE
source0_channel[1] <= in_channel_reg[1].DB_MAX_OUTPUT_PORT_TYPE
source0_channel[2] <= in_channel_reg[2].DB_MAX_OUTPUT_PORT_TYPE
source0_channel[3] <= in_channel_reg[3].DB_MAX_OUTPUT_PORT_TYPE
source0_channel[4] <= in_channel_reg[4].DB_MAX_OUTPUT_PORT_TYPE
source0_startofpacket <= out_sop_reg.DB_MAX_OUTPUT_PORT_TYPE
source0_endofpacket <= nxt_out_eop.DB_MAX_OUTPUT_PORT_TYPE
source0_ready => nxt_in_ready.IN1
source0_ready => load_next_out_cmd.IN1
source0_ready => nxt_out_sop.IN0
source0_ready => nxt_out_eop.OUTPUTSELECT
source0_ready => nxt_uncomp_subburst_byte_cnt.IN1


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_vga_we_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
in_data[0] => LessThan0.IN6
in_data[0] => LessThan1.IN6
in_data[1] => LessThan0.IN5
in_data[1] => LessThan1.IN5
in_data[2] => LessThan0.IN4
in_data[2] => LessThan1.IN4
in_data[3] => aligned_address_bits.IN1
in_data[4] => aligned_address_bits.IN1
in_data[5] => out_data[2].DATAIN
in_data[6] => out_data[3].DATAIN
in_data[7] => out_data[4].DATAIN
in_data[8] => out_data[5].DATAIN
in_data[9] => out_data[6].DATAIN
in_data[10] => out_data[7].DATAIN
in_data[11] => out_data[8].DATAIN
in_data[12] => out_data[9].DATAIN
in_data[13] => out_data[10].DATAIN
in_data[14] => out_data[11].DATAIN
in_data[15] => out_data[12].DATAIN
in_data[16] => out_data[13].DATAIN
in_data[17] => out_data[14].DATAIN
in_data[18] => out_data[15].DATAIN
in_data[19] => out_data[16].DATAIN
in_data[20] => out_data[17].DATAIN
in_data[21] => out_data[18].DATAIN
in_data[22] => out_data[19].DATAIN
in_data[23] => out_data[20].DATAIN
in_valid => ~NO_FANOUT~
in_sop => ~NO_FANOUT~
in_eop => ~NO_FANOUT~
out_data[0] <= aligned_address_bits.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= aligned_address_bits.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= in_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= in_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= in_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= in_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= in_data[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= in_data[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= in_data[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= in_data[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= in_data[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= in_data[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= in_data[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= in_data[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= in_data[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
out_ready => ~NO_FANOUT~


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_vga_we_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
mask[0] => inc.IN0
mask[0] => inc[0].DATAIN
mask[1] => inc.IN0
mask[1] => inc.IN1
mask[2] => inc.IN0
mask[2] => inc.IN1
mask[3] => inc.IN0
mask[3] => inc.IN1
mask[4] => inc.IN0
mask[4] => inc.IN1
mask[5] => inc.IN0
mask[5] => inc.IN1
mask[6] => inc.IN1
inc[0] <= mask[0].DB_MAX_OUTPUT_PORT_TYPE
inc[1] <= inc.DB_MAX_OUTPUT_PORT_TYPE
inc[2] <= inc.DB_MAX_OUTPUT_PORT_TYPE
inc[3] <= inc.DB_MAX_OUTPUT_PORT_TYPE
inc[4] <= inc.DB_MAX_OUTPUT_PORT_TYPE
inc[5] <= inc.DB_MAX_OUTPUT_PORT_TYPE
inc[6] <= inc.DB_MAX_OUTPUT_PORT_TYPE


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_vga_we_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
a[0] => a_reg[0].IN3
a[1] => a_reg[1].IN3
a[2] => a_reg[2].IN3
a[3] => a_reg[3].IN3
a[4] => a_reg[4].IN3
a[5] => a_reg[5].IN3
a[6] => a_reg[6].IN3
b[0] => b_reg[0].IN3
b[1] => b_reg[1].IN3
b[2] => b_reg[2].IN3
b[3] => b_reg[3].IN3
b[4] => b_reg[4].IN3
b[5] => b_reg[5].IN3
b[6] => b_reg[6].IN3
c[0] => c_reg[0].IN3
c[1] => c_reg[1].IN3
c[2] => c_reg[2].IN3
c[3] => c_reg[3].IN3
c[4] => c_reg[4].IN3
c[5] => c_reg[5].IN3
c[6] => c_reg[6].IN3
c_enable => Decoder0.IN3
c_enable => comb.IN1
d[0] => d_reg[0].IN3
d[1] => d_reg[1].IN3
d[2] => d_reg[2].IN3
d[3] => d_reg[3].IN3
d[4] => d_reg[4].IN3
d[5] => d_reg[5].IN3
d[6] => d_reg[6].IN3
result[0] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_vga_we_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_vga_we_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_vga_we_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_vga_we_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_vga_we_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_vga_we_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_vga_we_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_vga_we_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_vga_we_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_vga_we_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_vga_we_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_vga_we_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux
sink_valid[0] => src0_valid.IN0
sink_valid[1] => src1_valid.IN0
sink_valid[2] => src2_valid.IN0
sink_valid[3] => src3_valid.IN0
sink_valid[4] => src4_valid.IN0
sink_data[0] => src4_data[0].DATAIN
sink_data[0] => src0_data[0].DATAIN
sink_data[0] => src1_data[0].DATAIN
sink_data[0] => src2_data[0].DATAIN
sink_data[0] => src3_data[0].DATAIN
sink_data[1] => src4_data[1].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[1] => src1_data[1].DATAIN
sink_data[1] => src2_data[1].DATAIN
sink_data[1] => src3_data[1].DATAIN
sink_data[2] => src4_data[2].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[2] => src1_data[2].DATAIN
sink_data[2] => src2_data[2].DATAIN
sink_data[2] => src3_data[2].DATAIN
sink_data[3] => src4_data[3].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[3] => src1_data[3].DATAIN
sink_data[3] => src2_data[3].DATAIN
sink_data[3] => src3_data[3].DATAIN
sink_data[4] => src4_data[4].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[4] => src1_data[4].DATAIN
sink_data[4] => src2_data[4].DATAIN
sink_data[4] => src3_data[4].DATAIN
sink_data[5] => src4_data[5].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[5] => src1_data[5].DATAIN
sink_data[5] => src2_data[5].DATAIN
sink_data[5] => src3_data[5].DATAIN
sink_data[6] => src4_data[6].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[6] => src1_data[6].DATAIN
sink_data[6] => src2_data[6].DATAIN
sink_data[6] => src3_data[6].DATAIN
sink_data[7] => src4_data[7].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[7] => src1_data[7].DATAIN
sink_data[7] => src2_data[7].DATAIN
sink_data[7] => src3_data[7].DATAIN
sink_data[8] => src4_data[8].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[8] => src1_data[8].DATAIN
sink_data[8] => src2_data[8].DATAIN
sink_data[8] => src3_data[8].DATAIN
sink_data[9] => src4_data[9].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[9] => src1_data[9].DATAIN
sink_data[9] => src2_data[9].DATAIN
sink_data[9] => src3_data[9].DATAIN
sink_data[10] => src4_data[10].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[10] => src1_data[10].DATAIN
sink_data[10] => src2_data[10].DATAIN
sink_data[10] => src3_data[10].DATAIN
sink_data[11] => src4_data[11].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[11] => src1_data[11].DATAIN
sink_data[11] => src2_data[11].DATAIN
sink_data[11] => src3_data[11].DATAIN
sink_data[12] => src4_data[12].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[12] => src1_data[12].DATAIN
sink_data[12] => src2_data[12].DATAIN
sink_data[12] => src3_data[12].DATAIN
sink_data[13] => src4_data[13].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[13] => src1_data[13].DATAIN
sink_data[13] => src2_data[13].DATAIN
sink_data[13] => src3_data[13].DATAIN
sink_data[14] => src4_data[14].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[14] => src1_data[14].DATAIN
sink_data[14] => src2_data[14].DATAIN
sink_data[14] => src3_data[14].DATAIN
sink_data[15] => src4_data[15].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[15] => src1_data[15].DATAIN
sink_data[15] => src2_data[15].DATAIN
sink_data[15] => src3_data[15].DATAIN
sink_data[16] => src4_data[16].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[16] => src1_data[16].DATAIN
sink_data[16] => src2_data[16].DATAIN
sink_data[16] => src3_data[16].DATAIN
sink_data[17] => src4_data[17].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[17] => src1_data[17].DATAIN
sink_data[17] => src2_data[17].DATAIN
sink_data[17] => src3_data[17].DATAIN
sink_data[18] => src4_data[18].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[18] => src1_data[18].DATAIN
sink_data[18] => src2_data[18].DATAIN
sink_data[18] => src3_data[18].DATAIN
sink_data[19] => src4_data[19].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[19] => src1_data[19].DATAIN
sink_data[19] => src2_data[19].DATAIN
sink_data[19] => src3_data[19].DATAIN
sink_data[20] => src4_data[20].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[20] => src1_data[20].DATAIN
sink_data[20] => src2_data[20].DATAIN
sink_data[20] => src3_data[20].DATAIN
sink_data[21] => src4_data[21].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[21] => src1_data[21].DATAIN
sink_data[21] => src2_data[21].DATAIN
sink_data[21] => src3_data[21].DATAIN
sink_data[22] => src4_data[22].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[22] => src1_data[22].DATAIN
sink_data[22] => src2_data[22].DATAIN
sink_data[22] => src3_data[22].DATAIN
sink_data[23] => src4_data[23].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[23] => src1_data[23].DATAIN
sink_data[23] => src2_data[23].DATAIN
sink_data[23] => src3_data[23].DATAIN
sink_data[24] => src4_data[24].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[24] => src1_data[24].DATAIN
sink_data[24] => src2_data[24].DATAIN
sink_data[24] => src3_data[24].DATAIN
sink_data[25] => src4_data[25].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[25] => src1_data[25].DATAIN
sink_data[25] => src2_data[25].DATAIN
sink_data[25] => src3_data[25].DATAIN
sink_data[26] => src4_data[26].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[26] => src1_data[26].DATAIN
sink_data[26] => src2_data[26].DATAIN
sink_data[26] => src3_data[26].DATAIN
sink_data[27] => src4_data[27].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[27] => src1_data[27].DATAIN
sink_data[27] => src2_data[27].DATAIN
sink_data[27] => src3_data[27].DATAIN
sink_data[28] => src4_data[28].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[28] => src1_data[28].DATAIN
sink_data[28] => src2_data[28].DATAIN
sink_data[28] => src3_data[28].DATAIN
sink_data[29] => src4_data[29].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[29] => src1_data[29].DATAIN
sink_data[29] => src2_data[29].DATAIN
sink_data[29] => src3_data[29].DATAIN
sink_data[30] => src4_data[30].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[30] => src1_data[30].DATAIN
sink_data[30] => src2_data[30].DATAIN
sink_data[30] => src3_data[30].DATAIN
sink_data[31] => src4_data[31].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[31] => src1_data[31].DATAIN
sink_data[31] => src2_data[31].DATAIN
sink_data[31] => src3_data[31].DATAIN
sink_data[32] => src4_data[32].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[32] => src1_data[32].DATAIN
sink_data[32] => src2_data[32].DATAIN
sink_data[32] => src3_data[32].DATAIN
sink_data[33] => src4_data[33].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[33] => src1_data[33].DATAIN
sink_data[33] => src2_data[33].DATAIN
sink_data[33] => src3_data[33].DATAIN
sink_data[34] => src4_data[34].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[34] => src1_data[34].DATAIN
sink_data[34] => src2_data[34].DATAIN
sink_data[34] => src3_data[34].DATAIN
sink_data[35] => src4_data[35].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[35] => src1_data[35].DATAIN
sink_data[35] => src2_data[35].DATAIN
sink_data[35] => src3_data[35].DATAIN
sink_data[36] => src4_data[36].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[36] => src1_data[36].DATAIN
sink_data[36] => src2_data[36].DATAIN
sink_data[36] => src3_data[36].DATAIN
sink_data[37] => src4_data[37].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[37] => src1_data[37].DATAIN
sink_data[37] => src2_data[37].DATAIN
sink_data[37] => src3_data[37].DATAIN
sink_data[38] => src4_data[38].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[38] => src1_data[38].DATAIN
sink_data[38] => src2_data[38].DATAIN
sink_data[38] => src3_data[38].DATAIN
sink_data[39] => src4_data[39].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[39] => src1_data[39].DATAIN
sink_data[39] => src2_data[39].DATAIN
sink_data[39] => src3_data[39].DATAIN
sink_data[40] => src4_data[40].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[40] => src1_data[40].DATAIN
sink_data[40] => src2_data[40].DATAIN
sink_data[40] => src3_data[40].DATAIN
sink_data[41] => src4_data[41].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[41] => src1_data[41].DATAIN
sink_data[41] => src2_data[41].DATAIN
sink_data[41] => src3_data[41].DATAIN
sink_data[42] => src4_data[42].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[42] => src1_data[42].DATAIN
sink_data[42] => src2_data[42].DATAIN
sink_data[42] => src3_data[42].DATAIN
sink_data[43] => src4_data[43].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[43] => src1_data[43].DATAIN
sink_data[43] => src2_data[43].DATAIN
sink_data[43] => src3_data[43].DATAIN
sink_data[44] => src4_data[44].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[44] => src1_data[44].DATAIN
sink_data[44] => src2_data[44].DATAIN
sink_data[44] => src3_data[44].DATAIN
sink_data[45] => src4_data[45].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[45] => src1_data[45].DATAIN
sink_data[45] => src2_data[45].DATAIN
sink_data[45] => src3_data[45].DATAIN
sink_data[46] => src4_data[46].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[46] => src1_data[46].DATAIN
sink_data[46] => src2_data[46].DATAIN
sink_data[46] => src3_data[46].DATAIN
sink_data[47] => src4_data[47].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[47] => src1_data[47].DATAIN
sink_data[47] => src2_data[47].DATAIN
sink_data[47] => src3_data[47].DATAIN
sink_data[48] => src4_data[48].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[48] => src1_data[48].DATAIN
sink_data[48] => src2_data[48].DATAIN
sink_data[48] => src3_data[48].DATAIN
sink_data[49] => src4_data[49].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[49] => src1_data[49].DATAIN
sink_data[49] => src2_data[49].DATAIN
sink_data[49] => src3_data[49].DATAIN
sink_data[50] => src4_data[50].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[50] => src1_data[50].DATAIN
sink_data[50] => src2_data[50].DATAIN
sink_data[50] => src3_data[50].DATAIN
sink_data[51] => src4_data[51].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[51] => src1_data[51].DATAIN
sink_data[51] => src2_data[51].DATAIN
sink_data[51] => src3_data[51].DATAIN
sink_data[52] => src4_data[52].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[52] => src1_data[52].DATAIN
sink_data[52] => src2_data[52].DATAIN
sink_data[52] => src3_data[52].DATAIN
sink_data[53] => src4_data[53].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[53] => src1_data[53].DATAIN
sink_data[53] => src2_data[53].DATAIN
sink_data[53] => src3_data[53].DATAIN
sink_data[54] => src4_data[54].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[54] => src1_data[54].DATAIN
sink_data[54] => src2_data[54].DATAIN
sink_data[54] => src3_data[54].DATAIN
sink_data[55] => src4_data[55].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[55] => src1_data[55].DATAIN
sink_data[55] => src2_data[55].DATAIN
sink_data[55] => src3_data[55].DATAIN
sink_data[56] => src4_data[56].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[56] => src1_data[56].DATAIN
sink_data[56] => src2_data[56].DATAIN
sink_data[56] => src3_data[56].DATAIN
sink_data[57] => src4_data[57].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[57] => src1_data[57].DATAIN
sink_data[57] => src2_data[57].DATAIN
sink_data[57] => src3_data[57].DATAIN
sink_data[58] => src4_data[58].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[58] => src1_data[58].DATAIN
sink_data[58] => src2_data[58].DATAIN
sink_data[58] => src3_data[58].DATAIN
sink_data[59] => src4_data[59].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[59] => src1_data[59].DATAIN
sink_data[59] => src2_data[59].DATAIN
sink_data[59] => src3_data[59].DATAIN
sink_data[60] => src4_data[60].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[60] => src1_data[60].DATAIN
sink_data[60] => src2_data[60].DATAIN
sink_data[60] => src3_data[60].DATAIN
sink_data[61] => src4_data[61].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[61] => src1_data[61].DATAIN
sink_data[61] => src2_data[61].DATAIN
sink_data[61] => src3_data[61].DATAIN
sink_data[62] => src4_data[62].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[62] => src1_data[62].DATAIN
sink_data[62] => src2_data[62].DATAIN
sink_data[62] => src3_data[62].DATAIN
sink_data[63] => src4_data[63].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[63] => src1_data[63].DATAIN
sink_data[63] => src2_data[63].DATAIN
sink_data[63] => src3_data[63].DATAIN
sink_data[64] => src4_data[64].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[64] => src1_data[64].DATAIN
sink_data[64] => src2_data[64].DATAIN
sink_data[64] => src3_data[64].DATAIN
sink_data[65] => src4_data[65].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[65] => src1_data[65].DATAIN
sink_data[65] => src2_data[65].DATAIN
sink_data[65] => src3_data[65].DATAIN
sink_data[66] => src4_data[66].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[66] => src1_data[66].DATAIN
sink_data[66] => src2_data[66].DATAIN
sink_data[66] => src3_data[66].DATAIN
sink_data[67] => src4_data[67].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[67] => src1_data[67].DATAIN
sink_data[67] => src2_data[67].DATAIN
sink_data[67] => src3_data[67].DATAIN
sink_data[68] => src4_data[68].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[68] => src1_data[68].DATAIN
sink_data[68] => src2_data[68].DATAIN
sink_data[68] => src3_data[68].DATAIN
sink_data[69] => src4_data[69].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[69] => src1_data[69].DATAIN
sink_data[69] => src2_data[69].DATAIN
sink_data[69] => src3_data[69].DATAIN
sink_data[70] => src4_data[70].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[70] => src1_data[70].DATAIN
sink_data[70] => src2_data[70].DATAIN
sink_data[70] => src3_data[70].DATAIN
sink_data[71] => src4_data[71].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[71] => src1_data[71].DATAIN
sink_data[71] => src2_data[71].DATAIN
sink_data[71] => src3_data[71].DATAIN
sink_data[72] => src4_data[72].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[72] => src1_data[72].DATAIN
sink_data[72] => src2_data[72].DATAIN
sink_data[72] => src3_data[72].DATAIN
sink_data[73] => src4_data[73].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[73] => src1_data[73].DATAIN
sink_data[73] => src2_data[73].DATAIN
sink_data[73] => src3_data[73].DATAIN
sink_data[74] => src4_data[74].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[74] => src1_data[74].DATAIN
sink_data[74] => src2_data[74].DATAIN
sink_data[74] => src3_data[74].DATAIN
sink_data[75] => src4_data[75].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[75] => src1_data[75].DATAIN
sink_data[75] => src2_data[75].DATAIN
sink_data[75] => src3_data[75].DATAIN
sink_data[76] => src4_data[76].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[76] => src1_data[76].DATAIN
sink_data[76] => src2_data[76].DATAIN
sink_data[76] => src3_data[76].DATAIN
sink_data[77] => src4_data[77].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[77] => src1_data[77].DATAIN
sink_data[77] => src2_data[77].DATAIN
sink_data[77] => src3_data[77].DATAIN
sink_data[78] => src4_data[78].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[78] => src1_data[78].DATAIN
sink_data[78] => src2_data[78].DATAIN
sink_data[78] => src3_data[78].DATAIN
sink_data[79] => src4_data[79].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[79] => src1_data[79].DATAIN
sink_data[79] => src2_data[79].DATAIN
sink_data[79] => src3_data[79].DATAIN
sink_data[80] => src4_data[80].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[80] => src1_data[80].DATAIN
sink_data[80] => src2_data[80].DATAIN
sink_data[80] => src3_data[80].DATAIN
sink_data[81] => src4_data[81].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[81] => src1_data[81].DATAIN
sink_data[81] => src2_data[81].DATAIN
sink_data[81] => src3_data[81].DATAIN
sink_data[82] => src4_data[82].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[82] => src1_data[82].DATAIN
sink_data[82] => src2_data[82].DATAIN
sink_data[82] => src3_data[82].DATAIN
sink_data[83] => src4_data[83].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[83] => src1_data[83].DATAIN
sink_data[83] => src2_data[83].DATAIN
sink_data[83] => src3_data[83].DATAIN
sink_data[84] => src4_data[84].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[84] => src1_data[84].DATAIN
sink_data[84] => src2_data[84].DATAIN
sink_data[84] => src3_data[84].DATAIN
sink_data[85] => src4_data[85].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[85] => src1_data[85].DATAIN
sink_data[85] => src2_data[85].DATAIN
sink_data[85] => src3_data[85].DATAIN
sink_data[86] => src4_data[86].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[86] => src1_data[86].DATAIN
sink_data[86] => src2_data[86].DATAIN
sink_data[86] => src3_data[86].DATAIN
sink_data[87] => src4_data[87].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[87] => src1_data[87].DATAIN
sink_data[87] => src2_data[87].DATAIN
sink_data[87] => src3_data[87].DATAIN
sink_data[88] => src4_data[88].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[88] => src1_data[88].DATAIN
sink_data[88] => src2_data[88].DATAIN
sink_data[88] => src3_data[88].DATAIN
sink_data[89] => src4_data[89].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[89] => src1_data[89].DATAIN
sink_data[89] => src2_data[89].DATAIN
sink_data[89] => src3_data[89].DATAIN
sink_data[90] => src4_data[90].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[90] => src1_data[90].DATAIN
sink_data[90] => src2_data[90].DATAIN
sink_data[90] => src3_data[90].DATAIN
sink_data[91] => src4_data[91].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[91] => src1_data[91].DATAIN
sink_data[91] => src2_data[91].DATAIN
sink_data[91] => src3_data[91].DATAIN
sink_data[92] => src4_data[92].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_data[92] => src1_data[92].DATAIN
sink_data[92] => src2_data[92].DATAIN
sink_data[92] => src3_data[92].DATAIN
sink_data[93] => src4_data[93].DATAIN
sink_data[93] => src0_data[93].DATAIN
sink_data[93] => src1_data[93].DATAIN
sink_data[93] => src2_data[93].DATAIN
sink_data[93] => src3_data[93].DATAIN
sink_data[94] => src4_data[94].DATAIN
sink_data[94] => src0_data[94].DATAIN
sink_data[94] => src1_data[94].DATAIN
sink_data[94] => src2_data[94].DATAIN
sink_data[94] => src3_data[94].DATAIN
sink_data[95] => src4_data[95].DATAIN
sink_data[95] => src0_data[95].DATAIN
sink_data[95] => src1_data[95].DATAIN
sink_data[95] => src2_data[95].DATAIN
sink_data[95] => src3_data[95].DATAIN
sink_data[96] => src4_data[96].DATAIN
sink_data[96] => src0_data[96].DATAIN
sink_data[96] => src1_data[96].DATAIN
sink_data[96] => src2_data[96].DATAIN
sink_data[96] => src3_data[96].DATAIN
sink_data[97] => src4_data[97].DATAIN
sink_data[97] => src0_data[97].DATAIN
sink_data[97] => src1_data[97].DATAIN
sink_data[97] => src2_data[97].DATAIN
sink_data[97] => src3_data[97].DATAIN
sink_data[98] => src4_data[98].DATAIN
sink_data[98] => src0_data[98].DATAIN
sink_data[98] => src1_data[98].DATAIN
sink_data[98] => src2_data[98].DATAIN
sink_data[98] => src3_data[98].DATAIN
sink_data[99] => src4_data[99].DATAIN
sink_data[99] => src0_data[99].DATAIN
sink_data[99] => src1_data[99].DATAIN
sink_data[99] => src2_data[99].DATAIN
sink_data[99] => src3_data[99].DATAIN
sink_data[100] => src4_data[100].DATAIN
sink_data[100] => src0_data[100].DATAIN
sink_data[100] => src1_data[100].DATAIN
sink_data[100] => src2_data[100].DATAIN
sink_data[100] => src3_data[100].DATAIN
sink_data[101] => src4_data[101].DATAIN
sink_data[101] => src0_data[101].DATAIN
sink_data[101] => src1_data[101].DATAIN
sink_data[101] => src2_data[101].DATAIN
sink_data[101] => src3_data[101].DATAIN
sink_data[102] => src4_data[102].DATAIN
sink_data[102] => src0_data[102].DATAIN
sink_data[102] => src1_data[102].DATAIN
sink_data[102] => src2_data[102].DATAIN
sink_data[102] => src3_data[102].DATAIN
sink_data[103] => src4_data[103].DATAIN
sink_data[103] => src0_data[103].DATAIN
sink_data[103] => src1_data[103].DATAIN
sink_data[103] => src2_data[103].DATAIN
sink_data[103] => src3_data[103].DATAIN
sink_data[104] => src4_data[104].DATAIN
sink_data[104] => src0_data[104].DATAIN
sink_data[104] => src1_data[104].DATAIN
sink_data[104] => src2_data[104].DATAIN
sink_data[104] => src3_data[104].DATAIN
sink_data[105] => src4_data[105].DATAIN
sink_data[105] => src0_data[105].DATAIN
sink_data[105] => src1_data[105].DATAIN
sink_data[105] => src2_data[105].DATAIN
sink_data[105] => src3_data[105].DATAIN
sink_data[106] => src4_data[106].DATAIN
sink_data[106] => src0_data[106].DATAIN
sink_data[106] => src1_data[106].DATAIN
sink_data[106] => src2_data[106].DATAIN
sink_data[106] => src3_data[106].DATAIN
sink_data[107] => src4_data[107].DATAIN
sink_data[107] => src0_data[107].DATAIN
sink_data[107] => src1_data[107].DATAIN
sink_data[107] => src2_data[107].DATAIN
sink_data[107] => src3_data[107].DATAIN
sink_data[108] => src4_data[108].DATAIN
sink_data[108] => src0_data[108].DATAIN
sink_data[108] => src1_data[108].DATAIN
sink_data[108] => src2_data[108].DATAIN
sink_data[108] => src3_data[108].DATAIN
sink_data[109] => src4_data[109].DATAIN
sink_data[109] => src0_data[109].DATAIN
sink_data[109] => src1_data[109].DATAIN
sink_data[109] => src2_data[109].DATAIN
sink_data[109] => src3_data[109].DATAIN
sink_data[110] => src4_data[110].DATAIN
sink_data[110] => src0_data[110].DATAIN
sink_data[110] => src1_data[110].DATAIN
sink_data[110] => src2_data[110].DATAIN
sink_data[110] => src3_data[110].DATAIN
sink_data[111] => src4_data[111].DATAIN
sink_data[111] => src0_data[111].DATAIN
sink_data[111] => src1_data[111].DATAIN
sink_data[111] => src2_data[111].DATAIN
sink_data[111] => src3_data[111].DATAIN
sink_data[112] => src4_data[112].DATAIN
sink_data[112] => src0_data[112].DATAIN
sink_data[112] => src1_data[112].DATAIN
sink_data[112] => src2_data[112].DATAIN
sink_data[112] => src3_data[112].DATAIN
sink_data[113] => src4_data[113].DATAIN
sink_data[113] => src0_data[113].DATAIN
sink_data[113] => src1_data[113].DATAIN
sink_data[113] => src2_data[113].DATAIN
sink_data[113] => src3_data[113].DATAIN
sink_data[114] => src4_data[114].DATAIN
sink_data[114] => src0_data[114].DATAIN
sink_data[114] => src1_data[114].DATAIN
sink_data[114] => src2_data[114].DATAIN
sink_data[114] => src3_data[114].DATAIN
sink_data[115] => src4_data[115].DATAIN
sink_data[115] => src0_data[115].DATAIN
sink_data[115] => src1_data[115].DATAIN
sink_data[115] => src2_data[115].DATAIN
sink_data[115] => src3_data[115].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src1_valid.IN1
sink_channel[1] => sink_ready.IN0
sink_channel[2] => src2_valid.IN1
sink_channel[2] => sink_ready.IN0
sink_channel[3] => src3_valid.IN1
sink_channel[3] => sink_ready.IN0
sink_channel[4] => src4_valid.IN1
sink_channel[4] => sink_ready.IN0
sink_startofpacket => src4_startofpacket.DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_startofpacket => src1_startofpacket.DATAIN
sink_startofpacket => src2_startofpacket.DATAIN
sink_startofpacket => src3_startofpacket.DATAIN
sink_endofpacket => src4_endofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_endofpacket => src1_endofpacket.DATAIN
sink_endofpacket => src2_endofpacket.DATAIN
sink_endofpacket => src3_endofpacket.DATAIN
sink_ready <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src0_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src0_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src0_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src0_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src0_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src0_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src0_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src0_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src0_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src0_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src0_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src0_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src0_data[106] <= sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
src0_data[107] <= sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
src0_data[108] <= sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
src0_data[109] <= sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
src0_data[110] <= sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
src0_data[111] <= sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
src0_data[112] <= sink_data[112].DB_MAX_OUTPUT_PORT_TYPE
src0_data[113] <= sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
src0_data[114] <= sink_data[114].DB_MAX_OUTPUT_PORT_TYPE
src0_data[115] <= sink_data[115].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= <GND>
src0_channel[1] <= <GND>
src0_channel[2] <= <GND>
src0_channel[3] <= <GND>
src0_channel[4] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
src1_valid <= src1_valid.DB_MAX_OUTPUT_PORT_TYPE
src1_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src1_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src1_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src1_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src1_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src1_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src1_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src1_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src1_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src1_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src1_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src1_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src1_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src1_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src1_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src1_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src1_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src1_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src1_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src1_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src1_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src1_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src1_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src1_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src1_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src1_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src1_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src1_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src1_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src1_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src1_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src1_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src1_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src1_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src1_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src1_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src1_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src1_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src1_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src1_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src1_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src1_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src1_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src1_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src1_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src1_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src1_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src1_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src1_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src1_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src1_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src1_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src1_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src1_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src1_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src1_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src1_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src1_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src1_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src1_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src1_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src1_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src1_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src1_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src1_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src1_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src1_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src1_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src1_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src1_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src1_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src1_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src1_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src1_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src1_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src1_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src1_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src1_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src1_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src1_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src1_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src1_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src1_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src1_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src1_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src1_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src1_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src1_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src1_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src1_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src1_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src1_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src1_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src1_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src1_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src1_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src1_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src1_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src1_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src1_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src1_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src1_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src1_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src1_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src1_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src1_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src1_data[106] <= sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
src1_data[107] <= sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
src1_data[108] <= sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
src1_data[109] <= sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
src1_data[110] <= sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
src1_data[111] <= sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
src1_data[112] <= sink_data[112].DB_MAX_OUTPUT_PORT_TYPE
src1_data[113] <= sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
src1_data[114] <= sink_data[114].DB_MAX_OUTPUT_PORT_TYPE
src1_data[115] <= sink_data[115].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[0] <= <GND>
src1_channel[1] <= <GND>
src1_channel[2] <= <GND>
src1_channel[3] <= <GND>
src1_channel[4] <= <GND>
src1_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_ready => sink_ready.IN1
src2_valid <= src2_valid.DB_MAX_OUTPUT_PORT_TYPE
src2_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src2_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src2_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src2_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src2_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src2_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src2_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src2_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src2_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src2_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src2_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src2_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src2_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src2_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src2_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src2_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src2_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src2_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src2_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src2_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src2_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src2_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src2_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src2_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src2_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src2_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src2_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src2_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src2_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src2_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src2_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src2_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src2_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src2_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src2_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src2_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src2_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src2_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src2_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src2_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src2_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src2_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src2_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src2_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src2_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src2_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src2_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src2_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src2_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src2_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src2_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src2_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src2_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src2_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src2_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src2_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src2_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src2_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src2_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src2_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src2_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src2_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src2_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src2_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src2_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src2_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src2_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src2_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src2_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src2_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src2_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src2_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src2_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src2_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src2_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src2_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src2_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src2_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src2_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src2_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src2_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src2_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src2_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src2_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src2_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src2_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src2_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src2_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src2_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src2_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src2_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src2_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src2_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src2_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src2_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src2_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src2_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src2_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src2_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src2_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src2_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src2_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src2_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src2_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src2_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src2_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src2_data[106] <= sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
src2_data[107] <= sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
src2_data[108] <= sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
src2_data[109] <= sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
src2_data[110] <= sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
src2_data[111] <= sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
src2_data[112] <= sink_data[112].DB_MAX_OUTPUT_PORT_TYPE
src2_data[113] <= sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
src2_data[114] <= sink_data[114].DB_MAX_OUTPUT_PORT_TYPE
src2_data[115] <= sink_data[115].DB_MAX_OUTPUT_PORT_TYPE
src2_channel[0] <= <GND>
src2_channel[1] <= <GND>
src2_channel[2] <= <GND>
src2_channel[3] <= <GND>
src2_channel[4] <= <GND>
src2_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src2_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src2_ready => sink_ready.IN1
src3_valid <= src3_valid.DB_MAX_OUTPUT_PORT_TYPE
src3_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src3_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src3_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src3_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src3_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src3_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src3_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src3_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src3_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src3_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src3_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src3_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src3_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src3_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src3_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src3_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src3_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src3_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src3_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src3_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src3_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src3_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src3_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src3_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src3_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src3_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src3_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src3_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src3_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src3_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src3_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src3_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src3_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src3_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src3_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src3_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src3_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src3_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src3_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src3_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src3_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src3_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src3_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src3_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src3_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src3_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src3_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src3_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src3_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src3_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src3_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src3_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src3_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src3_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src3_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src3_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src3_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src3_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src3_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src3_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src3_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src3_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src3_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src3_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src3_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src3_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src3_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src3_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src3_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src3_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src3_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src3_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src3_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src3_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src3_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src3_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src3_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src3_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src3_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src3_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src3_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src3_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src3_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src3_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src3_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src3_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src3_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src3_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src3_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src3_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src3_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src3_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src3_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src3_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src3_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src3_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src3_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src3_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src3_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src3_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src3_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src3_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src3_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src3_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src3_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src3_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src3_data[106] <= sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
src3_data[107] <= sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
src3_data[108] <= sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
src3_data[109] <= sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
src3_data[110] <= sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
src3_data[111] <= sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
src3_data[112] <= sink_data[112].DB_MAX_OUTPUT_PORT_TYPE
src3_data[113] <= sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
src3_data[114] <= sink_data[114].DB_MAX_OUTPUT_PORT_TYPE
src3_data[115] <= sink_data[115].DB_MAX_OUTPUT_PORT_TYPE
src3_channel[0] <= <GND>
src3_channel[1] <= <GND>
src3_channel[2] <= <GND>
src3_channel[3] <= <GND>
src3_channel[4] <= <GND>
src3_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src3_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src3_ready => sink_ready.IN1
src4_valid <= src4_valid.DB_MAX_OUTPUT_PORT_TYPE
src4_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src4_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src4_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src4_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src4_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src4_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src4_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src4_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src4_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src4_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src4_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src4_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src4_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src4_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src4_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src4_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src4_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src4_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src4_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src4_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src4_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src4_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src4_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src4_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src4_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src4_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src4_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src4_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src4_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src4_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src4_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src4_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src4_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src4_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src4_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src4_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src4_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src4_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src4_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src4_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src4_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src4_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src4_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src4_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src4_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src4_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src4_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src4_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src4_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src4_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src4_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src4_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src4_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src4_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src4_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src4_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src4_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src4_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src4_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src4_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src4_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src4_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src4_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src4_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src4_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src4_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src4_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src4_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src4_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src4_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src4_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src4_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src4_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src4_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src4_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src4_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src4_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src4_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src4_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src4_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src4_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src4_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src4_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src4_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src4_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src4_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src4_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src4_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src4_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src4_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src4_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src4_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src4_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src4_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src4_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src4_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src4_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src4_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src4_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src4_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src4_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src4_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src4_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src4_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src4_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src4_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src4_data[106] <= sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
src4_data[107] <= sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
src4_data[108] <= sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
src4_data[109] <= sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
src4_data[110] <= sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
src4_data[111] <= sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
src4_data[112] <= sink_data[112].DB_MAX_OUTPUT_PORT_TYPE
src4_data[113] <= sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
src4_data[114] <= sink_data[114].DB_MAX_OUTPUT_PORT_TYPE
src4_data[115] <= sink_data[115].DB_MAX_OUTPUT_PORT_TYPE
src4_channel[0] <= <GND>
src4_channel[1] <= <GND>
src4_channel[2] <= <GND>
src4_channel[3] <= <GND>
src4_channel[4] <= <GND>
src4_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src4_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src4_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux_001
sink_valid[0] => src0_valid.IN0
sink_valid[1] => src1_valid.IN0
sink_valid[2] => src2_valid.IN0
sink_valid[3] => src3_valid.IN0
sink_valid[4] => src4_valid.IN0
sink_data[0] => src4_data[0].DATAIN
sink_data[0] => src0_data[0].DATAIN
sink_data[0] => src1_data[0].DATAIN
sink_data[0] => src2_data[0].DATAIN
sink_data[0] => src3_data[0].DATAIN
sink_data[1] => src4_data[1].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[1] => src1_data[1].DATAIN
sink_data[1] => src2_data[1].DATAIN
sink_data[1] => src3_data[1].DATAIN
sink_data[2] => src4_data[2].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[2] => src1_data[2].DATAIN
sink_data[2] => src2_data[2].DATAIN
sink_data[2] => src3_data[2].DATAIN
sink_data[3] => src4_data[3].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[3] => src1_data[3].DATAIN
sink_data[3] => src2_data[3].DATAIN
sink_data[3] => src3_data[3].DATAIN
sink_data[4] => src4_data[4].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[4] => src1_data[4].DATAIN
sink_data[4] => src2_data[4].DATAIN
sink_data[4] => src3_data[4].DATAIN
sink_data[5] => src4_data[5].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[5] => src1_data[5].DATAIN
sink_data[5] => src2_data[5].DATAIN
sink_data[5] => src3_data[5].DATAIN
sink_data[6] => src4_data[6].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[6] => src1_data[6].DATAIN
sink_data[6] => src2_data[6].DATAIN
sink_data[6] => src3_data[6].DATAIN
sink_data[7] => src4_data[7].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[7] => src1_data[7].DATAIN
sink_data[7] => src2_data[7].DATAIN
sink_data[7] => src3_data[7].DATAIN
sink_data[8] => src4_data[8].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[8] => src1_data[8].DATAIN
sink_data[8] => src2_data[8].DATAIN
sink_data[8] => src3_data[8].DATAIN
sink_data[9] => src4_data[9].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[9] => src1_data[9].DATAIN
sink_data[9] => src2_data[9].DATAIN
sink_data[9] => src3_data[9].DATAIN
sink_data[10] => src4_data[10].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[10] => src1_data[10].DATAIN
sink_data[10] => src2_data[10].DATAIN
sink_data[10] => src3_data[10].DATAIN
sink_data[11] => src4_data[11].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[11] => src1_data[11].DATAIN
sink_data[11] => src2_data[11].DATAIN
sink_data[11] => src3_data[11].DATAIN
sink_data[12] => src4_data[12].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[12] => src1_data[12].DATAIN
sink_data[12] => src2_data[12].DATAIN
sink_data[12] => src3_data[12].DATAIN
sink_data[13] => src4_data[13].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[13] => src1_data[13].DATAIN
sink_data[13] => src2_data[13].DATAIN
sink_data[13] => src3_data[13].DATAIN
sink_data[14] => src4_data[14].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[14] => src1_data[14].DATAIN
sink_data[14] => src2_data[14].DATAIN
sink_data[14] => src3_data[14].DATAIN
sink_data[15] => src4_data[15].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[15] => src1_data[15].DATAIN
sink_data[15] => src2_data[15].DATAIN
sink_data[15] => src3_data[15].DATAIN
sink_data[16] => src4_data[16].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[16] => src1_data[16].DATAIN
sink_data[16] => src2_data[16].DATAIN
sink_data[16] => src3_data[16].DATAIN
sink_data[17] => src4_data[17].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[17] => src1_data[17].DATAIN
sink_data[17] => src2_data[17].DATAIN
sink_data[17] => src3_data[17].DATAIN
sink_data[18] => src4_data[18].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[18] => src1_data[18].DATAIN
sink_data[18] => src2_data[18].DATAIN
sink_data[18] => src3_data[18].DATAIN
sink_data[19] => src4_data[19].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[19] => src1_data[19].DATAIN
sink_data[19] => src2_data[19].DATAIN
sink_data[19] => src3_data[19].DATAIN
sink_data[20] => src4_data[20].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[20] => src1_data[20].DATAIN
sink_data[20] => src2_data[20].DATAIN
sink_data[20] => src3_data[20].DATAIN
sink_data[21] => src4_data[21].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[21] => src1_data[21].DATAIN
sink_data[21] => src2_data[21].DATAIN
sink_data[21] => src3_data[21].DATAIN
sink_data[22] => src4_data[22].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[22] => src1_data[22].DATAIN
sink_data[22] => src2_data[22].DATAIN
sink_data[22] => src3_data[22].DATAIN
sink_data[23] => src4_data[23].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[23] => src1_data[23].DATAIN
sink_data[23] => src2_data[23].DATAIN
sink_data[23] => src3_data[23].DATAIN
sink_data[24] => src4_data[24].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[24] => src1_data[24].DATAIN
sink_data[24] => src2_data[24].DATAIN
sink_data[24] => src3_data[24].DATAIN
sink_data[25] => src4_data[25].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[25] => src1_data[25].DATAIN
sink_data[25] => src2_data[25].DATAIN
sink_data[25] => src3_data[25].DATAIN
sink_data[26] => src4_data[26].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[26] => src1_data[26].DATAIN
sink_data[26] => src2_data[26].DATAIN
sink_data[26] => src3_data[26].DATAIN
sink_data[27] => src4_data[27].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[27] => src1_data[27].DATAIN
sink_data[27] => src2_data[27].DATAIN
sink_data[27] => src3_data[27].DATAIN
sink_data[28] => src4_data[28].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[28] => src1_data[28].DATAIN
sink_data[28] => src2_data[28].DATAIN
sink_data[28] => src3_data[28].DATAIN
sink_data[29] => src4_data[29].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[29] => src1_data[29].DATAIN
sink_data[29] => src2_data[29].DATAIN
sink_data[29] => src3_data[29].DATAIN
sink_data[30] => src4_data[30].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[30] => src1_data[30].DATAIN
sink_data[30] => src2_data[30].DATAIN
sink_data[30] => src3_data[30].DATAIN
sink_data[31] => src4_data[31].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[31] => src1_data[31].DATAIN
sink_data[31] => src2_data[31].DATAIN
sink_data[31] => src3_data[31].DATAIN
sink_data[32] => src4_data[32].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[32] => src1_data[32].DATAIN
sink_data[32] => src2_data[32].DATAIN
sink_data[32] => src3_data[32].DATAIN
sink_data[33] => src4_data[33].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[33] => src1_data[33].DATAIN
sink_data[33] => src2_data[33].DATAIN
sink_data[33] => src3_data[33].DATAIN
sink_data[34] => src4_data[34].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[34] => src1_data[34].DATAIN
sink_data[34] => src2_data[34].DATAIN
sink_data[34] => src3_data[34].DATAIN
sink_data[35] => src4_data[35].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[35] => src1_data[35].DATAIN
sink_data[35] => src2_data[35].DATAIN
sink_data[35] => src3_data[35].DATAIN
sink_data[36] => src4_data[36].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[36] => src1_data[36].DATAIN
sink_data[36] => src2_data[36].DATAIN
sink_data[36] => src3_data[36].DATAIN
sink_data[37] => src4_data[37].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[37] => src1_data[37].DATAIN
sink_data[37] => src2_data[37].DATAIN
sink_data[37] => src3_data[37].DATAIN
sink_data[38] => src4_data[38].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[38] => src1_data[38].DATAIN
sink_data[38] => src2_data[38].DATAIN
sink_data[38] => src3_data[38].DATAIN
sink_data[39] => src4_data[39].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[39] => src1_data[39].DATAIN
sink_data[39] => src2_data[39].DATAIN
sink_data[39] => src3_data[39].DATAIN
sink_data[40] => src4_data[40].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[40] => src1_data[40].DATAIN
sink_data[40] => src2_data[40].DATAIN
sink_data[40] => src3_data[40].DATAIN
sink_data[41] => src4_data[41].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[41] => src1_data[41].DATAIN
sink_data[41] => src2_data[41].DATAIN
sink_data[41] => src3_data[41].DATAIN
sink_data[42] => src4_data[42].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[42] => src1_data[42].DATAIN
sink_data[42] => src2_data[42].DATAIN
sink_data[42] => src3_data[42].DATAIN
sink_data[43] => src4_data[43].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[43] => src1_data[43].DATAIN
sink_data[43] => src2_data[43].DATAIN
sink_data[43] => src3_data[43].DATAIN
sink_data[44] => src4_data[44].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[44] => src1_data[44].DATAIN
sink_data[44] => src2_data[44].DATAIN
sink_data[44] => src3_data[44].DATAIN
sink_data[45] => src4_data[45].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[45] => src1_data[45].DATAIN
sink_data[45] => src2_data[45].DATAIN
sink_data[45] => src3_data[45].DATAIN
sink_data[46] => src4_data[46].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[46] => src1_data[46].DATAIN
sink_data[46] => src2_data[46].DATAIN
sink_data[46] => src3_data[46].DATAIN
sink_data[47] => src4_data[47].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[47] => src1_data[47].DATAIN
sink_data[47] => src2_data[47].DATAIN
sink_data[47] => src3_data[47].DATAIN
sink_data[48] => src4_data[48].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[48] => src1_data[48].DATAIN
sink_data[48] => src2_data[48].DATAIN
sink_data[48] => src3_data[48].DATAIN
sink_data[49] => src4_data[49].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[49] => src1_data[49].DATAIN
sink_data[49] => src2_data[49].DATAIN
sink_data[49] => src3_data[49].DATAIN
sink_data[50] => src4_data[50].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[50] => src1_data[50].DATAIN
sink_data[50] => src2_data[50].DATAIN
sink_data[50] => src3_data[50].DATAIN
sink_data[51] => src4_data[51].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[51] => src1_data[51].DATAIN
sink_data[51] => src2_data[51].DATAIN
sink_data[51] => src3_data[51].DATAIN
sink_data[52] => src4_data[52].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[52] => src1_data[52].DATAIN
sink_data[52] => src2_data[52].DATAIN
sink_data[52] => src3_data[52].DATAIN
sink_data[53] => src4_data[53].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[53] => src1_data[53].DATAIN
sink_data[53] => src2_data[53].DATAIN
sink_data[53] => src3_data[53].DATAIN
sink_data[54] => src4_data[54].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[54] => src1_data[54].DATAIN
sink_data[54] => src2_data[54].DATAIN
sink_data[54] => src3_data[54].DATAIN
sink_data[55] => src4_data[55].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[55] => src1_data[55].DATAIN
sink_data[55] => src2_data[55].DATAIN
sink_data[55] => src3_data[55].DATAIN
sink_data[56] => src4_data[56].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[56] => src1_data[56].DATAIN
sink_data[56] => src2_data[56].DATAIN
sink_data[56] => src3_data[56].DATAIN
sink_data[57] => src4_data[57].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[57] => src1_data[57].DATAIN
sink_data[57] => src2_data[57].DATAIN
sink_data[57] => src3_data[57].DATAIN
sink_data[58] => src4_data[58].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[58] => src1_data[58].DATAIN
sink_data[58] => src2_data[58].DATAIN
sink_data[58] => src3_data[58].DATAIN
sink_data[59] => src4_data[59].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[59] => src1_data[59].DATAIN
sink_data[59] => src2_data[59].DATAIN
sink_data[59] => src3_data[59].DATAIN
sink_data[60] => src4_data[60].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[60] => src1_data[60].DATAIN
sink_data[60] => src2_data[60].DATAIN
sink_data[60] => src3_data[60].DATAIN
sink_data[61] => src4_data[61].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[61] => src1_data[61].DATAIN
sink_data[61] => src2_data[61].DATAIN
sink_data[61] => src3_data[61].DATAIN
sink_data[62] => src4_data[62].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[62] => src1_data[62].DATAIN
sink_data[62] => src2_data[62].DATAIN
sink_data[62] => src3_data[62].DATAIN
sink_data[63] => src4_data[63].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[63] => src1_data[63].DATAIN
sink_data[63] => src2_data[63].DATAIN
sink_data[63] => src3_data[63].DATAIN
sink_data[64] => src4_data[64].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[64] => src1_data[64].DATAIN
sink_data[64] => src2_data[64].DATAIN
sink_data[64] => src3_data[64].DATAIN
sink_data[65] => src4_data[65].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[65] => src1_data[65].DATAIN
sink_data[65] => src2_data[65].DATAIN
sink_data[65] => src3_data[65].DATAIN
sink_data[66] => src4_data[66].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[66] => src1_data[66].DATAIN
sink_data[66] => src2_data[66].DATAIN
sink_data[66] => src3_data[66].DATAIN
sink_data[67] => src4_data[67].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[67] => src1_data[67].DATAIN
sink_data[67] => src2_data[67].DATAIN
sink_data[67] => src3_data[67].DATAIN
sink_data[68] => src4_data[68].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[68] => src1_data[68].DATAIN
sink_data[68] => src2_data[68].DATAIN
sink_data[68] => src3_data[68].DATAIN
sink_data[69] => src4_data[69].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[69] => src1_data[69].DATAIN
sink_data[69] => src2_data[69].DATAIN
sink_data[69] => src3_data[69].DATAIN
sink_data[70] => src4_data[70].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[70] => src1_data[70].DATAIN
sink_data[70] => src2_data[70].DATAIN
sink_data[70] => src3_data[70].DATAIN
sink_data[71] => src4_data[71].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[71] => src1_data[71].DATAIN
sink_data[71] => src2_data[71].DATAIN
sink_data[71] => src3_data[71].DATAIN
sink_data[72] => src4_data[72].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[72] => src1_data[72].DATAIN
sink_data[72] => src2_data[72].DATAIN
sink_data[72] => src3_data[72].DATAIN
sink_data[73] => src4_data[73].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[73] => src1_data[73].DATAIN
sink_data[73] => src2_data[73].DATAIN
sink_data[73] => src3_data[73].DATAIN
sink_data[74] => src4_data[74].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[74] => src1_data[74].DATAIN
sink_data[74] => src2_data[74].DATAIN
sink_data[74] => src3_data[74].DATAIN
sink_data[75] => src4_data[75].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[75] => src1_data[75].DATAIN
sink_data[75] => src2_data[75].DATAIN
sink_data[75] => src3_data[75].DATAIN
sink_data[76] => src4_data[76].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[76] => src1_data[76].DATAIN
sink_data[76] => src2_data[76].DATAIN
sink_data[76] => src3_data[76].DATAIN
sink_data[77] => src4_data[77].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[77] => src1_data[77].DATAIN
sink_data[77] => src2_data[77].DATAIN
sink_data[77] => src3_data[77].DATAIN
sink_data[78] => src4_data[78].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[78] => src1_data[78].DATAIN
sink_data[78] => src2_data[78].DATAIN
sink_data[78] => src3_data[78].DATAIN
sink_data[79] => src4_data[79].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[79] => src1_data[79].DATAIN
sink_data[79] => src2_data[79].DATAIN
sink_data[79] => src3_data[79].DATAIN
sink_data[80] => src4_data[80].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[80] => src1_data[80].DATAIN
sink_data[80] => src2_data[80].DATAIN
sink_data[80] => src3_data[80].DATAIN
sink_data[81] => src4_data[81].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[81] => src1_data[81].DATAIN
sink_data[81] => src2_data[81].DATAIN
sink_data[81] => src3_data[81].DATAIN
sink_data[82] => src4_data[82].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[82] => src1_data[82].DATAIN
sink_data[82] => src2_data[82].DATAIN
sink_data[82] => src3_data[82].DATAIN
sink_data[83] => src4_data[83].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[83] => src1_data[83].DATAIN
sink_data[83] => src2_data[83].DATAIN
sink_data[83] => src3_data[83].DATAIN
sink_data[84] => src4_data[84].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[84] => src1_data[84].DATAIN
sink_data[84] => src2_data[84].DATAIN
sink_data[84] => src3_data[84].DATAIN
sink_data[85] => src4_data[85].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[85] => src1_data[85].DATAIN
sink_data[85] => src2_data[85].DATAIN
sink_data[85] => src3_data[85].DATAIN
sink_data[86] => src4_data[86].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[86] => src1_data[86].DATAIN
sink_data[86] => src2_data[86].DATAIN
sink_data[86] => src3_data[86].DATAIN
sink_data[87] => src4_data[87].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[87] => src1_data[87].DATAIN
sink_data[87] => src2_data[87].DATAIN
sink_data[87] => src3_data[87].DATAIN
sink_data[88] => src4_data[88].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[88] => src1_data[88].DATAIN
sink_data[88] => src2_data[88].DATAIN
sink_data[88] => src3_data[88].DATAIN
sink_data[89] => src4_data[89].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[89] => src1_data[89].DATAIN
sink_data[89] => src2_data[89].DATAIN
sink_data[89] => src3_data[89].DATAIN
sink_data[90] => src4_data[90].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[90] => src1_data[90].DATAIN
sink_data[90] => src2_data[90].DATAIN
sink_data[90] => src3_data[90].DATAIN
sink_data[91] => src4_data[91].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[91] => src1_data[91].DATAIN
sink_data[91] => src2_data[91].DATAIN
sink_data[91] => src3_data[91].DATAIN
sink_data[92] => src4_data[92].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_data[92] => src1_data[92].DATAIN
sink_data[92] => src2_data[92].DATAIN
sink_data[92] => src3_data[92].DATAIN
sink_data[93] => src4_data[93].DATAIN
sink_data[93] => src0_data[93].DATAIN
sink_data[93] => src1_data[93].DATAIN
sink_data[93] => src2_data[93].DATAIN
sink_data[93] => src3_data[93].DATAIN
sink_data[94] => src4_data[94].DATAIN
sink_data[94] => src0_data[94].DATAIN
sink_data[94] => src1_data[94].DATAIN
sink_data[94] => src2_data[94].DATAIN
sink_data[94] => src3_data[94].DATAIN
sink_data[95] => src4_data[95].DATAIN
sink_data[95] => src0_data[95].DATAIN
sink_data[95] => src1_data[95].DATAIN
sink_data[95] => src2_data[95].DATAIN
sink_data[95] => src3_data[95].DATAIN
sink_data[96] => src4_data[96].DATAIN
sink_data[96] => src0_data[96].DATAIN
sink_data[96] => src1_data[96].DATAIN
sink_data[96] => src2_data[96].DATAIN
sink_data[96] => src3_data[96].DATAIN
sink_data[97] => src4_data[97].DATAIN
sink_data[97] => src0_data[97].DATAIN
sink_data[97] => src1_data[97].DATAIN
sink_data[97] => src2_data[97].DATAIN
sink_data[97] => src3_data[97].DATAIN
sink_data[98] => src4_data[98].DATAIN
sink_data[98] => src0_data[98].DATAIN
sink_data[98] => src1_data[98].DATAIN
sink_data[98] => src2_data[98].DATAIN
sink_data[98] => src3_data[98].DATAIN
sink_data[99] => src4_data[99].DATAIN
sink_data[99] => src0_data[99].DATAIN
sink_data[99] => src1_data[99].DATAIN
sink_data[99] => src2_data[99].DATAIN
sink_data[99] => src3_data[99].DATAIN
sink_data[100] => src4_data[100].DATAIN
sink_data[100] => src0_data[100].DATAIN
sink_data[100] => src1_data[100].DATAIN
sink_data[100] => src2_data[100].DATAIN
sink_data[100] => src3_data[100].DATAIN
sink_data[101] => src4_data[101].DATAIN
sink_data[101] => src0_data[101].DATAIN
sink_data[101] => src1_data[101].DATAIN
sink_data[101] => src2_data[101].DATAIN
sink_data[101] => src3_data[101].DATAIN
sink_data[102] => src4_data[102].DATAIN
sink_data[102] => src0_data[102].DATAIN
sink_data[102] => src1_data[102].DATAIN
sink_data[102] => src2_data[102].DATAIN
sink_data[102] => src3_data[102].DATAIN
sink_data[103] => src4_data[103].DATAIN
sink_data[103] => src0_data[103].DATAIN
sink_data[103] => src1_data[103].DATAIN
sink_data[103] => src2_data[103].DATAIN
sink_data[103] => src3_data[103].DATAIN
sink_data[104] => src4_data[104].DATAIN
sink_data[104] => src0_data[104].DATAIN
sink_data[104] => src1_data[104].DATAIN
sink_data[104] => src2_data[104].DATAIN
sink_data[104] => src3_data[104].DATAIN
sink_data[105] => src4_data[105].DATAIN
sink_data[105] => src0_data[105].DATAIN
sink_data[105] => src1_data[105].DATAIN
sink_data[105] => src2_data[105].DATAIN
sink_data[105] => src3_data[105].DATAIN
sink_data[106] => src4_data[106].DATAIN
sink_data[106] => src0_data[106].DATAIN
sink_data[106] => src1_data[106].DATAIN
sink_data[106] => src2_data[106].DATAIN
sink_data[106] => src3_data[106].DATAIN
sink_data[107] => src4_data[107].DATAIN
sink_data[107] => src0_data[107].DATAIN
sink_data[107] => src1_data[107].DATAIN
sink_data[107] => src2_data[107].DATAIN
sink_data[107] => src3_data[107].DATAIN
sink_data[108] => src4_data[108].DATAIN
sink_data[108] => src0_data[108].DATAIN
sink_data[108] => src1_data[108].DATAIN
sink_data[108] => src2_data[108].DATAIN
sink_data[108] => src3_data[108].DATAIN
sink_data[109] => src4_data[109].DATAIN
sink_data[109] => src0_data[109].DATAIN
sink_data[109] => src1_data[109].DATAIN
sink_data[109] => src2_data[109].DATAIN
sink_data[109] => src3_data[109].DATAIN
sink_data[110] => src4_data[110].DATAIN
sink_data[110] => src0_data[110].DATAIN
sink_data[110] => src1_data[110].DATAIN
sink_data[110] => src2_data[110].DATAIN
sink_data[110] => src3_data[110].DATAIN
sink_data[111] => src4_data[111].DATAIN
sink_data[111] => src0_data[111].DATAIN
sink_data[111] => src1_data[111].DATAIN
sink_data[111] => src2_data[111].DATAIN
sink_data[111] => src3_data[111].DATAIN
sink_data[112] => src4_data[112].DATAIN
sink_data[112] => src0_data[112].DATAIN
sink_data[112] => src1_data[112].DATAIN
sink_data[112] => src2_data[112].DATAIN
sink_data[112] => src3_data[112].DATAIN
sink_data[113] => src4_data[113].DATAIN
sink_data[113] => src0_data[113].DATAIN
sink_data[113] => src1_data[113].DATAIN
sink_data[113] => src2_data[113].DATAIN
sink_data[113] => src3_data[113].DATAIN
sink_data[114] => src4_data[114].DATAIN
sink_data[114] => src0_data[114].DATAIN
sink_data[114] => src1_data[114].DATAIN
sink_data[114] => src2_data[114].DATAIN
sink_data[114] => src3_data[114].DATAIN
sink_data[115] => src4_data[115].DATAIN
sink_data[115] => src0_data[115].DATAIN
sink_data[115] => src1_data[115].DATAIN
sink_data[115] => src2_data[115].DATAIN
sink_data[115] => src3_data[115].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src1_valid.IN1
sink_channel[1] => sink_ready.IN0
sink_channel[2] => src2_valid.IN1
sink_channel[2] => sink_ready.IN0
sink_channel[3] => src3_valid.IN1
sink_channel[3] => sink_ready.IN0
sink_channel[4] => src4_valid.IN1
sink_channel[4] => sink_ready.IN0
sink_startofpacket => src4_startofpacket.DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_startofpacket => src1_startofpacket.DATAIN
sink_startofpacket => src2_startofpacket.DATAIN
sink_startofpacket => src3_startofpacket.DATAIN
sink_endofpacket => src4_endofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_endofpacket => src1_endofpacket.DATAIN
sink_endofpacket => src2_endofpacket.DATAIN
sink_endofpacket => src3_endofpacket.DATAIN
sink_ready <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src0_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src0_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src0_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src0_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src0_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src0_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src0_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src0_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src0_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src0_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src0_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src0_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src0_data[106] <= sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
src0_data[107] <= sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
src0_data[108] <= sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
src0_data[109] <= sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
src0_data[110] <= sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
src0_data[111] <= sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
src0_data[112] <= sink_data[112].DB_MAX_OUTPUT_PORT_TYPE
src0_data[113] <= sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
src0_data[114] <= sink_data[114].DB_MAX_OUTPUT_PORT_TYPE
src0_data[115] <= sink_data[115].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= <GND>
src0_channel[1] <= <GND>
src0_channel[2] <= <GND>
src0_channel[3] <= <GND>
src0_channel[4] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
src1_valid <= src1_valid.DB_MAX_OUTPUT_PORT_TYPE
src1_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src1_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src1_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src1_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src1_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src1_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src1_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src1_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src1_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src1_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src1_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src1_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src1_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src1_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src1_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src1_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src1_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src1_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src1_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src1_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src1_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src1_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src1_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src1_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src1_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src1_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src1_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src1_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src1_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src1_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src1_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src1_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src1_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src1_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src1_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src1_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src1_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src1_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src1_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src1_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src1_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src1_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src1_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src1_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src1_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src1_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src1_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src1_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src1_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src1_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src1_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src1_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src1_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src1_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src1_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src1_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src1_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src1_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src1_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src1_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src1_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src1_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src1_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src1_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src1_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src1_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src1_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src1_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src1_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src1_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src1_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src1_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src1_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src1_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src1_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src1_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src1_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src1_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src1_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src1_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src1_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src1_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src1_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src1_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src1_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src1_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src1_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src1_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src1_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src1_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src1_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src1_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src1_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src1_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src1_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src1_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src1_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src1_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src1_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src1_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src1_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src1_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src1_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src1_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src1_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src1_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src1_data[106] <= sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
src1_data[107] <= sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
src1_data[108] <= sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
src1_data[109] <= sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
src1_data[110] <= sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
src1_data[111] <= sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
src1_data[112] <= sink_data[112].DB_MAX_OUTPUT_PORT_TYPE
src1_data[113] <= sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
src1_data[114] <= sink_data[114].DB_MAX_OUTPUT_PORT_TYPE
src1_data[115] <= sink_data[115].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[0] <= <GND>
src1_channel[1] <= <GND>
src1_channel[2] <= <GND>
src1_channel[3] <= <GND>
src1_channel[4] <= <GND>
src1_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_ready => sink_ready.IN1
src2_valid <= src2_valid.DB_MAX_OUTPUT_PORT_TYPE
src2_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src2_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src2_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src2_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src2_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src2_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src2_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src2_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src2_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src2_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src2_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src2_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src2_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src2_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src2_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src2_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src2_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src2_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src2_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src2_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src2_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src2_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src2_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src2_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src2_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src2_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src2_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src2_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src2_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src2_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src2_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src2_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src2_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src2_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src2_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src2_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src2_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src2_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src2_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src2_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src2_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src2_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src2_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src2_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src2_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src2_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src2_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src2_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src2_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src2_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src2_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src2_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src2_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src2_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src2_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src2_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src2_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src2_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src2_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src2_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src2_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src2_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src2_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src2_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src2_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src2_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src2_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src2_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src2_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src2_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src2_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src2_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src2_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src2_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src2_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src2_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src2_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src2_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src2_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src2_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src2_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src2_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src2_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src2_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src2_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src2_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src2_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src2_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src2_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src2_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src2_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src2_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src2_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src2_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src2_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src2_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src2_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src2_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src2_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src2_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src2_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src2_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src2_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src2_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src2_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src2_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src2_data[106] <= sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
src2_data[107] <= sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
src2_data[108] <= sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
src2_data[109] <= sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
src2_data[110] <= sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
src2_data[111] <= sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
src2_data[112] <= sink_data[112].DB_MAX_OUTPUT_PORT_TYPE
src2_data[113] <= sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
src2_data[114] <= sink_data[114].DB_MAX_OUTPUT_PORT_TYPE
src2_data[115] <= sink_data[115].DB_MAX_OUTPUT_PORT_TYPE
src2_channel[0] <= <GND>
src2_channel[1] <= <GND>
src2_channel[2] <= <GND>
src2_channel[3] <= <GND>
src2_channel[4] <= <GND>
src2_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src2_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src2_ready => sink_ready.IN1
src3_valid <= src3_valid.DB_MAX_OUTPUT_PORT_TYPE
src3_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src3_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src3_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src3_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src3_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src3_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src3_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src3_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src3_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src3_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src3_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src3_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src3_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src3_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src3_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src3_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src3_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src3_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src3_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src3_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src3_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src3_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src3_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src3_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src3_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src3_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src3_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src3_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src3_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src3_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src3_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src3_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src3_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src3_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src3_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src3_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src3_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src3_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src3_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src3_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src3_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src3_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src3_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src3_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src3_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src3_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src3_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src3_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src3_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src3_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src3_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src3_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src3_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src3_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src3_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src3_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src3_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src3_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src3_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src3_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src3_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src3_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src3_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src3_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src3_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src3_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src3_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src3_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src3_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src3_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src3_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src3_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src3_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src3_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src3_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src3_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src3_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src3_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src3_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src3_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src3_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src3_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src3_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src3_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src3_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src3_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src3_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src3_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src3_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src3_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src3_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src3_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src3_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src3_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src3_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src3_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src3_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src3_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src3_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src3_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src3_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src3_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src3_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src3_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src3_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src3_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src3_data[106] <= sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
src3_data[107] <= sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
src3_data[108] <= sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
src3_data[109] <= sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
src3_data[110] <= sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
src3_data[111] <= sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
src3_data[112] <= sink_data[112].DB_MAX_OUTPUT_PORT_TYPE
src3_data[113] <= sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
src3_data[114] <= sink_data[114].DB_MAX_OUTPUT_PORT_TYPE
src3_data[115] <= sink_data[115].DB_MAX_OUTPUT_PORT_TYPE
src3_channel[0] <= <GND>
src3_channel[1] <= <GND>
src3_channel[2] <= <GND>
src3_channel[3] <= <GND>
src3_channel[4] <= <GND>
src3_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src3_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src3_ready => sink_ready.IN1
src4_valid <= src4_valid.DB_MAX_OUTPUT_PORT_TYPE
src4_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src4_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src4_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src4_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src4_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src4_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src4_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src4_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src4_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src4_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src4_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src4_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src4_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src4_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src4_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src4_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src4_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src4_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src4_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src4_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src4_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src4_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src4_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src4_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src4_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src4_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src4_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src4_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src4_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src4_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src4_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src4_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src4_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src4_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src4_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src4_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src4_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src4_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src4_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src4_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src4_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src4_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src4_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src4_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src4_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src4_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src4_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src4_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src4_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src4_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src4_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src4_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src4_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src4_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src4_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src4_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src4_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src4_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src4_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src4_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src4_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src4_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src4_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src4_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src4_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src4_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src4_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src4_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src4_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src4_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src4_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src4_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src4_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src4_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src4_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src4_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src4_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src4_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src4_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src4_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src4_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src4_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src4_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src4_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src4_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src4_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src4_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src4_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src4_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src4_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src4_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src4_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src4_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src4_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src4_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src4_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src4_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src4_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src4_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src4_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src4_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src4_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src4_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src4_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src4_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src4_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src4_data[106] <= sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
src4_data[107] <= sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
src4_data[108] <= sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
src4_data[109] <= sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
src4_data[110] <= sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
src4_data[111] <= sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
src4_data[112] <= sink_data[112].DB_MAX_OUTPUT_PORT_TYPE
src4_data[113] <= sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
src4_data[114] <= sink_data[114].DB_MAX_OUTPUT_PORT_TYPE
src4_data[115] <= sink_data[115].DB_MAX_OUTPUT_PORT_TYPE
src4_channel[0] <= <GND>
src4_channel[1] <= <GND>
src4_channel[2] <= <GND>
src4_channel[3] <= <GND>
src4_channel[4] <= <GND>
src4_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src4_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src4_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux
sink0_valid => request.IN1
sink0_valid => src_valid.IN1
sink0_data[0] => src_payload.IN1
sink0_data[1] => src_payload.IN1
sink0_data[2] => src_payload.IN1
sink0_data[3] => src_payload.IN1
sink0_data[4] => src_payload.IN1
sink0_data[5] => src_payload.IN1
sink0_data[6] => src_payload.IN1
sink0_data[7] => src_payload.IN1
sink0_data[8] => src_payload.IN1
sink0_data[9] => src_payload.IN1
sink0_data[10] => src_payload.IN1
sink0_data[11] => src_payload.IN1
sink0_data[12] => src_payload.IN1
sink0_data[13] => src_payload.IN1
sink0_data[14] => src_payload.IN1
sink0_data[15] => src_payload.IN1
sink0_data[16] => src_payload.IN1
sink0_data[17] => src_payload.IN1
sink0_data[18] => src_payload.IN1
sink0_data[19] => src_payload.IN1
sink0_data[20] => src_payload.IN1
sink0_data[21] => src_payload.IN1
sink0_data[22] => src_payload.IN1
sink0_data[23] => src_payload.IN1
sink0_data[24] => src_payload.IN1
sink0_data[25] => src_payload.IN1
sink0_data[26] => src_payload.IN1
sink0_data[27] => src_payload.IN1
sink0_data[28] => src_payload.IN1
sink0_data[29] => src_payload.IN1
sink0_data[30] => src_payload.IN1
sink0_data[31] => src_payload.IN1
sink0_data[32] => src_payload.IN1
sink0_data[33] => src_payload.IN1
sink0_data[34] => src_payload.IN1
sink0_data[35] => src_payload.IN1
sink0_data[36] => src_payload.IN1
sink0_data[37] => src_payload.IN1
sink0_data[38] => src_payload.IN1
sink0_data[39] => src_payload.IN1
sink0_data[40] => src_payload.IN1
sink0_data[41] => src_payload.IN1
sink0_data[42] => src_payload.IN1
sink0_data[43] => src_payload.IN1
sink0_data[44] => src_payload.IN1
sink0_data[45] => src_payload.IN1
sink0_data[46] => src_payload.IN1
sink0_data[47] => src_payload.IN1
sink0_data[48] => src_payload.IN1
sink0_data[49] => src_payload.IN1
sink0_data[50] => src_payload.IN1
sink0_data[51] => src_payload.IN1
sink0_data[52] => src_payload.IN1
sink0_data[53] => src_payload.IN1
sink0_data[54] => src_payload.IN1
sink0_data[55] => src_payload.IN1
sink0_data[56] => src_payload.IN1
sink0_data[57] => src_payload.IN1
sink0_data[58] => src_payload.IN1
sink0_data[59] => src_payload.IN1
sink0_data[60] => src_payload.IN1
sink0_data[61] => locked.IN1
sink0_data[61] => src_payload.IN1
sink0_data[62] => src_payload.IN1
sink0_data[63] => src_payload.IN1
sink0_data[64] => src_payload.IN1
sink0_data[65] => src_payload.IN1
sink0_data[66] => src_payload.IN1
sink0_data[67] => src_payload.IN1
sink0_data[68] => src_payload.IN1
sink0_data[69] => src_payload.IN1
sink0_data[70] => src_payload.IN1
sink0_data[71] => src_payload.IN1
sink0_data[72] => src_payload.IN1
sink0_data[73] => src_payload.IN1
sink0_data[74] => src_payload.IN1
sink0_data[75] => src_payload.IN1
sink0_data[76] => src_payload.IN1
sink0_data[77] => src_payload.IN1
sink0_data[78] => src_payload.IN1
sink0_data[79] => src_payload.IN1
sink0_data[80] => src_payload.IN1
sink0_data[81] => src_payload.IN1
sink0_data[82] => src_payload.IN1
sink0_data[83] => src_payload.IN1
sink0_data[84] => src_payload.IN1
sink0_data[85] => src_payload.IN1
sink0_data[86] => src_payload.IN1
sink0_data[87] => src_payload.IN1
sink0_data[88] => src_payload.IN1
sink0_data[89] => src_payload.IN1
sink0_data[90] => src_payload.IN1
sink0_data[91] => src_payload.IN1
sink0_data[92] => src_payload.IN1
sink0_data[93] => src_payload.IN1
sink0_data[94] => src_payload.IN1
sink0_data[95] => src_payload.IN1
sink0_data[96] => src_payload.IN1
sink0_data[97] => src_payload.IN1
sink0_data[98] => src_payload.IN1
sink0_data[99] => src_payload.IN1
sink0_data[100] => src_payload.IN1
sink0_data[101] => src_payload.IN1
sink0_data[102] => src_payload.IN1
sink0_data[103] => src_payload.IN1
sink0_data[104] => src_payload.IN1
sink0_data[105] => src_payload.IN1
sink0_data[106] => src_payload.IN1
sink0_data[107] => src_payload.IN1
sink0_data[108] => src_payload.IN1
sink0_data[109] => src_payload.IN1
sink0_data[110] => src_payload.IN1
sink0_data[111] => src_payload.IN1
sink0_data[112] => src_payload.IN1
sink0_data[113] => src_payload.IN1
sink0_data[114] => src_payload.IN1
sink0_data[115] => src_payload.IN1
sink0_channel[0] => src_payload.IN1
sink0_channel[1] => src_payload.IN1
sink0_channel[2] => src_payload.IN1
sink0_channel[3] => src_payload.IN1
sink0_channel[4] => src_payload.IN1
sink0_startofpacket => src_payload.IN1
sink0_endofpacket => src_payload.IN1
sink0_ready <= sink0_ready.DB_MAX_OUTPUT_PORT_TYPE
sink1_valid => request.IN1
sink1_valid => src_valid.IN1
sink1_data[0] => src_payload.IN1
sink1_data[1] => src_payload.IN1
sink1_data[2] => src_payload.IN1
sink1_data[3] => src_payload.IN1
sink1_data[4] => src_payload.IN1
sink1_data[5] => src_payload.IN1
sink1_data[6] => src_payload.IN1
sink1_data[7] => src_payload.IN1
sink1_data[8] => src_payload.IN1
sink1_data[9] => src_payload.IN1
sink1_data[10] => src_payload.IN1
sink1_data[11] => src_payload.IN1
sink1_data[12] => src_payload.IN1
sink1_data[13] => src_payload.IN1
sink1_data[14] => src_payload.IN1
sink1_data[15] => src_payload.IN1
sink1_data[16] => src_payload.IN1
sink1_data[17] => src_payload.IN1
sink1_data[18] => src_payload.IN1
sink1_data[19] => src_payload.IN1
sink1_data[20] => src_payload.IN1
sink1_data[21] => src_payload.IN1
sink1_data[22] => src_payload.IN1
sink1_data[23] => src_payload.IN1
sink1_data[24] => src_payload.IN1
sink1_data[25] => src_payload.IN1
sink1_data[26] => src_payload.IN1
sink1_data[27] => src_payload.IN1
sink1_data[28] => src_payload.IN1
sink1_data[29] => src_payload.IN1
sink1_data[30] => src_payload.IN1
sink1_data[31] => src_payload.IN1
sink1_data[32] => src_payload.IN1
sink1_data[33] => src_payload.IN1
sink1_data[34] => src_payload.IN1
sink1_data[35] => src_payload.IN1
sink1_data[36] => src_payload.IN1
sink1_data[37] => src_payload.IN1
sink1_data[38] => src_payload.IN1
sink1_data[39] => src_payload.IN1
sink1_data[40] => src_payload.IN1
sink1_data[41] => src_payload.IN1
sink1_data[42] => src_payload.IN1
sink1_data[43] => src_payload.IN1
sink1_data[44] => src_payload.IN1
sink1_data[45] => src_payload.IN1
sink1_data[46] => src_payload.IN1
sink1_data[47] => src_payload.IN1
sink1_data[48] => src_payload.IN1
sink1_data[49] => src_payload.IN1
sink1_data[50] => src_payload.IN1
sink1_data[51] => src_payload.IN1
sink1_data[52] => src_payload.IN1
sink1_data[53] => src_payload.IN1
sink1_data[54] => src_payload.IN1
sink1_data[55] => src_payload.IN1
sink1_data[56] => src_payload.IN1
sink1_data[57] => src_payload.IN1
sink1_data[58] => src_payload.IN1
sink1_data[59] => src_payload.IN1
sink1_data[60] => src_payload.IN1
sink1_data[61] => locked.IN1
sink1_data[61] => src_payload.IN1
sink1_data[62] => src_payload.IN1
sink1_data[63] => src_payload.IN1
sink1_data[64] => src_payload.IN1
sink1_data[65] => src_payload.IN1
sink1_data[66] => src_payload.IN1
sink1_data[67] => src_payload.IN1
sink1_data[68] => src_payload.IN1
sink1_data[69] => src_payload.IN1
sink1_data[70] => src_payload.IN1
sink1_data[71] => src_payload.IN1
sink1_data[72] => src_payload.IN1
sink1_data[73] => src_payload.IN1
sink1_data[74] => src_payload.IN1
sink1_data[75] => src_payload.IN1
sink1_data[76] => src_payload.IN1
sink1_data[77] => src_payload.IN1
sink1_data[78] => src_payload.IN1
sink1_data[79] => src_payload.IN1
sink1_data[80] => src_payload.IN1
sink1_data[81] => src_payload.IN1
sink1_data[82] => src_payload.IN1
sink1_data[83] => src_payload.IN1
sink1_data[84] => src_payload.IN1
sink1_data[85] => src_payload.IN1
sink1_data[86] => src_payload.IN1
sink1_data[87] => src_payload.IN1
sink1_data[88] => src_payload.IN1
sink1_data[89] => src_payload.IN1
sink1_data[90] => src_payload.IN1
sink1_data[91] => src_payload.IN1
sink1_data[92] => src_payload.IN1
sink1_data[93] => src_payload.IN1
sink1_data[94] => src_payload.IN1
sink1_data[95] => src_payload.IN1
sink1_data[96] => src_payload.IN1
sink1_data[97] => src_payload.IN1
sink1_data[98] => src_payload.IN1
sink1_data[99] => src_payload.IN1
sink1_data[100] => src_payload.IN1
sink1_data[101] => src_payload.IN1
sink1_data[102] => src_payload.IN1
sink1_data[103] => src_payload.IN1
sink1_data[104] => src_payload.IN1
sink1_data[105] => src_payload.IN1
sink1_data[106] => src_payload.IN1
sink1_data[107] => src_payload.IN1
sink1_data[108] => src_payload.IN1
sink1_data[109] => src_payload.IN1
sink1_data[110] => src_payload.IN1
sink1_data[111] => src_payload.IN1
sink1_data[112] => src_payload.IN1
sink1_data[113] => src_payload.IN1
sink1_data[114] => src_payload.IN1
sink1_data[115] => src_payload.IN1
sink1_channel[0] => src_payload.IN1
sink1_channel[1] => src_payload.IN1
sink1_channel[2] => src_payload.IN1
sink1_channel[3] => src_payload.IN1
sink1_channel[4] => src_payload.IN1
sink1_startofpacket => src_payload.IN1
sink1_endofpacket => src_payload.IN1
sink1_ready <= sink1_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= src_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[103] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[104] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[105] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[106] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[107] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[108] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[109] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[110] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[111] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[112] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[113] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[114] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[115] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= src_payload[0].DB_MAX_OUTPUT_PORT_TYPE
src_ready => last_cycle.IN0
src_ready => sink0_ready.IN1
src_ready => sink1_ready.IN1
clk => clk.IN1
reset => reset.IN1


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
clk => top_priority_reg[0].CLK
clk => top_priority_reg[1].CLK
reset => top_priority_reg[0].PRESET
reset => top_priority_reg[1].ACLR
request[0] => grant_double_vector[0].IN1
request[0] => grant_double_vector[2].IN1
request[0] => WideOr0.IN0
request[0] => _.IN1
request[0] => _.IN1
request[1] => grant_double_vector[1].IN1
request[1] => grant_double_vector[3].IN1
request[1] => WideOr0.IN1
request[1] => _.IN1
request[1] => _.IN1
grant[0] <= grant.DB_MAX_OUTPUT_PORT_TYPE
grant[1] <= grant.DB_MAX_OUTPUT_PORT_TYPE
increment_top_priority => top_priority_reg.OUTPUTSELECT
increment_top_priority => top_priority_reg.OUTPUTSELECT
save_top_priority => ~NO_FANOUT~


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
a[0] => sum.IN0
a[0] => full_adder.cout[0].IN0
a[1] => cout.IN0
a[1] => cout.IN0
a[2] => cout.IN0
a[2] => cout.IN0
a[3] => sum.IN0
b[0] => sum.IN1
b[0] => full_adder.cout[0].IN1
b[1] => cout.IN1
b[1] => cout.IN1
b[2] => cout.IN1
b[2] => cout.IN1
b[3] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001
sink0_valid => request.IN1
sink0_valid => src_valid.IN1
sink0_data[0] => src_payload.IN1
sink0_data[1] => src_payload.IN1
sink0_data[2] => src_payload.IN1
sink0_data[3] => src_payload.IN1
sink0_data[4] => src_payload.IN1
sink0_data[5] => src_payload.IN1
sink0_data[6] => src_payload.IN1
sink0_data[7] => src_payload.IN1
sink0_data[8] => src_payload.IN1
sink0_data[9] => src_payload.IN1
sink0_data[10] => src_payload.IN1
sink0_data[11] => src_payload.IN1
sink0_data[12] => src_payload.IN1
sink0_data[13] => src_payload.IN1
sink0_data[14] => src_payload.IN1
sink0_data[15] => src_payload.IN1
sink0_data[16] => src_payload.IN1
sink0_data[17] => src_payload.IN1
sink0_data[18] => src_payload.IN1
sink0_data[19] => src_payload.IN1
sink0_data[20] => src_payload.IN1
sink0_data[21] => src_payload.IN1
sink0_data[22] => src_payload.IN1
sink0_data[23] => src_payload.IN1
sink0_data[24] => src_payload.IN1
sink0_data[25] => src_payload.IN1
sink0_data[26] => src_payload.IN1
sink0_data[27] => src_payload.IN1
sink0_data[28] => src_payload.IN1
sink0_data[29] => src_payload.IN1
sink0_data[30] => src_payload.IN1
sink0_data[31] => src_payload.IN1
sink0_data[32] => src_payload.IN1
sink0_data[33] => src_payload.IN1
sink0_data[34] => src_payload.IN1
sink0_data[35] => src_payload.IN1
sink0_data[36] => src_payload.IN1
sink0_data[37] => src_payload.IN1
sink0_data[38] => src_payload.IN1
sink0_data[39] => src_payload.IN1
sink0_data[40] => src_payload.IN1
sink0_data[41] => src_payload.IN1
sink0_data[42] => src_payload.IN1
sink0_data[43] => src_payload.IN1
sink0_data[44] => src_payload.IN1
sink0_data[45] => src_payload.IN1
sink0_data[46] => src_payload.IN1
sink0_data[47] => src_payload.IN1
sink0_data[48] => src_payload.IN1
sink0_data[49] => src_payload.IN1
sink0_data[50] => src_payload.IN1
sink0_data[51] => src_payload.IN1
sink0_data[52] => src_payload.IN1
sink0_data[53] => src_payload.IN1
sink0_data[54] => src_payload.IN1
sink0_data[55] => src_payload.IN1
sink0_data[56] => src_payload.IN1
sink0_data[57] => src_payload.IN1
sink0_data[58] => src_payload.IN1
sink0_data[59] => src_payload.IN1
sink0_data[60] => src_payload.IN1
sink0_data[61] => locked.IN1
sink0_data[61] => src_payload.IN1
sink0_data[62] => src_payload.IN1
sink0_data[63] => src_payload.IN1
sink0_data[64] => src_payload.IN1
sink0_data[65] => src_payload.IN1
sink0_data[66] => src_payload.IN1
sink0_data[67] => src_payload.IN1
sink0_data[68] => src_payload.IN1
sink0_data[69] => src_payload.IN1
sink0_data[70] => src_payload.IN1
sink0_data[71] => src_payload.IN1
sink0_data[72] => src_payload.IN1
sink0_data[73] => src_payload.IN1
sink0_data[74] => src_payload.IN1
sink0_data[75] => src_payload.IN1
sink0_data[76] => src_payload.IN1
sink0_data[77] => src_payload.IN1
sink0_data[78] => src_payload.IN1
sink0_data[79] => src_payload.IN1
sink0_data[80] => src_payload.IN1
sink0_data[81] => src_payload.IN1
sink0_data[82] => src_payload.IN1
sink0_data[83] => src_payload.IN1
sink0_data[84] => src_payload.IN1
sink0_data[85] => src_payload.IN1
sink0_data[86] => src_payload.IN1
sink0_data[87] => src_payload.IN1
sink0_data[88] => src_payload.IN1
sink0_data[89] => src_payload.IN1
sink0_data[90] => src_payload.IN1
sink0_data[91] => src_payload.IN1
sink0_data[92] => src_payload.IN1
sink0_data[93] => src_payload.IN1
sink0_data[94] => src_payload.IN1
sink0_data[95] => src_payload.IN1
sink0_data[96] => src_payload.IN1
sink0_data[97] => src_payload.IN1
sink0_data[98] => src_payload.IN1
sink0_data[99] => src_payload.IN1
sink0_data[100] => src_payload.IN1
sink0_data[101] => src_payload.IN1
sink0_data[102] => src_payload.IN1
sink0_data[103] => src_payload.IN1
sink0_data[104] => src_payload.IN1
sink0_data[105] => src_payload.IN1
sink0_data[106] => src_payload.IN1
sink0_data[107] => src_payload.IN1
sink0_data[108] => src_payload.IN1
sink0_data[109] => src_payload.IN1
sink0_data[110] => src_payload.IN1
sink0_data[111] => src_payload.IN1
sink0_data[112] => src_payload.IN1
sink0_data[113] => src_payload.IN1
sink0_data[114] => src_payload.IN1
sink0_data[115] => src_payload.IN1
sink0_channel[0] => src_payload.IN1
sink0_channel[1] => src_payload.IN1
sink0_channel[2] => src_payload.IN1
sink0_channel[3] => src_payload.IN1
sink0_channel[4] => src_payload.IN1
sink0_startofpacket => src_payload.IN1
sink0_endofpacket => src_payload.IN1
sink0_ready <= sink0_ready.DB_MAX_OUTPUT_PORT_TYPE
sink1_valid => request.IN1
sink1_valid => src_valid.IN1
sink1_data[0] => src_payload.IN1
sink1_data[1] => src_payload.IN1
sink1_data[2] => src_payload.IN1
sink1_data[3] => src_payload.IN1
sink1_data[4] => src_payload.IN1
sink1_data[5] => src_payload.IN1
sink1_data[6] => src_payload.IN1
sink1_data[7] => src_payload.IN1
sink1_data[8] => src_payload.IN1
sink1_data[9] => src_payload.IN1
sink1_data[10] => src_payload.IN1
sink1_data[11] => src_payload.IN1
sink1_data[12] => src_payload.IN1
sink1_data[13] => src_payload.IN1
sink1_data[14] => src_payload.IN1
sink1_data[15] => src_payload.IN1
sink1_data[16] => src_payload.IN1
sink1_data[17] => src_payload.IN1
sink1_data[18] => src_payload.IN1
sink1_data[19] => src_payload.IN1
sink1_data[20] => src_payload.IN1
sink1_data[21] => src_payload.IN1
sink1_data[22] => src_payload.IN1
sink1_data[23] => src_payload.IN1
sink1_data[24] => src_payload.IN1
sink1_data[25] => src_payload.IN1
sink1_data[26] => src_payload.IN1
sink1_data[27] => src_payload.IN1
sink1_data[28] => src_payload.IN1
sink1_data[29] => src_payload.IN1
sink1_data[30] => src_payload.IN1
sink1_data[31] => src_payload.IN1
sink1_data[32] => src_payload.IN1
sink1_data[33] => src_payload.IN1
sink1_data[34] => src_payload.IN1
sink1_data[35] => src_payload.IN1
sink1_data[36] => src_payload.IN1
sink1_data[37] => src_payload.IN1
sink1_data[38] => src_payload.IN1
sink1_data[39] => src_payload.IN1
sink1_data[40] => src_payload.IN1
sink1_data[41] => src_payload.IN1
sink1_data[42] => src_payload.IN1
sink1_data[43] => src_payload.IN1
sink1_data[44] => src_payload.IN1
sink1_data[45] => src_payload.IN1
sink1_data[46] => src_payload.IN1
sink1_data[47] => src_payload.IN1
sink1_data[48] => src_payload.IN1
sink1_data[49] => src_payload.IN1
sink1_data[50] => src_payload.IN1
sink1_data[51] => src_payload.IN1
sink1_data[52] => src_payload.IN1
sink1_data[53] => src_payload.IN1
sink1_data[54] => src_payload.IN1
sink1_data[55] => src_payload.IN1
sink1_data[56] => src_payload.IN1
sink1_data[57] => src_payload.IN1
sink1_data[58] => src_payload.IN1
sink1_data[59] => src_payload.IN1
sink1_data[60] => src_payload.IN1
sink1_data[61] => locked.IN1
sink1_data[61] => src_payload.IN1
sink1_data[62] => src_payload.IN1
sink1_data[63] => src_payload.IN1
sink1_data[64] => src_payload.IN1
sink1_data[65] => src_payload.IN1
sink1_data[66] => src_payload.IN1
sink1_data[67] => src_payload.IN1
sink1_data[68] => src_payload.IN1
sink1_data[69] => src_payload.IN1
sink1_data[70] => src_payload.IN1
sink1_data[71] => src_payload.IN1
sink1_data[72] => src_payload.IN1
sink1_data[73] => src_payload.IN1
sink1_data[74] => src_payload.IN1
sink1_data[75] => src_payload.IN1
sink1_data[76] => src_payload.IN1
sink1_data[77] => src_payload.IN1
sink1_data[78] => src_payload.IN1
sink1_data[79] => src_payload.IN1
sink1_data[80] => src_payload.IN1
sink1_data[81] => src_payload.IN1
sink1_data[82] => src_payload.IN1
sink1_data[83] => src_payload.IN1
sink1_data[84] => src_payload.IN1
sink1_data[85] => src_payload.IN1
sink1_data[86] => src_payload.IN1
sink1_data[87] => src_payload.IN1
sink1_data[88] => src_payload.IN1
sink1_data[89] => src_payload.IN1
sink1_data[90] => src_payload.IN1
sink1_data[91] => src_payload.IN1
sink1_data[92] => src_payload.IN1
sink1_data[93] => src_payload.IN1
sink1_data[94] => src_payload.IN1
sink1_data[95] => src_payload.IN1
sink1_data[96] => src_payload.IN1
sink1_data[97] => src_payload.IN1
sink1_data[98] => src_payload.IN1
sink1_data[99] => src_payload.IN1
sink1_data[100] => src_payload.IN1
sink1_data[101] => src_payload.IN1
sink1_data[102] => src_payload.IN1
sink1_data[103] => src_payload.IN1
sink1_data[104] => src_payload.IN1
sink1_data[105] => src_payload.IN1
sink1_data[106] => src_payload.IN1
sink1_data[107] => src_payload.IN1
sink1_data[108] => src_payload.IN1
sink1_data[109] => src_payload.IN1
sink1_data[110] => src_payload.IN1
sink1_data[111] => src_payload.IN1
sink1_data[112] => src_payload.IN1
sink1_data[113] => src_payload.IN1
sink1_data[114] => src_payload.IN1
sink1_data[115] => src_payload.IN1
sink1_channel[0] => src_payload.IN1
sink1_channel[1] => src_payload.IN1
sink1_channel[2] => src_payload.IN1
sink1_channel[3] => src_payload.IN1
sink1_channel[4] => src_payload.IN1
sink1_startofpacket => src_payload.IN1
sink1_endofpacket => src_payload.IN1
sink1_ready <= sink1_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= src_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[103] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[104] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[105] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[106] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[107] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[108] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[109] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[110] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[111] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[112] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[113] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[114] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[115] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= src_payload[0].DB_MAX_OUTPUT_PORT_TYPE
src_ready => last_cycle.IN0
src_ready => sink0_ready.IN1
src_ready => sink1_ready.IN1
clk => clk.IN1
reset => reset.IN1


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
clk => top_priority_reg[0].CLK
clk => top_priority_reg[1].CLK
reset => top_priority_reg[0].PRESET
reset => top_priority_reg[1].ACLR
request[0] => grant_double_vector[0].IN1
request[0] => grant_double_vector[2].IN1
request[0] => WideOr0.IN0
request[0] => _.IN1
request[0] => _.IN1
request[1] => grant_double_vector[1].IN1
request[1] => grant_double_vector[3].IN1
request[1] => WideOr0.IN1
request[1] => _.IN1
request[1] => _.IN1
grant[0] <= grant.DB_MAX_OUTPUT_PORT_TYPE
grant[1] <= grant.DB_MAX_OUTPUT_PORT_TYPE
increment_top_priority => top_priority_reg.OUTPUTSELECT
increment_top_priority => top_priority_reg.OUTPUTSELECT
save_top_priority => ~NO_FANOUT~


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
a[0] => sum.IN0
a[0] => full_adder.cout[0].IN0
a[1] => cout.IN0
a[1] => cout.IN0
a[2] => cout.IN0
a[2] => cout.IN0
a[3] => sum.IN0
b[0] => sum.IN1
b[0] => full_adder.cout[0].IN1
b[1] => cout.IN1
b[1] => cout.IN1
b[2] => cout.IN1
b[2] => cout.IN1
b[3] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_002
sink0_valid => request.IN1
sink0_valid => src_valid.IN1
sink0_data[0] => src_payload.IN1
sink0_data[1] => src_payload.IN1
sink0_data[2] => src_payload.IN1
sink0_data[3] => src_payload.IN1
sink0_data[4] => src_payload.IN1
sink0_data[5] => src_payload.IN1
sink0_data[6] => src_payload.IN1
sink0_data[7] => src_payload.IN1
sink0_data[8] => src_payload.IN1
sink0_data[9] => src_payload.IN1
sink0_data[10] => src_payload.IN1
sink0_data[11] => src_payload.IN1
sink0_data[12] => src_payload.IN1
sink0_data[13] => src_payload.IN1
sink0_data[14] => src_payload.IN1
sink0_data[15] => src_payload.IN1
sink0_data[16] => src_payload.IN1
sink0_data[17] => src_payload.IN1
sink0_data[18] => src_payload.IN1
sink0_data[19] => src_payload.IN1
sink0_data[20] => src_payload.IN1
sink0_data[21] => src_payload.IN1
sink0_data[22] => src_payload.IN1
sink0_data[23] => src_payload.IN1
sink0_data[24] => src_payload.IN1
sink0_data[25] => src_payload.IN1
sink0_data[26] => src_payload.IN1
sink0_data[27] => src_payload.IN1
sink0_data[28] => src_payload.IN1
sink0_data[29] => src_payload.IN1
sink0_data[30] => src_payload.IN1
sink0_data[31] => src_payload.IN1
sink0_data[32] => src_payload.IN1
sink0_data[33] => src_payload.IN1
sink0_data[34] => src_payload.IN1
sink0_data[35] => src_payload.IN1
sink0_data[36] => src_payload.IN1
sink0_data[37] => src_payload.IN1
sink0_data[38] => src_payload.IN1
sink0_data[39] => src_payload.IN1
sink0_data[40] => src_payload.IN1
sink0_data[41] => src_payload.IN1
sink0_data[42] => src_payload.IN1
sink0_data[43] => src_payload.IN1
sink0_data[44] => src_payload.IN1
sink0_data[45] => src_payload.IN1
sink0_data[46] => src_payload.IN1
sink0_data[47] => src_payload.IN1
sink0_data[48] => src_payload.IN1
sink0_data[49] => src_payload.IN1
sink0_data[50] => src_payload.IN1
sink0_data[51] => src_payload.IN1
sink0_data[52] => src_payload.IN1
sink0_data[53] => src_payload.IN1
sink0_data[54] => src_payload.IN1
sink0_data[55] => src_payload.IN1
sink0_data[56] => src_payload.IN1
sink0_data[57] => src_payload.IN1
sink0_data[58] => src_payload.IN1
sink0_data[59] => src_payload.IN1
sink0_data[60] => src_payload.IN1
sink0_data[61] => locked.IN1
sink0_data[61] => src_payload.IN1
sink0_data[62] => src_payload.IN1
sink0_data[63] => src_payload.IN1
sink0_data[64] => src_payload.IN1
sink0_data[65] => src_payload.IN1
sink0_data[66] => src_payload.IN1
sink0_data[67] => src_payload.IN1
sink0_data[68] => src_payload.IN1
sink0_data[69] => src_payload.IN1
sink0_data[70] => src_payload.IN1
sink0_data[71] => src_payload.IN1
sink0_data[72] => src_payload.IN1
sink0_data[73] => src_payload.IN1
sink0_data[74] => src_payload.IN1
sink0_data[75] => src_payload.IN1
sink0_data[76] => src_payload.IN1
sink0_data[77] => src_payload.IN1
sink0_data[78] => src_payload.IN1
sink0_data[79] => src_payload.IN1
sink0_data[80] => src_payload.IN1
sink0_data[81] => src_payload.IN1
sink0_data[82] => src_payload.IN1
sink0_data[83] => src_payload.IN1
sink0_data[84] => src_payload.IN1
sink0_data[85] => src_payload.IN1
sink0_data[86] => src_payload.IN1
sink0_data[87] => src_payload.IN1
sink0_data[88] => src_payload.IN1
sink0_data[89] => src_payload.IN1
sink0_data[90] => src_payload.IN1
sink0_data[91] => src_payload.IN1
sink0_data[92] => src_payload.IN1
sink0_data[93] => src_payload.IN1
sink0_data[94] => src_payload.IN1
sink0_data[95] => src_payload.IN1
sink0_data[96] => src_payload.IN1
sink0_data[97] => src_payload.IN1
sink0_data[98] => src_payload.IN1
sink0_data[99] => src_payload.IN1
sink0_data[100] => src_payload.IN1
sink0_data[101] => src_payload.IN1
sink0_data[102] => src_payload.IN1
sink0_data[103] => src_payload.IN1
sink0_data[104] => src_payload.IN1
sink0_data[105] => src_payload.IN1
sink0_data[106] => src_payload.IN1
sink0_data[107] => src_payload.IN1
sink0_data[108] => src_payload.IN1
sink0_data[109] => src_payload.IN1
sink0_data[110] => src_payload.IN1
sink0_data[111] => src_payload.IN1
sink0_data[112] => src_payload.IN1
sink0_data[113] => src_payload.IN1
sink0_data[114] => src_payload.IN1
sink0_data[115] => src_payload.IN1
sink0_channel[0] => src_payload.IN1
sink0_channel[1] => src_payload.IN1
sink0_channel[2] => src_payload.IN1
sink0_channel[3] => src_payload.IN1
sink0_channel[4] => src_payload.IN1
sink0_startofpacket => src_payload.IN1
sink0_endofpacket => src_payload.IN1
sink0_ready <= sink0_ready.DB_MAX_OUTPUT_PORT_TYPE
sink1_valid => request.IN1
sink1_valid => src_valid.IN1
sink1_data[0] => src_payload.IN1
sink1_data[1] => src_payload.IN1
sink1_data[2] => src_payload.IN1
sink1_data[3] => src_payload.IN1
sink1_data[4] => src_payload.IN1
sink1_data[5] => src_payload.IN1
sink1_data[6] => src_payload.IN1
sink1_data[7] => src_payload.IN1
sink1_data[8] => src_payload.IN1
sink1_data[9] => src_payload.IN1
sink1_data[10] => src_payload.IN1
sink1_data[11] => src_payload.IN1
sink1_data[12] => src_payload.IN1
sink1_data[13] => src_payload.IN1
sink1_data[14] => src_payload.IN1
sink1_data[15] => src_payload.IN1
sink1_data[16] => src_payload.IN1
sink1_data[17] => src_payload.IN1
sink1_data[18] => src_payload.IN1
sink1_data[19] => src_payload.IN1
sink1_data[20] => src_payload.IN1
sink1_data[21] => src_payload.IN1
sink1_data[22] => src_payload.IN1
sink1_data[23] => src_payload.IN1
sink1_data[24] => src_payload.IN1
sink1_data[25] => src_payload.IN1
sink1_data[26] => src_payload.IN1
sink1_data[27] => src_payload.IN1
sink1_data[28] => src_payload.IN1
sink1_data[29] => src_payload.IN1
sink1_data[30] => src_payload.IN1
sink1_data[31] => src_payload.IN1
sink1_data[32] => src_payload.IN1
sink1_data[33] => src_payload.IN1
sink1_data[34] => src_payload.IN1
sink1_data[35] => src_payload.IN1
sink1_data[36] => src_payload.IN1
sink1_data[37] => src_payload.IN1
sink1_data[38] => src_payload.IN1
sink1_data[39] => src_payload.IN1
sink1_data[40] => src_payload.IN1
sink1_data[41] => src_payload.IN1
sink1_data[42] => src_payload.IN1
sink1_data[43] => src_payload.IN1
sink1_data[44] => src_payload.IN1
sink1_data[45] => src_payload.IN1
sink1_data[46] => src_payload.IN1
sink1_data[47] => src_payload.IN1
sink1_data[48] => src_payload.IN1
sink1_data[49] => src_payload.IN1
sink1_data[50] => src_payload.IN1
sink1_data[51] => src_payload.IN1
sink1_data[52] => src_payload.IN1
sink1_data[53] => src_payload.IN1
sink1_data[54] => src_payload.IN1
sink1_data[55] => src_payload.IN1
sink1_data[56] => src_payload.IN1
sink1_data[57] => src_payload.IN1
sink1_data[58] => src_payload.IN1
sink1_data[59] => src_payload.IN1
sink1_data[60] => src_payload.IN1
sink1_data[61] => locked.IN1
sink1_data[61] => src_payload.IN1
sink1_data[62] => src_payload.IN1
sink1_data[63] => src_payload.IN1
sink1_data[64] => src_payload.IN1
sink1_data[65] => src_payload.IN1
sink1_data[66] => src_payload.IN1
sink1_data[67] => src_payload.IN1
sink1_data[68] => src_payload.IN1
sink1_data[69] => src_payload.IN1
sink1_data[70] => src_payload.IN1
sink1_data[71] => src_payload.IN1
sink1_data[72] => src_payload.IN1
sink1_data[73] => src_payload.IN1
sink1_data[74] => src_payload.IN1
sink1_data[75] => src_payload.IN1
sink1_data[76] => src_payload.IN1
sink1_data[77] => src_payload.IN1
sink1_data[78] => src_payload.IN1
sink1_data[79] => src_payload.IN1
sink1_data[80] => src_payload.IN1
sink1_data[81] => src_payload.IN1
sink1_data[82] => src_payload.IN1
sink1_data[83] => src_payload.IN1
sink1_data[84] => src_payload.IN1
sink1_data[85] => src_payload.IN1
sink1_data[86] => src_payload.IN1
sink1_data[87] => src_payload.IN1
sink1_data[88] => src_payload.IN1
sink1_data[89] => src_payload.IN1
sink1_data[90] => src_payload.IN1
sink1_data[91] => src_payload.IN1
sink1_data[92] => src_payload.IN1
sink1_data[93] => src_payload.IN1
sink1_data[94] => src_payload.IN1
sink1_data[95] => src_payload.IN1
sink1_data[96] => src_payload.IN1
sink1_data[97] => src_payload.IN1
sink1_data[98] => src_payload.IN1
sink1_data[99] => src_payload.IN1
sink1_data[100] => src_payload.IN1
sink1_data[101] => src_payload.IN1
sink1_data[102] => src_payload.IN1
sink1_data[103] => src_payload.IN1
sink1_data[104] => src_payload.IN1
sink1_data[105] => src_payload.IN1
sink1_data[106] => src_payload.IN1
sink1_data[107] => src_payload.IN1
sink1_data[108] => src_payload.IN1
sink1_data[109] => src_payload.IN1
sink1_data[110] => src_payload.IN1
sink1_data[111] => src_payload.IN1
sink1_data[112] => src_payload.IN1
sink1_data[113] => src_payload.IN1
sink1_data[114] => src_payload.IN1
sink1_data[115] => src_payload.IN1
sink1_channel[0] => src_payload.IN1
sink1_channel[1] => src_payload.IN1
sink1_channel[2] => src_payload.IN1
sink1_channel[3] => src_payload.IN1
sink1_channel[4] => src_payload.IN1
sink1_startofpacket => src_payload.IN1
sink1_endofpacket => src_payload.IN1
sink1_ready <= sink1_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= src_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[103] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[104] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[105] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[106] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[107] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[108] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[109] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[110] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[111] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[112] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[113] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[114] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[115] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= src_payload[0].DB_MAX_OUTPUT_PORT_TYPE
src_ready => last_cycle.IN0
src_ready => sink0_ready.IN1
src_ready => sink1_ready.IN1
clk => clk.IN1
reset => reset.IN1


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb
clk => top_priority_reg[0].CLK
clk => top_priority_reg[1].CLK
reset => top_priority_reg[0].PRESET
reset => top_priority_reg[1].ACLR
request[0] => grant_double_vector[0].IN1
request[0] => grant_double_vector[2].IN1
request[0] => WideOr0.IN0
request[0] => _.IN1
request[0] => _.IN1
request[1] => grant_double_vector[1].IN1
request[1] => grant_double_vector[3].IN1
request[1] => WideOr0.IN1
request[1] => _.IN1
request[1] => _.IN1
grant[0] <= grant.DB_MAX_OUTPUT_PORT_TYPE
grant[1] <= grant.DB_MAX_OUTPUT_PORT_TYPE
increment_top_priority => top_priority_reg.OUTPUTSELECT
increment_top_priority => top_priority_reg.OUTPUTSELECT
save_top_priority => ~NO_FANOUT~


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
a[0] => sum.IN0
a[0] => full_adder.cout[0].IN0
a[1] => cout.IN0
a[1] => cout.IN0
a[2] => cout.IN0
a[2] => cout.IN0
a[3] => sum.IN0
b[0] => sum.IN1
b[0] => full_adder.cout[0].IN1
b[1] => cout.IN1
b[1] => cout.IN1
b[2] => cout.IN1
b[2] => cout.IN1
b[3] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_003
sink0_valid => request.IN1
sink0_valid => src_valid.IN1
sink0_data[0] => src_payload.IN1
sink0_data[1] => src_payload.IN1
sink0_data[2] => src_payload.IN1
sink0_data[3] => src_payload.IN1
sink0_data[4] => src_payload.IN1
sink0_data[5] => src_payload.IN1
sink0_data[6] => src_payload.IN1
sink0_data[7] => src_payload.IN1
sink0_data[8] => src_payload.IN1
sink0_data[9] => src_payload.IN1
sink0_data[10] => src_payload.IN1
sink0_data[11] => src_payload.IN1
sink0_data[12] => src_payload.IN1
sink0_data[13] => src_payload.IN1
sink0_data[14] => src_payload.IN1
sink0_data[15] => src_payload.IN1
sink0_data[16] => src_payload.IN1
sink0_data[17] => src_payload.IN1
sink0_data[18] => src_payload.IN1
sink0_data[19] => src_payload.IN1
sink0_data[20] => src_payload.IN1
sink0_data[21] => src_payload.IN1
sink0_data[22] => src_payload.IN1
sink0_data[23] => src_payload.IN1
sink0_data[24] => src_payload.IN1
sink0_data[25] => src_payload.IN1
sink0_data[26] => src_payload.IN1
sink0_data[27] => src_payload.IN1
sink0_data[28] => src_payload.IN1
sink0_data[29] => src_payload.IN1
sink0_data[30] => src_payload.IN1
sink0_data[31] => src_payload.IN1
sink0_data[32] => src_payload.IN1
sink0_data[33] => src_payload.IN1
sink0_data[34] => src_payload.IN1
sink0_data[35] => src_payload.IN1
sink0_data[36] => src_payload.IN1
sink0_data[37] => src_payload.IN1
sink0_data[38] => src_payload.IN1
sink0_data[39] => src_payload.IN1
sink0_data[40] => src_payload.IN1
sink0_data[41] => src_payload.IN1
sink0_data[42] => src_payload.IN1
sink0_data[43] => src_payload.IN1
sink0_data[44] => src_payload.IN1
sink0_data[45] => src_payload.IN1
sink0_data[46] => src_payload.IN1
sink0_data[47] => src_payload.IN1
sink0_data[48] => src_payload.IN1
sink0_data[49] => src_payload.IN1
sink0_data[50] => src_payload.IN1
sink0_data[51] => src_payload.IN1
sink0_data[52] => src_payload.IN1
sink0_data[53] => src_payload.IN1
sink0_data[54] => src_payload.IN1
sink0_data[55] => src_payload.IN1
sink0_data[56] => src_payload.IN1
sink0_data[57] => src_payload.IN1
sink0_data[58] => src_payload.IN1
sink0_data[59] => src_payload.IN1
sink0_data[60] => src_payload.IN1
sink0_data[61] => locked.IN1
sink0_data[61] => src_payload.IN1
sink0_data[62] => src_payload.IN1
sink0_data[63] => src_payload.IN1
sink0_data[64] => src_payload.IN1
sink0_data[65] => src_payload.IN1
sink0_data[66] => src_payload.IN1
sink0_data[67] => src_payload.IN1
sink0_data[68] => src_payload.IN1
sink0_data[69] => src_payload.IN1
sink0_data[70] => src_payload.IN1
sink0_data[71] => src_payload.IN1
sink0_data[72] => src_payload.IN1
sink0_data[73] => src_payload.IN1
sink0_data[74] => src_payload.IN1
sink0_data[75] => src_payload.IN1
sink0_data[76] => src_payload.IN1
sink0_data[77] => src_payload.IN1
sink0_data[78] => src_payload.IN1
sink0_data[79] => src_payload.IN1
sink0_data[80] => src_payload.IN1
sink0_data[81] => src_payload.IN1
sink0_data[82] => src_payload.IN1
sink0_data[83] => src_payload.IN1
sink0_data[84] => src_payload.IN1
sink0_data[85] => src_payload.IN1
sink0_data[86] => src_payload.IN1
sink0_data[87] => src_payload.IN1
sink0_data[88] => src_payload.IN1
sink0_data[89] => src_payload.IN1
sink0_data[90] => src_payload.IN1
sink0_data[91] => src_payload.IN1
sink0_data[92] => src_payload.IN1
sink0_data[93] => src_payload.IN1
sink0_data[94] => src_payload.IN1
sink0_data[95] => src_payload.IN1
sink0_data[96] => src_payload.IN1
sink0_data[97] => src_payload.IN1
sink0_data[98] => src_payload.IN1
sink0_data[99] => src_payload.IN1
sink0_data[100] => src_payload.IN1
sink0_data[101] => src_payload.IN1
sink0_data[102] => src_payload.IN1
sink0_data[103] => src_payload.IN1
sink0_data[104] => src_payload.IN1
sink0_data[105] => src_payload.IN1
sink0_data[106] => src_payload.IN1
sink0_data[107] => src_payload.IN1
sink0_data[108] => src_payload.IN1
sink0_data[109] => src_payload.IN1
sink0_data[110] => src_payload.IN1
sink0_data[111] => src_payload.IN1
sink0_data[112] => src_payload.IN1
sink0_data[113] => src_payload.IN1
sink0_data[114] => src_payload.IN1
sink0_data[115] => src_payload.IN1
sink0_channel[0] => src_payload.IN1
sink0_channel[1] => src_payload.IN1
sink0_channel[2] => src_payload.IN1
sink0_channel[3] => src_payload.IN1
sink0_channel[4] => src_payload.IN1
sink0_startofpacket => src_payload.IN1
sink0_endofpacket => src_payload.IN1
sink0_ready <= sink0_ready.DB_MAX_OUTPUT_PORT_TYPE
sink1_valid => request.IN1
sink1_valid => src_valid.IN1
sink1_data[0] => src_payload.IN1
sink1_data[1] => src_payload.IN1
sink1_data[2] => src_payload.IN1
sink1_data[3] => src_payload.IN1
sink1_data[4] => src_payload.IN1
sink1_data[5] => src_payload.IN1
sink1_data[6] => src_payload.IN1
sink1_data[7] => src_payload.IN1
sink1_data[8] => src_payload.IN1
sink1_data[9] => src_payload.IN1
sink1_data[10] => src_payload.IN1
sink1_data[11] => src_payload.IN1
sink1_data[12] => src_payload.IN1
sink1_data[13] => src_payload.IN1
sink1_data[14] => src_payload.IN1
sink1_data[15] => src_payload.IN1
sink1_data[16] => src_payload.IN1
sink1_data[17] => src_payload.IN1
sink1_data[18] => src_payload.IN1
sink1_data[19] => src_payload.IN1
sink1_data[20] => src_payload.IN1
sink1_data[21] => src_payload.IN1
sink1_data[22] => src_payload.IN1
sink1_data[23] => src_payload.IN1
sink1_data[24] => src_payload.IN1
sink1_data[25] => src_payload.IN1
sink1_data[26] => src_payload.IN1
sink1_data[27] => src_payload.IN1
sink1_data[28] => src_payload.IN1
sink1_data[29] => src_payload.IN1
sink1_data[30] => src_payload.IN1
sink1_data[31] => src_payload.IN1
sink1_data[32] => src_payload.IN1
sink1_data[33] => src_payload.IN1
sink1_data[34] => src_payload.IN1
sink1_data[35] => src_payload.IN1
sink1_data[36] => src_payload.IN1
sink1_data[37] => src_payload.IN1
sink1_data[38] => src_payload.IN1
sink1_data[39] => src_payload.IN1
sink1_data[40] => src_payload.IN1
sink1_data[41] => src_payload.IN1
sink1_data[42] => src_payload.IN1
sink1_data[43] => src_payload.IN1
sink1_data[44] => src_payload.IN1
sink1_data[45] => src_payload.IN1
sink1_data[46] => src_payload.IN1
sink1_data[47] => src_payload.IN1
sink1_data[48] => src_payload.IN1
sink1_data[49] => src_payload.IN1
sink1_data[50] => src_payload.IN1
sink1_data[51] => src_payload.IN1
sink1_data[52] => src_payload.IN1
sink1_data[53] => src_payload.IN1
sink1_data[54] => src_payload.IN1
sink1_data[55] => src_payload.IN1
sink1_data[56] => src_payload.IN1
sink1_data[57] => src_payload.IN1
sink1_data[58] => src_payload.IN1
sink1_data[59] => src_payload.IN1
sink1_data[60] => src_payload.IN1
sink1_data[61] => locked.IN1
sink1_data[61] => src_payload.IN1
sink1_data[62] => src_payload.IN1
sink1_data[63] => src_payload.IN1
sink1_data[64] => src_payload.IN1
sink1_data[65] => src_payload.IN1
sink1_data[66] => src_payload.IN1
sink1_data[67] => src_payload.IN1
sink1_data[68] => src_payload.IN1
sink1_data[69] => src_payload.IN1
sink1_data[70] => src_payload.IN1
sink1_data[71] => src_payload.IN1
sink1_data[72] => src_payload.IN1
sink1_data[73] => src_payload.IN1
sink1_data[74] => src_payload.IN1
sink1_data[75] => src_payload.IN1
sink1_data[76] => src_payload.IN1
sink1_data[77] => src_payload.IN1
sink1_data[78] => src_payload.IN1
sink1_data[79] => src_payload.IN1
sink1_data[80] => src_payload.IN1
sink1_data[81] => src_payload.IN1
sink1_data[82] => src_payload.IN1
sink1_data[83] => src_payload.IN1
sink1_data[84] => src_payload.IN1
sink1_data[85] => src_payload.IN1
sink1_data[86] => src_payload.IN1
sink1_data[87] => src_payload.IN1
sink1_data[88] => src_payload.IN1
sink1_data[89] => src_payload.IN1
sink1_data[90] => src_payload.IN1
sink1_data[91] => src_payload.IN1
sink1_data[92] => src_payload.IN1
sink1_data[93] => src_payload.IN1
sink1_data[94] => src_payload.IN1
sink1_data[95] => src_payload.IN1
sink1_data[96] => src_payload.IN1
sink1_data[97] => src_payload.IN1
sink1_data[98] => src_payload.IN1
sink1_data[99] => src_payload.IN1
sink1_data[100] => src_payload.IN1
sink1_data[101] => src_payload.IN1
sink1_data[102] => src_payload.IN1
sink1_data[103] => src_payload.IN1
sink1_data[104] => src_payload.IN1
sink1_data[105] => src_payload.IN1
sink1_data[106] => src_payload.IN1
sink1_data[107] => src_payload.IN1
sink1_data[108] => src_payload.IN1
sink1_data[109] => src_payload.IN1
sink1_data[110] => src_payload.IN1
sink1_data[111] => src_payload.IN1
sink1_data[112] => src_payload.IN1
sink1_data[113] => src_payload.IN1
sink1_data[114] => src_payload.IN1
sink1_data[115] => src_payload.IN1
sink1_channel[0] => src_payload.IN1
sink1_channel[1] => src_payload.IN1
sink1_channel[2] => src_payload.IN1
sink1_channel[3] => src_payload.IN1
sink1_channel[4] => src_payload.IN1
sink1_startofpacket => src_payload.IN1
sink1_endofpacket => src_payload.IN1
sink1_ready <= sink1_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= src_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[103] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[104] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[105] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[106] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[107] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[108] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[109] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[110] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[111] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[112] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[113] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[114] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[115] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= src_payload[0].DB_MAX_OUTPUT_PORT_TYPE
src_ready => last_cycle.IN0
src_ready => sink0_ready.IN1
src_ready => sink1_ready.IN1
clk => clk.IN1
reset => reset.IN1


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb
clk => top_priority_reg[0].CLK
clk => top_priority_reg[1].CLK
reset => top_priority_reg[0].PRESET
reset => top_priority_reg[1].ACLR
request[0] => grant_double_vector[0].IN1
request[0] => grant_double_vector[2].IN1
request[0] => WideOr0.IN0
request[0] => _.IN1
request[0] => _.IN1
request[1] => grant_double_vector[1].IN1
request[1] => grant_double_vector[3].IN1
request[1] => WideOr0.IN1
request[1] => _.IN1
request[1] => _.IN1
grant[0] <= grant.DB_MAX_OUTPUT_PORT_TYPE
grant[1] <= grant.DB_MAX_OUTPUT_PORT_TYPE
increment_top_priority => top_priority_reg.OUTPUTSELECT
increment_top_priority => top_priority_reg.OUTPUTSELECT
save_top_priority => ~NO_FANOUT~


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
a[0] => sum.IN0
a[0] => full_adder.cout[0].IN0
a[1] => cout.IN0
a[1] => cout.IN0
a[2] => cout.IN0
a[2] => cout.IN0
a[3] => sum.IN0
b[0] => sum.IN1
b[0] => full_adder.cout[0].IN1
b[1] => cout.IN1
b[1] => cout.IN1
b[2] => cout.IN1
b[2] => cout.IN1
b[3] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_004
sink0_valid => request.IN1
sink0_valid => src_valid.IN1
sink0_data[0] => src_payload.IN1
sink0_data[1] => src_payload.IN1
sink0_data[2] => src_payload.IN1
sink0_data[3] => src_payload.IN1
sink0_data[4] => src_payload.IN1
sink0_data[5] => src_payload.IN1
sink0_data[6] => src_payload.IN1
sink0_data[7] => src_payload.IN1
sink0_data[8] => src_payload.IN1
sink0_data[9] => src_payload.IN1
sink0_data[10] => src_payload.IN1
sink0_data[11] => src_payload.IN1
sink0_data[12] => src_payload.IN1
sink0_data[13] => src_payload.IN1
sink0_data[14] => src_payload.IN1
sink0_data[15] => src_payload.IN1
sink0_data[16] => src_payload.IN1
sink0_data[17] => src_payload.IN1
sink0_data[18] => src_payload.IN1
sink0_data[19] => src_payload.IN1
sink0_data[20] => src_payload.IN1
sink0_data[21] => src_payload.IN1
sink0_data[22] => src_payload.IN1
sink0_data[23] => src_payload.IN1
sink0_data[24] => src_payload.IN1
sink0_data[25] => src_payload.IN1
sink0_data[26] => src_payload.IN1
sink0_data[27] => src_payload.IN1
sink0_data[28] => src_payload.IN1
sink0_data[29] => src_payload.IN1
sink0_data[30] => src_payload.IN1
sink0_data[31] => src_payload.IN1
sink0_data[32] => src_payload.IN1
sink0_data[33] => src_payload.IN1
sink0_data[34] => src_payload.IN1
sink0_data[35] => src_payload.IN1
sink0_data[36] => src_payload.IN1
sink0_data[37] => src_payload.IN1
sink0_data[38] => src_payload.IN1
sink0_data[39] => src_payload.IN1
sink0_data[40] => src_payload.IN1
sink0_data[41] => src_payload.IN1
sink0_data[42] => src_payload.IN1
sink0_data[43] => src_payload.IN1
sink0_data[44] => src_payload.IN1
sink0_data[45] => src_payload.IN1
sink0_data[46] => src_payload.IN1
sink0_data[47] => src_payload.IN1
sink0_data[48] => src_payload.IN1
sink0_data[49] => src_payload.IN1
sink0_data[50] => src_payload.IN1
sink0_data[51] => src_payload.IN1
sink0_data[52] => src_payload.IN1
sink0_data[53] => src_payload.IN1
sink0_data[54] => src_payload.IN1
sink0_data[55] => src_payload.IN1
sink0_data[56] => src_payload.IN1
sink0_data[57] => src_payload.IN1
sink0_data[58] => src_payload.IN1
sink0_data[59] => src_payload.IN1
sink0_data[60] => src_payload.IN1
sink0_data[61] => locked.IN1
sink0_data[61] => src_payload.IN1
sink0_data[62] => src_payload.IN1
sink0_data[63] => src_payload.IN1
sink0_data[64] => src_payload.IN1
sink0_data[65] => src_payload.IN1
sink0_data[66] => src_payload.IN1
sink0_data[67] => src_payload.IN1
sink0_data[68] => src_payload.IN1
sink0_data[69] => src_payload.IN1
sink0_data[70] => src_payload.IN1
sink0_data[71] => src_payload.IN1
sink0_data[72] => src_payload.IN1
sink0_data[73] => src_payload.IN1
sink0_data[74] => src_payload.IN1
sink0_data[75] => src_payload.IN1
sink0_data[76] => src_payload.IN1
sink0_data[77] => src_payload.IN1
sink0_data[78] => src_payload.IN1
sink0_data[79] => src_payload.IN1
sink0_data[80] => src_payload.IN1
sink0_data[81] => src_payload.IN1
sink0_data[82] => src_payload.IN1
sink0_data[83] => src_payload.IN1
sink0_data[84] => src_payload.IN1
sink0_data[85] => src_payload.IN1
sink0_data[86] => src_payload.IN1
sink0_data[87] => src_payload.IN1
sink0_data[88] => src_payload.IN1
sink0_data[89] => src_payload.IN1
sink0_data[90] => src_payload.IN1
sink0_data[91] => src_payload.IN1
sink0_data[92] => src_payload.IN1
sink0_data[93] => src_payload.IN1
sink0_data[94] => src_payload.IN1
sink0_data[95] => src_payload.IN1
sink0_data[96] => src_payload.IN1
sink0_data[97] => src_payload.IN1
sink0_data[98] => src_payload.IN1
sink0_data[99] => src_payload.IN1
sink0_data[100] => src_payload.IN1
sink0_data[101] => src_payload.IN1
sink0_data[102] => src_payload.IN1
sink0_data[103] => src_payload.IN1
sink0_data[104] => src_payload.IN1
sink0_data[105] => src_payload.IN1
sink0_data[106] => src_payload.IN1
sink0_data[107] => src_payload.IN1
sink0_data[108] => src_payload.IN1
sink0_data[109] => src_payload.IN1
sink0_data[110] => src_payload.IN1
sink0_data[111] => src_payload.IN1
sink0_data[112] => src_payload.IN1
sink0_data[113] => src_payload.IN1
sink0_data[114] => src_payload.IN1
sink0_data[115] => src_payload.IN1
sink0_channel[0] => src_payload.IN1
sink0_channel[1] => src_payload.IN1
sink0_channel[2] => src_payload.IN1
sink0_channel[3] => src_payload.IN1
sink0_channel[4] => src_payload.IN1
sink0_startofpacket => src_payload.IN1
sink0_endofpacket => src_payload.IN1
sink0_ready <= sink0_ready.DB_MAX_OUTPUT_PORT_TYPE
sink1_valid => request.IN1
sink1_valid => src_valid.IN1
sink1_data[0] => src_payload.IN1
sink1_data[1] => src_payload.IN1
sink1_data[2] => src_payload.IN1
sink1_data[3] => src_payload.IN1
sink1_data[4] => src_payload.IN1
sink1_data[5] => src_payload.IN1
sink1_data[6] => src_payload.IN1
sink1_data[7] => src_payload.IN1
sink1_data[8] => src_payload.IN1
sink1_data[9] => src_payload.IN1
sink1_data[10] => src_payload.IN1
sink1_data[11] => src_payload.IN1
sink1_data[12] => src_payload.IN1
sink1_data[13] => src_payload.IN1
sink1_data[14] => src_payload.IN1
sink1_data[15] => src_payload.IN1
sink1_data[16] => src_payload.IN1
sink1_data[17] => src_payload.IN1
sink1_data[18] => src_payload.IN1
sink1_data[19] => src_payload.IN1
sink1_data[20] => src_payload.IN1
sink1_data[21] => src_payload.IN1
sink1_data[22] => src_payload.IN1
sink1_data[23] => src_payload.IN1
sink1_data[24] => src_payload.IN1
sink1_data[25] => src_payload.IN1
sink1_data[26] => src_payload.IN1
sink1_data[27] => src_payload.IN1
sink1_data[28] => src_payload.IN1
sink1_data[29] => src_payload.IN1
sink1_data[30] => src_payload.IN1
sink1_data[31] => src_payload.IN1
sink1_data[32] => src_payload.IN1
sink1_data[33] => src_payload.IN1
sink1_data[34] => src_payload.IN1
sink1_data[35] => src_payload.IN1
sink1_data[36] => src_payload.IN1
sink1_data[37] => src_payload.IN1
sink1_data[38] => src_payload.IN1
sink1_data[39] => src_payload.IN1
sink1_data[40] => src_payload.IN1
sink1_data[41] => src_payload.IN1
sink1_data[42] => src_payload.IN1
sink1_data[43] => src_payload.IN1
sink1_data[44] => src_payload.IN1
sink1_data[45] => src_payload.IN1
sink1_data[46] => src_payload.IN1
sink1_data[47] => src_payload.IN1
sink1_data[48] => src_payload.IN1
sink1_data[49] => src_payload.IN1
sink1_data[50] => src_payload.IN1
sink1_data[51] => src_payload.IN1
sink1_data[52] => src_payload.IN1
sink1_data[53] => src_payload.IN1
sink1_data[54] => src_payload.IN1
sink1_data[55] => src_payload.IN1
sink1_data[56] => src_payload.IN1
sink1_data[57] => src_payload.IN1
sink1_data[58] => src_payload.IN1
sink1_data[59] => src_payload.IN1
sink1_data[60] => src_payload.IN1
sink1_data[61] => locked.IN1
sink1_data[61] => src_payload.IN1
sink1_data[62] => src_payload.IN1
sink1_data[63] => src_payload.IN1
sink1_data[64] => src_payload.IN1
sink1_data[65] => src_payload.IN1
sink1_data[66] => src_payload.IN1
sink1_data[67] => src_payload.IN1
sink1_data[68] => src_payload.IN1
sink1_data[69] => src_payload.IN1
sink1_data[70] => src_payload.IN1
sink1_data[71] => src_payload.IN1
sink1_data[72] => src_payload.IN1
sink1_data[73] => src_payload.IN1
sink1_data[74] => src_payload.IN1
sink1_data[75] => src_payload.IN1
sink1_data[76] => src_payload.IN1
sink1_data[77] => src_payload.IN1
sink1_data[78] => src_payload.IN1
sink1_data[79] => src_payload.IN1
sink1_data[80] => src_payload.IN1
sink1_data[81] => src_payload.IN1
sink1_data[82] => src_payload.IN1
sink1_data[83] => src_payload.IN1
sink1_data[84] => src_payload.IN1
sink1_data[85] => src_payload.IN1
sink1_data[86] => src_payload.IN1
sink1_data[87] => src_payload.IN1
sink1_data[88] => src_payload.IN1
sink1_data[89] => src_payload.IN1
sink1_data[90] => src_payload.IN1
sink1_data[91] => src_payload.IN1
sink1_data[92] => src_payload.IN1
sink1_data[93] => src_payload.IN1
sink1_data[94] => src_payload.IN1
sink1_data[95] => src_payload.IN1
sink1_data[96] => src_payload.IN1
sink1_data[97] => src_payload.IN1
sink1_data[98] => src_payload.IN1
sink1_data[99] => src_payload.IN1
sink1_data[100] => src_payload.IN1
sink1_data[101] => src_payload.IN1
sink1_data[102] => src_payload.IN1
sink1_data[103] => src_payload.IN1
sink1_data[104] => src_payload.IN1
sink1_data[105] => src_payload.IN1
sink1_data[106] => src_payload.IN1
sink1_data[107] => src_payload.IN1
sink1_data[108] => src_payload.IN1
sink1_data[109] => src_payload.IN1
sink1_data[110] => src_payload.IN1
sink1_data[111] => src_payload.IN1
sink1_data[112] => src_payload.IN1
sink1_data[113] => src_payload.IN1
sink1_data[114] => src_payload.IN1
sink1_data[115] => src_payload.IN1
sink1_channel[0] => src_payload.IN1
sink1_channel[1] => src_payload.IN1
sink1_channel[2] => src_payload.IN1
sink1_channel[3] => src_payload.IN1
sink1_channel[4] => src_payload.IN1
sink1_startofpacket => src_payload.IN1
sink1_endofpacket => src_payload.IN1
sink1_ready <= sink1_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= src_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[103] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[104] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[105] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[106] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[107] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[108] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[109] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[110] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[111] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[112] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[113] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[114] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[115] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= src_payload[0].DB_MAX_OUTPUT_PORT_TYPE
src_ready => last_cycle.IN0
src_ready => sink0_ready.IN1
src_ready => sink1_ready.IN1
clk => clk.IN1
reset => reset.IN1


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb
clk => top_priority_reg[0].CLK
clk => top_priority_reg[1].CLK
reset => top_priority_reg[0].PRESET
reset => top_priority_reg[1].ACLR
request[0] => grant_double_vector[0].IN1
request[0] => grant_double_vector[2].IN1
request[0] => WideOr0.IN0
request[0] => _.IN1
request[0] => _.IN1
request[1] => grant_double_vector[1].IN1
request[1] => grant_double_vector[3].IN1
request[1] => WideOr0.IN1
request[1] => _.IN1
request[1] => _.IN1
grant[0] <= grant.DB_MAX_OUTPUT_PORT_TYPE
grant[1] <= grant.DB_MAX_OUTPUT_PORT_TYPE
increment_top_priority => top_priority_reg.OUTPUTSELECT
increment_top_priority => top_priority_reg.OUTPUTSELECT
save_top_priority => ~NO_FANOUT~


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
a[0] => sum.IN0
a[0] => full_adder.cout[0].IN0
a[1] => cout.IN0
a[1] => cout.IN0
a[2] => cout.IN0
a[2] => cout.IN0
a[3] => sum.IN0
b[0] => sum.IN1
b[0] => full_adder.cout[0].IN1
b[1] => cout.IN1
b[1] => cout.IN1
b[2] => cout.IN1
b[2] => cout.IN1
b[3] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux
sink_valid[0] => src0_valid.IN0
sink_valid[0] => src1_valid.IN0
sink_data[0] => src1_data[0].DATAIN
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src1_data[1].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src1_data[2].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src1_data[3].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src1_data[4].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src1_data[5].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src1_data[6].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src1_data[7].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src1_data[8].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src1_data[9].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src1_data[10].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src1_data[11].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src1_data[12].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src1_data[13].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src1_data[14].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src1_data[15].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src1_data[16].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src1_data[17].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src1_data[18].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src1_data[19].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src1_data[20].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src1_data[21].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src1_data[22].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src1_data[23].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src1_data[24].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src1_data[25].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src1_data[26].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src1_data[27].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src1_data[28].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src1_data[29].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src1_data[30].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src1_data[31].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src1_data[32].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src1_data[33].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src1_data[34].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src1_data[35].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src1_data[36].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src1_data[37].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src1_data[38].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src1_data[39].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src1_data[40].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src1_data[41].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src1_data[42].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src1_data[43].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src1_data[44].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src1_data[45].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src1_data[46].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src1_data[47].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src1_data[48].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src1_data[49].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src1_data[50].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src1_data[51].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src1_data[52].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src1_data[53].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src1_data[54].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src1_data[55].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src1_data[56].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src1_data[57].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src1_data[58].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src1_data[59].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src1_data[60].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src1_data[61].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src1_data[62].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src1_data[63].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src1_data[64].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src1_data[65].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src1_data[66].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src1_data[67].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src1_data[68].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src1_data[69].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src1_data[70].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src1_data[71].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src1_data[72].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src1_data[73].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src1_data[74].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src1_data[75].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src1_data[76].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src1_data[77].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src1_data[78].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src1_data[79].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src1_data[80].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src1_data[81].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src1_data[82].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src1_data[83].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src1_data[84].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src1_data[85].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src1_data[86].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src1_data[87].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src1_data[88].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[89] => src1_data[89].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[90] => src1_data[90].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[91] => src1_data[91].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[92] => src1_data[92].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_data[93] => src1_data[93].DATAIN
sink_data[93] => src0_data[93].DATAIN
sink_data[94] => src1_data[94].DATAIN
sink_data[94] => src0_data[94].DATAIN
sink_data[95] => src1_data[95].DATAIN
sink_data[95] => src0_data[95].DATAIN
sink_data[96] => src1_data[96].DATAIN
sink_data[96] => src0_data[96].DATAIN
sink_data[97] => src1_data[97].DATAIN
sink_data[97] => src0_data[97].DATAIN
sink_data[98] => src1_data[98].DATAIN
sink_data[98] => src0_data[98].DATAIN
sink_data[99] => src1_data[99].DATAIN
sink_data[99] => src0_data[99].DATAIN
sink_data[100] => src1_data[100].DATAIN
sink_data[100] => src0_data[100].DATAIN
sink_data[101] => src1_data[101].DATAIN
sink_data[101] => src0_data[101].DATAIN
sink_data[102] => src1_data[102].DATAIN
sink_data[102] => src0_data[102].DATAIN
sink_data[103] => src1_data[103].DATAIN
sink_data[103] => src0_data[103].DATAIN
sink_data[104] => src1_data[104].DATAIN
sink_data[104] => src0_data[104].DATAIN
sink_data[105] => src1_data[105].DATAIN
sink_data[105] => src0_data[105].DATAIN
sink_data[106] => src1_data[106].DATAIN
sink_data[106] => src0_data[106].DATAIN
sink_data[107] => src1_data[107].DATAIN
sink_data[107] => src0_data[107].DATAIN
sink_data[108] => src1_data[108].DATAIN
sink_data[108] => src0_data[108].DATAIN
sink_data[109] => src1_data[109].DATAIN
sink_data[109] => src0_data[109].DATAIN
sink_data[110] => src1_data[110].DATAIN
sink_data[110] => src0_data[110].DATAIN
sink_data[111] => src1_data[111].DATAIN
sink_data[111] => src0_data[111].DATAIN
sink_data[112] => src1_data[112].DATAIN
sink_data[112] => src0_data[112].DATAIN
sink_data[113] => src1_data[113].DATAIN
sink_data[113] => src0_data[113].DATAIN
sink_data[114] => src1_data[114].DATAIN
sink_data[114] => src0_data[114].DATAIN
sink_data[115] => src1_data[115].DATAIN
sink_data[115] => src0_data[115].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src1_valid.IN1
sink_channel[1] => sink_ready.IN0
sink_channel[2] => src1_channel[0].DATAIN
sink_channel[2] => src0_channel[0].DATAIN
sink_channel[3] => src1_channel[1].DATAIN
sink_channel[3] => src0_channel[1].DATAIN
sink_channel[4] => src1_channel[2].DATAIN
sink_channel[4] => src0_channel[2].DATAIN
sink_startofpacket => src1_startofpacket.DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src1_endofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src0_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src0_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src0_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src0_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src0_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src0_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src0_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src0_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src0_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src0_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src0_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src0_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src0_data[106] <= sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
src0_data[107] <= sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
src0_data[108] <= sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
src0_data[109] <= sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
src0_data[110] <= sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
src0_data[111] <= sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
src0_data[112] <= sink_data[112].DB_MAX_OUTPUT_PORT_TYPE
src0_data[113] <= sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
src0_data[114] <= sink_data[114].DB_MAX_OUTPUT_PORT_TYPE
src0_data[115] <= sink_data[115].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[1] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[2] <= sink_channel[4].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[3] <= <GND>
src0_channel[4] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
src1_valid <= src1_valid.DB_MAX_OUTPUT_PORT_TYPE
src1_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src1_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src1_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src1_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src1_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src1_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src1_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src1_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src1_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src1_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src1_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src1_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src1_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src1_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src1_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src1_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src1_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src1_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src1_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src1_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src1_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src1_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src1_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src1_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src1_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src1_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src1_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src1_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src1_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src1_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src1_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src1_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src1_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src1_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src1_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src1_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src1_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src1_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src1_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src1_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src1_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src1_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src1_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src1_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src1_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src1_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src1_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src1_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src1_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src1_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src1_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src1_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src1_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src1_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src1_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src1_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src1_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src1_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src1_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src1_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src1_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src1_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src1_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src1_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src1_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src1_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src1_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src1_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src1_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src1_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src1_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src1_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src1_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src1_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src1_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src1_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src1_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src1_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src1_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src1_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src1_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src1_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src1_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src1_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src1_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src1_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src1_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src1_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src1_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src1_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src1_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src1_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src1_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src1_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src1_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src1_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src1_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src1_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src1_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src1_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src1_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src1_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src1_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src1_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src1_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src1_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src1_data[106] <= sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
src1_data[107] <= sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
src1_data[108] <= sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
src1_data[109] <= sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
src1_data[110] <= sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
src1_data[111] <= sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
src1_data[112] <= sink_data[112].DB_MAX_OUTPUT_PORT_TYPE
src1_data[113] <= sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
src1_data[114] <= sink_data[114].DB_MAX_OUTPUT_PORT_TYPE
src1_data[115] <= sink_data[115].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[0] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[1] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[2] <= sink_channel[4].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[3] <= <GND>
src1_channel[4] <= <GND>
src1_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_001
sink_valid[0] => src0_valid.IN0
sink_valid[0] => src1_valid.IN0
sink_data[0] => src1_data[0].DATAIN
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src1_data[1].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src1_data[2].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src1_data[3].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src1_data[4].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src1_data[5].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src1_data[6].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src1_data[7].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src1_data[8].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src1_data[9].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src1_data[10].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src1_data[11].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src1_data[12].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src1_data[13].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src1_data[14].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src1_data[15].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src1_data[16].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src1_data[17].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src1_data[18].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src1_data[19].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src1_data[20].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src1_data[21].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src1_data[22].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src1_data[23].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src1_data[24].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src1_data[25].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src1_data[26].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src1_data[27].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src1_data[28].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src1_data[29].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src1_data[30].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src1_data[31].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src1_data[32].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src1_data[33].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src1_data[34].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src1_data[35].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src1_data[36].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src1_data[37].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src1_data[38].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src1_data[39].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src1_data[40].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src1_data[41].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src1_data[42].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src1_data[43].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src1_data[44].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src1_data[45].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src1_data[46].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src1_data[47].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src1_data[48].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src1_data[49].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src1_data[50].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src1_data[51].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src1_data[52].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src1_data[53].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src1_data[54].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src1_data[55].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src1_data[56].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src1_data[57].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src1_data[58].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src1_data[59].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src1_data[60].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src1_data[61].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src1_data[62].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src1_data[63].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src1_data[64].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src1_data[65].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src1_data[66].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src1_data[67].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src1_data[68].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src1_data[69].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src1_data[70].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src1_data[71].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src1_data[72].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src1_data[73].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src1_data[74].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src1_data[75].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src1_data[76].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src1_data[77].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src1_data[78].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src1_data[79].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src1_data[80].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src1_data[81].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src1_data[82].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src1_data[83].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src1_data[84].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src1_data[85].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src1_data[86].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src1_data[87].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src1_data[88].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[89] => src1_data[89].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[90] => src1_data[90].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[91] => src1_data[91].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[92] => src1_data[92].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_data[93] => src1_data[93].DATAIN
sink_data[93] => src0_data[93].DATAIN
sink_data[94] => src1_data[94].DATAIN
sink_data[94] => src0_data[94].DATAIN
sink_data[95] => src1_data[95].DATAIN
sink_data[95] => src0_data[95].DATAIN
sink_data[96] => src1_data[96].DATAIN
sink_data[96] => src0_data[96].DATAIN
sink_data[97] => src1_data[97].DATAIN
sink_data[97] => src0_data[97].DATAIN
sink_data[98] => src1_data[98].DATAIN
sink_data[98] => src0_data[98].DATAIN
sink_data[99] => src1_data[99].DATAIN
sink_data[99] => src0_data[99].DATAIN
sink_data[100] => src1_data[100].DATAIN
sink_data[100] => src0_data[100].DATAIN
sink_data[101] => src1_data[101].DATAIN
sink_data[101] => src0_data[101].DATAIN
sink_data[102] => src1_data[102].DATAIN
sink_data[102] => src0_data[102].DATAIN
sink_data[103] => src1_data[103].DATAIN
sink_data[103] => src0_data[103].DATAIN
sink_data[104] => src1_data[104].DATAIN
sink_data[104] => src0_data[104].DATAIN
sink_data[105] => src1_data[105].DATAIN
sink_data[105] => src0_data[105].DATAIN
sink_data[106] => src1_data[106].DATAIN
sink_data[106] => src0_data[106].DATAIN
sink_data[107] => src1_data[107].DATAIN
sink_data[107] => src0_data[107].DATAIN
sink_data[108] => src1_data[108].DATAIN
sink_data[108] => src0_data[108].DATAIN
sink_data[109] => src1_data[109].DATAIN
sink_data[109] => src0_data[109].DATAIN
sink_data[110] => src1_data[110].DATAIN
sink_data[110] => src0_data[110].DATAIN
sink_data[111] => src1_data[111].DATAIN
sink_data[111] => src0_data[111].DATAIN
sink_data[112] => src1_data[112].DATAIN
sink_data[112] => src0_data[112].DATAIN
sink_data[113] => src1_data[113].DATAIN
sink_data[113] => src0_data[113].DATAIN
sink_data[114] => src1_data[114].DATAIN
sink_data[114] => src0_data[114].DATAIN
sink_data[115] => src1_data[115].DATAIN
sink_data[115] => src0_data[115].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src1_valid.IN1
sink_channel[1] => sink_ready.IN0
sink_channel[2] => src1_channel[0].DATAIN
sink_channel[2] => src0_channel[0].DATAIN
sink_channel[3] => src1_channel[1].DATAIN
sink_channel[3] => src0_channel[1].DATAIN
sink_channel[4] => src1_channel[2].DATAIN
sink_channel[4] => src0_channel[2].DATAIN
sink_startofpacket => src1_startofpacket.DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src1_endofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src0_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src0_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src0_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src0_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src0_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src0_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src0_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src0_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src0_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src0_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src0_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src0_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src0_data[106] <= sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
src0_data[107] <= sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
src0_data[108] <= sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
src0_data[109] <= sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
src0_data[110] <= sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
src0_data[111] <= sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
src0_data[112] <= sink_data[112].DB_MAX_OUTPUT_PORT_TYPE
src0_data[113] <= sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
src0_data[114] <= sink_data[114].DB_MAX_OUTPUT_PORT_TYPE
src0_data[115] <= sink_data[115].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[1] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[2] <= sink_channel[4].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[3] <= <GND>
src0_channel[4] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
src1_valid <= src1_valid.DB_MAX_OUTPUT_PORT_TYPE
src1_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src1_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src1_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src1_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src1_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src1_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src1_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src1_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src1_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src1_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src1_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src1_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src1_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src1_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src1_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src1_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src1_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src1_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src1_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src1_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src1_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src1_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src1_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src1_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src1_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src1_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src1_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src1_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src1_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src1_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src1_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src1_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src1_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src1_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src1_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src1_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src1_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src1_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src1_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src1_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src1_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src1_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src1_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src1_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src1_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src1_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src1_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src1_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src1_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src1_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src1_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src1_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src1_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src1_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src1_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src1_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src1_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src1_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src1_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src1_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src1_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src1_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src1_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src1_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src1_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src1_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src1_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src1_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src1_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src1_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src1_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src1_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src1_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src1_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src1_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src1_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src1_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src1_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src1_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src1_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src1_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src1_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src1_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src1_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src1_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src1_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src1_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src1_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src1_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src1_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src1_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src1_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src1_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src1_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src1_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src1_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src1_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src1_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src1_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src1_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src1_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src1_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src1_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src1_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src1_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src1_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src1_data[106] <= sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
src1_data[107] <= sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
src1_data[108] <= sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
src1_data[109] <= sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
src1_data[110] <= sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
src1_data[111] <= sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
src1_data[112] <= sink_data[112].DB_MAX_OUTPUT_PORT_TYPE
src1_data[113] <= sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
src1_data[114] <= sink_data[114].DB_MAX_OUTPUT_PORT_TYPE
src1_data[115] <= sink_data[115].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[0] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[1] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[2] <= sink_channel[4].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[3] <= <GND>
src1_channel[4] <= <GND>
src1_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_002
sink_valid[0] => src0_valid.IN0
sink_valid[0] => src1_valid.IN0
sink_data[0] => src1_data[0].DATAIN
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src1_data[1].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src1_data[2].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src1_data[3].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src1_data[4].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src1_data[5].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src1_data[6].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src1_data[7].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src1_data[8].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src1_data[9].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src1_data[10].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src1_data[11].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src1_data[12].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src1_data[13].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src1_data[14].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src1_data[15].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src1_data[16].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src1_data[17].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src1_data[18].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src1_data[19].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src1_data[20].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src1_data[21].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src1_data[22].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src1_data[23].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src1_data[24].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src1_data[25].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src1_data[26].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src1_data[27].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src1_data[28].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src1_data[29].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src1_data[30].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src1_data[31].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src1_data[32].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src1_data[33].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src1_data[34].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src1_data[35].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src1_data[36].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src1_data[37].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src1_data[38].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src1_data[39].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src1_data[40].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src1_data[41].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src1_data[42].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src1_data[43].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src1_data[44].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src1_data[45].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src1_data[46].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src1_data[47].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src1_data[48].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src1_data[49].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src1_data[50].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src1_data[51].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src1_data[52].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src1_data[53].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src1_data[54].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src1_data[55].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src1_data[56].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src1_data[57].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src1_data[58].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src1_data[59].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src1_data[60].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src1_data[61].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src1_data[62].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src1_data[63].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src1_data[64].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src1_data[65].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src1_data[66].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src1_data[67].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src1_data[68].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src1_data[69].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src1_data[70].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src1_data[71].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src1_data[72].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src1_data[73].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src1_data[74].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src1_data[75].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src1_data[76].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src1_data[77].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src1_data[78].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src1_data[79].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src1_data[80].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src1_data[81].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src1_data[82].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src1_data[83].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src1_data[84].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src1_data[85].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src1_data[86].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src1_data[87].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src1_data[88].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[89] => src1_data[89].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[90] => src1_data[90].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[91] => src1_data[91].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[92] => src1_data[92].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_data[93] => src1_data[93].DATAIN
sink_data[93] => src0_data[93].DATAIN
sink_data[94] => src1_data[94].DATAIN
sink_data[94] => src0_data[94].DATAIN
sink_data[95] => src1_data[95].DATAIN
sink_data[95] => src0_data[95].DATAIN
sink_data[96] => src1_data[96].DATAIN
sink_data[96] => src0_data[96].DATAIN
sink_data[97] => src1_data[97].DATAIN
sink_data[97] => src0_data[97].DATAIN
sink_data[98] => src1_data[98].DATAIN
sink_data[98] => src0_data[98].DATAIN
sink_data[99] => src1_data[99].DATAIN
sink_data[99] => src0_data[99].DATAIN
sink_data[100] => src1_data[100].DATAIN
sink_data[100] => src0_data[100].DATAIN
sink_data[101] => src1_data[101].DATAIN
sink_data[101] => src0_data[101].DATAIN
sink_data[102] => src1_data[102].DATAIN
sink_data[102] => src0_data[102].DATAIN
sink_data[103] => src1_data[103].DATAIN
sink_data[103] => src0_data[103].DATAIN
sink_data[104] => src1_data[104].DATAIN
sink_data[104] => src0_data[104].DATAIN
sink_data[105] => src1_data[105].DATAIN
sink_data[105] => src0_data[105].DATAIN
sink_data[106] => src1_data[106].DATAIN
sink_data[106] => src0_data[106].DATAIN
sink_data[107] => src1_data[107].DATAIN
sink_data[107] => src0_data[107].DATAIN
sink_data[108] => src1_data[108].DATAIN
sink_data[108] => src0_data[108].DATAIN
sink_data[109] => src1_data[109].DATAIN
sink_data[109] => src0_data[109].DATAIN
sink_data[110] => src1_data[110].DATAIN
sink_data[110] => src0_data[110].DATAIN
sink_data[111] => src1_data[111].DATAIN
sink_data[111] => src0_data[111].DATAIN
sink_data[112] => src1_data[112].DATAIN
sink_data[112] => src0_data[112].DATAIN
sink_data[113] => src1_data[113].DATAIN
sink_data[113] => src0_data[113].DATAIN
sink_data[114] => src1_data[114].DATAIN
sink_data[114] => src0_data[114].DATAIN
sink_data[115] => src1_data[115].DATAIN
sink_data[115] => src0_data[115].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src1_valid.IN1
sink_channel[1] => sink_ready.IN0
sink_channel[2] => src1_channel[0].DATAIN
sink_channel[2] => src0_channel[0].DATAIN
sink_channel[3] => src1_channel[1].DATAIN
sink_channel[3] => src0_channel[1].DATAIN
sink_channel[4] => src1_channel[2].DATAIN
sink_channel[4] => src0_channel[2].DATAIN
sink_startofpacket => src1_startofpacket.DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src1_endofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src0_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src0_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src0_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src0_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src0_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src0_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src0_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src0_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src0_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src0_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src0_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src0_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src0_data[106] <= sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
src0_data[107] <= sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
src0_data[108] <= sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
src0_data[109] <= sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
src0_data[110] <= sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
src0_data[111] <= sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
src0_data[112] <= sink_data[112].DB_MAX_OUTPUT_PORT_TYPE
src0_data[113] <= sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
src0_data[114] <= sink_data[114].DB_MAX_OUTPUT_PORT_TYPE
src0_data[115] <= sink_data[115].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[1] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[2] <= sink_channel[4].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[3] <= <GND>
src0_channel[4] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
src1_valid <= src1_valid.DB_MAX_OUTPUT_PORT_TYPE
src1_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src1_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src1_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src1_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src1_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src1_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src1_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src1_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src1_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src1_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src1_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src1_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src1_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src1_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src1_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src1_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src1_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src1_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src1_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src1_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src1_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src1_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src1_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src1_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src1_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src1_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src1_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src1_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src1_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src1_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src1_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src1_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src1_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src1_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src1_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src1_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src1_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src1_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src1_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src1_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src1_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src1_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src1_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src1_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src1_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src1_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src1_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src1_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src1_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src1_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src1_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src1_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src1_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src1_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src1_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src1_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src1_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src1_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src1_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src1_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src1_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src1_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src1_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src1_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src1_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src1_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src1_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src1_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src1_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src1_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src1_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src1_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src1_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src1_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src1_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src1_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src1_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src1_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src1_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src1_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src1_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src1_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src1_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src1_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src1_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src1_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src1_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src1_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src1_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src1_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src1_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src1_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src1_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src1_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src1_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src1_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src1_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src1_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src1_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src1_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src1_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src1_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src1_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src1_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src1_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src1_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src1_data[106] <= sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
src1_data[107] <= sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
src1_data[108] <= sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
src1_data[109] <= sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
src1_data[110] <= sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
src1_data[111] <= sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
src1_data[112] <= sink_data[112].DB_MAX_OUTPUT_PORT_TYPE
src1_data[113] <= sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
src1_data[114] <= sink_data[114].DB_MAX_OUTPUT_PORT_TYPE
src1_data[115] <= sink_data[115].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[0] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[1] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[2] <= sink_channel[4].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[3] <= <GND>
src1_channel[4] <= <GND>
src1_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_003
sink_valid[0] => src0_valid.IN0
sink_valid[0] => src1_valid.IN0
sink_data[0] => src1_data[0].DATAIN
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src1_data[1].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src1_data[2].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src1_data[3].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src1_data[4].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src1_data[5].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src1_data[6].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src1_data[7].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src1_data[8].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src1_data[9].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src1_data[10].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src1_data[11].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src1_data[12].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src1_data[13].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src1_data[14].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src1_data[15].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src1_data[16].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src1_data[17].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src1_data[18].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src1_data[19].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src1_data[20].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src1_data[21].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src1_data[22].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src1_data[23].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src1_data[24].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src1_data[25].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src1_data[26].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src1_data[27].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src1_data[28].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src1_data[29].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src1_data[30].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src1_data[31].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src1_data[32].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src1_data[33].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src1_data[34].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src1_data[35].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src1_data[36].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src1_data[37].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src1_data[38].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src1_data[39].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src1_data[40].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src1_data[41].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src1_data[42].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src1_data[43].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src1_data[44].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src1_data[45].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src1_data[46].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src1_data[47].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src1_data[48].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src1_data[49].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src1_data[50].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src1_data[51].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src1_data[52].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src1_data[53].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src1_data[54].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src1_data[55].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src1_data[56].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src1_data[57].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src1_data[58].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src1_data[59].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src1_data[60].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src1_data[61].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src1_data[62].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src1_data[63].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src1_data[64].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src1_data[65].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src1_data[66].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src1_data[67].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src1_data[68].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src1_data[69].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src1_data[70].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src1_data[71].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src1_data[72].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src1_data[73].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src1_data[74].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src1_data[75].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src1_data[76].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src1_data[77].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src1_data[78].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src1_data[79].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src1_data[80].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src1_data[81].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src1_data[82].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src1_data[83].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src1_data[84].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src1_data[85].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src1_data[86].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src1_data[87].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src1_data[88].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[89] => src1_data[89].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[90] => src1_data[90].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[91] => src1_data[91].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[92] => src1_data[92].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_data[93] => src1_data[93].DATAIN
sink_data[93] => src0_data[93].DATAIN
sink_data[94] => src1_data[94].DATAIN
sink_data[94] => src0_data[94].DATAIN
sink_data[95] => src1_data[95].DATAIN
sink_data[95] => src0_data[95].DATAIN
sink_data[96] => src1_data[96].DATAIN
sink_data[96] => src0_data[96].DATAIN
sink_data[97] => src1_data[97].DATAIN
sink_data[97] => src0_data[97].DATAIN
sink_data[98] => src1_data[98].DATAIN
sink_data[98] => src0_data[98].DATAIN
sink_data[99] => src1_data[99].DATAIN
sink_data[99] => src0_data[99].DATAIN
sink_data[100] => src1_data[100].DATAIN
sink_data[100] => src0_data[100].DATAIN
sink_data[101] => src1_data[101].DATAIN
sink_data[101] => src0_data[101].DATAIN
sink_data[102] => src1_data[102].DATAIN
sink_data[102] => src0_data[102].DATAIN
sink_data[103] => src1_data[103].DATAIN
sink_data[103] => src0_data[103].DATAIN
sink_data[104] => src1_data[104].DATAIN
sink_data[104] => src0_data[104].DATAIN
sink_data[105] => src1_data[105].DATAIN
sink_data[105] => src0_data[105].DATAIN
sink_data[106] => src1_data[106].DATAIN
sink_data[106] => src0_data[106].DATAIN
sink_data[107] => src1_data[107].DATAIN
sink_data[107] => src0_data[107].DATAIN
sink_data[108] => src1_data[108].DATAIN
sink_data[108] => src0_data[108].DATAIN
sink_data[109] => src1_data[109].DATAIN
sink_data[109] => src0_data[109].DATAIN
sink_data[110] => src1_data[110].DATAIN
sink_data[110] => src0_data[110].DATAIN
sink_data[111] => src1_data[111].DATAIN
sink_data[111] => src0_data[111].DATAIN
sink_data[112] => src1_data[112].DATAIN
sink_data[112] => src0_data[112].DATAIN
sink_data[113] => src1_data[113].DATAIN
sink_data[113] => src0_data[113].DATAIN
sink_data[114] => src1_data[114].DATAIN
sink_data[114] => src0_data[114].DATAIN
sink_data[115] => src1_data[115].DATAIN
sink_data[115] => src0_data[115].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src1_valid.IN1
sink_channel[1] => sink_ready.IN0
sink_channel[2] => src1_channel[0].DATAIN
sink_channel[2] => src0_channel[0].DATAIN
sink_channel[3] => src1_channel[1].DATAIN
sink_channel[3] => src0_channel[1].DATAIN
sink_channel[4] => src1_channel[2].DATAIN
sink_channel[4] => src0_channel[2].DATAIN
sink_startofpacket => src1_startofpacket.DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src1_endofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src0_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src0_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src0_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src0_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src0_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src0_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src0_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src0_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src0_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src0_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src0_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src0_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src0_data[106] <= sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
src0_data[107] <= sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
src0_data[108] <= sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
src0_data[109] <= sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
src0_data[110] <= sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
src0_data[111] <= sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
src0_data[112] <= sink_data[112].DB_MAX_OUTPUT_PORT_TYPE
src0_data[113] <= sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
src0_data[114] <= sink_data[114].DB_MAX_OUTPUT_PORT_TYPE
src0_data[115] <= sink_data[115].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[1] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[2] <= sink_channel[4].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[3] <= <GND>
src0_channel[4] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
src1_valid <= src1_valid.DB_MAX_OUTPUT_PORT_TYPE
src1_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src1_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src1_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src1_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src1_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src1_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src1_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src1_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src1_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src1_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src1_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src1_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src1_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src1_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src1_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src1_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src1_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src1_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src1_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src1_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src1_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src1_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src1_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src1_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src1_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src1_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src1_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src1_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src1_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src1_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src1_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src1_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src1_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src1_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src1_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src1_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src1_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src1_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src1_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src1_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src1_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src1_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src1_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src1_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src1_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src1_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src1_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src1_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src1_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src1_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src1_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src1_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src1_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src1_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src1_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src1_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src1_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src1_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src1_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src1_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src1_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src1_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src1_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src1_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src1_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src1_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src1_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src1_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src1_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src1_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src1_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src1_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src1_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src1_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src1_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src1_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src1_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src1_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src1_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src1_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src1_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src1_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src1_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src1_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src1_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src1_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src1_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src1_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src1_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src1_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src1_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src1_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src1_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src1_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src1_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src1_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src1_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src1_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src1_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src1_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src1_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src1_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src1_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src1_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src1_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src1_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src1_data[106] <= sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
src1_data[107] <= sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
src1_data[108] <= sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
src1_data[109] <= sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
src1_data[110] <= sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
src1_data[111] <= sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
src1_data[112] <= sink_data[112].DB_MAX_OUTPUT_PORT_TYPE
src1_data[113] <= sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
src1_data[114] <= sink_data[114].DB_MAX_OUTPUT_PORT_TYPE
src1_data[115] <= sink_data[115].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[0] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[1] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[2] <= sink_channel[4].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[3] <= <GND>
src1_channel[4] <= <GND>
src1_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_004
sink_valid[0] => src0_valid.IN0
sink_valid[0] => src1_valid.IN0
sink_data[0] => src1_data[0].DATAIN
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src1_data[1].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src1_data[2].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src1_data[3].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src1_data[4].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src1_data[5].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src1_data[6].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src1_data[7].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src1_data[8].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src1_data[9].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src1_data[10].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src1_data[11].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src1_data[12].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src1_data[13].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src1_data[14].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src1_data[15].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src1_data[16].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src1_data[17].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src1_data[18].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src1_data[19].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src1_data[20].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src1_data[21].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src1_data[22].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src1_data[23].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src1_data[24].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src1_data[25].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src1_data[26].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src1_data[27].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src1_data[28].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src1_data[29].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src1_data[30].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src1_data[31].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src1_data[32].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src1_data[33].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src1_data[34].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src1_data[35].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src1_data[36].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src1_data[37].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src1_data[38].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src1_data[39].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src1_data[40].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src1_data[41].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src1_data[42].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src1_data[43].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src1_data[44].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src1_data[45].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src1_data[46].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src1_data[47].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src1_data[48].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src1_data[49].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src1_data[50].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src1_data[51].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src1_data[52].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src1_data[53].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src1_data[54].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src1_data[55].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src1_data[56].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src1_data[57].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src1_data[58].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src1_data[59].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src1_data[60].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src1_data[61].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src1_data[62].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src1_data[63].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src1_data[64].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src1_data[65].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src1_data[66].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src1_data[67].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src1_data[68].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src1_data[69].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src1_data[70].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src1_data[71].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src1_data[72].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src1_data[73].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src1_data[74].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src1_data[75].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src1_data[76].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src1_data[77].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src1_data[78].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src1_data[79].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src1_data[80].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src1_data[81].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src1_data[82].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src1_data[83].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src1_data[84].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src1_data[85].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src1_data[86].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src1_data[87].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src1_data[88].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[89] => src1_data[89].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[90] => src1_data[90].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[91] => src1_data[91].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[92] => src1_data[92].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_data[93] => src1_data[93].DATAIN
sink_data[93] => src0_data[93].DATAIN
sink_data[94] => src1_data[94].DATAIN
sink_data[94] => src0_data[94].DATAIN
sink_data[95] => src1_data[95].DATAIN
sink_data[95] => src0_data[95].DATAIN
sink_data[96] => src1_data[96].DATAIN
sink_data[96] => src0_data[96].DATAIN
sink_data[97] => src1_data[97].DATAIN
sink_data[97] => src0_data[97].DATAIN
sink_data[98] => src1_data[98].DATAIN
sink_data[98] => src0_data[98].DATAIN
sink_data[99] => src1_data[99].DATAIN
sink_data[99] => src0_data[99].DATAIN
sink_data[100] => src1_data[100].DATAIN
sink_data[100] => src0_data[100].DATAIN
sink_data[101] => src1_data[101].DATAIN
sink_data[101] => src0_data[101].DATAIN
sink_data[102] => src1_data[102].DATAIN
sink_data[102] => src0_data[102].DATAIN
sink_data[103] => src1_data[103].DATAIN
sink_data[103] => src0_data[103].DATAIN
sink_data[104] => src1_data[104].DATAIN
sink_data[104] => src0_data[104].DATAIN
sink_data[105] => src1_data[105].DATAIN
sink_data[105] => src0_data[105].DATAIN
sink_data[106] => src1_data[106].DATAIN
sink_data[106] => src0_data[106].DATAIN
sink_data[107] => src1_data[107].DATAIN
sink_data[107] => src0_data[107].DATAIN
sink_data[108] => src1_data[108].DATAIN
sink_data[108] => src0_data[108].DATAIN
sink_data[109] => src1_data[109].DATAIN
sink_data[109] => src0_data[109].DATAIN
sink_data[110] => src1_data[110].DATAIN
sink_data[110] => src0_data[110].DATAIN
sink_data[111] => src1_data[111].DATAIN
sink_data[111] => src0_data[111].DATAIN
sink_data[112] => src1_data[112].DATAIN
sink_data[112] => src0_data[112].DATAIN
sink_data[113] => src1_data[113].DATAIN
sink_data[113] => src0_data[113].DATAIN
sink_data[114] => src1_data[114].DATAIN
sink_data[114] => src0_data[114].DATAIN
sink_data[115] => src1_data[115].DATAIN
sink_data[115] => src0_data[115].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src1_valid.IN1
sink_channel[1] => sink_ready.IN0
sink_channel[2] => src1_channel[0].DATAIN
sink_channel[2] => src0_channel[0].DATAIN
sink_channel[3] => src1_channel[1].DATAIN
sink_channel[3] => src0_channel[1].DATAIN
sink_channel[4] => src1_channel[2].DATAIN
sink_channel[4] => src0_channel[2].DATAIN
sink_startofpacket => src1_startofpacket.DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src1_endofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src0_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src0_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src0_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src0_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src0_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src0_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src0_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src0_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src0_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src0_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src0_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src0_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src0_data[106] <= sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
src0_data[107] <= sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
src0_data[108] <= sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
src0_data[109] <= sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
src0_data[110] <= sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
src0_data[111] <= sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
src0_data[112] <= sink_data[112].DB_MAX_OUTPUT_PORT_TYPE
src0_data[113] <= sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
src0_data[114] <= sink_data[114].DB_MAX_OUTPUT_PORT_TYPE
src0_data[115] <= sink_data[115].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[1] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[2] <= sink_channel[4].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[3] <= <GND>
src0_channel[4] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
src1_valid <= src1_valid.DB_MAX_OUTPUT_PORT_TYPE
src1_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src1_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src1_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src1_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src1_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src1_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src1_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src1_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src1_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src1_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src1_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src1_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src1_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src1_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src1_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src1_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src1_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src1_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src1_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src1_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src1_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src1_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src1_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src1_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src1_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src1_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src1_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src1_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src1_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src1_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src1_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src1_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src1_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src1_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src1_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src1_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src1_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src1_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src1_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src1_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src1_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src1_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src1_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src1_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src1_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src1_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src1_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src1_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src1_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src1_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src1_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src1_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src1_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src1_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src1_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src1_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src1_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src1_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src1_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src1_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src1_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src1_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src1_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src1_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src1_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src1_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src1_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src1_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src1_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src1_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src1_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src1_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src1_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src1_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src1_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src1_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src1_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src1_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src1_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src1_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src1_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src1_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src1_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src1_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src1_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src1_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src1_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src1_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src1_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src1_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src1_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src1_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src1_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src1_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src1_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src1_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src1_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src1_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src1_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src1_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src1_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src1_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src1_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src1_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src1_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src1_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src1_data[106] <= sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
src1_data[107] <= sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
src1_data[108] <= sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
src1_data[109] <= sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
src1_data[110] <= sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
src1_data[111] <= sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
src1_data[112] <= sink_data[112].DB_MAX_OUTPUT_PORT_TYPE
src1_data[113] <= sink_data[113].DB_MAX_OUTPUT_PORT_TYPE
src1_data[114] <= sink_data[114].DB_MAX_OUTPUT_PORT_TYPE
src1_data[115] <= sink_data[115].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[0] <= sink_channel[2].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[1] <= sink_channel[3].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[2] <= sink_channel[4].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[3] <= <GND>
src1_channel[4] <= <GND>
src1_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux
sink0_valid => request[0].IN1
sink0_data[0] => src_payload.IN1
sink0_data[1] => src_payload.IN1
sink0_data[2] => src_payload.IN1
sink0_data[3] => src_payload.IN1
sink0_data[4] => src_payload.IN1
sink0_data[5] => src_payload.IN1
sink0_data[6] => src_payload.IN1
sink0_data[7] => src_payload.IN1
sink0_data[8] => src_payload.IN1
sink0_data[9] => src_payload.IN1
sink0_data[10] => src_payload.IN1
sink0_data[11] => src_payload.IN1
sink0_data[12] => src_payload.IN1
sink0_data[13] => src_payload.IN1
sink0_data[14] => src_payload.IN1
sink0_data[15] => src_payload.IN1
sink0_data[16] => src_payload.IN1
sink0_data[17] => src_payload.IN1
sink0_data[18] => src_payload.IN1
sink0_data[19] => src_payload.IN1
sink0_data[20] => src_payload.IN1
sink0_data[21] => src_payload.IN1
sink0_data[22] => src_payload.IN1
sink0_data[23] => src_payload.IN1
sink0_data[24] => src_payload.IN1
sink0_data[25] => src_payload.IN1
sink0_data[26] => src_payload.IN1
sink0_data[27] => src_payload.IN1
sink0_data[28] => src_payload.IN1
sink0_data[29] => src_payload.IN1
sink0_data[30] => src_payload.IN1
sink0_data[31] => src_payload.IN1
sink0_data[32] => src_payload.IN1
sink0_data[33] => src_payload.IN1
sink0_data[34] => src_payload.IN1
sink0_data[35] => src_payload.IN1
sink0_data[36] => src_payload.IN1
sink0_data[37] => src_payload.IN1
sink0_data[38] => src_payload.IN1
sink0_data[39] => src_payload.IN1
sink0_data[40] => src_payload.IN1
sink0_data[41] => src_payload.IN1
sink0_data[42] => src_payload.IN1
sink0_data[43] => src_payload.IN1
sink0_data[44] => src_payload.IN1
sink0_data[45] => src_payload.IN1
sink0_data[46] => src_payload.IN1
sink0_data[47] => src_payload.IN1
sink0_data[48] => src_payload.IN1
sink0_data[49] => src_payload.IN1
sink0_data[50] => src_payload.IN1
sink0_data[51] => src_payload.IN1
sink0_data[52] => src_payload.IN1
sink0_data[53] => src_payload.IN1
sink0_data[54] => src_payload.IN1
sink0_data[55] => src_payload.IN1
sink0_data[56] => src_payload.IN1
sink0_data[57] => src_payload.IN1
sink0_data[58] => src_payload.IN1
sink0_data[59] => src_payload.IN1
sink0_data[60] => src_payload.IN1
sink0_data[61] => src_payload.IN1
sink0_data[61] => last_cycle.IN1
sink0_data[62] => src_payload.IN1
sink0_data[63] => src_payload.IN1
sink0_data[64] => src_payload.IN1
sink0_data[65] => src_payload.IN1
sink0_data[66] => src_payload.IN1
sink0_data[67] => src_payload.IN1
sink0_data[68] => src_payload.IN1
sink0_data[69] => src_payload.IN1
sink0_data[70] => src_payload.IN1
sink0_data[71] => src_payload.IN1
sink0_data[72] => src_payload.IN1
sink0_data[73] => src_payload.IN1
sink0_data[74] => src_payload.IN1
sink0_data[75] => src_payload.IN1
sink0_data[76] => src_payload.IN1
sink0_data[77] => src_payload.IN1
sink0_data[78] => src_payload.IN1
sink0_data[79] => src_payload.IN1
sink0_data[80] => src_payload.IN1
sink0_data[81] => src_payload.IN1
sink0_data[82] => src_payload.IN1
sink0_data[83] => src_payload.IN1
sink0_data[84] => src_payload.IN1
sink0_data[85] => src_payload.IN1
sink0_data[86] => src_payload.IN1
sink0_data[87] => src_payload.IN1
sink0_data[88] => src_payload.IN1
sink0_data[89] => src_payload.IN1
sink0_data[90] => src_payload.IN1
sink0_data[91] => src_payload.IN1
sink0_data[92] => src_payload.IN1
sink0_data[93] => src_payload.IN1
sink0_data[94] => src_payload.IN1
sink0_data[95] => src_payload.IN1
sink0_data[96] => src_payload.IN1
sink0_data[97] => src_payload.IN1
sink0_data[98] => src_payload.IN1
sink0_data[99] => src_payload.IN1
sink0_data[100] => src_payload.IN1
sink0_data[101] => src_payload.IN1
sink0_data[102] => src_payload.IN1
sink0_data[103] => src_payload.IN1
sink0_data[104] => src_payload.IN1
sink0_data[105] => src_payload.IN1
sink0_data[106] => src_payload.IN1
sink0_data[107] => src_payload.IN1
sink0_data[108] => src_payload.IN1
sink0_data[109] => src_payload.IN1
sink0_data[110] => src_payload.IN1
sink0_data[111] => src_payload.IN1
sink0_data[112] => src_payload.IN1
sink0_data[113] => src_payload.IN1
sink0_data[114] => src_payload.IN1
sink0_data[115] => src_payload.IN1
sink0_channel[0] => src_payload.IN1
sink0_channel[1] => src_payload.IN1
sink0_channel[2] => src_payload.IN1
sink0_channel[3] => src_payload.IN1
sink0_channel[4] => src_payload.IN1
sink0_startofpacket => src_payload.IN1
sink0_endofpacket => src_payload.IN1
sink0_ready <= sink0_ready.DB_MAX_OUTPUT_PORT_TYPE
sink1_valid => request[1].IN1
sink1_data[0] => src_payload.IN1
sink1_data[1] => src_payload.IN1
sink1_data[2] => src_payload.IN1
sink1_data[3] => src_payload.IN1
sink1_data[4] => src_payload.IN1
sink1_data[5] => src_payload.IN1
sink1_data[6] => src_payload.IN1
sink1_data[7] => src_payload.IN1
sink1_data[8] => src_payload.IN1
sink1_data[9] => src_payload.IN1
sink1_data[10] => src_payload.IN1
sink1_data[11] => src_payload.IN1
sink1_data[12] => src_payload.IN1
sink1_data[13] => src_payload.IN1
sink1_data[14] => src_payload.IN1
sink1_data[15] => src_payload.IN1
sink1_data[16] => src_payload.IN1
sink1_data[17] => src_payload.IN1
sink1_data[18] => src_payload.IN1
sink1_data[19] => src_payload.IN1
sink1_data[20] => src_payload.IN1
sink1_data[21] => src_payload.IN1
sink1_data[22] => src_payload.IN1
sink1_data[23] => src_payload.IN1
sink1_data[24] => src_payload.IN1
sink1_data[25] => src_payload.IN1
sink1_data[26] => src_payload.IN1
sink1_data[27] => src_payload.IN1
sink1_data[28] => src_payload.IN1
sink1_data[29] => src_payload.IN1
sink1_data[30] => src_payload.IN1
sink1_data[31] => src_payload.IN1
sink1_data[32] => src_payload.IN1
sink1_data[33] => src_payload.IN1
sink1_data[34] => src_payload.IN1
sink1_data[35] => src_payload.IN1
sink1_data[36] => src_payload.IN1
sink1_data[37] => src_payload.IN1
sink1_data[38] => src_payload.IN1
sink1_data[39] => src_payload.IN1
sink1_data[40] => src_payload.IN1
sink1_data[41] => src_payload.IN1
sink1_data[42] => src_payload.IN1
sink1_data[43] => src_payload.IN1
sink1_data[44] => src_payload.IN1
sink1_data[45] => src_payload.IN1
sink1_data[46] => src_payload.IN1
sink1_data[47] => src_payload.IN1
sink1_data[48] => src_payload.IN1
sink1_data[49] => src_payload.IN1
sink1_data[50] => src_payload.IN1
sink1_data[51] => src_payload.IN1
sink1_data[52] => src_payload.IN1
sink1_data[53] => src_payload.IN1
sink1_data[54] => src_payload.IN1
sink1_data[55] => src_payload.IN1
sink1_data[56] => src_payload.IN1
sink1_data[57] => src_payload.IN1
sink1_data[58] => src_payload.IN1
sink1_data[59] => src_payload.IN1
sink1_data[60] => src_payload.IN1
sink1_data[61] => src_payload.IN1
sink1_data[61] => last_cycle.IN1
sink1_data[62] => src_payload.IN1
sink1_data[63] => src_payload.IN1
sink1_data[64] => src_payload.IN1
sink1_data[65] => src_payload.IN1
sink1_data[66] => src_payload.IN1
sink1_data[67] => src_payload.IN1
sink1_data[68] => src_payload.IN1
sink1_data[69] => src_payload.IN1
sink1_data[70] => src_payload.IN1
sink1_data[71] => src_payload.IN1
sink1_data[72] => src_payload.IN1
sink1_data[73] => src_payload.IN1
sink1_data[74] => src_payload.IN1
sink1_data[75] => src_payload.IN1
sink1_data[76] => src_payload.IN1
sink1_data[77] => src_payload.IN1
sink1_data[78] => src_payload.IN1
sink1_data[79] => src_payload.IN1
sink1_data[80] => src_payload.IN1
sink1_data[81] => src_payload.IN1
sink1_data[82] => src_payload.IN1
sink1_data[83] => src_payload.IN1
sink1_data[84] => src_payload.IN1
sink1_data[85] => src_payload.IN1
sink1_data[86] => src_payload.IN1
sink1_data[87] => src_payload.IN1
sink1_data[88] => src_payload.IN1
sink1_data[89] => src_payload.IN1
sink1_data[90] => src_payload.IN1
sink1_data[91] => src_payload.IN1
sink1_data[92] => src_payload.IN1
sink1_data[93] => src_payload.IN1
sink1_data[94] => src_payload.IN1
sink1_data[95] => src_payload.IN1
sink1_data[96] => src_payload.IN1
sink1_data[97] => src_payload.IN1
sink1_data[98] => src_payload.IN1
sink1_data[99] => src_payload.IN1
sink1_data[100] => src_payload.IN1
sink1_data[101] => src_payload.IN1
sink1_data[102] => src_payload.IN1
sink1_data[103] => src_payload.IN1
sink1_data[104] => src_payload.IN1
sink1_data[105] => src_payload.IN1
sink1_data[106] => src_payload.IN1
sink1_data[107] => src_payload.IN1
sink1_data[108] => src_payload.IN1
sink1_data[109] => src_payload.IN1
sink1_data[110] => src_payload.IN1
sink1_data[111] => src_payload.IN1
sink1_data[112] => src_payload.IN1
sink1_data[113] => src_payload.IN1
sink1_data[114] => src_payload.IN1
sink1_data[115] => src_payload.IN1
sink1_channel[0] => src_payload.IN1
sink1_channel[1] => src_payload.IN1
sink1_channel[2] => src_payload.IN1
sink1_channel[3] => src_payload.IN1
sink1_channel[4] => src_payload.IN1
sink1_startofpacket => src_payload.IN1
sink1_endofpacket => src_payload.IN1
sink1_ready <= sink1_ready.DB_MAX_OUTPUT_PORT_TYPE
sink2_valid => request[2].IN1
sink2_data[0] => src_payload.IN1
sink2_data[1] => src_payload.IN1
sink2_data[2] => src_payload.IN1
sink2_data[3] => src_payload.IN1
sink2_data[4] => src_payload.IN1
sink2_data[5] => src_payload.IN1
sink2_data[6] => src_payload.IN1
sink2_data[7] => src_payload.IN1
sink2_data[8] => src_payload.IN1
sink2_data[9] => src_payload.IN1
sink2_data[10] => src_payload.IN1
sink2_data[11] => src_payload.IN1
sink2_data[12] => src_payload.IN1
sink2_data[13] => src_payload.IN1
sink2_data[14] => src_payload.IN1
sink2_data[15] => src_payload.IN1
sink2_data[16] => src_payload.IN1
sink2_data[17] => src_payload.IN1
sink2_data[18] => src_payload.IN1
sink2_data[19] => src_payload.IN1
sink2_data[20] => src_payload.IN1
sink2_data[21] => src_payload.IN1
sink2_data[22] => src_payload.IN1
sink2_data[23] => src_payload.IN1
sink2_data[24] => src_payload.IN1
sink2_data[25] => src_payload.IN1
sink2_data[26] => src_payload.IN1
sink2_data[27] => src_payload.IN1
sink2_data[28] => src_payload.IN1
sink2_data[29] => src_payload.IN1
sink2_data[30] => src_payload.IN1
sink2_data[31] => src_payload.IN1
sink2_data[32] => src_payload.IN1
sink2_data[33] => src_payload.IN1
sink2_data[34] => src_payload.IN1
sink2_data[35] => src_payload.IN1
sink2_data[36] => src_payload.IN1
sink2_data[37] => src_payload.IN1
sink2_data[38] => src_payload.IN1
sink2_data[39] => src_payload.IN1
sink2_data[40] => src_payload.IN1
sink2_data[41] => src_payload.IN1
sink2_data[42] => src_payload.IN1
sink2_data[43] => src_payload.IN1
sink2_data[44] => src_payload.IN1
sink2_data[45] => src_payload.IN1
sink2_data[46] => src_payload.IN1
sink2_data[47] => src_payload.IN1
sink2_data[48] => src_payload.IN1
sink2_data[49] => src_payload.IN1
sink2_data[50] => src_payload.IN1
sink2_data[51] => src_payload.IN1
sink2_data[52] => src_payload.IN1
sink2_data[53] => src_payload.IN1
sink2_data[54] => src_payload.IN1
sink2_data[55] => src_payload.IN1
sink2_data[56] => src_payload.IN1
sink2_data[57] => src_payload.IN1
sink2_data[58] => src_payload.IN1
sink2_data[59] => src_payload.IN1
sink2_data[60] => src_payload.IN1
sink2_data[61] => src_payload.IN1
sink2_data[61] => last_cycle.IN1
sink2_data[62] => src_payload.IN1
sink2_data[63] => src_payload.IN1
sink2_data[64] => src_payload.IN1
sink2_data[65] => src_payload.IN1
sink2_data[66] => src_payload.IN1
sink2_data[67] => src_payload.IN1
sink2_data[68] => src_payload.IN1
sink2_data[69] => src_payload.IN1
sink2_data[70] => src_payload.IN1
sink2_data[71] => src_payload.IN1
sink2_data[72] => src_payload.IN1
sink2_data[73] => src_payload.IN1
sink2_data[74] => src_payload.IN1
sink2_data[75] => src_payload.IN1
sink2_data[76] => src_payload.IN1
sink2_data[77] => src_payload.IN1
sink2_data[78] => src_payload.IN1
sink2_data[79] => src_payload.IN1
sink2_data[80] => src_payload.IN1
sink2_data[81] => src_payload.IN1
sink2_data[82] => src_payload.IN1
sink2_data[83] => src_payload.IN1
sink2_data[84] => src_payload.IN1
sink2_data[85] => src_payload.IN1
sink2_data[86] => src_payload.IN1
sink2_data[87] => src_payload.IN1
sink2_data[88] => src_payload.IN1
sink2_data[89] => src_payload.IN1
sink2_data[90] => src_payload.IN1
sink2_data[91] => src_payload.IN1
sink2_data[92] => src_payload.IN1
sink2_data[93] => src_payload.IN1
sink2_data[94] => src_payload.IN1
sink2_data[95] => src_payload.IN1
sink2_data[96] => src_payload.IN1
sink2_data[97] => src_payload.IN1
sink2_data[98] => src_payload.IN1
sink2_data[99] => src_payload.IN1
sink2_data[100] => src_payload.IN1
sink2_data[101] => src_payload.IN1
sink2_data[102] => src_payload.IN1
sink2_data[103] => src_payload.IN1
sink2_data[104] => src_payload.IN1
sink2_data[105] => src_payload.IN1
sink2_data[106] => src_payload.IN1
sink2_data[107] => src_payload.IN1
sink2_data[108] => src_payload.IN1
sink2_data[109] => src_payload.IN1
sink2_data[110] => src_payload.IN1
sink2_data[111] => src_payload.IN1
sink2_data[112] => src_payload.IN1
sink2_data[113] => src_payload.IN1
sink2_data[114] => src_payload.IN1
sink2_data[115] => src_payload.IN1
sink2_channel[0] => src_payload.IN1
sink2_channel[1] => src_payload.IN1
sink2_channel[2] => src_payload.IN1
sink2_channel[3] => src_payload.IN1
sink2_channel[4] => src_payload.IN1
sink2_startofpacket => src_payload.IN1
sink2_endofpacket => src_payload.IN1
sink2_ready <= sink2_ready.DB_MAX_OUTPUT_PORT_TYPE
sink3_valid => request[3].IN1
sink3_data[0] => src_payload.IN1
sink3_data[1] => src_payload.IN1
sink3_data[2] => src_payload.IN1
sink3_data[3] => src_payload.IN1
sink3_data[4] => src_payload.IN1
sink3_data[5] => src_payload.IN1
sink3_data[6] => src_payload.IN1
sink3_data[7] => src_payload.IN1
sink3_data[8] => src_payload.IN1
sink3_data[9] => src_payload.IN1
sink3_data[10] => src_payload.IN1
sink3_data[11] => src_payload.IN1
sink3_data[12] => src_payload.IN1
sink3_data[13] => src_payload.IN1
sink3_data[14] => src_payload.IN1
sink3_data[15] => src_payload.IN1
sink3_data[16] => src_payload.IN1
sink3_data[17] => src_payload.IN1
sink3_data[18] => src_payload.IN1
sink3_data[19] => src_payload.IN1
sink3_data[20] => src_payload.IN1
sink3_data[21] => src_payload.IN1
sink3_data[22] => src_payload.IN1
sink3_data[23] => src_payload.IN1
sink3_data[24] => src_payload.IN1
sink3_data[25] => src_payload.IN1
sink3_data[26] => src_payload.IN1
sink3_data[27] => src_payload.IN1
sink3_data[28] => src_payload.IN1
sink3_data[29] => src_payload.IN1
sink3_data[30] => src_payload.IN1
sink3_data[31] => src_payload.IN1
sink3_data[32] => src_payload.IN1
sink3_data[33] => src_payload.IN1
sink3_data[34] => src_payload.IN1
sink3_data[35] => src_payload.IN1
sink3_data[36] => src_payload.IN1
sink3_data[37] => src_payload.IN1
sink3_data[38] => src_payload.IN1
sink3_data[39] => src_payload.IN1
sink3_data[40] => src_payload.IN1
sink3_data[41] => src_payload.IN1
sink3_data[42] => src_payload.IN1
sink3_data[43] => src_payload.IN1
sink3_data[44] => src_payload.IN1
sink3_data[45] => src_payload.IN1
sink3_data[46] => src_payload.IN1
sink3_data[47] => src_payload.IN1
sink3_data[48] => src_payload.IN1
sink3_data[49] => src_payload.IN1
sink3_data[50] => src_payload.IN1
sink3_data[51] => src_payload.IN1
sink3_data[52] => src_payload.IN1
sink3_data[53] => src_payload.IN1
sink3_data[54] => src_payload.IN1
sink3_data[55] => src_payload.IN1
sink3_data[56] => src_payload.IN1
sink3_data[57] => src_payload.IN1
sink3_data[58] => src_payload.IN1
sink3_data[59] => src_payload.IN1
sink3_data[60] => src_payload.IN1
sink3_data[61] => src_payload.IN1
sink3_data[61] => last_cycle.IN1
sink3_data[62] => src_payload.IN1
sink3_data[63] => src_payload.IN1
sink3_data[64] => src_payload.IN1
sink3_data[65] => src_payload.IN1
sink3_data[66] => src_payload.IN1
sink3_data[67] => src_payload.IN1
sink3_data[68] => src_payload.IN1
sink3_data[69] => src_payload.IN1
sink3_data[70] => src_payload.IN1
sink3_data[71] => src_payload.IN1
sink3_data[72] => src_payload.IN1
sink3_data[73] => src_payload.IN1
sink3_data[74] => src_payload.IN1
sink3_data[75] => src_payload.IN1
sink3_data[76] => src_payload.IN1
sink3_data[77] => src_payload.IN1
sink3_data[78] => src_payload.IN1
sink3_data[79] => src_payload.IN1
sink3_data[80] => src_payload.IN1
sink3_data[81] => src_payload.IN1
sink3_data[82] => src_payload.IN1
sink3_data[83] => src_payload.IN1
sink3_data[84] => src_payload.IN1
sink3_data[85] => src_payload.IN1
sink3_data[86] => src_payload.IN1
sink3_data[87] => src_payload.IN1
sink3_data[88] => src_payload.IN1
sink3_data[89] => src_payload.IN1
sink3_data[90] => src_payload.IN1
sink3_data[91] => src_payload.IN1
sink3_data[92] => src_payload.IN1
sink3_data[93] => src_payload.IN1
sink3_data[94] => src_payload.IN1
sink3_data[95] => src_payload.IN1
sink3_data[96] => src_payload.IN1
sink3_data[97] => src_payload.IN1
sink3_data[98] => src_payload.IN1
sink3_data[99] => src_payload.IN1
sink3_data[100] => src_payload.IN1
sink3_data[101] => src_payload.IN1
sink3_data[102] => src_payload.IN1
sink3_data[103] => src_payload.IN1
sink3_data[104] => src_payload.IN1
sink3_data[105] => src_payload.IN1
sink3_data[106] => src_payload.IN1
sink3_data[107] => src_payload.IN1
sink3_data[108] => src_payload.IN1
sink3_data[109] => src_payload.IN1
sink3_data[110] => src_payload.IN1
sink3_data[111] => src_payload.IN1
sink3_data[112] => src_payload.IN1
sink3_data[113] => src_payload.IN1
sink3_data[114] => src_payload.IN1
sink3_data[115] => src_payload.IN1
sink3_channel[0] => src_payload.IN1
sink3_channel[1] => src_payload.IN1
sink3_channel[2] => src_payload.IN1
sink3_channel[3] => src_payload.IN1
sink3_channel[4] => src_payload.IN1
sink3_startofpacket => src_payload.IN1
sink3_endofpacket => src_payload.IN1
sink3_ready <= sink3_ready.DB_MAX_OUTPUT_PORT_TYPE
sink4_valid => request[4].IN1
sink4_data[0] => src_payload.IN1
sink4_data[1] => src_payload.IN1
sink4_data[2] => src_payload.IN1
sink4_data[3] => src_payload.IN1
sink4_data[4] => src_payload.IN1
sink4_data[5] => src_payload.IN1
sink4_data[6] => src_payload.IN1
sink4_data[7] => src_payload.IN1
sink4_data[8] => src_payload.IN1
sink4_data[9] => src_payload.IN1
sink4_data[10] => src_payload.IN1
sink4_data[11] => src_payload.IN1
sink4_data[12] => src_payload.IN1
sink4_data[13] => src_payload.IN1
sink4_data[14] => src_payload.IN1
sink4_data[15] => src_payload.IN1
sink4_data[16] => src_payload.IN1
sink4_data[17] => src_payload.IN1
sink4_data[18] => src_payload.IN1
sink4_data[19] => src_payload.IN1
sink4_data[20] => src_payload.IN1
sink4_data[21] => src_payload.IN1
sink4_data[22] => src_payload.IN1
sink4_data[23] => src_payload.IN1
sink4_data[24] => src_payload.IN1
sink4_data[25] => src_payload.IN1
sink4_data[26] => src_payload.IN1
sink4_data[27] => src_payload.IN1
sink4_data[28] => src_payload.IN1
sink4_data[29] => src_payload.IN1
sink4_data[30] => src_payload.IN1
sink4_data[31] => src_payload.IN1
sink4_data[32] => src_payload.IN1
sink4_data[33] => src_payload.IN1
sink4_data[34] => src_payload.IN1
sink4_data[35] => src_payload.IN1
sink4_data[36] => src_payload.IN1
sink4_data[37] => src_payload.IN1
sink4_data[38] => src_payload.IN1
sink4_data[39] => src_payload.IN1
sink4_data[40] => src_payload.IN1
sink4_data[41] => src_payload.IN1
sink4_data[42] => src_payload.IN1
sink4_data[43] => src_payload.IN1
sink4_data[44] => src_payload.IN1
sink4_data[45] => src_payload.IN1
sink4_data[46] => src_payload.IN1
sink4_data[47] => src_payload.IN1
sink4_data[48] => src_payload.IN1
sink4_data[49] => src_payload.IN1
sink4_data[50] => src_payload.IN1
sink4_data[51] => src_payload.IN1
sink4_data[52] => src_payload.IN1
sink4_data[53] => src_payload.IN1
sink4_data[54] => src_payload.IN1
sink4_data[55] => src_payload.IN1
sink4_data[56] => src_payload.IN1
sink4_data[57] => src_payload.IN1
sink4_data[58] => src_payload.IN1
sink4_data[59] => src_payload.IN1
sink4_data[60] => src_payload.IN1
sink4_data[61] => src_payload.IN1
sink4_data[61] => last_cycle.IN1
sink4_data[62] => src_payload.IN1
sink4_data[63] => src_payload.IN1
sink4_data[64] => src_payload.IN1
sink4_data[65] => src_payload.IN1
sink4_data[66] => src_payload.IN1
sink4_data[67] => src_payload.IN1
sink4_data[68] => src_payload.IN1
sink4_data[69] => src_payload.IN1
sink4_data[70] => src_payload.IN1
sink4_data[71] => src_payload.IN1
sink4_data[72] => src_payload.IN1
sink4_data[73] => src_payload.IN1
sink4_data[74] => src_payload.IN1
sink4_data[75] => src_payload.IN1
sink4_data[76] => src_payload.IN1
sink4_data[77] => src_payload.IN1
sink4_data[78] => src_payload.IN1
sink4_data[79] => src_payload.IN1
sink4_data[80] => src_payload.IN1
sink4_data[81] => src_payload.IN1
sink4_data[82] => src_payload.IN1
sink4_data[83] => src_payload.IN1
sink4_data[84] => src_payload.IN1
sink4_data[85] => src_payload.IN1
sink4_data[86] => src_payload.IN1
sink4_data[87] => src_payload.IN1
sink4_data[88] => src_payload.IN1
sink4_data[89] => src_payload.IN1
sink4_data[90] => src_payload.IN1
sink4_data[91] => src_payload.IN1
sink4_data[92] => src_payload.IN1
sink4_data[93] => src_payload.IN1
sink4_data[94] => src_payload.IN1
sink4_data[95] => src_payload.IN1
sink4_data[96] => src_payload.IN1
sink4_data[97] => src_payload.IN1
sink4_data[98] => src_payload.IN1
sink4_data[99] => src_payload.IN1
sink4_data[100] => src_payload.IN1
sink4_data[101] => src_payload.IN1
sink4_data[102] => src_payload.IN1
sink4_data[103] => src_payload.IN1
sink4_data[104] => src_payload.IN1
sink4_data[105] => src_payload.IN1
sink4_data[106] => src_payload.IN1
sink4_data[107] => src_payload.IN1
sink4_data[108] => src_payload.IN1
sink4_data[109] => src_payload.IN1
sink4_data[110] => src_payload.IN1
sink4_data[111] => src_payload.IN1
sink4_data[112] => src_payload.IN1
sink4_data[113] => src_payload.IN1
sink4_data[114] => src_payload.IN1
sink4_data[115] => src_payload.IN1
sink4_channel[0] => src_payload.IN1
sink4_channel[1] => src_payload.IN1
sink4_channel[2] => src_payload.IN1
sink4_channel[3] => src_payload.IN1
sink4_channel[4] => src_payload.IN1
sink4_startofpacket => src_payload.IN1
sink4_endofpacket => src_payload.IN1
sink4_ready <= sink4_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= src_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[103] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[104] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[105] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[106] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[107] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[108] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[109] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[110] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[111] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[112] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[113] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[114] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[115] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= src_payload[0].DB_MAX_OUTPUT_PORT_TYPE
src_ready => last_cycle.IN0
src_ready => sink0_ready.IN1
src_ready => sink1_ready.IN1
src_ready => sink2_ready.IN1
src_ready => sink3_ready.IN1
src_ready => sink4_ready.IN1
clk => clk.IN1
reset => reset.IN1


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
request[0] => grant[0].DATAIN
request[0] => _.IN1
request[0] => _.IN1
request[1] => grant[1].DATAIN
request[1] => _.IN1
request[1] => _.IN1
request[2] => grant[2].DATAIN
request[2] => _.IN1
request[2] => _.IN1
request[3] => grant[3].DATAIN
request[3] => _.IN1
request[3] => _.IN1
request[4] => grant[4].DATAIN
request[4] => _.IN1
request[4] => _.IN1
grant[0] <= request[0].DB_MAX_OUTPUT_PORT_TYPE
grant[1] <= request[1].DB_MAX_OUTPUT_PORT_TYPE
grant[2] <= request[2].DB_MAX_OUTPUT_PORT_TYPE
grant[3] <= request[3].DB_MAX_OUTPUT_PORT_TYPE
grant[4] <= request[4].DB_MAX_OUTPUT_PORT_TYPE
increment_top_priority => ~NO_FANOUT~
save_top_priority => ~NO_FANOUT~


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
a[0] => Add0.IN10
a[1] => Add0.IN9
a[2] => Add0.IN8
a[3] => Add0.IN7
a[4] => Add0.IN6
a[5] => Add0.IN5
a[6] => Add0.IN4
a[7] => Add0.IN3
a[8] => Add0.IN2
a[9] => Add0.IN1
b[0] => Add0.IN20
b[1] => Add0.IN19
b[2] => Add0.IN18
b[3] => Add0.IN17
b[4] => Add0.IN16
b[5] => Add0.IN15
b[6] => Add0.IN14
b[7] => Add0.IN13
b[8] => Add0.IN12
b[9] => Add0.IN11
sum[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001
sink0_valid => request[0].IN1
sink0_data[0] => src_payload.IN1
sink0_data[1] => src_payload.IN1
sink0_data[2] => src_payload.IN1
sink0_data[3] => src_payload.IN1
sink0_data[4] => src_payload.IN1
sink0_data[5] => src_payload.IN1
sink0_data[6] => src_payload.IN1
sink0_data[7] => src_payload.IN1
sink0_data[8] => src_payload.IN1
sink0_data[9] => src_payload.IN1
sink0_data[10] => src_payload.IN1
sink0_data[11] => src_payload.IN1
sink0_data[12] => src_payload.IN1
sink0_data[13] => src_payload.IN1
sink0_data[14] => src_payload.IN1
sink0_data[15] => src_payload.IN1
sink0_data[16] => src_payload.IN1
sink0_data[17] => src_payload.IN1
sink0_data[18] => src_payload.IN1
sink0_data[19] => src_payload.IN1
sink0_data[20] => src_payload.IN1
sink0_data[21] => src_payload.IN1
sink0_data[22] => src_payload.IN1
sink0_data[23] => src_payload.IN1
sink0_data[24] => src_payload.IN1
sink0_data[25] => src_payload.IN1
sink0_data[26] => src_payload.IN1
sink0_data[27] => src_payload.IN1
sink0_data[28] => src_payload.IN1
sink0_data[29] => src_payload.IN1
sink0_data[30] => src_payload.IN1
sink0_data[31] => src_payload.IN1
sink0_data[32] => src_payload.IN1
sink0_data[33] => src_payload.IN1
sink0_data[34] => src_payload.IN1
sink0_data[35] => src_payload.IN1
sink0_data[36] => src_payload.IN1
sink0_data[37] => src_payload.IN1
sink0_data[38] => src_payload.IN1
sink0_data[39] => src_payload.IN1
sink0_data[40] => src_payload.IN1
sink0_data[41] => src_payload.IN1
sink0_data[42] => src_payload.IN1
sink0_data[43] => src_payload.IN1
sink0_data[44] => src_payload.IN1
sink0_data[45] => src_payload.IN1
sink0_data[46] => src_payload.IN1
sink0_data[47] => src_payload.IN1
sink0_data[48] => src_payload.IN1
sink0_data[49] => src_payload.IN1
sink0_data[50] => src_payload.IN1
sink0_data[51] => src_payload.IN1
sink0_data[52] => src_payload.IN1
sink0_data[53] => src_payload.IN1
sink0_data[54] => src_payload.IN1
sink0_data[55] => src_payload.IN1
sink0_data[56] => src_payload.IN1
sink0_data[57] => src_payload.IN1
sink0_data[58] => src_payload.IN1
sink0_data[59] => src_payload.IN1
sink0_data[60] => src_payload.IN1
sink0_data[61] => src_payload.IN1
sink0_data[61] => last_cycle.IN1
sink0_data[62] => src_payload.IN1
sink0_data[63] => src_payload.IN1
sink0_data[64] => src_payload.IN1
sink0_data[65] => src_payload.IN1
sink0_data[66] => src_payload.IN1
sink0_data[67] => src_payload.IN1
sink0_data[68] => src_payload.IN1
sink0_data[69] => src_payload.IN1
sink0_data[70] => src_payload.IN1
sink0_data[71] => src_payload.IN1
sink0_data[72] => src_payload.IN1
sink0_data[73] => src_payload.IN1
sink0_data[74] => src_payload.IN1
sink0_data[75] => src_payload.IN1
sink0_data[76] => src_payload.IN1
sink0_data[77] => src_payload.IN1
sink0_data[78] => src_payload.IN1
sink0_data[79] => src_payload.IN1
sink0_data[80] => src_payload.IN1
sink0_data[81] => src_payload.IN1
sink0_data[82] => src_payload.IN1
sink0_data[83] => src_payload.IN1
sink0_data[84] => src_payload.IN1
sink0_data[85] => src_payload.IN1
sink0_data[86] => src_payload.IN1
sink0_data[87] => src_payload.IN1
sink0_data[88] => src_payload.IN1
sink0_data[89] => src_payload.IN1
sink0_data[90] => src_payload.IN1
sink0_data[91] => src_payload.IN1
sink0_data[92] => src_payload.IN1
sink0_data[93] => src_payload.IN1
sink0_data[94] => src_payload.IN1
sink0_data[95] => src_payload.IN1
sink0_data[96] => src_payload.IN1
sink0_data[97] => src_payload.IN1
sink0_data[98] => src_payload.IN1
sink0_data[99] => src_payload.IN1
sink0_data[100] => src_payload.IN1
sink0_data[101] => src_payload.IN1
sink0_data[102] => src_payload.IN1
sink0_data[103] => src_payload.IN1
sink0_data[104] => src_payload.IN1
sink0_data[105] => src_payload.IN1
sink0_data[106] => src_payload.IN1
sink0_data[107] => src_payload.IN1
sink0_data[108] => src_payload.IN1
sink0_data[109] => src_payload.IN1
sink0_data[110] => src_payload.IN1
sink0_data[111] => src_payload.IN1
sink0_data[112] => src_payload.IN1
sink0_data[113] => src_payload.IN1
sink0_data[114] => src_payload.IN1
sink0_data[115] => src_payload.IN1
sink0_channel[0] => src_payload.IN1
sink0_channel[1] => src_payload.IN1
sink0_channel[2] => src_payload.IN1
sink0_channel[3] => src_payload.IN1
sink0_channel[4] => src_payload.IN1
sink0_startofpacket => src_payload.IN1
sink0_endofpacket => src_payload.IN1
sink0_ready <= sink0_ready.DB_MAX_OUTPUT_PORT_TYPE
sink1_valid => request[1].IN1
sink1_data[0] => src_payload.IN1
sink1_data[1] => src_payload.IN1
sink1_data[2] => src_payload.IN1
sink1_data[3] => src_payload.IN1
sink1_data[4] => src_payload.IN1
sink1_data[5] => src_payload.IN1
sink1_data[6] => src_payload.IN1
sink1_data[7] => src_payload.IN1
sink1_data[8] => src_payload.IN1
sink1_data[9] => src_payload.IN1
sink1_data[10] => src_payload.IN1
sink1_data[11] => src_payload.IN1
sink1_data[12] => src_payload.IN1
sink1_data[13] => src_payload.IN1
sink1_data[14] => src_payload.IN1
sink1_data[15] => src_payload.IN1
sink1_data[16] => src_payload.IN1
sink1_data[17] => src_payload.IN1
sink1_data[18] => src_payload.IN1
sink1_data[19] => src_payload.IN1
sink1_data[20] => src_payload.IN1
sink1_data[21] => src_payload.IN1
sink1_data[22] => src_payload.IN1
sink1_data[23] => src_payload.IN1
sink1_data[24] => src_payload.IN1
sink1_data[25] => src_payload.IN1
sink1_data[26] => src_payload.IN1
sink1_data[27] => src_payload.IN1
sink1_data[28] => src_payload.IN1
sink1_data[29] => src_payload.IN1
sink1_data[30] => src_payload.IN1
sink1_data[31] => src_payload.IN1
sink1_data[32] => src_payload.IN1
sink1_data[33] => src_payload.IN1
sink1_data[34] => src_payload.IN1
sink1_data[35] => src_payload.IN1
sink1_data[36] => src_payload.IN1
sink1_data[37] => src_payload.IN1
sink1_data[38] => src_payload.IN1
sink1_data[39] => src_payload.IN1
sink1_data[40] => src_payload.IN1
sink1_data[41] => src_payload.IN1
sink1_data[42] => src_payload.IN1
sink1_data[43] => src_payload.IN1
sink1_data[44] => src_payload.IN1
sink1_data[45] => src_payload.IN1
sink1_data[46] => src_payload.IN1
sink1_data[47] => src_payload.IN1
sink1_data[48] => src_payload.IN1
sink1_data[49] => src_payload.IN1
sink1_data[50] => src_payload.IN1
sink1_data[51] => src_payload.IN1
sink1_data[52] => src_payload.IN1
sink1_data[53] => src_payload.IN1
sink1_data[54] => src_payload.IN1
sink1_data[55] => src_payload.IN1
sink1_data[56] => src_payload.IN1
sink1_data[57] => src_payload.IN1
sink1_data[58] => src_payload.IN1
sink1_data[59] => src_payload.IN1
sink1_data[60] => src_payload.IN1
sink1_data[61] => src_payload.IN1
sink1_data[61] => last_cycle.IN1
sink1_data[62] => src_payload.IN1
sink1_data[63] => src_payload.IN1
sink1_data[64] => src_payload.IN1
sink1_data[65] => src_payload.IN1
sink1_data[66] => src_payload.IN1
sink1_data[67] => src_payload.IN1
sink1_data[68] => src_payload.IN1
sink1_data[69] => src_payload.IN1
sink1_data[70] => src_payload.IN1
sink1_data[71] => src_payload.IN1
sink1_data[72] => src_payload.IN1
sink1_data[73] => src_payload.IN1
sink1_data[74] => src_payload.IN1
sink1_data[75] => src_payload.IN1
sink1_data[76] => src_payload.IN1
sink1_data[77] => src_payload.IN1
sink1_data[78] => src_payload.IN1
sink1_data[79] => src_payload.IN1
sink1_data[80] => src_payload.IN1
sink1_data[81] => src_payload.IN1
sink1_data[82] => src_payload.IN1
sink1_data[83] => src_payload.IN1
sink1_data[84] => src_payload.IN1
sink1_data[85] => src_payload.IN1
sink1_data[86] => src_payload.IN1
sink1_data[87] => src_payload.IN1
sink1_data[88] => src_payload.IN1
sink1_data[89] => src_payload.IN1
sink1_data[90] => src_payload.IN1
sink1_data[91] => src_payload.IN1
sink1_data[92] => src_payload.IN1
sink1_data[93] => src_payload.IN1
sink1_data[94] => src_payload.IN1
sink1_data[95] => src_payload.IN1
sink1_data[96] => src_payload.IN1
sink1_data[97] => src_payload.IN1
sink1_data[98] => src_payload.IN1
sink1_data[99] => src_payload.IN1
sink1_data[100] => src_payload.IN1
sink1_data[101] => src_payload.IN1
sink1_data[102] => src_payload.IN1
sink1_data[103] => src_payload.IN1
sink1_data[104] => src_payload.IN1
sink1_data[105] => src_payload.IN1
sink1_data[106] => src_payload.IN1
sink1_data[107] => src_payload.IN1
sink1_data[108] => src_payload.IN1
sink1_data[109] => src_payload.IN1
sink1_data[110] => src_payload.IN1
sink1_data[111] => src_payload.IN1
sink1_data[112] => src_payload.IN1
sink1_data[113] => src_payload.IN1
sink1_data[114] => src_payload.IN1
sink1_data[115] => src_payload.IN1
sink1_channel[0] => src_payload.IN1
sink1_channel[1] => src_payload.IN1
sink1_channel[2] => src_payload.IN1
sink1_channel[3] => src_payload.IN1
sink1_channel[4] => src_payload.IN1
sink1_startofpacket => src_payload.IN1
sink1_endofpacket => src_payload.IN1
sink1_ready <= sink1_ready.DB_MAX_OUTPUT_PORT_TYPE
sink2_valid => request[2].IN1
sink2_data[0] => src_payload.IN1
sink2_data[1] => src_payload.IN1
sink2_data[2] => src_payload.IN1
sink2_data[3] => src_payload.IN1
sink2_data[4] => src_payload.IN1
sink2_data[5] => src_payload.IN1
sink2_data[6] => src_payload.IN1
sink2_data[7] => src_payload.IN1
sink2_data[8] => src_payload.IN1
sink2_data[9] => src_payload.IN1
sink2_data[10] => src_payload.IN1
sink2_data[11] => src_payload.IN1
sink2_data[12] => src_payload.IN1
sink2_data[13] => src_payload.IN1
sink2_data[14] => src_payload.IN1
sink2_data[15] => src_payload.IN1
sink2_data[16] => src_payload.IN1
sink2_data[17] => src_payload.IN1
sink2_data[18] => src_payload.IN1
sink2_data[19] => src_payload.IN1
sink2_data[20] => src_payload.IN1
sink2_data[21] => src_payload.IN1
sink2_data[22] => src_payload.IN1
sink2_data[23] => src_payload.IN1
sink2_data[24] => src_payload.IN1
sink2_data[25] => src_payload.IN1
sink2_data[26] => src_payload.IN1
sink2_data[27] => src_payload.IN1
sink2_data[28] => src_payload.IN1
sink2_data[29] => src_payload.IN1
sink2_data[30] => src_payload.IN1
sink2_data[31] => src_payload.IN1
sink2_data[32] => src_payload.IN1
sink2_data[33] => src_payload.IN1
sink2_data[34] => src_payload.IN1
sink2_data[35] => src_payload.IN1
sink2_data[36] => src_payload.IN1
sink2_data[37] => src_payload.IN1
sink2_data[38] => src_payload.IN1
sink2_data[39] => src_payload.IN1
sink2_data[40] => src_payload.IN1
sink2_data[41] => src_payload.IN1
sink2_data[42] => src_payload.IN1
sink2_data[43] => src_payload.IN1
sink2_data[44] => src_payload.IN1
sink2_data[45] => src_payload.IN1
sink2_data[46] => src_payload.IN1
sink2_data[47] => src_payload.IN1
sink2_data[48] => src_payload.IN1
sink2_data[49] => src_payload.IN1
sink2_data[50] => src_payload.IN1
sink2_data[51] => src_payload.IN1
sink2_data[52] => src_payload.IN1
sink2_data[53] => src_payload.IN1
sink2_data[54] => src_payload.IN1
sink2_data[55] => src_payload.IN1
sink2_data[56] => src_payload.IN1
sink2_data[57] => src_payload.IN1
sink2_data[58] => src_payload.IN1
sink2_data[59] => src_payload.IN1
sink2_data[60] => src_payload.IN1
sink2_data[61] => src_payload.IN1
sink2_data[61] => last_cycle.IN1
sink2_data[62] => src_payload.IN1
sink2_data[63] => src_payload.IN1
sink2_data[64] => src_payload.IN1
sink2_data[65] => src_payload.IN1
sink2_data[66] => src_payload.IN1
sink2_data[67] => src_payload.IN1
sink2_data[68] => src_payload.IN1
sink2_data[69] => src_payload.IN1
sink2_data[70] => src_payload.IN1
sink2_data[71] => src_payload.IN1
sink2_data[72] => src_payload.IN1
sink2_data[73] => src_payload.IN1
sink2_data[74] => src_payload.IN1
sink2_data[75] => src_payload.IN1
sink2_data[76] => src_payload.IN1
sink2_data[77] => src_payload.IN1
sink2_data[78] => src_payload.IN1
sink2_data[79] => src_payload.IN1
sink2_data[80] => src_payload.IN1
sink2_data[81] => src_payload.IN1
sink2_data[82] => src_payload.IN1
sink2_data[83] => src_payload.IN1
sink2_data[84] => src_payload.IN1
sink2_data[85] => src_payload.IN1
sink2_data[86] => src_payload.IN1
sink2_data[87] => src_payload.IN1
sink2_data[88] => src_payload.IN1
sink2_data[89] => src_payload.IN1
sink2_data[90] => src_payload.IN1
sink2_data[91] => src_payload.IN1
sink2_data[92] => src_payload.IN1
sink2_data[93] => src_payload.IN1
sink2_data[94] => src_payload.IN1
sink2_data[95] => src_payload.IN1
sink2_data[96] => src_payload.IN1
sink2_data[97] => src_payload.IN1
sink2_data[98] => src_payload.IN1
sink2_data[99] => src_payload.IN1
sink2_data[100] => src_payload.IN1
sink2_data[101] => src_payload.IN1
sink2_data[102] => src_payload.IN1
sink2_data[103] => src_payload.IN1
sink2_data[104] => src_payload.IN1
sink2_data[105] => src_payload.IN1
sink2_data[106] => src_payload.IN1
sink2_data[107] => src_payload.IN1
sink2_data[108] => src_payload.IN1
sink2_data[109] => src_payload.IN1
sink2_data[110] => src_payload.IN1
sink2_data[111] => src_payload.IN1
sink2_data[112] => src_payload.IN1
sink2_data[113] => src_payload.IN1
sink2_data[114] => src_payload.IN1
sink2_data[115] => src_payload.IN1
sink2_channel[0] => src_payload.IN1
sink2_channel[1] => src_payload.IN1
sink2_channel[2] => src_payload.IN1
sink2_channel[3] => src_payload.IN1
sink2_channel[4] => src_payload.IN1
sink2_startofpacket => src_payload.IN1
sink2_endofpacket => src_payload.IN1
sink2_ready <= sink2_ready.DB_MAX_OUTPUT_PORT_TYPE
sink3_valid => request[3].IN1
sink3_data[0] => src_payload.IN1
sink3_data[1] => src_payload.IN1
sink3_data[2] => src_payload.IN1
sink3_data[3] => src_payload.IN1
sink3_data[4] => src_payload.IN1
sink3_data[5] => src_payload.IN1
sink3_data[6] => src_payload.IN1
sink3_data[7] => src_payload.IN1
sink3_data[8] => src_payload.IN1
sink3_data[9] => src_payload.IN1
sink3_data[10] => src_payload.IN1
sink3_data[11] => src_payload.IN1
sink3_data[12] => src_payload.IN1
sink3_data[13] => src_payload.IN1
sink3_data[14] => src_payload.IN1
sink3_data[15] => src_payload.IN1
sink3_data[16] => src_payload.IN1
sink3_data[17] => src_payload.IN1
sink3_data[18] => src_payload.IN1
sink3_data[19] => src_payload.IN1
sink3_data[20] => src_payload.IN1
sink3_data[21] => src_payload.IN1
sink3_data[22] => src_payload.IN1
sink3_data[23] => src_payload.IN1
sink3_data[24] => src_payload.IN1
sink3_data[25] => src_payload.IN1
sink3_data[26] => src_payload.IN1
sink3_data[27] => src_payload.IN1
sink3_data[28] => src_payload.IN1
sink3_data[29] => src_payload.IN1
sink3_data[30] => src_payload.IN1
sink3_data[31] => src_payload.IN1
sink3_data[32] => src_payload.IN1
sink3_data[33] => src_payload.IN1
sink3_data[34] => src_payload.IN1
sink3_data[35] => src_payload.IN1
sink3_data[36] => src_payload.IN1
sink3_data[37] => src_payload.IN1
sink3_data[38] => src_payload.IN1
sink3_data[39] => src_payload.IN1
sink3_data[40] => src_payload.IN1
sink3_data[41] => src_payload.IN1
sink3_data[42] => src_payload.IN1
sink3_data[43] => src_payload.IN1
sink3_data[44] => src_payload.IN1
sink3_data[45] => src_payload.IN1
sink3_data[46] => src_payload.IN1
sink3_data[47] => src_payload.IN1
sink3_data[48] => src_payload.IN1
sink3_data[49] => src_payload.IN1
sink3_data[50] => src_payload.IN1
sink3_data[51] => src_payload.IN1
sink3_data[52] => src_payload.IN1
sink3_data[53] => src_payload.IN1
sink3_data[54] => src_payload.IN1
sink3_data[55] => src_payload.IN1
sink3_data[56] => src_payload.IN1
sink3_data[57] => src_payload.IN1
sink3_data[58] => src_payload.IN1
sink3_data[59] => src_payload.IN1
sink3_data[60] => src_payload.IN1
sink3_data[61] => src_payload.IN1
sink3_data[61] => last_cycle.IN1
sink3_data[62] => src_payload.IN1
sink3_data[63] => src_payload.IN1
sink3_data[64] => src_payload.IN1
sink3_data[65] => src_payload.IN1
sink3_data[66] => src_payload.IN1
sink3_data[67] => src_payload.IN1
sink3_data[68] => src_payload.IN1
sink3_data[69] => src_payload.IN1
sink3_data[70] => src_payload.IN1
sink3_data[71] => src_payload.IN1
sink3_data[72] => src_payload.IN1
sink3_data[73] => src_payload.IN1
sink3_data[74] => src_payload.IN1
sink3_data[75] => src_payload.IN1
sink3_data[76] => src_payload.IN1
sink3_data[77] => src_payload.IN1
sink3_data[78] => src_payload.IN1
sink3_data[79] => src_payload.IN1
sink3_data[80] => src_payload.IN1
sink3_data[81] => src_payload.IN1
sink3_data[82] => src_payload.IN1
sink3_data[83] => src_payload.IN1
sink3_data[84] => src_payload.IN1
sink3_data[85] => src_payload.IN1
sink3_data[86] => src_payload.IN1
sink3_data[87] => src_payload.IN1
sink3_data[88] => src_payload.IN1
sink3_data[89] => src_payload.IN1
sink3_data[90] => src_payload.IN1
sink3_data[91] => src_payload.IN1
sink3_data[92] => src_payload.IN1
sink3_data[93] => src_payload.IN1
sink3_data[94] => src_payload.IN1
sink3_data[95] => src_payload.IN1
sink3_data[96] => src_payload.IN1
sink3_data[97] => src_payload.IN1
sink3_data[98] => src_payload.IN1
sink3_data[99] => src_payload.IN1
sink3_data[100] => src_payload.IN1
sink3_data[101] => src_payload.IN1
sink3_data[102] => src_payload.IN1
sink3_data[103] => src_payload.IN1
sink3_data[104] => src_payload.IN1
sink3_data[105] => src_payload.IN1
sink3_data[106] => src_payload.IN1
sink3_data[107] => src_payload.IN1
sink3_data[108] => src_payload.IN1
sink3_data[109] => src_payload.IN1
sink3_data[110] => src_payload.IN1
sink3_data[111] => src_payload.IN1
sink3_data[112] => src_payload.IN1
sink3_data[113] => src_payload.IN1
sink3_data[114] => src_payload.IN1
sink3_data[115] => src_payload.IN1
sink3_channel[0] => src_payload.IN1
sink3_channel[1] => src_payload.IN1
sink3_channel[2] => src_payload.IN1
sink3_channel[3] => src_payload.IN1
sink3_channel[4] => src_payload.IN1
sink3_startofpacket => src_payload.IN1
sink3_endofpacket => src_payload.IN1
sink3_ready <= sink3_ready.DB_MAX_OUTPUT_PORT_TYPE
sink4_valid => request[4].IN1
sink4_data[0] => src_payload.IN1
sink4_data[1] => src_payload.IN1
sink4_data[2] => src_payload.IN1
sink4_data[3] => src_payload.IN1
sink4_data[4] => src_payload.IN1
sink4_data[5] => src_payload.IN1
sink4_data[6] => src_payload.IN1
sink4_data[7] => src_payload.IN1
sink4_data[8] => src_payload.IN1
sink4_data[9] => src_payload.IN1
sink4_data[10] => src_payload.IN1
sink4_data[11] => src_payload.IN1
sink4_data[12] => src_payload.IN1
sink4_data[13] => src_payload.IN1
sink4_data[14] => src_payload.IN1
sink4_data[15] => src_payload.IN1
sink4_data[16] => src_payload.IN1
sink4_data[17] => src_payload.IN1
sink4_data[18] => src_payload.IN1
sink4_data[19] => src_payload.IN1
sink4_data[20] => src_payload.IN1
sink4_data[21] => src_payload.IN1
sink4_data[22] => src_payload.IN1
sink4_data[23] => src_payload.IN1
sink4_data[24] => src_payload.IN1
sink4_data[25] => src_payload.IN1
sink4_data[26] => src_payload.IN1
sink4_data[27] => src_payload.IN1
sink4_data[28] => src_payload.IN1
sink4_data[29] => src_payload.IN1
sink4_data[30] => src_payload.IN1
sink4_data[31] => src_payload.IN1
sink4_data[32] => src_payload.IN1
sink4_data[33] => src_payload.IN1
sink4_data[34] => src_payload.IN1
sink4_data[35] => src_payload.IN1
sink4_data[36] => src_payload.IN1
sink4_data[37] => src_payload.IN1
sink4_data[38] => src_payload.IN1
sink4_data[39] => src_payload.IN1
sink4_data[40] => src_payload.IN1
sink4_data[41] => src_payload.IN1
sink4_data[42] => src_payload.IN1
sink4_data[43] => src_payload.IN1
sink4_data[44] => src_payload.IN1
sink4_data[45] => src_payload.IN1
sink4_data[46] => src_payload.IN1
sink4_data[47] => src_payload.IN1
sink4_data[48] => src_payload.IN1
sink4_data[49] => src_payload.IN1
sink4_data[50] => src_payload.IN1
sink4_data[51] => src_payload.IN1
sink4_data[52] => src_payload.IN1
sink4_data[53] => src_payload.IN1
sink4_data[54] => src_payload.IN1
sink4_data[55] => src_payload.IN1
sink4_data[56] => src_payload.IN1
sink4_data[57] => src_payload.IN1
sink4_data[58] => src_payload.IN1
sink4_data[59] => src_payload.IN1
sink4_data[60] => src_payload.IN1
sink4_data[61] => src_payload.IN1
sink4_data[61] => last_cycle.IN1
sink4_data[62] => src_payload.IN1
sink4_data[63] => src_payload.IN1
sink4_data[64] => src_payload.IN1
sink4_data[65] => src_payload.IN1
sink4_data[66] => src_payload.IN1
sink4_data[67] => src_payload.IN1
sink4_data[68] => src_payload.IN1
sink4_data[69] => src_payload.IN1
sink4_data[70] => src_payload.IN1
sink4_data[71] => src_payload.IN1
sink4_data[72] => src_payload.IN1
sink4_data[73] => src_payload.IN1
sink4_data[74] => src_payload.IN1
sink4_data[75] => src_payload.IN1
sink4_data[76] => src_payload.IN1
sink4_data[77] => src_payload.IN1
sink4_data[78] => src_payload.IN1
sink4_data[79] => src_payload.IN1
sink4_data[80] => src_payload.IN1
sink4_data[81] => src_payload.IN1
sink4_data[82] => src_payload.IN1
sink4_data[83] => src_payload.IN1
sink4_data[84] => src_payload.IN1
sink4_data[85] => src_payload.IN1
sink4_data[86] => src_payload.IN1
sink4_data[87] => src_payload.IN1
sink4_data[88] => src_payload.IN1
sink4_data[89] => src_payload.IN1
sink4_data[90] => src_payload.IN1
sink4_data[91] => src_payload.IN1
sink4_data[92] => src_payload.IN1
sink4_data[93] => src_payload.IN1
sink4_data[94] => src_payload.IN1
sink4_data[95] => src_payload.IN1
sink4_data[96] => src_payload.IN1
sink4_data[97] => src_payload.IN1
sink4_data[98] => src_payload.IN1
sink4_data[99] => src_payload.IN1
sink4_data[100] => src_payload.IN1
sink4_data[101] => src_payload.IN1
sink4_data[102] => src_payload.IN1
sink4_data[103] => src_payload.IN1
sink4_data[104] => src_payload.IN1
sink4_data[105] => src_payload.IN1
sink4_data[106] => src_payload.IN1
sink4_data[107] => src_payload.IN1
sink4_data[108] => src_payload.IN1
sink4_data[109] => src_payload.IN1
sink4_data[110] => src_payload.IN1
sink4_data[111] => src_payload.IN1
sink4_data[112] => src_payload.IN1
sink4_data[113] => src_payload.IN1
sink4_data[114] => src_payload.IN1
sink4_data[115] => src_payload.IN1
sink4_channel[0] => src_payload.IN1
sink4_channel[1] => src_payload.IN1
sink4_channel[2] => src_payload.IN1
sink4_channel[3] => src_payload.IN1
sink4_channel[4] => src_payload.IN1
sink4_startofpacket => src_payload.IN1
sink4_endofpacket => src_payload.IN1
sink4_ready <= sink4_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= src_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[103] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[104] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[105] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[106] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[107] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[108] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[109] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[110] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[111] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[112] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[113] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[114] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[115] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= src_payload[0].DB_MAX_OUTPUT_PORT_TYPE
src_ready => last_cycle.IN0
src_ready => sink0_ready.IN1
src_ready => sink1_ready.IN1
src_ready => sink2_ready.IN1
src_ready => sink3_ready.IN1
src_ready => sink4_ready.IN1
clk => clk.IN1
reset => reset.IN1


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
request[0] => grant[0].DATAIN
request[0] => _.IN1
request[0] => _.IN1
request[1] => grant[1].DATAIN
request[1] => _.IN1
request[1] => _.IN1
request[2] => grant[2].DATAIN
request[2] => _.IN1
request[2] => _.IN1
request[3] => grant[3].DATAIN
request[3] => _.IN1
request[3] => _.IN1
request[4] => grant[4].DATAIN
request[4] => _.IN1
request[4] => _.IN1
grant[0] <= request[0].DB_MAX_OUTPUT_PORT_TYPE
grant[1] <= request[1].DB_MAX_OUTPUT_PORT_TYPE
grant[2] <= request[2].DB_MAX_OUTPUT_PORT_TYPE
grant[3] <= request[3].DB_MAX_OUTPUT_PORT_TYPE
grant[4] <= request[4].DB_MAX_OUTPUT_PORT_TYPE
increment_top_priority => ~NO_FANOUT~
save_top_priority => ~NO_FANOUT~


|ghrd_top|soc_system:soc_system_0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
a[0] => Add0.IN10
a[1] => Add0.IN9
a[2] => Add0.IN8
a[3] => Add0.IN7
a[4] => Add0.IN6
a[5] => Add0.IN5
a[6] => Add0.IN4
a[7] => Add0.IN3
a[8] => Add0.IN2
a[9] => Add0.IN1
b[0] => Add0.IN20
b[1] => Add0.IN19
b[2] => Add0.IN18
b[3] => Add0.IN17
b[4] => Add0.IN16
b[5] => Add0.IN15
b[6] => Add0.IN14
b[7] => Add0.IN13
b[8] => Add0.IN12
b[9] => Add0.IN11
sum[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|ghrd_top|soc_system:soc_system_0|soc_system_irq_mapper:irq_mapper
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sender_irq[0] <= <GND>
sender_irq[1] <= <GND>
sender_irq[2] <= <GND>
sender_irq[3] <= <GND>
sender_irq[4] <= <GND>
sender_irq[5] <= <GND>
sender_irq[6] <= <GND>
sender_irq[7] <= <GND>
sender_irq[8] <= <GND>
sender_irq[9] <= <GND>
sender_irq[10] <= <GND>
sender_irq[11] <= <GND>
sender_irq[12] <= <GND>
sender_irq[13] <= <GND>
sender_irq[14] <= <GND>
sender_irq[15] <= <GND>
sender_irq[16] <= <GND>
sender_irq[17] <= <GND>
sender_irq[18] <= <GND>
sender_irq[19] <= <GND>
sender_irq[20] <= <GND>
sender_irq[21] <= <GND>
sender_irq[22] <= <GND>
sender_irq[23] <= <GND>
sender_irq[24] <= <GND>
sender_irq[25] <= <GND>
sender_irq[26] <= <GND>
sender_irq[27] <= <GND>
sender_irq[28] <= <GND>
sender_irq[29] <= <GND>
sender_irq[30] <= <GND>
sender_irq[31] <= <GND>


|ghrd_top|soc_system:soc_system_0|soc_system_irq_mapper:irq_mapper_001
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sender_irq[0] <= <GND>
sender_irq[1] <= <GND>
sender_irq[2] <= <GND>
sender_irq[3] <= <GND>
sender_irq[4] <= <GND>
sender_irq[5] <= <GND>
sender_irq[6] <= <GND>
sender_irq[7] <= <GND>
sender_irq[8] <= <GND>
sender_irq[9] <= <GND>
sender_irq[10] <= <GND>
sender_irq[11] <= <GND>
sender_irq[12] <= <GND>
sender_irq[13] <= <GND>
sender_irq[14] <= <GND>
sender_irq[15] <= <GND>
sender_irq[16] <= <GND>
sender_irq[17] <= <GND>
sender_irq[18] <= <GND>
sender_irq[19] <= <GND>
sender_irq[20] <= <GND>
sender_irq[21] <= <GND>
sender_irq[22] <= <GND>
sender_irq[23] <= <GND>
sender_irq[24] <= <GND>
sender_irq[25] <= <GND>
sender_irq[26] <= <GND>
sender_irq[27] <= <GND>
sender_irq[28] <= <GND>
sender_irq[29] <= <GND>
sender_irq[30] <= <GND>
sender_irq[31] <= <GND>


|ghrd_top|soc_system:soc_system_0|altera_reset_controller:rst_controller
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|ghrd_top|soc_system:soc_system_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|ghrd_top|soc_system:soc_system_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|ghrd_top|soc_system:soc_system_0|altera_reset_controller:rst_controller_001
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|ghrd_top|soc_system:soc_system_0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|ghrd_top|soc_system:soc_system_0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


