design_1_depacketizer_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_depacketizer_0_0/sim/design_1_depacketizer_0_0.vhd,incdir="$ref_dir/../../../../LAB3_audio_controller.srcs/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../LAB3_audio_controller.srcs/sources_1/bd/design_1/ipshared/d0f7"
AXI4Stream_UART_v1_0_M00_AXIS_RX.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/a968/hdl/AXI4Stream_UART_v1_0_M00_AXIS_RX.vhd,incdir="$ref_dir/../../../../LAB3_audio_controller.srcs/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../LAB3_audio_controller.srcs/sources_1/bd/design_1/ipshared/d0f7"
AXI4Stream_UART_v1_0_S00_AXIS_TX.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/a968/hdl/AXI4Stream_UART_v1_0_S00_AXIS_TX.vhd,incdir="$ref_dir/../../../../LAB3_audio_controller.srcs/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../LAB3_audio_controller.srcs/sources_1/bd/design_1/ipshared/d0f7"
UART_Engine.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/a968/hdl/UART_Engine.vhd,incdir="$ref_dir/../../../../LAB3_audio_controller.srcs/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../LAB3_audio_controller.srcs/sources_1/bd/design_1/ipshared/d0f7"
UART_Manager.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/a968/hdl/UART_Manager.vhd,incdir="$ref_dir/../../../../LAB3_audio_controller.srcs/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../LAB3_audio_controller.srcs/sources_1/bd/design_1/ipshared/d0f7"
AXI4Stream_UART_v1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/a968/hdl/AXI4Stream_UART_v1_0.vhd,incdir="$ref_dir/../../../../LAB3_audio_controller.srcs/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../LAB3_audio_controller.srcs/sources_1/bd/design_1/ipshared/d0f7"
design_1_AXI4Stream_UART_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_AXI4Stream_UART_0_0/sim/design_1_AXI4Stream_UART_0_0.vhd,incdir="$ref_dir/../../../../LAB3_audio_controller.srcs/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../LAB3_audio_controller.srcs/sources_1/bd/design_1/ipshared/d0f7"
design_1_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../LAB3_audio_controller.srcs/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../LAB3_audio_controller.srcs/sources_1/bd/design_1/ipshared/d0f7"
design_1_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,incdir="$ref_dir/../../../../LAB3_audio_controller.srcs/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../LAB3_audio_controller.srcs/sources_1/bd/design_1/ipshared/d0f7"
design_1_util_vector_logic_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v,incdir="$ref_dir/../../../../LAB3_audio_controller.srcs/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../LAB3_audio_controller.srcs/sources_1/bd/design_1/ipshared/d0f7"
design_1_packetizer_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_packetizer_0_0/sim/design_1_packetizer_0_0.vhd,incdir="$ref_dir/../../../../LAB3_audio_controller.srcs/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../LAB3_audio_controller.srcs/sources_1/bd/design_1/ipshared/d0f7"
design_1_moving_average_filter_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_moving_average_filter_0_0/sim/design_1_moving_average_filter_0_0.vhd,incdir="$ref_dir/../../../../LAB3_audio_controller.srcs/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../LAB3_audio_controller.srcs/sources_1/bd/design_1/ipshared/d0f7"
design_1_volume_controller_1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_volume_controller_1_0/sim/design_1_volume_controller_1_0.vhd,incdir="$ref_dir/../../../../LAB3_audio_controller.srcs/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../LAB3_audio_controller.srcs/sources_1/bd/design_1/ipshared/d0f7"
design_1_mute_controller_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_mute_controller_0_0/sim/design_1_mute_controller_0_0.vhd,incdir="$ref_dir/../../../../LAB3_audio_controller.srcs/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../LAB3_audio_controller.srcs/sources_1/bd/design_1/ipshared/d0f7"
design_1_debouncer_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_debouncer_0_0/sim/design_1_debouncer_0_0.vhd,incdir="$ref_dir/../../../../LAB3_audio_controller.srcs/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../LAB3_audio_controller.srcs/sources_1/bd/design_1/ipshared/d0f7"
design_1_debouncer_1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_debouncer_1_0/sim/design_1_debouncer_1_0.vhd,incdir="$ref_dir/../../../../LAB3_audio_controller.srcs/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../LAB3_audio_controller.srcs/sources_1/bd/design_1/ipshared/d0f7"
design_1_edge_detector_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_edge_detector_0_0/sim/design_1_edge_detector_0_0.vhd,incdir="$ref_dir/../../../../LAB3_audio_controller.srcs/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../LAB3_audio_controller.srcs/sources_1/bd/design_1/ipshared/d0f7"
design_1_edge_detector_1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_edge_detector_1_0/sim/design_1_edge_detector_1_0.vhd,incdir="$ref_dir/../../../../LAB3_audio_controller.srcs/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../LAB3_audio_controller.srcs/sources_1/bd/design_1/ipshared/d0f7"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,incdir="$ref_dir/../../../../LAB3_audio_controller.srcs/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../LAB3_audio_controller.srcs/sources_1/bd/design_1/ipshared/d0f7"
glbl.v,Verilog,xil_defaultlib,glbl.v
