
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.067442                       # Number of seconds simulated
sim_ticks                                 67441597500                       # Number of ticks simulated
final_tick                                67441597500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 166446                       # Simulator instruction rate (inst/s)
host_op_rate                                   166446                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               87931301                       # Simulator tick rate (ticks/s)
host_mem_usage                                 171792                       # Number of bytes of host memory used
host_seconds                                   766.98                       # Real time elapsed on the host
sim_insts                                   127660956                       # Number of instructions simulated
sim_ops                                     127660956                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  67441597500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst        16315008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           73216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16388224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst     16315008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      16315008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         4480                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            4480                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst           254922                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             1144                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              256066                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            70                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 70                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          241913131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            1085621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             242998752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     241913131                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        241913131                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks           66428                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                66428                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks           66428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         241913131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           1085621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            243065179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      256067                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     254485                       # Number of write requests accepted
system.mem_ctrls.readBursts                    256067                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   254485                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                2586048                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                13802240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3077696                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16388288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16287040                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                 215660                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                206364                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               76                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               23                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             10943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             12472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             15402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                79                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1183                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   67441583000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                256067                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               254485                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   34766                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     460                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        17533                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    322.854503                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   225.843928                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   263.924406                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3821     21.79%     21.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4582     26.13%     47.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2799     15.96%     63.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2163     12.34%     76.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1376      7.85%     84.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1043      5.95%     90.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          710      4.05%     94.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          476      2.71%     96.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          563      3.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        17533                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2913                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      13.865774                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     13.354056                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.199071                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1997     68.55%     68.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           906     31.10%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             8      0.27%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2913                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2913                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.508411                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.473547                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.130564                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2304     79.09%     79.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               89      3.06%     82.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              330     11.33%     93.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               95      3.26%     96.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               51      1.75%     98.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               33      1.13%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                5      0.17%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.07%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.10%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2913                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    875068500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1632699750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  202035000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     21656.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40406.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        38.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        45.63                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    243.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    241.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.66                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.36                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.29                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    30524                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   40427                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.54                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.01                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     132095.42                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                103272960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 54871905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               265636560                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              227884320                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         492941280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            802269300                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             17607360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      1461771270                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       255461760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      14867341860                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            18549058575                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            275.038837                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          65636455250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     24273500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     208994000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  61765478250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    665236750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1571874750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   3205740250                       # Time in different power states
system.mem_ctrls_1.actEnergy                 21998340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 11665830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                22869420                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               23140260                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         493555920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            864550920                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             42735360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       996359430                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       533955840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      14897483220                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            17908425420                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            265.539757                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          65433996000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     86810750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     209356000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  61858601000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   1390502000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1711333500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   2184994250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  67441597500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                27480876                       # Number of BP lookups
system.cpu.branchPred.condPredicted          20928760                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1990341                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             22931982                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                17504914                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             76.334065                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 1978236                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          414947                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             296979                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           117968                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          159                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     22714089                       # DTB read hits
system.cpu.dtb.read_misses                        381                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                 22714470                       # DTB read accesses
system.cpu.dtb.write_hits                    12806178                       # DTB write hits
system.cpu.dtb.write_misses                        36                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                12806214                       # DTB write accesses
system.cpu.dtb.data_hits                     35520267                       # DTB hits
system.cpu.dtb.data_misses                        417                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                 35520684                       # DTB accesses
system.cpu.itb.fetch_hits                    43680039                       # ITB hits
system.cpu.itb.fetch_misses                       284                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                43680323                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.numSyscalls                  8146                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     67441597500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        134883208                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           52110114                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      196740809                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    27480876                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           19780129                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      75466663                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 3982798                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  260                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1989                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles           52                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  43680039                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                852381                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          129570477                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.518408                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.542619                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 83716516     64.61%     64.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  8832318      6.82%     71.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  6353514      4.90%     76.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  3755185      2.90%     79.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  6904559      5.33%     84.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  4283060      3.31%     87.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  3942160      3.04%     90.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  3015908      2.33%     93.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  8767257      6.77%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            129570477                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.203738                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.458601                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 22174042                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              81313747                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   8641616                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              15832843                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                1608229                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             13893284                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                393071                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              153007021                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                613569                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                1608229                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 24966292                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                37506981                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        4759392                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  17338032                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              43391551                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              146782918                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents              39157764                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                      1                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                    714                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           112263740                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             211659945                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        210630431                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            775755                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              99301272                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 12962468                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             434086                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          74793                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  97751830                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             23518251                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            13636834                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            832572                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           183392                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  140516371                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              140089                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 134065651                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           1965143                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        12995503                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     10928748                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           1562                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     129570477                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.034693                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.802488                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            26530964     20.48%     20.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            81390852     62.82%     83.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            15338150     11.84%     95.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             3818686      2.95%     98.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1917352      1.48%     99.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              573805      0.44%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 668      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       129570477                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                77225947     99.06%     99.06% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                   2885      0.00%     99.07% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 48105      0.06%     99.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                   452      0.00%     99.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                  1838      0.00%     99.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                 1393      0.00%     99.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                   760      0.00%     99.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     99.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     99.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     99.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.14% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 403339      0.52%     99.65% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                196006      0.25%     99.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             42303      0.05%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            32102      0.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               352      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              96961214     72.32%     72.32% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               683781      0.51%     72.83% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     72.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              172309      0.13%     72.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp               49622      0.04%     73.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               68511      0.05%     73.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult              26214      0.02%     73.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     73.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv               16207      0.01%     73.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     73.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                374      0.00%     73.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     73.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     73.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     73.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     73.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     73.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     73.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     73.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     73.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     73.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     73.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     73.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     73.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     73.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     73.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     73.08% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             22979520     17.14%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            12678840      9.46%     99.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          200784      0.15%     99.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         227923      0.17%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              134065651                       # Type of FU issued
system.cpu.iq.rate                           0.993939                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    77955130                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.581470                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          475971210                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         152791126                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    131056088                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             1650842                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             861706                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       760590                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              211131532                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  888897                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           796317                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      3132653                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         1535                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          869                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      1185104                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        87877                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            24                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                1608229                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  825590                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                    21                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           142924736                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts           1100739                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              23518251                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             13636834                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              74898                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                    21                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            869                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         897917                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       821390                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1719307                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             132651659                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              22714470                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1413992                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       2268276                       # number of nop insts executed
system.cpu.iew.exec_refs                     35520684                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 17614401                       # Number of branches executed
system.cpu.iew.exec_stores                   12806214                       # Number of stores executed
system.cpu.iew.exec_rate                     0.983456                       # Inst execution rate
system.cpu.iew.wb_sent                      131827493                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     131816678                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  86158252                       # num instructions producing a value
system.cpu.iew.wb_consumers                 120248052                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.977265                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.716504                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        13370683                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          138527                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1607402                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    127136674                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.019013                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.072185                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     34374540     27.04%     27.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     74629798     58.70%     85.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      9540792      7.50%     93.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      3565771      2.80%     96.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      2154304      1.69%     97.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1848151      1.45%     99.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       304937      0.24%     99.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       289380      0.23%     99.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       429001      0.34%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    127136674                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            129553956                       # Number of instructions committed
system.cpu.commit.committedOps              129553956                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       32837328                       # Number of memory references committed
system.cpu.commit.loads                      20385598                       # Number of loads committed
system.cpu.commit.membars                       65190                       # Number of memory barriers committed
system.cpu.commit.branches                   17238102                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                     665476                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 125865649                       # Number of committed integer instructions.
system.cpu.commit.function_calls              1338390                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      1893100      1.46%      1.46% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         93776127     72.38%     73.85% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          652542      0.50%     74.35% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     74.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         170152      0.13%     74.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp          48941      0.04%     74.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          67891      0.05%     74.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult         26157      0.02%     74.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv          16176      0.01%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt           351      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        20342887     15.70%     90.31% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       12223824      9.44%     99.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       107901      0.08%     99.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       227907      0.18%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         129553956                       # Class of committed instruction
system.cpu.commit.bw_lim_events                429001                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    269631506                       # The number of ROB reads
system.cpu.rob.rob_writes                   288283081                       # The number of ROB writes
system.cpu.timesIdled                          130479                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         5312731                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   127660956                       # Number of Instructions Simulated
system.cpu.committedOps                     127660956                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.056574                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.056574                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.946456                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.946456                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                194023846                       # number of integer regfile reads
system.cpu.int_regfile_writes               102404571                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    771702                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   417818                       # number of floating regfile writes
system.cpu.misc_regfile_reads                  413037                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 130384                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  67441597500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements               328                       # number of replacements
system.cpu.dcache.tags.tagsinuse           800.437452                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               24095                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               328                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.460366                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            160000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   800.437452                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.781677                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.781677                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          816                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          803                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.796875                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          68564384                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         68564384                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  67441597500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     21763068                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21763068                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     12385381                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12385381                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        65189                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        65189                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        65190                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        65190                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      34148449                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34148449                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     34148449                       # number of overall hits
system.cpu.dcache.overall_hits::total        34148449                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         1631                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1631                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         1159                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1159                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         2790                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2790                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         2790                       # number of overall misses
system.cpu.dcache.overall_misses::total          2790                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    129300000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    129300000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     80456482                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     80456482                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       116500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       116500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    209756482                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    209756482                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    209756482                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    209756482                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     21764699                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21764699                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     12386540                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     12386540                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        65191                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        65191                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        65190                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        65190                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     34151239                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34151239                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     34151239                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34151239                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000075                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000075                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000094                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000094                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.000031                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000031                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000082                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000082                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000082                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000082                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 79276.517474                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79276.517474                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 69418.880069                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69418.880069                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        58250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        58250                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 75181.534767                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75181.534767                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 75181.534767                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75181.534767                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1104                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                25                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    44.160000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks           70                       # number of writebacks
system.cpu.dcache.writebacks::total                70                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          757                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          757                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          891                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          891                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         1648                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1648                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         1648                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1648                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          874                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          874                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          268                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          268                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         1142                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1142                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         1142                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1142                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     70414500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     70414500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     20974000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     20974000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       114500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       114500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     91388500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     91388500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     91388500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     91388500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000040                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000040                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.000031                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000033                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000033                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 80565.789474                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80565.789474                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 78261.194030                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78261.194030                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        57250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        57250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 80024.956217                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80024.956217                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 80024.956217                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80024.956217                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  67441597500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            254415                       # number of replacements
system.cpu.icache.tags.tagsinuse           504.839244                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            12543475                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            254415                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             49.303205                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   504.839244                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.986014                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.986014                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          421                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          87615000                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         87615000                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  67441597500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     43387849                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        43387849                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      43387849                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         43387849                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     43387849                       # number of overall hits
system.cpu.icache.overall_hits::total        43387849                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       292190                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        292190                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       292190                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         292190                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       292190                       # number of overall misses
system.cpu.icache.overall_misses::total        292190                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   8451983998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   8451983998                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   8451983998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   8451983998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   8451983998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   8451983998                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     43680039                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     43680039                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     43680039                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     43680039                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     43680039                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     43680039                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.006689                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006689                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.006689                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006689                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.006689                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006689                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 28926.328752                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 28926.328752                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 28926.328752                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 28926.328752                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 28926.328752                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 28926.328752                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1277                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                32                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    39.906250                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       254415                       # number of writebacks
system.cpu.icache.writebacks::total            254415                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        37267                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        37267                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        37267                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        37267                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        37267                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        37267                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       254923                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       254923                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       254923                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       254923                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       254923                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       254923                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   7430278499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   7430278499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   7430278499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   7430278499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   7430278499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   7430278499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.005836                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005836                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.005836                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005836                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.005836                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005836                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 29147.148351                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 29147.148351                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 29147.148351                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 29147.148351                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 29147.148351                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 29147.148351                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        510810                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       254743                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  67441597500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             255798                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           70                       # Transaction distribution
system.membus.trans_dist::WritebackClean       254415                       # Transaction distribution
system.membus.trans_dist::CleanEvict              258                       # Transaction distribution
system.membus.trans_dist::ReadExReq               268                       # Transaction distribution
system.membus.trans_dist::ReadExResp              268                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         254923                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           876                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       764260                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2616                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 766876                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     32597568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        77696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                32675264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            256067                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  256067    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              256067                       # Request fanout histogram
system.membus.reqLayer0.occupancy          1586475500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1286584494                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.9                       # Layer utilization (%)
system.membus.respLayer2.occupancy            6217500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
