Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Aug  1 15:02:31 2020
| Host         : LAPTOP-UP9RUFLK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file snake_top_control_sets_placed.rpt
| Design       : snake_top
| Device       : xc7s15
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    36 |
| Unused register locations in slices containing registers |   149 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            3 |
|      2 |            3 |
|      4 |            4 |
|      6 |            1 |
|      7 |            1 |
|      8 |            1 |
|      9 |            3 |
|     10 |            1 |
|     11 |            2 |
|     12 |            2 |
|    16+ |           15 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             129 |           59 |
| No           | No                    | Yes                    |              10 |            4 |
| No           | Yes                   | No                     |             198 |           72 |
| Yes          | No                    | No                     |              48 |           31 |
| Yes          | No                    | Yes                    |               8 |            4 |
| Yes          | Yes                   | No                     |             210 |           80 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+----------------------------------+-------------------------------------------------------------------------------+------------------+----------------+
|            Clock Signal            |           Enable Signal          |                                Set/Reset Signal                               | Slice Load Count | Bel Load Count |
+------------------------------------+----------------------------------+-------------------------------------------------------------------------------+------------------+----------------+
|  clk_10/inst/clk_out2              | key_2_IBUF                       | key_pro0/k21_out                                                              |                1 |              1 |
|  clk_10/inst/clk_out1              | Driver_HDMI0/VSync_Cnt_0         |                                                                               |                1 |              1 |
|  clk_10/inst/clk_out2              | key_1_IBUF                       | key_pro0/k13_out                                                              |                1 |              1 |
|  clk_div0/CLK                      |                                  | die_judge0/AS[0]                                                              |                1 |              2 |
| ~key_pro0/k1_reg_0                 |                                  | die_judge0/AS[0]                                                              |                1 |              2 |
|  clk_10/inst/clk_out1              |                                  | rgb2dvi/U0/ClockGenInternal.ClockGenX/in0                                     |                1 |              2 |
|  clk_10/inst/clk_out2              |                                  |                                                                               |                2 |              4 |
|  clk_BUFG                          | eat_apple0/body_l[3]_i_1_n_0     | die_judge0/AS[0]                                                              |                3 |              4 |
|  clk_BUFG                          | eat_apple0/ini_l                 | die_judge0/AS[0]                                                              |                1 |              4 |
|  clk_10/inst/clk_out1              |                                  | rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[1] |                1 |              4 |
|  clk_BUFG                          | create_apple0/E[0]               |                                                                               |                2 |              6 |
|  clk_BUFG                          |                                  |                                                                               |                3 |              7 |
|  clk_10/inst/clk_out2              |                                  | create_apple0/yy[9]_i_1_n_0                                                   |                2 |              8 |
|  Snake_position0/Set_Y_reg[6][0]   |                                  |                                                                               |                4 |              9 |
|  Snake_position0/Set_Y_reg[6]_0[0] |                                  |                                                                               |                3 |              9 |
|  clk_10/inst/clk_out2              |                                  | create_apple0/xx[10]_i_1_n_0                                                  |                3 |              9 |
|  clk_10/inst/clk_out1              |                                  | rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0              |                3 |             10 |
|  clk_10/inst/clk_out1              | Driver_HDMI0/VSync_Cnt_0         | Driver_HDMI0/VSync_Cnt[11]_i_1_n_0                                            |                3 |             11 |
|  clk_10/inst/clk_out1              |                                  | Driver_HDMI0/HSync_Cnt[11]_i_1_n_0                                            |                3 |             11 |
|  clk_10/inst/clk_out1              | Driver_HDMI0/Set_Y[11]_i_1_n_0   |                                                                               |               10 |             12 |
|  clk_10/inst/clk_out1              | Driver_HDMI0/Set_X[11]_i_1_n_0   |                                                                               |               10 |             12 |
|  clk_BUFG                          | eat_apple0/apple_status_reg_0[0] |                                                                               |                8 |             17 |
|  clk_BUFG                          | eat_apple0/body_l_reg[2]_0[0]    | die_judge0/AS[0]                                                              |                8 |             21 |
|  clk_BUFG                          | eat_apple0/E[0]                  | die_judge0/AS[0]                                                              |                8 |             21 |
|  clk_BUFG                          | eat_apple0/body_l_reg[3]_0[0]    | die_judge0/AS[0]                                                              |                7 |             21 |
|  clk_BUFG                          | eat_apple0/body_l_reg[0]_1[0]    | die_judge0/AS[0]                                                              |                9 |             21 |
|  clk_BUFG                          | eat_apple0/body_l_reg[0]_2[0]    | die_judge0/AS[0]                                                              |               11 |             21 |
|  clk_BUFG                          | eat_apple0/body_l_reg[0]_0[0]    | die_judge0/AS[0]                                                              |               10 |             21 |
|  clk_BUFG                          | eat_apple0/body_l_reg[2]_1[0]    | die_judge0/AS[0]                                                              |                8 |             21 |
|  clk_10/inst/clk_out2              |                                  | clk_div0/clk_10Hz                                                             |                6 |             24 |
|  clk_10/inst/clk_out2              |                                  | clk_div0/clk_2Hz                                                              |                6 |             24 |
|  clk_10/inst/clk_out2              | key_pro0/cnt_1                   | key_1_IBUF                                                                    |                7 |             25 |
|  clk_10/inst/clk_out2              | key_pro0/cnt_2                   | key_2_IBUF                                                                    |                7 |             25 |
|  clk_10/inst/clk_out1              |                                  | rgb2dvi/U0/DataEncoders[0].DataEncoder/SR[0]                                  |               17 |             32 |
|  clk_BUFG                          |                                  | die_judge0/AS[0]                                                              |               32 |             80 |
|  clk_10/inst/clk_out1              |                                  |                                                                               |               47 |            100 |
+------------------------------------+----------------------------------+-------------------------------------------------------------------------------+------------------+----------------+


