Timing Analyzer report for ANSITerm1
Tue Jun 22 19:34:16 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'w_clk'
 13. Slow 1200mV 85C Model Setup: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[0]'
 14. Slow 1200mV 85C Model Setup: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 15. Slow 1200mV 85C Model Setup: 'Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 16. Slow 1200mV 85C Model Hold: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 17. Slow 1200mV 85C Model Hold: 'w_clk'
 18. Slow 1200mV 85C Model Hold: 'Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 19. Slow 1200mV 85C Model Hold: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[0]'
 20. Slow 1200mV 85C Model Recovery: 'w_clk'
 21. Slow 1200mV 85C Model Recovery: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 22. Slow 1200mV 85C Model Removal: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 23. Slow 1200mV 85C Model Removal: 'w_clk'
 24. Slow 1200mV 85C Model Metastability Summary
 25. Slow 1200mV 0C Model Fmax Summary
 26. Slow 1200mV 0C Model Setup Summary
 27. Slow 1200mV 0C Model Hold Summary
 28. Slow 1200mV 0C Model Recovery Summary
 29. Slow 1200mV 0C Model Removal Summary
 30. Slow 1200mV 0C Model Minimum Pulse Width Summary
 31. Slow 1200mV 0C Model Setup: 'w_clk'
 32. Slow 1200mV 0C Model Setup: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[0]'
 33. Slow 1200mV 0C Model Setup: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 34. Slow 1200mV 0C Model Setup: 'Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 35. Slow 1200mV 0C Model Hold: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 36. Slow 1200mV 0C Model Hold: 'w_clk'
 37. Slow 1200mV 0C Model Hold: 'Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 38. Slow 1200mV 0C Model Hold: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[0]'
 39. Slow 1200mV 0C Model Recovery: 'w_clk'
 40. Slow 1200mV 0C Model Recovery: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 41. Slow 1200mV 0C Model Removal: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 42. Slow 1200mV 0C Model Removal: 'w_clk'
 43. Slow 1200mV 0C Model Metastability Summary
 44. Fast 1200mV 0C Model Setup Summary
 45. Fast 1200mV 0C Model Hold Summary
 46. Fast 1200mV 0C Model Recovery Summary
 47. Fast 1200mV 0C Model Removal Summary
 48. Fast 1200mV 0C Model Minimum Pulse Width Summary
 49. Fast 1200mV 0C Model Setup: 'w_clk'
 50. Fast 1200mV 0C Model Setup: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[0]'
 51. Fast 1200mV 0C Model Setup: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 52. Fast 1200mV 0C Model Setup: 'Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 53. Fast 1200mV 0C Model Hold: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 54. Fast 1200mV 0C Model Hold: 'w_clk'
 55. Fast 1200mV 0C Model Hold: 'Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 56. Fast 1200mV 0C Model Hold: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[0]'
 57. Fast 1200mV 0C Model Recovery: 'w_clk'
 58. Fast 1200mV 0C Model Recovery: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 59. Fast 1200mV 0C Model Removal: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 60. Fast 1200mV 0C Model Removal: 'w_clk'
 61. Fast 1200mV 0C Model Metastability Summary
 62. Multicorner Timing Analysis Summary
 63. Board Trace Model Assignments
 64. Input Transition Times
 65. Signal Integrity Metrics (Slow 1200mv 0c Model)
 66. Signal Integrity Metrics (Slow 1200mv 85c Model)
 67. Signal Integrity Metrics (Fast 1200mv 0c Model)
 68. Setup Transfers
 69. Hold Transfers
 70. Recovery Transfers
 71. Removal Transfers
 72. Report TCCS
 73. Report RSKM
 74. Unconstrained Paths Summary
 75. Clock Status Summary
 76. Unconstrained Input Ports
 77. Unconstrained Output Ports
 78. Unconstrained Input Ports
 79. Unconstrained Output Ports
 80. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; ANSITerm1                                           ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE15F23C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.31        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  12.0%      ;
;     Processor 3            ;  10.6%      ;
;     Processor 4            ;   8.6%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                            ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------------------------------------------+
; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { IOP16:IOP16|GrayCounter:greyLow|Currstate[0] }                                                                          ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { IOP16:IOP16|GrayCounter:greyLow|Currstate[1] }                                                                          ;
; w_clk                                                                                                                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { w_clk }                                                                                                                 ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result } ;
+-----------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                                                    ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                            ; Note                                           ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; 63.08 MHz  ; 63.08 MHz       ; w_clk                                                                                                                 ;                                                ;
; 173.49 MHz ; 173.49 MHz      ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ;                                                ;
; 530.22 MHz ; 402.09 MHz      ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; limit due to minimum period restriction (tmin) ;
; 735.84 MHz ; 402.09 MHz      ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                                 ; Slack   ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+---------+---------------+
; w_clk                                                                                                                 ; -14.854 ; -2892.818     ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; -4.813  ; -87.479       ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -4.301  ; -121.246      ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.679  ; -2.213        ;
+-----------------------------------------------------------------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -0.258 ; -1.451        ;
; w_clk                                                                                                                 ; 0.434  ; 0.000         ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.538  ; 0.000         ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; 1.240  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                ;
+----------------------------------------------+--------+---------------+
; Clock                                        ; Slack  ; End Point TNS ;
+----------------------------------------------+--------+---------------+
; w_clk                                        ; -1.130 ; -28.983       ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.215  ; 0.000         ;
+----------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                 ;
+----------------------------------------------+--------+---------------+
; Clock                                        ; Slack  ; End Point TNS ;
+----------------------------------------------+--------+---------------+
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.226 ; -1.210        ;
; w_clk                                        ; 0.908  ; 0.000         ;
+----------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; w_clk                                                                                                                 ; -3.201 ; -829.986      ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -3.201 ; -62.681       ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; -1.487 ; -34.201       ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -1.487 ; -16.357       ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'w_clk'                                                                                                                                                                                                                                                        ;
+---------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                 ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -14.854 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.303      ; 16.205     ;
; -14.849 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.301      ; 16.198     ;
; -14.822 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[5]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.303      ; 16.173     ;
; -14.817 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[5]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.301      ; 16.166     ;
; -14.787 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.303      ; 16.138     ;
; -14.784 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.315      ; 16.147     ;
; -14.782 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.301      ; 16.131     ;
; -14.752 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[5]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.315      ; 16.115     ;
; -14.736 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[4]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.303      ; 16.087     ;
; -14.731 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[4]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.301      ; 16.080     ;
; -14.717 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.315      ; 16.080     ;
; -14.666 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[4]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.315      ; 16.029     ;
; -14.484 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.302      ; 15.834     ;
; -14.452 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[5]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.302      ; 15.802     ;
; -14.446 ; ANSIDisplayVGA:ANSIDisplay|startAddr[8]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.301      ; 15.795     ;
; -14.444 ; ANSIDisplayVGA:ANSIDisplay|startAddr[8]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.303      ; 15.795     ;
; -14.417 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.302      ; 15.767     ;
; -14.378 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.303      ; 15.729     ;
; -14.374 ; ANSIDisplayVGA:ANSIDisplay|startAddr[8]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.315      ; 15.737     ;
; -14.373 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.301      ; 15.722     ;
; -14.366 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[4]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.302      ; 15.716     ;
; -14.333 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5] ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.303      ; 15.684     ;
; -14.332 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5] ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.290      ; 15.670     ;
; -14.315 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.301      ; 15.664     ;
; -14.313 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.303      ; 15.664     ;
; -14.308 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.315      ; 15.671     ;
; -14.282 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4] ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.303      ; 15.633     ;
; -14.281 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4] ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.290      ; 15.619     ;
; -14.243 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.315      ; 15.606     ;
; -14.195 ; ANSIDisplayVGA:ANSIDisplay|startAddr[9]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.303      ; 15.546     ;
; -14.190 ; ANSIDisplayVGA:ANSIDisplay|startAddr[9]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.301      ; 15.539     ;
; -14.178 ; ANSIDisplayVGA:ANSIDisplay|charVert[1]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.316      ; 15.542     ;
; -14.173 ; ANSIDisplayVGA:ANSIDisplay|charVert[1]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.314      ; 15.535     ;
; -14.165 ; ANSIDisplayVGA:ANSIDisplay|charVert[3]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.316      ; 15.529     ;
; -14.160 ; ANSIDisplayVGA:ANSIDisplay|charVert[3]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.314      ; 15.522     ;
; -14.125 ; ANSIDisplayVGA:ANSIDisplay|startAddr[9]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.315      ; 15.488     ;
; -14.108 ; ANSIDisplayVGA:ANSIDisplay|charVert[1]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.328      ; 15.484     ;
; -14.095 ; ANSIDisplayVGA:ANSIDisplay|charVert[3]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.328      ; 15.471     ;
; -14.085 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[6]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.303      ; 15.436     ;
; -14.081 ; ANSIDisplayVGA:ANSIDisplay|startAddr[8]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.302      ; 15.431     ;
; -14.080 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[6]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.301      ; 15.429     ;
; -14.069 ; ANSIDisplayVGA:ANSIDisplay|charVert[2]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.316      ; 15.433     ;
; -14.064 ; ANSIDisplayVGA:ANSIDisplay|charVert[2]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.314      ; 15.426     ;
; -14.062 ; ANSIDisplayVGA:ANSIDisplay|charVert[0]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.316      ; 15.426     ;
; -14.058 ; ANSIDisplayVGA:ANSIDisplay|charVert[4]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.316      ; 15.422     ;
; -14.057 ; ANSIDisplayVGA:ANSIDisplay|charVert[0]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.314      ; 15.419     ;
; -14.053 ; ANSIDisplayVGA:ANSIDisplay|charVert[4]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.314      ; 15.415     ;
; -14.050 ; ANSIDisplayVGA:ANSIDisplay|startAddr[10]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.301      ; 15.399     ;
; -14.048 ; ANSIDisplayVGA:ANSIDisplay|startAddr[10]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.303      ; 15.399     ;
; -14.027 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.287      ; 15.362     ;
; -14.026 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.274      ; 15.348     ;
; -14.015 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[6]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.315      ; 15.378     ;
; -14.008 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.302      ; 15.358     ;
; -14.006 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5] ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.291      ; 15.345     ;
; -13.999 ; ANSIDisplayVGA:ANSIDisplay|charVert[2]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.328      ; 15.375     ;
; -13.992 ; ANSIDisplayVGA:ANSIDisplay|charVert[0]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.328      ; 15.368     ;
; -13.988 ; ANSIDisplayVGA:ANSIDisplay|charVert[4]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.328      ; 15.364     ;
; -13.978 ; ANSIDisplayVGA:ANSIDisplay|startAddr[10]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.315      ; 15.341     ;
; -13.955 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4] ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.291      ; 15.294     ;
; -13.950 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.302      ; 15.300     ;
; -13.936 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5] ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.289      ; 15.273     ;
; -13.885 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4] ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.289      ; 15.222     ;
; -13.853 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.316      ; 15.217     ;
; -13.852 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.303      ; 15.203     ;
; -13.825 ; ANSIDisplayVGA:ANSIDisplay|startAddr[9]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.302      ; 15.175     ;
; -13.808 ; ANSIDisplayVGA:ANSIDisplay|charVert[1]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.315      ; 15.171     ;
; -13.795 ; ANSIDisplayVGA:ANSIDisplay|charVert[3]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.315      ; 15.158     ;
; -13.755 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.316      ; 15.119     ;
; -13.754 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.303      ; 15.105     ;
; -13.732 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[0]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.330      ; 15.110     ;
; -13.731 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[0]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.317      ; 15.096     ;
; -13.717 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.287      ; 15.052     ;
; -13.716 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.274      ; 15.038     ;
; -13.715 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[6]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.302      ; 15.065     ;
; -13.708 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.316      ; 15.072     ;
; -13.707 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.303      ; 15.058     ;
; -13.700 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.275      ; 15.023     ;
; -13.699 ; ANSIDisplayVGA:ANSIDisplay|charVert[2]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.315      ; 15.062     ;
; -13.692 ; ANSIDisplayVGA:ANSIDisplay|charVert[0]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.315      ; 15.055     ;
; -13.688 ; ANSIDisplayVGA:ANSIDisplay|charVert[4]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.315      ; 15.051     ;
; -13.685 ; ANSIDisplayVGA:ANSIDisplay|startAddr[10]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.302      ; 15.035     ;
; -13.630 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.273      ; 14.951     ;
; -13.607 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[1]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.330      ; 14.985     ;
; -13.606 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[1]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.317      ; 14.971     ;
; -13.594 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.316      ; 14.958     ;
; -13.594 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6] ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.316      ; 14.958     ;
; -13.593 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.303      ; 14.944     ;
; -13.593 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6] ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.303      ; 14.944     ;
; -13.563 ; ANSIDisplayVGA:ANSIDisplay|startAddr[9]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.316      ; 14.927     ;
; -13.562 ; ANSIDisplayVGA:ANSIDisplay|startAddr[9]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.303      ; 14.913     ;
; -13.526 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.304      ; 14.878     ;
; -13.472 ; ANSIDisplayVGA:ANSIDisplay|startAddr[8]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.316      ; 14.836     ;
; -13.471 ; ANSIDisplayVGA:ANSIDisplay|startAddr[8]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.303      ; 14.822     ;
; -13.456 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.302      ; 14.806     ;
; -13.428 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.304      ; 14.780     ;
; -13.405 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[0]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.318      ; 14.771     ;
; -13.390 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.275      ; 14.713     ;
; -13.381 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.304      ; 14.733     ;
; -13.358 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.302      ; 14.708     ;
; -13.335 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[0]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.316      ; 14.699     ;
+---------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[0]'                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                     ; Launch Clock ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; -4.813 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 1.994      ; 7.798      ;
; -4.755 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 1.994      ; 7.740      ;
; -4.740 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|controlReg[5]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.810      ; 7.041      ;
; -4.554 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|controlReg[6]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.810      ; 6.855      ;
; -4.494 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 1.994      ; 7.479      ;
; -4.479 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 1.994      ; 7.464      ;
; -4.421 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|controlReg[5]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.810      ; 6.722      ;
; -4.351 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 1.992      ; 7.334      ;
; -4.301 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|controlReg[6]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.810      ; 6.602      ;
; -4.226 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 1.994      ; 7.211      ;
; -4.224 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 1.994      ; 7.209      ;
; -4.126 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 1.994      ; 7.111      ;
; -4.114 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6]                                                                           ; bufferedUART:UART|controlReg[6]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.161      ; 6.766      ;
; -4.103 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 1.994      ; 7.088      ;
; -4.081 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 1.992      ; 7.064      ;
; -4.054 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6]                                                                           ; bufferedUART:UART|controlReg[6]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.674      ; 6.219      ;
; -4.032 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 1.992      ; 7.015      ;
; -4.017 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 2.341      ; 7.349      ;
; -4.000 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 2.341      ; 7.332      ;
; -3.991 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 1.994      ; 6.976      ;
; -3.971 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 1.994      ; 6.956      ;
; -3.967 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6]                                                                           ; bufferedUART:UART|controlReg[6]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.709      ; 6.167      ;
; -3.958 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 1.994      ; 6.943      ;
; -3.944 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5]                                                                           ; bufferedUART:UART|controlReg[5]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.157      ; 6.592      ;
; -3.936 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[12] ; bufferedUART:UART|controlReg[6]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.230      ; 6.657      ;
; -3.927 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5]                                                                           ; bufferedUART:UART|controlReg[5]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.157      ; 6.575      ;
; -3.919 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|controlReg[7]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.810      ; 6.220      ;
; -3.915 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[1]            ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.814      ; 6.220      ;
; -3.852 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[7]            ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.809      ; 6.152      ;
; -3.828 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 1.992      ; 6.811      ;
; -3.827 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 1.994      ; 6.812      ;
; -3.814 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 1.994      ; 6.799      ;
; -3.784 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 2.345      ; 7.120      ;
; -3.784 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6]                                                                           ; bufferedUART:UART|controlReg[6]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.157      ; 6.432      ;
; -3.760 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 1.893      ; 6.644      ;
; -3.749 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 2.341      ; 7.081      ;
; -3.743 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 2.341      ; 7.075      ;
; -3.724 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 1.858      ; 6.573      ;
; -3.687 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5]                                                                           ; bufferedUART:UART|controlReg[5]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.709      ; 5.887      ;
; -3.684 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|controlReg[7]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.810      ; 5.985      ;
; -3.673 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[12] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 2.414      ; 7.078      ;
; -3.659 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[5]            ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.814      ; 5.964      ;
; -3.659 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[12] ; bufferedUART:UART|controlReg[5]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.230      ; 6.380      ;
; -3.641 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6]                                                                           ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 2.343      ; 6.975      ;
; -3.639 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[1]            ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.814      ; 5.944      ;
; -3.637 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 1.893      ; 6.521      ;
; -3.617 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[7]            ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.809      ; 5.917      ;
; -3.606 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[12] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 2.414      ; 7.011      ;
; -3.598 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 2.341      ; 6.930      ;
; -3.581 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 2.341      ; 6.913      ;
; -3.581 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6]                                                                           ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 1.856      ; 6.428      ;
; -3.581 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[3]            ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.814      ; 5.886      ;
; -3.555 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5]                                                                           ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 2.339      ; 6.885      ;
; -3.555 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 2.355      ; 6.901      ;
; -3.547 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[4]            ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.814      ; 5.852      ;
; -3.538 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5]                                                                           ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 2.339      ; 6.868      ;
; -3.512 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 2.341      ; 6.844      ;
; -3.494 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6]                                                                           ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 1.891      ; 6.376      ;
; -3.493 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 1.994      ; 6.478      ;
; -3.477 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 2.341      ; 6.809      ;
; -3.463 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[12] ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 2.412      ; 6.866      ;
; -3.462 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[1]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 2.341      ; 6.794      ;
; -3.454 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 2.341      ; 6.786      ;
; -3.442 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                           ; bufferedUART:UART|controlReg[7]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.157      ; 6.090      ;
; -3.439 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5]                                                                           ; bufferedUART:UART|controlReg[5]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.157      ; 6.087      ;
; -3.433 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[5]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 2.345      ; 6.769      ;
; -3.405 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[12] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 2.414      ; 6.810      ;
; -3.404 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5]                                                                           ; bufferedUART:UART|controlReg[5]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.157      ; 6.052      ;
; -3.402 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[4]            ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.814      ; 5.707      ;
; -3.375 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                           ; bufferedUART:UART|txByteLatch[7]            ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.156      ; 6.022      ;
; -3.360 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[5]                                                                           ; bufferedUART:UART|controlReg[5]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.161      ; 6.012      ;
; -3.350 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[4]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 2.341      ; 6.682      ;
; -3.340 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[5]            ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.814      ; 5.645      ;
; -3.332 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[3]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 2.341      ; 6.664      ;
; -3.311 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6]                                                                           ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 2.339      ; 6.641      ;
; -3.311 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[6]            ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.814      ; 5.616      ;
; -3.305 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 2.341      ; 6.637      ;
; -3.298 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5]                                                                           ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 1.891      ; 6.180      ;
; -3.296 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[12] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 2.414      ; 6.701      ;
; -3.285 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[12] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 2.414      ; 6.690      ;
; -3.282 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[3]            ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.814      ; 5.587      ;
; -3.271 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[3]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 2.341      ; 6.603      ;
; -3.247 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[12] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 2.414      ; 6.652      ;
; -3.246 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[12] ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 2.412      ; 6.649      ;
; -3.235 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6]                                                                           ; bufferedUART:UART|controlReg[6]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.157      ; 5.883      ;
; -3.229 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[13] ; bufferedUART:UART|controlReg[6]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.230      ; 5.950      ;
; -3.222 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[2]            ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.814      ; 5.527      ;
; -3.209 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 1.994      ; 6.194      ;
; -3.205 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[2]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 2.341      ; 6.537      ;
; -3.172 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[7]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 2.341      ; 6.504      ;
; -3.166 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[12] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 2.414      ; 6.571      ;
; -3.142 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6]                                                                           ; bufferedUART:UART|controlReg[6]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.157      ; 5.790      ;
; -3.106 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[15] ; bufferedUART:UART|controlReg[6]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.230      ; 5.827      ;
; -3.091 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[11] ; bufferedUART:UART|controlReg[6]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.810      ; 5.392      ;
; -3.058 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[6]            ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.814      ; 5.363      ;
; -3.050 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5]                                                                           ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 2.339      ; 6.380      ;
; -3.042 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6]                                                                           ; bufferedUART:UART|controlReg[6]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.706      ; 5.239      ;
; -3.042 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4]                                                                           ; bufferedUART:UART|txByteLatch[4]            ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.161      ; 5.694      ;
; -3.034 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 1.858      ; 5.883      ;
; -3.034 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[10] ; bufferedUART:UART|controlReg[6]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.810      ; 5.335      ;
+--------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                                                                                    ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; -4.301 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0           ; bufferedUART:UART|dataOut[1]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.395     ; 4.907      ;
; -4.221 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0           ; bufferedUART:UART|dataOut[5]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.395     ; 4.827      ;
; -4.095 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0           ; bufferedUART:UART|dataOut[6]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.395     ; 4.701      ;
; -4.065 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0           ; bufferedUART:UART|dataOut[4]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.395     ; 4.671      ;
; -4.064 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0           ; bufferedUART:UART|dataOut[3]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.395     ; 4.670      ;
; -4.060 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0           ; bufferedUART:UART|dataOut[2]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.395     ; 4.666      ;
; -4.058 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0           ; bufferedUART:UART|dataOut[7]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.395     ; 4.664      ;
; -4.054 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0           ; bufferedUART:UART|dataOut[0]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.395     ; 4.660      ;
; -3.717 ; bufferedUART:UART|rxReadPointer[2]                                                                                   ; bufferedUART:UART|dataOut[7]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.075     ; 4.643      ;
; -3.589 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 3.218      ; 7.798      ;
; -3.550 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|controlReg[5]                                                                            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 3.000      ; 7.041      ;
; -3.541 ; bufferedUART:UART|rxReadPointer[3]                                                                                   ; bufferedUART:UART|dataOut[7]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.075     ; 4.467      ;
; -3.540 ; bufferedUART:UART|rxReadPointer[5]                                                                                   ; bufferedUART:UART|dataOut[7]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.074     ; 4.467      ;
; -3.535 ; bufferedUART:UART|rxReadPointer[0]                                                                                   ; bufferedUART:UART|dataOut[7]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.075     ; 4.461      ;
; -3.531 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 3.218      ; 7.740      ;
; -3.396 ; bufferedUART:UART|rxReadPointer[2]                                                                                   ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.245      ; 4.689      ;
; -3.372 ; bufferedUART:UART|rxReadPointer[4]                                                                                   ; bufferedUART:UART|dataOut[7]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.074     ; 4.299      ;
; -3.364 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|controlReg[6]                                                                            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 3.000      ; 6.855      ;
; -3.362 ; bufferedUART:UART|rxReadPointer[1]                                                                                   ; bufferedUART:UART|dataOut[7]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.075     ; 4.288      ;
; -3.270 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 3.218      ; 7.479      ;
; -3.255 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 3.218      ; 7.464      ;
; -3.231 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|controlReg[5]                                                                            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 3.000      ; 6.722      ;
; -3.220 ; bufferedUART:UART|rxReadPointer[3]                                                                                   ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.245      ; 4.513      ;
; -3.198 ; bufferedUART:UART|rxReadPointer[0]                                                                                   ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.245      ; 4.491      ;
; -3.150 ; bufferedUART:UART|rxReadPointer[2]                                                                                   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.080     ; 4.071      ;
; -3.150 ; bufferedUART:UART|rxReadPointer[2]                                                                                   ; bufferedUART:UART|rxReadPointer[5]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.080     ; 4.071      ;
; -3.144 ; bufferedUART:UART|rxReadPointer[2]                                                                                   ; bufferedUART:UART|rxBuffer~13                                                                              ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.080     ; 4.065      ;
; -3.127 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 3.216      ; 7.334      ;
; -3.126 ; bufferedUART:UART|rxReadPointer[0]                                                                                   ; bufferedUART:UART|rxReadPointer[5]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.080     ; 4.047      ;
; -3.111 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|controlReg[6]                                                                            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 3.000      ; 6.602      ;
; -3.081 ; bufferedUART:UART|rxReadPointer[2]                                                                                   ; bufferedUART:UART|rxReadPointer[1]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 4.003      ;
; -3.081 ; bufferedUART:UART|rxReadPointer[2]                                                                                   ; bufferedUART:UART|rxReadPointer[0]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 4.003      ;
; -3.081 ; bufferedUART:UART|rxReadPointer[2]                                                                                   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 4.003      ;
; -3.081 ; bufferedUART:UART|rxReadPointer[2]                                                                                   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 4.003      ;
; -3.025 ; bufferedUART:UART|rxReadPointer[1]                                                                                   ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.245      ; 4.318      ;
; -3.008 ; bufferedUART:UART|rxReadPointer[2]                                                                                   ; bufferedUART:UART|dataOut[0]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.075     ; 3.934      ;
; -3.003 ; bufferedUART:UART|rxReadPointer[0]                                                                                   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.080     ; 3.924      ;
; -3.002 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 3.218      ; 7.211      ;
; -3.000 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 3.218      ; 7.209      ;
; -2.997 ; bufferedUART:UART|rxReadPointer[0]                                                                                   ; bufferedUART:UART|rxBuffer~13                                                                              ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.080     ; 3.918      ;
; -2.939 ; bufferedUART:UART|rxReadPointer[5]                                                                                   ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.246      ; 4.233      ;
; -2.939 ; bufferedUART:UART|rxReadPointer[3]                                                                                   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.080     ; 3.860      ;
; -2.939 ; bufferedUART:UART|rxReadPointer[3]                                                                                   ; bufferedUART:UART|rxReadPointer[5]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.080     ; 3.860      ;
; -2.934 ; bufferedUART:UART|rxReadPointer[0]                                                                                   ; bufferedUART:UART|rxReadPointer[1]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 3.856      ;
; -2.934 ; bufferedUART:UART|rxReadPointer[0]                                                                                   ; bufferedUART:UART|rxReadPointer[0]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 3.856      ;
; -2.934 ; bufferedUART:UART|rxReadPointer[0]                                                                                   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 3.856      ;
; -2.934 ; bufferedUART:UART|rxReadPointer[0]                                                                                   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 3.856      ;
; -2.933 ; bufferedUART:UART|rxReadPointer[3]                                                                                   ; bufferedUART:UART|rxBuffer~13                                                                              ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.080     ; 3.854      ;
; -2.926 ; bufferedUART:UART|rxReadPointer[1]                                                                                   ; bufferedUART:UART|rxReadPointer[5]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.080     ; 3.847      ;
; -2.924 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6]                                                                           ; bufferedUART:UART|controlReg[6]                                                                            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 3.351      ; 6.766      ;
; -2.902 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 3.218      ; 7.111      ;
; -2.879 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 3.218      ; 7.088      ;
; -2.870 ; bufferedUART:UART|rxReadPointer[3]                                                                                   ; bufferedUART:UART|rxReadPointer[1]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 3.792      ;
; -2.870 ; bufferedUART:UART|rxReadPointer[3]                                                                                   ; bufferedUART:UART|rxReadPointer[0]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 3.792      ;
; -2.870 ; bufferedUART:UART|rxReadPointer[3]                                                                                   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 3.792      ;
; -2.870 ; bufferedUART:UART|rxReadPointer[3]                                                                                   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 3.792      ;
; -2.870 ; bufferedUART:UART|rxReadPointer[1]                                                                                   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.080     ; 3.791      ;
; -2.864 ; bufferedUART:UART|rxReadPointer[1]                                                                                   ; bufferedUART:UART|rxBuffer~13                                                                              ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.080     ; 3.785      ;
; -2.864 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6]                                                                           ; bufferedUART:UART|controlReg[6]                                                                            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.864      ; 6.219      ;
; -2.862 ; bufferedUART:UART|rxReadPointer[4]                                                                                   ; bufferedUART:UART|rxReadPointer[5]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 3.784      ;
; -2.857 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 3.216      ; 7.064      ;
; -2.832 ; bufferedUART:UART|rxReadPointer[3]                                                                                   ; bufferedUART:UART|dataOut[0]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.075     ; 3.758      ;
; -2.831 ; bufferedUART:UART|rxReadPointer[5]                                                                                   ; bufferedUART:UART|dataOut[0]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.074     ; 3.758      ;
; -2.826 ; bufferedUART:UART|rxReadPointer[0]                                                                                   ; bufferedUART:UART|dataOut[0]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.075     ; 3.752      ;
; -2.808 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 3.216      ; 7.015      ;
; -2.801 ; bufferedUART:UART|rxReadPointer[1]                                                                                   ; bufferedUART:UART|rxReadPointer[1]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 3.723      ;
; -2.801 ; bufferedUART:UART|rxReadPointer[1]                                                                                   ; bufferedUART:UART|rxReadPointer[0]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 3.723      ;
; -2.801 ; bufferedUART:UART|rxReadPointer[1]                                                                                   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 3.723      ;
; -2.801 ; bufferedUART:UART|rxReadPointer[1]                                                                                   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 3.723      ;
; -2.793 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 3.565      ; 7.349      ;
; -2.777 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6]                                                                           ; bufferedUART:UART|controlReg[6]                                                                            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.899      ; 6.167      ;
; -2.776 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 3.565      ; 7.332      ;
; -2.771 ; bufferedUART:UART|rxReadPointer[4]                                                                                   ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.246      ; 4.065      ;
; -2.767 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 3.218      ; 6.976      ;
; -2.754 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5]                                                                           ; bufferedUART:UART|controlReg[5]                                                                            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 3.347      ; 6.592      ;
; -2.747 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 3.218      ; 6.956      ;
; -2.746 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[12] ; bufferedUART:UART|controlReg[6]                                                                            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 3.420      ; 6.657      ;
; -2.737 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5]                                                                           ; bufferedUART:UART|controlReg[5]                                                                            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 3.347      ; 6.575      ;
; -2.734 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 3.218      ; 6.943      ;
; -2.729 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|controlReg[7]                                                                            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 3.000      ; 6.220      ;
; -2.725 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[1]                                                                           ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 3.004      ; 6.220      ;
; -2.666 ; bufferedUART:UART|rxReadPointer[5]                                                                                   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 3.588      ;
; -2.666 ; bufferedUART:UART|rxReadPointer[5]                                                                                   ; bufferedUART:UART|rxReadPointer[5]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 3.588      ;
; -2.663 ; bufferedUART:UART|rxReadPointer[4]                                                                                   ; bufferedUART:UART|dataOut[0]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.074     ; 3.590      ;
; -2.662 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[7]                                                                           ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.999      ; 6.152      ;
; -2.660 ; bufferedUART:UART|rxReadPointer[5]                                                                                   ; bufferedUART:UART|rxBuffer~13                                                                              ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 3.582      ;
; -2.653 ; bufferedUART:UART|rxReadPointer[1]                                                                                   ; bufferedUART:UART|dataOut[0]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.075     ; 3.579      ;
; -2.604 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 3.216      ; 6.811      ;
; -2.603 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 3.218      ; 6.812      ;
; -2.597 ; bufferedUART:UART|rxReadPointer[5]                                                                                   ; bufferedUART:UART|rxReadPointer[1]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.078     ; 3.520      ;
; -2.597 ; bufferedUART:UART|rxReadPointer[5]                                                                                   ; bufferedUART:UART|rxReadPointer[0]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.078     ; 3.520      ;
; -2.597 ; bufferedUART:UART|rxReadPointer[5]                                                                                   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.078     ; 3.520      ;
; -2.597 ; bufferedUART:UART|rxReadPointer[5]                                                                                   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.078     ; 3.520      ;
; -2.594 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6]                                                                           ; bufferedUART:UART|controlReg[6]                                                                            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 3.347      ; 6.432      ;
; -2.590 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 3.218      ; 6.799      ;
; -2.560 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 3.569      ; 7.120      ;
; -2.548 ; bufferedUART:UART|rxReadPointer[4]                                                                                   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 3.470      ;
; -2.542 ; bufferedUART:UART|rxReadPointer[4]                                                                                   ; bufferedUART:UART|rxBuffer~13                                                                              ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 3.464      ;
; -2.536 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 3.117      ; 6.644      ;
; -2.525 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 3.565      ; 7.081      ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                                                                                           ; Launch Clock                                                                                                          ; Latch Clock                                                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.679 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; w_clk                                                                                                                 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.500        ; 0.505      ; 1.675      ;
; -0.359 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.077     ; 1.283      ;
; -0.194 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.077     ; 1.118      ;
; -0.182 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.078     ; 1.105      ;
; -0.179 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.077     ; 1.103      ;
; -0.170 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.077     ; 1.094      ;
; -0.157 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.077     ; 1.081      ;
; -0.148 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.078     ; 1.071      ;
; -0.145 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.077     ; 1.069      ;
; 0.002  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.077     ; 0.922      ;
; 0.004  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.077     ; 0.920      ;
+--------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                     ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; -0.258 ; bufferedUART:UART|rxBuffer~18                                                                                        ; bufferedUART:UART|dataOut[4]                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.895      ; 3.879      ;
; -0.252 ; bufferedUART:UART|rxBuffer~20                                                                                        ; bufferedUART:UART|dataOut[6]                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.895      ; 3.885      ;
; -0.218 ; bufferedUART:UART|rxBuffer~16                                                                                        ; bufferedUART:UART|dataOut[2]                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.895      ; 3.919      ;
; -0.214 ; bufferedUART:UART|rxBuffer~21                                                                                        ; bufferedUART:UART|dataOut[7]                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.895      ; 3.923      ;
; -0.194 ; bufferedUART:UART|rxBuffer~19                                                                                        ; bufferedUART:UART|dataOut[5]                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.895      ; 3.943      ;
; -0.177 ; bufferedUART:UART|rxBuffer~14                                                                                        ; bufferedUART:UART|dataOut[0]                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.895      ; 3.960      ;
; -0.085 ; bufferedUART:UART|rxBuffer~15                                                                                        ; bufferedUART:UART|dataOut[1]                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.895      ; 4.052      ;
; -0.053 ; bufferedUART:UART|rxBuffer~17                                                                                        ; bufferedUART:UART|dataOut[3]                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.895      ; 4.084      ;
; 0.000  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[11] ; bufferedUART:UART|txByteLatch[0]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.388      ; 3.130      ;
; 0.018  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[0]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.388      ; 3.148      ;
; 0.044  ; bufferedUART:UART|rxInPointer[5]                                                                                     ; bufferedUART:UART|rxReadPointer[3]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.880      ; 4.166      ;
; 0.044  ; bufferedUART:UART|rxInPointer[5]                                                                                     ; bufferedUART:UART|rxReadPointer[1]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.880      ; 4.166      ;
; 0.045  ; bufferedUART:UART|rxInPointer[5]                                                                                     ; bufferedUART:UART|rxReadPointer[2]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.880      ; 4.167      ;
; 0.045  ; bufferedUART:UART|rxInPointer[5]                                                                                     ; bufferedUART:UART|rxReadPointer[0]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.880      ; 4.167      ;
; 0.046  ; bufferedUART:UART|rxInPointer[0]                                                                                     ; bufferedUART:UART|rxReadPointer[3]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.880      ; 4.168      ;
; 0.046  ; bufferedUART:UART|rxInPointer[0]                                                                                     ; bufferedUART:UART|rxReadPointer[1]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.880      ; 4.168      ;
; 0.047  ; bufferedUART:UART|rxInPointer[0]                                                                                     ; bufferedUART:UART|rxReadPointer[2]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.880      ; 4.169      ;
; 0.047  ; bufferedUART:UART|rxInPointer[0]                                                                                     ; bufferedUART:UART|rxReadPointer[0]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.880      ; 4.169      ;
; 0.050  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[3]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.388      ; 3.180      ;
; 0.051  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[1]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.388      ; 3.181      ;
; 0.052  ; bufferedUART:UART|func_reset                                                                                         ; bufferedUART:UART|dataOut[1]                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.885      ; 4.179      ;
; 0.052  ; bufferedUART:UART|func_reset                                                                                         ; bufferedUART:UART|dataOut[5]                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.885      ; 4.179      ;
; 0.052  ; bufferedUART:UART|func_reset                                                                                         ; bufferedUART:UART|dataOut[6]                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.885      ; 4.179      ;
; 0.052  ; bufferedUART:UART|func_reset                                                                                         ; bufferedUART:UART|dataOut[7]                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.885      ; 4.179      ;
; 0.052  ; bufferedUART:UART|func_reset                                                                                         ; bufferedUART:UART|dataOut[0]                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.885      ; 4.179      ;
; 0.052  ; bufferedUART:UART|func_reset                                                                                         ; bufferedUART:UART|dataOut[4]                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.885      ; 4.179      ;
; 0.052  ; bufferedUART:UART|func_reset                                                                                         ; bufferedUART:UART|dataOut[3]                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.885      ; 4.179      ;
; 0.052  ; bufferedUART:UART|func_reset                                                                                         ; bufferedUART:UART|dataOut[2]                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.885      ; 4.179      ;
; 0.064  ; bufferedUART:UART|rxInPointer[2]                                                                                     ; bufferedUART:UART|rxReadPointer[3]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.880      ; 4.186      ;
; 0.064  ; bufferedUART:UART|rxInPointer[2]                                                                                     ; bufferedUART:UART|rxReadPointer[1]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.880      ; 4.186      ;
; 0.065  ; bufferedUART:UART|rxInPointer[2]                                                                                     ; bufferedUART:UART|rxReadPointer[2]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.880      ; 4.187      ;
; 0.065  ; bufferedUART:UART|rxInPointer[2]                                                                                     ; bufferedUART:UART|rxReadPointer[0]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.880      ; 4.187      ;
; 0.076  ; bufferedUART:UART|rxInPointer[0]                                                                                     ; bufferedUART:UART|dataOut[0]                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.885      ; 4.203      ;
; 0.078  ; bufferedUART:UART|rxInPointer[5]                                                                                     ; bufferedUART:UART|rxReadPointer[4]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.879      ; 4.199      ;
; 0.078  ; bufferedUART:UART|rxInPointer[5]                                                                                     ; bufferedUART:UART|rxReadPointer[5]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.879      ; 4.199      ;
; 0.078  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[11] ; bufferedUART:UART|txByteLatch[2]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.388      ; 3.208      ;
; 0.079  ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.515      ; 1.826      ;
; 0.079  ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.515      ; 1.826      ;
; 0.079  ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.515      ; 1.826      ;
; 0.079  ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.515      ; 1.826      ;
; 0.079  ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.515      ; 1.826      ;
; 0.079  ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.515      ; 1.826      ;
; 0.079  ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.515      ; 1.826      ;
; 0.079  ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.515      ; 1.826      ;
; 0.080  ; bufferedUART:UART|rxInPointer[0]                                                                                     ; bufferedUART:UART|rxReadPointer[4]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.879      ; 4.201      ;
; 0.080  ; bufferedUART:UART|rxInPointer[0]                                                                                     ; bufferedUART:UART|rxReadPointer[5]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.879      ; 4.201      ;
; 0.081  ; bufferedUART:UART|rxInPointer[1]                                                                                     ; bufferedUART:UART|rxReadPointer[3]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.880      ; 4.203      ;
; 0.081  ; bufferedUART:UART|rxInPointer[1]                                                                                     ; bufferedUART:UART|rxReadPointer[1]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.880      ; 4.203      ;
; 0.082  ; bufferedUART:UART|rxInPointer[1]                                                                                     ; bufferedUART:UART|rxReadPointer[2]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.880      ; 4.204      ;
; 0.082  ; bufferedUART:UART|rxInPointer[1]                                                                                     ; bufferedUART:UART|rxReadPointer[0]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.880      ; 4.204      ;
; 0.086  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[10] ; bufferedUART:UART|txByteLatch[1]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.388      ; 3.216      ;
; 0.098  ; bufferedUART:UART|rxInPointer[2]                                                                                     ; bufferedUART:UART|rxReadPointer[4]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.879      ; 4.219      ;
; 0.098  ; bufferedUART:UART|rxInPointer[2]                                                                                     ; bufferedUART:UART|rxReadPointer[5]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.879      ; 4.219      ;
; 0.103  ; bufferedUART:UART|rxInPointer[5]                                                                                     ; bufferedUART:UART|rxBuffer~13               ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.879      ; 4.224      ;
; 0.105  ; bufferedUART:UART|rxInPointer[0]                                                                                     ; bufferedUART:UART|rxBuffer~13               ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.879      ; 4.226      ;
; 0.115  ; bufferedUART:UART|rxInPointer[1]                                                                                     ; bufferedUART:UART|rxReadPointer[4]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.879      ; 4.236      ;
; 0.115  ; bufferedUART:UART|rxInPointer[1]                                                                                     ; bufferedUART:UART|rxReadPointer[5]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.879      ; 4.236      ;
; 0.123  ; bufferedUART:UART|rxInPointer[2]                                                                                     ; bufferedUART:UART|rxBuffer~13               ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.879      ; 4.244      ;
; 0.123  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[10] ; bufferedUART:UART|txByteLatch[0]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.388      ; 3.253      ;
; 0.127  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[0]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.388      ; 3.257      ;
; 0.133  ; bufferedUART:UART|rxInPointer[2]                                                                                     ; bufferedUART:UART|dataOut[0]                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.885      ; 4.260      ;
; 0.138  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[5]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.388      ; 3.268      ;
; 0.140  ; bufferedUART:UART|rxInPointer[1]                                                                                     ; bufferedUART:UART|rxBuffer~13               ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.879      ; 4.261      ;
; 0.143  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[2]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.388      ; 3.273      ;
; 0.145  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[6]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.388      ; 3.275      ;
; 0.154  ; bufferedUART:UART|rxInPointer[1]                                                                                     ; bufferedUART:UART|dataOut[0]                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.885      ; 4.281      ;
; 0.154  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[4]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.388      ; 3.284      ;
; 0.173  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[3]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.388      ; 3.303      ;
; 0.174  ; bufferedUART:UART|rxInPointer[4]                                                                                     ; bufferedUART:UART|rxReadPointer[3]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.880      ; 4.296      ;
; 0.174  ; bufferedUART:UART|rxInPointer[4]                                                                                     ; bufferedUART:UART|rxReadPointer[1]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.880      ; 4.296      ;
; 0.174  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[1]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.388      ; 3.304      ;
; 0.175  ; bufferedUART:UART|rxInPointer[4]                                                                                     ; bufferedUART:UART|rxReadPointer[2]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.880      ; 4.297      ;
; 0.175  ; bufferedUART:UART|rxInPointer[4]                                                                                     ; bufferedUART:UART|rxReadPointer[0]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.880      ; 4.297      ;
; 0.185  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[11] ; bufferedUART:UART|txByteLatch[7]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.382      ; 3.309      ;
; 0.191  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[11] ; bufferedUART:UART|txByteLatch[3]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.388      ; 3.321      ;
; 0.193  ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6]                                                                           ; bufferedUART:UART|txByteLatch[6]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.739      ; 3.674      ;
; 0.208  ; bufferedUART:UART|rxInPointer[4]                                                                                     ; bufferedUART:UART|rxReadPointer[4]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.879      ; 4.329      ;
; 0.208  ; bufferedUART:UART|rxInPointer[4]                                                                                     ; bufferedUART:UART|rxReadPointer[5]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.879      ; 4.329      ;
; 0.233  ; bufferedUART:UART|rxInPointer[4]                                                                                     ; bufferedUART:UART|rxBuffer~13               ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.879      ; 4.354      ;
; 0.247  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[13] ; bufferedUART:UART|rxReadPointer[3]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.925      ; 4.414      ;
; 0.247  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[13] ; bufferedUART:UART|rxReadPointer[1]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.925      ; 4.414      ;
; 0.248  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[13] ; bufferedUART:UART|rxReadPointer[2]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.925      ; 4.415      ;
; 0.248  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[13] ; bufferedUART:UART|rxReadPointer[0]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.925      ; 4.415      ;
; 0.254  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[11] ; bufferedUART:UART|controlReg[7]             ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.383      ; 3.379      ;
; 0.261  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[14] ; bufferedUART:UART|rxReadPointer[3]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.925      ; 4.428      ;
; 0.261  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[14] ; bufferedUART:UART|rxReadPointer[1]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.925      ; 4.428      ;
; 0.261  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[5]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.388      ; 3.391      ;
; 0.262  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[14] ; bufferedUART:UART|rxReadPointer[2]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.925      ; 4.429      ;
; 0.262  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[14] ; bufferedUART:UART|rxReadPointer[0]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.925      ; 4.429      ;
; 0.266  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[2]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.388      ; 3.396      ;
; 0.268  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[6]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.388      ; 3.398      ;
; 0.277  ; bufferedUART:UART|rxInPointer[3]                                                                                     ; bufferedUART:UART|rxReadPointer[3]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.880      ; 4.399      ;
; 0.277  ; bufferedUART:UART|rxInPointer[3]                                                                                     ; bufferedUART:UART|rxReadPointer[1]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.880      ; 4.399      ;
; 0.277  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[4]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.388      ; 3.407      ;
; 0.278  ; bufferedUART:UART|rxInPointer[3]                                                                                     ; bufferedUART:UART|rxReadPointer[2]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.880      ; 4.400      ;
; 0.278  ; bufferedUART:UART|rxInPointer[3]                                                                                     ; bufferedUART:UART|rxReadPointer[0]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.880      ; 4.400      ;
; 0.278  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[10] ; bufferedUART:UART|txByteLatch[4]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.388      ; 3.408      ;
; 0.281  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[13] ; bufferedUART:UART|rxReadPointer[4]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.924      ; 4.447      ;
; 0.281  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[13] ; bufferedUART:UART|rxReadPointer[5]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.924      ; 4.447      ;
; 0.295  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[14] ; bufferedUART:UART|rxReadPointer[4]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.924      ; 4.461      ;
+--------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'w_clk'                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                                                                                                                                  ; Launch Clock                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+
; 0.434 ; ANSIDisplayVGA:ANSIDisplay|param3[0]                                                                                           ; ANSIDisplayVGA:ANSIDisplay|param3[0]                                                                                                                                     ; w_clk                                        ; w_clk       ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ANSIDisplayVGA:ANSIDisplay|dispState.dispWrite                                                                                 ; ANSIDisplayVGA:ANSIDisplay|dispState.dispWrite                                                                                                                           ; w_clk                                        ; w_clk       ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; bufferedUART:UART|rxCurrentByteBuffer[4]                                                                                       ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; w_clk                                        ; w_clk       ; 0.000        ; 0.481      ; 1.169      ;
; 0.435 ; bufferedUART:UART|txBuffer[7]                                                                                                  ; bufferedUART:UART|txBuffer[7]                                                                                                                                            ; w_clk                                        ; w_clk       ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; ANSIDisplayVGA:ANSIDisplay|attInverse                                                                                          ; ANSIDisplayVGA:ANSIDisplay|attInverse                                                                                                                                    ; w_clk                                        ; w_clk       ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; bufferedUART:UART|txByteSent                                                                                                   ; bufferedUART:UART|txByteSent                                                                                                                                             ; w_clk                                        ; w_clk       ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; bufferedUART:UART|txBitCount[3]                                                                                                ; bufferedUART:UART|txBitCount[3]                                                                                                                                          ; w_clk                                        ; w_clk       ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; bufferedUART:UART|txBitCount[2]                                                                                                ; bufferedUART:UART|txBitCount[2]                                                                                                                                          ; w_clk                                        ; w_clk       ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; bufferedUART:UART|txBitCount[1]                                                                                                ; bufferedUART:UART|txBitCount[1]                                                                                                                                          ; w_clk                                        ; w_clk       ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; bufferedUART:UART|txBitCount[0]                                                                                                ; bufferedUART:UART|txBitCount[0]                                                                                                                                          ; w_clk                                        ; w_clk       ; 0.000        ; 0.099      ; 0.746      ;
; 0.436 ; ANSIDisplayVGA:ANSIDisplay|param4[0]                                                                                           ; ANSIDisplayVGA:ANSIDisplay|param4[0]                                                                                                                                     ; w_clk                                        ; w_clk       ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent                                                                                        ; ANSIDisplayVGA:ANSIDisplay|dispByteSent                                                                                                                                  ; w_clk                                        ; w_clk       ; 0.000        ; 0.098      ; 0.746      ;
; 0.441 ; bufferedUART:UART|rxCurrentByteBuffer[1]                                                                                       ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; w_clk                                        ; w_clk       ; 0.000        ; 0.481      ; 1.176      ;
; 0.449 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[2]                                                                          ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0|altsyncram_2pd1:auto_generated|ram_block1a0~porta_address_reg0                                            ; w_clk                                        ; w_clk       ; 0.000        ; 0.472      ; 1.175      ;
; 0.454 ; ANSIDisplayVGA:ANSIDisplay|pixelCount[1]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|pixelCount[1]                                                                                                                                 ; w_clk                                        ; w_clk       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSIDisplayVGA:ANSIDisplay|attBold                                                                                             ; ANSIDisplayVGA:ANSIDisplay|attBold                                                                                                                                       ; w_clk                                        ; w_clk       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                                                 ; w_clk                                        ; w_clk       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                                                 ; w_clk                                        ; w_clk       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]                                                                                          ; Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]                                                                                                                                    ; w_clk                                        ; w_clk       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_l                                                               ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_l                                                                                                         ; w_clk                                        ; w_clk       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_l                                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_l                                                                                                       ; w_clk                                        ; w_clk       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_r                                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_r                                                                                                       ; w_clk                                        ; w_clk       ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[3]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|charScanLine[3]                                                                                                                               ; w_clk                                        ; w_clk       ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[1]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|charScanLine[1]                                                                                                                               ; w_clk                                        ; w_clk       ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[0]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|charScanLine[0]                                                                                                                               ; w_clk                                        ; w_clk       ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[2]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|charScanLine[2]                                                                                                                               ; w_clk                                        ; w_clk       ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ANSIDisplayVGA:ANSIDisplay|hActive                                                                                             ; ANSIDisplayVGA:ANSIDisplay|hActive                                                                                                                                       ; w_clk                                        ; w_clk       ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ANSIDisplayVGA:ANSIDisplay|vActive                                                                                             ; ANSIDisplayVGA:ANSIDisplay|vActive                                                                                                                                       ; w_clk                                        ; w_clk       ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]                                            ; w_clk                                        ; w_clk       ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]                                            ; w_clk                                        ; w_clk       ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8]                                           ; w_clk                                        ; w_clk       ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0]                                           ; w_clk                                        ; w_clk       ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1]                                           ; w_clk                                        ; w_clk       ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2]                                           ; w_clk                                        ; w_clk       ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3]                                           ; w_clk                                        ; w_clk       ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4]                                           ; w_clk                                        ; w_clk       ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5]                                           ; w_clk                                        ; w_clk       ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6]                                           ; w_clk                                        ; w_clk       ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7]                                           ; w_clk                                        ; w_clk       ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ANSIDisplayVGA:ANSIDisplay|paramCount[2]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|paramCount[2]                                                                                                                                 ; w_clk                                        ; w_clk       ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ANSIDisplayVGA:ANSIDisplay|paramCount[1]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|paramCount[1]                                                                                                                                 ; w_clk                                        ; w_clk       ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ANSIDisplayVGA:ANSIDisplay|paramCount[0]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|paramCount[0]                                                                                                                                 ; w_clk                                        ; w_clk       ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[3]                                                                          ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[3]                                                                                                                    ; w_clk                                        ; w_clk       ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[2]                                                                          ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[2]                                                                                                                    ; w_clk                                        ; w_clk       ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[1]                                                                          ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[1]                                                                                                                    ; w_clk                                        ; w_clk       ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[0]                                                                          ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[0]                                                                                                                    ; w_clk                                        ; w_clk       ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; bufferedUART:UART|rxBitCount[3]                                                                                                ; bufferedUART:UART|rxBitCount[3]                                                                                                                                          ; w_clk                                        ; w_clk       ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; bufferedUART:UART|rxBitCount[2]                                                                                                ; bufferedUART:UART|rxBitCount[2]                                                                                                                                          ; w_clk                                        ; w_clk       ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; bufferedUART:UART|rxBitCount[1]                                                                                                ; bufferedUART:UART|rxBitCount[1]                                                                                                                                          ; w_clk                                        ; w_clk       ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|caps_lock                                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|caps_lock                                                                                                       ; w_clk                                        ; w_clk       ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_r                                                               ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_r                                                                                                         ; w_clk                                        ; w_clk       ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii_new                                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii_new                                                                                                       ; w_clk                                        ; w_clk       ; 0.000        ; 0.079      ; 0.746      ;
; 0.456 ; ANSIDisplayVGA:ANSIDisplay|param2[0]                                                                                           ; ANSIDisplayVGA:ANSIDisplay|param2[0]                                                                                                                                     ; w_clk                                        ; w_clk       ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]                                            ; w_clk                                        ; w_clk       ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]                                            ; w_clk                                        ; w_clk       ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]                                            ; w_clk                                        ; w_clk       ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]                                            ; w_clk                                        ; w_clk       ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]                                            ; w_clk                                        ; w_clk       ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]                                            ; w_clk                                        ; w_clk       ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]                                            ; w_clk                                        ; w_clk       ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; ANSIDisplayVGA:ANSIDisplay|param1[0]                                                                                           ; ANSIDisplayVGA:ANSIDisplay|param1[0]                                                                                                                                     ; w_clk                                        ; w_clk       ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; ANSIDisplayVGA:ANSIDisplay|dispWR                                                                                              ; ANSIDisplayVGA:ANSIDisplay|dispWR                                                                                                                                        ; w_clk                                        ; w_clk       ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:UART|rxdFiltered                                                                                                  ; bufferedUART:UART|rxdFiltered                                                                                                                                            ; w_clk                                        ; w_clk       ; 0.000        ; 0.078      ; 0.746      ;
; 0.466 ; BaudRate6850:BAUDRATEGEN|serialCount[4]                                                                                        ; BaudRate6850:BAUDRATEGEN|serialCount[4]                                                                                                                                  ; w_clk                                        ; w_clk       ; 0.000        ; 0.080      ; 0.758      ;
; 0.467 ; bufferedUART:UART|rxBitCount[0]                                                                                                ; bufferedUART:UART|rxBitCount[0]                                                                                                                                          ; w_clk                                        ; w_clk       ; 0.000        ; 0.079      ; 0.758      ;
; 0.469 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[3]                                                                          ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0|altsyncram_2pd1:auto_generated|ram_block1a0~porta_address_reg0                                            ; w_clk                                        ; w_clk       ; 0.000        ; 0.472      ; 1.195      ;
; 0.472 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[1]                                                                          ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0|altsyncram_2pd1:auto_generated|ram_block1a0~porta_address_reg0                                            ; w_clk                                        ; w_clk       ; 0.000        ; 0.472      ; 1.198      ;
; 0.484 ; Debouncer:debounceReset|dly1                                                                                                   ; Debouncer:debounceReset|dly2                                                                                                                                             ; w_clk                                        ; w_clk       ; 0.000        ; 0.097      ; 0.793      ;
; 0.484 ; Wrap_Keyboard:KEYBOARD|w_latKbDV1                                                                                              ; Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]                                                                                                                                    ; w_clk                                        ; w_clk       ; 0.000        ; 0.080      ; 0.776      ;
; 0.486 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[0]                                                                          ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0|altsyncram_2pd1:auto_generated|ram_block1a0~porta_address_reg0                                            ; w_clk                                        ; w_clk       ; 0.000        ; 0.475      ; 1.215      ;
; 0.493 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                                   ; bufferedUART:UART|func_reset                                                                                                                                             ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; w_clk       ; 0.000        ; 2.860      ; 3.856      ;
; 0.494 ; Debouncer:debounceReset|dig_counter[17]                                                                                        ; Debouncer:debounceReset|pulse200ms                                                                                                                                       ; w_clk                                        ; w_clk       ; 0.000        ; 0.079      ; 0.785      ;
; 0.502 ; bufferedUART:UART|rxBitCount[0]                                                                                                ; bufferedUART:UART|rxBitCount[2]                                                                                                                                          ; w_clk                                        ; w_clk       ; 0.000        ; 0.079      ; 0.793      ;
; 0.503 ; bufferedUART:UART|rxBitCount[0]                                                                                                ; bufferedUART:UART|rxBitCount[1]                                                                                                                                          ; w_clk                                        ; w_clk       ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|prev_ps2_code_new                                                     ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|state.new_code                                                                                                  ; w_clk                                        ; w_clk       ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; Debouncer:debounceReset|dly4                                                                                                   ; Debouncer:debounceReset|o_PinOut                                                                                                                                         ; w_clk                                        ; w_clk       ; 0.000        ; 0.080      ; 0.795      ;
; 0.510 ; Debouncer:debounceReset|dly3                                                                                                   ; Debouncer:debounceReset|dly4                                                                                                                                             ; w_clk                                        ; w_clk       ; 0.000        ; 0.080      ; 0.802      ;
; 0.530 ; bufferedUART:UART|rxCurrentByteBuffer[0]                                                                                       ; bufferedUART:UART|rxBuffer~14                                                                                                                                            ; w_clk                                        ; w_clk       ; 0.000        ; 0.078      ; 0.820      ;
; 0.531 ; bufferedUART:UART|rxCurrentByteBuffer[1]                                                                                       ; bufferedUART:UART|rxBuffer~15                                                                                                                                            ; w_clk                                        ; w_clk       ; 0.000        ; 0.078      ; 0.821      ;
; 0.624 ; bufferedUART:UART|txBuffer[1]                                                                                                  ; bufferedUART:UART|txBuffer[0]                                                                                                                                            ; w_clk                                        ; w_clk       ; 0.000        ; 0.098      ; 0.934      ;
; 0.625 ; bufferedUART:UART|txBuffer[4]                                                                                                  ; bufferedUART:UART|txBuffer[3]                                                                                                                                            ; w_clk                                        ; w_clk       ; 0.000        ; 0.098      ; 0.935      ;
; 0.626 ; bufferedUART:UART|txBuffer[5]                                                                                                  ; bufferedUART:UART|txBuffer[4]                                                                                                                                            ; w_clk                                        ; w_clk       ; 0.000        ; 0.098      ; 0.936      ;
; 0.635 ; Debouncer:debounceReset|dig_counter[16]                                                                                        ; Debouncer:debounceReset|pulse200ms                                                                                                                                       ; w_clk                                        ; w_clk       ; 0.000        ; 0.079      ; 0.926      ;
; 0.651 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[1]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_q504:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk                                        ; w_clk       ; 0.000        ; 0.504      ; 1.409      ;
; 0.652 ; bufferedUART:UART|rxCurrentByteBuffer[5]                                                                                       ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; w_clk                                        ; w_clk       ; 0.000        ; 0.481      ; 1.387      ;
; 0.658 ; bufferedUART:UART|rxState.idle                                                                                                 ; bufferedUART:UART|rxState.dataBit                                                                                                                                        ; w_clk                                        ; w_clk       ; 0.000        ; 0.079      ; 0.949      ;
; 0.659 ; bufferedUART:UART|rxCurrentByteBuffer[2]                                                                                       ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; w_clk                                        ; w_clk       ; 0.000        ; 0.481      ; 1.394      ;
; 0.666 ; bufferedUART:UART|rxCurrentByteBuffer[6]                                                                                       ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; w_clk                                        ; w_clk       ; 0.000        ; 0.481      ; 1.401      ;
; 0.669 ; bufferedUART:UART|rxCurrentByteBuffer[0]                                                                                       ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; w_clk                                        ; w_clk       ; 0.000        ; 0.481      ; 1.404      ;
; 0.672 ; bufferedUART:UART|rxCurrentByteBuffer[7]                                                                                       ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; w_clk                                        ; w_clk       ; 0.000        ; 0.481      ; 1.407      ;
; 0.680 ; bufferedUART:UART|txBuffer[3]                                                                                                  ; bufferedUART:UART|txBuffer[2]                                                                                                                                            ; w_clk                                        ; w_clk       ; 0.000        ; 0.098      ; 0.990      ;
; 0.684 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[2]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_q504:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk                                        ; w_clk       ; 0.000        ; 0.504      ; 1.442      ;
; 0.702 ; ANSIDisplayVGA:ANSIDisplay|dispState.clearL2                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispState.clearLine                                                                                                                           ; w_clk                                        ; w_clk       ; 0.000        ; 0.078      ; 0.992      ;
; 0.702 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii_code[2]                                                         ; Wrap_Keyboard:KEYBOARD|q_kbReadData[2]                                                                                                                                   ; w_clk                                        ; w_clk       ; 0.000        ; 0.079      ; 0.993      ;
; 0.702 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii_code[0]                                                         ; Wrap_Keyboard:KEYBOARD|q_kbReadData[0]                                                                                                                                   ; w_clk                                        ; w_clk       ; 0.000        ; 0.079      ; 0.993      ;
; 0.702 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii_code[5]                                                         ; Wrap_Keyboard:KEYBOARD|q_kbReadData[5]                                                                                                                                   ; w_clk                                        ; w_clk       ; 0.000        ; 0.079      ; 0.993      ;
; 0.703 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii_code[3]                                                         ; Wrap_Keyboard:KEYBOARD|q_kbReadData[3]                                                                                                                                   ; w_clk                                        ; w_clk       ; 0.000        ; 0.079      ; 0.994      ;
; 0.722 ; bufferedUART:UART|txBuffer[6]                                                                                                  ; bufferedUART:UART|txBuffer[5]                                                                                                                                            ; w_clk                                        ; w_clk       ; 0.000        ; 0.098      ; 1.032      ;
; 0.724 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[0]                                                                                      ; ANSIDisplayVGA:ANSIDisplay|savedCursorHoriz[0]                                                                                                                           ; w_clk                                        ; w_clk       ; 0.000        ; 0.080      ; 1.016      ;
; 0.724 ; bufferedUART:UART|txBuffer[2]                                                                                                  ; bufferedUART:UART|txBuffer[1]                                                                                                                                            ; w_clk                                        ; w_clk       ; 0.000        ; 0.098      ; 1.034      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                           ; Launch Clock                                                                                                          ; Latch Clock                                                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.538 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.077      ; 0.827      ;
; 0.539 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.077      ; 0.828      ;
; 0.710 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.077      ; 0.999      ;
; 0.718 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.077      ; 1.007      ;
; 0.719 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.077      ; 1.008      ;
; 0.722 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.077      ; 1.011      ;
; 0.731 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.077      ; 1.020      ;
; 0.740 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.078      ; 1.030      ;
; 0.750 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.077      ; 1.039      ;
; 0.912 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.078      ; 1.202      ;
; 1.008 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; w_clk                                                                                                                 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.500       ; 0.775      ; 1.525      ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[0]'                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                                     ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 1.240 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[11] ; bufferedUART:UART|txByteLatch[0]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.148      ; 3.130      ;
; 1.258 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[0]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.148      ; 3.148      ;
; 1.290 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[3]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.148      ; 3.180      ;
; 1.291 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[1]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.148      ; 3.181      ;
; 1.318 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[11] ; bufferedUART:UART|txByteLatch[2]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.148      ; 3.208      ;
; 1.326 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[10] ; bufferedUART:UART|txByteLatch[1]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.148      ; 3.216      ;
; 1.363 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[10] ; bufferedUART:UART|txByteLatch[0]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.148      ; 3.253      ;
; 1.367 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[0]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.148      ; 3.257      ;
; 1.378 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[5]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.148      ; 3.268      ;
; 1.383 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[2]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.148      ; 3.273      ;
; 1.385 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[6]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.148      ; 3.275      ;
; 1.394 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[4]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.148      ; 3.284      ;
; 1.413 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[3]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.148      ; 3.303      ;
; 1.414 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[1]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.148      ; 3.304      ;
; 1.425 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[11] ; bufferedUART:UART|txByteLatch[7]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.142      ; 3.309      ;
; 1.431 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[11] ; bufferedUART:UART|txByteLatch[3]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.148      ; 3.321      ;
; 1.433 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6]                                                                           ; bufferedUART:UART|txByteLatch[6]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.499      ; 3.674      ;
; 1.494 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[11] ; bufferedUART:UART|controlReg[7]             ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.143      ; 3.379      ;
; 1.501 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[5]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.148      ; 3.391      ;
; 1.506 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[2]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.148      ; 3.396      ;
; 1.508 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[6]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.148      ; 3.398      ;
; 1.517 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[4]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.148      ; 3.407      ;
; 1.518 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[10] ; bufferedUART:UART|txByteLatch[4]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.148      ; 3.408      ;
; 1.534 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.080      ; 1.826      ;
; 1.534 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.080      ; 1.826      ;
; 1.534 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.080      ; 1.826      ;
; 1.534 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.080      ; 1.826      ;
; 1.534 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.080      ; 1.826      ;
; 1.534 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.080      ; 1.826      ;
; 1.534 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.080      ; 1.826      ;
; 1.534 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.080      ; 1.826      ;
; 1.552 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[0]                                                                           ; bufferedUART:UART|txByteLatch[0]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.499      ; 3.793      ;
; 1.568 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[11] ; bufferedUART:UART|txByteLatch[5]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.148      ; 3.458      ;
; 1.569 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[10] ; bufferedUART:UART|txByteLatch[5]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.148      ; 3.459      ;
; 1.590 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[0]                                                                           ; bufferedUART:UART|txByteLatch[0]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.499      ; 3.831      ;
; 1.593 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[11] ; bufferedUART:UART|txByteLatch[1]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.148      ; 3.483      ;
; 1.595 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2]                                                                           ; bufferedUART:UART|txByteLatch[2]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.035      ; 3.372      ;
; 1.613 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[10] ; bufferedUART:UART|txByteLatch[6]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.148      ; 3.503      ;
; 1.628 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[10] ; bufferedUART:UART|txByteLatch[2]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.148      ; 3.518      ;
; 1.639 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[11] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 2.337      ; 4.218      ;
; 1.672 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[4]                                                                           ; bufferedUART:UART|txByteLatch[4]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.027      ; 3.441      ;
; 1.677 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[3]                                                                           ; bufferedUART:UART|txByteLatch[3]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.035      ; 3.454      ;
; 1.687 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[11] ; bufferedUART:UART|txByteLatch[6]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.148      ; 3.577      ;
; 1.689 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[7]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.142      ; 3.573      ;
; 1.689 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[10] ; bufferedUART:UART|txByteLatch[7]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.142      ; 3.573      ;
; 1.690 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[2]                                                                           ; bufferedUART:UART|txByteLatch[2]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.499      ; 3.931      ;
; 1.693 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[2]                                                                           ; bufferedUART:UART|txByteLatch[2]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.503      ; 3.938      ;
; 1.696 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[11] ; bufferedUART:UART|txByteLatch[4]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.148      ; 3.586      ;
; 1.710 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[1]                                                                           ; bufferedUART:UART|txByteLatch[1]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.023      ; 3.475      ;
; 1.715 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[10] ; bufferedUART:UART|txByteLatch[3]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.148      ; 3.605      ;
; 1.719 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6]                                                                           ; bufferedUART:UART|txByteLatch[6]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.067      ; 3.528      ;
; 1.723 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[4]                                                                           ; bufferedUART:UART|txByteLatch[4]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.035      ; 3.500      ;
; 1.732 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5]                                                                           ; bufferedUART:UART|txByteLatch[5]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.027      ; 3.501      ;
; 1.735 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[1]                                                                           ; bufferedUART:UART|txByteLatch[1]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.499      ; 3.976      ;
; 1.740 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[14] ; bufferedUART:UART|txByteLatch[4]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.550      ; 4.032      ;
; 1.741 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[14] ; bufferedUART:UART|txByteLatch[0]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.550      ; 4.033      ;
; 1.741 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[14] ; bufferedUART:UART|txByteLatch[6]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.550      ; 4.033      ;
; 1.742 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 2.337      ; 4.321      ;
; 1.742 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[14] ; bufferedUART:UART|txByteLatch[2]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.550      ; 4.034      ;
; 1.743 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[2]                                                                           ; bufferedUART:UART|txByteLatch[2]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.067      ; 3.552      ;
; 1.751 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 2.337      ; 4.330      ;
; 1.755 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                           ; bufferedUART:UART|txByteLatch[5]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.035      ; 3.532      ;
; 1.758 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[11] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 2.337      ; 4.337      ;
; 1.758 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|controlReg[7]             ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.143      ; 3.643      ;
; 1.758 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[10] ; bufferedUART:UART|controlReg[7]             ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.143      ; 3.643      ;
; 1.766 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[14] ; bufferedUART:UART|txByteLatch[3]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.550      ; 4.058      ;
; 1.766 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[14] ; bufferedUART:UART|txByteLatch[1]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.550      ; 4.058      ;
; 1.766 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[14] ; bufferedUART:UART|txByteLatch[5]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.550      ; 4.058      ;
; 1.800 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[11] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 2.337      ; 4.379      ;
; 1.805 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[13] ; bufferedUART:UART|txByteLatch[7]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.544      ; 4.091      ;
; 1.805 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[0]  ; bufferedUART:UART|txByteLatch[7]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.142      ; 3.689      ;
; 1.809 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0]                                                                           ; bufferedUART:UART|txByteLatch[0]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.020      ; 3.571      ;
; 1.809 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6]                                                                           ; bufferedUART:UART|txByteLatch[6]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.499      ; 4.050      ;
; 1.811 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[13] ; bufferedUART:UART|txByteWritten             ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.545      ; 4.098      ;
; 1.812 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[13] ; bufferedUART:UART|controlReg[5]             ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.545      ; 4.099      ;
; 1.812 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[13] ; bufferedUART:UART|controlReg[6]             ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.545      ; 4.099      ;
; 1.812 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[13] ; bufferedUART:UART|controlReg[7]             ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.545      ; 4.099      ;
; 1.812 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[7]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.142      ; 3.696      ;
; 1.818 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[4]                                                                           ; bufferedUART:UART|txByteLatch[4]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.503      ; 4.063      ;
; 1.819 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[0]  ; bufferedUART:UART|txByteWritten             ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.143      ; 3.704      ;
; 1.819 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[14] ; bufferedUART:UART|txByteLatch[7]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.544      ; 4.105      ;
; 1.821 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[15] ; bufferedUART:UART|txByteLatch[7]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.544      ; 4.107      ;
; 1.824 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[3]                                                                           ; bufferedUART:UART|txByteLatch[3]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.503      ; 4.069      ;
; 1.825 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[14] ; bufferedUART:UART|txByteWritten             ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.545      ; 4.112      ;
; 1.826 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[14] ; bufferedUART:UART|controlReg[5]             ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.545      ; 4.113      ;
; 1.826 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[14] ; bufferedUART:UART|controlReg[6]             ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.545      ; 4.113      ;
; 1.826 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[14] ; bufferedUART:UART|controlReg[7]             ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.545      ; 4.113      ;
; 1.835 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[15] ; bufferedUART:UART|txByteWritten             ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.545      ; 4.122      ;
; 1.838 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6]                                                                           ; bufferedUART:UART|txByteLatch[6]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.499      ; 4.079      ;
; 1.840 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[0]  ; bufferedUART:UART|controlReg[5]             ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.143      ; 3.725      ;
; 1.840 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[0]  ; bufferedUART:UART|controlReg[6]             ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.143      ; 3.725      ;
; 1.840 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[0]  ; bufferedUART:UART|controlReg[7]             ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.143      ; 3.725      ;
; 1.846 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[3]                                                                           ; bufferedUART:UART|txByteLatch[3]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.067      ; 3.655      ;
; 1.852 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 2.337      ; 4.431      ;
; 1.856 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[10] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 2.337      ; 4.435      ;
; 1.856 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[15] ; bufferedUART:UART|controlReg[5]             ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.545      ; 4.143      ;
; 1.856 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[15] ; bufferedUART:UART|controlReg[6]             ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.545      ; 4.143      ;
; 1.856 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[15] ; bufferedUART:UART|controlReg[7]             ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.545      ; 4.143      ;
; 1.860 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 2.337      ; 4.439      ;
; 1.865 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 2.337      ; 4.444      ;
+-------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'w_clk'                                                                                                                       ;
+--------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.130 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.idle              ; w_clk        ; w_clk       ; 1.000        ; -0.079     ; 2.052      ;
; -1.130 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.stopBit           ; w_clk        ; w_clk       ; 1.000        ; -0.079     ; 2.052      ;
; -1.130 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.dataBit           ; w_clk        ; w_clk       ; 1.000        ; -0.079     ; 2.052      ;
; -0.895 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[3]           ; w_clk        ; w_clk       ; 1.000        ; -0.091     ; 1.805      ;
; -0.895 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[3]             ; w_clk        ; w_clk       ; 1.000        ; -0.091     ; 1.805      ;
; -0.895 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[2]             ; w_clk        ; w_clk       ; 1.000        ; -0.091     ; 1.805      ;
; -0.895 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[1]             ; w_clk        ; w_clk       ; 1.000        ; -0.091     ; 1.805      ;
; -0.895 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[0]             ; w_clk        ; w_clk       ; 1.000        ; -0.091     ; 1.805      ;
; -0.895 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[5]           ; w_clk        ; w_clk       ; 1.000        ; -0.091     ; 1.805      ;
; -0.895 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[4]           ; w_clk        ; w_clk       ; 1.000        ; -0.091     ; 1.805      ;
; -0.895 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[2]           ; w_clk        ; w_clk       ; 1.000        ; -0.091     ; 1.805      ;
; -0.895 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[1]           ; w_clk        ; w_clk       ; 1.000        ; -0.091     ; 1.805      ;
; -0.895 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[0]           ; w_clk        ; w_clk       ; 1.000        ; -0.091     ; 1.805      ;
; -0.716 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.idle              ; w_clk        ; w_clk       ; 1.000        ; 0.351      ; 2.068      ;
; -0.716 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.stopBit           ; w_clk        ; w_clk       ; 1.000        ; 0.351      ; 2.068      ;
; -0.716 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.dataBit           ; w_clk        ; w_clk       ; 1.000        ; 0.351      ; 2.068      ;
; -0.694 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[0]            ; w_clk        ; w_clk       ; 1.000        ; -0.079     ; 1.616      ;
; -0.694 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[5]            ; w_clk        ; w_clk       ; 1.000        ; -0.079     ; 1.616      ;
; -0.694 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[4]            ; w_clk        ; w_clk       ; 1.000        ; -0.079     ; 1.616      ;
; -0.694 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[3]            ; w_clk        ; w_clk       ; 1.000        ; -0.079     ; 1.616      ;
; -0.694 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[2]            ; w_clk        ; w_clk       ; 1.000        ; -0.079     ; 1.616      ;
; -0.694 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[1]            ; w_clk        ; w_clk       ; 1.000        ; -0.079     ; 1.616      ;
; -0.673 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txByteSent                ; w_clk        ; w_clk       ; 1.000        ; 0.394      ; 2.068      ;
; -0.673 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[3]             ; w_clk        ; w_clk       ; 1.000        ; 0.394      ; 2.068      ;
; -0.673 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[2]             ; w_clk        ; w_clk       ; 1.000        ; 0.394      ; 2.068      ;
; -0.673 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[1]             ; w_clk        ; w_clk       ; 1.000        ; 0.394      ; 2.068      ;
; -0.673 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[0]             ; w_clk        ; w_clk       ; 1.000        ; 0.394      ; 2.068      ;
; -0.628 ; Debouncer:debounceReset|o_PinOut ; Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]       ; w_clk        ; w_clk       ; 1.000        ; -0.080     ; 1.549      ;
; -0.628 ; Debouncer:debounceReset|o_PinOut ; Wrap_Keyboard:KEYBOARD|w_latKbDV1           ; w_clk        ; w_clk       ; 1.000        ; -0.080     ; 1.549      ;
; -0.429 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[5]           ; w_clk        ; w_clk       ; 1.000        ; 0.381      ; 1.811      ;
; -0.429 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[4]           ; w_clk        ; w_clk       ; 1.000        ; 0.381      ; 1.811      ;
; -0.429 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[3]           ; w_clk        ; w_clk       ; 1.000        ; 0.381      ; 1.811      ;
; -0.429 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[2]           ; w_clk        ; w_clk       ; 1.000        ; 0.381      ; 1.811      ;
; -0.429 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[1]           ; w_clk        ; w_clk       ; 1.000        ; 0.381      ; 1.811      ;
; -0.429 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[0]           ; w_clk        ; w_clk       ; 1.000        ; 0.381      ; 1.811      ;
; -0.392 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[3] ; w_clk        ; w_clk       ; 1.000        ; 0.352      ; 1.745      ;
; -0.392 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[7] ; w_clk        ; w_clk       ; 1.000        ; 0.352      ; 1.745      ;
; -0.392 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[4] ; w_clk        ; w_clk       ; 1.000        ; 0.352      ; 1.745      ;
; -0.392 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[0] ; w_clk        ; w_clk       ; 1.000        ; 0.352      ; 1.745      ;
; -0.392 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[1] ; w_clk        ; w_clk       ; 1.000        ; 0.352      ; 1.745      ;
; -0.392 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[5] ; w_clk        ; w_clk       ; 1.000        ; 0.352      ; 1.745      ;
; -0.392 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[6] ; w_clk        ; w_clk       ; 1.000        ; 0.352      ; 1.745      ;
; -0.392 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[2] ; w_clk        ; w_clk       ; 1.000        ; 0.352      ; 1.745      ;
+--------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                   ;
+-------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                            ; Launch Clock ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; 0.215 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 3.470      ; 4.246      ;
; 0.215 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 3.470      ; 4.246      ;
; 0.215 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 3.470      ; 4.246      ;
; 0.345 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 3.471      ; 4.117      ;
; 0.345 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 3.471      ; 4.117      ;
; 0.345 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 3.471      ; 4.117      ;
; 0.345 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 3.471      ; 4.117      ;
+-------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                     ;
+--------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                            ; Launch Clock ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; -0.226 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.880      ; 3.896      ;
; -0.226 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.880      ; 3.896      ;
; -0.226 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.880      ; 3.896      ;
; -0.226 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.880      ; 3.896      ;
; -0.102 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.879      ; 4.019      ;
; -0.102 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.879      ; 4.019      ;
; -0.102 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.879      ; 4.019      ;
+--------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'w_clk'                                                                                                                       ;
+-------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.908 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[3] ; w_clk        ; w_clk       ; 0.000        ; 0.529      ; 1.649      ;
; 0.908 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[7] ; w_clk        ; w_clk       ; 0.000        ; 0.529      ; 1.649      ;
; 0.908 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[4] ; w_clk        ; w_clk       ; 0.000        ; 0.529      ; 1.649      ;
; 0.908 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[0] ; w_clk        ; w_clk       ; 0.000        ; 0.529      ; 1.649      ;
; 0.908 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[1] ; w_clk        ; w_clk       ; 0.000        ; 0.529      ; 1.649      ;
; 0.908 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[5] ; w_clk        ; w_clk       ; 0.000        ; 0.529      ; 1.649      ;
; 0.908 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[6] ; w_clk        ; w_clk       ; 0.000        ; 0.529      ; 1.649      ;
; 0.908 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[2] ; w_clk        ; w_clk       ; 0.000        ; 0.529      ; 1.649      ;
; 0.923 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[5]           ; w_clk        ; w_clk       ; 0.000        ; 0.559      ; 1.694      ;
; 0.923 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[4]           ; w_clk        ; w_clk       ; 0.000        ; 0.559      ; 1.694      ;
; 0.923 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[3]           ; w_clk        ; w_clk       ; 0.000        ; 0.559      ; 1.694      ;
; 0.923 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[2]           ; w_clk        ; w_clk       ; 0.000        ; 0.559      ; 1.694      ;
; 0.923 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[1]           ; w_clk        ; w_clk       ; 0.000        ; 0.559      ; 1.694      ;
; 0.923 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[0]           ; w_clk        ; w_clk       ; 0.000        ; 0.559      ; 1.694      ;
; 1.117 ; Debouncer:debounceReset|o_PinOut ; Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]       ; w_clk        ; w_clk       ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; Debouncer:debounceReset|o_PinOut ; Wrap_Keyboard:KEYBOARD|w_latKbDV1           ; w_clk        ; w_clk       ; 0.000        ; 0.080      ; 1.409      ;
; 1.164 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[0]            ; w_clk        ; w_clk       ; 0.000        ; 0.079      ; 1.455      ;
; 1.164 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[5]            ; w_clk        ; w_clk       ; 0.000        ; 0.079      ; 1.455      ;
; 1.164 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[4]            ; w_clk        ; w_clk       ; 0.000        ; 0.079      ; 1.455      ;
; 1.164 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[3]            ; w_clk        ; w_clk       ; 0.000        ; 0.079      ; 1.455      ;
; 1.164 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[2]            ; w_clk        ; w_clk       ; 0.000        ; 0.079      ; 1.455      ;
; 1.164 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[1]            ; w_clk        ; w_clk       ; 0.000        ; 0.079      ; 1.455      ;
; 1.197 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txByteSent                ; w_clk        ; w_clk       ; 0.000        ; 0.572      ; 1.981      ;
; 1.197 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[3]             ; w_clk        ; w_clk       ; 0.000        ; 0.572      ; 1.981      ;
; 1.197 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[2]             ; w_clk        ; w_clk       ; 0.000        ; 0.572      ; 1.981      ;
; 1.197 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[1]             ; w_clk        ; w_clk       ; 0.000        ; 0.572      ; 1.981      ;
; 1.197 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[0]             ; w_clk        ; w_clk       ; 0.000        ; 0.572      ; 1.981      ;
; 1.242 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.idle              ; w_clk        ; w_clk       ; 0.000        ; 0.527      ; 1.981      ;
; 1.242 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.stopBit           ; w_clk        ; w_clk       ; 0.000        ; 0.527      ; 1.981      ;
; 1.242 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.dataBit           ; w_clk        ; w_clk       ; 0.000        ; 0.527      ; 1.981      ;
; 1.407 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[3]           ; w_clk        ; w_clk       ; 0.000        ; 0.067      ; 1.686      ;
; 1.407 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[3]             ; w_clk        ; w_clk       ; 0.000        ; 0.067      ; 1.686      ;
; 1.407 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[2]             ; w_clk        ; w_clk       ; 0.000        ; 0.067      ; 1.686      ;
; 1.407 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[1]             ; w_clk        ; w_clk       ; 0.000        ; 0.067      ; 1.686      ;
; 1.407 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[0]             ; w_clk        ; w_clk       ; 0.000        ; 0.067      ; 1.686      ;
; 1.407 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[5]           ; w_clk        ; w_clk       ; 0.000        ; 0.067      ; 1.686      ;
; 1.407 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[4]           ; w_clk        ; w_clk       ; 0.000        ; 0.067      ; 1.686      ;
; 1.407 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[2]           ; w_clk        ; w_clk       ; 0.000        ; 0.067      ; 1.686      ;
; 1.407 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[1]           ; w_clk        ; w_clk       ; 0.000        ; 0.067      ; 1.686      ;
; 1.407 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[0]           ; w_clk        ; w_clk       ; 0.000        ; 0.067      ; 1.686      ;
; 1.677 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.idle              ; w_clk        ; w_clk       ; 0.000        ; 0.079      ; 1.968      ;
; 1.677 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.stopBit           ; w_clk        ; w_clk       ; 0.000        ; 0.079      ; 1.968      ;
; 1.677 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.dataBit           ; w_clk        ; w_clk       ; 0.000        ; 0.079      ; 1.968      ;
+-------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                                                     ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                            ; Note                                           ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; 68.4 MHz   ; 68.4 MHz        ; w_clk                                                                                                                 ;                                                ;
; 197.01 MHz ; 197.01 MHz      ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ;                                                ;
; 576.04 MHz ; 402.09 MHz      ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; limit due to minimum period restriction (tmin) ;
; 795.54 MHz ; 402.09 MHz      ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                                 ; Slack   ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+---------+---------------+
; w_clk                                                                                                                 ; -13.619 ; -2692.899     ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; -4.563  ; -82.349       ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -3.869  ; -112.874      ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.706  ; -1.576        ;
+-----------------------------------------------------------------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -0.466 ; -4.659        ;
; w_clk                                                                                                                 ; 0.383  ; 0.000         ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.504  ; 0.000         ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; 1.095  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                 ;
+----------------------------------------------+--------+---------------+
; Clock                                        ; Slack  ; End Point TNS ;
+----------------------------------------------+--------+---------------+
; w_clk                                        ; -0.978 ; -22.464       ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.343  ; 0.000         ;
+----------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                  ;
+----------------------------------------------+--------+---------------+
; Clock                                        ; Slack  ; End Point TNS ;
+----------------------------------------------+--------+---------------+
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.408 ; -2.508        ;
; w_clk                                        ; 0.835  ; 0.000         ;
+----------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; w_clk                                                                                                                 ; -3.201 ; -830.448      ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -3.201 ; -68.261       ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; -1.487 ; -36.401       ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -1.487 ; -16.357       ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'w_clk'                                                                                                                                                                                                                                                                                                                ;
+---------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                        ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -13.619 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.267      ; 14.925     ;
; -13.595 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.268      ; 14.902     ;
; -13.590 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.267      ; 14.896     ;
; -13.584 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[5]                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.267      ; 14.890     ;
; -13.566 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.268      ; 14.873     ;
; -13.560 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[5]                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.268      ; 14.867     ;
; -13.548 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.277      ; 14.864     ;
; -13.519 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.277      ; 14.835     ;
; -13.513 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[5]                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.277      ; 14.829     ;
; -13.509 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[4]                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.267      ; 14.815     ;
; -13.485 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[4]                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.268      ; 14.792     ;
; -13.438 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[4]                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.277      ; 14.754     ;
; -13.295 ; ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.267      ; 14.601     ;
; -13.288 ; ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.268      ; 14.595     ;
; -13.241 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.269      ; 14.549     ;
; -13.224 ; ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.277      ; 14.540     ;
; -13.212 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.269      ; 14.520     ;
; -13.206 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[5]                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.269      ; 14.514     ;
; -13.168 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.267      ; 14.474     ;
; -13.150 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.267      ; 14.456     ;
; -13.144 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.268      ; 14.451     ;
; -13.143 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.268      ; 14.450     ;
; -13.131 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[4]                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.269      ; 14.439     ;
; -13.116 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                        ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.266      ; 14.421     ;
; -13.110 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                        ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.258      ; 14.407     ;
; -13.097 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.277      ; 14.413     ;
; -13.085 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                        ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.266      ; 14.390     ;
; -13.079 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.277      ; 14.395     ;
; -13.079 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                        ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.258      ; 14.376     ;
; -13.014 ; ANSIDisplayVGA:ANSIDisplay|charVert[1]                                                           ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.275      ; 14.328     ;
; -13.012 ; ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.267      ; 14.318     ;
; -13.001 ; ANSIDisplayVGA:ANSIDisplay|charVert[3]                                                           ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.275      ; 14.315     ;
; -12.990 ; ANSIDisplayVGA:ANSIDisplay|charVert[1]                                                           ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.276      ; 14.305     ;
; -12.988 ; ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.268      ; 14.295     ;
; -12.977 ; ANSIDisplayVGA:ANSIDisplay|charVert[3]                                                           ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.276      ; 14.292     ;
; -12.943 ; ANSIDisplayVGA:ANSIDisplay|charVert[1]                                                           ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.285      ; 14.267     ;
; -12.941 ; ANSIDisplayVGA:ANSIDisplay|charVert[4]                                                           ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.275      ; 14.255     ;
; -12.941 ; ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.277      ; 14.257     ;
; -12.934 ; ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.269      ; 14.242     ;
; -12.930 ; ANSIDisplayVGA:ANSIDisplay|charVert[3]                                                           ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.285      ; 14.254     ;
; -12.923 ; ANSIDisplayVGA:ANSIDisplay|startAddr[10]                                                         ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.267      ; 14.229     ;
; -12.917 ; ANSIDisplayVGA:ANSIDisplay|charVert[4]                                                           ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.276      ; 14.232     ;
; -12.916 ; ANSIDisplayVGA:ANSIDisplay|startAddr[10]                                                         ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.268      ; 14.223     ;
; -12.912 ; ANSIDisplayVGA:ANSIDisplay|charVert[2]                                                           ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.275      ; 14.226     ;
; -12.907 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[6]                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.267      ; 14.213     ;
; -12.907 ; ANSIDisplayVGA:ANSIDisplay|charVert[0]                                                           ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.275      ; 14.221     ;
; -12.898 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                         ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.251      ; 14.188     ;
; -12.892 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                         ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.243      ; 14.174     ;
; -12.888 ; ANSIDisplayVGA:ANSIDisplay|charVert[2]                                                           ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.276      ; 14.203     ;
; -12.883 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[6]                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.268      ; 14.190     ;
; -12.883 ; ANSIDisplayVGA:ANSIDisplay|charVert[0]                                                           ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.276      ; 14.198     ;
; -12.870 ; ANSIDisplayVGA:ANSIDisplay|charVert[4]                                                           ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.285      ; 14.194     ;
; -12.852 ; ANSIDisplayVGA:ANSIDisplay|startAddr[10]                                                         ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.277      ; 14.168     ;
; -12.841 ; ANSIDisplayVGA:ANSIDisplay|charVert[2]                                                           ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.285      ; 14.165     ;
; -12.836 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[6]                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.277      ; 14.152     ;
; -12.836 ; ANSIDisplayVGA:ANSIDisplay|charVert[0]                                                           ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.285      ; 14.160     ;
; -12.809 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                        ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.256      ; 14.104     ;
; -12.790 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.269      ; 14.098     ;
; -12.789 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.269      ; 14.097     ;
; -12.778 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                        ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.256      ; 14.073     ;
; -12.744 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                        ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.257      ; 14.040     ;
; -12.713 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                        ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.257      ; 14.009     ;
; -12.661 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.277      ; 13.977     ;
; -12.655 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.269      ; 13.963     ;
; -12.636 ; ANSIDisplayVGA:ANSIDisplay|charVert[1]                                                           ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.277      ; 13.952     ;
; -12.634 ; ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.269      ; 13.942     ;
; -12.623 ; ANSIDisplayVGA:ANSIDisplay|charVert[3]                                                           ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.277      ; 13.939     ;
; -12.613 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                         ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.286      ; 13.938     ;
; -12.607 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                         ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.278      ; 13.924     ;
; -12.593 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.277      ; 13.909     ;
; -12.591 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                         ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.241      ; 13.871     ;
; -12.587 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.269      ; 13.895     ;
; -12.578 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                         ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.251      ; 13.868     ;
; -12.572 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                         ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.243      ; 13.854     ;
; -12.563 ; ANSIDisplayVGA:ANSIDisplay|charVert[4]                                                           ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.277      ; 13.879     ;
; -12.562 ; ANSIDisplayVGA:ANSIDisplay|startAddr[10]                                                         ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.269      ; 13.870     ;
; -12.534 ; ANSIDisplayVGA:ANSIDisplay|charVert[2]                                                           ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.277      ; 13.850     ;
; -12.531 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.277      ; 13.847     ;
; -12.529 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[6]                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.269      ; 13.837     ;
; -12.529 ; ANSIDisplayVGA:ANSIDisplay|charVert[0]                                                           ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.277      ; 13.845     ;
; -12.526 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                         ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.242      ; 13.807     ;
; -12.525 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.269      ; 13.833     ;
; -12.490 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                                         ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.286      ; 13.815     ;
; -12.484 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                                         ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.278      ; 13.801     ;
; -12.434 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                        ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.277      ; 13.750     ;
; -12.430 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_code[4] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii[1]                                                                                               ; w_clk        ; w_clk       ; 1.000        ; -0.536     ; 12.896     ;
; -12.428 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                        ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.269      ; 13.736     ;
; -12.428 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.277      ; 13.744     ;
; -12.422 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.269      ; 13.730     ;
; -12.405 ; ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.277      ; 13.721     ;
; -12.399 ; ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.269      ; 13.707     ;
; -12.354 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.267      ; 13.660     ;
; -12.324 ; ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.277      ; 13.640     ;
; -12.318 ; ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.269      ; 13.626     ;
; -12.315 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_code[1] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii[1]                                                                                               ; w_clk        ; w_clk       ; 1.000        ; -0.533     ; 12.784     ;
; -12.306 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                         ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.276      ; 13.621     ;
; -12.289 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.268      ; 13.596     ;
; -12.286 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                          ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.267      ; 13.592     ;
; -12.271 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                         ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.241      ; 13.551     ;
; -12.241 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                         ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.277      ; 13.557     ;
+---------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[0]'                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                     ; Launch Clock ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; -4.563 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|controlReg[5]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.680      ; 6.735      ;
; -4.496 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 1.969      ; 7.457      ;
; -4.462 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 1.969      ; 7.423      ;
; -4.338 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|controlReg[6]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.680      ; 6.510      ;
; -4.267 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|controlReg[5]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.680      ; 6.439      ;
; -4.200 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 1.969      ; 7.161      ;
; -4.197 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 1.969      ; 7.158      ;
; -4.142 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|controlReg[6]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.680      ; 6.314      ;
; -4.057 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 1.967      ; 7.016      ;
; -3.973 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6]                                                                           ; bufferedUART:UART|controlReg[6]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.989      ; 6.454      ;
; -3.926 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6]                                                                           ; bufferedUART:UART|controlReg[6]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.529      ; 5.947      ;
; -3.914 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 1.969      ; 6.875      ;
; -3.899 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 1.969      ; 6.860      ;
; -3.848 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5]                                                                           ; bufferedUART:UART|controlReg[5]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.986      ; 6.326      ;
; -3.838 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[12] ; bufferedUART:UART|controlReg[6]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.029      ; 6.359      ;
; -3.830 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5]                                                                           ; bufferedUART:UART|controlReg[5]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.986      ; 6.308      ;
; -3.812 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6]                                                                           ; bufferedUART:UART|controlReg[6]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.570      ; 5.874      ;
; -3.794 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 1.969      ; 6.755      ;
; -3.790 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 1.969      ; 6.751      ;
; -3.784 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[1]            ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.683      ; 5.959      ;
; -3.781 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 2.275      ; 7.048      ;
; -3.763 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 2.275      ; 7.030      ;
; -3.762 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 1.967      ; 6.721      ;
; -3.761 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 1.967      ; 6.720      ;
; -3.748 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|controlReg[7]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.680      ; 5.920      ;
; -3.717 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 1.969      ; 6.678      ;
; -3.703 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 1.969      ; 6.664      ;
; -3.689 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[7]            ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.679      ; 5.860      ;
; -3.671 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6]                                                                           ; bufferedUART:UART|controlReg[6]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.986      ; 6.149      ;
; -3.601 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 1.969      ; 6.562      ;
; -3.566 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 1.967      ; 6.525      ;
; -3.559 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5]                                                                           ; bufferedUART:UART|controlReg[5]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.570      ; 5.621      ;
; -3.551 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|controlReg[7]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.680      ; 5.723      ;
; -3.538 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 1.969      ; 6.499      ;
; -3.534 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 2.278      ; 6.804      ;
; -3.526 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 2.275      ; 6.793      ;
; -3.523 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[5]            ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.683      ; 5.698      ;
; -3.519 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[1]            ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.683      ; 5.694      ;
; -3.509 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[12] ; bufferedUART:UART|controlReg[5]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.029      ; 6.030      ;
; -3.508 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 2.275      ; 6.775      ;
; -3.492 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 1.859      ; 6.343      ;
; -3.492 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[7]            ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.679      ; 5.663      ;
; -3.487 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 1.818      ; 6.297      ;
; -3.484 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 1.969      ; 6.445      ;
; -3.406 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[3]            ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.683      ; 5.581      ;
; -3.399 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[12] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 2.318      ; 6.709      ;
; -3.397 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6]                                                                           ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 2.276      ; 6.665      ;
; -3.391 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[4]            ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.683      ; 5.566      ;
; -3.373 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 1.859      ; 6.224      ;
; -3.371 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 2.275      ; 6.638      ;
; -3.360 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                           ; bufferedUART:UART|controlReg[7]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.986      ; 5.838      ;
; -3.359 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[12] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 2.318      ; 6.669      ;
; -3.358 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 2.275      ; 6.625      ;
; -3.353 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5]                                                                           ; bufferedUART:UART|controlReg[5]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.986      ; 5.831      ;
; -3.350 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6]                                                                           ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 1.816      ; 6.158      ;
; -3.342 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5]                                                                           ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 2.273      ; 6.607      ;
; -3.327 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 2.285      ; 6.604      ;
; -3.324 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5]                                                                           ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 2.273      ; 6.589      ;
; -3.301 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                           ; bufferedUART:UART|txByteLatch[7]            ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.985      ; 5.778      ;
; -3.296 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5]                                                                           ; bufferedUART:UART|controlReg[5]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.986      ; 5.774      ;
; -3.290 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[5]                                                                           ; bufferedUART:UART|controlReg[5]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.989      ; 5.771      ;
; -3.286 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 2.275      ; 6.553      ;
; -3.262 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[12] ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 2.316      ; 6.570      ;
; -3.251 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 1.969      ; 6.212      ;
; -3.236 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6]                                                                           ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 1.857      ; 6.085      ;
; -3.232 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 2.275      ; 6.499      ;
; -3.229 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 2.275      ; 6.496      ;
; -3.227 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[5]            ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.683      ; 5.402      ;
; -3.226 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[1]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 2.275      ; 6.493      ;
; -3.223 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[5]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 2.278      ; 6.493      ;
; -3.202 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[4]            ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.683      ; 5.377      ;
; -3.156 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[6]            ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.683      ; 5.331      ;
; -3.150 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[13] ; bufferedUART:UART|controlReg[6]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.029      ; 5.671      ;
; -3.150 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[3]            ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.683      ; 5.325      ;
; -3.137 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[4]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 2.275      ; 6.404      ;
; -3.120 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[12] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 2.318      ; 6.430      ;
; -3.118 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6]                                                                           ; bufferedUART:UART|controlReg[6]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.986      ; 5.596      ;
; -3.102 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[12] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 2.318      ; 6.412      ;
; -3.095 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6]                                                                           ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 2.273      ; 6.360      ;
; -3.092 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[12] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 2.318      ; 6.402      ;
; -3.090 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[3]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 2.275      ; 6.357      ;
; -3.079 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 2.275      ; 6.346      ;
; -3.076 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[3]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 2.275      ; 6.343      ;
; -3.053 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5]                                                                           ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 1.857      ; 5.902      ;
; -3.053 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[12] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 2.318      ; 6.363      ;
; -3.048 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[2]            ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.683      ; 5.223      ;
; -3.026 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6]                                                                           ; bufferedUART:UART|controlReg[6]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.986      ; 5.504      ;
; -3.016 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[2]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 2.275      ; 6.283      ;
; -2.983 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[15] ; bufferedUART:UART|controlReg[6]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.029      ; 5.504      ;
; -2.972 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4]                                                                           ; bufferedUART:UART|txByteLatch[4]            ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.989      ; 5.453      ;
; -2.960 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[14] ; bufferedUART:UART|controlReg[6]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.029      ; 5.481      ;
; -2.960 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[6]            ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.683      ; 5.135      ;
; -2.959 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[12] ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 2.316      ; 6.267      ;
; -2.955 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[7]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 2.275      ; 6.222      ;
; -2.955 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 1.969      ; 5.916      ;
; -2.939 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3]                                                                           ; bufferedUART:UART|txByteLatch[3]            ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.999      ; 5.430      ;
; -2.914 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[10] ; bufferedUART:UART|controlReg[6]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.680      ; 5.086      ;
; -2.908 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[12] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 2.318      ; 6.218      ;
; -2.905 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6]                                                                           ; bufferedUART:UART|controlReg[6]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.569      ; 4.966      ;
; -2.882 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                           ; bufferedUART:UART|controlReg[5]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.529      ; 4.903      ;
+--------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                                                                                    ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; -3.869 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0           ; bufferedUART:UART|dataOut[1]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.346     ; 4.525      ;
; -3.797 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0           ; bufferedUART:UART|dataOut[5]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.346     ; 4.453      ;
; -3.681 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0           ; bufferedUART:UART|dataOut[6]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.346     ; 4.337      ;
; -3.652 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0           ; bufferedUART:UART|dataOut[4]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.346     ; 4.308      ;
; -3.649 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0           ; bufferedUART:UART|dataOut[3]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.346     ; 4.305      ;
; -3.646 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0           ; bufferedUART:UART|dataOut[7]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.346     ; 4.302      ;
; -3.644 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0           ; bufferedUART:UART|dataOut[2]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.346     ; 4.300      ;
; -3.637 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0           ; bufferedUART:UART|dataOut[0]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.346     ; 4.293      ;
; -3.484 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|controlReg[5]                                                                            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.759      ; 6.735      ;
; -3.463 ; bufferedUART:UART|rxReadPointer[2]                                                                                   ; bufferedUART:UART|dataOut[7]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.065     ; 4.400      ;
; -3.335 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 3.130      ; 7.457      ;
; -3.301 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 3.130      ; 7.423      ;
; -3.277 ; bufferedUART:UART|rxReadPointer[0]                                                                                   ; bufferedUART:UART|dataOut[7]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.065     ; 4.214      ;
; -3.259 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|controlReg[6]                                                                            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.759      ; 6.510      ;
; -3.256 ; bufferedUART:UART|rxReadPointer[3]                                                                                   ; bufferedUART:UART|dataOut[7]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.065     ; 4.193      ;
; -3.251 ; bufferedUART:UART|rxReadPointer[5]                                                                                   ; bufferedUART:UART|dataOut[7]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.064     ; 4.189      ;
; -3.188 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|controlReg[5]                                                                            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.759      ; 6.439      ;
; -3.136 ; bufferedUART:UART|rxReadPointer[1]                                                                                   ; bufferedUART:UART|dataOut[7]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.065     ; 4.073      ;
; -3.105 ; bufferedUART:UART|rxReadPointer[2]                                                                                   ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.218      ; 4.362      ;
; -3.094 ; bufferedUART:UART|rxReadPointer[4]                                                                                   ; bufferedUART:UART|dataOut[7]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.064     ; 4.032      ;
; -3.063 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|controlReg[6]                                                                            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.759      ; 6.314      ;
; -3.039 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 3.130      ; 7.161      ;
; -3.036 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 3.130      ; 7.158      ;
; -2.943 ; bufferedUART:UART|rxReadPointer[0]                                                                                   ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.218      ; 4.200      ;
; -2.905 ; bufferedUART:UART|rxReadPointer[2]                                                                                   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.073     ; 3.834      ;
; -2.905 ; bufferedUART:UART|rxReadPointer[2]                                                                                   ; bufferedUART:UART|rxReadPointer[5]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.073     ; 3.834      ;
; -2.898 ; bufferedUART:UART|rxReadPointer[3]                                                                                   ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.218      ; 4.155      ;
; -2.896 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 3.128      ; 7.016      ;
; -2.894 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6]                                                                           ; bufferedUART:UART|controlReg[6]                                                                            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 3.068      ; 6.454      ;
; -2.892 ; bufferedUART:UART|rxReadPointer[2]                                                                                   ; bufferedUART:UART|rxBuffer~13                                                                              ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.073     ; 3.821      ;
; -2.860 ; bufferedUART:UART|rxReadPointer[0]                                                                                   ; bufferedUART:UART|rxReadPointer[5]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.073     ; 3.789      ;
; -2.852 ; bufferedUART:UART|rxReadPointer[0]                                                                                   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.073     ; 3.781      ;
; -2.847 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6]                                                                           ; bufferedUART:UART|controlReg[6]                                                                            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.608      ; 5.947      ;
; -2.839 ; bufferedUART:UART|rxReadPointer[0]                                                                                   ; bufferedUART:UART|rxBuffer~13                                                                              ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.073     ; 3.768      ;
; -2.830 ; bufferedUART:UART|rxReadPointer[2]                                                                                   ; bufferedUART:UART|rxReadPointer[0]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.072     ; 3.760      ;
; -2.829 ; bufferedUART:UART|rxReadPointer[2]                                                                                   ; bufferedUART:UART|rxReadPointer[1]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.072     ; 3.759      ;
; -2.829 ; bufferedUART:UART|rxReadPointer[2]                                                                                   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.072     ; 3.759      ;
; -2.829 ; bufferedUART:UART|rxReadPointer[2]                                                                                   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.072     ; 3.759      ;
; -2.794 ; bufferedUART:UART|rxReadPointer[2]                                                                                   ; bufferedUART:UART|dataOut[0]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.065     ; 3.731      ;
; -2.777 ; bufferedUART:UART|rxReadPointer[0]                                                                                   ; bufferedUART:UART|rxReadPointer[0]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.072     ; 3.707      ;
; -2.776 ; bufferedUART:UART|rxReadPointer[0]                                                                                   ; bufferedUART:UART|rxReadPointer[1]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.072     ; 3.706      ;
; -2.776 ; bufferedUART:UART|rxReadPointer[0]                                                                                   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.072     ; 3.706      ;
; -2.776 ; bufferedUART:UART|rxReadPointer[0]                                                                                   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.072     ; 3.706      ;
; -2.769 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5]                                                                           ; bufferedUART:UART|controlReg[5]                                                                            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 3.065      ; 6.326      ;
; -2.768 ; bufferedUART:UART|rxReadPointer[1]                                                                                   ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.218      ; 4.025      ;
; -2.767 ; bufferedUART:UART|rxReadPointer[3]                                                                                   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.073     ; 3.696      ;
; -2.767 ; bufferedUART:UART|rxReadPointer[3]                                                                                   ; bufferedUART:UART|rxReadPointer[5]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.073     ; 3.696      ;
; -2.759 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[12] ; bufferedUART:UART|controlReg[6]                                                                            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 3.108      ; 6.359      ;
; -2.754 ; bufferedUART:UART|rxReadPointer[3]                                                                                   ; bufferedUART:UART|rxBuffer~13                                                                              ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.073     ; 3.683      ;
; -2.753 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 3.130      ; 6.875      ;
; -2.751 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5]                                                                           ; bufferedUART:UART|controlReg[5]                                                                            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 3.065      ; 6.308      ;
; -2.738 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 3.130      ; 6.860      ;
; -2.733 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6]                                                                           ; bufferedUART:UART|controlReg[6]                                                                            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.649      ; 5.874      ;
; -2.712 ; bufferedUART:UART|rxReadPointer[1]                                                                                   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.073     ; 3.641      ;
; -2.712 ; bufferedUART:UART|rxReadPointer[1]                                                                                   ; bufferedUART:UART|rxReadPointer[5]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.073     ; 3.641      ;
; -2.705 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[1]                                                                           ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.762      ; 5.959      ;
; -2.699 ; bufferedUART:UART|rxReadPointer[1]                                                                                   ; bufferedUART:UART|rxBuffer~13                                                                              ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.073     ; 3.628      ;
; -2.692 ; bufferedUART:UART|rxReadPointer[3]                                                                                   ; bufferedUART:UART|rxReadPointer[0]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.072     ; 3.622      ;
; -2.691 ; bufferedUART:UART|rxReadPointer[3]                                                                                   ; bufferedUART:UART|rxReadPointer[1]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.072     ; 3.621      ;
; -2.691 ; bufferedUART:UART|rxReadPointer[3]                                                                                   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.072     ; 3.621      ;
; -2.691 ; bufferedUART:UART|rxReadPointer[3]                                                                                   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.072     ; 3.621      ;
; -2.669 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|controlReg[7]                                                                            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.759      ; 5.920      ;
; -2.647 ; bufferedUART:UART|rxReadPointer[5]                                                                                   ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.219      ; 3.905      ;
; -2.637 ; bufferedUART:UART|rxReadPointer[1]                                                                                   ; bufferedUART:UART|rxReadPointer[0]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.072     ; 3.567      ;
; -2.636 ; bufferedUART:UART|rxReadPointer[1]                                                                                   ; bufferedUART:UART|rxReadPointer[1]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.072     ; 3.566      ;
; -2.636 ; bufferedUART:UART|rxReadPointer[1]                                                                                   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.072     ; 3.566      ;
; -2.636 ; bufferedUART:UART|rxReadPointer[1]                                                                                   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.072     ; 3.566      ;
; -2.633 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 3.130      ; 6.755      ;
; -2.631 ; bufferedUART:UART|rxReadPointer[4]                                                                                   ; bufferedUART:UART|rxReadPointer[5]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.072     ; 3.561      ;
; -2.629 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 3.130      ; 6.751      ;
; -2.620 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 3.436      ; 7.048      ;
; -2.610 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[7]                                                                           ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.758      ; 5.860      ;
; -2.608 ; bufferedUART:UART|rxReadPointer[0]                                                                                   ; bufferedUART:UART|dataOut[0]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.065     ; 3.545      ;
; -2.602 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 3.436      ; 7.030      ;
; -2.601 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 3.128      ; 6.721      ;
; -2.600 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 3.128      ; 6.720      ;
; -2.592 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6]                                                                           ; bufferedUART:UART|controlReg[6]                                                                            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 3.065      ; 6.149      ;
; -2.587 ; bufferedUART:UART|rxReadPointer[3]                                                                                   ; bufferedUART:UART|dataOut[0]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.065     ; 3.524      ;
; -2.582 ; bufferedUART:UART|rxReadPointer[5]                                                                                   ; bufferedUART:UART|dataOut[0]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.064     ; 3.520      ;
; -2.556 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 3.130      ; 6.678      ;
; -2.542 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 3.130      ; 6.664      ;
; -2.490 ; bufferedUART:UART|rxReadPointer[4]                                                                                   ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.219      ; 3.748      ;
; -2.481 ; bufferedUART:UART|rxReadPointer[5]                                                                                   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.072     ; 3.411      ;
; -2.481 ; bufferedUART:UART|rxReadPointer[5]                                                                                   ; bufferedUART:UART|rxReadPointer[5]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.072     ; 3.411      ;
; -2.480 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5]                                                                           ; bufferedUART:UART|controlReg[5]                                                                            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.649      ; 5.621      ;
; -2.472 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|controlReg[7]                                                                            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.759      ; 5.723      ;
; -2.468 ; bufferedUART:UART|rxReadPointer[5]                                                                                   ; bufferedUART:UART|rxBuffer~13                                                                              ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.072     ; 3.398      ;
; -2.467 ; bufferedUART:UART|rxReadPointer[1]                                                                                   ; bufferedUART:UART|dataOut[0]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.065     ; 3.404      ;
; -2.444 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[5]                                                                           ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.762      ; 5.698      ;
; -2.440 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 3.130      ; 6.562      ;
; -2.440 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[1]                                                                           ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.762      ; 5.694      ;
; -2.430 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[12] ; bufferedUART:UART|controlReg[5]                                                                            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 3.108      ; 6.030      ;
; -2.425 ; bufferedUART:UART|rxReadPointer[4]                                                                                   ; bufferedUART:UART|dataOut[0]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.064     ; 3.363      ;
; -2.413 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[7]                                                                           ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.758      ; 5.663      ;
; -2.406 ; bufferedUART:UART|rxReadPointer[5]                                                                                   ; bufferedUART:UART|rxReadPointer[0]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.071     ; 3.337      ;
; -2.405 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 3.128      ; 6.525      ;
; -2.405 ; bufferedUART:UART|rxReadPointer[5]                                                                                   ; bufferedUART:UART|rxReadPointer[1]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.071     ; 3.336      ;
; -2.405 ; bufferedUART:UART|rxReadPointer[5]                                                                                   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.071     ; 3.336      ;
; -2.405 ; bufferedUART:UART|rxReadPointer[5]                                                                                   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.071     ; 3.336      ;
; -2.377 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 3.130      ; 6.499      ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                                                                                           ; Launch Clock                                                                                                          ; Latch Clock                                                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.706 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; w_clk                                                                                                                 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.500        ; 0.397      ; 1.595      ;
; -0.257 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.067     ; 1.192      ;
; -0.113 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.068     ; 1.047      ;
; -0.104 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.067     ; 1.039      ;
; -0.092 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.068     ; 1.026      ;
; -0.080 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.068     ; 1.014      ;
; -0.079 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.068     ; 1.013      ;
; -0.074 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.068     ; 1.008      ;
; -0.071 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.068     ; 1.005      ;
; 0.104  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.068     ; 0.830      ;
; 0.105  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.068     ; 0.829      ;
+--------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                     ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; -0.466 ; bufferedUART:UART|rxBuffer~18                                                                                        ; bufferedUART:UART|dataOut[4]                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.726      ; 3.485      ;
; -0.463 ; bufferedUART:UART|rxBuffer~20                                                                                        ; bufferedUART:UART|dataOut[6]                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.726      ; 3.488      ;
; -0.437 ; bufferedUART:UART|rxBuffer~21                                                                                        ; bufferedUART:UART|dataOut[7]                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.726      ; 3.514      ;
; -0.436 ; bufferedUART:UART|rxBuffer~16                                                                                        ; bufferedUART:UART|dataOut[2]                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.726      ; 3.515      ;
; -0.398 ; bufferedUART:UART|rxBuffer~19                                                                                        ; bufferedUART:UART|dataOut[5]                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.726      ; 3.553      ;
; -0.387 ; bufferedUART:UART|rxBuffer~14                                                                                        ; bufferedUART:UART|dataOut[0]                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.726      ; 3.564      ;
; -0.306 ; bufferedUART:UART|rxBuffer~15                                                                                        ; bufferedUART:UART|dataOut[1]                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.726      ; 3.645      ;
; -0.282 ; bufferedUART:UART|rxBuffer~17                                                                                        ; bufferedUART:UART|dataOut[3]                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.726      ; 3.669      ;
; -0.223 ; bufferedUART:UART|rxInPointer[5]                                                                                     ; bufferedUART:UART|rxReadPointer[2]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.712      ; 3.714      ;
; -0.223 ; bufferedUART:UART|rxInPointer[5]                                                                                     ; bufferedUART:UART|rxReadPointer[3]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.712      ; 3.714      ;
; -0.223 ; bufferedUART:UART|rxInPointer[5]                                                                                     ; bufferedUART:UART|rxReadPointer[1]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.712      ; 3.714      ;
; -0.223 ; bufferedUART:UART|rxInPointer[0]                                                                                     ; bufferedUART:UART|rxReadPointer[2]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.712      ; 3.714      ;
; -0.223 ; bufferedUART:UART|rxInPointer[0]                                                                                     ; bufferedUART:UART|rxReadPointer[3]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.712      ; 3.714      ;
; -0.223 ; bufferedUART:UART|rxInPointer[0]                                                                                     ; bufferedUART:UART|rxReadPointer[1]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.712      ; 3.714      ;
; -0.222 ; bufferedUART:UART|rxInPointer[5]                                                                                     ; bufferedUART:UART|rxReadPointer[0]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.712      ; 3.715      ;
; -0.222 ; bufferedUART:UART|rxInPointer[0]                                                                                     ; bufferedUART:UART|rxReadPointer[0]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.712      ; 3.715      ;
; -0.201 ; bufferedUART:UART|rxInPointer[2]                                                                                     ; bufferedUART:UART|rxReadPointer[2]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.712      ; 3.736      ;
; -0.201 ; bufferedUART:UART|rxInPointer[2]                                                                                     ; bufferedUART:UART|rxReadPointer[3]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.712      ; 3.736      ;
; -0.201 ; bufferedUART:UART|rxInPointer[2]                                                                                     ; bufferedUART:UART|rxReadPointer[1]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.712      ; 3.736      ;
; -0.200 ; bufferedUART:UART|rxInPointer[2]                                                                                     ; bufferedUART:UART|rxReadPointer[0]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.712      ; 3.737      ;
; -0.197 ; bufferedUART:UART|rxInPointer[5]                                                                                     ; bufferedUART:UART|rxReadPointer[4]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.711      ; 3.739      ;
; -0.197 ; bufferedUART:UART|rxInPointer[5]                                                                                     ; bufferedUART:UART|rxReadPointer[5]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.711      ; 3.739      ;
; -0.197 ; bufferedUART:UART|rxInPointer[0]                                                                                     ; bufferedUART:UART|rxReadPointer[4]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.711      ; 3.739      ;
; -0.197 ; bufferedUART:UART|rxInPointer[0]                                                                                     ; bufferedUART:UART|rxReadPointer[5]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.711      ; 3.739      ;
; -0.194 ; bufferedUART:UART|rxInPointer[1]                                                                                     ; bufferedUART:UART|rxReadPointer[2]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.712      ; 3.743      ;
; -0.194 ; bufferedUART:UART|rxInPointer[1]                                                                                     ; bufferedUART:UART|rxReadPointer[3]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.712      ; 3.743      ;
; -0.194 ; bufferedUART:UART|rxInPointer[1]                                                                                     ; bufferedUART:UART|rxReadPointer[1]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.712      ; 3.743      ;
; -0.193 ; bufferedUART:UART|rxInPointer[1]                                                                                     ; bufferedUART:UART|rxReadPointer[0]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.712      ; 3.744      ;
; -0.175 ; bufferedUART:UART|rxInPointer[2]                                                                                     ; bufferedUART:UART|rxReadPointer[4]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.711      ; 3.761      ;
; -0.175 ; bufferedUART:UART|rxInPointer[2]                                                                                     ; bufferedUART:UART|rxReadPointer[5]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.711      ; 3.761      ;
; -0.170 ; bufferedUART:UART|rxInPointer[5]                                                                                     ; bufferedUART:UART|rxBuffer~13               ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.711      ; 3.766      ;
; -0.170 ; bufferedUART:UART|rxInPointer[0]                                                                                     ; bufferedUART:UART|rxBuffer~13               ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.711      ; 3.766      ;
; -0.168 ; bufferedUART:UART|rxInPointer[1]                                                                                     ; bufferedUART:UART|rxReadPointer[4]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.711      ; 3.768      ;
; -0.168 ; bufferedUART:UART|rxInPointer[1]                                                                                     ; bufferedUART:UART|rxReadPointer[5]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.711      ; 3.768      ;
; -0.148 ; bufferedUART:UART|func_reset                                                                                         ; bufferedUART:UART|dataOut[1]                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.719      ; 3.796      ;
; -0.148 ; bufferedUART:UART|func_reset                                                                                         ; bufferedUART:UART|dataOut[5]                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.719      ; 3.796      ;
; -0.148 ; bufferedUART:UART|func_reset                                                                                         ; bufferedUART:UART|dataOut[6]                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.719      ; 3.796      ;
; -0.148 ; bufferedUART:UART|func_reset                                                                                         ; bufferedUART:UART|dataOut[7]                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.719      ; 3.796      ;
; -0.148 ; bufferedUART:UART|func_reset                                                                                         ; bufferedUART:UART|dataOut[0]                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.719      ; 3.796      ;
; -0.148 ; bufferedUART:UART|func_reset                                                                                         ; bufferedUART:UART|dataOut[4]                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.719      ; 3.796      ;
; -0.148 ; bufferedUART:UART|func_reset                                                                                         ; bufferedUART:UART|dataOut[3]                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.719      ; 3.796      ;
; -0.148 ; bufferedUART:UART|func_reset                                                                                         ; bufferedUART:UART|dataOut[2]                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.719      ; 3.796      ;
; -0.148 ; bufferedUART:UART|rxInPointer[2]                                                                                     ; bufferedUART:UART|rxBuffer~13               ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.711      ; 3.788      ;
; -0.141 ; bufferedUART:UART|rxInPointer[1]                                                                                     ; bufferedUART:UART|rxBuffer~13               ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.711      ; 3.795      ;
; -0.118 ; bufferedUART:UART|rxInPointer[0]                                                                                     ; bufferedUART:UART|dataOut[0]                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.719      ; 3.826      ;
; -0.104 ; bufferedUART:UART|rxInPointer[4]                                                                                     ; bufferedUART:UART|rxReadPointer[2]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.712      ; 3.833      ;
; -0.104 ; bufferedUART:UART|rxInPointer[4]                                                                                     ; bufferedUART:UART|rxReadPointer[3]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.712      ; 3.833      ;
; -0.104 ; bufferedUART:UART|rxInPointer[4]                                                                                     ; bufferedUART:UART|rxReadPointer[1]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.712      ; 3.833      ;
; -0.103 ; bufferedUART:UART|rxInPointer[4]                                                                                     ; bufferedUART:UART|rxReadPointer[0]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.712      ; 3.834      ;
; -0.078 ; bufferedUART:UART|rxInPointer[4]                                                                                     ; bufferedUART:UART|rxReadPointer[4]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.711      ; 3.858      ;
; -0.078 ; bufferedUART:UART|rxInPointer[4]                                                                                     ; bufferedUART:UART|rxReadPointer[5]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.711      ; 3.858      ;
; -0.078 ; bufferedUART:UART|rxInPointer[2]                                                                                     ; bufferedUART:UART|dataOut[0]                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.719      ; 3.866      ;
; -0.055 ; bufferedUART:UART|rxInPointer[1]                                                                                     ; bufferedUART:UART|dataOut[0]                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.719      ; 3.889      ;
; -0.051 ; bufferedUART:UART|rxInPointer[4]                                                                                     ; bufferedUART:UART|rxBuffer~13               ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.711      ; 3.885      ;
; -0.029 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[11] ; bufferedUART:UART|txByteLatch[0]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.109      ; 2.805      ;
; -0.025 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[0]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.109      ; 2.809      ;
; -0.009 ; bufferedUART:UART|rxInPointer[3]                                                                                     ; bufferedUART:UART|rxReadPointer[2]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.712      ; 3.928      ;
; -0.009 ; bufferedUART:UART|rxInPointer[3]                                                                                     ; bufferedUART:UART|rxReadPointer[3]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.712      ; 3.928      ;
; -0.009 ; bufferedUART:UART|rxInPointer[3]                                                                                     ; bufferedUART:UART|rxReadPointer[1]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.712      ; 3.928      ;
; -0.008 ; bufferedUART:UART|rxInPointer[3]                                                                                     ; bufferedUART:UART|rxReadPointer[0]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.712      ; 3.929      ;
; 0.008  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[1]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.109      ; 2.842      ;
; 0.008  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[3]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.109      ; 2.842      ;
; 0.017  ; bufferedUART:UART|rxInPointer[3]                                                                                     ; bufferedUART:UART|rxReadPointer[4]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.711      ; 3.953      ;
; 0.017  ; bufferedUART:UART|rxInPointer[3]                                                                                     ; bufferedUART:UART|rxReadPointer[5]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.711      ; 3.953      ;
; 0.023  ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.432      ; 1.670      ;
; 0.023  ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.432      ; 1.670      ;
; 0.023  ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.432      ; 1.670      ;
; 0.023  ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.432      ; 1.670      ;
; 0.023  ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.432      ; 1.670      ;
; 0.023  ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.432      ; 1.670      ;
; 0.023  ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.432      ; 1.670      ;
; 0.023  ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.432      ; 1.670      ;
; 0.027  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[10] ; bufferedUART:UART|txByteLatch[1]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.109      ; 2.861      ;
; 0.042  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[0]  ; bufferedUART:UART|dataOut[4]                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.405      ; 3.672      ;
; 0.042  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[0]  ; bufferedUART:UART|dataOut[2]                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.405      ; 3.672      ;
; 0.044  ; bufferedUART:UART|rxInPointer[3]                                                                                     ; bufferedUART:UART|rxBuffer~13               ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.711      ; 3.980      ;
; 0.053  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[13] ; bufferedUART:UART|rxReadPointer[2]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.733      ; 4.011      ;
; 0.053  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[13] ; bufferedUART:UART|rxReadPointer[3]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.733      ; 4.011      ;
; 0.053  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[13] ; bufferedUART:UART|rxReadPointer[1]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.733      ; 4.011      ;
; 0.054  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[13] ; bufferedUART:UART|rxReadPointer[0]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.733      ; 4.012      ;
; 0.059  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[14] ; bufferedUART:UART|rxReadPointer[2]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.733      ; 4.017      ;
; 0.059  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[14] ; bufferedUART:UART|rxReadPointer[3]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.733      ; 4.017      ;
; 0.059  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[14] ; bufferedUART:UART|rxReadPointer[1]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.733      ; 4.017      ;
; 0.060  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[14] ; bufferedUART:UART|rxReadPointer[0]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.733      ; 4.018      ;
; 0.060  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[10] ; bufferedUART:UART|txByteLatch[0]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.109      ; 2.894      ;
; 0.069  ; bufferedUART:UART|txByteSent                                                                                         ; bufferedUART:UART|dataOut[1]                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.273      ; 3.567      ;
; 0.069  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[0]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.109      ; 2.903      ;
; 0.076  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[0]  ; bufferedUART:UART|dataOut[5]                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.405      ; 3.706      ;
; 0.079  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[13] ; bufferedUART:UART|rxReadPointer[4]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.732      ; 4.036      ;
; 0.079  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[13] ; bufferedUART:UART|rxReadPointer[5]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.732      ; 4.036      ;
; 0.079  ; bufferedUART:UART|rxInPointer[5]                                                                                     ; bufferedUART:UART|dataOut[0]                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.719      ; 4.023      ;
; 0.079  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[15] ; bufferedUART:UART|dataOut[4]                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.740      ; 4.044      ;
; 0.079  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[15] ; bufferedUART:UART|dataOut[2]                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.740      ; 4.044      ;
; 0.079  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[5]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.109      ; 2.913      ;
; 0.082  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[2]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.109      ; 2.916      ;
; 0.084  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[6]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.109      ; 2.918      ;
; 0.085  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[14] ; bufferedUART:UART|rxReadPointer[4]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.732      ; 4.042      ;
; 0.085  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[14] ; bufferedUART:UART|rxReadPointer[5]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.732      ; 4.042      ;
; 0.093  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[4]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.109      ; 2.927      ;
; 0.106  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[13] ; bufferedUART:UART|rxBuffer~13               ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.732      ; 4.063      ;
+--------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'w_clk'                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                                                                                                                                  ; Launch Clock                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+
; 0.383 ; ANSIDisplayVGA:ANSIDisplay|dispState.dispWrite                                                                                 ; ANSIDisplayVGA:ANSIDisplay|dispState.dispWrite                                                                                                                           ; w_clk                                        ; w_clk       ; 0.000        ; 0.091      ; 0.669      ;
; 0.384 ; ANSIDisplayVGA:ANSIDisplay|param3[0]                                                                                           ; ANSIDisplayVGA:ANSIDisplay|param3[0]                                                                                                                                     ; w_clk                                        ; w_clk       ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; bufferedUART:UART|txBuffer[7]                                                                                                  ; bufferedUART:UART|txBuffer[7]                                                                                                                                            ; w_clk                                        ; w_clk       ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ANSIDisplayVGA:ANSIDisplay|attInverse                                                                                          ; ANSIDisplayVGA:ANSIDisplay|attInverse                                                                                                                                    ; w_clk                                        ; w_clk       ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; bufferedUART:UART|txByteSent                                                                                                   ; bufferedUART:UART|txByteSent                                                                                                                                             ; w_clk                                        ; w_clk       ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; bufferedUART:UART|txBitCount[3]                                                                                                ; bufferedUART:UART|txBitCount[3]                                                                                                                                          ; w_clk                                        ; w_clk       ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; bufferedUART:UART|txBitCount[2]                                                                                                ; bufferedUART:UART|txBitCount[2]                                                                                                                                          ; w_clk                                        ; w_clk       ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; bufferedUART:UART|txBitCount[1]                                                                                                ; bufferedUART:UART|txBitCount[1]                                                                                                                                          ; w_clk                                        ; w_clk       ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; bufferedUART:UART|txBitCount[0]                                                                                                ; bufferedUART:UART|txBitCount[0]                                                                                                                                          ; w_clk                                        ; w_clk       ; 0.000        ; 0.090      ; 0.669      ;
; 0.385 ; ANSIDisplayVGA:ANSIDisplay|param4[0]                                                                                           ; ANSIDisplayVGA:ANSIDisplay|param4[0]                                                                                                                                     ; w_clk                                        ; w_clk       ; 0.000        ; 0.089      ; 0.669      ;
; 0.386 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent                                                                                        ; ANSIDisplayVGA:ANSIDisplay|dispByteSent                                                                                                                                  ; w_clk                                        ; w_clk       ; 0.000        ; 0.088      ; 0.669      ;
; 0.402 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8]                                           ; w_clk                                        ; w_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1]                                           ; w_clk                                        ; w_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2]                                           ; w_clk                                        ; w_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3]                                           ; w_clk                                        ; w_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5]                                           ; w_clk                                        ; w_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6]                                           ; w_clk                                        ; w_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7]                                           ; w_clk                                        ; w_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ANSIDisplayVGA:ANSIDisplay|hActive                                                                                             ; ANSIDisplayVGA:ANSIDisplay|hActive                                                                                                                                       ; w_clk                                        ; w_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]                                                                                          ; Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]                                                                                                                                    ; w_clk                                        ; w_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_l                                                               ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_l                                                                                                         ; w_clk                                        ; w_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_l                                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_l                                                                                                       ; w_clk                                        ; w_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_r                                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_r                                                                                                       ; w_clk                                        ; w_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ANSIDisplayVGA:ANSIDisplay|attBold                                                                                             ; ANSIDisplayVGA:ANSIDisplay|attBold                                                                                                                                       ; w_clk                                        ; w_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                                                 ; w_clk                                        ; w_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                                                 ; w_clk                                        ; w_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[3]                                                                          ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[3]                                                                                                                    ; w_clk                                        ; w_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[2]                                                                          ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[2]                                                                                                                    ; w_clk                                        ; w_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[1]                                                                          ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[1]                                                                                                                    ; w_clk                                        ; w_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[0]                                                                          ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[0]                                                                                                                    ; w_clk                                        ; w_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; ANSIDisplayVGA:ANSIDisplay|pixelCount[1]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|pixelCount[1]                                                                                                                                 ; w_clk                                        ; w_clk       ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]                                            ; w_clk                                        ; w_clk       ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]                                            ; w_clk                                        ; w_clk       ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]                                            ; w_clk                                        ; w_clk       ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]                                            ; w_clk                                        ; w_clk       ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]                                            ; w_clk                                        ; w_clk       ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]                                            ; w_clk                                        ; w_clk       ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]                                            ; w_clk                                        ; w_clk       ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0]                                           ; w_clk                                        ; w_clk       ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4]                                           ; w_clk                                        ; w_clk       ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[3]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|charScanLine[3]                                                                                                                               ; w_clk                                        ; w_clk       ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[1]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|charScanLine[1]                                                                                                                               ; w_clk                                        ; w_clk       ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[0]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|charScanLine[0]                                                                                                                               ; w_clk                                        ; w_clk       ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[2]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|charScanLine[2]                                                                                                                               ; w_clk                                        ; w_clk       ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSIDisplayVGA:ANSIDisplay|param2[0]                                                                                           ; ANSIDisplayVGA:ANSIDisplay|param2[0]                                                                                                                                     ; w_clk                                        ; w_clk       ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSIDisplayVGA:ANSIDisplay|vActive                                                                                             ; ANSIDisplayVGA:ANSIDisplay|vActive                                                                                                                                       ; w_clk                                        ; w_clk       ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|caps_lock                                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|caps_lock                                                                                                       ; w_clk                                        ; w_clk       ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_r                                                               ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_r                                                                                                         ; w_clk                                        ; w_clk       ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii_new                                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii_new                                                                                                       ; w_clk                                        ; w_clk       ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSIDisplayVGA:ANSIDisplay|param1[0]                                                                                           ; ANSIDisplayVGA:ANSIDisplay|param1[0]                                                                                                                                     ; w_clk                                        ; w_clk       ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSIDisplayVGA:ANSIDisplay|dispWR                                                                                              ; ANSIDisplayVGA:ANSIDisplay|dispWR                                                                                                                                        ; w_clk                                        ; w_clk       ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; bufferedUART:UART|rxdFiltered                                                                                                  ; bufferedUART:UART|rxdFiltered                                                                                                                                            ; w_clk                                        ; w_clk       ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]                                            ; w_clk                                        ; w_clk       ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]                                            ; w_clk                                        ; w_clk       ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; ANSIDisplayVGA:ANSIDisplay|paramCount[2]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|paramCount[2]                                                                                                                                 ; w_clk                                        ; w_clk       ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; ANSIDisplayVGA:ANSIDisplay|paramCount[1]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|paramCount[1]                                                                                                                                 ; w_clk                                        ; w_clk       ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; ANSIDisplayVGA:ANSIDisplay|paramCount[0]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|paramCount[0]                                                                                                                                 ; w_clk                                        ; w_clk       ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; bufferedUART:UART|rxBitCount[3]                                                                                                ; bufferedUART:UART|rxBitCount[3]                                                                                                                                          ; w_clk                                        ; w_clk       ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; bufferedUART:UART|rxBitCount[2]                                                                                                ; bufferedUART:UART|rxBitCount[2]                                                                                                                                          ; w_clk                                        ; w_clk       ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; bufferedUART:UART|rxBitCount[1]                                                                                                ; bufferedUART:UART|rxBitCount[1]                                                                                                                                          ; w_clk                                        ; w_clk       ; 0.000        ; 0.070      ; 0.669      ;
; 0.417 ; BaudRate6850:BAUDRATEGEN|serialCount[4]                                                                                        ; BaudRate6850:BAUDRATEGEN|serialCount[4]                                                                                                                                  ; w_clk                                        ; w_clk       ; 0.000        ; 0.072      ; 0.684      ;
; 0.419 ; bufferedUART:UART|rxBitCount[0]                                                                                                ; bufferedUART:UART|rxBitCount[0]                                                                                                                                          ; w_clk                                        ; w_clk       ; 0.000        ; 0.070      ; 0.684      ;
; 0.420 ; bufferedUART:UART|rxCurrentByteBuffer[4]                                                                                       ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; w_clk                                        ; w_clk       ; 0.000        ; 0.425      ; 1.075      ;
; 0.424 ; bufferedUART:UART|rxCurrentByteBuffer[1]                                                                                       ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; w_clk                                        ; w_clk       ; 0.000        ; 0.425      ; 1.079      ;
; 0.427 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[2]                                                                          ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0|altsyncram_2pd1:auto_generated|ram_block1a0~porta_address_reg0                                            ; w_clk                                        ; w_clk       ; 0.000        ; 0.417      ; 1.074      ;
; 0.445 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[1]                                                                          ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0|altsyncram_2pd1:auto_generated|ram_block1a0~porta_address_reg0                                            ; w_clk                                        ; w_clk       ; 0.000        ; 0.417      ; 1.092      ;
; 0.445 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[3]                                                                          ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0|altsyncram_2pd1:auto_generated|ram_block1a0~porta_address_reg0                                            ; w_clk                                        ; w_clk       ; 0.000        ; 0.417      ; 1.092      ;
; 0.448 ; Wrap_Keyboard:KEYBOARD|w_latKbDV1                                                                                              ; Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]                                                                                                                                    ; w_clk                                        ; w_clk       ; 0.000        ; 0.072      ; 0.715      ;
; 0.454 ; Debouncer:debounceReset|dly1                                                                                                   ; Debouncer:debounceReset|dly2                                                                                                                                             ; w_clk                                        ; w_clk       ; 0.000        ; 0.088      ; 0.737      ;
; 0.458 ; Debouncer:debounceReset|dig_counter[17]                                                                                        ; Debouncer:debounceReset|pulse200ms                                                                                                                                       ; w_clk                                        ; w_clk       ; 0.000        ; 0.071      ; 0.724      ;
; 0.463 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[0]                                                                          ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0|altsyncram_2pd1:auto_generated|ram_block1a0~porta_address_reg0                                            ; w_clk                                        ; w_clk       ; 0.000        ; 0.420      ; 1.113      ;
; 0.466 ; bufferedUART:UART|rxBitCount[0]                                                                                                ; bufferedUART:UART|rxBitCount[2]                                                                                                                                          ; w_clk                                        ; w_clk       ; 0.000        ; 0.070      ; 0.731      ;
; 0.468 ; bufferedUART:UART|rxBitCount[0]                                                                                                ; bufferedUART:UART|rxBitCount[1]                                                                                                                                          ; w_clk                                        ; w_clk       ; 0.000        ; 0.070      ; 0.733      ;
; 0.471 ; Debouncer:debounceReset|dly4                                                                                                   ; Debouncer:debounceReset|o_PinOut                                                                                                                                         ; w_clk                                        ; w_clk       ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|prev_ps2_code_new                                                     ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|state.new_code                                                                                                  ; w_clk                                        ; w_clk       ; 0.000        ; 0.071      ; 0.738      ;
; 0.477 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                                   ; bufferedUART:UART|func_reset                                                                                                                                             ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; w_clk       ; 0.000        ; 2.614      ; 3.556      ;
; 0.479 ; Debouncer:debounceReset|dly3                                                                                                   ; Debouncer:debounceReset|dly4                                                                                                                                             ; w_clk                                        ; w_clk       ; 0.000        ; 0.072      ; 0.746      ;
; 0.494 ; bufferedUART:UART|rxCurrentByteBuffer[0]                                                                                       ; bufferedUART:UART|rxBuffer~14                                                                                                                                            ; w_clk                                        ; w_clk       ; 0.000        ; 0.071      ; 0.760      ;
; 0.495 ; bufferedUART:UART|rxCurrentByteBuffer[1]                                                                                       ; bufferedUART:UART|rxBuffer~15                                                                                                                                            ; w_clk                                        ; w_clk       ; 0.000        ; 0.071      ; 0.761      ;
; 0.581 ; bufferedUART:UART|txBuffer[1]                                                                                                  ; bufferedUART:UART|txBuffer[0]                                                                                                                                            ; w_clk                                        ; w_clk       ; 0.000        ; 0.090      ; 0.866      ;
; 0.581 ; bufferedUART:UART|txBuffer[4]                                                                                                  ; bufferedUART:UART|txBuffer[3]                                                                                                                                            ; w_clk                                        ; w_clk       ; 0.000        ; 0.090      ; 0.866      ;
; 0.583 ; bufferedUART:UART|txBuffer[5]                                                                                                  ; bufferedUART:UART|txBuffer[4]                                                                                                                                            ; w_clk                                        ; w_clk       ; 0.000        ; 0.090      ; 0.868      ;
; 0.589 ; Debouncer:debounceReset|dig_counter[16]                                                                                        ; Debouncer:debounceReset|pulse200ms                                                                                                                                       ; w_clk                                        ; w_clk       ; 0.000        ; 0.071      ; 0.855      ;
; 0.602 ; bufferedUART:UART|txBuffer[3]                                                                                                  ; bufferedUART:UART|txBuffer[2]                                                                                                                                            ; w_clk                                        ; w_clk       ; 0.000        ; 0.090      ; 0.887      ;
; 0.608 ; bufferedUART:UART|rxCurrentByteBuffer[5]                                                                                       ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; w_clk                                        ; w_clk       ; 0.000        ; 0.425      ; 1.263      ;
; 0.612 ; bufferedUART:UART|rxCurrentByteBuffer[2]                                                                                       ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; w_clk                                        ; w_clk       ; 0.000        ; 0.425      ; 1.267      ;
; 0.613 ; bufferedUART:UART|rxState.idle                                                                                                 ; bufferedUART:UART|rxState.dataBit                                                                                                                                        ; w_clk                                        ; w_clk       ; 0.000        ; 0.072      ; 0.880      ;
; 0.621 ; bufferedUART:UART|rxCurrentByteBuffer[0]                                                                                       ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; w_clk                                        ; w_clk       ; 0.000        ; 0.425      ; 1.276      ;
; 0.622 ; bufferedUART:UART|rxCurrentByteBuffer[6]                                                                                       ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; w_clk                                        ; w_clk       ; 0.000        ; 0.425      ; 1.277      ;
; 0.625 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[1]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_q504:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk                                        ; w_clk       ; 0.000        ; 0.445      ; 1.300      ;
; 0.625 ; bufferedUART:UART|rxCurrentByteBuffer[7]                                                                                       ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; w_clk                                        ; w_clk       ; 0.000        ; 0.425      ; 1.280      ;
; 0.647 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii_code[0]                                                         ; Wrap_Keyboard:KEYBOARD|q_kbReadData[0]                                                                                                                                   ; w_clk                                        ; w_clk       ; 0.000        ; 0.072      ; 0.914      ;
; 0.647 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii_code[5]                                                         ; Wrap_Keyboard:KEYBOARD|q_kbReadData[5]                                                                                                                                   ; w_clk                                        ; w_clk       ; 0.000        ; 0.072      ; 0.914      ;
; 0.648 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii_code[2]                                                         ; Wrap_Keyboard:KEYBOARD|q_kbReadData[2]                                                                                                                                   ; w_clk                                        ; w_clk       ; 0.000        ; 0.072      ; 0.915      ;
; 0.648 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii_code[3]                                                         ; Wrap_Keyboard:KEYBOARD|q_kbReadData[3]                                                                                                                                   ; w_clk                                        ; w_clk       ; 0.000        ; 0.072      ; 0.915      ;
; 0.655 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[2]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_q504:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk                                        ; w_clk       ; 0.000        ; 0.445      ; 1.330      ;
; 0.657 ; ANSIDisplayVGA:ANSIDisplay|dispState.clearL2                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispState.clearLine                                                                                                                           ; w_clk                                        ; w_clk       ; 0.000        ; 0.070      ; 0.922      ;
; 0.660 ; ANSIDisplayVGA:ANSIDisplay|charVert[4]                                                                                         ; ANSIDisplayVGA:ANSIDisplay|charVert[4]                                                                                                                                   ; w_clk                                        ; w_clk       ; 0.000        ; 0.071      ; 0.926      ;
; 0.667 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[0]                                                                                      ; ANSIDisplayVGA:ANSIDisplay|savedCursorHoriz[0]                                                                                                                           ; w_clk                                        ; w_clk       ; 0.000        ; 0.071      ; 0.933      ;
; 0.669 ; bufferedUART:UART|txBuffer[6]                                                                                                  ; bufferedUART:UART|txBuffer[5]                                                                                                                                            ; w_clk                                        ; w_clk       ; 0.000        ; 0.090      ; 0.954      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                           ; Launch Clock                                                                                                          ; Latch Clock                                                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.504 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.068      ; 0.767      ;
; 0.504 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.068      ; 0.767      ;
; 0.641 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.068      ; 0.904      ;
; 0.646 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.067      ; 0.908      ;
; 0.652 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.068      ; 0.915      ;
; 0.656 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.068      ; 0.919      ;
; 0.657 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.068      ; 0.920      ;
; 0.667 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.068      ; 0.930      ;
; 0.670 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.067      ; 0.932      ;
; 0.825 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.068      ; 1.088      ;
; 1.005 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; w_clk                                                                                                                 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.500       ; 0.637      ; 1.367      ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[0]'                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                                     ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 1.095 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[11] ; bufferedUART:UART|txByteLatch[0]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.985      ; 2.805      ;
; 1.099 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[0]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.985      ; 2.809      ;
; 1.132 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[1]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.985      ; 2.842      ;
; 1.132 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[3]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.985      ; 2.842      ;
; 1.151 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[10] ; bufferedUART:UART|txByteLatch[1]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.985      ; 2.861      ;
; 1.184 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[10] ; bufferedUART:UART|txByteLatch[0]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.985      ; 2.894      ;
; 1.193 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[0]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.985      ; 2.903      ;
; 1.203 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[5]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.985      ; 2.913      ;
; 1.206 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[2]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.985      ; 2.916      ;
; 1.208 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[6]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.985      ; 2.918      ;
; 1.217 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[4]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.985      ; 2.927      ;
; 1.237 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[1]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.985      ; 2.947      ;
; 1.237 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[3]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.985      ; 2.947      ;
; 1.255 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[11] ; bufferedUART:UART|txByteLatch[2]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.985      ; 2.965      ;
; 1.267 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6]                                                                           ; bufferedUART:UART|txByteLatch[6]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.294      ; 3.286      ;
; 1.308 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[5]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.985      ; 3.018      ;
; 1.311 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[2]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.985      ; 3.021      ;
; 1.313 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[6]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.985      ; 3.023      ;
; 1.317 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[11] ; bufferedUART:UART|txByteLatch[7]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.980      ; 3.022      ;
; 1.322 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[4]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.985      ; 3.032      ;
; 1.333 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[10] ; bufferedUART:UART|txByteLatch[4]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.985      ; 3.043      ;
; 1.335 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[11] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 2.283      ; 3.843      ;
; 1.346 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[11] ; bufferedUART:UART|txByteLatch[3]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.985      ; 3.056      ;
; 1.359 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[0]                                                                           ; bufferedUART:UART|txByteLatch[0]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.294      ; 3.378      ;
; 1.369 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 2.283      ; 3.877      ;
; 1.372 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 2.283      ; 3.880      ;
; 1.374 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[10] ; bufferedUART:UART|txByteLatch[5]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.985      ; 3.084      ;
; 1.385 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[11] ; bufferedUART:UART|controlReg[7]             ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.981      ; 3.091      ;
; 1.386 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[11] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 2.283      ; 3.894      ;
; 1.393 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[11] ; bufferedUART:UART|txByteLatch[1]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.985      ; 3.103      ;
; 1.395 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[0]                                                                           ; bufferedUART:UART|txByteLatch[0]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.294      ; 3.414      ;
; 1.403 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.072      ; 1.670      ;
; 1.403 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.072      ; 1.670      ;
; 1.403 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.072      ; 1.670      ;
; 1.403 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.072      ; 1.670      ;
; 1.403 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.072      ; 1.670      ;
; 1.403 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.072      ; 1.670      ;
; 1.403 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.072      ; 1.670      ;
; 1.403 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.072      ; 1.670      ;
; 1.420 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[10] ; bufferedUART:UART|txByteLatch[6]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.985      ; 3.130      ;
; 1.435 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[10] ; bufferedUART:UART|txByteLatch[2]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.985      ; 3.145      ;
; 1.437 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2]                                                                           ; bufferedUART:UART|txByteLatch[2]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.855      ; 3.017      ;
; 1.451 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[11] ; bufferedUART:UART|txByteLatch[5]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.985      ; 3.161      ;
; 1.457 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[10] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 2.283      ; 3.965      ;
; 1.458 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 2.283      ; 3.966      ;
; 1.463 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 2.281      ; 3.969      ;
; 1.466 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 2.283      ; 3.974      ;
; 1.467 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 2.283      ; 3.975      ;
; 1.469 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[11] ; bufferedUART:UART|txByteLatch[6]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.985      ; 3.179      ;
; 1.474 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 2.283      ; 3.982      ;
; 1.477 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[7]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.980      ; 3.182      ;
; 1.478 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[11] ; bufferedUART:UART|txByteLatch[4]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.985      ; 3.188      ;
; 1.492 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[10] ; bufferedUART:UART|txByteLatch[7]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.980      ; 3.197      ;
; 1.495 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 2.283      ; 4.003      ;
; 1.502 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[2]                                                                           ; bufferedUART:UART|txByteLatch[2]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.294      ; 3.521      ;
; 1.503 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[3]                                                                           ; bufferedUART:UART|txByteLatch[3]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.855      ; 3.083      ;
; 1.503 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[2]                                                                           ; bufferedUART:UART|txByteLatch[2]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.298      ; 3.526      ;
; 1.506 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[4]                                                                           ; bufferedUART:UART|txByteLatch[4]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.848      ; 3.079      ;
; 1.510 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[10] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 2.283      ; 4.018      ;
; 1.516 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[11] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 2.283      ; 4.024      ;
; 1.516 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[1]                                                                           ; bufferedUART:UART|txByteLatch[1]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.294      ; 3.535      ;
; 1.518 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[10] ; bufferedUART:UART|txByteLatch[3]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.985      ; 3.228      ;
; 1.518 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[1]                                                                           ; bufferedUART:UART|txByteLatch[1]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.846      ; 3.089      ;
; 1.529 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 2.281      ; 4.035      ;
; 1.531 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6]                                                                           ; bufferedUART:UART|txByteLatch[6]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.895      ; 3.151      ;
; 1.543 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5]                                                                           ; bufferedUART:UART|txByteLatch[5]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.848      ; 3.116      ;
; 1.544 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[4]                                                                           ; bufferedUART:UART|txByteLatch[4]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.855      ; 3.124      ;
; 1.545 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|controlReg[7]             ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.981      ; 3.251      ;
; 1.552 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[14] ; bufferedUART:UART|txByteLatch[0]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.320      ; 3.597      ;
; 1.552 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[14] ; bufferedUART:UART|txByteLatch[4]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.320      ; 3.597      ;
; 1.553 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[14] ; bufferedUART:UART|txByteLatch[2]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.320      ; 3.598      ;
; 1.553 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[14] ; bufferedUART:UART|txByteLatch[6]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.320      ; 3.598      ;
; 1.560 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[10] ; bufferedUART:UART|controlReg[7]             ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.981      ; 3.266      ;
; 1.560 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[2]                                                                           ; bufferedUART:UART|txByteLatch[2]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.895      ; 3.180      ;
; 1.563 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 2.283      ; 4.071      ;
; 1.564 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                           ; bufferedUART:UART|txByteLatch[5]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.855      ; 3.144      ;
; 1.568 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 2.281      ; 4.074      ;
; 1.572 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 2.283      ; 4.080      ;
; 1.572 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 2.283      ; 4.080      ;
; 1.574 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[10] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 2.283      ; 4.082      ;
; 1.579 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[14] ; bufferedUART:UART|txByteLatch[1]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.320      ; 3.624      ;
; 1.579 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[14] ; bufferedUART:UART|txByteLatch[3]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.320      ; 3.624      ;
; 1.580 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[14] ; bufferedUART:UART|txByteLatch[5]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.320      ; 3.625      ;
; 1.582 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[7]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.980      ; 3.287      ;
; 1.583 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[11] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 2.283      ; 4.091      ;
; 1.588 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6]                                                                           ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 2.590      ; 4.403      ;
; 1.591 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[10] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 2.283      ; 4.099      ;
; 1.600 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 2.283      ; 4.108      ;
; 1.605 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6]                                                                           ; bufferedUART:UART|txByteLatch[6]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.294      ; 3.624      ;
; 1.610 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[3]                                                                           ; bufferedUART:UART|txByteLatch[3]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.298      ; 3.633      ;
; 1.610 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[4]                                                                           ; bufferedUART:UART|txByteLatch[4]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.298      ; 3.633      ;
; 1.612 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0]                                                                           ; bufferedUART:UART|txByteLatch[0]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.839      ; 3.176      ;
; 1.616 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6]                                                                           ; bufferedUART:UART|txByteLatch[6]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.294      ; 3.635      ;
; 1.619 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[0]  ; bufferedUART:UART|txByteLatch[7]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.980      ; 3.324      ;
; 1.632 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[0]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 2.592      ; 4.449      ;
; 1.634 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[10] ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 2.281      ; 4.140      ;
; 1.634 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 2.281      ; 4.140      ;
; 1.636 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[0]  ; bufferedUART:UART|txByteWritten             ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.981      ; 3.342      ;
; 1.637 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[3]                                                                           ; bufferedUART:UART|txByteLatch[3]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.895      ; 3.257      ;
; 1.647 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[0]  ; bufferedUART:UART|controlReg[5]             ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.981      ; 3.353      ;
+-------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'w_clk'                                                                                                                        ;
+--------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.978 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.idle              ; w_clk        ; w_clk       ; 1.000        ; -0.072     ; 1.908      ;
; -0.978 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.stopBit           ; w_clk        ; w_clk       ; 1.000        ; -0.072     ; 1.908      ;
; -0.978 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.dataBit           ; w_clk        ; w_clk       ; 1.000        ; -0.072     ; 1.908      ;
; -0.710 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[3]           ; w_clk        ; w_clk       ; 1.000        ; -0.083     ; 1.629      ;
; -0.710 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[3]             ; w_clk        ; w_clk       ; 1.000        ; -0.083     ; 1.629      ;
; -0.710 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[2]             ; w_clk        ; w_clk       ; 1.000        ; -0.083     ; 1.629      ;
; -0.710 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[1]             ; w_clk        ; w_clk       ; 1.000        ; -0.083     ; 1.629      ;
; -0.710 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[0]             ; w_clk        ; w_clk       ; 1.000        ; -0.083     ; 1.629      ;
; -0.710 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[5]           ; w_clk        ; w_clk       ; 1.000        ; -0.083     ; 1.629      ;
; -0.710 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[4]           ; w_clk        ; w_clk       ; 1.000        ; -0.083     ; 1.629      ;
; -0.710 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[2]           ; w_clk        ; w_clk       ; 1.000        ; -0.083     ; 1.629      ;
; -0.710 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[1]           ; w_clk        ; w_clk       ; 1.000        ; -0.083     ; 1.629      ;
; -0.710 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[0]           ; w_clk        ; w_clk       ; 1.000        ; -0.083     ; 1.629      ;
; -0.603 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.idle              ; w_clk        ; w_clk       ; 1.000        ; 0.329      ; 1.934      ;
; -0.603 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.stopBit           ; w_clk        ; w_clk       ; 1.000        ; 0.329      ; 1.934      ;
; -0.603 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.dataBit           ; w_clk        ; w_clk       ; 1.000        ; 0.329      ; 1.934      ;
; -0.557 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txByteSent                ; w_clk        ; w_clk       ; 1.000        ; 0.375      ; 1.934      ;
; -0.557 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[3]             ; w_clk        ; w_clk       ; 1.000        ; 0.375      ; 1.934      ;
; -0.557 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[2]             ; w_clk        ; w_clk       ; 1.000        ; 0.375      ; 1.934      ;
; -0.557 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[1]             ; w_clk        ; w_clk       ; 1.000        ; 0.375      ; 1.934      ;
; -0.557 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[0]             ; w_clk        ; w_clk       ; 1.000        ; 0.375      ; 1.934      ;
; -0.531 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[0]            ; w_clk        ; w_clk       ; 1.000        ; -0.071     ; 1.462      ;
; -0.531 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[5]            ; w_clk        ; w_clk       ; 1.000        ; -0.071     ; 1.462      ;
; -0.531 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[4]            ; w_clk        ; w_clk       ; 1.000        ; -0.071     ; 1.462      ;
; -0.531 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[3]            ; w_clk        ; w_clk       ; 1.000        ; -0.071     ; 1.462      ;
; -0.531 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[2]            ; w_clk        ; w_clk       ; 1.000        ; -0.071     ; 1.462      ;
; -0.531 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[1]            ; w_clk        ; w_clk       ; 1.000        ; -0.071     ; 1.462      ;
; -0.475 ; Debouncer:debounceReset|o_PinOut ; Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]       ; w_clk        ; w_clk       ; 1.000        ; -0.072     ; 1.405      ;
; -0.475 ; Debouncer:debounceReset|o_PinOut ; Wrap_Keyboard:KEYBOARD|w_latKbDV1           ; w_clk        ; w_clk       ; 1.000        ; -0.072     ; 1.405      ;
; -0.274 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[5]           ; w_clk        ; w_clk       ; 1.000        ; 0.363      ; 1.639      ;
; -0.274 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[4]           ; w_clk        ; w_clk       ; 1.000        ; 0.363      ; 1.639      ;
; -0.274 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[3]           ; w_clk        ; w_clk       ; 1.000        ; 0.363      ; 1.639      ;
; -0.274 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[2]           ; w_clk        ; w_clk       ; 1.000        ; 0.363      ; 1.639      ;
; -0.274 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[1]           ; w_clk        ; w_clk       ; 1.000        ; 0.363      ; 1.639      ;
; -0.274 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[0]           ; w_clk        ; w_clk       ; 1.000        ; 0.363      ; 1.639      ;
; -0.257 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[3] ; w_clk        ; w_clk       ; 1.000        ; 0.327      ; 1.586      ;
; -0.257 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[7] ; w_clk        ; w_clk       ; 1.000        ; 0.327      ; 1.586      ;
; -0.257 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[4] ; w_clk        ; w_clk       ; 1.000        ; 0.327      ; 1.586      ;
; -0.257 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[0] ; w_clk        ; w_clk       ; 1.000        ; 0.327      ; 1.586      ;
; -0.257 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[1] ; w_clk        ; w_clk       ; 1.000        ; 0.327      ; 1.586      ;
; -0.257 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[5] ; w_clk        ; w_clk       ; 1.000        ; 0.327      ; 1.586      ;
; -0.257 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[6] ; w_clk        ; w_clk       ; 1.000        ; 0.327      ; 1.586      ;
; -0.257 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[2] ; w_clk        ; w_clk       ; 1.000        ; 0.327      ; 1.586      ;
+--------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                    ;
+-------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                            ; Launch Clock ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; 0.343 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 3.328      ; 3.977      ;
; 0.343 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 3.328      ; 3.977      ;
; 0.343 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 3.328      ; 3.977      ;
; 0.460 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 3.329      ; 3.861      ;
; 0.460 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 3.329      ; 3.861      ;
; 0.460 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 3.329      ; 3.861      ;
; 0.460 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 3.329      ; 3.861      ;
+-------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                      ;
+--------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                            ; Launch Clock ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; -0.408 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.712      ; 3.529      ;
; -0.408 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.712      ; 3.529      ;
; -0.408 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.712      ; 3.529      ;
; -0.408 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.712      ; 3.529      ;
; -0.292 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.711      ; 3.644      ;
; -0.292 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.711      ; 3.644      ;
; -0.292 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.711      ; 3.644      ;
+--------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'w_clk'                                                                                                                        ;
+-------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.835 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[3] ; w_clk        ; w_clk       ; 0.000        ; 0.487      ; 1.517      ;
; 0.835 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[7] ; w_clk        ; w_clk       ; 0.000        ; 0.487      ; 1.517      ;
; 0.835 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[4] ; w_clk        ; w_clk       ; 0.000        ; 0.487      ; 1.517      ;
; 0.835 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[0] ; w_clk        ; w_clk       ; 0.000        ; 0.487      ; 1.517      ;
; 0.835 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[1] ; w_clk        ; w_clk       ; 0.000        ; 0.487      ; 1.517      ;
; 0.835 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[5] ; w_clk        ; w_clk       ; 0.000        ; 0.487      ; 1.517      ;
; 0.835 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[6] ; w_clk        ; w_clk       ; 0.000        ; 0.487      ; 1.517      ;
; 0.835 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[2] ; w_clk        ; w_clk       ; 0.000        ; 0.487      ; 1.517      ;
; 0.847 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[5]           ; w_clk        ; w_clk       ; 0.000        ; 0.523      ; 1.565      ;
; 0.847 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[4]           ; w_clk        ; w_clk       ; 0.000        ; 0.523      ; 1.565      ;
; 0.847 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[3]           ; w_clk        ; w_clk       ; 0.000        ; 0.523      ; 1.565      ;
; 0.847 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[2]           ; w_clk        ; w_clk       ; 0.000        ; 0.523      ; 1.565      ;
; 0.847 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[1]           ; w_clk        ; w_clk       ; 0.000        ; 0.523      ; 1.565      ;
; 0.847 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[0]           ; w_clk        ; w_clk       ; 0.000        ; 0.523      ; 1.565      ;
; 1.015 ; Debouncer:debounceReset|o_PinOut ; Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]       ; w_clk        ; w_clk       ; 0.000        ; 0.072      ; 1.282      ;
; 1.015 ; Debouncer:debounceReset|o_PinOut ; Wrap_Keyboard:KEYBOARD|w_latKbDV1           ; w_clk        ; w_clk       ; 0.000        ; 0.072      ; 1.282      ;
; 1.056 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txByteSent                ; w_clk        ; w_clk       ; 0.000        ; 0.536      ; 1.787      ;
; 1.056 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[3]             ; w_clk        ; w_clk       ; 0.000        ; 0.536      ; 1.787      ;
; 1.056 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[2]             ; w_clk        ; w_clk       ; 0.000        ; 0.536      ; 1.787      ;
; 1.056 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[1]             ; w_clk        ; w_clk       ; 0.000        ; 0.536      ; 1.787      ;
; 1.056 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[0]             ; w_clk        ; w_clk       ; 0.000        ; 0.536      ; 1.787      ;
; 1.067 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[0]            ; w_clk        ; w_clk       ; 0.000        ; 0.071      ; 1.333      ;
; 1.067 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[5]            ; w_clk        ; w_clk       ; 0.000        ; 0.071      ; 1.333      ;
; 1.067 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[4]            ; w_clk        ; w_clk       ; 0.000        ; 0.071      ; 1.333      ;
; 1.067 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[3]            ; w_clk        ; w_clk       ; 0.000        ; 0.071      ; 1.333      ;
; 1.067 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[2]            ; w_clk        ; w_clk       ; 0.000        ; 0.071      ; 1.333      ;
; 1.067 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[1]            ; w_clk        ; w_clk       ; 0.000        ; 0.071      ; 1.333      ;
; 1.104 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.idle              ; w_clk        ; w_clk       ; 0.000        ; 0.488      ; 1.787      ;
; 1.104 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.stopBit           ; w_clk        ; w_clk       ; 0.000        ; 0.488      ; 1.787      ;
; 1.104 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.dataBit           ; w_clk        ; w_clk       ; 0.000        ; 0.488      ; 1.787      ;
; 1.302 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[3]           ; w_clk        ; w_clk       ; 0.000        ; 0.058      ; 1.555      ;
; 1.302 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[3]             ; w_clk        ; w_clk       ; 0.000        ; 0.058      ; 1.555      ;
; 1.302 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[2]             ; w_clk        ; w_clk       ; 0.000        ; 0.058      ; 1.555      ;
; 1.302 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[1]             ; w_clk        ; w_clk       ; 0.000        ; 0.058      ; 1.555      ;
; 1.302 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[0]             ; w_clk        ; w_clk       ; 0.000        ; 0.058      ; 1.555      ;
; 1.302 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[5]           ; w_clk        ; w_clk       ; 0.000        ; 0.058      ; 1.555      ;
; 1.302 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[4]           ; w_clk        ; w_clk       ; 0.000        ; 0.058      ; 1.555      ;
; 1.302 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[2]           ; w_clk        ; w_clk       ; 0.000        ; 0.058      ; 1.555      ;
; 1.302 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[1]           ; w_clk        ; w_clk       ; 0.000        ; 0.058      ; 1.555      ;
; 1.302 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[0]           ; w_clk        ; w_clk       ; 0.000        ; 0.058      ; 1.555      ;
; 1.510 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.idle              ; w_clk        ; w_clk       ; 0.000        ; 0.071      ; 1.776      ;
; 1.510 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.stopBit           ; w_clk        ; w_clk       ; 0.000        ; 0.071      ; 1.776      ;
; 1.510 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.dataBit           ; w_clk        ; w_clk       ; 0.000        ; 0.071      ; 1.776      ;
+-------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; w_clk                                                                                                                 ; -5.913 ; -990.931      ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; -1.687 ; -28.214       ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -1.186 ; -31.737       ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.098  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -0.051 ; -0.246        ;
; w_clk                                                                                                                 ; 0.153  ; 0.000         ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.209  ; 0.000         ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; 0.642  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                ;
+----------------------------------------------+-------+---------------+
; Clock                                        ; Slack ; End Point TNS ;
+----------------------------------------------+-------+---------------+
; w_clk                                        ; 0.021 ; 0.000         ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.290 ; 0.000         ;
+----------------------------------------------+-------+---------------+


+----------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                 ;
+----------------------------------------------+-------+---------------+
; Clock                                        ; Slack ; End Point TNS ;
+----------------------------------------------+-------+---------------+
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.005 ; 0.000         ;
; w_clk                                        ; 0.390 ; 0.000         ;
+----------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; w_clk                                                                                                                 ; -3.000 ; -650.588      ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -1.000 ; -41.000       ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; -1.000 ; -23.000       ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -1.000 ; -11.000       ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'w_clk'                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.913 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.130      ; 7.052      ;
; -5.901 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[5]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.130      ; 7.040      ;
; -5.890 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.131      ; 7.030      ;
; -5.880 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.130      ; 7.019      ;
; -5.878 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[5]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.131      ; 7.018      ;
; -5.868 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.138      ; 7.015      ;
; -5.857 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.131      ; 6.997      ;
; -5.856 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[5]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.138      ; 7.003      ;
; -5.853 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[4]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.130      ; 6.992      ;
; -5.835 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.138      ; 6.982      ;
; -5.830 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[4]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.131      ; 6.970      ;
; -5.820 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.130      ; 6.959      ;
; -5.815 ; ANSIDisplayVGA:ANSIDisplay|startAddr[8]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.130      ; 6.954      ;
; -5.808 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[4]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.138      ; 6.955      ;
; -5.797 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.131      ; 6.937      ;
; -5.792 ; ANSIDisplayVGA:ANSIDisplay|startAddr[8]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.131      ; 6.932      ;
; -5.775 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.138      ; 6.922      ;
; -5.770 ; ANSIDisplayVGA:ANSIDisplay|startAddr[8]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.138      ; 6.917      ;
; -5.764 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.130      ; 6.903      ;
; -5.741 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.131      ; 6.881      ;
; -5.740 ; ANSIDisplayVGA:ANSIDisplay|startAddr[9]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.130      ; 6.879      ;
; -5.719 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.138      ; 6.866      ;
; -5.717 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.132      ; 6.858      ;
; -5.717 ; ANSIDisplayVGA:ANSIDisplay|startAddr[9]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.131      ; 6.857      ;
; -5.705 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[5]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.132      ; 6.846      ;
; -5.695 ; ANSIDisplayVGA:ANSIDisplay|startAddr[9]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.138      ; 6.842      ;
; -5.684 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.132      ; 6.825      ;
; -5.675 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[6]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.130      ; 6.814      ;
; -5.657 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[4]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.132      ; 6.798      ;
; -5.652 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[6]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.131      ; 6.792      ;
; -5.641 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5] ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.136      ; 6.786      ;
; -5.641 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5] ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.130      ; 6.780      ;
; -5.637 ; ANSIDisplayVGA:ANSIDisplay|startAddr[10]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.130      ; 6.776      ;
; -5.630 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[6]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.138      ; 6.777      ;
; -5.624 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.132      ; 6.765      ;
; -5.619 ; ANSIDisplayVGA:ANSIDisplay|startAddr[8]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.132      ; 6.760      ;
; -5.617 ; ANSIDisplayVGA:ANSIDisplay|charVert[1]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.135      ; 6.761      ;
; -5.614 ; ANSIDisplayVGA:ANSIDisplay|startAddr[10]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.131      ; 6.754      ;
; -5.609 ; ANSIDisplayVGA:ANSIDisplay|charVert[3]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.135      ; 6.753      ;
; -5.606 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4] ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.136      ; 6.751      ;
; -5.606 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4] ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.130      ; 6.745      ;
; -5.601 ; ANSIDisplayVGA:ANSIDisplay|charVert[4]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.135      ; 6.745      ;
; -5.596 ; ANSIDisplayVGA:ANSIDisplay|charVert[2]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.135      ; 6.740      ;
; -5.594 ; ANSIDisplayVGA:ANSIDisplay|charVert[1]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.136      ; 6.739      ;
; -5.592 ; ANSIDisplayVGA:ANSIDisplay|startAddr[10]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.138      ; 6.739      ;
; -5.589 ; ANSIDisplayVGA:ANSIDisplay|charVert[0]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.135      ; 6.733      ;
; -5.586 ; ANSIDisplayVGA:ANSIDisplay|charVert[3]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.136      ; 6.731      ;
; -5.578 ; ANSIDisplayVGA:ANSIDisplay|charVert[4]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.136      ; 6.723      ;
; -5.573 ; ANSIDisplayVGA:ANSIDisplay|charVert[2]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.136      ; 6.718      ;
; -5.572 ; ANSIDisplayVGA:ANSIDisplay|charVert[1]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.143      ; 6.724      ;
; -5.568 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.132      ; 6.709      ;
; -5.566 ; ANSIDisplayVGA:ANSIDisplay|charVert[0]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.136      ; 6.711      ;
; -5.564 ; ANSIDisplayVGA:ANSIDisplay|charVert[3]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.143      ; 6.716      ;
; -5.556 ; ANSIDisplayVGA:ANSIDisplay|charVert[4]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.143      ; 6.708      ;
; -5.551 ; ANSIDisplayVGA:ANSIDisplay|charVert[2]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.143      ; 6.703      ;
; -5.544 ; ANSIDisplayVGA:ANSIDisplay|startAddr[9]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.132      ; 6.685      ;
; -5.544 ; ANSIDisplayVGA:ANSIDisplay|charVert[0]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.143      ; 6.696      ;
; -5.487 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5] ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.128      ; 6.624      ;
; -5.479 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[6]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.132      ; 6.620      ;
; -5.475 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.118      ; 6.602      ;
; -5.475 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.124      ; 6.608      ;
; -5.455 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.118      ; 6.582      ;
; -5.455 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.124      ; 6.588      ;
; -5.453 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5] ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.129      ; 6.591      ;
; -5.452 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4] ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.128      ; 6.589      ;
; -5.441 ; ANSIDisplayVGA:ANSIDisplay|startAddr[10]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.132      ; 6.582      ;
; -5.421 ; ANSIDisplayVGA:ANSIDisplay|charVert[1]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.137      ; 6.567      ;
; -5.418 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4] ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.129      ; 6.556      ;
; -5.413 ; ANSIDisplayVGA:ANSIDisplay|charVert[3]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.137      ; 6.559      ;
; -5.405 ; ANSIDisplayVGA:ANSIDisplay|charVert[4]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.137      ; 6.551      ;
; -5.400 ; ANSIDisplayVGA:ANSIDisplay|charVert[2]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.137      ; 6.546      ;
; -5.398 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.140      ; 6.547      ;
; -5.398 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.134      ; 6.541      ;
; -5.397 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.140      ; 6.546      ;
; -5.397 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.134      ; 6.540      ;
; -5.393 ; ANSIDisplayVGA:ANSIDisplay|charVert[0]    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.137      ; 6.539      ;
; -5.391 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[1]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.146      ; 6.546      ;
; -5.391 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[1]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.140      ; 6.540      ;
; -5.347 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[0]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.146      ; 6.502      ;
; -5.347 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[0]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.140      ; 6.496      ;
; -5.321 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.116      ; 6.446      ;
; -5.315 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.140      ; 6.464      ;
; -5.315 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.134      ; 6.458      ;
; -5.315 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6] ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.140      ; 6.464      ;
; -5.315 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6] ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.134      ; 6.458      ;
; -5.310 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.140      ; 6.459      ;
; -5.310 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.134      ; 6.453      ;
; -5.301 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.116      ; 6.426      ;
; -5.287 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.117      ; 6.413      ;
; -5.267 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.117      ; 6.393      ;
; -5.248 ; ANSIDisplayVGA:ANSIDisplay|startAddr[9]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.140      ; 6.397      ;
; -5.248 ; ANSIDisplayVGA:ANSIDisplay|startAddr[9]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.134      ; 6.391      ;
; -5.244 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.132      ; 6.385      ;
; -5.243 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.132      ; 6.384      ;
; -5.237 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[1]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.138      ; 6.384      ;
; -5.232 ; ANSIDisplayVGA:ANSIDisplay|startAddr[8]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; w_clk        ; w_clk       ; 1.000        ; 0.140      ; 6.381      ;
; -5.232 ; ANSIDisplayVGA:ANSIDisplay|startAddr[8]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.134      ; 6.375      ;
; -5.210 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.133      ; 6.352      ;
; -5.209 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.133      ; 6.351      ;
; -5.203 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[1]  ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; w_clk        ; w_clk       ; 1.000        ; 0.139      ; 6.351      ;
+--------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[0]'                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                     ; Launch Clock ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; -1.687 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|controlReg[5]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.884      ; 3.048      ;
; -1.563 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 0.810      ; 3.350      ;
; -1.562 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|controlReg[6]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.884      ; 2.923      ;
; -1.528 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|controlReg[5]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.884      ; 2.889      ;
; -1.505 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 0.810      ; 3.292      ;
; -1.467 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|controlReg[6]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.884      ; 2.828      ;
; -1.466 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[12] ; bufferedUART:UART|controlReg[6]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.068      ; 3.011      ;
; -1.404 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 0.810      ; 3.191      ;
; -1.395 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6]                                                                           ; bufferedUART:UART|controlReg[6]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.052      ; 2.924      ;
; -1.391 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 0.810      ; 3.178      ;
; -1.389 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 0.807      ; 3.173      ;
; -1.379 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6]                                                                           ; bufferedUART:UART|controlReg[6]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.855      ; 2.711      ;
; -1.370 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[12] ; bufferedUART:UART|controlReg[5]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.068      ; 2.915      ;
; -1.322 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5]                                                                           ; bufferedUART:UART|controlReg[5]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.048      ; 2.847      ;
; -1.320 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 0.810      ; 3.107      ;
; -1.317 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 0.810      ; 3.104      ;
; -1.306 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|controlReg[7]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.884      ; 2.667      ;
; -1.300 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6]                                                                           ; bufferedUART:UART|controlReg[6]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.869      ; 2.646      ;
; -1.295 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 0.810      ; 3.082      ;
; -1.295 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5]                                                                           ; bufferedUART:UART|controlReg[5]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.049      ; 2.821      ;
; -1.292 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 0.810      ; 3.079      ;
; -1.287 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[1]            ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.887      ; 2.651      ;
; -1.257 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[7]            ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.882      ; 2.616      ;
; -1.255 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 0.807      ; 3.039      ;
; -1.233 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[12] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 0.994      ; 3.204      ;
; -1.230 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 0.807      ; 3.014      ;
; -1.222 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[5]            ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.887      ; 2.586      ;
; -1.220 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[3]            ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.887      ; 2.584      ;
; -1.207 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 0.810      ; 2.994      ;
; -1.204 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 0.810      ; 2.991      ;
; -1.198 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 0.974      ; 3.149      ;
; -1.197 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 0.810      ; 2.984      ;
; -1.197 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 0.810      ; 2.984      ;
; -1.196 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[12] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 0.994      ; 3.167      ;
; -1.193 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[4]            ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.887      ; 2.557      ;
; -1.189 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5]                                                                           ; bufferedUART:UART|controlReg[5]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.869      ; 2.535      ;
; -1.183 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|controlReg[7]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.884      ; 2.544      ;
; -1.175 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6]                                                                           ; bufferedUART:UART|controlReg[6]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.048      ; 2.700      ;
; -1.173 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[1]            ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.887      ; 2.537      ;
; -1.171 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 0.975      ; 3.123      ;
; -1.160 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 0.807      ; 2.944      ;
; -1.160 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[13] ; bufferedUART:UART|controlReg[6]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.068      ; 2.705      ;
; -1.159 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[12] ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 0.991      ; 3.127      ;
; -1.148 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 0.810      ; 2.935      ;
; -1.134 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[7]            ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.882      ; 2.493      ;
; -1.125 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 0.978      ; 3.080      ;
; -1.114 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[12] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 0.994      ; 3.085      ;
; -1.110 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[3]            ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.887      ; 2.474      ;
; -1.109 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 0.781      ; 2.867      ;
; -1.102 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[4]            ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.887      ; 2.466      ;
; -1.088 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6]                                                                           ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 0.975      ; 3.040      ;
; -1.083 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 0.981      ; 3.041      ;
; -1.074 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5]                                                                           ; bufferedUART:UART|controlReg[5]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.049      ; 2.600      ;
; -1.072 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6]                                                                           ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 0.778      ; 2.827      ;
; -1.069 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[12] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 0.994      ; 3.040      ;
; -1.068 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[12] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 0.994      ; 3.039      ;
; -1.067 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 0.974      ; 3.018      ;
; -1.065 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 0.795      ; 2.837      ;
; -1.064 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[13] ; bufferedUART:UART|controlReg[5]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.068      ; 2.609      ;
; -1.063 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[5]            ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.887      ; 2.427      ;
; -1.062 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[12] ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 0.991      ; 3.030      ;
; -1.061 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[5]                                                                           ; bufferedUART:UART|controlReg[5]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.052      ; 2.590      ;
; -1.053 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[12] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 0.994      ; 3.024      ;
; -1.053 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                           ; bufferedUART:UART|controlReg[7]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.048      ; 2.578      ;
; -1.052 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 0.974      ; 3.003      ;
; -1.050 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[15] ; bufferedUART:UART|controlReg[6]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.068      ; 2.595      ;
; -1.048 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[6]            ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.887      ; 2.412      ;
; -1.048 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5]                                                                           ; bufferedUART:UART|controlReg[5]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.048      ; 2.573      ;
; -1.046 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[14] ; bufferedUART:UART|controlReg[6]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.068      ; 2.591      ;
; -1.043 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 0.974      ; 2.994      ;
; -1.040 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 0.975      ; 2.992      ;
; -1.035 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 0.810      ; 2.822      ;
; -1.032 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[2]            ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.887      ; 2.396      ;
; -1.030 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 0.795      ; 2.802      ;
; -1.024 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5]                                                                           ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 0.971      ; 2.972      ;
; -1.015 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[10] ; bufferedUART:UART|controlReg[6]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.884      ; 2.376      ;
; -1.004 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                           ; bufferedUART:UART|txByteLatch[7]            ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.046      ; 2.527      ;
; -0.999 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[12] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 0.994      ; 2.970      ;
; -0.997 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5]                                                                           ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 0.972      ; 2.946      ;
; -0.993 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6]                                                                           ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 0.792      ; 2.762      ;
; -0.986 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3]                                                                           ; bufferedUART:UART|txByteLatch[3]            ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.058      ; 2.521      ;
; -0.958 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[11] ; bufferedUART:UART|controlReg[6]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.884      ; 2.319      ;
; -0.954 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[10] ; bufferedUART:UART|controlReg[5]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.884      ; 2.315      ;
; -0.954 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[15] ; bufferedUART:UART|controlReg[5]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.068      ; 2.499      ;
; -0.953 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[6]            ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.887      ; 2.317      ;
; -0.953 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[12] ; bufferedUART:UART|txByteLatch[2]            ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.071      ; 2.501      ;
; -0.952 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[12] ; bufferedUART:UART|txByteLatch[0]            ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.071      ; 2.500      ;
; -0.952 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[12] ; bufferedUART:UART|txByteLatch[6]            ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.071      ; 2.500      ;
; -0.951 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[3]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 0.974      ; 2.902      ;
; -0.951 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[12] ; bufferedUART:UART|txByteLatch[4]            ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.071      ; 2.499      ;
; -0.950 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 0.975      ; 2.902      ;
; -0.950 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 0.810      ; 2.737      ;
; -0.950 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[14] ; bufferedUART:UART|controlReg[5]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.068      ; 2.495      ;
; -0.948 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[12] ; bufferedUART:UART|txByteLatch[5]            ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.071      ; 2.496      ;
; -0.948 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[12] ; bufferedUART:UART|txByteLatch[3]            ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.071      ; 2.496      ;
; -0.947 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[12] ; bufferedUART:UART|txByteLatch[1]            ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.071      ; 2.495      ;
; -0.941 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4]                                                                           ; bufferedUART:UART|txByteLatch[4]            ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.051      ; 2.469      ;
; -0.938 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6]                                                                           ; bufferedUART:UART|controlReg[6]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.048      ; 2.463      ;
; -0.937 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[5]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 1.000        ; 0.978      ; 2.892      ;
; -0.933 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6]                                                                           ; bufferedUART:UART|controlReg[6]             ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.049      ; 2.459      ;
+--------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                                                                                    ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; -1.186 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|controlReg[5]                                                                            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.385      ; 3.048      ;
; -1.093 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0           ; bufferedUART:UART|dataOut[1]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.177     ; 1.903      ;
; -1.077 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.296      ; 3.350      ;
; -1.061 ; bufferedUART:UART|rxReadPointer[2]                                                                                   ; bufferedUART:UART|dataOut[7]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.028     ; 2.020      ;
; -1.061 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|controlReg[6]                                                                            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.385      ; 2.923      ;
; -1.050 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0           ; bufferedUART:UART|dataOut[5]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.177     ; 1.860      ;
; -1.027 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|controlReg[5]                                                                            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.385      ; 2.889      ;
; -1.019 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.296      ; 3.292      ;
; -0.988 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0           ; bufferedUART:UART|dataOut[6]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.177     ; 1.798      ;
; -0.978 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0           ; bufferedUART:UART|dataOut[7]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.177     ; 1.788      ;
; -0.977 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0           ; bufferedUART:UART|dataOut[3]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.177     ; 1.787      ;
; -0.977 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0           ; bufferedUART:UART|dataOut[4]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.177     ; 1.787      ;
; -0.974 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0           ; bufferedUART:UART|dataOut[2]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.177     ; 1.784      ;
; -0.971 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0           ; bufferedUART:UART|dataOut[0]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.177     ; 1.781      ;
; -0.966 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|controlReg[6]                                                                            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.385      ; 2.828      ;
; -0.965 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[12] ; bufferedUART:UART|controlReg[6]                                                                            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.569      ; 3.011      ;
; -0.949 ; bufferedUART:UART|rxReadPointer[0]                                                                                   ; bufferedUART:UART|dataOut[7]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.028     ; 1.908      ;
; -0.949 ; bufferedUART:UART|rxReadPointer[3]                                                                                   ; bufferedUART:UART|dataOut[7]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.028     ; 1.908      ;
; -0.939 ; bufferedUART:UART|rxReadPointer[5]                                                                                   ; bufferedUART:UART|dataOut[7]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.028     ; 1.898      ;
; -0.918 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.296      ; 3.191      ;
; -0.918 ; bufferedUART:UART|txByteWritten                                                                                      ; bufferedUART:UART|dataOut[7]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; -0.208     ; 1.197      ;
; -0.905 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.296      ; 3.178      ;
; -0.904 ; bufferedUART:UART|rxReadPointer[1]                                                                                   ; bufferedUART:UART|dataOut[7]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.028     ; 1.863      ;
; -0.903 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.293      ; 3.173      ;
; -0.896 ; bufferedUART:UART|rxReadPointer[4]                                                                                   ; bufferedUART:UART|dataOut[7]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.028     ; 1.855      ;
; -0.894 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6]                                                                           ; bufferedUART:UART|controlReg[6]                                                                            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.553      ; 2.924      ;
; -0.890 ; bufferedUART:UART|rxReadPointer[2]                                                                                   ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.114      ; 2.013      ;
; -0.878 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6]                                                                           ; bufferedUART:UART|controlReg[6]                                                                            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.356      ; 2.711      ;
; -0.869 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[12] ; bufferedUART:UART|controlReg[5]                                                                            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.569      ; 2.915      ;
; -0.845 ; bufferedUART:UART|rxReadPointer[0]                                                                                   ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.114      ; 1.968      ;
; -0.834 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.296      ; 3.107      ;
; -0.831 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.296      ; 3.104      ;
; -0.828 ; bufferedUART:UART|rxReadPointer[3]                                                                                   ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.114      ; 1.951      ;
; -0.821 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5]                                                                           ; bufferedUART:UART|controlReg[5]                                                                            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.549      ; 2.847      ;
; -0.809 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.296      ; 3.082      ;
; -0.806 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.296      ; 3.079      ;
; -0.805 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|controlReg[7]                                                                            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.385      ; 2.667      ;
; -0.804 ; bufferedUART:UART|rxReadPointer[1]                                                                                   ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.114      ; 1.927      ;
; -0.799 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6]                                                                           ; bufferedUART:UART|controlReg[6]                                                                            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.370      ; 2.646      ;
; -0.794 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5]                                                                           ; bufferedUART:UART|controlReg[5]                                                                            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.550      ; 2.821      ;
; -0.786 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[1]                                                                           ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.388      ; 2.651      ;
; -0.769 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.293      ; 3.039      ;
; -0.764 ; bufferedUART:UART|controlReg[5]                                                                                      ; bufferedUART:UART|dataOut[7]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; -0.208     ; 1.043      ;
; -0.762 ; bufferedUART:UART|rxReadPointer[2]                                                                                   ; bufferedUART:UART|rxReadPointer[1]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 1.714      ;
; -0.762 ; bufferedUART:UART|rxReadPointer[2]                                                                                   ; bufferedUART:UART|rxReadPointer[0]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 1.714      ;
; -0.762 ; bufferedUART:UART|rxReadPointer[2]                                                                                   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 1.714      ;
; -0.762 ; bufferedUART:UART|rxReadPointer[2]                                                                                   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 1.714      ;
; -0.760 ; bufferedUART:UART|rxReadPointer[2]                                                                                   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 1.712      ;
; -0.760 ; bufferedUART:UART|rxReadPointer[2]                                                                                   ; bufferedUART:UART|rxReadPointer[5]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 1.712      ;
; -0.756 ; bufferedUART:UART|rxReadPointer[2]                                                                                   ; bufferedUART:UART|rxBuffer~13                                                                              ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 1.708      ;
; -0.756 ; bufferedUART:UART|rxReadPointer[1]                                                                                   ; bufferedUART:UART|rxReadPointer[5]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 1.708      ;
; -0.756 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[7]                                                                           ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.383      ; 2.616      ;
; -0.750 ; bufferedUART:UART|rxReadPointer[2]                                                                                   ; bufferedUART:UART|dataOut[0]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.028     ; 1.709      ;
; -0.750 ; bufferedUART:UART|controlReg[6]                                                                                      ; bufferedUART:UART|dataOut[7]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; -0.208     ; 1.029      ;
; -0.747 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[12] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.480      ; 3.204      ;
; -0.744 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.293      ; 3.014      ;
; -0.732 ; bufferedUART:UART|rxReadPointer[0]                                                                                   ; bufferedUART:UART|rxReadPointer[5]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 1.684      ;
; -0.721 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.296      ; 2.994      ;
; -0.721 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[5]                                                                           ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.388      ; 2.586      ;
; -0.719 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[3]                                                                           ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.388      ; 2.584      ;
; -0.718 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.296      ; 2.991      ;
; -0.717 ; bufferedUART:UART|rxReadPointer[0]                                                                                   ; bufferedUART:UART|rxReadPointer[1]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 1.669      ;
; -0.717 ; bufferedUART:UART|rxReadPointer[0]                                                                                   ; bufferedUART:UART|rxReadPointer[0]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 1.669      ;
; -0.717 ; bufferedUART:UART|rxReadPointer[0]                                                                                   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 1.669      ;
; -0.717 ; bufferedUART:UART|rxReadPointer[0]                                                                                   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 1.669      ;
; -0.715 ; bufferedUART:UART|rxReadPointer[0]                                                                                   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 1.667      ;
; -0.712 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.460      ; 3.149      ;
; -0.711 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.296      ; 2.984      ;
; -0.711 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.296      ; 2.984      ;
; -0.711 ; bufferedUART:UART|rxReadPointer[0]                                                                                   ; bufferedUART:UART|rxBuffer~13                                                                              ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 1.663      ;
; -0.710 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[12] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.480      ; 3.167      ;
; -0.700 ; bufferedUART:UART|rxReadPointer[3]                                                                                   ; bufferedUART:UART|rxReadPointer[1]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 1.652      ;
; -0.700 ; bufferedUART:UART|rxReadPointer[3]                                                                                   ; bufferedUART:UART|rxReadPointer[0]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 1.652      ;
; -0.700 ; bufferedUART:UART|rxReadPointer[3]                                                                                   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 1.652      ;
; -0.700 ; bufferedUART:UART|rxReadPointer[3]                                                                                   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 1.652      ;
; -0.698 ; bufferedUART:UART|rxReadPointer[3]                                                                                   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 1.650      ;
; -0.698 ; bufferedUART:UART|rxReadPointer[3]                                                                                   ; bufferedUART:UART|rxReadPointer[5]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 1.650      ;
; -0.694 ; bufferedUART:UART|rxReadPointer[3]                                                                                   ; bufferedUART:UART|rxBuffer~13                                                                              ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 1.646      ;
; -0.692 ; bufferedUART:UART|rxReadPointer[5]                                                                                   ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.114      ; 1.815      ;
; -0.692 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[4]                                                                           ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.388      ; 2.557      ;
; -0.688 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5]                                                                           ; bufferedUART:UART|controlReg[5]                                                                            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.370      ; 2.535      ;
; -0.685 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.461      ; 3.123      ;
; -0.682 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|controlReg[7]                                                                            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.385      ; 2.544      ;
; -0.674 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.293      ; 2.944      ;
; -0.674 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6]                                                                           ; bufferedUART:UART|controlReg[6]                                                                            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.549      ; 2.700      ;
; -0.673 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[12] ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.477      ; 3.127      ;
; -0.672 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[1]                                                                           ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.388      ; 2.537      ;
; -0.662 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.296      ; 2.935      ;
; -0.659 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[13] ; bufferedUART:UART|controlReg[6]                                                                            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.569      ; 2.705      ;
; -0.650 ; bufferedUART:UART|rxReadPointer[1]                                                                                   ; bufferedUART:UART|rxReadPointer[1]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 1.602      ;
; -0.650 ; bufferedUART:UART|rxReadPointer[1]                                                                                   ; bufferedUART:UART|rxReadPointer[0]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 1.602      ;
; -0.650 ; bufferedUART:UART|rxReadPointer[1]                                                                                   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 1.602      ;
; -0.650 ; bufferedUART:UART|rxReadPointer[1]                                                                                   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 1.602      ;
; -0.648 ; bufferedUART:UART|rxReadPointer[1]                                                                                   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 1.600      ;
; -0.644 ; bufferedUART:UART|rxReadPointer[1]                                                                                   ; bufferedUART:UART|rxBuffer~13                                                                              ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 1.596      ;
; -0.639 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.464      ; 3.080      ;
; -0.638 ; bufferedUART:UART|rxReadPointer[0]                                                                                   ; bufferedUART:UART|dataOut[0]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.028     ; 1.597      ;
; -0.638 ; bufferedUART:UART|rxReadPointer[3]                                                                                   ; bufferedUART:UART|dataOut[0]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.028     ; 1.597      ;
; -0.633 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[7]                                                                           ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.383      ; 2.493      ;
; -0.628 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[12] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.480      ; 3.085      ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                           ; Launch Clock                                                                                                          ; Latch Clock                                                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.098 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; w_clk                                                                                                                 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.500        ; 0.368      ; 0.747      ;
; 0.398 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.036     ; 0.553      ;
; 0.472 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.038     ; 0.477      ;
; 0.477 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.036     ; 0.474      ;
; 0.480 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.470      ;
; 0.482 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.038     ; 0.467      ;
; 0.487 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.463      ;
; 0.496 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.454      ;
; 0.506 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.444      ;
; 0.559 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.391      ;
; 0.559 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.391      ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                     ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; -0.051 ; bufferedUART:UART|rxBuffer~18                                                                                        ; bufferedUART:UART|dataOut[4]                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.621      ; 1.684      ;
; -0.047 ; bufferedUART:UART|rxBuffer~21                                                                                        ; bufferedUART:UART|dataOut[7]                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.621      ; 1.688      ;
; -0.039 ; bufferedUART:UART|rxBuffer~20                                                                                        ; bufferedUART:UART|dataOut[6]                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.621      ; 1.696      ;
; -0.028 ; bufferedUART:UART|rxBuffer~16                                                                                        ; bufferedUART:UART|dataOut[2]                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.621      ; 1.707      ;
; -0.021 ; bufferedUART:UART|rxInPointer[5]                                                                                     ; bufferedUART:UART|rxReadPointer[1]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.610      ; 1.703      ;
; -0.020 ; bufferedUART:UART|rxInPointer[5]                                                                                     ; bufferedUART:UART|rxReadPointer[2]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.610      ; 1.704      ;
; -0.020 ; bufferedUART:UART|rxInPointer[5]                                                                                     ; bufferedUART:UART|rxReadPointer[3]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.610      ; 1.704      ;
; -0.020 ; bufferedUART:UART|rxInPointer[5]                                                                                     ; bufferedUART:UART|rxReadPointer[0]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.610      ; 1.704      ;
; 0.001  ; bufferedUART:UART|rxInPointer[5]                                                                                     ; bufferedUART:UART|rxReadPointer[4]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.610      ; 1.725      ;
; 0.001  ; bufferedUART:UART|rxInPointer[5]                                                                                     ; bufferedUART:UART|rxReadPointer[5]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.610      ; 1.725      ;
; 0.005  ; bufferedUART:UART|rxInPointer[5]                                                                                     ; bufferedUART:UART|rxBuffer~13               ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.610      ; 1.729      ;
; 0.009  ; bufferedUART:UART|rxInPointer[2]                                                                                     ; bufferedUART:UART|rxReadPointer[1]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.610      ; 1.733      ;
; 0.010  ; bufferedUART:UART|rxInPointer[0]                                                                                     ; bufferedUART:UART|rxReadPointer[1]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.610      ; 1.734      ;
; 0.010  ; bufferedUART:UART|rxInPointer[2]                                                                                     ; bufferedUART:UART|rxReadPointer[2]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.610      ; 1.734      ;
; 0.010  ; bufferedUART:UART|rxInPointer[2]                                                                                     ; bufferedUART:UART|rxReadPointer[3]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.610      ; 1.734      ;
; 0.010  ; bufferedUART:UART|rxInPointer[2]                                                                                     ; bufferedUART:UART|rxReadPointer[0]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.610      ; 1.734      ;
; 0.011  ; bufferedUART:UART|rxInPointer[0]                                                                                     ; bufferedUART:UART|rxReadPointer[2]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.610      ; 1.735      ;
; 0.011  ; bufferedUART:UART|rxInPointer[0]                                                                                     ; bufferedUART:UART|rxReadPointer[3]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.610      ; 1.735      ;
; 0.011  ; bufferedUART:UART|rxInPointer[0]                                                                                     ; bufferedUART:UART|rxReadPointer[0]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.610      ; 1.735      ;
; 0.012  ; bufferedUART:UART|rxBuffer~19                                                                                        ; bufferedUART:UART|dataOut[5]                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.621      ; 1.747      ;
; 0.012  ; bufferedUART:UART|rxBuffer~14                                                                                        ; bufferedUART:UART|dataOut[0]                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.621      ; 1.747      ;
; 0.028  ; bufferedUART:UART|rxInPointer[0]                                                                                     ; bufferedUART:UART|dataOut[0]                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.617      ; 1.759      ;
; 0.030  ; bufferedUART:UART|rxInPointer[1]                                                                                     ; bufferedUART:UART|rxReadPointer[1]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.610      ; 1.754      ;
; 0.031  ; bufferedUART:UART|rxInPointer[2]                                                                                     ; bufferedUART:UART|rxReadPointer[4]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.610      ; 1.755      ;
; 0.031  ; bufferedUART:UART|rxInPointer[2]                                                                                     ; bufferedUART:UART|rxReadPointer[5]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.610      ; 1.755      ;
; 0.031  ; bufferedUART:UART|rxInPointer[1]                                                                                     ; bufferedUART:UART|rxReadPointer[2]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.610      ; 1.755      ;
; 0.031  ; bufferedUART:UART|rxInPointer[1]                                                                                     ; bufferedUART:UART|rxReadPointer[3]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.610      ; 1.755      ;
; 0.031  ; bufferedUART:UART|rxInPointer[1]                                                                                     ; bufferedUART:UART|rxReadPointer[0]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.610      ; 1.755      ;
; 0.032  ; bufferedUART:UART|rxInPointer[0]                                                                                     ; bufferedUART:UART|rxReadPointer[4]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.610      ; 1.756      ;
; 0.032  ; bufferedUART:UART|rxInPointer[0]                                                                                     ; bufferedUART:UART|rxReadPointer[5]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.610      ; 1.756      ;
; 0.035  ; bufferedUART:UART|rxInPointer[2]                                                                                     ; bufferedUART:UART|rxBuffer~13               ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.610      ; 1.759      ;
; 0.036  ; bufferedUART:UART|rxInPointer[0]                                                                                     ; bufferedUART:UART|rxBuffer~13               ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.610      ; 1.760      ;
; 0.038  ; bufferedUART:UART|rxBuffer~15                                                                                        ; bufferedUART:UART|dataOut[1]                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.621      ; 1.773      ;
; 0.048  ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.609      ; 0.761      ;
; 0.048  ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.609      ; 0.761      ;
; 0.048  ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.609      ; 0.761      ;
; 0.048  ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.609      ; 0.761      ;
; 0.048  ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.609      ; 0.761      ;
; 0.048  ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.609      ; 0.761      ;
; 0.048  ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.609      ; 0.761      ;
; 0.048  ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.609      ; 0.761      ;
; 0.052  ; bufferedUART:UART|rxInPointer[1]                                                                                     ; bufferedUART:UART|rxReadPointer[4]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.610      ; 1.776      ;
; 0.052  ; bufferedUART:UART|rxInPointer[1]                                                                                     ; bufferedUART:UART|rxReadPointer[5]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.610      ; 1.776      ;
; 0.053  ; bufferedUART:UART|rxInPointer[4]                                                                                     ; bufferedUART:UART|rxReadPointer[1]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.610      ; 1.777      ;
; 0.054  ; bufferedUART:UART|rxInPointer[4]                                                                                     ; bufferedUART:UART|rxReadPointer[2]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.610      ; 1.778      ;
; 0.054  ; bufferedUART:UART|rxInPointer[4]                                                                                     ; bufferedUART:UART|rxReadPointer[3]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.610      ; 1.778      ;
; 0.054  ; bufferedUART:UART|rxInPointer[4]                                                                                     ; bufferedUART:UART|rxReadPointer[0]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.610      ; 1.778      ;
; 0.056  ; bufferedUART:UART|rxInPointer[2]                                                                                     ; bufferedUART:UART|dataOut[0]                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.617      ; 1.787      ;
; 0.056  ; bufferedUART:UART|rxInPointer[1]                                                                                     ; bufferedUART:UART|rxBuffer~13               ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.610      ; 1.780      ;
; 0.060  ; bufferedUART:UART|rxBuffer~17                                                                                        ; bufferedUART:UART|dataOut[3]                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.621      ; 1.795      ;
; 0.069  ; bufferedUART:UART|rxInPointer[1]                                                                                     ; bufferedUART:UART|dataOut[0]                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.617      ; 1.800      ;
; 0.075  ; bufferedUART:UART|rxInPointer[4]                                                                                     ; bufferedUART:UART|rxReadPointer[4]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.610      ; 1.799      ;
; 0.075  ; bufferedUART:UART|rxInPointer[4]                                                                                     ; bufferedUART:UART|rxReadPointer[5]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.610      ; 1.799      ;
; 0.077  ; bufferedUART:UART|rxInPointer[3]                                                                                     ; bufferedUART:UART|rxReadPointer[1]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.610      ; 1.801      ;
; 0.078  ; bufferedUART:UART|rxInPointer[3]                                                                                     ; bufferedUART:UART|rxReadPointer[2]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.610      ; 1.802      ;
; 0.078  ; bufferedUART:UART|rxInPointer[3]                                                                                     ; bufferedUART:UART|rxReadPointer[3]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.610      ; 1.802      ;
; 0.078  ; bufferedUART:UART|rxInPointer[3]                                                                                     ; bufferedUART:UART|rxReadPointer[0]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.610      ; 1.802      ;
; 0.079  ; bufferedUART:UART|rxInPointer[4]                                                                                     ; bufferedUART:UART|rxBuffer~13               ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.610      ; 1.803      ;
; 0.099  ; bufferedUART:UART|rxInPointer[3]                                                                                     ; bufferedUART:UART|rxReadPointer[4]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.610      ; 1.823      ;
; 0.099  ; bufferedUART:UART|rxInPointer[3]                                                                                     ; bufferedUART:UART|rxReadPointer[5]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.610      ; 1.823      ;
; 0.103  ; bufferedUART:UART|rxInPointer[3]                                                                                     ; bufferedUART:UART|rxBuffer~13               ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.610      ; 1.827      ;
; 0.113  ; bufferedUART:UART|func_reset                                                                                         ; bufferedUART:UART|dataOut[1]                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.617      ; 1.844      ;
; 0.113  ; bufferedUART:UART|func_reset                                                                                         ; bufferedUART:UART|dataOut[5]                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.617      ; 1.844      ;
; 0.113  ; bufferedUART:UART|func_reset                                                                                         ; bufferedUART:UART|dataOut[6]                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.617      ; 1.844      ;
; 0.113  ; bufferedUART:UART|func_reset                                                                                         ; bufferedUART:UART|dataOut[7]                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.617      ; 1.844      ;
; 0.113  ; bufferedUART:UART|func_reset                                                                                         ; bufferedUART:UART|dataOut[0]                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.617      ; 1.844      ;
; 0.113  ; bufferedUART:UART|func_reset                                                                                         ; bufferedUART:UART|dataOut[4]                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.617      ; 1.844      ;
; 0.113  ; bufferedUART:UART|func_reset                                                                                         ; bufferedUART:UART|dataOut[3]                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.617      ; 1.844      ;
; 0.113  ; bufferedUART:UART|func_reset                                                                                         ; bufferedUART:UART|dataOut[2]                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.617      ; 1.844      ;
; 0.128  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[13] ; bufferedUART:UART|rxReadPointer[1]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.624      ; 1.866      ;
; 0.129  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[13] ; bufferedUART:UART|rxReadPointer[2]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.624      ; 1.867      ;
; 0.129  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[13] ; bufferedUART:UART|rxReadPointer[3]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.624      ; 1.867      ;
; 0.129  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[13] ; bufferedUART:UART|rxReadPointer[0]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.624      ; 1.867      ;
; 0.132  ; bufferedUART:UART|txByteSent                                                                                         ; bufferedUART:UART|dataOut[1]                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.428      ; 1.674      ;
; 0.133  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[14] ; bufferedUART:UART|rxReadPointer[1]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.624      ; 1.871      ;
; 0.134  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[14] ; bufferedUART:UART|rxReadPointer[2]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.624      ; 1.872      ;
; 0.134  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[14] ; bufferedUART:UART|rxReadPointer[3]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.624      ; 1.872      ;
; 0.134  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[14] ; bufferedUART:UART|rxReadPointer[0]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.624      ; 1.872      ;
; 0.139  ; bufferedUART:UART|rxInPointer[5]                                                                                     ; bufferedUART:UART|dataOut[0]                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.617      ; 1.870      ;
; 0.140  ; bufferedUART:UART|rxInPointer[3]                                                                                     ; bufferedUART:UART|dataOut[0]                ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.617      ; 1.871      ;
; 0.140  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[1]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.573      ; 1.327      ;
; 0.140  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[3]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.573      ; 1.327      ;
; 0.145  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[0]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.573      ; 1.332      ;
; 0.150  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[13] ; bufferedUART:UART|rxReadPointer[4]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.624      ; 1.888      ;
; 0.150  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[13] ; bufferedUART:UART|rxReadPointer[5]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.624      ; 1.888      ;
; 0.154  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[13] ; bufferedUART:UART|rxBuffer~13               ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.624      ; 1.892      ;
; 0.155  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[14] ; bufferedUART:UART|rxReadPointer[4]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.624      ; 1.893      ;
; 0.155  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[14] ; bufferedUART:UART|rxReadPointer[5]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.624      ; 1.893      ;
; 0.159  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[14] ; bufferedUART:UART|rxBuffer~13               ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.624      ; 1.897      ;
; 0.182  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[2]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.573      ; 1.369      ;
; 0.183  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[15] ; bufferedUART:UART|rxReadPointer[1]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.624      ; 1.921      ;
; 0.184  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[15] ; bufferedUART:UART|rxReadPointer[2]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.624      ; 1.922      ;
; 0.184  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[15] ; bufferedUART:UART|rxReadPointer[3]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.624      ; 1.922      ;
; 0.184  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[15] ; bufferedUART:UART|rxReadPointer[0]          ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.624      ; 1.922      ;
; 0.184  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[6]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.573      ; 1.371      ;
; 0.186  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[10] ; bufferedUART:UART|txByteLatch[1]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.573      ; 1.373      ;
; 0.188  ; bufferedUART:UART|rxBuffer~13                                                                                        ; bufferedUART:UART|rxBuffer~13               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; bufferedUART:UART|rxReadPointer[1]                                                                                   ; bufferedUART:UART|rxReadPointer[1]          ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; bufferedUART:UART|rxReadPointer[0]                                                                                   ; bufferedUART:UART|rxReadPointer[0]          ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; bufferedUART:UART|rxReadPointer[2]                                                                                   ; bufferedUART:UART|rxReadPointer[2]          ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.035      ; 0.307      ;
+--------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'w_clk'                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                                                                                                                                  ; Launch Clock                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+
; 0.153 ; bufferedUART:UART|rxCurrentByteBuffer[4]                                                                                       ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; w_clk                                        ; w_clk       ; 0.000        ; 0.223      ; 0.480      ;
; 0.156 ; bufferedUART:UART|rxCurrentByteBuffer[1]                                                                                       ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; w_clk                                        ; w_clk       ; 0.000        ; 0.223      ; 0.483      ;
; 0.161 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[2]                                                                          ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0|altsyncram_2pd1:auto_generated|ram_block1a0~porta_address_reg0                                            ; w_clk                                        ; w_clk       ; 0.000        ; 0.219      ; 0.484      ;
; 0.165 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[3]                                                                          ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0|altsyncram_2pd1:auto_generated|ram_block1a0~porta_address_reg0                                            ; w_clk                                        ; w_clk       ; 0.000        ; 0.219      ; 0.488      ;
; 0.168 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[1]                                                                          ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0|altsyncram_2pd1:auto_generated|ram_block1a0~porta_address_reg0                                            ; w_clk                                        ; w_clk       ; 0.000        ; 0.219      ; 0.491      ;
; 0.169 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[0]                                                                          ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0|altsyncram_2pd1:auto_generated|ram_block1a0~porta_address_reg0                                            ; w_clk                                        ; w_clk       ; 0.000        ; 0.222      ; 0.495      ;
; 0.179 ; ANSIDisplayVGA:ANSIDisplay|param3[0]                                                                                           ; ANSIDisplayVGA:ANSIDisplay|param3[0]                                                                                                                                     ; w_clk                                        ; w_clk       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ANSIDisplayVGA:ANSIDisplay|param4[0]                                                                                           ; ANSIDisplayVGA:ANSIDisplay|param4[0]                                                                                                                                     ; w_clk                                        ; w_clk       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ANSIDisplayVGA:ANSIDisplay|attInverse                                                                                          ; ANSIDisplayVGA:ANSIDisplay|attInverse                                                                                                                                    ; w_clk                                        ; w_clk       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; ANSIDisplayVGA:ANSIDisplay|dispState.dispWrite                                                                                 ; ANSIDisplayVGA:ANSIDisplay|dispState.dispWrite                                                                                                                           ; w_clk                                        ; w_clk       ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; bufferedUART:UART|txBuffer[7]                                                                                                  ; bufferedUART:UART|txBuffer[7]                                                                                                                                            ; w_clk                                        ; w_clk       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent                                                                                        ; ANSIDisplayVGA:ANSIDisplay|dispByteSent                                                                                                                                  ; w_clk                                        ; w_clk       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; bufferedUART:UART|txByteSent                                                                                                   ; bufferedUART:UART|txByteSent                                                                                                                                             ; w_clk                                        ; w_clk       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; bufferedUART:UART|txBitCount[3]                                                                                                ; bufferedUART:UART|txBitCount[3]                                                                                                                                          ; w_clk                                        ; w_clk       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; bufferedUART:UART|txBitCount[2]                                                                                                ; bufferedUART:UART|txBitCount[2]                                                                                                                                          ; w_clk                                        ; w_clk       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; bufferedUART:UART|txBitCount[1]                                                                                                ; bufferedUART:UART|txBitCount[1]                                                                                                                                          ; w_clk                                        ; w_clk       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; bufferedUART:UART|txBitCount[0]                                                                                                ; bufferedUART:UART|txBitCount[0]                                                                                                                                          ; w_clk                                        ; w_clk       ; 0.000        ; 0.043      ; 0.307      ;
; 0.187 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[3]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|charScanLine[3]                                                                                                                               ; w_clk                                        ; w_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[1]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|charScanLine[1]                                                                                                                               ; w_clk                                        ; w_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[0]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|charScanLine[0]                                                                                                                               ; w_clk                                        ; w_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[2]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|charScanLine[2]                                                                                                                               ; w_clk                                        ; w_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSIDisplayVGA:ANSIDisplay|vActive                                                                                             ; ANSIDisplayVGA:ANSIDisplay|vActive                                                                                                                                       ; w_clk                                        ; w_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSIDisplayVGA:ANSIDisplay|pixelCount[1]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|pixelCount[1]                                                                                                                                 ; w_clk                                        ; w_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]                                            ; w_clk                                        ; w_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0]                                            ; w_clk                                        ; w_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]                                            ; w_clk                                        ; w_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]                                            ; w_clk                                        ; w_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]                                            ; w_clk                                        ; w_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]                                            ; w_clk                                        ; w_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]                                            ; w_clk                                        ; w_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8]                                           ; w_clk                                        ; w_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1]                                           ; w_clk                                        ; w_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2]                                           ; w_clk                                        ; w_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3]                                           ; w_clk                                        ; w_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5]                                           ; w_clk                                        ; w_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6]                                           ; w_clk                                        ; w_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7]                                           ; w_clk                                        ; w_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSIDisplayVGA:ANSIDisplay|attBold                                                                                             ; ANSIDisplayVGA:ANSIDisplay|attBold                                                                                                                                       ; w_clk                                        ; w_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSIDisplayVGA:ANSIDisplay|param1[0]                                                                                           ; ANSIDisplayVGA:ANSIDisplay|param1[0]                                                                                                                                     ; w_clk                                        ; w_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSIDisplayVGA:ANSIDisplay|paramCount[2]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|paramCount[2]                                                                                                                                 ; w_clk                                        ; w_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSIDisplayVGA:ANSIDisplay|paramCount[1]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|paramCount[1]                                                                                                                                 ; w_clk                                        ; w_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSIDisplayVGA:ANSIDisplay|paramCount[0]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|paramCount[0]                                                                                                                                 ; w_clk                                        ; w_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                                                 ; w_clk                                        ; w_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                                                 ; w_clk                                        ; w_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSIDisplayVGA:ANSIDisplay|dispWR                                                                                              ; ANSIDisplayVGA:ANSIDisplay|dispWR                                                                                                                                        ; w_clk                                        ; w_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[3]                                                                          ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[3]                                                                                                                    ; w_clk                                        ; w_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[2]                                                                          ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[2]                                                                                                                    ; w_clk                                        ; w_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[1]                                                                          ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[1]                                                                                                                    ; w_clk                                        ; w_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[0]                                                                          ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[0]                                                                                                                    ; w_clk                                        ; w_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|rxBitCount[3]                                                                                                ; bufferedUART:UART|rxBitCount[3]                                                                                                                                          ; w_clk                                        ; w_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|rxBitCount[2]                                                                                                ; bufferedUART:UART|rxBitCount[2]                                                                                                                                          ; w_clk                                        ; w_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|rxBitCount[1]                                                                                                ; bufferedUART:UART|rxBitCount[1]                                                                                                                                          ; w_clk                                        ; w_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]                                                                                          ; Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]                                                                                                                                    ; w_clk                                        ; w_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|caps_lock                                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|caps_lock                                                                                                       ; w_clk                                        ; w_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_l                                                               ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_l                                                                                                         ; w_clk                                        ; w_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_r                                                               ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_r                                                                                                         ; w_clk                                        ; w_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii_new                                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii_new                                                                                                       ; w_clk                                        ; w_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_l                                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_l                                                                                                       ; w_clk                                        ; w_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_r                                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_r                                                                                                       ; w_clk                                        ; w_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Debouncer:debounceReset|dly1                                                                                                   ; Debouncer:debounceReset|dly2                                                                                                                                             ; w_clk                                        ; w_clk       ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; ANSIDisplayVGA:ANSIDisplay|param2[0]                                                                                           ; ANSIDisplayVGA:ANSIDisplay|param2[0]                                                                                                                                     ; w_clk                                        ; w_clk       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ANSIDisplayVGA:ANSIDisplay|hActive                                                                                             ; ANSIDisplayVGA:ANSIDisplay|hActive                                                                                                                                       ; w_clk                                        ; w_clk       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]                                            ; w_clk                                        ; w_clk       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]                                            ; w_clk                                        ; w_clk       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0]                                           ; w_clk                                        ; w_clk       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4]                                           ; w_clk                                        ; w_clk       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; bufferedUART:UART|rxdFiltered                                                                                                  ; bufferedUART:UART|rxdFiltered                                                                                                                                            ; w_clk                                        ; w_clk       ; 0.000        ; 0.035      ; 0.307      ;
; 0.194 ; bufferedUART:UART|rxBitCount[0]                                                                                                ; bufferedUART:UART|rxBitCount[0]                                                                                                                                          ; w_clk                                        ; w_clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Debouncer:debounceReset|dly4                                                                                                   ; Debouncer:debounceReset|o_PinOut                                                                                                                                         ; w_clk                                        ; w_clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; BaudRate6850:BAUDRATEGEN|serialCount[4]                                                                                        ; BaudRate6850:BAUDRATEGEN|serialCount[4]                                                                                                                                  ; w_clk                                        ; w_clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|prev_ps2_code_new                                                     ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|state.new_code                                                                                                  ; w_clk                                        ; w_clk       ; 0.000        ; 0.036      ; 0.315      ;
; 0.197 ; Wrap_Keyboard:KEYBOARD|w_latKbDV1                                                                                              ; Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]                                                                                                                                    ; w_clk                                        ; w_clk       ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; Debouncer:debounceReset|dly3                                                                                                   ; Debouncer:debounceReset|dly4                                                                                                                                             ; w_clk                                        ; w_clk       ; 0.000        ; 0.036      ; 0.318      ;
; 0.202 ; bufferedUART:UART|rxBitCount[0]                                                                                                ; bufferedUART:UART|rxBitCount[2]                                                                                                                                          ; w_clk                                        ; w_clk       ; 0.000        ; 0.036      ; 0.322      ;
; 0.202 ; Debouncer:debounceReset|dig_counter[17]                                                                                        ; Debouncer:debounceReset|pulse200ms                                                                                                                                       ; w_clk                                        ; w_clk       ; 0.000        ; 0.036      ; 0.322      ;
; 0.204 ; bufferedUART:UART|rxBitCount[0]                                                                                                ; bufferedUART:UART|rxBitCount[1]                                                                                                                                          ; w_clk                                        ; w_clk       ; 0.000        ; 0.036      ; 0.324      ;
; 0.207 ; bufferedUART:UART|rxCurrentByteBuffer[0]                                                                                       ; bufferedUART:UART|rxBuffer~14                                                                                                                                            ; w_clk                                        ; w_clk       ; 0.000        ; 0.035      ; 0.326      ;
; 0.208 ; bufferedUART:UART|rxCurrentByteBuffer[1]                                                                                       ; bufferedUART:UART|rxBuffer~15                                                                                                                                            ; w_clk                                        ; w_clk       ; 0.000        ; 0.035      ; 0.327      ;
; 0.245 ; bufferedUART:UART|txBuffer[1]                                                                                                  ; bufferedUART:UART|txBuffer[0]                                                                                                                                            ; w_clk                                        ; w_clk       ; 0.000        ; 0.044      ; 0.373      ;
; 0.245 ; bufferedUART:UART|txBuffer[4]                                                                                                  ; bufferedUART:UART|txBuffer[3]                                                                                                                                            ; w_clk                                        ; w_clk       ; 0.000        ; 0.044      ; 0.373      ;
; 0.246 ; bufferedUART:UART|rxCurrentByteBuffer[5]                                                                                       ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; w_clk                                        ; w_clk       ; 0.000        ; 0.223      ; 0.573      ;
; 0.247 ; bufferedUART:UART|txBuffer[5]                                                                                                  ; bufferedUART:UART|txBuffer[4]                                                                                                                                            ; w_clk                                        ; w_clk       ; 0.000        ; 0.044      ; 0.375      ;
; 0.248 ; bufferedUART:UART|rxCurrentByteBuffer[2]                                                                                       ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; w_clk                                        ; w_clk       ; 0.000        ; 0.223      ; 0.575      ;
; 0.253 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[1]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_q504:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk                                        ; w_clk       ; 0.000        ; 0.237      ; 0.594      ;
; 0.253 ; bufferedUART:UART|rxCurrentByteBuffer[6]                                                                                       ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; w_clk                                        ; w_clk       ; 0.000        ; 0.223      ; 0.580      ;
; 0.255 ; bufferedUART:UART|rxCurrentByteBuffer[0]                                                                                       ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; w_clk                                        ; w_clk       ; 0.000        ; 0.223      ; 0.582      ;
; 0.256 ; bufferedUART:UART|rxCurrentByteBuffer[7]                                                                                       ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; w_clk                                        ; w_clk       ; 0.000        ; 0.223      ; 0.583      ;
; 0.257 ; bufferedUART:UART|txBuffer[3]                                                                                                  ; bufferedUART:UART|txBuffer[2]                                                                                                                                            ; w_clk                                        ; w_clk       ; 0.000        ; 0.044      ; 0.385      ;
; 0.257 ; Debouncer:debounceReset|dig_counter[16]                                                                                        ; Debouncer:debounceReset|pulse200ms                                                                                                                                       ; w_clk                                        ; w_clk       ; 0.000        ; 0.036      ; 0.377      ;
; 0.268 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii_code[0]                                                         ; Wrap_Keyboard:KEYBOARD|q_kbReadData[0]                                                                                                                                   ; w_clk                                        ; w_clk       ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii_code[5]                                                         ; Wrap_Keyboard:KEYBOARD|q_kbReadData[5]                                                                                                                                   ; w_clk                                        ; w_clk       ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[2]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_q504:auto_generated|ram_block1a0~porta_address_reg0 ; w_clk                                        ; w_clk       ; 0.000        ; 0.237      ; 0.610      ;
; 0.269 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii_code[2]                                                         ; Wrap_Keyboard:KEYBOARD|q_kbReadData[2]                                                                                                                                   ; w_clk                                        ; w_clk       ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii_code[3]                                                         ; Wrap_Keyboard:KEYBOARD|q_kbReadData[3]                                                                                                                                   ; w_clk                                        ; w_clk       ; 0.000        ; 0.036      ; 0.389      ;
; 0.271 ; bufferedUART:UART|rxState.idle                                                                                                 ; bufferedUART:UART|rxState.dataBit                                                                                                                                        ; w_clk                                        ; w_clk       ; 0.000        ; 0.036      ; 0.391      ;
; 0.273 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                                   ; bufferedUART:UART|func_reset                                                                                                                                             ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; w_clk       ; 0.000        ; 1.259      ; 1.751      ;
; 0.278 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[0]                                                                                      ; ANSIDisplayVGA:ANSIDisplay|savedCursorHoriz[0]                                                                                                                           ; w_clk                                        ; w_clk       ; 0.000        ; 0.035      ; 0.397      ;
; 0.278 ; bufferedUART:UART|rxCurrentByteBuffer[3]                                                                                       ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                                                                ; w_clk                                        ; w_clk       ; 0.000        ; 0.223      ; 0.605      ;
; 0.280 ; ANSIDisplayVGA:ANSIDisplay|charVert[4]                                                                                         ; ANSIDisplayVGA:ANSIDisplay|charVert[4]                                                                                                                                   ; w_clk                                        ; w_clk       ; 0.000        ; 0.036      ; 0.400      ;
; 0.280 ; ANSIDisplayVGA:ANSIDisplay|dispState.clearLine                                                                                 ; ANSIDisplayVGA:ANSIDisplay|dispState.clearL2                                                                                                                             ; w_clk                                        ; w_clk       ; 0.000        ; 0.035      ; 0.399      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                           ; Launch Clock                                                                                                          ; Latch Clock                                                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.209 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.330      ;
; 0.209 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.330      ;
; 0.270 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.391      ;
; 0.271 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.036      ; 0.391      ;
; 0.272 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.393      ;
; 0.277 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.398      ;
; 0.279 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.038      ; 0.401      ;
; 0.283 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.036      ; 0.403      ;
; 0.344 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.038      ; 0.466      ;
; 0.528 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; w_clk                                                                                                                 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.500       ; 0.498      ; 0.640      ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[0]'                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                                     ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 0.642 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.035      ; 0.761      ;
; 0.642 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.035      ; 0.761      ;
; 0.642 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.035      ; 0.761      ;
; 0.642 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.035      ; 0.761      ;
; 0.642 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.035      ; 0.761      ;
; 0.642 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.035      ; 0.761      ;
; 0.642 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.035      ; 0.761      ;
; 0.642 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.035      ; 0.761      ;
; 0.661 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[1]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.052      ; 1.327      ;
; 0.661 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[3]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.052      ; 1.327      ;
; 0.666 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[0]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.052      ; 1.332      ;
; 0.702 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.971      ; 1.787      ;
; 0.703 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[2]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.052      ; 1.369      ;
; 0.705 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[6]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.052      ; 1.371      ;
; 0.707 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[10] ; bufferedUART:UART|txByteLatch[1]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.052      ; 1.373      ;
; 0.713 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[4]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.052      ; 1.379      ;
; 0.714 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[5]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.052      ; 1.380      ;
; 0.718 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[11] ; bufferedUART:UART|txByteLatch[0]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.052      ; 1.384      ;
; 0.718 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[10] ; bufferedUART:UART|txByteLatch[0]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.052      ; 1.384      ;
; 0.720 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6]                                                                           ; bufferedUART:UART|txByteLatch[6]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.210      ; 1.544      ;
; 0.724 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.971      ; 1.809      ;
; 0.724 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[1]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.052      ; 1.390      ;
; 0.724 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[3]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.052      ; 1.390      ;
; 0.731 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[11] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.971      ; 1.816      ;
; 0.731 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[0]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.052      ; 1.397      ;
; 0.732 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[11] ; bufferedUART:UART|txByteLatch[7]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.047      ; 1.393      ;
; 0.740 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[0]                                                                           ; bufferedUART:UART|txByteLatch[0]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.209      ; 1.563      ;
; 0.741 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[11] ; bufferedUART:UART|txByteLatch[2]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.052      ; 1.407      ;
; 0.750 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[0]                                                                           ; bufferedUART:UART|txByteLatch[0]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.209      ; 1.573      ;
; 0.759 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.971      ; 1.844      ;
; 0.759 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.971      ; 1.844      ;
; 0.765 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.971      ; 1.850      ;
; 0.766 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2]                                                                           ; bufferedUART:UART|txByteLatch[2]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.024      ; 1.404      ;
; 0.766 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[2]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.052      ; 1.432      ;
; 0.768 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[11] ; bufferedUART:UART|controlReg[7]             ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.049      ; 1.431      ;
; 0.768 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[6]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.052      ; 1.434      ;
; 0.773 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[2]                                                                           ; bufferedUART:UART|txByteLatch[2]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.213      ; 1.600      ;
; 0.776 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[10] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.971      ; 1.861      ;
; 0.776 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[11] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.971      ; 1.861      ;
; 0.776 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[4]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.052      ; 1.442      ;
; 0.777 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[5]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.052      ; 1.443      ;
; 0.787 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[10] ; bufferedUART:UART|txByteLatch[4]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.052      ; 1.453      ;
; 0.789 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.971      ; 1.874      ;
; 0.794 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[1]                                                                           ; bufferedUART:UART|txByteLatch[1]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.209      ; 1.617      ;
; 0.795 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[11] ; bufferedUART:UART|txByteLatch[3]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.052      ; 1.461      ;
; 0.797 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[1]                                                                           ; bufferedUART:UART|txByteLatch[1]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.019      ; 1.430      ;
; 0.798 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[0]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 1.128      ; 2.040      ;
; 0.801 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[4]                                                                           ; bufferedUART:UART|txByteLatch[4]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.021      ; 1.436      ;
; 0.805 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.971      ; 1.890      ;
; 0.806 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|txByteLatch[7]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.047      ; 1.467      ;
; 0.806 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[2]                                                                           ; bufferedUART:UART|txByteLatch[2]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.209      ; 1.629      ;
; 0.808 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[0]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 1.128      ; 2.050      ;
; 0.808 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[3]                                                                           ; bufferedUART:UART|txByteLatch[3]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.024      ; 1.446      ;
; 0.810 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.968      ; 1.892      ;
; 0.812 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[11] ; bufferedUART:UART|txByteLatch[5]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.052      ; 1.478      ;
; 0.813 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.971      ; 1.898      ;
; 0.817 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[10] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.971      ; 1.902      ;
; 0.818 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[10] ; bufferedUART:UART|txByteLatch[7]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.047      ; 1.479      ;
; 0.820 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[11] ; bufferedUART:UART|txByteLatch[1]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.052      ; 1.486      ;
; 0.821 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5]                                                                           ; bufferedUART:UART|txByteLatch[5]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.021      ; 1.456      ;
; 0.822 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.943      ; 1.879      ;
; 0.822 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.971      ; 1.907      ;
; 0.822 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.971      ; 1.907      ;
; 0.822 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[10] ; bufferedUART:UART|txByteLatch[2]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.052      ; 1.488      ;
; 0.823 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[11] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.971      ; 1.908      ;
; 0.827 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[4]                                                                           ; bufferedUART:UART|txByteLatch[4]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.024      ; 1.465      ;
; 0.827 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[2]                                                                           ; bufferedUART:UART|txByteLatch[2]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.035      ; 1.476      ;
; 0.829 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[2]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 1.132      ; 2.075      ;
; 0.829 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[10] ; bufferedUART:UART|txByteLatch[5]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.052      ; 1.495      ;
; 0.830 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6]                                                                           ; bufferedUART:UART|txByteLatch[6]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.035      ; 1.479      ;
; 0.832 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.968      ; 1.914      ;
; 0.832 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[3]                                                                           ; bufferedUART:UART|txByteLatch[3]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.213      ; 1.659      ;
; 0.833 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[10] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.971      ; 1.918      ;
; 0.833 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[4]                                                                           ; bufferedUART:UART|txByteLatch[4]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.213      ; 1.660      ;
; 0.836 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0]                                                                           ; bufferedUART:UART|txByteLatch[0]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.017      ; 1.467      ;
; 0.842 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[9]  ; bufferedUART:UART|controlReg[7]             ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.049      ; 1.505      ;
; 0.845 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[10] ; bufferedUART:UART|txByteLatch[6]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.052      ; 1.511      ;
; 0.847 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6]                                                                           ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 1.126      ; 2.087      ;
; 0.847 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[4]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.940      ; 1.901      ;
; 0.849 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[3]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.943      ; 1.906      ;
; 0.854 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[10] ; bufferedUART:UART|controlReg[7]             ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.049      ; 1.517      ;
; 0.859 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[10] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.971      ; 1.944      ;
; 0.860 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[11] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.971      ; 1.945      ;
; 0.860 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[0]                                                                           ; bufferedUART:UART|txByteLatch[0]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.031      ; 1.505      ;
; 0.861 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[0]                                                                           ; bufferedUART:UART|txByteLatch[0]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.209      ; 1.684      ;
; 0.861 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                           ; bufferedUART:UART|txByteLatch[5]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.024      ; 1.499      ;
; 0.862 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[2]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 1.128      ; 2.104      ;
; 0.864 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[11] ; bufferedUART:UART|txByteLatch[6]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.052      ; 1.530      ;
; 0.865 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[3]                                                                           ; bufferedUART:UART|txByteLatch[3]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.035      ; 1.514      ;
; 0.868 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.971      ; 1.953      ;
; 0.869 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; bufferedUART:UART|txByteLatch[7]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.047      ; 1.530      ;
; 0.870 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[10] ; bufferedUART:UART|txByteLatch[3]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.052      ; 1.536      ;
; 0.870 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6]                                                                           ; bufferedUART:UART|txByteLatch[6]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.210      ; 1.694      ;
; 0.872 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[11] ; bufferedUART:UART|txByteLatch[4]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.052      ; 1.538      ;
; 0.873 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.944      ; 1.931      ;
; 0.873 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.968      ; 1.955      ;
; 0.873 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[4]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.943      ; 1.930      ;
; 0.873 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[3]                                                                           ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 1.132      ; 2.119      ;
; 0.874 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7]                                                                           ; bufferedUART:UART|txByteLatch[7]            ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.020      ; 1.508      ;
; 0.876 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_ml24:auto_generated|q_a[8]  ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; w_clk                                        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.971      ; 1.961      ;
+-------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'w_clk'                                                                                                                       ;
+-------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.021 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.idle              ; w_clk        ; w_clk       ; 1.000        ; -0.036     ; 0.930      ;
; 0.021 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.stopBit           ; w_clk        ; w_clk       ; 1.000        ; -0.036     ; 0.930      ;
; 0.021 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.dataBit           ; w_clk        ; w_clk       ; 1.000        ; -0.036     ; 0.930      ;
; 0.135 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[3]           ; w_clk        ; w_clk       ; 1.000        ; -0.041     ; 0.811      ;
; 0.135 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[3]             ; w_clk        ; w_clk       ; 1.000        ; -0.041     ; 0.811      ;
; 0.135 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[2]             ; w_clk        ; w_clk       ; 1.000        ; -0.041     ; 0.811      ;
; 0.135 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[1]             ; w_clk        ; w_clk       ; 1.000        ; -0.041     ; 0.811      ;
; 0.135 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[0]             ; w_clk        ; w_clk       ; 1.000        ; -0.041     ; 0.811      ;
; 0.135 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[5]           ; w_clk        ; w_clk       ; 1.000        ; -0.041     ; 0.811      ;
; 0.135 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[4]           ; w_clk        ; w_clk       ; 1.000        ; -0.041     ; 0.811      ;
; 0.135 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[2]           ; w_clk        ; w_clk       ; 1.000        ; -0.041     ; 0.811      ;
; 0.135 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[1]           ; w_clk        ; w_clk       ; 1.000        ; -0.041     ; 0.811      ;
; 0.135 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[0]           ; w_clk        ; w_clk       ; 1.000        ; -0.041     ; 0.811      ;
; 0.183 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.idle              ; w_clk        ; w_clk       ; 1.000        ; 0.138      ; 0.942      ;
; 0.183 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.stopBit           ; w_clk        ; w_clk       ; 1.000        ; 0.138      ; 0.942      ;
; 0.183 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.dataBit           ; w_clk        ; w_clk       ; 1.000        ; 0.138      ; 0.942      ;
; 0.199 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txByteSent                ; w_clk        ; w_clk       ; 1.000        ; 0.154      ; 0.942      ;
; 0.199 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[3]             ; w_clk        ; w_clk       ; 1.000        ; 0.154      ; 0.942      ;
; 0.199 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[2]             ; w_clk        ; w_clk       ; 1.000        ; 0.154      ; 0.942      ;
; 0.199 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[1]             ; w_clk        ; w_clk       ; 1.000        ; 0.154      ; 0.942      ;
; 0.199 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[0]             ; w_clk        ; w_clk       ; 1.000        ; 0.154      ; 0.942      ;
; 0.239 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[0]            ; w_clk        ; w_clk       ; 1.000        ; -0.035     ; 0.713      ;
; 0.239 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[5]            ; w_clk        ; w_clk       ; 1.000        ; -0.035     ; 0.713      ;
; 0.239 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[4]            ; w_clk        ; w_clk       ; 1.000        ; -0.035     ; 0.713      ;
; 0.239 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[3]            ; w_clk        ; w_clk       ; 1.000        ; -0.035     ; 0.713      ;
; 0.239 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[2]            ; w_clk        ; w_clk       ; 1.000        ; -0.035     ; 0.713      ;
; 0.239 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[1]            ; w_clk        ; w_clk       ; 1.000        ; -0.035     ; 0.713      ;
; 0.274 ; Debouncer:debounceReset|o_PinOut ; Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]       ; w_clk        ; w_clk       ; 1.000        ; -0.036     ; 0.677      ;
; 0.274 ; Debouncer:debounceReset|o_PinOut ; Wrap_Keyboard:KEYBOARD|w_latKbDV1           ; w_clk        ; w_clk       ; 1.000        ; -0.036     ; 0.677      ;
; 0.330 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[5]           ; w_clk        ; w_clk       ; 1.000        ; 0.148      ; 0.805      ;
; 0.330 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[4]           ; w_clk        ; w_clk       ; 1.000        ; 0.148      ; 0.805      ;
; 0.330 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[3]           ; w_clk        ; w_clk       ; 1.000        ; 0.148      ; 0.805      ;
; 0.330 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[2]           ; w_clk        ; w_clk       ; 1.000        ; 0.148      ; 0.805      ;
; 0.330 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[1]           ; w_clk        ; w_clk       ; 1.000        ; 0.148      ; 0.805      ;
; 0.330 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[0]           ; w_clk        ; w_clk       ; 1.000        ; 0.148      ; 0.805      ;
; 0.353 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[3] ; w_clk        ; w_clk       ; 1.000        ; 0.137      ; 0.771      ;
; 0.353 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[7] ; w_clk        ; w_clk       ; 1.000        ; 0.137      ; 0.771      ;
; 0.353 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[4] ; w_clk        ; w_clk       ; 1.000        ; 0.137      ; 0.771      ;
; 0.353 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[0] ; w_clk        ; w_clk       ; 1.000        ; 0.137      ; 0.771      ;
; 0.353 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[1] ; w_clk        ; w_clk       ; 1.000        ; 0.137      ; 0.771      ;
; 0.353 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[5] ; w_clk        ; w_clk       ; 1.000        ; 0.137      ; 0.771      ;
; 0.353 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[6] ; w_clk        ; w_clk       ; 1.000        ; 0.137      ; 0.771      ;
; 0.353 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[2] ; w_clk        ; w_clk       ; 1.000        ; 0.137      ; 0.771      ;
+-------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                    ;
+-------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                            ; Launch Clock ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; 0.290 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.433      ; 2.120      ;
; 0.290 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.433      ; 2.120      ;
; 0.290 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.433      ; 2.120      ;
; 0.366 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.433      ; 2.044      ;
; 0.366 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.433      ; 2.044      ;
; 0.366 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.433      ; 2.044      ;
; 0.366 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.433      ; 2.044      ;
+-------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                     ;
+-------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                            ; Launch Clock ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; 0.005 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.610      ; 1.729      ;
; 0.005 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.610      ; 1.729      ;
; 0.005 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.610      ; 1.729      ;
; 0.005 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.610      ; 1.729      ;
; 0.073 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.610      ; 1.797      ;
; 0.073 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.610      ; 1.797      ;
; 0.073 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; w_clk        ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.610      ; 1.797      ;
+-------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'w_clk'                                                                                                                        ;
+-------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.390 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[3] ; w_clk        ; w_clk       ; 0.000        ; 0.217      ; 0.691      ;
; 0.390 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[7] ; w_clk        ; w_clk       ; 0.000        ; 0.217      ; 0.691      ;
; 0.390 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[4] ; w_clk        ; w_clk       ; 0.000        ; 0.217      ; 0.691      ;
; 0.390 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[0] ; w_clk        ; w_clk       ; 0.000        ; 0.217      ; 0.691      ;
; 0.390 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[1] ; w_clk        ; w_clk       ; 0.000        ; 0.217      ; 0.691      ;
; 0.390 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[5] ; w_clk        ; w_clk       ; 0.000        ; 0.217      ; 0.691      ;
; 0.390 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[6] ; w_clk        ; w_clk       ; 0.000        ; 0.217      ; 0.691      ;
; 0.390 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[2] ; w_clk        ; w_clk       ; 0.000        ; 0.217      ; 0.691      ;
; 0.400 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[5]           ; w_clk        ; w_clk       ; 0.000        ; 0.226      ; 0.710      ;
; 0.400 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[4]           ; w_clk        ; w_clk       ; 0.000        ; 0.226      ; 0.710      ;
; 0.400 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[3]           ; w_clk        ; w_clk       ; 0.000        ; 0.226      ; 0.710      ;
; 0.400 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[2]           ; w_clk        ; w_clk       ; 0.000        ; 0.226      ; 0.710      ;
; 0.400 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[1]           ; w_clk        ; w_clk       ; 0.000        ; 0.226      ; 0.710      ;
; 0.400 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[0]           ; w_clk        ; w_clk       ; 0.000        ; 0.226      ; 0.710      ;
; 0.492 ; Debouncer:debounceReset|o_PinOut ; Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]       ; w_clk        ; w_clk       ; 0.000        ; 0.036      ; 0.612      ;
; 0.492 ; Debouncer:debounceReset|o_PinOut ; Wrap_Keyboard:KEYBOARD|w_latKbDV1           ; w_clk        ; w_clk       ; 0.000        ; 0.036      ; 0.612      ;
; 0.514 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[0]            ; w_clk        ; w_clk       ; 0.000        ; 0.035      ; 0.633      ;
; 0.514 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[5]            ; w_clk        ; w_clk       ; 0.000        ; 0.035      ; 0.633      ;
; 0.514 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[4]            ; w_clk        ; w_clk       ; 0.000        ; 0.035      ; 0.633      ;
; 0.514 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[3]            ; w_clk        ; w_clk       ; 0.000        ; 0.035      ; 0.633      ;
; 0.514 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[2]            ; w_clk        ; w_clk       ; 0.000        ; 0.035      ; 0.633      ;
; 0.514 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[1]            ; w_clk        ; w_clk       ; 0.000        ; 0.035      ; 0.633      ;
; 0.520 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txByteSent                ; w_clk        ; w_clk       ; 0.000        ; 0.232      ; 0.836      ;
; 0.520 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[3]             ; w_clk        ; w_clk       ; 0.000        ; 0.232      ; 0.836      ;
; 0.520 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[2]             ; w_clk        ; w_clk       ; 0.000        ; 0.232      ; 0.836      ;
; 0.520 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[1]             ; w_clk        ; w_clk       ; 0.000        ; 0.232      ; 0.836      ;
; 0.520 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[0]             ; w_clk        ; w_clk       ; 0.000        ; 0.232      ; 0.836      ;
; 0.536 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.idle              ; w_clk        ; w_clk       ; 0.000        ; 0.216      ; 0.836      ;
; 0.536 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.stopBit           ; w_clk        ; w_clk       ; 0.000        ; 0.216      ; 0.836      ;
; 0.536 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.dataBit           ; w_clk        ; w_clk       ; 0.000        ; 0.216      ; 0.836      ;
; 0.604 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[3]           ; w_clk        ; w_clk       ; 0.000        ; 0.030      ; 0.718      ;
; 0.604 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[3]             ; w_clk        ; w_clk       ; 0.000        ; 0.030      ; 0.718      ;
; 0.604 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[2]             ; w_clk        ; w_clk       ; 0.000        ; 0.030      ; 0.718      ;
; 0.604 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[1]             ; w_clk        ; w_clk       ; 0.000        ; 0.030      ; 0.718      ;
; 0.604 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[0]             ; w_clk        ; w_clk       ; 0.000        ; 0.030      ; 0.718      ;
; 0.604 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[5]           ; w_clk        ; w_clk       ; 0.000        ; 0.030      ; 0.718      ;
; 0.604 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[4]           ; w_clk        ; w_clk       ; 0.000        ; 0.030      ; 0.718      ;
; 0.604 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[2]           ; w_clk        ; w_clk       ; 0.000        ; 0.030      ; 0.718      ;
; 0.604 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[1]           ; w_clk        ; w_clk       ; 0.000        ; 0.030      ; 0.718      ;
; 0.604 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[0]           ; w_clk        ; w_clk       ; 0.000        ; 0.030      ; 0.718      ;
; 0.711 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.idle              ; w_clk        ; w_clk       ; 0.000        ; 0.035      ; 0.830      ;
; 0.711 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.stopBit           ; w_clk        ; w_clk       ; 0.000        ; 0.035      ; 0.830      ;
; 0.711 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.dataBit           ; w_clk        ; w_clk       ; 0.000        ; 0.035      ; 0.830      ;
+-------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                                                                                                  ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                                                       ; -14.854   ; -0.466 ; -1.130   ; -0.408  ; -3.201              ;
;  IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; -4.813    ; 0.642  ; N/A      ; N/A     ; -1.487              ;
;  IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -4.301    ; -0.466 ; 0.215    ; -0.408  ; -3.201              ;
;  Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.706    ; 0.209  ; N/A      ; N/A     ; -1.487              ;
;  w_clk                                                                                                                 ; -14.854   ; 0.153  ; -1.130   ; 0.390   ; -3.201              ;
; Design-wide TNS                                                                                                        ; -3103.756 ; -4.659 ; -28.983  ; -2.508  ; -951.467            ;
;  IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; -87.479   ; 0.000  ; N/A      ; N/A     ; -36.401             ;
;  IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -121.246  ; -4.659 ; 0.000    ; -2.508  ; -68.261             ;
;  Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -2.213    ; 0.000  ; N/A      ; N/A     ; -16.357             ;
;  w_clk                                                                                                                 ; -2892.818 ; 0.000  ; -28.983  ; 0.000   ; -830.448            ;
+------------------------------------------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; utxd1         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; urts1         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_videoR0     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_videoR1     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_videoG0     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_videoG1     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_videoB0     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_videoB1     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_hSync       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_vSync       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_UsrLed      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_PS2_CLK    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_PS2_DAT    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; serSelect               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_key1                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; io_PS2_CLK              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; io_PS2_DAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ucts1                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; w_clk                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; urxd1                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_n_reset               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; utxd1         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; urts1         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_videoR0     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_videoR1     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_videoG0     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_videoG1     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_videoB0     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_videoB1     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_hSync       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_vSync       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_UsrLed      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; io_PS2_CLK    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; io_PS2_DAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.63e-09 V                   ; 3.17 V              ; -0.0323 V           ; 0.146 V                              ; 0.09 V                               ; 4.42e-10 s                  ; 4e-10 s                     ; No                         ; Yes                        ; 3.08 V                      ; 3.63e-09 V                  ; 3.17 V             ; -0.0323 V          ; 0.146 V                             ; 0.09 V                              ; 4.42e-10 s                 ; 4e-10 s                    ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; utxd1         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; urts1         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_videoR0     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_videoR1     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_videoG0     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_videoG1     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_videoB0     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_videoB1     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_hSync       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_vSync       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_UsrLed      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; io_PS2_CLK    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; io_PS2_DAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-07 V                   ; 3.13 V              ; -0.0413 V           ; 0.178 V                              ; 0.078 V                              ; 4.81e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.58e-07 V                  ; 3.13 V             ; -0.0413 V          ; 0.178 V                             ; 0.078 V                             ; 4.81e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; utxd1         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; urts1         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_videoR0     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_videoR1     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_videoG0     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_videoG1     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_videoB0     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_videoB1     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_hSync       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_vSync       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_UsrLed      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; io_PS2_CLK    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; io_PS2_DAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.59e-08 V                   ; 3.58 V              ; -0.0705 V           ; 0.234 V                              ; 0.091 V                              ; 2.93e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.59e-08 V                  ; 3.58 V             ; -0.0705 V          ; 0.234 V                             ; 0.091 V                             ; 2.93e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                            ; To Clock                                                                                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; 8        ; 0        ; 0        ; 0        ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; 8        ; 0        ; 0        ; 0        ;
; w_clk                                                                                                                 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; 293      ; 0        ; 313      ; 0        ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; 8        ; 5        ; 4        ; 0        ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; 182      ; 5        ; 4        ; 0        ;
; w_clk                                                                                                                 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; 435      ; 0        ; 315      ; 0        ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; w_clk                                                                                                                 ; 11499    ; 173      ; 0        ; 0        ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; w_clk                                                                                                                 ; 11627    ; 191      ; 0        ; 0        ;
; w_clk                                                                                                                 ; w_clk                                                                                                                 ; 20606696 ; 0        ; 0        ; 0        ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; w_clk                                                                                                                 ; 25       ; 132      ; 0        ; 0        ;
; w_clk                                                                                                                 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0        ; 0        ; 1        ; 0        ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0        ; 0        ; 0        ; 10       ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                            ; To Clock                                                                                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; 8        ; 0        ; 0        ; 0        ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; 8        ; 0        ; 0        ; 0        ;
; w_clk                                                                                                                 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; 293      ; 0        ; 313      ; 0        ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; 8        ; 5        ; 4        ; 0        ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; 182      ; 5        ; 4        ; 0        ;
; w_clk                                                                                                                 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; 435      ; 0        ; 315      ; 0        ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; w_clk                                                                                                                 ; 11499    ; 173      ; 0        ; 0        ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; w_clk                                                                                                                 ; 11627    ; 191      ; 0        ; 0        ;
; w_clk                                                                                                                 ; w_clk                                                                                                                 ; 20606696 ; 0        ; 0        ; 0        ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; w_clk                                                                                                                 ; 25       ; 132      ; 0        ; 0        ;
; w_clk                                                                                                                 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0        ; 0        ; 1        ; 0        ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0        ; 0        ; 0        ; 10       ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                    ;
+------------+----------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------------------------------------------+----------+----------+----------+----------+
; w_clk      ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 7        ; 0        ; 0        ; 0        ;
; w_clk      ; w_clk                                        ; 43       ; 0        ; 0        ; 0        ;
+------------+----------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                     ;
+------------+----------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------------------------------------------+----------+----------+----------+----------+
; w_clk      ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 7        ; 0        ; 0        ; 0        ;
; w_clk      ; w_clk                                        ; 43       ; 0        ; 0        ; 0        ;
+------------+----------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 34    ; 34   ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 10    ; 10   ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------+-------------+
; Target                                                                                                                ; Clock                                                                                                                 ; Type ; Status      ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------+-------------+
; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; Base ; Constrained ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; Base ; Constrained ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Base ; Constrained ;
; w_clk                                                                                                                 ; w_clk                                                                                                                 ; Base ; Constrained ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_n_reset  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_PS2_CLK ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_PS2_DAT ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ucts1      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; urxd1      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_hSync     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_vSync     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoB0   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoB1   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoG0   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoG1   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoR0   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoR1   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; urts1       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; utxd1       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_n_reset  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_PS2_CLK ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_PS2_DAT ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ucts1      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; urxd1      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_hSync     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_vSync     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoB0   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoB1   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoG0   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoG1   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoR0   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoR1   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; urts1       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; utxd1       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Tue Jun 22 19:34:12 2021
Info: Command: quartus_sta ANSITerm1 -c ANSITerm1
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ANSITerm1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name w_clk w_clk
    Info (332105): create_clock -period 1.000 -name IOP16:IOP16|GrayCounter:greyLow|Currstate[0] IOP16:IOP16|GrayCounter:greyLow|Currstate[0]
    Info (332105): create_clock -period 1.000 -name IOP16:IOP16|GrayCounter:greyLow|Currstate[1] IOP16:IOP16|GrayCounter:greyLow|Currstate[1]
    Info (332105): create_clock -period 1.000 -name Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -14.854
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -14.854           -2892.818 w_clk 
    Info (332119):    -4.813             -87.479 IOP16:IOP16|GrayCounter:greyLow|Currstate[0] 
    Info (332119):    -4.301            -121.246 IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):    -0.679              -2.213 Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
Info (332146): Worst-case hold slack is -0.258
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.258              -1.451 IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):     0.434               0.000 w_clk 
    Info (332119):     0.538               0.000 Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):     1.240               0.000 IOP16:IOP16|GrayCounter:greyLow|Currstate[0] 
Info (332146): Worst-case recovery slack is -1.130
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.130             -28.983 w_clk 
    Info (332119):     0.215               0.000 IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
Info (332146): Worst-case removal slack is -0.226
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.226              -1.210 IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):     0.908               0.000 w_clk 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -829.986 w_clk 
    Info (332119):    -3.201             -62.681 IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):    -1.487             -34.201 IOP16:IOP16|GrayCounter:greyLow|Currstate[0] 
    Info (332119):    -1.487             -16.357 Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -13.619
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -13.619           -2692.899 w_clk 
    Info (332119):    -4.563             -82.349 IOP16:IOP16|GrayCounter:greyLow|Currstate[0] 
    Info (332119):    -3.869            -112.874 IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):    -0.706              -1.576 Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
Info (332146): Worst-case hold slack is -0.466
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.466              -4.659 IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):     0.383               0.000 w_clk 
    Info (332119):     0.504               0.000 Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):     1.095               0.000 IOP16:IOP16|GrayCounter:greyLow|Currstate[0] 
Info (332146): Worst-case recovery slack is -0.978
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.978             -22.464 w_clk 
    Info (332119):     0.343               0.000 IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
Info (332146): Worst-case removal slack is -0.408
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.408              -2.508 IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):     0.835               0.000 w_clk 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -830.448 w_clk 
    Info (332119):    -3.201             -68.261 IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):    -1.487             -36.401 IOP16:IOP16|GrayCounter:greyLow|Currstate[0] 
    Info (332119):    -1.487             -16.357 Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.913
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.913            -990.931 w_clk 
    Info (332119):    -1.687             -28.214 IOP16:IOP16|GrayCounter:greyLow|Currstate[0] 
    Info (332119):    -1.186             -31.737 IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):     0.098               0.000 Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
Info (332146): Worst-case hold slack is -0.051
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.051              -0.246 IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):     0.153               0.000 w_clk 
    Info (332119):     0.209               0.000 Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):     0.642               0.000 IOP16:IOP16|GrayCounter:greyLow|Currstate[0] 
Info (332146): Worst-case recovery slack is 0.021
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.021               0.000 w_clk 
    Info (332119):     0.290               0.000 IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
Info (332146): Worst-case removal slack is 0.005
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.005               0.000 IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):     0.390               0.000 w_clk 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -650.588 w_clk 
    Info (332119):    -1.000             -41.000 IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):    -1.000             -23.000 IOP16:IOP16|GrayCounter:greyLow|Currstate[0] 
    Info (332119):    -1.000             -11.000 Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 4801 megabytes
    Info: Processing ended: Tue Jun 22 19:34:16 2021
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:05


