initing gpgpu sim in accel-sim.cc
Accel-Sim [build accelsim-commit-_modified_0.0_25-11-25-18-50-33]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-_modified_0.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:256,L:T:m:L:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      46 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width>
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         254 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-SST_mode                               0 # SST mode
-HBM_gpgpu_n_mem                       16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    4 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width>
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=7:RCD=22:RAS=50:RP=22:RC=72:CL=22:WL=4:CDLR=5:WR=19:nbkgrp=4:CCDL=4:RTPL=7 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         190 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-SST_mode                               0 # SST mode
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-HBM_gpgpu_n_mem                       16 # number of memory modules (e.g. memory controllers) in gpu
-HBM_dram_latency                     190 # DRAM latency (default 30)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-HBM_gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-HBM_gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-HBM_gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-HBM_dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-HBM_gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=7:RCD=22:RAS=50:RP=22:RC=72:CL=22:WL=4:CDLR=5:WR=19:nbkgrp=4:CCDL=4:RTPL=7 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-HBM_dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-HBM_dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-HBM_dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-HBM_dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-HBM_gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    4 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132:1132:1132:3500.5:1512 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/srad_v2-rodinia-2.0-ft/__data_matrix128x128_txt_0_127_0_127__5_2___data_result_matrix128x128_1_150_1_100__5_2_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
setting max warps per shader = 48 
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e0080 	high:20 low:7
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001e07f 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     7 # minimal delay between activation of rows in different banks
RCD                                    22 # row to column delay
RAS                                    50 # time needed to activate row
RP                                     22 # time needed to precharge (deactivate) row
RC                                     72 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     19 # last data-in to row precharge
CL                                     22 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    4 # column to column delay between accesses to different bank groups
RTPL                                    7 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e0080 	high:20 low:7
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001e07f 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:3500500000.000000:1512000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000028567347522:0.00000000066137566138
gpgpu_sim end of init max shader per core: 48 
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f99aae00000,65536
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/srad_v2-rodinia-2.0-ft/__data_matrix128x128_txt_0_127_0_127__5_2___data_result_matrix128x128_1_150_1_100__5_2_txt/traces/kernel-1-ctx_0x55c61387dff0.traceg.xz
-kernel name = _Z11srad_cuda_1PfS_S_S_S_S_iif
-kernel id = 1
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 6144
-nregs = 23
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f99c9000000
-local mem base_addr = 0x00007f99c7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/srad_v2-rodinia-2.0-ft/__data_matrix128x128_txt_0_127_0_127__5_2___data_result_matrix128x128_1_150_1_100__5_2_txt/traces/kernel-1-ctx_0x55c61387dff0.traceg.xz
launching kernel name: _Z11srad_cuda_1PfS_S_S_S_S_iif uid: 1 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 112KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 1: size 0
kernel_name = _Z11srad_cuda_1PfS_S_S_S_S_iif 
kernel_launch_uid = 1 
kernel_stream_id = 0
gpu_sim_cycle = 9973
gpu_sim_insn = 2899761
gpu_ipc =     290.7612
gpu_tot_sim_cycle = 9973
gpu_tot_sim_insn = 2899761
gpu_tot_ipc =     290.7612
gpu_tot_issued_cta = 64
gpu_occupancy = 23.3893% 
gpu_tot_occupancy = 23.3893% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.4632
partiton_level_parallism_total  =       1.4632
partiton_level_parallism_util =       5.9414
partiton_level_parallism_util_total  =       5.9414
L2_BW  =      53.0012 GB/Sec
L2_BW_total  =      53.0012 GB/Sec
gpu_total_sim_rate=966587

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 544, Miss = 456, Miss_rate = 0.838, Pending_hits = 70, Reservation_fails = 132
	L1D_cache_core[1]: Access = 544, Miss = 456, Miss_rate = 0.838, Pending_hits = 70, Reservation_fails = 130
	L1D_cache_core[2]: Access = 544, Miss = 456, Miss_rate = 0.838, Pending_hits = 70, Reservation_fails = 137
	L1D_cache_core[3]: Access = 528, Miss = 456, Miss_rate = 0.864, Pending_hits = 70, Reservation_fails = 132
	L1D_cache_core[4]: Access = 528, Miss = 456, Miss_rate = 0.864, Pending_hits = 70, Reservation_fails = 131
	L1D_cache_core[5]: Access = 528, Miss = 456, Miss_rate = 0.864, Pending_hits = 70, Reservation_fails = 132
	L1D_cache_core[6]: Access = 528, Miss = 456, Miss_rate = 0.864, Pending_hits = 70, Reservation_fails = 132
	L1D_cache_core[7]: Access = 544, Miss = 456, Miss_rate = 0.838, Pending_hits = 70, Reservation_fails = 132
	L1D_cache_core[8]: Access = 528, Miss = 456, Miss_rate = 0.864, Pending_hits = 56, Reservation_fails = 132
	L1D_cache_core[9]: Access = 528, Miss = 456, Miss_rate = 0.864, Pending_hits = 56, Reservation_fails = 130
	L1D_cache_core[10]: Access = 544, Miss = 456, Miss_rate = 0.838, Pending_hits = 70, Reservation_fails = 150
	L1D_cache_core[11]: Access = 528, Miss = 456, Miss_rate = 0.864, Pending_hits = 70, Reservation_fails = 132
	L1D_cache_core[12]: Access = 528, Miss = 456, Miss_rate = 0.864, Pending_hits = 70, Reservation_fails = 132
	L1D_cache_core[13]: Access = 528, Miss = 456, Miss_rate = 0.864, Pending_hits = 70, Reservation_fails = 132
	L1D_cache_core[14]: Access = 528, Miss = 456, Miss_rate = 0.864, Pending_hits = 70, Reservation_fails = 132
	L1D_cache_core[15]: Access = 544, Miss = 456, Miss_rate = 0.838, Pending_hits = 70, Reservation_fails = 130
	L1D_cache_core[16]: Access = 544, Miss = 456, Miss_rate = 0.838, Pending_hits = 70, Reservation_fails = 129
	L1D_cache_core[17]: Access = 544, Miss = 456, Miss_rate = 0.838, Pending_hits = 70, Reservation_fails = 132
	L1D_cache_core[18]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[19]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[20]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[21]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[22]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[23]: Access = 272, Miss = 228, Miss_rate = 0.838, Pending_hits = 28, Reservation_fails = 65
	L1D_cache_core[24]: Access = 272, Miss = 228, Miss_rate = 0.838, Pending_hits = 28, Reservation_fails = 65
	L1D_cache_core[25]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[26]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[27]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[28]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[29]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[30]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[31]: Access = 272, Miss = 228, Miss_rate = 0.838, Pending_hits = 28, Reservation_fails = 65
	L1D_cache_core[32]: Access = 272, Miss = 228, Miss_rate = 0.838, Pending_hits = 28, Reservation_fails = 65
	L1D_cache_core[33]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[34]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[35]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[36]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[37]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[38]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[39]: Access = 272, Miss = 228, Miss_rate = 0.838, Pending_hits = 28, Reservation_fails = 65
	L1D_cache_core[40]: Access = 272, Miss = 228, Miss_rate = 0.838, Pending_hits = 28, Reservation_fails = 65
	L1D_cache_core[41]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[42]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[43]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[44]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[45]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_total_cache_accesses = 16896
	L1D_total_cache_misses = 14592
	L1D_total_cache_miss_rate = 0.8636
	L1D_total_cache_pending_hits = 2016
	L1D_total_cache_reservation_fails = 4253
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2016
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2176
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 88
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2176
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2016
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4165
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6656
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10240

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 88
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 4165
ctas_completed 64, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
219, 196, 196, 196, 196, 196, 196, 220, 219, 196, 196, 196, 196, 196, 196, 220, 
gpgpu_n_tot_thrd_icount = 3334144
gpgpu_n_tot_w_icount = 104192
gpgpu_n_stall_shd_mem = 7744
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4352
gpgpu_n_mem_write_global = 10240
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 90112
gpgpu_n_store_insn = 81920
gpgpu_n_shmem_insn = 204800
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 1024
gpgpu_n_l1cache_bkconflict = 6720
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1024
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 6720
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:61141	W0_Idle:67433	W0_Scoreboard:514388	W1:3478	W2:4942	W3:210	W4:174	W5:146	W6:78	W7:64	W8:44	W9:24	W10:6	W11:2	W12:4	W13:2	W14:1408	W15:832	W16:0	W17:0	W18:0	W19:1	W20:2	W21:1	W22:3	W23:12	W24:22	W25:32	W26:39	W27:73	W28:855	W29:105	W30:2631	W31:363	W32:85269
single_issue_nums: WS0:26768	WS1:25296	WS2:25296	WS3:26832	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 34816 {8:4352,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 409600 {40:10240,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 174080 {40:4352,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 81920 {8:10240,}
maxmflatency = 525 
max_icnt2mem_latency = 129 
maxmrqlatency = 9 
max_icnt2sh_latency = 7 
averagemflatency = 299 
avg_icnt2mem_latency = 86 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:1866 	41 	161 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6544 	8026 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	8416 	6168 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	14485 	107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6063      5577         0         0         0         0         0         0         0         0         0         0         0         0         0      5570 
dram[1]:      6069      6061         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5577      6074         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      6069      5548         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6107      5570         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5548      5581         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5552      5581         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5552      6061         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      6063      5548         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5577      6064         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5570      6067         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5548      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5548      5572         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5548      5548         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5570      6064         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      6065      5570         0         0         0         0         0         0         0         0         0         0         0         0      5570         0 
dram[16]:      5484      5488         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5484      5488         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5488      5513         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      6005      5513         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      6001      5488         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      6003      5508         0         0         0         0         0         0         0         0         0         0         0         0         0      5506 
dram[22]:      6016      6052         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5508      6002         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5488      5484         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5488      6001         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      6002      5517         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      6013      6001         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5517      5484         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5484      6014         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5506      6022         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      6012      5488         0         0         0         0         0         0         0         0         0         0         0         0      5506         0 
average row accesses per activate:
dram[0]: 24.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000 
dram[1]: 20.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 40.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 36.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 28.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 56.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 40.000000 52.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 40.000000 52.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 40.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 36.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 44.000000 44.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 36.000000 60.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 32.000000 44.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000      -nan 
dram[16]: 28.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 36.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 48.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 16.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 32.000000 44.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 20.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000 
dram[22]: 32.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 28.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 60.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 36.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 28.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  8.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 16.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 40.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 20.000000 44.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000      -nan 
average row locality = 2080/68 = 30.588236
number of bytes read:
dram[0]:       768      1024         0         0         0         0         0         0         0         0         0         0         0         0         0       128 
dram[1]:       640       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1280       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1152       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       256      1152         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       896       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1792       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1280      1664         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1280      1664         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1280      1024         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      1152       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1024       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1408      1408         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1152      1920         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      1024      1408         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1280      1280         0         0         0         0         0         0         0         0         0         0         0         0       128         0 
dram[16]:       896      1024         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      1152      1792         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      1536      1152         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:       512       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      1024      1408         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:       640       768         0         0         0         0         0         0         0         0         0         0         0         0         0       128 
dram[22]:      1024       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:       896      1152         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      1920       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      1152       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:       896      1024         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:       256      1280         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:       512       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      1024      1024         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      1280       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:       640      1408         0         0         0         0         0         0         0         0         0         0         0         0       128         0 
total bytes read: 66560
Bmin_bank_accesses = 0!
chip skew: 3072/1152 = 2.67
number of bytes accessed:
dram[0]:       768      1024         0         0         0         0         0         0         0         0         0         0         0         0         0       128 
dram[1]:       640       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1280       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1152       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       256      1152         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       896       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1792       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1280      1664         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1280      1664         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1280      1024         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      1152       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1024       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1408      1408         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1152      1920         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      1024      1408         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1280      1280         0         0         0         0         0         0         0         0         0         0         0         0       128         0 
dram[16]:       896      1024         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      1152      1792         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      1536      1152         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:       512       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      1024      1408         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:       640       768         0         0         0         0         0         0         0         0         0         0         0         0         0       128 
dram[22]:      1024       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:       896      1152         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      1920       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      1152       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:       896      1024         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:       256      1280         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:       512       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      1024      1024         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      1280       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:       640      1408         0         0         0         0         0         0         0         0         0         0         0         0       128         0 
total dram bytes accesed = 66560
min_bank_accesses = 0!
chip skew: 3072/1152 = 2.67
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         38        32    none      none      none      none      none      none      none      none      none      none      none      none      none          17
dram[1]:         31        37    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         30        33    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         28        33    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         63        27    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         31        45    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         26        35    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         24        27    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         27        28    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         32        32    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:         30        32    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:         35        36    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:         30        32    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         29        27    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         30        28    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         28        31    none      none      none      none      none      none      none      none      none      none      none      none          15    none  
dram[16]:         37        32    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:         29        27    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:         29        31    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:         43        38    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:         32        33    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:         33        31    none      none      none      none      none      none      none      none      none      none      none      none      none          13
dram[22]:         32        60    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:         30        25    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:         24        33    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:         29        43    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:         29        32    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:         45        24    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:         46        32    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:         36        26    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:         26        34    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:         35        25    none      none      none      none      none      none      none      none      none      none      none      none          13    none  
maximum mf latency per bank:
dram[0]:        515       517       309       311       316       310         0         0         0         0         0         0         0         0         0       505
dram[1]:        516       507       312       310       312       318         0         0         0         0         0         0         0         0         0         0
dram[2]:        516       525       318       306       301       318         0         0         0         0         0         0         0         0         0         0
dram[3]:        515       525       317       315       317       311         0         0         0         0         0         0         0         0         0         0
dram[4]:        504       510       311       310       312       318         0         0         0         0         0         0         0         0         0         0
dram[5]:        511       505       320       313       312       311         0         0         0         0         0         0         0         0         0         0
dram[6]:        517       506       312       312       318       309         0         0         0         0         0         0         0         0         0         0
dram[7]:        508       511       319       309       303       312         0         0         0         0         0         0         0         0         0         0
dram[8]:        509       517       318       305       319       310         0         0         0         0         0         0         0         0         0         0
dram[9]:        506       505       312       306       316       310         0         0         0         0         0         0         0         0         0         0
dram[10]:        508       508       309       310       320       312         0         0         0         0         0         0         0         0         0         0
dram[11]:        510       512       313       315       310       311         0         0         0         0         0         0         0         0         0         0
dram[12]:        518       522       316       310       320       311         0         0         0         0         0         0         0         0         0         0
dram[13]:        509       518       316       310       318       312         0         0         0         0         0         0         0         0         0         0
dram[14]:        510       517       311       312       316       311         0         0         0         0         0         0         0         0         0         0
dram[15]:        516       517       309       316       318       309         0         0         0         0         0         0         0         0       509         0
dram[16]:        451       453       309       303       307       311         0         0         0         0         0         0         0         0         0         0
dram[17]:        451       444       312       310       316       311         0         0         0         0         0         0         0         0         0         0
dram[18]:        443       439       318       311       312       317         0         0         0         0         0         0         0         0         0         0
dram[19]:        451       445       317       317       318       314         0         0         0         0         0         0         0         0         0         0
dram[20]:        444       455       318       309       318       318         0         0         0         0         0         0         0         0         0         0
dram[21]:        441       442       313       307       317       312         0         0         0         0         0         0         0         0         0       439
dram[22]:        442       442       308       314       312       312         0         0         0         0         0         0         0         0         0         0
dram[23]:        443       453       312       314       316       309         0         0         0         0         0         0         0         0         0         0
dram[24]:        453       457       312       310       312       311         0         0         0         0         0         0         0         0         0         0
dram[25]:        443       444       316       311       308       312         0         0         0         0         0         0         0         0         0         0
dram[26]:        443       440       318       317       307       307         0         0         0         0         0         0         0         0         0         0
dram[27]:        438       444       312       312       310       312         0         0         0         0         0         0         0         0         0         0
dram[28]:        442       444       313       314       307       314         0         0         0         0         0         0         0         0         0         0
dram[29]:        443       444       310       313       318       318         0         0         0         0         0         0         0         0         0         0
dram[30]:        451       442       318       311       319       314         0         0         0         0         0         0         0         0         0         0
dram[31]:        444       442       310       314       318       318         0         0         0         0         0         0         0         0       442         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44157 n_nop=44094 n_act=3 n_pre=0 n_ref_event=0 n_req=60 n_rd=60 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005435
n_activity=935 dram_eff=0.2567
bk0: 24a 44112i bk1: 32a 44109i bk2: 0a 44155i bk3: 0a 44156i bk4: 0a 44156i bk5: 0a 44156i bk6: 0a 44156i bk7: 0a 44157i bk8: 0a 44157i bk9: 0a 44157i bk10: 0a 44157i bk11: 0a 44158i bk12: 0a 44158i bk13: 0a 44158i bk14: 0a 44158i bk15: 4a 44119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.079545
Bank_Level_Parallism_Col = 1.068966
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.068966 

BW Util details:
bwutil = 0.005435 
total_CMD = 44157 
util_bw = 240 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 43832 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44157 
n_nop = 44094 
Read = 60 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 60 
total_req = 60 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 60 
Row_Bus_Util =  0.000068 
CoL_Bus_Util = 0.001359 
Either_Row_CoL_Bus_Util = 0.001427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003080 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00307992
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44157 n_nop=44119 n_act=2 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003261
n_activity=566 dram_eff=0.2544
bk0: 20a 44117i bk1: 16a 44125i bk2: 0a 44155i bk3: 0a 44156i bk4: 0a 44157i bk5: 0a 44157i bk6: 0a 44157i bk7: 0a 44157i bk8: 0a 44157i bk9: 0a 44157i bk10: 0a 44157i bk11: 0a 44157i bk12: 0a 44157i bk13: 0a 44157i bk14: 0a 44158i bk15: 0a 44158i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009434
Bank_Level_Parallism_Col = 1.009615
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.009615 

BW Util details:
bwutil = 0.003261 
total_CMD = 44157 
util_bw = 144 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 43959 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44157 
n_nop = 44119 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 36 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.000815 
Either_Row_CoL_Bus_Util = 0.000861 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001495 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00149467
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44157 n_nop=44087 n_act=2 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00616
n_activity=907 dram_eff=0.2999
bk0: 40a 44093i bk1: 28a 44109i bk2: 0a 44156i bk3: 0a 44156i bk4: 0a 44156i bk5: 0a 44156i bk6: 0a 44156i bk7: 0a 44157i bk8: 0a 44157i bk9: 0a 44157i bk10: 0a 44157i bk11: 0a 44157i bk12: 0a 44157i bk13: 0a 44158i bk14: 0a 44158i bk15: 0a 44158i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011173
Bank_Level_Parallism_Col = 1.011299
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.011299 

BW Util details:
bwutil = 0.006160 
total_CMD = 44157 
util_bw = 272 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 43820 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44157 
n_nop = 44087 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 68 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.001540 
Either_Row_CoL_Bus_Util = 0.001585 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002378 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00237788
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44157 n_nop=44091 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005797
n_activity=866 dram_eff=0.2956
bk0: 36a 44076i bk1: 28a 44101i bk2: 0a 44155i bk3: 0a 44156i bk4: 0a 44156i bk5: 0a 44156i bk6: 0a 44157i bk7: 0a 44157i bk8: 0a 44157i bk9: 0a 44157i bk10: 0a 44157i bk11: 0a 44157i bk12: 0a 44158i bk13: 0a 44158i bk14: 0a 44158i bk15: 0a 44158i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.015228
Bank_Level_Parallism_Col = 1.015385
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.015385 

BW Util details:
bwutil = 0.005797 
total_CMD = 44157 
util_bw = 256 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 43815 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 38 
rwq = 0 
CCDLc_limit_alone = 38 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44157 
n_nop = 44091 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.001449 
Either_Row_CoL_Bus_Util = 0.001495 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002038 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00203818
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44157 n_nop=44111 n_act=2 n_pre=0 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003986
n_activity=671 dram_eff=0.2623
bk0: 8a 44117i bk1: 36a 44105i bk2: 0a 44155i bk3: 0a 44156i bk4: 0a 44156i bk5: 0a 44157i bk6: 0a 44157i bk7: 0a 44157i bk8: 0a 44157i bk9: 0a 44157i bk10: 0a 44157i bk11: 0a 44157i bk12: 0a 44157i bk13: 0a 44158i bk14: 0a 44158i bk15: 0a 44158i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954545
Row_Buffer_Locality_read = 0.954545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.007463
Bank_Level_Parallism_Col = 1.007576
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.007576 

BW Util details:
bwutil = 0.003986 
total_CMD = 44157 
util_bw = 176 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 43916 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44157 
n_nop = 44111 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 44 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.000996 
Either_Row_CoL_Bus_Util = 0.001042 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002468 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00246846
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44157 n_nop=44115 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003623
n_activity=560 dram_eff=0.2857
bk0: 28a 44107i bk1: 12a 44105i bk2: 0a 44156i bk3: 0a 44156i bk4: 0a 44156i bk5: 0a 44157i bk6: 0a 44157i bk7: 0a 44157i bk8: 0a 44157i bk9: 0a 44157i bk10: 0a 44157i bk11: 0a 44157i bk12: 0a 44157i bk13: 0a 44157i bk14: 0a 44157i bk15: 0a 44158i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003623 
total_CMD = 44157 
util_bw = 160 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 43921 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44157 
n_nop = 44115 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.000906 
Either_Row_CoL_Bus_Util = 0.000951 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003080 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00307992
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44157 n_nop=44075 n_act=2 n_pre=0 n_ref_event=0 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007247
n_activity=901 dram_eff=0.3552
bk0: 56a 44018i bk1: 24a 44106i bk2: 0a 44156i bk3: 0a 44156i bk4: 0a 44156i bk5: 0a 44156i bk6: 0a 44156i bk7: 0a 44157i bk8: 0a 44157i bk9: 0a 44157i bk10: 0a 44157i bk11: 0a 44157i bk12: 0a 44157i bk13: 0a 44158i bk14: 0a 44158i bk15: 0a 44158i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.022642
Bank_Level_Parallism_Col = 1.022814
Bank_Level_Parallism_Ready = 1.012500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.022814 

BW Util details:
bwutil = 0.007247 
total_CMD = 44157 
util_bw = 320 
Wasted_Col = 105 
Wasted_Row = 0 
Idle = 43732 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44157 
n_nop = 44075 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 80 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.001812 
Either_Row_CoL_Bus_Util = 0.001857 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00688453
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44157 n_nop=44063 n_act=2 n_pre=0 n_ref_event=0 n_req=92 n_rd=92 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008334
n_activity=981 dram_eff=0.3751
bk0: 40a 44060i bk1: 52a 43998i bk2: 0a 44156i bk3: 0a 44156i bk4: 0a 44156i bk5: 0a 44157i bk6: 0a 44157i bk7: 0a 44157i bk8: 0a 44157i bk9: 0a 44157i bk10: 0a 44157i bk11: 0a 44157i bk12: 0a 44157i bk13: 0a 44157i bk14: 0a 44157i bk15: 0a 44158i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978261
Row_Buffer_Locality_read = 0.978261
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.144262
Bank_Level_Parallism_Col = 1.145215
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.145215 

BW Util details:
bwutil = 0.008334 
total_CMD = 44157 
util_bw = 368 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 43703 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44157 
n_nop = 44063 
Read = 92 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 92 
total_req = 92 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 92 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.002083 
Either_Row_CoL_Bus_Util = 0.002129 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004325 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00432548
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44157 n_nop=44063 n_act=2 n_pre=0 n_ref_event=0 n_req=92 n_rd=92 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008334
n_activity=771 dram_eff=0.4773
bk0: 40a 44016i bk1: 52a 44015i bk2: 0a 44155i bk3: 0a 44156i bk4: 0a 44156i bk5: 0a 44156i bk6: 0a 44156i bk7: 0a 44156i bk8: 0a 44157i bk9: 0a 44157i bk10: 0a 44158i bk11: 0a 44158i bk12: 0a 44158i bk13: 0a 44158i bk14: 0a 44158i bk15: 0a 44158i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978261
Row_Buffer_Locality_read = 0.978261
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.191083
Bank_Level_Parallism_Col = 1.192308
Bank_Level_Parallism_Ready = 1.010870
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.192308 

BW Util details:
bwutil = 0.008334 
total_CMD = 44157 
util_bw = 368 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 43699 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 46 
rwq = 0 
CCDLc_limit_alone = 46 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44157 
n_nop = 44063 
Read = 92 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 92 
total_req = 92 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 92 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.002083 
Either_Row_CoL_Bus_Util = 0.002129 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005730 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00572956
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44157 n_nop=44083 n_act=2 n_pre=0 n_ref_event=0 n_req=72 n_rd=72 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006522
n_activity=931 dram_eff=0.3093
bk0: 40a 44071i bk1: 32a 44113i bk2: 0a 44156i bk3: 0a 44156i bk4: 0a 44156i bk5: 0a 44156i bk6: 0a 44156i bk7: 0a 44156i bk8: 0a 44156i bk9: 0a 44157i bk10: 0a 44157i bk11: 0a 44158i bk12: 0a 44158i bk13: 0a 44158i bk14: 0a 44158i bk15: 0a 44158i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972222
Row_Buffer_Locality_read = 0.972222
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.015000
Bank_Level_Parallism_Col = 1.015152
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.015152 

BW Util details:
bwutil = 0.006522 
total_CMD = 44157 
util_bw = 288 
Wasted_Col = 81 
Wasted_Row = 0 
Idle = 43788 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44157 
n_nop = 44083 
Read = 72 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 72 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.001631 
Either_Row_CoL_Bus_Util = 0.001676 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004416 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00441606
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44157 n_nop=44095 n_act=2 n_pre=0 n_ref_event=0 n_req=60 n_rd=60 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005435
n_activity=672 dram_eff=0.3571
bk0: 36a 44087i bk1: 24a 44101i bk2: 0a 44156i bk3: 0a 44156i bk4: 0a 44156i bk5: 0a 44156i bk6: 0a 44156i bk7: 0a 44157i bk8: 0a 44157i bk9: 0a 44157i bk10: 0a 44157i bk11: 0a 44157i bk12: 0a 44157i bk13: 0a 44158i bk14: 0a 44158i bk15: 0a 44158i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.016304
Bank_Level_Parallism_Col = 1.016484
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016484 

BW Util details:
bwutil = 0.005435 
total_CMD = 44157 
util_bw = 240 
Wasted_Col = 81 
Wasted_Row = 0 
Idle = 43836 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44157 
n_nop = 44095 
Read = 60 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 60 
total_req = 60 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 60 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.001359 
Either_Row_CoL_Bus_Util = 0.001404 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00210612
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44157 n_nop=44099 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005073
n_activity=752 dram_eff=0.2979
bk0: 32a 44102i bk1: 24a 44082i bk2: 0a 44157i bk3: 0a 44157i bk4: 0a 44157i bk5: 0a 44157i bk6: 0a 44157i bk7: 0a 44157i bk8: 0a 44157i bk9: 0a 44157i bk10: 0a 44157i bk11: 0a 44157i bk12: 0a 44157i bk13: 0a 44157i bk14: 0a 44157i bk15: 0a 44157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.282759
Bank_Level_Parallism_Col = 1.222222
Bank_Level_Parallism_Ready = 1.017857
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.222222 

BW Util details:
bwutil = 0.005073 
total_CMD = 44157 
util_bw = 224 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 43884 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44157 
n_nop = 44099 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.001268 
Either_Row_CoL_Bus_Util = 0.001313 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005413 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00541251
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44157 n_nop=44067 n_act=2 n_pre=0 n_ref_event=0 n_req=88 n_rd=88 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007972
n_activity=841 dram_eff=0.4185
bk0: 44a 44013i bk1: 44a 44044i bk2: 0a 44156i bk3: 0a 44156i bk4: 0a 44156i bk5: 0a 44157i bk6: 0a 44157i bk7: 0a 44157i bk8: 0a 44157i bk9: 0a 44157i bk10: 0a 44157i bk11: 0a 44157i bk12: 0a 44157i bk13: 0a 44157i bk14: 0a 44157i bk15: 0a 44158i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977273
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.051672
Bank_Level_Parallism_Col = 1.051988
Bank_Level_Parallism_Ready = 1.022727
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.051988 

BW Util details:
bwutil = 0.007972 
total_CMD = 44157 
util_bw = 352 
Wasted_Col = 106 
Wasted_Row = 0 
Idle = 43699 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 58 
rwq = 0 
CCDLc_limit_alone = 58 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44157 
n_nop = 44067 
Read = 88 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 88 
total_req = 88 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 88 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.001993 
Either_Row_CoL_Bus_Util = 0.002038 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007926 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00792626
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44157 n_nop=44059 n_act=2 n_pre=0 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008696
n_activity=997 dram_eff=0.3852
bk0: 36a 44057i bk1: 60a 44011i bk2: 0a 44155i bk3: 0a 44157i bk4: 0a 44157i bk5: 0a 44157i bk6: 0a 44157i bk7: 0a 44157i bk8: 0a 44157i bk9: 0a 44157i bk10: 0a 44157i bk11: 0a 44157i bk12: 0a 44157i bk13: 0a 44157i bk14: 0a 44157i bk15: 0a 44158i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.271375
Bank_Level_Parallism_Col = 1.227612
Bank_Level_Parallism_Ready = 1.010417
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.227612 

BW Util details:
bwutil = 0.008696 
total_CMD = 44157 
util_bw = 384 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 43699 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 50 
rwq = 0 
CCDLc_limit_alone = 50 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44157 
n_nop = 44059 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 96 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.002174 
Either_Row_CoL_Bus_Util = 0.002219 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008855 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00885477
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44157 n_nop=44079 n_act=2 n_pre=0 n_ref_event=0 n_req=76 n_rd=76 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006885
n_activity=844 dram_eff=0.3602
bk0: 32a 44097i bk1: 44a 44050i bk2: 0a 44156i bk3: 0a 44156i bk4: 0a 44156i bk5: 0a 44157i bk6: 0a 44157i bk7: 0a 44157i bk8: 0a 44157i bk9: 0a 44157i bk10: 0a 44157i bk11: 0a 44157i bk12: 0a 44157i bk13: 0a 44157i bk14: 0a 44157i bk15: 0a 44158i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.038298
Bank_Level_Parallism_Col = 1.038627
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.038627 

BW Util details:
bwutil = 0.006885 
total_CMD = 44157 
util_bw = 304 
Wasted_Col = 89 
Wasted_Row = 0 
Idle = 43764 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 45 
rwq = 0 
CCDLc_limit_alone = 45 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44157 
n_nop = 44079 
Read = 76 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 76 
total_req = 76 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 76 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.001721 
Either_Row_CoL_Bus_Util = 0.001766 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002333 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00233259
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44157 n_nop=44070 n_act=3 n_pre=0 n_ref_event=0 n_req=84 n_rd=84 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007609
n_activity=944 dram_eff=0.3559
bk0: 40a 44075i bk1: 40a 44085i bk2: 0a 44154i bk3: 0a 44156i bk4: 0a 44156i bk5: 0a 44156i bk6: 0a 44157i bk7: 0a 44157i bk8: 0a 44157i bk9: 0a 44157i bk10: 0a 44157i bk11: 0a 44158i bk12: 0a 44159i bk13: 0a 44159i bk14: 4a 44102i bk15: 0a 44157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.226891
Bank_Level_Parallism_Col = 1.177966
Bank_Level_Parallism_Ready = 1.011905
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.177966 

BW Util details:
bwutil = 0.007609 
total_CMD = 44157 
util_bw = 336 
Wasted_Col = 89 
Wasted_Row = 0 
Idle = 43732 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 41 
rwq = 0 
CCDLc_limit_alone = 41 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44157 
n_nop = 44070 
Read = 84 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 84 
total_req = 84 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 84 
Row_Bus_Util =  0.000068 
CoL_Bus_Util = 0.001902 
Either_Row_CoL_Bus_Util = 0.001970 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004258 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00425754
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=44157 n_nop=44095 n_act=2 n_pre=0 n_ref_event=0 n_req=60 n_rd=60 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001359
n_activity=832 dram_eff=0.07212
bk0: 28a 44126i bk1: 32a 44126i bk2: 0a 44157i bk3: 0a 44157i bk4: 0a 44157i bk5: 0a 44157i bk6: 0a 44157i bk7: 0a 44157i bk8: 0a 44157i bk9: 0a 44157i bk10: 0a 44157i bk11: 0a 44157i bk12: 0a 44157i bk13: 0a 44157i bk14: 0a 44157i bk15: 0a 44157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.173077
Bank_Level_Parallism_Col = 1.165049
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.165049 

BW Util details:
bwutil = 0.001359 
total_CMD = 44157 
util_bw = 60 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 44053 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44157 
n_nop = 44095 
Read = 60 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 60 
total_req = 60 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 60 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.001359 
Either_Row_CoL_Bus_Util = 0.001404 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002468 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00246846
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=44157 n_nop=44063 n_act=2 n_pre=0 n_ref_event=0 n_req=92 n_rd=92 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002083
n_activity=1008 dram_eff=0.09127
bk0: 36a 44126i bk1: 56a 44108i bk2: 0a 44157i bk3: 0a 44157i bk4: 0a 44157i bk5: 0a 44157i bk6: 0a 44157i bk7: 0a 44157i bk8: 0a 44157i bk9: 0a 44157i bk10: 0a 44157i bk11: 0a 44157i bk12: 0a 44157i bk13: 0a 44157i bk14: 0a 44157i bk15: 0a 44157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978261
Row_Buffer_Locality_read = 0.978261
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.116883
Bank_Level_Parallism_Col = 1.111111
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.111111 

BW Util details:
bwutil = 0.002083 
total_CMD = 44157 
util_bw = 92 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 44003 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44157 
n_nop = 44063 
Read = 92 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 92 
total_req = 92 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 92 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.002083 
Either_Row_CoL_Bus_Util = 0.002129 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003940 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00394048
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=44157 n_nop=44071 n_act=2 n_pre=0 n_ref_event=0 n_req=84 n_rd=84 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001902
n_activity=950 dram_eff=0.08842
bk0: 48a 44111i bk1: 36a 44126i bk2: 0a 44157i bk3: 0a 44157i bk4: 0a 44157i bk5: 0a 44157i bk6: 0a 44157i bk7: 0a 44157i bk8: 0a 44157i bk9: 0a 44157i bk10: 0a 44157i bk11: 0a 44157i bk12: 0a 44157i bk13: 0a 44157i bk14: 0a 44157i bk15: 0a 44157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001902 
total_CMD = 44157 
util_bw = 84 
Wasted_Col = 77 
Wasted_Row = 0 
Idle = 43996 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44157 
n_nop = 44071 
Read = 84 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 84 
total_req = 84 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 84 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.001902 
Either_Row_CoL_Bus_Util = 0.001948 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003918 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00391784
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=44157 n_nop=44115 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009059
n_activity=539 dram_eff=0.07421
bk0: 16a 44135i bk1: 24a 44117i bk2: 0a 44157i bk3: 0a 44157i bk4: 0a 44157i bk5: 0a 44157i bk6: 0a 44157i bk7: 0a 44157i bk8: 0a 44157i bk9: 0a 44157i bk10: 0a 44157i bk11: 0a 44157i bk12: 0a 44157i bk13: 0a 44157i bk14: 0a 44157i bk15: 0a 44157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.020000
Bank_Level_Parallism_Col = 1.020408
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.020408 

BW Util details:
bwutil = 0.000906 
total_CMD = 44157 
util_bw = 40 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 44057 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44157 
n_nop = 44115 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.000906 
Either_Row_CoL_Bus_Util = 0.000951 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001223 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00122291
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=44157 n_nop=44079 n_act=2 n_pre=0 n_ref_event=0 n_req=76 n_rd=76 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001721
n_activity=839 dram_eff=0.09058
bk0: 32a 44135i bk1: 44a 44102i bk2: 0a 44157i bk3: 0a 44157i bk4: 0a 44157i bk5: 0a 44157i bk6: 0a 44157i bk7: 0a 44157i bk8: 0a 44157i bk9: 0a 44157i bk10: 0a 44157i bk11: 0a 44157i bk12: 0a 44157i bk13: 0a 44157i bk14: 0a 44157i bk15: 0a 44157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006579
Bank_Level_Parallism_Col = 1.006667
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006667 

BW Util details:
bwutil = 0.001721 
total_CMD = 44157 
util_bw = 76 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 44005 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44157 
n_nop = 44079 
Read = 76 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 76 
total_req = 76 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 76 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.001721 
Either_Row_CoL_Bus_Util = 0.001766 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003691 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00369137
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=44157 n_nop=44106 n_act=3 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001087
n_activity=542 dram_eff=0.08856
bk0: 20a 44135i bk1: 24a 44114i bk2: 0a 44157i bk3: 0a 44157i bk4: 0a 44157i bk5: 0a 44157i bk6: 0a 44157i bk7: 0a 44157i bk8: 0a 44157i bk9: 0a 44157i bk10: 0a 44157i bk11: 0a 44157i bk12: 0a 44157i bk13: 0a 44157i bk14: 0a 44157i bk15: 4a 44126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.230769
Bank_Level_Parallism_Col = 1.226087
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.226087 

BW Util details:
bwutil = 0.001087 
total_CMD = 44157 
util_bw = 48 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 44040 

BW Util Bottlenecks: 
RCDc_limit = 62 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44157 
n_nop = 44106 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 48 
Row_Bus_Util =  0.000068 
CoL_Bus_Util = 0.001087 
Either_Row_CoL_Bus_Util = 0.001155 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003533 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00353285
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=44157 n_nop=44115 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009059
n_activity=514 dram_eff=0.07782
bk0: 32a 44111i bk1: 8a 44135i bk2: 0a 44157i bk3: 0a 44157i bk4: 0a 44157i bk5: 0a 44157i bk6: 0a 44157i bk7: 0a 44157i bk8: 0a 44157i bk9: 0a 44157i bk10: 0a 44157i bk11: 0a 44157i bk12: 0a 44157i bk13: 0a 44157i bk14: 0a 44157i bk15: 0a 44157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.018868
Bank_Level_Parallism_Col = 1.019231
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.019231 

BW Util details:
bwutil = 0.000906 
total_CMD = 44157 
util_bw = 40 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 44051 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44157 
n_nop = 44115 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.000906 
Either_Row_CoL_Bus_Util = 0.000951 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000068 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.79394e-05
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=44157 n_nop=44091 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001449
n_activity=743 dram_eff=0.08614
bk0: 28a 44114i bk1: 36a 44123i bk2: 0a 44157i bk3: 0a 44157i bk4: 0a 44157i bk5: 0a 44157i bk6: 0a 44157i bk7: 0a 44157i bk8: 0a 44157i bk9: 0a 44157i bk10: 0a 44157i bk11: 0a 44157i bk12: 0a 44157i bk13: 0a 44157i bk14: 0a 44157i bk15: 0a 44157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001449 
total_CMD = 44157 
util_bw = 64 
Wasted_Col = 77 
Wasted_Row = 0 
Idle = 44016 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44157 
n_nop = 44091 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.001449 
Either_Row_CoL_Bus_Util = 0.001495 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003397 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00339697
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=44157 n_nop=44071 n_act=2 n_pre=0 n_ref_event=0 n_req=84 n_rd=84 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001902
n_activity=961 dram_eff=0.08741
bk0: 60a 44114i bk1: 24a 44126i bk2: 0a 44157i bk3: 0a 44157i bk4: 0a 44157i bk5: 0a 44157i bk6: 0a 44157i bk7: 0a 44157i bk8: 0a 44157i bk9: 0a 44157i bk10: 0a 44157i bk11: 0a 44157i bk12: 0a 44157i bk13: 0a 44157i bk14: 0a 44157i bk15: 0a 44157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.128571
Bank_Level_Parallism_Col = 1.122302
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.122302 

BW Util details:
bwutil = 0.001902 
total_CMD = 44157 
util_bw = 84 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 44017 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44157 
n_nop = 44071 
Read = 84 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 84 
total_req = 84 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 84 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.001902 
Either_Row_CoL_Bus_Util = 0.001948 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002468 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00246846
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=44157 n_nop=44107 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001087
n_activity=655 dram_eff=0.07328
bk0: 36a 44123i bk1: 12a 44132i bk2: 0a 44157i bk3: 0a 44157i bk4: 0a 44157i bk5: 0a 44157i bk6: 0a 44157i bk7: 0a 44157i bk8: 0a 44157i bk9: 0a 44157i bk10: 0a 44157i bk11: 0a 44157i bk12: 0a 44157i bk13: 0a 44157i bk14: 0a 44157i bk15: 0a 44157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001087 
total_CMD = 44157 
util_bw = 48 
Wasted_Col = 59 
Wasted_Row = 0 
Idle = 44050 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44157 
n_nop = 44107 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.001087 
Either_Row_CoL_Bus_Util = 0.001132 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001223 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00122291
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=44157 n_nop=44095 n_act=2 n_pre=0 n_ref_event=0 n_req=60 n_rd=60 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001359
n_activity=811 dram_eff=0.07398
bk0: 28a 44135i bk1: 32a 44126i bk2: 0a 44157i bk3: 0a 44157i bk4: 0a 44157i bk5: 0a 44157i bk6: 0a 44157i bk7: 0a 44157i bk8: 0a 44157i bk9: 0a 44157i bk10: 0a 44157i bk11: 0a 44157i bk12: 0a 44157i bk13: 0a 44157i bk14: 0a 44157i bk15: 0a 44157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.008929
Bank_Level_Parallism_Col = 1.009091
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.009091 

BW Util details:
bwutil = 0.001359 
total_CMD = 44157 
util_bw = 60 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 44045 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44157 
n_nop = 44095 
Read = 60 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 60 
total_req = 60 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 60 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.001359 
Either_Row_CoL_Bus_Util = 0.001404 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001246 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00124556
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=44157 n_nop=44107 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001087
n_activity=701 dram_eff=0.06847
bk0: 8a 44135i bk1: 40a 44123i bk2: 0a 44157i bk3: 0a 44157i bk4: 0a 44157i bk5: 0a 44157i bk6: 0a 44157i bk7: 0a 44157i bk8: 0a 44157i bk9: 0a 44157i bk10: 0a 44157i bk11: 0a 44157i bk12: 0a 44157i bk13: 0a 44157i bk14: 0a 44157i bk15: 0a 44157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001087 
total_CMD = 44157 
util_bw = 48 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 44053 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44157 
n_nop = 44107 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.001087 
Either_Row_CoL_Bus_Util = 0.001132 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.52929e-05
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=44157 n_nop=44111 n_act=2 n_pre=0 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009964
n_activity=650 dram_eff=0.06769
bk0: 16a 44114i bk1: 28a 44126i bk2: 0a 44157i bk3: 0a 44157i bk4: 0a 44157i bk5: 0a 44157i bk6: 0a 44157i bk7: 0a 44157i bk8: 0a 44157i bk9: 0a 44157i bk10: 0a 44157i bk11: 0a 44157i bk12: 0a 44157i bk13: 0a 44157i bk14: 0a 44157i bk15: 0a 44157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954545
Row_Buffer_Locality_read = 0.954545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000996 
total_CMD = 44157 
util_bw = 44 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 44039 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44157 
n_nop = 44111 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 44 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.000996 
Either_Row_CoL_Bus_Util = 0.001042 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005526 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00552574
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=44157 n_nop=44091 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001449
n_activity=806 dram_eff=0.0794
bk0: 32a 44119i bk1: 32a 44129i bk2: 0a 44157i bk3: 0a 44157i bk4: 0a 44157i bk5: 0a 44157i bk6: 0a 44157i bk7: 0a 44157i bk8: 0a 44157i bk9: 0a 44157i bk10: 0a 44157i bk11: 0a 44157i bk12: 0a 44157i bk13: 0a 44157i bk14: 0a 44157i bk15: 0a 44157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.007752
Bank_Level_Parallism_Col = 1.007874
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.007874 

BW Util details:
bwutil = 0.001449 
total_CMD = 44157 
util_bw = 64 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 44028 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44157 
n_nop = 44091 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.001449 
Either_Row_CoL_Bus_Util = 0.001495 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001268 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0012682
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=44157 n_nop=44103 n_act=2 n_pre=0 n_ref_event=0 n_req=52 n_rd=52 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001178
n_activity=675 dram_eff=0.07704
bk0: 40a 44115i bk1: 12a 44135i bk2: 0a 44157i bk3: 0a 44157i bk4: 0a 44157i bk5: 0a 44157i bk6: 0a 44157i bk7: 0a 44157i bk8: 0a 44157i bk9: 0a 44157i bk10: 0a 44157i bk11: 0a 44157i bk12: 0a 44157i bk13: 0a 44157i bk14: 0a 44157i bk15: 0a 44157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961538
Row_Buffer_Locality_read = 0.961538
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001178 
total_CMD = 44157 
util_bw = 52 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 44041 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44157 
n_nop = 44103 
Read = 52 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 52 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 52 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.001178 
Either_Row_CoL_Bus_Util = 0.001223 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001268 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0012682
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=44157 n_nop=44086 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00154
n_activity=709 dram_eff=0.09591
bk0: 20a 44132i bk1: 44a 44120i bk2: 0a 44157i bk3: 0a 44157i bk4: 0a 44157i bk5: 0a 44157i bk6: 0a 44157i bk7: 0a 44157i bk8: 0a 44157i bk9: 0a 44157i bk10: 0a 44157i bk11: 0a 44157i bk12: 0a 44157i bk13: 0a 44157i bk14: 4a 44126i bk15: 0a 44157i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.045455
Bank_Level_Parallism_Col = 1.046358
Bank_Level_Parallism_Ready = 1.029412
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.046358 

BW Util details:
bwutil = 0.001540 
total_CMD = 44157 
util_bw = 68 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 44003 

BW Util Bottlenecks: 
RCDc_limit = 63 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44157 
n_nop = 44086 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000068 
CoL_Bus_Util = 0.001540 
Either_Row_CoL_Bus_Util = 0.001608 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002174 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00217406

========= L2 cache stats =========
L2_cache_bank[0]: Access = 169, Miss = 148, Miss_rate = 0.876, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 240, Miss = 200, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 204, Miss = 184, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 216, Miss = 200, Miss_rate = 0.926, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 244, Miss = 204, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 188, Miss = 156, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 172, Miss = 156, Miss_rate = 0.907, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 256, Miss = 204, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 180, Miss = 160, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 232, Miss = 204, Miss_rate = 0.879, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 200, Miss = 192, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 232, Miss = 196, Miss_rate = 0.845, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 243, Miss = 200, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 232, Miss = 180, Miss_rate = 0.776, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 252, Miss = 196, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 200, Miss = 160, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 220, Miss = 184, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 268, Miss = 204, Miss_rate = 0.761, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 228, Miss = 196, Miss_rate = 0.860, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 204, Miss = 160, Miss_rate = 0.784, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 220, Miss = 180, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 232, Miss = 208, Miss_rate = 0.897, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 240, Miss = 224, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 308, Miss = 252, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 284, Miss = 224, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 264, Miss = 228, Miss_rate = 0.864, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 252, Miss = 200, Miss_rate = 0.794, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 256, Miss = 196, Miss_rate = 0.766, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 256, Miss = 200, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 200, Miss = 176, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 248, Miss = 216, Miss_rate = 0.871, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 232, Miss = 180, Miss_rate = 0.776, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 7372
L2_total_cache_misses = 6168
L2_total_cache_miss_rate = 0.8367
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1196
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 277
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 831
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1265
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3795
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2304
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5068
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=14592
icnt_total_pkts_simt_to_mem=14592
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 14592
Req_Network_cycles = 9973
Req_Network_injected_packets_per_cycle =       1.4632 
Req_Network_conflicts_per_cycle =       0.1743
Req_Network_conflicts_per_cycle_util =       0.7077
Req_Bank_Level_Parallism =       5.9414
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2027
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0229

Reply_Network_injected_packets_num = 14592
Reply_Network_cycles = 9973
Reply_Network_injected_packets_per_cycle =        1.4632
Reply_Network_conflicts_per_cycle =        0.0307
Reply_Network_conflicts_per_cycle_util =       0.1134
Reply_Bank_Level_Parallism =       5.4064
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0008
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0318
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 966587 (inst/sec)
gpgpu_simulation_rate = 3324 (cycle/sec)
gpgpu_silicon_slowdown = 340553x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/srad_v2-rodinia-2.0-ft/__data_matrix128x128_txt_0_127_0_127__5_2___data_result_matrix128x128_1_150_1_100__5_2_txt/traces/kernel-2-ctx_0x55c61387dff0.traceg.xz
-kernel name = _Z11srad_cuda_2PfS_S_S_S_S_iiff
-kernel id = 2
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 5120
-nregs = 28
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f99c9000000
-local mem base_addr = 0x00007f99c7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/srad_v2-rodinia-2.0-ft/__data_matrix128x128_txt_0_127_0_127__5_2___data_result_matrix128x128_1_150_1_100__5_2_txt/traces/kernel-2-ctx_0x55c61387dff0.traceg.xz
launching kernel name: _Z11srad_cuda_2PfS_S_S_S_S_iiff uid: 2 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
GPGPU-Sim: Reconfigure L1 cache to 112KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 2: size 0
kernel_name = _Z11srad_cuda_2PfS_S_S_S_S_iiff 
kernel_launch_uid = 2 
kernel_stream_id = 0
gpu_sim_cycle = 7733
gpu_sim_insn = 1278784
gpu_ipc =     165.3671
gpu_tot_sim_cycle = 17706
gpu_tot_sim_insn = 4178545
gpu_tot_ipc =     235.9960
gpu_tot_issued_cta = 128
gpu_occupancy = 22.9580% 
gpu_tot_occupancy = 23.2312% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.0028
partiton_level_parallism_total  =       1.6989
partiton_level_parallism_util =       9.2521
partiton_level_parallism_util_total  =       7.2833
L2_BW  =      72.5511 GB/Sec
L2_BW_total  =      61.5395 GB/Sec
gpu_total_sim_rate=835709

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 800, Miss = 666, Miss_rate = 0.833, Pending_hits = 84, Reservation_fails = 187
	L1D_cache_core[1]: Access = 800, Miss = 666, Miss_rate = 0.833, Pending_hits = 84, Reservation_fails = 181
	L1D_cache_core[2]: Access = 800, Miss = 666, Miss_rate = 0.833, Pending_hits = 84, Reservation_fails = 188
	L1D_cache_core[3]: Access = 800, Miss = 666, Miss_rate = 0.833, Pending_hits = 84, Reservation_fails = 185
	L1D_cache_core[4]: Access = 784, Miss = 666, Miss_rate = 0.849, Pending_hits = 84, Reservation_fails = 180
	L1D_cache_core[5]: Access = 784, Miss = 666, Miss_rate = 0.849, Pending_hits = 84, Reservation_fails = 183
	L1D_cache_core[6]: Access = 784, Miss = 666, Miss_rate = 0.849, Pending_hits = 84, Reservation_fails = 183
	L1D_cache_core[7]: Access = 800, Miss = 666, Miss_rate = 0.833, Pending_hits = 84, Reservation_fails = 185
	L1D_cache_core[8]: Access = 784, Miss = 666, Miss_rate = 0.849, Pending_hits = 70, Reservation_fails = 181
	L1D_cache_core[9]: Access = 784, Miss = 666, Miss_rate = 0.849, Pending_hits = 70, Reservation_fails = 179
	L1D_cache_core[10]: Access = 800, Miss = 666, Miss_rate = 0.833, Pending_hits = 84, Reservation_fails = 201
	L1D_cache_core[11]: Access = 800, Miss = 666, Miss_rate = 0.833, Pending_hits = 84, Reservation_fails = 181
	L1D_cache_core[12]: Access = 784, Miss = 666, Miss_rate = 0.849, Pending_hits = 84, Reservation_fails = 181
	L1D_cache_core[13]: Access = 784, Miss = 666, Miss_rate = 0.849, Pending_hits = 84, Reservation_fails = 185
	L1D_cache_core[14]: Access = 784, Miss = 666, Miss_rate = 0.849, Pending_hits = 84, Reservation_fails = 185
	L1D_cache_core[15]: Access = 800, Miss = 666, Miss_rate = 0.833, Pending_hits = 84, Reservation_fails = 179
	L1D_cache_core[16]: Access = 800, Miss = 666, Miss_rate = 0.833, Pending_hits = 84, Reservation_fails = 178
	L1D_cache_core[17]: Access = 800, Miss = 666, Miss_rate = 0.833, Pending_hits = 84, Reservation_fails = 183
	L1D_cache_core[18]: Access = 768, Miss = 648, Miss_rate = 0.844, Pending_hits = 56, Reservation_fails = 200
	L1D_cache_core[19]: Access = 784, Miss = 648, Miss_rate = 0.827, Pending_hits = 56, Reservation_fails = 185
	L1D_cache_core[20]: Access = 768, Miss = 648, Miss_rate = 0.844, Pending_hits = 56, Reservation_fails = 191
	L1D_cache_core[21]: Access = 768, Miss = 648, Miss_rate = 0.844, Pending_hits = 56, Reservation_fails = 193
	L1D_cache_core[22]: Access = 768, Miss = 648, Miss_rate = 0.844, Pending_hits = 56, Reservation_fails = 194
	L1D_cache_core[23]: Access = 784, Miss = 648, Miss_rate = 0.827, Pending_hits = 56, Reservation_fails = 186
	L1D_cache_core[24]: Access = 784, Miss = 648, Miss_rate = 0.827, Pending_hits = 56, Reservation_fails = 190
	L1D_cache_core[25]: Access = 784, Miss = 648, Miss_rate = 0.827, Pending_hits = 56, Reservation_fails = 169
	L1D_cache_core[26]: Access = 768, Miss = 648, Miss_rate = 0.844, Pending_hits = 56, Reservation_fails = 195
	L1D_cache_core[27]: Access = 784, Miss = 648, Miss_rate = 0.827, Pending_hits = 56, Reservation_fails = 177
	L1D_cache_core[28]: Access = 784, Miss = 648, Miss_rate = 0.827, Pending_hits = 70, Reservation_fails = 181
	L1D_cache_core[29]: Access = 784, Miss = 648, Miss_rate = 0.827, Pending_hits = 70, Reservation_fails = 183
	L1D_cache_core[30]: Access = 784, Miss = 648, Miss_rate = 0.827, Pending_hits = 70, Reservation_fails = 183
	L1D_cache_core[31]: Access = 800, Miss = 648, Miss_rate = 0.810, Pending_hits = 70, Reservation_fails = 178
	L1D_cache_core[32]: Access = 800, Miss = 648, Miss_rate = 0.810, Pending_hits = 70, Reservation_fails = 178
	L1D_cache_core[33]: Access = 800, Miss = 648, Miss_rate = 0.810, Pending_hits = 70, Reservation_fails = 187
	L1D_cache_core[34]: Access = 784, Miss = 648, Miss_rate = 0.827, Pending_hits = 70, Reservation_fails = 178
	L1D_cache_core[35]: Access = 800, Miss = 648, Miss_rate = 0.810, Pending_hits = 70, Reservation_fails = 175
	L1D_cache_core[36]: Access = 512, Miss = 438, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 118
	L1D_cache_core[37]: Access = 512, Miss = 438, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 116
	L1D_cache_core[38]: Access = 512, Miss = 438, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 116
	L1D_cache_core[39]: Access = 528, Miss = 438, Miss_rate = 0.830, Pending_hits = 42, Reservation_fails = 120
	L1D_cache_core[40]: Access = 528, Miss = 438, Miss_rate = 0.830, Pending_hits = 42, Reservation_fails = 120
	L1D_cache_core[41]: Access = 528, Miss = 438, Miss_rate = 0.830, Pending_hits = 42, Reservation_fails = 114
	L1D_cache_core[42]: Access = 512, Miss = 438, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 116
	L1D_cache_core[43]: Access = 512, Miss = 438, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 114
	L1D_cache_core[44]: Access = 512, Miss = 438, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 116
	L1D_cache_core[45]: Access = 512, Miss = 438, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 118
	L1D_total_cache_accesses = 33536
	L1D_total_cache_misses = 28032
	L1D_total_cache_miss_rate = 0.8359
	L1D_total_cache_pending_hits = 3024
	L1D_total_cache_reservation_fails = 7796
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.061
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 432
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8896
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3567
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8896
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3024
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4229
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 21248
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12288

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3567
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 4229
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
311, 288, 288, 288, 288, 288, 288, 313, 219, 196, 196, 196, 196, 196, 196, 220, 
gpgpu_n_tot_thrd_icount = 4843520
gpgpu_n_tot_w_icount = 151360
gpgpu_n_stall_shd_mem = 14084
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 17792
gpgpu_n_mem_write_global = 12288
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 225280
gpgpu_n_store_insn = 98304
gpgpu_n_shmem_insn = 368640
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 1600
gpgpu_n_l1cache_bkconflict = 12484
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1600
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 12484
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:83435	W0_Idle:121535	W0_Scoreboard:825848	W1:3798	W2:7246	W3:210	W4:174	W5:146	W6:78	W7:64	W8:44	W9:24	W10:6	W11:2	W12:4	W13:2	W14:1408	W15:1088	W16:0	W17:0	W18:0	W19:1	W20:2	W21:1	W22:3	W23:12	W24:22	W25:32	W26:39	W27:73	W28:855	W29:105	W30:4551	W31:363	W32:123157
single_issue_nums: WS0:38544	WS1:37072	WS2:37072	WS3:38672	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 142336 {8:17792,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 491520 {40:12288,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 711680 {40:17792,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 98304 {8:12288,}
maxmflatency = 525 
max_icnt2mem_latency = 162 
maxmrqlatency = 9 
max_icnt2sh_latency = 7 
averagemflatency = 278 
avg_icnt2mem_latency = 72 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:1866 	41 	161 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	14533 	15525 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	16206 	12551 	1323 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	29973 	107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6063      5577         0         0         0         0         0         0         0         0         0         0         0         0         0      5570 
dram[1]:      6069      6061         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5577      6074         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      6069      5548         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6107      5570         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5548      5581         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5552      5581         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5552      6061         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      6063      5548         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5577      6064         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5570      6067         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5548      5549         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5548      5572         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5548      5548         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5570      6064         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      6065      5570         0         0         0         0         0         0         0         0         0         0         0         0      5570         0 
dram[16]:      5484      5488         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5484      5488         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5488      5513         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      6005      5513         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      6001      5488         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      6003      5508         0         0         0         0         0         0         0         0         0         0         0         0         0      5506 
dram[22]:      6016      6052         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5508      6002         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5488      5484         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5488      6001         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      6002      5517         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      6013      6001         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5517      5484         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5484      6014         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5506      6022         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      6012      5488         0         0         0         0         0         0         0         0         0         0         0         0      5506         0 
average row accesses per activate:
dram[0]: 24.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000 
dram[1]: 20.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 40.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 36.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 28.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 56.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 40.000000 52.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 40.000000 52.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 40.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 36.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 44.000000 44.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 36.000000 60.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 32.000000 44.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 40.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000      -nan 
dram[16]: 28.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 36.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 48.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 16.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 32.000000 44.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 20.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000 
dram[22]: 32.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 28.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 60.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 36.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 28.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  8.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 16.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 40.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 20.000000 44.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000      -nan 
average row locality = 2080/68 = 30.588236
number of bytes read:
dram[0]:       768      1024         0         0         0         0         0         0         0         0         0         0         0         0         0       128 
dram[1]:       640       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1280       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1152       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       256      1152         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       896       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1792       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1280      1664         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1280      1664         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1280      1024         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      1152       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1024       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1408      1408         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1152      1920         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      1024      1408         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1280      1280         0         0         0         0         0         0         0         0         0         0         0         0       128         0 
dram[16]:       896      1024         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      1152      1792         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      1536      1152         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:       512       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      1024      1408         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:       640       768         0         0         0         0         0         0         0         0         0         0         0         0         0       128 
dram[22]:      1024       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:       896      1152         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      1920       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      1152       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:       896      1024         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:       256      1280         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:       512       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      1024      1024         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      1280       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:       640      1408         0         0         0         0         0         0         0         0         0         0         0         0       128         0 
total bytes read: 66560
Bmin_bank_accesses = 0!
chip skew: 3072/1152 = 2.67
number of bytes accessed:
dram[0]:       768      1024         0         0         0         0         0         0         0         0         0         0         0         0         0       128 
dram[1]:       640       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1280       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1152       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       256      1152         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       896       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1792       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1280      1664         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1280      1664         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1280      1024         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      1152       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1024       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1408      1408         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1152      1920         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      1024      1408         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1280      1280         0         0         0         0         0         0         0         0         0         0         0         0       128         0 
dram[16]:       896      1024         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      1152      1792         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      1536      1152         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:       512       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      1024      1408         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:       640       768         0         0         0         0         0         0         0         0         0         0         0         0         0       128 
dram[22]:      1024       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:       896      1152         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      1920       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      1152       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:       896      1024         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:       256      1280         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:       512       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      1024      1024         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      1280       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:       640      1408         0         0         0         0         0         0         0         0         0         0         0         0       128         0 
total dram bytes accesed = 66560
min_bank_accesses = 0!
chip skew: 3072/1152 = 2.67
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         77        60    none      none      none      none      none      none      none      none      none      none      none      none      none          17
dram[1]:         59        72    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         55        64    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         51        62    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        139        48    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         56        89    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         45        67    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         41        49    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         48        49    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         60        60    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:         54        61    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:         67        66    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:         56        58    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         53        46    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         54        51    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         52        57    none      none      none      none      none      none      none      none      none      none      none      none          15    none  
dram[16]:         74        61    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:         54        51    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:         54        62    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:         91        78    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:         63        65    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:         67        58    none      none      none      none      none      none      none      none      none      none      none      none      none          13
dram[22]:         65       136    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:         56        47    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:         43        62    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:         54        91    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:         57        62    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:         94        44    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:         91        62    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:         71        50    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:         48        71    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:         72        46    none      none      none      none      none      none      none      none      none      none      none      none          13    none  
maximum mf latency per bank:
dram[0]:        515       517       343       346       351       336         0         0         0         0         0         0         0         0         0       505
dram[1]:        516       507       346       343       348       340         0         0         0         0         0         0         0         0         0         0
dram[2]:        516       525       342       346       327       342         0         0         0         0         0         0         0         0         0         0
dram[3]:        515       525       346       346       335       338         0         0         0         0         0         0         0         0         0         0
dram[4]:        504       510       346       345       350       331         0         0         0         0         0         0         0         0         0         0
dram[5]:        511       505       340       341       350       340         0         0         0         0         0         0         0         0         0         0
dram[6]:        517       506       346       345       336       339         0         0         0         0         0         0         0         0         0         0
dram[7]:        508       511       343       342       346       344         0         0         0         0         0         0         0         0         0         0
dram[8]:        509       517       353       342       339       334         0         0         0         0         0         0         0         0         0         0
dram[9]:        506       505       341       335       337       338         0         0         0         0         0         0         0         0         0         0
dram[10]:        508       508       340       341       344       335         0         0         0         0         0         0         0         0         0         0
dram[11]:        510       512       342       342       345       345         0         0         0         0         0         0         0         0         0         0
dram[12]:        518       522       343       346       350       335         0         0         0         0         0         0         0         0         0         0
dram[13]:        509       518       350       344       332       345         0         0         0         0         0         0         0         0         0         0
dram[14]:        510       517       342       335       320       340         0         0         0         0         0         0         0         0         0         0
dram[15]:        516       517       341       344       343       336         0         0         0         0         0         0         0         0       509         0
dram[16]:        451       453       350       341       332       336         0         0         0         0         0         0         0         0         0         0
dram[17]:        451       444       348       335       337       332         0         0         0         0         0         0         0         0         0         0
dram[18]:        443       439       343       346       345       342         0         0         0         0         0         0         0         0         0         0
dram[19]:        451       445       350       346       335       336         0         0         0         0         0         0         0         0         0         0
dram[20]:        444       455       348       343       345       341         0         0         0         0         0         0         0         0         0         0
dram[21]:        441       442       342       343       332       340         0         0         0         0         0         0         0         0         0       439
dram[22]:        442       442       341       341       341       344         0         0         0         0         0         0         0         0         0         0
dram[23]:        443       453       343       344       351       334         0         0         0         0         0         0         0         0         0         0
dram[24]:        453       457       350       342       336       335         0         0         0         0         0         0         0         0         0         0
dram[25]:        443       444       345       343       340       341         0         0         0         0         0         0         0         0         0         0
dram[26]:        443       440       353       346       332       333         0         0         0         0         0         0         0         0         0         0
dram[27]:        438       444       333       334       350       339         0         0         0         0         0         0         0         0         0         0
dram[28]:        442       444       344       335       345       330         0         0         0         0         0         0         0         0         0         0
dram[29]:        443       444       353       345       350       333         0         0         0         0         0         0         0         0         0         0
dram[30]:        451       442       341       341       343       336         0         0         0         0         0         0         0         0         0         0
dram[31]:        444       442       344       341       342       339         0         0         0         0         0         0         0         0       442         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=78399 n_nop=78336 n_act=3 n_pre=0 n_ref_event=0 n_req=60 n_rd=60 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003061
n_activity=935 dram_eff=0.2567
bk0: 24a 78354i bk1: 32a 78351i bk2: 0a 78397i bk3: 0a 78398i bk4: 0a 78398i bk5: 0a 78398i bk6: 0a 78398i bk7: 0a 78399i bk8: 0a 78399i bk9: 0a 78399i bk10: 0a 78399i bk11: 0a 78400i bk12: 0a 78400i bk13: 0a 78400i bk14: 0a 78400i bk15: 4a 78361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.079545
Bank_Level_Parallism_Col = 1.068966
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.068966 

BW Util details:
bwutil = 0.003061 
total_CMD = 78399 
util_bw = 240 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 78074 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78399 
n_nop = 78336 
Read = 60 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 60 
total_req = 60 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 60 
Row_Bus_Util =  0.000038 
CoL_Bus_Util = 0.000765 
Either_Row_CoL_Bus_Util = 0.000804 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001735 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00173472
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=78399 n_nop=78361 n_act=2 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001837
n_activity=566 dram_eff=0.2544
bk0: 20a 78359i bk1: 16a 78367i bk2: 0a 78397i bk3: 0a 78398i bk4: 0a 78399i bk5: 0a 78399i bk6: 0a 78399i bk7: 0a 78399i bk8: 0a 78399i bk9: 0a 78399i bk10: 0a 78399i bk11: 0a 78399i bk12: 0a 78399i bk13: 0a 78399i bk14: 0a 78400i bk15: 0a 78400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009434
Bank_Level_Parallism_Col = 1.009615
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.009615 

BW Util details:
bwutil = 0.001837 
total_CMD = 78399 
util_bw = 144 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 78201 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78399 
n_nop = 78361 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 36 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.000459 
Either_Row_CoL_Bus_Util = 0.000485 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000842 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000841847
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=78399 n_nop=78329 n_act=2 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003469
n_activity=907 dram_eff=0.2999
bk0: 40a 78335i bk1: 28a 78351i bk2: 0a 78398i bk3: 0a 78398i bk4: 0a 78398i bk5: 0a 78398i bk6: 0a 78398i bk7: 0a 78399i bk8: 0a 78399i bk9: 0a 78399i bk10: 0a 78399i bk11: 0a 78399i bk12: 0a 78399i bk13: 0a 78400i bk14: 0a 78400i bk15: 0a 78400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011173
Bank_Level_Parallism_Col = 1.011299
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.011299 

BW Util details:
bwutil = 0.003469 
total_CMD = 78399 
util_bw = 272 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 78062 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78399 
n_nop = 78329 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 68 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.000867 
Either_Row_CoL_Bus_Util = 0.000893 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001339 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0013393
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=78399 n_nop=78333 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003265
n_activity=866 dram_eff=0.2956
bk0: 36a 78318i bk1: 28a 78343i bk2: 0a 78397i bk3: 0a 78398i bk4: 0a 78398i bk5: 0a 78398i bk6: 0a 78399i bk7: 0a 78399i bk8: 0a 78399i bk9: 0a 78399i bk10: 0a 78399i bk11: 0a 78399i bk12: 0a 78400i bk13: 0a 78400i bk14: 0a 78400i bk15: 0a 78400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.015228
Bank_Level_Parallism_Col = 1.015385
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.015385 

BW Util details:
bwutil = 0.003265 
total_CMD = 78399 
util_bw = 256 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 78057 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 38 
rwq = 0 
CCDLc_limit_alone = 38 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78399 
n_nop = 78333 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.000816 
Either_Row_CoL_Bus_Util = 0.000842 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001148 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00114797
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=78399 n_nop=78353 n_act=2 n_pre=0 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002245
n_activity=671 dram_eff=0.2623
bk0: 8a 78359i bk1: 36a 78347i bk2: 0a 78397i bk3: 0a 78398i bk4: 0a 78398i bk5: 0a 78399i bk6: 0a 78399i bk7: 0a 78399i bk8: 0a 78399i bk9: 0a 78399i bk10: 0a 78399i bk11: 0a 78399i bk12: 0a 78399i bk13: 0a 78400i bk14: 0a 78400i bk15: 0a 78400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954545
Row_Buffer_Locality_read = 0.954545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.007463
Bank_Level_Parallism_Col = 1.007576
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.007576 

BW Util details:
bwutil = 0.002245 
total_CMD = 78399 
util_bw = 176 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 78158 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78399 
n_nop = 78353 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 44 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.000561 
Either_Row_CoL_Bus_Util = 0.000587 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001390 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00139032
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=78399 n_nop=78357 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002041
n_activity=560 dram_eff=0.2857
bk0: 28a 78349i bk1: 12a 78347i bk2: 0a 78398i bk3: 0a 78398i bk4: 0a 78398i bk5: 0a 78399i bk6: 0a 78399i bk7: 0a 78399i bk8: 0a 78399i bk9: 0a 78399i bk10: 0a 78399i bk11: 0a 78399i bk12: 0a 78399i bk13: 0a 78399i bk14: 0a 78399i bk15: 0a 78400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002041 
total_CMD = 78399 
util_bw = 160 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 78163 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78399 
n_nop = 78357 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.000510 
Either_Row_CoL_Bus_Util = 0.000536 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001735 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00173472
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=78399 n_nop=78317 n_act=2 n_pre=0 n_ref_event=0 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004082
n_activity=901 dram_eff=0.3552
bk0: 56a 78260i bk1: 24a 78348i bk2: 0a 78398i bk3: 0a 78398i bk4: 0a 78398i bk5: 0a 78398i bk6: 0a 78398i bk7: 0a 78399i bk8: 0a 78399i bk9: 0a 78399i bk10: 0a 78399i bk11: 0a 78399i bk12: 0a 78399i bk13: 0a 78400i bk14: 0a 78400i bk15: 0a 78400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.022642
Bank_Level_Parallism_Col = 1.022814
Bank_Level_Parallism_Ready = 1.012500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.022814 

BW Util details:
bwutil = 0.004082 
total_CMD = 78399 
util_bw = 320 
Wasted_Col = 105 
Wasted_Row = 0 
Idle = 77974 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78399 
n_nop = 78317 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 80 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.001020 
Either_Row_CoL_Bus_Util = 0.001046 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003878 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0038776
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=78399 n_nop=78305 n_act=2 n_pre=0 n_ref_event=0 n_req=92 n_rd=92 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004694
n_activity=981 dram_eff=0.3751
bk0: 40a 78302i bk1: 52a 78240i bk2: 0a 78398i bk3: 0a 78398i bk4: 0a 78398i bk5: 0a 78399i bk6: 0a 78399i bk7: 0a 78399i bk8: 0a 78399i bk9: 0a 78399i bk10: 0a 78399i bk11: 0a 78399i bk12: 0a 78399i bk13: 0a 78399i bk14: 0a 78399i bk15: 0a 78400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978261
Row_Buffer_Locality_read = 0.978261
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.144262
Bank_Level_Parallism_Col = 1.145215
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.145215 

BW Util details:
bwutil = 0.004694 
total_CMD = 78399 
util_bw = 368 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 77945 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78399 
n_nop = 78305 
Read = 92 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 92 
total_req = 92 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 92 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.001173 
Either_Row_CoL_Bus_Util = 0.001199 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002436 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00243626
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=78399 n_nop=78305 n_act=2 n_pre=0 n_ref_event=0 n_req=92 n_rd=92 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004694
n_activity=771 dram_eff=0.4773
bk0: 40a 78258i bk1: 52a 78257i bk2: 0a 78397i bk3: 0a 78398i bk4: 0a 78398i bk5: 0a 78398i bk6: 0a 78398i bk7: 0a 78398i bk8: 0a 78399i bk9: 0a 78399i bk10: 0a 78400i bk11: 0a 78400i bk12: 0a 78400i bk13: 0a 78400i bk14: 0a 78400i bk15: 0a 78400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978261
Row_Buffer_Locality_read = 0.978261
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.191083
Bank_Level_Parallism_Col = 1.192308
Bank_Level_Parallism_Ready = 1.010870
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.192308 

BW Util details:
bwutil = 0.004694 
total_CMD = 78399 
util_bw = 368 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 77941 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 46 
rwq = 0 
CCDLc_limit_alone = 46 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78399 
n_nop = 78305 
Read = 92 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 92 
total_req = 92 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 92 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.001173 
Either_Row_CoL_Bus_Util = 0.001199 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00322708
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=78399 n_nop=78325 n_act=2 n_pre=0 n_ref_event=0 n_req=72 n_rd=72 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003674
n_activity=931 dram_eff=0.3093
bk0: 40a 78313i bk1: 32a 78355i bk2: 0a 78398i bk3: 0a 78398i bk4: 0a 78398i bk5: 0a 78398i bk6: 0a 78398i bk7: 0a 78398i bk8: 0a 78398i bk9: 0a 78399i bk10: 0a 78399i bk11: 0a 78400i bk12: 0a 78400i bk13: 0a 78400i bk14: 0a 78400i bk15: 0a 78400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972222
Row_Buffer_Locality_read = 0.972222
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.015000
Bank_Level_Parallism_Col = 1.015152
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.015152 

BW Util details:
bwutil = 0.003674 
total_CMD = 78399 
util_bw = 288 
Wasted_Col = 81 
Wasted_Row = 0 
Idle = 78030 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78399 
n_nop = 78325 
Read = 72 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 72 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.000918 
Either_Row_CoL_Bus_Util = 0.000944 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002487 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00248728
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=78399 n_nop=78337 n_act=2 n_pre=0 n_ref_event=0 n_req=60 n_rd=60 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003061
n_activity=672 dram_eff=0.3571
bk0: 36a 78329i bk1: 24a 78343i bk2: 0a 78398i bk3: 0a 78398i bk4: 0a 78398i bk5: 0a 78398i bk6: 0a 78398i bk7: 0a 78399i bk8: 0a 78399i bk9: 0a 78399i bk10: 0a 78399i bk11: 0a 78399i bk12: 0a 78399i bk13: 0a 78400i bk14: 0a 78400i bk15: 0a 78400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.016304
Bank_Level_Parallism_Col = 1.016484
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016484 

BW Util details:
bwutil = 0.003061 
total_CMD = 78399 
util_bw = 240 
Wasted_Col = 81 
Wasted_Row = 0 
Idle = 78078 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78399 
n_nop = 78337 
Read = 60 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 60 
total_req = 60 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 60 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.000765 
Either_Row_CoL_Bus_Util = 0.000791 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001186 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00118624
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=78399 n_nop=78341 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002857
n_activity=752 dram_eff=0.2979
bk0: 32a 78344i bk1: 24a 78324i bk2: 0a 78399i bk3: 0a 78399i bk4: 0a 78399i bk5: 0a 78399i bk6: 0a 78399i bk7: 0a 78399i bk8: 0a 78399i bk9: 0a 78399i bk10: 0a 78399i bk11: 0a 78399i bk12: 0a 78399i bk13: 0a 78399i bk14: 0a 78399i bk15: 0a 78399i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.282759
Bank_Level_Parallism_Col = 1.222222
Bank_Level_Parallism_Ready = 1.017857
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.222222 

BW Util details:
bwutil = 0.002857 
total_CMD = 78399 
util_bw = 224 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 78126 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78399 
n_nop = 78341 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.000714 
Either_Row_CoL_Bus_Util = 0.000740 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003049 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00304851
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=78399 n_nop=78309 n_act=2 n_pre=0 n_ref_event=0 n_req=88 n_rd=88 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00449
n_activity=841 dram_eff=0.4185
bk0: 44a 78255i bk1: 44a 78286i bk2: 0a 78398i bk3: 0a 78398i bk4: 0a 78398i bk5: 0a 78399i bk6: 0a 78399i bk7: 0a 78399i bk8: 0a 78399i bk9: 0a 78399i bk10: 0a 78399i bk11: 0a 78399i bk12: 0a 78399i bk13: 0a 78399i bk14: 0a 78399i bk15: 0a 78400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977273
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.051672
Bank_Level_Parallism_Col = 1.051988
Bank_Level_Parallism_Ready = 1.022727
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.051988 

BW Util details:
bwutil = 0.004490 
total_CMD = 78399 
util_bw = 352 
Wasted_Col = 106 
Wasted_Row = 0 
Idle = 77941 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 58 
rwq = 0 
CCDLc_limit_alone = 58 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78399 
n_nop = 78309 
Read = 88 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 88 
total_req = 88 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 88 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.001122 
Either_Row_CoL_Bus_Util = 0.001148 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004464 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00446434
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=78399 n_nop=78301 n_act=2 n_pre=0 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004898
n_activity=997 dram_eff=0.3852
bk0: 36a 78299i bk1: 60a 78253i bk2: 0a 78397i bk3: 0a 78399i bk4: 0a 78399i bk5: 0a 78399i bk6: 0a 78399i bk7: 0a 78399i bk8: 0a 78399i bk9: 0a 78399i bk10: 0a 78399i bk11: 0a 78399i bk12: 0a 78399i bk13: 0a 78399i bk14: 0a 78399i bk15: 0a 78400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.271375
Bank_Level_Parallism_Col = 1.227612
Bank_Level_Parallism_Ready = 1.010417
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.227612 

BW Util details:
bwutil = 0.004898 
total_CMD = 78399 
util_bw = 384 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 77941 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 50 
rwq = 0 
CCDLc_limit_alone = 50 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78399 
n_nop = 78301 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 96 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.001225 
Either_Row_CoL_Bus_Util = 0.001250 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004987 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00498731
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=78399 n_nop=78321 n_act=2 n_pre=0 n_ref_event=0 n_req=76 n_rd=76 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003878
n_activity=844 dram_eff=0.3602
bk0: 32a 78339i bk1: 44a 78292i bk2: 0a 78398i bk3: 0a 78398i bk4: 0a 78398i bk5: 0a 78399i bk6: 0a 78399i bk7: 0a 78399i bk8: 0a 78399i bk9: 0a 78399i bk10: 0a 78399i bk11: 0a 78399i bk12: 0a 78399i bk13: 0a 78399i bk14: 0a 78399i bk15: 0a 78400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.038298
Bank_Level_Parallism_Col = 1.038627
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.038627 

BW Util details:
bwutil = 0.003878 
total_CMD = 78399 
util_bw = 304 
Wasted_Col = 89 
Wasted_Row = 0 
Idle = 78006 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 45 
rwq = 0 
CCDLc_limit_alone = 45 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78399 
n_nop = 78321 
Read = 76 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 76 
total_req = 76 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 76 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.000969 
Either_Row_CoL_Bus_Util = 0.000995 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001314 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00131379
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=78399 n_nop=78312 n_act=3 n_pre=0 n_ref_event=0 n_req=84 n_rd=84 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004286
n_activity=944 dram_eff=0.3559
bk0: 40a 78317i bk1: 40a 78327i bk2: 0a 78396i bk3: 0a 78398i bk4: 0a 78398i bk5: 0a 78398i bk6: 0a 78399i bk7: 0a 78399i bk8: 0a 78399i bk9: 0a 78399i bk10: 0a 78399i bk11: 0a 78400i bk12: 0a 78401i bk13: 0a 78401i bk14: 4a 78344i bk15: 0a 78399i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.226891
Bank_Level_Parallism_Col = 1.177966
Bank_Level_Parallism_Ready = 1.011905
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.177966 

BW Util details:
bwutil = 0.004286 
total_CMD = 78399 
util_bw = 336 
Wasted_Col = 89 
Wasted_Row = 0 
Idle = 77974 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 41 
rwq = 0 
CCDLc_limit_alone = 41 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78399 
n_nop = 78312 
Read = 84 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 84 
total_req = 84 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 84 
Row_Bus_Util =  0.000038 
CoL_Bus_Util = 0.001071 
Either_Row_CoL_Bus_Util = 0.001110 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002398 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00239799
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=78399 n_nop=78337 n_act=2 n_pre=0 n_ref_event=0 n_req=60 n_rd=60 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007653
n_activity=832 dram_eff=0.07212
bk0: 28a 78368i bk1: 32a 78368i bk2: 0a 78399i bk3: 0a 78399i bk4: 0a 78399i bk5: 0a 78399i bk6: 0a 78399i bk7: 0a 78399i bk8: 0a 78399i bk9: 0a 78399i bk10: 0a 78399i bk11: 0a 78399i bk12: 0a 78399i bk13: 0a 78399i bk14: 0a 78399i bk15: 0a 78399i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.173077
Bank_Level_Parallism_Col = 1.165049
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.165049 

BW Util details:
bwutil = 0.000765 
total_CMD = 78399 
util_bw = 60 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 78295 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78399 
n_nop = 78337 
Read = 60 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 60 
total_req = 60 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 60 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.000765 
Either_Row_CoL_Bus_Util = 0.000791 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001390 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00139032
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=78399 n_nop=78305 n_act=2 n_pre=0 n_ref_event=0 n_req=92 n_rd=92 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001173
n_activity=1008 dram_eff=0.09127
bk0: 36a 78368i bk1: 56a 78350i bk2: 0a 78399i bk3: 0a 78399i bk4: 0a 78399i bk5: 0a 78399i bk6: 0a 78399i bk7: 0a 78399i bk8: 0a 78399i bk9: 0a 78399i bk10: 0a 78399i bk11: 0a 78399i bk12: 0a 78399i bk13: 0a 78399i bk14: 0a 78399i bk15: 0a 78399i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978261
Row_Buffer_Locality_read = 0.978261
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.116883
Bank_Level_Parallism_Col = 1.111111
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.111111 

BW Util details:
bwutil = 0.001173 
total_CMD = 78399 
util_bw = 92 
Wasted_Col = 62 
Wasted_Row = 0 
Idle = 78245 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78399 
n_nop = 78305 
Read = 92 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 92 
total_req = 92 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 92 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.001173 
Either_Row_CoL_Bus_Util = 0.001199 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002219 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00221942
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=78399 n_nop=78313 n_act=2 n_pre=0 n_ref_event=0 n_req=84 n_rd=84 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001071
n_activity=950 dram_eff=0.08842
bk0: 48a 78353i bk1: 36a 78368i bk2: 0a 78399i bk3: 0a 78399i bk4: 0a 78399i bk5: 0a 78399i bk6: 0a 78399i bk7: 0a 78399i bk8: 0a 78399i bk9: 0a 78399i bk10: 0a 78399i bk11: 0a 78399i bk12: 0a 78399i bk13: 0a 78399i bk14: 0a 78399i bk15: 0a 78399i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001071 
total_CMD = 78399 
util_bw = 84 
Wasted_Col = 77 
Wasted_Row = 0 
Idle = 78238 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78399 
n_nop = 78313 
Read = 84 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 84 
total_req = 84 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 84 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.001071 
Either_Row_CoL_Bus_Util = 0.001097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002207 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00220666
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=78399 n_nop=78357 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005102
n_activity=539 dram_eff=0.07421
bk0: 16a 78377i bk1: 24a 78359i bk2: 0a 78399i bk3: 0a 78399i bk4: 0a 78399i bk5: 0a 78399i bk6: 0a 78399i bk7: 0a 78399i bk8: 0a 78399i bk9: 0a 78399i bk10: 0a 78399i bk11: 0a 78399i bk12: 0a 78399i bk13: 0a 78399i bk14: 0a 78399i bk15: 0a 78399i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.020000
Bank_Level_Parallism_Col = 1.020408
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.020408 

BW Util details:
bwutil = 0.000510 
total_CMD = 78399 
util_bw = 40 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 78299 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78399 
n_nop = 78357 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.000510 
Either_Row_CoL_Bus_Util = 0.000536 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000689 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000688784
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=78399 n_nop=78321 n_act=2 n_pre=0 n_ref_event=0 n_req=76 n_rd=76 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009694
n_activity=839 dram_eff=0.09058
bk0: 32a 78377i bk1: 44a 78344i bk2: 0a 78399i bk3: 0a 78399i bk4: 0a 78399i bk5: 0a 78399i bk6: 0a 78399i bk7: 0a 78399i bk8: 0a 78399i bk9: 0a 78399i bk10: 0a 78399i bk11: 0a 78399i bk12: 0a 78399i bk13: 0a 78399i bk14: 0a 78399i bk15: 0a 78399i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006579
Bank_Level_Parallism_Col = 1.006667
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006667 

BW Util details:
bwutil = 0.000969 
total_CMD = 78399 
util_bw = 76 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 78247 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78399 
n_nop = 78321 
Read = 76 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 76 
total_req = 76 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 76 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.000969 
Either_Row_CoL_Bus_Util = 0.000995 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002079 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00207911
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=78399 n_nop=78348 n_act=3 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006123
n_activity=542 dram_eff=0.08856
bk0: 20a 78377i bk1: 24a 78356i bk2: 0a 78399i bk3: 0a 78399i bk4: 0a 78399i bk5: 0a 78399i bk6: 0a 78399i bk7: 0a 78399i bk8: 0a 78399i bk9: 0a 78399i bk10: 0a 78399i bk11: 0a 78399i bk12: 0a 78399i bk13: 0a 78399i bk14: 0a 78399i bk15: 4a 78368i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.230769
Bank_Level_Parallism_Col = 1.226087
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.226087 

BW Util details:
bwutil = 0.000612 
total_CMD = 78399 
util_bw = 48 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 78282 

BW Util Bottlenecks: 
RCDc_limit = 62 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78399 
n_nop = 78348 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 48 
Row_Bus_Util =  0.000038 
CoL_Bus_Util = 0.000612 
Either_Row_CoL_Bus_Util = 0.000651 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001990 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00198982
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=78399 n_nop=78357 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005102
n_activity=514 dram_eff=0.07782
bk0: 32a 78353i bk1: 8a 78377i bk2: 0a 78399i bk3: 0a 78399i bk4: 0a 78399i bk5: 0a 78399i bk6: 0a 78399i bk7: 0a 78399i bk8: 0a 78399i bk9: 0a 78399i bk10: 0a 78399i bk11: 0a 78399i bk12: 0a 78399i bk13: 0a 78399i bk14: 0a 78399i bk15: 0a 78399i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.018868
Bank_Level_Parallism_Col = 1.019231
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.019231 

BW Util details:
bwutil = 0.000510 
total_CMD = 78399 
util_bw = 40 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 78293 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78399 
n_nop = 78357 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.000510 
Either_Row_CoL_Bus_Util = 0.000536 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000038 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.82658e-05
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=78399 n_nop=78333 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008163
n_activity=743 dram_eff=0.08614
bk0: 28a 78356i bk1: 36a 78365i bk2: 0a 78399i bk3: 0a 78399i bk4: 0a 78399i bk5: 0a 78399i bk6: 0a 78399i bk7: 0a 78399i bk8: 0a 78399i bk9: 0a 78399i bk10: 0a 78399i bk11: 0a 78399i bk12: 0a 78399i bk13: 0a 78399i bk14: 0a 78399i bk15: 0a 78399i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000816 
total_CMD = 78399 
util_bw = 64 
Wasted_Col = 77 
Wasted_Row = 0 
Idle = 78258 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78399 
n_nop = 78333 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.000816 
Either_Row_CoL_Bus_Util = 0.000842 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001913 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00191329
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=78399 n_nop=78313 n_act=2 n_pre=0 n_ref_event=0 n_req=84 n_rd=84 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001071
n_activity=961 dram_eff=0.08741
bk0: 60a 78356i bk1: 24a 78368i bk2: 0a 78399i bk3: 0a 78399i bk4: 0a 78399i bk5: 0a 78399i bk6: 0a 78399i bk7: 0a 78399i bk8: 0a 78399i bk9: 0a 78399i bk10: 0a 78399i bk11: 0a 78399i bk12: 0a 78399i bk13: 0a 78399i bk14: 0a 78399i bk15: 0a 78399i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.128571
Bank_Level_Parallism_Col = 1.122302
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.122302 

BW Util details:
bwutil = 0.001071 
total_CMD = 78399 
util_bw = 84 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 78259 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78399 
n_nop = 78313 
Read = 84 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 84 
total_req = 84 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 84 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.001071 
Either_Row_CoL_Bus_Util = 0.001097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001390 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00139032
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=78399 n_nop=78349 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006123
n_activity=655 dram_eff=0.07328
bk0: 36a 78365i bk1: 12a 78374i bk2: 0a 78399i bk3: 0a 78399i bk4: 0a 78399i bk5: 0a 78399i bk6: 0a 78399i bk7: 0a 78399i bk8: 0a 78399i bk9: 0a 78399i bk10: 0a 78399i bk11: 0a 78399i bk12: 0a 78399i bk13: 0a 78399i bk14: 0a 78399i bk15: 0a 78399i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000612 
total_CMD = 78399 
util_bw = 48 
Wasted_Col = 59 
Wasted_Row = 0 
Idle = 78292 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78399 
n_nop = 78349 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.000612 
Either_Row_CoL_Bus_Util = 0.000638 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000689 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000688784
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=78399 n_nop=78337 n_act=2 n_pre=0 n_ref_event=0 n_req=60 n_rd=60 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007653
n_activity=811 dram_eff=0.07398
bk0: 28a 78377i bk1: 32a 78368i bk2: 0a 78399i bk3: 0a 78399i bk4: 0a 78399i bk5: 0a 78399i bk6: 0a 78399i bk7: 0a 78399i bk8: 0a 78399i bk9: 0a 78399i bk10: 0a 78399i bk11: 0a 78399i bk12: 0a 78399i bk13: 0a 78399i bk14: 0a 78399i bk15: 0a 78399i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.008929
Bank_Level_Parallism_Col = 1.009091
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.009091 

BW Util details:
bwutil = 0.000765 
total_CMD = 78399 
util_bw = 60 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 78287 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78399 
n_nop = 78337 
Read = 60 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 60 
total_req = 60 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 60 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.000765 
Either_Row_CoL_Bus_Util = 0.000791 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000702 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00070154
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=78399 n_nop=78349 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006123
n_activity=701 dram_eff=0.06847
bk0: 8a 78377i bk1: 40a 78365i bk2: 0a 78399i bk3: 0a 78399i bk4: 0a 78399i bk5: 0a 78399i bk6: 0a 78399i bk7: 0a 78399i bk8: 0a 78399i bk9: 0a 78399i bk10: 0a 78399i bk11: 0a 78399i bk12: 0a 78399i bk13: 0a 78399i bk14: 0a 78399i bk15: 0a 78399i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000612 
total_CMD = 78399 
util_bw = 48 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 78295 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78399 
n_nop = 78349 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.000612 
Either_Row_CoL_Bus_Util = 0.000638 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000026 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.55105e-05
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=78399 n_nop=78353 n_act=2 n_pre=0 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005612
n_activity=650 dram_eff=0.06769
bk0: 16a 78356i bk1: 28a 78368i bk2: 0a 78399i bk3: 0a 78399i bk4: 0a 78399i bk5: 0a 78399i bk6: 0a 78399i bk7: 0a 78399i bk8: 0a 78399i bk9: 0a 78399i bk10: 0a 78399i bk11: 0a 78399i bk12: 0a 78399i bk13: 0a 78399i bk14: 0a 78399i bk15: 0a 78399i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954545
Row_Buffer_Locality_read = 0.954545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000561 
total_CMD = 78399 
util_bw = 44 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 78281 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78399 
n_nop = 78353 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 44 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.000561 
Either_Row_CoL_Bus_Util = 0.000587 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003112 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00311228
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=78399 n_nop=78333 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008163
n_activity=806 dram_eff=0.0794
bk0: 32a 78361i bk1: 32a 78371i bk2: 0a 78399i bk3: 0a 78399i bk4: 0a 78399i bk5: 0a 78399i bk6: 0a 78399i bk7: 0a 78399i bk8: 0a 78399i bk9: 0a 78399i bk10: 0a 78399i bk11: 0a 78399i bk12: 0a 78399i bk13: 0a 78399i bk14: 0a 78399i bk15: 0a 78399i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.007752
Bank_Level_Parallism_Col = 1.007874
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.007874 

BW Util details:
bwutil = 0.000816 
total_CMD = 78399 
util_bw = 64 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 78270 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78399 
n_nop = 78333 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.000816 
Either_Row_CoL_Bus_Util = 0.000842 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000714 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000714295
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=78399 n_nop=78345 n_act=2 n_pre=0 n_ref_event=0 n_req=52 n_rd=52 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006633
n_activity=675 dram_eff=0.07704
bk0: 40a 78357i bk1: 12a 78377i bk2: 0a 78399i bk3: 0a 78399i bk4: 0a 78399i bk5: 0a 78399i bk6: 0a 78399i bk7: 0a 78399i bk8: 0a 78399i bk9: 0a 78399i bk10: 0a 78399i bk11: 0a 78399i bk12: 0a 78399i bk13: 0a 78399i bk14: 0a 78399i bk15: 0a 78399i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961538
Row_Buffer_Locality_read = 0.961538
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000663 
total_CMD = 78399 
util_bw = 52 
Wasted_Col = 64 
Wasted_Row = 0 
Idle = 78283 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78399 
n_nop = 78345 
Read = 52 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 52 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 52 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.000663 
Either_Row_CoL_Bus_Util = 0.000689 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000714 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000714295
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=78399 n_nop=78328 n_act=3 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008674
n_activity=709 dram_eff=0.09591
bk0: 20a 78374i bk1: 44a 78362i bk2: 0a 78399i bk3: 0a 78399i bk4: 0a 78399i bk5: 0a 78399i bk6: 0a 78399i bk7: 0a 78399i bk8: 0a 78399i bk9: 0a 78399i bk10: 0a 78399i bk11: 0a 78399i bk12: 0a 78399i bk13: 0a 78399i bk14: 4a 78368i bk15: 0a 78399i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955882
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.045455
Bank_Level_Parallism_Col = 1.046358
Bank_Level_Parallism_Ready = 1.029412
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.046358 

BW Util details:
bwutil = 0.000867 
total_CMD = 78399 
util_bw = 68 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 78245 

BW Util Bottlenecks: 
RCDc_limit = 63 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78399 
n_nop = 78328 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 68 
Row_Bus_Util =  0.000038 
CoL_Bus_Util = 0.000867 
Either_Row_CoL_Bus_Util = 0.000906 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001225 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00122451

========= L2 cache stats =========
L2_cache_bank[0]: Access = 357, Miss = 148, Miss_rate = 0.415, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 502, Miss = 200, Miss_rate = 0.398, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 430, Miss = 184, Miss_rate = 0.428, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 442, Miss = 200, Miss_rate = 0.452, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 508, Miss = 204, Miss_rate = 0.402, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 390, Miss = 156, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 356, Miss = 156, Miss_rate = 0.438, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 528, Miss = 204, Miss_rate = 0.386, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 376, Miss = 160, Miss_rate = 0.426, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 476, Miss = 204, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 412, Miss = 192, Miss_rate = 0.466, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 474, Miss = 196, Miss_rate = 0.414, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 493, Miss = 200, Miss_rate = 0.406, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 470, Miss = 180, Miss_rate = 0.383, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 510, Miss = 196, Miss_rate = 0.384, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 406, Miss = 160, Miss_rate = 0.394, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 451, Miss = 184, Miss_rate = 0.408, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 544, Miss = 204, Miss_rate = 0.375, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 478, Miss = 196, Miss_rate = 0.410, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 420, Miss = 160, Miss_rate = 0.381, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 444, Miss = 180, Miss_rate = 0.405, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 484, Miss = 208, Miss_rate = 0.430, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 490, Miss = 224, Miss_rate = 0.457, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 628, Miss = 252, Miss_rate = 0.401, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 584, Miss = 224, Miss_rate = 0.384, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 548, Miss = 228, Miss_rate = 0.416, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 512, Miss = 200, Miss_rate = 0.391, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 514, Miss = 196, Miss_rate = 0.381, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 522, Miss = 200, Miss_rate = 0.383, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 420, Miss = 176, Miss_rate = 0.419, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 506, Miss = 216, Miss_rate = 0.427, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 482, Miss = 180, Miss_rate = 0.373, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 15157
L2_total_cache_misses = 6168
L2_total_cache_miss_rate = 0.4069
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7889
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 277
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 831
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1265
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3795
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8997
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6160
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=30080
icnt_total_pkts_simt_to_mem=30080
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 30080
Req_Network_cycles = 17706
Req_Network_injected_packets_per_cycle =       1.6989 
Req_Network_conflicts_per_cycle =       0.3122
Req_Network_conflicts_per_cycle_util =       1.3383
Req_Bank_Level_Parallism =       7.2833
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.4016
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0265

Reply_Network_injected_packets_num = 30080
Reply_Network_cycles = 17706
Reply_Network_injected_packets_per_cycle =        1.6989
Reply_Network_conflicts_per_cycle =        0.0173
Reply_Network_conflicts_per_cycle_util =       0.0700
Reply_Bank_Level_Parallism =       6.8786
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0004
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0369
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 835709 (inst/sec)
gpgpu_simulation_rate = 3541 (cycle/sec)
gpgpu_silicon_slowdown = 319683x
launching memcpy command : MemcpyHtoD,0x00007f99aaf60000,65536
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/srad_v2-rodinia-2.0-ft/__data_matrix128x128_txt_0_127_0_127__5_2___data_result_matrix128x128_1_150_1_100__5_2_txt/traces/kernel-3-ctx_0x55c61387dff0.traceg.xz
-kernel name = _Z11srad_cuda_1PfS_S_S_S_S_iif
-kernel id = 3
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 6144
-nregs = 23
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f99c9000000
-local mem base_addr = 0x00007f99c7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/srad_v2-rodinia-2.0-ft/__data_matrix128x128_txt_0_127_0_127__5_2___data_result_matrix128x128_1_150_1_100__5_2_txt/traces/kernel-3-ctx_0x55c61387dff0.traceg.xz
launching kernel name: _Z11srad_cuda_1PfS_S_S_S_S_iif uid: 3 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 36 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim: Reconfigure L1 cache to 112KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 45 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 30 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 31 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 32 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 33 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 34 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 35 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 3: size 0
kernel_name = _Z11srad_cuda_1PfS_S_S_S_S_iif 
kernel_launch_uid = 3 
kernel_stream_id = 0
gpu_sim_cycle = 10038
gpu_sim_insn = 2901005
gpu_ipc =     289.0023
gpu_tot_sim_cycle = 27744
gpu_tot_sim_insn = 7079550
gpu_tot_ipc =     255.1741
gpu_tot_issued_cta = 192
gpu_occupancy = 23.4570% 
gpu_tot_occupancy = 23.3189% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.4537
partiton_level_parallism_total  =       1.6101
partiton_level_parallism_util =       5.7022
partiton_level_parallism_util_total  =       6.6784
L2_BW  =      52.6580 GB/Sec
L2_BW_total  =      58.3261 GB/Sec
gpu_total_sim_rate=884943

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1344, Miss = 1122, Miss_rate = 0.835, Pending_hits = 154, Reservation_fails = 337
	L1D_cache_core[1]: Access = 1328, Miss = 1122, Miss_rate = 0.845, Pending_hits = 154, Reservation_fails = 313
	L1D_cache_core[2]: Access = 1328, Miss = 1122, Miss_rate = 0.845, Pending_hits = 154, Reservation_fails = 320
	L1D_cache_core[3]: Access = 1328, Miss = 1122, Miss_rate = 0.845, Pending_hits = 154, Reservation_fails = 317
	L1D_cache_core[4]: Access = 1312, Miss = 1122, Miss_rate = 0.855, Pending_hits = 154, Reservation_fails = 312
	L1D_cache_core[5]: Access = 1328, Miss = 1122, Miss_rate = 0.845, Pending_hits = 154, Reservation_fails = 313
	L1D_cache_core[6]: Access = 1328, Miss = 1122, Miss_rate = 0.845, Pending_hits = 154, Reservation_fails = 313
	L1D_cache_core[7]: Access = 1344, Miss = 1122, Miss_rate = 0.835, Pending_hits = 154, Reservation_fails = 317
	L1D_cache_core[8]: Access = 1040, Miss = 894, Miss_rate = 0.860, Pending_hits = 98, Reservation_fails = 248
	L1D_cache_core[9]: Access = 1040, Miss = 894, Miss_rate = 0.860, Pending_hits = 98, Reservation_fails = 246
	L1D_cache_core[10]: Access = 1056, Miss = 894, Miss_rate = 0.847, Pending_hits = 112, Reservation_fails = 268
	L1D_cache_core[11]: Access = 1056, Miss = 894, Miss_rate = 0.847, Pending_hits = 112, Reservation_fails = 248
	L1D_cache_core[12]: Access = 1040, Miss = 894, Miss_rate = 0.860, Pending_hits = 112, Reservation_fails = 248
	L1D_cache_core[13]: Access = 1056, Miss = 894, Miss_rate = 0.847, Pending_hits = 112, Reservation_fails = 250
	L1D_cache_core[14]: Access = 1056, Miss = 894, Miss_rate = 0.847, Pending_hits = 112, Reservation_fails = 250
	L1D_cache_core[15]: Access = 1056, Miss = 894, Miss_rate = 0.847, Pending_hits = 112, Reservation_fails = 246
	L1D_cache_core[16]: Access = 1056, Miss = 894, Miss_rate = 0.847, Pending_hits = 112, Reservation_fails = 245
	L1D_cache_core[17]: Access = 1056, Miss = 894, Miss_rate = 0.847, Pending_hits = 112, Reservation_fails = 250
	L1D_cache_core[18]: Access = 1024, Miss = 876, Miss_rate = 0.855, Pending_hits = 84, Reservation_fails = 267
	L1D_cache_core[19]: Access = 1040, Miss = 876, Miss_rate = 0.842, Pending_hits = 84, Reservation_fails = 252
	L1D_cache_core[20]: Access = 1024, Miss = 876, Miss_rate = 0.855, Pending_hits = 84, Reservation_fails = 258
	L1D_cache_core[21]: Access = 1040, Miss = 876, Miss_rate = 0.842, Pending_hits = 84, Reservation_fails = 258
	L1D_cache_core[22]: Access = 1040, Miss = 876, Miss_rate = 0.842, Pending_hits = 84, Reservation_fails = 259
	L1D_cache_core[23]: Access = 1040, Miss = 876, Miss_rate = 0.842, Pending_hits = 84, Reservation_fails = 253
	L1D_cache_core[24]: Access = 1040, Miss = 876, Miss_rate = 0.842, Pending_hits = 84, Reservation_fails = 257
	L1D_cache_core[25]: Access = 1040, Miss = 876, Miss_rate = 0.842, Pending_hits = 84, Reservation_fails = 236
	L1D_cache_core[26]: Access = 1024, Miss = 876, Miss_rate = 0.855, Pending_hits = 84, Reservation_fails = 262
	L1D_cache_core[27]: Access = 1040, Miss = 876, Miss_rate = 0.842, Pending_hits = 84, Reservation_fails = 244
	L1D_cache_core[28]: Access = 1040, Miss = 876, Miss_rate = 0.842, Pending_hits = 98, Reservation_fails = 248
	L1D_cache_core[29]: Access = 1056, Miss = 876, Miss_rate = 0.830, Pending_hits = 98, Reservation_fails = 248
	L1D_cache_core[30]: Access = 1056, Miss = 876, Miss_rate = 0.830, Pending_hits = 98, Reservation_fails = 248
	L1D_cache_core[31]: Access = 1056, Miss = 876, Miss_rate = 0.830, Pending_hits = 98, Reservation_fails = 245
	L1D_cache_core[32]: Access = 1056, Miss = 876, Miss_rate = 0.830, Pending_hits = 98, Reservation_fails = 245
	L1D_cache_core[33]: Access = 1056, Miss = 876, Miss_rate = 0.830, Pending_hits = 98, Reservation_fails = 254
	L1D_cache_core[34]: Access = 1040, Miss = 876, Miss_rate = 0.842, Pending_hits = 98, Reservation_fails = 245
	L1D_cache_core[35]: Access = 1056, Miss = 876, Miss_rate = 0.830, Pending_hits = 98, Reservation_fails = 242
	L1D_cache_core[36]: Access = 1056, Miss = 894, Miss_rate = 0.847, Pending_hits = 112, Reservation_fails = 250
	L1D_cache_core[37]: Access = 1056, Miss = 894, Miss_rate = 0.847, Pending_hits = 112, Reservation_fails = 253
	L1D_cache_core[38]: Access = 1056, Miss = 894, Miss_rate = 0.847, Pending_hits = 112, Reservation_fails = 246
	L1D_cache_core[39]: Access = 1056, Miss = 894, Miss_rate = 0.847, Pending_hits = 112, Reservation_fails = 252
	L1D_cache_core[40]: Access = 1056, Miss = 894, Miss_rate = 0.847, Pending_hits = 112, Reservation_fails = 252
	L1D_cache_core[41]: Access = 1056, Miss = 894, Miss_rate = 0.847, Pending_hits = 112, Reservation_fails = 246
	L1D_cache_core[42]: Access = 1040, Miss = 894, Miss_rate = 0.860, Pending_hits = 112, Reservation_fails = 248
	L1D_cache_core[43]: Access = 1056, Miss = 894, Miss_rate = 0.847, Pending_hits = 112, Reservation_fails = 246
	L1D_cache_core[44]: Access = 1040, Miss = 894, Miss_rate = 0.860, Pending_hits = 98, Reservation_fails = 248
	L1D_cache_core[45]: Access = 1040, Miss = 894, Miss_rate = 0.860, Pending_hits = 98, Reservation_fails = 254
	L1D_total_cache_accesses = 50432
	L1D_total_cache_misses = 42624
	L1D_total_cache_miss_rate = 0.8452
	L1D_total_cache_pending_hits = 5040
	L1D_total_cache_reservation_fails = 12057
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.046
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 720
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5040
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3656
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 11072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5040
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8401
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 27904
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 22528

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3656
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 8401
ctas_completed 192, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
530, 484, 484, 484, 484, 484, 484, 533, 444, 398, 398, 398, 398, 398, 398, 446, 
gpgpu_n_tot_thrd_icount = 8177664
gpgpu_n_tot_w_icount = 255552
gpgpu_n_stall_shd_mem = 21861
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 22144
gpgpu_n_mem_write_global = 22528
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 315392
gpgpu_n_store_insn = 180224
gpgpu_n_shmem_insn = 573440
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 2624
gpgpu_n_l1cache_bkconflict = 19237
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2624
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 19237
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:144547	W0_Idle:189882	W0_Scoreboard:1340957	W1:7226	W2:12102	W3:288	W4:300	W5:274	W6:204	W7:190	W8:140	W9:88	W10:74	W11:48	W12:36	W13:16	W14:2826	W15:1926	W16:6	W17:3	W18:5	W19:8	W20:18	W21:24	W22:37	W23:44	W24:70	W25:95	W26:102	W27:137	W28:1686	W29:144	W30:7139	W31:701	W32:208409
single_issue_nums: WS0:65312	WS1:62368	WS2:62368	WS3:65504	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 177152 {8:22144,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 901120 {40:22528,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 885760 {40:22144,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 180224 {8:22528,}
maxmflatency = 525 
max_icnt2mem_latency = 162 
maxmrqlatency = 12 
max_icnt2sh_latency = 25 
averagemflatency = 282 
avg_icnt2mem_latency = 70 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:3772 	93 	276 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	20764 	23870 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	24301 	19009 	1362 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	44371 	279 	19 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6063      5577         0         0         0         0      6085      6119         0         0         0         0         0         0         0      5570 
dram[1]:      6069      6061         0         0         0      5566      6116      5548         0         0         0         0         0         0         0         0 
dram[2]:      5577      6074         0         0         0         0      5548      5578         0         0         0         0         0         0         0         0 
dram[3]:      6069      5548         0         0         0         0      6069      5582         0         0         0         0         0         0         0         0 
dram[4]:      6107      5570         0         0         0         0      5552      5551         0         0         0         0         0         0         0         0 
dram[5]:      5548      5581         0         0         0         0      5552      5551         0         0         0         0         0         0         0         0 
dram[6]:      5552      5581         0         0         0         0      5548      6071         0         0         0         0         0         0         0         0 
dram[7]:      5552      6061         0         0         0         0      6110      6072         0         0         0         0         0         0         0         0 
dram[8]:      6063      5548         0         0         0         0      6068      5551         0         0         0         0         0         0         0         0 
dram[9]:      5577      6064         0         0         0         0      5579      6082         0         0         0         0         0         0         0         0 
dram[10]:      5570      6067         0         0         0         0      5583      5582         0         0         0         0         0         0         0         0 
dram[11]:      5548      5549         0         0         0         0      5551      6091         0         0         0         0         0         0         0         0 
dram[12]:      5548      5572         0         0         0         0      5548      6071         0         0         0         0         0         0         0         0 
dram[13]:      5548      5548         0         0         0         0      6080      5548         0         0         0         0         0         0         0         0 
dram[14]:      5570      6064         0         0         0         0      6062      5580         0         0         0         0         0         0         0         0 
dram[15]:      6065      5570         0         0         0      5570      5576      5548         0         0         0         0         0         0      5570         0 
dram[16]:      5484      5488         0         0         0         0      5484      5488         0         0         0         0         0         0         0         0 
dram[17]:      5484      5488         0         0         0         0      5510      6013         0         0         0         0         0         0         0         0 
dram[18]:      5488      5513         0         0         0         0      5484      5485         0         0         0         0         0         0         0         0 
dram[19]:      6005      5513         0         0      5502         0      5983      5506         0         0         0         0         0         0         0         0 
dram[20]:      6001      5488         0         0         0         0      6053      5484         0         0         0         0         0         0         0         0 
dram[21]:      6003      5508         0         0         0         0      6003      6002         0         0         0         0         0         0         0      5506 
dram[22]:      6016      6052         0         0         0         0      5488      5510         0         0         0         0         0         0         0         0 
dram[23]:      5508      6002         0         0         0         0      5508      6045         0         0         0         0         0         0         0         0 
dram[24]:      5488      5484         0         0         0         0      5484      5506         0         0         0         0         0         0         0         0 
dram[25]:      5488      6001         0         0         0         0      6005      5514         0         0         0         0         0         0         0         0 
dram[26]:      6002      5517         0         0         0         0      5488      5508         0         0         0         0         0         0         0         0 
dram[27]:      6013      6001         0         0         0         0      5502      5484         0         0         0         0         0         0         0         0 
dram[28]:      5517      5484         0         0         0         0      5484      5513         0         0         0         0         0         0         0         0 
dram[29]:      5484      6014         0         0         0         0      5999      6026         0         0         0         0         0         0         0         0 
dram[30]:      5506      6022         0         0         0         0      6000      6051         0         0         0         0         0         0         0         0 
dram[31]:      6012      5488         0         0         0         0      5506      5484         0         0         0         0         0         0      5506         0 
average row accesses per activate:
dram[0]: 24.000000 32.000000      -nan      -nan      -nan      -nan 32.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000 
dram[1]: 20.000000 16.000000      -nan      -nan      -nan  4.000000 20.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 40.000000 28.000000      -nan      -nan      -nan      -nan 36.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 36.000000 28.000000      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000 36.000000      -nan      -nan      -nan      -nan 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 28.000000 12.000000      -nan      -nan      -nan      -nan 48.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 56.000000 24.000000      -nan      -nan      -nan      -nan 24.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 40.000000 52.000000      -nan      -nan      -nan      -nan 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 40.000000 52.000000      -nan      -nan      -nan      -nan 12.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 40.000000 32.000000      -nan      -nan      -nan      -nan 40.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 36.000000 24.000000      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 32.000000 24.000000      -nan      -nan      -nan      -nan 36.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 44.000000 44.000000      -nan      -nan      -nan      -nan 20.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 36.000000 60.000000      -nan      -nan      -nan      -nan 36.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 32.000000 44.000000      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 40.000000 40.000000      -nan      -nan      -nan  4.000000 32.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan  4.000000      -nan 
dram[16]: 28.000000 32.000000      -nan      -nan      -nan      -nan 32.000000 44.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 36.000000 56.000000      -nan      -nan      -nan      -nan 28.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 48.000000 36.000000      -nan      -nan      -nan      -nan 32.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 16.000000 24.000000      -nan      -nan  8.000000      -nan 52.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 32.000000 44.000000      -nan      -nan      -nan      -nan 20.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 20.000000 24.000000      -nan      -nan      -nan      -nan 44.000000 44.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000 
dram[22]: 32.000000  8.000000      -nan      -nan      -nan      -nan 36.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 28.000000 36.000000      -nan      -nan      -nan      -nan 28.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 60.000000 24.000000      -nan      -nan      -nan      -nan 32.000000 52.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 36.000000 12.000000      -nan      -nan      -nan      -nan 44.000000 44.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 28.000000 32.000000      -nan      -nan      -nan      -nan 28.000000 60.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  8.000000 40.000000      -nan      -nan      -nan      -nan 56.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 16.000000 28.000000      -nan      -nan      -nan      -nan 36.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 32.000000 32.000000      -nan      -nan      -nan      -nan 20.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 40.000000 12.000000      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 20.000000 44.000000      -nan      -nan      -nan      -nan 20.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan  4.000000      -nan 
average row locality = 4160/135 = 30.814816
number of bytes read:
dram[0]:       768      1024         0         0         0         0      1024       384         0         0         0         0         0         0         0       128 
dram[1]:       640       512         0         0         0       128       640       768         0         0         0         0         0         0         0         0 
dram[2]:      1280       896         0         0         0         0      1152      1024         0         0         0         0         0         0         0         0 
dram[3]:      1152       896         0         0         0         0      1024      1024         0         0         0         0         0         0         0         0 
dram[4]:       256      1152         0         0         0         0       896       896         0         0         0         0         0         0         0         0 
dram[5]:       896       384         0         0         0         0      1536       896         0         0         0         0         0         0         0         0 
dram[6]:      1792       768         0         0         0         0       768      1024         0         0         0         0         0         0         0         0 
dram[7]:      1280      1664         0         0         0         0      1024       768         0         0         0         0         0         0         0         0 
dram[8]:      1280      1664         0         0         0         0       384       768         0         0         0         0         0         0         0         0 
dram[9]:      1280      1024         0         0         0         0      1280       896         0         0         0         0         0         0         0         0 
dram[10]:      1152       768         0         0         0         0      1024      1024         0         0         0         0         0         0         0         0 
dram[11]:      1024       768         0         0         0         0      1152      1024         0         0         0         0         0         0         0         0 
dram[12]:      1408      1408         0         0         0         0       640      1152         0         0         0         0         0         0         0         0 
dram[13]:      1152      1920         0         0         0         0      1152       896         0         0         0         0         0         0         0         0 
dram[14]:      1024      1408         0         0         0         0      1024      1024         0         0         0         0         0         0         0         0 
dram[15]:      1280      1280         0         0         0       128      1024       896         0         0         0         0         0         0       128         0 
dram[16]:       896      1024         0         0         0         0      1024      1408         0         0         0         0         0         0         0         0 
dram[17]:      1152      1792         0         0         0         0       896      1024         0         0         0         0         0         0         0         0 
dram[18]:      1536      1152         0         0         0         0      1024      1280         0         0         0         0         0         0         0         0 
dram[19]:       512       768         0         0       256         0      1664       896         0         0         0         0         0         0         0         0 
dram[20]:      1024      1408         0         0         0         0       640      1152         0         0         0         0         0         0         0         0 
dram[21]:       640       768         0         0         0         0      1408      1408         0         0         0         0         0         0         0       128 
dram[22]:      1024       256         0         0         0         0      1152      1152         0         0         0         0         0         0         0         0 
dram[23]:       896      1152         0         0         0         0       896      1024         0         0         0         0         0         0         0         0 
dram[24]:      1920       768         0         0         0         0      1024      1664         0         0         0         0         0         0         0         0 
dram[25]:      1152       384         0         0         0         0      1408      1408         0         0         0         0         0         0         0         0 
dram[26]:       896      1024         0         0         0         0       896      1920         0         0         0         0         0         0         0         0 
dram[27]:       256      1280         0         0         0         0      1792      1152         0         0         0         0         0         0         0         0 
dram[28]:       512       896         0         0         0         0      1152       896         0         0         0         0         0         0         0         0 
dram[29]:      1024      1024         0         0         0         0       640       256         0         0         0         0         0         0         0         0 
dram[30]:      1280       384         0         0         0         0      1024      1024         0         0         0         0         0         0         0         0 
dram[31]:       640      1408         0         0         0         0       640       896         0         0         0         0         0         0       128         0 
total bytes read: 133120
Bmin_bank_accesses = 0!
chip skew: 5376/2688 = 2.00
number of bytes accessed:
dram[0]:       768      1024         0         0         0         0      1024       384         0         0         0         0         0         0         0       128 
dram[1]:       640       512         0         0         0       128       640       768         0         0         0         0         0         0         0         0 
dram[2]:      1280       896         0         0         0         0      1152      1024         0         0         0         0         0         0         0         0 
dram[3]:      1152       896         0         0         0         0      1024      1024         0         0         0         0         0         0         0         0 
dram[4]:       256      1152         0         0         0         0       896       896         0         0         0         0         0         0         0         0 
dram[5]:       896       384         0         0         0         0      1536       896         0         0         0         0         0         0         0         0 
dram[6]:      1792       768         0         0         0         0       768      1024         0         0         0         0         0         0         0         0 
dram[7]:      1280      1664         0         0         0         0      1024       768         0         0         0         0         0         0         0         0 
dram[8]:      1280      1664         0         0         0         0       384       768         0         0         0         0         0         0         0         0 
dram[9]:      1280      1024         0         0         0         0      1280       896         0         0         0         0         0         0         0         0 
dram[10]:      1152       768         0         0         0         0      1024      1024         0         0         0         0         0         0         0         0 
dram[11]:      1024       768         0         0         0         0      1152      1024         0         0         0         0         0         0         0         0 
dram[12]:      1408      1408         0         0         0         0       640      1152         0         0         0         0         0         0         0         0 
dram[13]:      1152      1920         0         0         0         0      1152       896         0         0         0         0         0         0         0         0 
dram[14]:      1024      1408         0         0         0         0      1024      1024         0         0         0         0         0         0         0         0 
dram[15]:      1280      1280         0         0         0       128      1024       896         0         0         0         0         0         0       128         0 
dram[16]:       896      1024         0         0         0         0      1024      1408         0         0         0         0         0         0         0         0 
dram[17]:      1152      1792         0         0         0         0       896      1024         0         0         0         0         0         0         0         0 
dram[18]:      1536      1152         0         0         0         0      1024      1280         0         0         0         0         0         0         0         0 
dram[19]:       512       768         0         0       256         0      1664       896         0         0         0         0         0         0         0         0 
dram[20]:      1024      1408         0         0         0         0       640      1152         0         0         0         0         0         0         0         0 
dram[21]:       640       768         0         0         0         0      1408      1408         0         0         0         0         0         0         0       128 
dram[22]:      1024       256         0         0         0         0      1152      1152         0         0         0         0         0         0         0         0 
dram[23]:       896      1152         0         0         0         0       896      1024         0         0         0         0         0         0         0         0 
dram[24]:      1920       768         0         0         0         0      1024      1664         0         0         0         0         0         0         0         0 
dram[25]:      1152       384         0         0         0         0      1408      1408         0         0         0         0         0         0         0         0 
dram[26]:       896      1024         0         0         0         0       896      1920         0         0         0         0         0         0         0         0 
dram[27]:       256      1280         0         0         0         0      1792      1152         0         0         0         0         0         0         0         0 
dram[28]:       512       896         0         0         0         0      1152       896         0         0         0         0         0         0         0         0 
dram[29]:      1024      1024         0         0         0         0       640       256         0         0         0         0         0         0         0         0 
dram[30]:      1280       384         0         0         0         0      1024      1024         0         0         0         0         0         0         0         0 
dram[31]:       640      1408         0         0         0         0       640       896         0         0         0         0         0         0       128         0 
total dram bytes accesed = 133120
min_bank_accesses = 0!
chip skew: 5376/2688 = 2.00
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         77        60    none      none      none      none          34        53    none      none      none      none      none      none      none          17
dram[1]:         59        72    none      none      none         422        30        37    none      none      none      none      none      none      none      none  
dram[2]:         55        64    none      none      none      none          31        30    none      none      none      none      none      none      none      none  
dram[3]:         51        62    none      none      none      none          32        32    none      none      none      none      none      none      none      none  
dram[4]:        139        48    none      none      none      none          31        32    none      none      none      none      none      none      none      none  
dram[5]:         56        89    none      none      none      none          29        34    none      none      none      none      none      none      none      none  
dram[6]:         45        67    none      none      none      none          40        32    none      none      none      none      none      none      none      none  
dram[7]:         41        49    none      none      none      none          31        33    none      none      none      none      none      none      none      none  
dram[8]:         48        49    none      none      none      none          40        33    none      none      none      none      none      none      none      none  
dram[9]:         60        60    none      none      none      none          32        29    none      none      none      none      none      none      none      none  
dram[10]:         54        61    none      none      none      none          33        34    none      none      none      none      none      none      none      none  
dram[11]:         67        66    none      none      none      none          34        26    none      none      none      none      none      none      none      none  
dram[12]:         56        58    none      none      none      none          34        32    none      none      none      none      none      none      none      none  
dram[13]:         53        46    none      none      none      none          34        33    none      none      none      none      none      none      none      none  
dram[14]:         54        51    none      none      none      none          28        32    none      none      none      none      none      none      none      none  
dram[15]:         52        57    none      none      none         288        32        38    none      none      none      none      none      none          15    none  
dram[16]:         74        61    none      none      none      none          29        28    none      none      none      none      none      none      none      none  
dram[17]:         54        51    none      none      none      none          33        26    none      none      none      none      none      none      none      none  
dram[18]:         54        62    none      none      none      none          31        29    none      none      none      none      none      none      none      none  
dram[19]:         91        78    none      none         115    none          25        33    none      none      none      none      none      none      none      none  
dram[20]:         63        65    none      none      none      none          42        32    none      none      none      none      none      none      none      none  
dram[21]:         67        58    none      none      none      none          27        27    none      none      none      none      none      none      none          13
dram[22]:         65       136    none      none      none      none          28        27    none      none      none      none      none      none      none      none  
dram[23]:         56        47    none      none      none      none          31        27    none      none      none      none      none      none      none      none  
dram[24]:         43        62    none      none      none      none          26        27    none      none      none      none      none      none      none      none  
dram[25]:         54        91    none      none      none      none          29        30    none      none      none      none      none      none      none      none  
dram[26]:         57        62    none      none      none      none          24        24    none      none      none      none      none      none      none      none  
dram[27]:         94        44    none      none      none      none          24        28    none      none      none      none      none      none      none      none  
dram[28]:         91        62    none      none      none      none          27        31    none      none      none      none      none      none      none      none  
dram[29]:         71        50    none      none      none      none          35        74    none      none      none      none      none      none      none      none  
dram[30]:         48        71    none      none      none      none          28        26    none      none      none      none      none      none      none      none  
dram[31]:         72        46    none      none      none      none          42        26    none      none      none      none      none      none          13    none  
maximum mf latency per bank:
dram[0]:        515       517       343       346       351       336       509       504       317       315       328       317         0         0         0       505
dram[1]:        516       507       346       343       348       505       515       512       313       314       322       317         0         0         0         0
dram[2]:        516       525       342       346       327       342       506       512       319       314       317       315         0         0         0         0
dram[3]:        515       525       346       346       335       338       515       507       309       315       318       315         0         0         0         0
dram[4]:        504       510       346       345       350       331       515       522       322       312       312       312         0         0         0         0
dram[5]:        511       505       340       341       350       340       515       508       312       315       318       312         0         0         0         0
dram[6]:        517       506       346       345       336       339       517       506       324       312       318       311         0         0         0         0
dram[7]:        508       511       343       342       346       344       515       508       324       314       326       317         0         0         0         0
dram[8]:        509       517       353       342       339       334       505       506       307       317       328       314         0         0         0         0
dram[9]:        506       505       341       335       337       338       511       519       310       315       324       316         0         0         0         0
dram[10]:        508       508       340       341       344       335       507       507       310       312       311       315         0         0         0         0
dram[11]:        510       512       342       342       345       345       504       509       324       315       318       319         0         0         0         0
dram[12]:        518       522       343       346       350       335       506       508       306       312       313       317         0         0         0         0
dram[13]:        509       518       350       344       332       345       510       523       322       316       303       314         0         0         0         0
dram[14]:        510       517       342       335       320       340       504       507       305       314       328       315         0         0         0         0
dram[15]:        516       517       341       344       343       505       515       507       306       315       311       312         0         0       509         0
dram[16]:        451       453       350       341       332       336       451       453       324       319       328       315         0         0         0         0
dram[17]:        451       444       348       335       337       332       452       446       313       317       319       315         0         0         0         0
dram[18]:        443       439       343       346       345       342       451       453       325       315       318       312         0         0         0         0
dram[19]:        451       445       350       346       442       336       442       445       317       312       308       309         0         0         0         0
dram[20]:        444       455       348       343       345       341       451       445       309       314       318       312         0         0         0         0
dram[21]:        441       442       342       343       332       340       444       451       322       317       308       317         0         0         0       439
dram[22]:        442       442       341       341       341       344       445       437       302       313       306       315         0         0         0         0
dram[23]:        443       453       343       344       351       334       443       453       326       315       328       313         0         0         0         0
dram[24]:        453       457       350       342       336       335       445       459       312       315       303       316         0         0         0         0
dram[25]:        443       444       345       343       340       341       452       446       322       311       311       317         0         0         0         0
dram[26]:        443       440       353       346       332       333       443       446       326       315       317       314         0         0         0         0
dram[27]:        438       444       333       334       350       339       452       454       306       315       312       316         0         0         0         0
dram[28]:        442       444       344       335       345       330       443       442       305       317       319       315         0         0         0         0
dram[29]:        443       444       353       345       350       333       439       444       308       315       326       315         0         0         0         0
dram[30]:        451       442       341       341       343       336       440       458       318       313       326       307         0         0         0         0
dram[31]:        444       442       344       341       342       339       440       439       322       317       322       319         0         0       442         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122848 n_nop=122739 n_act=5 n_pre=0 n_ref_event=0 n_req=104 n_rd=104 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003386
n_activity=1485 dram_eff=0.2801
bk0: 24a 122803i bk1: 32a 122800i bk2: 0a 122846i bk3: 0a 122847i bk4: 0a 122847i bk5: 0a 122848i bk6: 32a 122732i bk7: 12a 122812i bk8: 0a 122846i bk9: 0a 122847i bk10: 0a 122848i bk11: 0a 122849i bk12: 0a 122849i bk13: 0a 122849i bk14: 0a 122849i bk15: 4a 122810i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951923
Row_Buffer_Locality_read = 0.951923
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.075419
Bank_Level_Parallism_Col = 1.070621
Bank_Level_Parallism_Ready = 1.009615
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.070621 

BW Util details:
bwutil = 0.003386 
total_CMD = 122848 
util_bw = 416 
Wasted_Col = 155 
Wasted_Row = 0 
Idle = 122277 

BW Util Bottlenecks: 
RCDc_limit = 109 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 50 
rwq = 0 
CCDLc_limit_alone = 50 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 122848 
n_nop = 122739 
Read = 104 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 104 
total_req = 104 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 104 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.000847 
Either_Row_CoL_Bus_Util = 0.000887 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002523 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00252344
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122848 n_nop=122759 n_act=5 n_pre=0 n_ref_event=0 n_req=84 n_rd=84 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002735
n_activity=1252 dram_eff=0.2684
bk0: 20a 122808i bk1: 16a 122816i bk2: 0a 122846i bk3: 0a 122850i bk4: 0a 122851i bk5: 4a 122811i bk6: 20a 122815i bk7: 24a 122768i bk8: 0a 122845i bk9: 0a 122846i bk10: 0a 122846i bk11: 0a 122847i bk12: 0a 122847i bk13: 0a 122848i bk14: 0a 122849i bk15: 0a 122849i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940476
Row_Buffer_Locality_read = 0.940476
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.040816
Bank_Level_Parallism_Col = 1.037931
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.037931 

BW Util details:
bwutil = 0.002735 
total_CMD = 122848 
util_bw = 336 
Wasted_Col = 145 
Wasted_Row = 0 
Idle = 122367 

BW Util Bottlenecks: 
RCDc_limit = 106 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 43 
rwq = 0 
CCDLc_limit_alone = 43 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 122848 
n_nop = 122759 
Read = 84 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 84 
total_req = 84 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 84 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.000684 
Either_Row_CoL_Bus_Util = 0.000724 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004298 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00429799
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122848 n_nop=122708 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004428
n_activity=1796 dram_eff=0.3029
bk0: 40a 122786i bk1: 28a 122802i bk2: 0a 122849i bk3: 0a 122849i bk4: 0a 122849i bk5: 0a 122849i bk6: 36a 122790i bk7: 32a 122793i bk8: 0a 122846i bk9: 0a 122846i bk10: 0a 122846i bk11: 0a 122846i bk12: 0a 122846i bk13: 0a 122847i bk14: 0a 122848i bk15: 0a 122848i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.028490
Bank_Level_Parallism_Col = 1.028818
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.028818 

BW Util details:
bwutil = 0.004428 
total_CMD = 122848 
util_bw = 544 
Wasted_Col = 129 
Wasted_Row = 0 
Idle = 122175 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 50 
rwq = 0 
CCDLc_limit_alone = 50 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 122848 
n_nop = 122708 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.001107 
Either_Row_CoL_Bus_Util = 0.001140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001522 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00152221
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122848 n_nop=122716 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004168
n_activity=1772 dram_eff=0.2889
bk0: 36a 122767i bk1: 28a 122792i bk2: 0a 122847i bk3: 0a 122849i bk4: 0a 122849i bk5: 0a 122849i bk6: 32a 122811i bk7: 32a 122800i bk8: 0a 122846i bk9: 0a 122846i bk10: 0a 122846i bk11: 0a 122846i bk12: 0a 122848i bk13: 0a 122849i bk14: 0a 122849i bk15: 0a 122849i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011594
Bank_Level_Parallism_Col = 1.011730
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.011730 

BW Util details:
bwutil = 0.004168 
total_CMD = 122848 
util_bw = 512 
Wasted_Col = 156 
Wasted_Row = 0 
Idle = 122180 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 122848 
n_nop = 122716 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.001042 
Either_Row_CoL_Bus_Util = 0.001074 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000920 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000919836
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122848 n_nop=122744 n_act=4 n_pre=0 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003256
n_activity=1290 dram_eff=0.3101
bk0: 8a 122808i bk1: 36a 122796i bk2: 0a 122847i bk3: 0a 122848i bk4: 0a 122848i bk5: 0a 122850i bk6: 28a 122760i bk7: 28a 122778i bk8: 0a 122846i bk9: 0a 122847i bk10: 0a 122847i bk11: 0a 122847i bk12: 0a 122847i bk13: 0a 122848i bk14: 0a 122849i bk15: 0a 122849i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960000
Row_Buffer_Locality_read = 0.960000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.162791
Bank_Level_Parallism_Col = 1.137584
Bank_Level_Parallism_Ready = 1.010000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.137584 

BW Util details:
bwutil = 0.003256 
total_CMD = 122848 
util_bw = 400 
Wasted_Col = 119 
Wasted_Row = 0 
Idle = 122329 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 122848 
n_nop = 122744 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 100 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000814 
Either_Row_CoL_Bus_Util = 0.000847 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001807 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00180711
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122848 n_nop=122728 n_act=4 n_pre=0 n_ref_event=0 n_req=116 n_rd=116 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003777
n_activity=1443 dram_eff=0.3216
bk0: 28a 122798i bk1: 12a 122796i bk2: 0a 122847i bk3: 0a 122847i bk4: 0a 122847i bk5: 0a 122849i bk6: 48a 122772i bk7: 28a 122789i bk8: 0a 122846i bk9: 0a 122847i bk10: 0a 122848i bk11: 0a 122848i bk12: 0a 122848i bk13: 0a 122848i bk14: 0a 122848i bk15: 0a 122849i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.141479
Bank_Level_Parallism_Col = 1.116883
Bank_Level_Parallism_Ready = 1.008621
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.116883 

BW Util details:
bwutil = 0.003777 
total_CMD = 122848 
util_bw = 464 
Wasted_Col = 126 
Wasted_Row = 0 
Idle = 122258 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 54 
rwq = 0 
CCDLc_limit_alone = 54 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 122848 
n_nop = 122728 
Read = 116 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 116 
total_req = 116 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 116 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000944 
Either_Row_CoL_Bus_Util = 0.000977 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002401 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00240134
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122848 n_nop=122708 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004428
n_activity=1713 dram_eff=0.3176
bk0: 56a 122709i bk1: 24a 122797i bk2: 0a 122847i bk3: 0a 122848i bk4: 0a 122848i bk5: 0a 122848i bk6: 24a 122773i bk7: 32a 122794i bk8: 0a 122847i bk9: 0a 122847i bk10: 0a 122847i bk11: 0a 122847i bk12: 0a 122847i bk13: 0a 122849i bk14: 0a 122849i bk15: 0a 122849i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013363
Bank_Level_Parallism_Col = 1.013483
Bank_Level_Parallism_Ready = 1.007353
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.013483 

BW Util details:
bwutil = 0.004428 
total_CMD = 122848 
util_bw = 544 
Wasted_Col = 190 
Wasted_Row = 0 
Idle = 122114 

BW Util Bottlenecks: 
RCDc_limit = 93 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 122848 
n_nop = 122708 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.001107 
Either_Row_CoL_Bus_Util = 0.001140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003915 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00391541
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122848 n_nop=122696 n_act=4 n_pre=0 n_ref_event=0 n_req=148 n_rd=148 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004819
n_activity=1726 dram_eff=0.343
bk0: 40a 122751i bk1: 52a 122689i bk2: 0a 122847i bk3: 0a 122848i bk4: 0a 122848i bk5: 0a 122849i bk6: 32a 122802i bk7: 24a 122789i bk8: 0a 122846i bk9: 0a 122846i bk10: 0a 122847i bk11: 0a 122848i bk12: 0a 122848i bk13: 0a 122848i bk14: 0a 122848i bk15: 0a 122849i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972973
Row_Buffer_Locality_read = 0.972973
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.101512
Bank_Level_Parallism_Col = 1.102396
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.102396 

BW Util details:
bwutil = 0.004819 
total_CMD = 122848 
util_bw = 592 
Wasted_Col = 159 
Wasted_Row = 0 
Idle = 122097 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 67 
rwq = 0 
CCDLc_limit_alone = 67 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 122848 
n_nop = 122696 
Read = 148 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 148 
total_req = 148 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 148 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.001205 
Either_Row_CoL_Bus_Util = 0.001237 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001677 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00167687
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122848 n_nop=122716 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004168
n_activity=1312 dram_eff=0.3902
bk0: 40a 122707i bk1: 52a 122706i bk2: 0a 122847i bk3: 0a 122848i bk4: 0a 122848i bk5: 0a 122849i bk6: 12a 122818i bk7: 24a 122782i bk8: 0a 122846i bk9: 0a 122846i bk10: 0a 122847i bk11: 0a 122848i bk12: 0a 122849i bk13: 0a 122849i bk14: 0a 122849i bk15: 0a 122849i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.135135
Bank_Level_Parallism_Col = 1.136364
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.136364 

BW Util details:
bwutil = 0.004168 
total_CMD = 122848 
util_bw = 512 
Wasted_Col = 161 
Wasted_Row = 0 
Idle = 122175 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 69 
rwq = 0 
CCDLc_limit_alone = 69 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 122848 
n_nop = 122716 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.001042 
Either_Row_CoL_Bus_Util = 0.001074 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002662 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00266183
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122848 n_nop=122704 n_act=4 n_pre=0 n_ref_event=0 n_req=140 n_rd=140 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004558
n_activity=1709 dram_eff=0.3277
bk0: 40a 122762i bk1: 32a 122804i bk2: 0a 122848i bk3: 0a 122849i bk4: 0a 122849i bk5: 0a 122849i bk6: 40a 122744i bk7: 28a 122781i bk8: 0a 122845i bk9: 0a 122846i bk10: 0a 122846i bk11: 0a 122847i bk12: 0a 122848i bk13: 0a 122849i bk14: 0a 122849i bk15: 0a 122849i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971429
Row_Buffer_Locality_read = 0.971429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.035294
Bank_Level_Parallism_Col = 1.035630
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.035630 

BW Util details:
bwutil = 0.004558 
total_CMD = 122848 
util_bw = 560 
Wasted_Col = 163 
Wasted_Row = 0 
Idle = 122125 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 75 
rwq = 0 
CCDLc_limit_alone = 75 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 122848 
n_nop = 122704 
Read = 140 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 140 
total_req = 140 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 140 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.001140 
Either_Row_CoL_Bus_Util = 0.001172 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002442 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00244204
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122848 n_nop=122720 n_act=4 n_pre=0 n_ref_event=0 n_req=124 n_rd=124 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004038
n_activity=1377 dram_eff=0.3602
bk0: 36a 122778i bk1: 24a 122792i bk2: 0a 122847i bk3: 0a 122847i bk4: 0a 122847i bk5: 0a 122848i bk6: 32a 122783i bk7: 32a 122765i bk8: 0a 122847i bk9: 0a 122848i bk10: 0a 122848i bk11: 0a 122848i bk12: 0a 122848i bk13: 0a 122849i bk14: 0a 122849i bk15: 0a 122849i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967742
Row_Buffer_Locality_read = 0.967742
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.143678
Bank_Level_Parallism_Col = 1.118841
Bank_Level_Parallism_Ready = 1.008065
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.118841 

BW Util details:
bwutil = 0.004038 
total_CMD = 122848 
util_bw = 496 
Wasted_Col = 140 
Wasted_Row = 0 
Idle = 122212 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 68 
rwq = 0 
CCDLc_limit_alone = 68 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 122848 
n_nop = 122720 
Read = 124 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 124 
total_req = 124 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 124 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.001009 
Either_Row_CoL_Bus_Util = 0.001042 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001685 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00168501
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122848 n_nop=122720 n_act=4 n_pre=0 n_ref_event=0 n_req=124 n_rd=124 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004038
n_activity=1701 dram_eff=0.2916
bk0: 32a 122793i bk1: 24a 122773i bk2: 0a 122848i bk3: 0a 122849i bk4: 0a 122849i bk5: 0a 122850i bk6: 36a 122769i bk7: 32a 122786i bk8: 0a 122846i bk9: 0a 122847i bk10: 0a 122847i bk11: 0a 122847i bk12: 0a 122847i bk13: 0a 122848i bk14: 0a 122848i bk15: 0a 122848i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967742
Row_Buffer_Locality_read = 0.967742
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.135057
Bank_Level_Parallism_Col = 1.110145
Bank_Level_Parallism_Ready = 1.008065
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.110145 

BW Util details:
bwutil = 0.004038 
total_CMD = 122848 
util_bw = 496 
Wasted_Col = 129 
Wasted_Row = 0 
Idle = 122223 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 57 
rwq = 0 
CCDLc_limit_alone = 57 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 122848 
n_nop = 122720 
Read = 124 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 124 
total_req = 124 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 124 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.001009 
Either_Row_CoL_Bus_Util = 0.001042 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00271881
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122848 n_nop=122700 n_act=4 n_pre=0 n_ref_event=0 n_req=144 n_rd=144 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004689
n_activity=1628 dram_eff=0.3538
bk0: 44a 122704i bk1: 44a 122736i bk2: 0a 122848i bk3: 0a 122848i bk4: 0a 122848i bk5: 0a 122849i bk6: 20a 122788i bk7: 36a 122805i bk8: 0a 122847i bk9: 0a 122847i bk10: 0a 122847i bk11: 0a 122847i bk12: 0a 122847i bk13: 0a 122847i bk14: 0a 122847i bk15: 0a 122849i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972222
Row_Buffer_Locality_read = 0.972222
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.034836
Bank_Level_Parallism_Col = 1.035124
Bank_Level_Parallism_Ready = 1.013889
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.035124 

BW Util details:
bwutil = 0.004689 
total_CMD = 122848 
util_bw = 576 
Wasted_Col = 179 
Wasted_Row = 0 
Idle = 122093 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 83 
rwq = 0 
CCDLc_limit_alone = 83 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 122848 
n_nop = 122700 
Read = 144 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 144 
total_req = 144 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 144 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.001172 
Either_Row_CoL_Bus_Util = 0.001205 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004298 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00429799
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122848 n_nop=122684 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00521
n_activity=1824 dram_eff=0.3509
bk0: 36a 122750i bk1: 60a 122704i bk2: 0a 122848i bk3: 0a 122850i bk4: 0a 122850i bk5: 0a 122850i bk6: 36a 122771i bk7: 28a 122787i bk8: 0a 122846i bk9: 0a 122846i bk10: 0a 122846i bk11: 0a 122846i bk12: 0a 122846i bk13: 0a 122846i bk14: 0a 122847i bk15: 0a 122848i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.177489
Bank_Level_Parallism_Col = 1.152505
Bank_Level_Parallism_Ready = 1.006250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.152505 

BW Util details:
bwutil = 0.005210 
total_CMD = 122848 
util_bw = 640 
Wasted_Col = 155 
Wasted_Row = 0 
Idle = 122053 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 83 
rwq = 0 
CCDLc_limit_alone = 83 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 122848 
n_nop = 122684 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.001302 
Either_Row_CoL_Bus_Util = 0.001335 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003899 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00389913
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122848 n_nop=122704 n_act=4 n_pre=0 n_ref_event=0 n_req=140 n_rd=140 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004558
n_activity=1534 dram_eff=0.3651
bk0: 32a 122788i bk1: 44a 122741i bk2: 0a 122848i bk3: 0a 122848i bk4: 0a 122848i bk5: 0a 122849i bk6: 32a 122781i bk7: 32a 122750i bk8: 0a 122846i bk9: 0a 122846i bk10: 0a 122847i bk11: 0a 122847i bk12: 0a 122848i bk13: 0a 122848i bk14: 0a 122848i bk15: 0a 122849i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971429
Row_Buffer_Locality_read = 0.971429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.067720
Bank_Level_Parallism_Col = 1.068337
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.068337 

BW Util details:
bwutil = 0.004558 
total_CMD = 122848 
util_bw = 560 
Wasted_Col = 168 
Wasted_Row = 0 
Idle = 122120 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 76 
rwq = 0 
CCDLc_limit_alone = 76 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 122848 
n_nop = 122704 
Read = 140 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 140 
total_req = 140 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 140 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.001140 
Either_Row_CoL_Bus_Util = 0.001172 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001604 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00160361
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122848 n_nop=122694 n_act=6 n_pre=0 n_ref_event=0 n_req=148 n_rd=148 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004819
n_activity=1688 dram_eff=0.3507
bk0: 40a 122767i bk1: 40a 122777i bk2: 0a 122846i bk3: 0a 122849i bk4: 0a 122849i bk5: 4a 122809i bk6: 32a 122763i bk7: 28a 122793i bk8: 0a 122846i bk9: 0a 122846i bk10: 0a 122846i bk11: 0a 122847i bk12: 0a 122849i bk13: 0a 122850i bk14: 4a 122793i bk15: 0a 122848i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.959459
Row_Buffer_Locality_read = 0.959459
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.166302
Bank_Level_Parallism_Col = 1.139073
Bank_Level_Parallism_Ready = 1.006757
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.139073 

BW Util details:
bwutil = 0.004819 
total_CMD = 122848 
util_bw = 592 
Wasted_Col = 182 
Wasted_Row = 0 
Idle = 122074 

BW Util Bottlenecks: 
RCDc_limit = 123 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 81 
rwq = 0 
CCDLc_limit_alone = 81 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 122848 
n_nop = 122694 
Read = 148 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 148 
total_req = 148 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 148 
Row_Bus_Util =  0.000049 
CoL_Bus_Util = 0.001205 
Either_Row_CoL_Bus_Util = 0.001254 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003289 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00328862
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=122848 n_nop=122708 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001107
n_activity=1477 dram_eff=0.09208
bk0: 28a 122817i bk1: 32a 122817i bk2: 0a 122848i bk3: 0a 122848i bk4: 0a 122848i bk5: 0a 122848i bk6: 32a 122814i bk7: 44a 122786i bk8: 0a 122848i bk9: 0a 122848i bk10: 0a 122848i bk11: 0a 122848i bk12: 0a 122848i bk13: 0a 122848i bk14: 0a 122848i bk15: 0a 122848i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.139535
Bank_Level_Parallism_Col = 1.132812
Bank_Level_Parallism_Ready = 1.007353
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.132812 

BW Util details:
bwutil = 0.001107 
total_CMD = 122848 
util_bw = 136 
Wasted_Col = 122 
Wasted_Row = 0 
Idle = 122590 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 69 
rwq = 0 
CCDLc_limit_alone = 69 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 122848 
n_nop = 122708 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.001107 
Either_Row_CoL_Bus_Util = 0.001140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001685 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00168501
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=122848 n_nop=122692 n_act=4 n_pre=0 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001237
n_activity=1677 dram_eff=0.09064
bk0: 36a 122817i bk1: 56a 122799i bk2: 0a 122848i bk3: 0a 122848i bk4: 0a 122848i bk5: 0a 122848i bk6: 28a 122813i bk7: 32a 122804i bk8: 0a 122848i bk9: 0a 122848i bk10: 0a 122848i bk11: 0a 122848i bk12: 0a 122848i bk13: 0a 122848i bk14: 0a 122848i bk15: 0a 122848i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.072414
Bank_Level_Parallism_Col = 1.069686
Bank_Level_Parallism_Ready = 1.006579
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.069686 

BW Util details:
bwutil = 0.001237 
total_CMD = 122848 
util_bw = 152 
Wasted_Col = 138 
Wasted_Row = 0 
Idle = 122558 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 69 
rwq = 0 
CCDLc_limit_alone = 69 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 122848 
n_nop = 122692 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 152 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.001237 
Either_Row_CoL_Bus_Util = 0.001270 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002011 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00201061
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=122848 n_nop=122688 n_act=4 n_pre=0 n_ref_event=0 n_req=156 n_rd=156 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00127
n_activity=1686 dram_eff=0.09253
bk0: 48a 122802i bk1: 36a 122817i bk2: 0a 122848i bk3: 0a 122848i bk4: 0a 122848i bk5: 0a 122848i bk6: 32a 122817i bk7: 40a 122792i bk8: 0a 122848i bk9: 0a 122848i bk10: 0a 122848i bk11: 0a 122848i bk12: 0a 122848i bk13: 0a 122848i bk14: 0a 122848i bk15: 0a 122848i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974359
Row_Buffer_Locality_read = 0.974359
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.111111
Bank_Level_Parallism_Col = 1.098246
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.098246 

BW Util details:
bwutil = 0.001270 
total_CMD = 122848 
util_bw = 156 
Wasted_Col = 132 
Wasted_Row = 0 
Idle = 122560 

BW Util Bottlenecks: 
RCDc_limit = 86 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 68 
rwq = 0 
CCDLc_limit_alone = 68 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 122848 
n_nop = 122688 
Read = 156 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 156 
total_req = 156 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 156 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.001270 
Either_Row_CoL_Bus_Util = 0.001302 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001937 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00193735
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=122848 n_nop=122715 n_act=5 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001042
n_activity=1365 dram_eff=0.09377
bk0: 16a 122826i bk1: 24a 122808i bk2: 0a 122848i bk3: 0a 122848i bk4: 8a 122809i bk5: 0a 122848i bk6: 52a 122776i bk7: 28a 122791i bk8: 0a 122848i bk9: 0a 122848i bk10: 0a 122848i bk11: 0a 122848i bk12: 0a 122848i bk13: 0a 122848i bk14: 0a 122848i bk15: 0a 122848i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960938
Row_Buffer_Locality_read = 0.960938
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.104938
Bank_Level_Parallism_Col = 1.103125
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.103125 

BW Util details:
bwutil = 0.001042 
total_CMD = 122848 
util_bw = 128 
Wasted_Col = 196 
Wasted_Row = 0 
Idle = 122524 

BW Util Bottlenecks: 
RCDc_limit = 104 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 112 
rwq = 0 
CCDLc_limit_alone = 112 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 122848 
n_nop = 122715 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 128 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.001042 
Either_Row_CoL_Bus_Util = 0.001083 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002344 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00234436
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=122848 n_nop=122712 n_act=4 n_pre=0 n_ref_event=0 n_req=132 n_rd=132 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001074
n_activity=1614 dram_eff=0.08178
bk0: 32a 122826i bk1: 44a 122793i bk2: 0a 122848i bk3: 0a 122848i bk4: 0a 122848i bk5: 0a 122848i bk6: 20a 122825i bk7: 36a 122799i bk8: 0a 122848i bk9: 0a 122848i bk10: 0a 122848i bk11: 0a 122848i bk12: 0a 122848i bk13: 0a 122848i bk14: 0a 122848i bk15: 0a 122848i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.007168
Bank_Level_Parallism_Col = 1.007273
Bank_Level_Parallism_Ready = 1.007576
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.007273 

BW Util details:
bwutil = 0.001074 
total_CMD = 122848 
util_bw = 132 
Wasted_Col = 147 
Wasted_Row = 0 
Idle = 122569 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 122848 
n_nop = 122712 
Read = 132 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 132 
total_req = 132 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 132 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.001074 
Either_Row_CoL_Bus_Util = 0.001107 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002458 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00245832
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=122848 n_nop=122707 n_act=5 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001107
n_activity=1265 dram_eff=0.1075
bk0: 20a 122826i bk1: 24a 122805i bk2: 0a 122848i bk3: 0a 122848i bk4: 0a 122848i bk5: 0a 122848i bk6: 44a 122805i bk7: 44a 122812i bk8: 0a 122848i bk9: 0a 122848i bk10: 0a 122848i bk11: 0a 122848i bk12: 0a 122848i bk13: 0a 122848i bk14: 0a 122848i bk15: 4a 122817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963235
Row_Buffer_Locality_read = 0.963235
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.229249
Bank_Level_Parallism_Col = 1.212000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.212000 

BW Util details:
bwutil = 0.001107 
total_CMD = 122848 
util_bw = 136 
Wasted_Col = 117 
Wasted_Row = 0 
Idle = 122595 

BW Util Bottlenecks: 
RCDc_limit = 104 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56 
rwq = 0 
CCDLc_limit_alone = 56 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 122848 
n_nop = 122707 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 136 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.001107 
Either_Row_CoL_Bus_Util = 0.001148 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001473 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00147337
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=122848 n_nop=122732 n_act=4 n_pre=0 n_ref_event=0 n_req=112 n_rd=112 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009117
n_activity=1220 dram_eff=0.0918
bk0: 32a 122802i bk1: 8a 122826i bk2: 0a 122848i bk3: 0a 122848i bk4: 0a 122848i bk5: 0a 122848i bk6: 36a 122811i bk7: 36a 122803i bk8: 0a 122848i bk9: 0a 122848i bk10: 0a 122848i bk11: 0a 122848i bk12: 0a 122848i bk13: 0a 122848i bk14: 0a 122848i bk15: 0a 122848i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.015504
Bank_Level_Parallism_Col = 1.015748
Bank_Level_Parallism_Ready = 1.017857
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.015748 

BW Util details:
bwutil = 0.000912 
total_CMD = 122848 
util_bw = 112 
Wasted_Col = 146 
Wasted_Row = 0 
Idle = 122590 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 58 
rwq = 0 
CCDLc_limit_alone = 58 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 122848 
n_nop = 122732 
Read = 112 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 112 
total_req = 112 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 112 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000912 
Either_Row_CoL_Bus_Util = 0.000944 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000904 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000903556
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=122848 n_nop=122720 n_act=4 n_pre=0 n_ref_event=0 n_req=124 n_rd=124 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001009
n_activity=1596 dram_eff=0.07769
bk0: 28a 122805i bk1: 36a 122814i bk2: 0a 122848i bk3: 0a 122848i bk4: 0a 122848i bk5: 0a 122848i bk6: 28a 122814i bk7: 32a 122823i bk8: 0a 122848i bk9: 0a 122848i bk10: 0a 122848i bk11: 0a 122848i bk12: 0a 122848i bk13: 0a 122848i bk14: 0a 122848i bk15: 0a 122848i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967742
Row_Buffer_Locality_read = 0.967742
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001009 
total_CMD = 122848 
util_bw = 124 
Wasted_Col = 136 
Wasted_Row = 0 
Idle = 122588 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 122848 
n_nop = 122720 
Read = 124 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 124 
total_req = 124 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 124 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.001009 
Either_Row_CoL_Bus_Util = 0.001042 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001587 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00158733
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=122848 n_nop=122676 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001368
n_activity=1936 dram_eff=0.08678
bk0: 60a 122805i bk1: 24a 122817i bk2: 0a 122848i bk3: 0a 122848i bk4: 0a 122848i bk5: 0a 122848i bk6: 32a 122811i bk7: 52a 122813i bk8: 0a 122848i bk9: 0a 122848i bk10: 0a 122848i bk11: 0a 122848i bk12: 0a 122848i bk13: 0a 122848i bk14: 0a 122848i bk15: 0a 122848i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.075342
Bank_Level_Parallism_Col = 1.072664
Bank_Level_Parallism_Ready = 1.005952
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.072664 

BW Util details:
bwutil = 0.001368 
total_CMD = 122848 
util_bw = 168 
Wasted_Col = 124 
Wasted_Row = 0 
Idle = 122556 

BW Util Bottlenecks: 
RCDc_limit = 81 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 57 
rwq = 0 
CCDLc_limit_alone = 57 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 122848 
n_nop = 122676 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.001368 
Either_Row_CoL_Bus_Util = 0.001400 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001766 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00176641
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=122848 n_nop=122708 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001107
n_activity=1637 dram_eff=0.08308
bk0: 36a 122814i bk1: 12a 122823i bk2: 0a 122848i bk3: 0a 122848i bk4: 0a 122848i bk5: 0a 122848i bk6: 44a 122820i bk7: 44a 122806i bk8: 0a 122848i bk9: 0a 122848i bk10: 0a 122848i bk11: 0a 122848i bk12: 0a 122848i bk13: 0a 122848i bk14: 0a 122848i bk15: 0a 122848i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.019231
Bank_Level_Parallism_Col = 1.019531
Bank_Level_Parallism_Ready = 1.029412
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.019531 

BW Util details:
bwutil = 0.001107 
total_CMD = 122848 
util_bw = 136 
Wasted_Col = 124 
Wasted_Row = 0 
Idle = 122588 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 122848 
n_nop = 122708 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.001107 
Either_Row_CoL_Bus_Util = 0.001140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000822 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000822154
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=122848 n_nop=122696 n_act=4 n_pre=0 n_ref_event=0 n_req=148 n_rd=148 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001205
n_activity=1603 dram_eff=0.09233
bk0: 28a 122826i bk1: 32a 122817i bk2: 0a 122848i bk3: 0a 122848i bk4: 0a 122848i bk5: 0a 122848i bk6: 28a 122817i bk7: 60a 122761i bk8: 0a 122848i bk9: 0a 122848i bk10: 0a 122848i bk11: 0a 122848i bk12: 0a 122848i bk13: 0a 122848i bk14: 0a 122848i bk15: 0a 122848i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972973
Row_Buffer_Locality_read = 0.972973
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009494
Bank_Level_Parallism_Col = 1.009615
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.009615 

BW Util details:
bwutil = 0.001205 
total_CMD = 122848 
util_bw = 148 
Wasted_Col = 168 
Wasted_Row = 0 
Idle = 122532 

BW Util Bottlenecks: 
RCDc_limit = 85 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 83 
rwq = 0 
CCDLc_limit_alone = 83 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 122848 
n_nop = 122696 
Read = 148 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 148 
total_req = 148 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 148 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.001205 
Either_Row_CoL_Bus_Util = 0.001237 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001783 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00178269
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=122848 n_nop=122704 n_act=4 n_pre=0 n_ref_event=0 n_req=140 n_rd=140 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00114
n_activity=1639 dram_eff=0.08542
bk0: 8a 122826i bk1: 40a 122814i bk2: 0a 122848i bk3: 0a 122848i bk4: 0a 122848i bk5: 0a 122848i bk6: 56a 122794i bk7: 36a 122815i bk8: 0a 122848i bk9: 0a 122848i bk10: 0a 122848i bk11: 0a 122848i bk12: 0a 122848i bk13: 0a 122848i bk14: 0a 122848i bk15: 0a 122848i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971429
Row_Buffer_Locality_read = 0.971429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.017986
Bank_Level_Parallism_Col = 1.018248
Bank_Level_Parallism_Ready = 1.007143
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.018248 

BW Util details:
bwutil = 0.001140 
total_CMD = 122848 
util_bw = 140 
Wasted_Col = 138 
Wasted_Row = 0 
Idle = 122570 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 50 
rwq = 0 
CCDLc_limit_alone = 50 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 122848 
n_nop = 122704 
Read = 140 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 140 
total_req = 140 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 140 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.001140 
Either_Row_CoL_Bus_Util = 0.001172 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000790 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000789594
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=122848 n_nop=122736 n_act=4 n_pre=0 n_ref_event=0 n_req=108 n_rd=108 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008791
n_activity=1386 dram_eff=0.07792
bk0: 16a 122805i bk1: 28a 122817i bk2: 0a 122848i bk3: 0a 122848i bk4: 0a 122848i bk5: 0a 122848i bk6: 36a 122795i bk7: 28a 122823i bk8: 0a 122848i bk9: 0a 122848i bk10: 0a 122848i bk11: 0a 122848i bk12: 0a 122848i bk13: 0a 122848i bk14: 0a 122848i bk15: 0a 122848i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962963
Row_Buffer_Locality_read = 0.962963
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000879 
total_CMD = 122848 
util_bw = 108 
Wasted_Col = 152 
Wasted_Row = 0 
Idle = 122588 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 64 
rwq = 0 
CCDLc_limit_alone = 64 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 122848 
n_nop = 122736 
Read = 108 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 108 
total_req = 108 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 108 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000879 
Either_Row_CoL_Bus_Util = 0.000912 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002605 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00260484
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=122848 n_nop=122752 n_act=4 n_pre=0 n_ref_event=0 n_req=92 n_rd=92 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007489
n_activity=1294 dram_eff=0.0711
bk0: 32a 122810i bk1: 32a 122820i bk2: 0a 122848i bk3: 0a 122848i bk4: 0a 122848i bk5: 0a 122848i bk6: 20a 122826i bk7: 8a 122826i bk8: 0a 122848i bk9: 0a 122848i bk10: 0a 122848i bk11: 0a 122848i bk12: 0a 122848i bk13: 0a 122848i bk14: 0a 122848i bk15: 0a 122848i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956522
Row_Buffer_Locality_read = 0.956522
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004975
Bank_Level_Parallism_Col = 1.005076
Bank_Level_Parallism_Ready = 1.010870
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.005076 

BW Util details:
bwutil = 0.000749 
total_CMD = 122848 
util_bw = 92 
Wasted_Col = 109 
Wasted_Row = 0 
Idle = 122647 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 122848 
n_nop = 122752 
Read = 92 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 92 
total_req = 92 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 92 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000749 
Either_Row_CoL_Bus_Util = 0.000781 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000456 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000455848
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=122848 n_nop=122728 n_act=4 n_pre=0 n_ref_event=0 n_req=116 n_rd=116 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009443
n_activity=1426 dram_eff=0.08135
bk0: 40a 122806i bk1: 12a 122826i bk2: 0a 122848i bk3: 0a 122848i bk4: 0a 122848i bk5: 0a 122848i bk6: 32a 122800i bk7: 32a 122817i bk8: 0a 122848i bk9: 0a 122848i bk10: 0a 122848i bk11: 0a 122848i bk12: 0a 122848i bk13: 0a 122848i bk14: 0a 122848i bk15: 0a 122848i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003876
Bank_Level_Parallism_Col = 1.003937
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003937 

BW Util details:
bwutil = 0.000944 
total_CMD = 122848 
util_bw = 116 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 122590 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 55 
rwq = 0 
CCDLc_limit_alone = 55 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 122848 
n_nop = 122728 
Read = 116 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 116 
total_req = 116 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 116 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000944 
Either_Row_CoL_Bus_Util = 0.000977 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000952 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000952396
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=122848 n_nop=122727 n_act=5 n_pre=0 n_ref_event=0 n_req=116 n_rd=116 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009443
n_activity=1462 dram_eff=0.07934
bk0: 20a 122823i bk1: 44a 122811i bk2: 0a 122848i bk3: 0a 122848i bk4: 0a 122848i bk5: 0a 122848i bk6: 20a 122820i bk7: 28a 122816i bk8: 0a 122848i bk9: 0a 122848i bk10: 0a 122848i bk11: 0a 122848i bk12: 0a 122848i bk13: 0a 122848i bk14: 4a 122817i bk15: 0a 122848i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956897
Row_Buffer_Locality_read = 0.956897
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.030651
Bank_Level_Parallism_Col = 1.031250
Bank_Level_Parallism_Ready = 1.025862
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.031250 

BW Util details:
bwutil = 0.000944 
total_CMD = 122848 
util_bw = 116 
Wasted_Col = 145 
Wasted_Row = 0 
Idle = 122587 

BW Util Bottlenecks: 
RCDc_limit = 107 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 38 
rwq = 0 
CCDLc_limit_alone = 38 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 122848 
n_nop = 122727 
Read = 116 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 116 
total_req = 116 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 116 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.000944 
Either_Row_CoL_Bus_Util = 0.000985 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001384 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00138382

========= L2 cache stats =========
L2_cache_bank[0]: Access = 589, Miss = 356, Miss_rate = 0.604, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 686, Miss = 364, Miss_rate = 0.531, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 646, Miss = 376, Miss_rate = 0.582, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 638, Miss = 364, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 688, Miss = 356, Miss_rate = 0.517, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 606, Miss = 316, Miss_rate = 0.521, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 572, Miss = 340, Miss_rate = 0.594, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 720, Miss = 364, Miss_rate = 0.506, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 624, Miss = 368, Miss_rate = 0.590, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 668, Miss = 372, Miss_rate = 0.557, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 700, Miss = 420, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 654, Miss = 336, Miss_rate = 0.514, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 725, Miss = 392, Miss_rate = 0.541, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 694, Miss = 376, Miss_rate = 0.542, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 742, Miss = 392, Miss_rate = 0.528, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 570, Miss = 304, Miss_rate = 0.533, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 639, Miss = 336, Miss_rate = 0.526, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 712, Miss = 368, Miss_rate = 0.517, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 702, Miss = 392, Miss_rate = 0.558, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 668, Miss = 364, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 628, Miss = 332, Miss_rate = 0.529, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 724, Miss = 412, Miss_rate = 0.569, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 702, Miss = 412, Miss_rate = 0.587, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 904, Miss = 476, Miss_rate = 0.527, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 800, Miss = 392, Miss_rate = 0.490, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 764, Miss = 428, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 772, Miss = 436, Miss_rate = 0.565, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 758, Miss = 396, Miss_rate = 0.522, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 770, Miss = 404, Miss_rate = 0.525, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 652, Miss = 384, Miss_rate = 0.589, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 751, Miss = 416, Miss_rate = 0.554, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 674, Miss = 348, Miss_rate = 0.516, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 22142
L2_total_cache_misses = 12092
L2_total_cache_miss_rate = 0.5461
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8942
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 515
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1545
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2508
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7524
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 11002
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 11140
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=44672
icnt_total_pkts_simt_to_mem=44672
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 44672
Req_Network_cycles = 27744
Req_Network_injected_packets_per_cycle =       1.6101 
Req_Network_conflicts_per_cycle =       0.2644
Req_Network_conflicts_per_cycle_util =       1.0966
Req_Bank_Level_Parallism =       6.6784
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.3353
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0252

Reply_Network_injected_packets_num = 44672
Reply_Network_cycles = 27744
Reply_Network_injected_packets_per_cycle =        1.6101
Reply_Network_conflicts_per_cycle =        0.0290
Reply_Network_conflicts_per_cycle_util =       0.1122
Reply_Bank_Level_Parallism =       6.2339
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0008
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0350
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 884943 (inst/sec)
gpgpu_simulation_rate = 3468 (cycle/sec)
gpgpu_silicon_slowdown = 326412x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/srad_v2-rodinia-2.0-ft/__data_matrix128x128_txt_0_127_0_127__5_2___data_result_matrix128x128_1_150_1_100__5_2_txt/traces/kernel-4-ctx_0x55c61387dff0.traceg.xz
-kernel name = _Z11srad_cuda_2PfS_S_S_S_S_iiff
-kernel id = 4
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 5120
-nregs = 28
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f99c9000000
-local mem base_addr = 0x00007f99c7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/srad_v2-rodinia-2.0-ft/__data_matrix128x128_txt_0_127_0_127__5_2___data_result_matrix128x128_1_150_1_100__5_2_txt/traces/kernel-4-ctx_0x55c61387dff0.traceg.xz
launching kernel name: _Z11srad_cuda_2PfS_S_S_S_S_iiff uid: 4 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
GPGPU-Sim: Reconfigure L1 cache to 112KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 30 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 31 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 32 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 33 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 34 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 35 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 36 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 37 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 38 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 39 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 40 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 41 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 42 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 43 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 44 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 45 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 4: size 0
kernel_name = _Z11srad_cuda_2PfS_S_S_S_S_iiff 
kernel_launch_uid = 4 
kernel_stream_id = 0
gpu_sim_cycle = 7742
gpu_sim_insn = 1278784
gpu_ipc =     165.1749
gpu_tot_sim_cycle = 35486
gpu_tot_sim_insn = 8358334
gpu_tot_ipc =     235.5389
gpu_tot_issued_cta = 256
gpu_occupancy = 22.9879% 
gpu_tot_occupancy = 23.2582% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.0005
partiton_level_parallism_total  =       1.6953
partiton_level_parallism_util =       9.3527
partiton_level_parallism_util_total  =       7.2091
L2_BW  =      72.4667 GB/Sec
L2_BW_total  =      61.4111 GB/Sec
gpu_total_sim_rate=835833

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1600, Miss = 1332, Miss_rate = 0.833, Pending_hits = 168, Reservation_fails = 390
	L1D_cache_core[1]: Access = 1600, Miss = 1332, Miss_rate = 0.833, Pending_hits = 168, Reservation_fails = 360
	L1D_cache_core[2]: Access = 1584, Miss = 1332, Miss_rate = 0.841, Pending_hits = 168, Reservation_fails = 371
	L1D_cache_core[3]: Access = 1584, Miss = 1332, Miss_rate = 0.841, Pending_hits = 168, Reservation_fails = 370
	L1D_cache_core[4]: Access = 1568, Miss = 1332, Miss_rate = 0.849, Pending_hits = 168, Reservation_fails = 361
	L1D_cache_core[5]: Access = 1584, Miss = 1332, Miss_rate = 0.841, Pending_hits = 168, Reservation_fails = 362
	L1D_cache_core[6]: Access = 1584, Miss = 1332, Miss_rate = 0.841, Pending_hits = 168, Reservation_fails = 364
	L1D_cache_core[7]: Access = 1600, Miss = 1332, Miss_rate = 0.833, Pending_hits = 168, Reservation_fails = 370
	L1D_cache_core[8]: Access = 1552, Miss = 1314, Miss_rate = 0.847, Pending_hits = 126, Reservation_fails = 359
	L1D_cache_core[9]: Access = 1568, Miss = 1314, Miss_rate = 0.838, Pending_hits = 126, Reservation_fails = 362
	L1D_cache_core[10]: Access = 1568, Miss = 1314, Miss_rate = 0.838, Pending_hits = 140, Reservation_fails = 397
	L1D_cache_core[11]: Access = 1568, Miss = 1314, Miss_rate = 0.838, Pending_hits = 140, Reservation_fails = 369
	L1D_cache_core[12]: Access = 1552, Miss = 1314, Miss_rate = 0.847, Pending_hits = 140, Reservation_fails = 376
	L1D_cache_core[13]: Access = 1568, Miss = 1314, Miss_rate = 0.838, Pending_hits = 140, Reservation_fails = 374
	L1D_cache_core[14]: Access = 1568, Miss = 1314, Miss_rate = 0.838, Pending_hits = 140, Reservation_fails = 378
	L1D_cache_core[15]: Access = 1584, Miss = 1314, Miss_rate = 0.830, Pending_hits = 140, Reservation_fails = 358
	L1D_cache_core[16]: Access = 1568, Miss = 1314, Miss_rate = 0.838, Pending_hits = 140, Reservation_fails = 360
	L1D_cache_core[17]: Access = 1584, Miss = 1314, Miss_rate = 0.830, Pending_hits = 140, Reservation_fails = 356
	L1D_cache_core[18]: Access = 1552, Miss = 1296, Miss_rate = 0.835, Pending_hits = 126, Reservation_fails = 377
	L1D_cache_core[19]: Access = 1568, Miss = 1296, Miss_rate = 0.827, Pending_hits = 126, Reservation_fails = 360
	L1D_cache_core[20]: Access = 1552, Miss = 1296, Miss_rate = 0.835, Pending_hits = 126, Reservation_fails = 369
	L1D_cache_core[21]: Access = 1568, Miss = 1296, Miss_rate = 0.827, Pending_hits = 126, Reservation_fails = 370
	L1D_cache_core[22]: Access = 1568, Miss = 1296, Miss_rate = 0.827, Pending_hits = 126, Reservation_fails = 370
	L1D_cache_core[23]: Access = 1584, Miss = 1296, Miss_rate = 0.818, Pending_hits = 126, Reservation_fails = 373
	L1D_cache_core[24]: Access = 1568, Miss = 1296, Miss_rate = 0.827, Pending_hits = 126, Reservation_fails = 370
	L1D_cache_core[25]: Access = 1584, Miss = 1296, Miss_rate = 0.818, Pending_hits = 126, Reservation_fails = 350
	L1D_cache_core[26]: Access = 1280, Miss = 1086, Miss_rate = 0.848, Pending_hits = 98, Reservation_fails = 311
	L1D_cache_core[27]: Access = 1296, Miss = 1086, Miss_rate = 0.838, Pending_hits = 98, Reservation_fails = 293
	L1D_cache_core[28]: Access = 1296, Miss = 1086, Miss_rate = 0.838, Pending_hits = 112, Reservation_fails = 297
	L1D_cache_core[29]: Access = 1312, Miss = 1086, Miss_rate = 0.828, Pending_hits = 112, Reservation_fails = 297
	L1D_cache_core[30]: Access = 1312, Miss = 1086, Miss_rate = 0.828, Pending_hits = 112, Reservation_fails = 297
	L1D_cache_core[31]: Access = 1328, Miss = 1086, Miss_rate = 0.818, Pending_hits = 112, Reservation_fails = 292
	L1D_cache_core[32]: Access = 1312, Miss = 1086, Miss_rate = 0.828, Pending_hits = 112, Reservation_fails = 294
	L1D_cache_core[33]: Access = 1312, Miss = 1086, Miss_rate = 0.828, Pending_hits = 112, Reservation_fails = 309
	L1D_cache_core[34]: Access = 1296, Miss = 1086, Miss_rate = 0.838, Pending_hits = 112, Reservation_fails = 296
	L1D_cache_core[35]: Access = 1312, Miss = 1086, Miss_rate = 0.828, Pending_hits = 112, Reservation_fails = 297
	L1D_cache_core[36]: Access = 1312, Miss = 1104, Miss_rate = 0.841, Pending_hits = 126, Reservation_fails = 301
	L1D_cache_core[37]: Access = 1312, Miss = 1104, Miss_rate = 0.841, Pending_hits = 126, Reservation_fails = 302
	L1D_cache_core[38]: Access = 1312, Miss = 1104, Miss_rate = 0.841, Pending_hits = 126, Reservation_fails = 297
	L1D_cache_core[39]: Access = 1328, Miss = 1104, Miss_rate = 0.831, Pending_hits = 126, Reservation_fails = 305
	L1D_cache_core[40]: Access = 1312, Miss = 1104, Miss_rate = 0.841, Pending_hits = 126, Reservation_fails = 301
	L1D_cache_core[41]: Access = 1312, Miss = 1104, Miss_rate = 0.841, Pending_hits = 126, Reservation_fails = 297
	L1D_cache_core[42]: Access = 1296, Miss = 1104, Miss_rate = 0.852, Pending_hits = 126, Reservation_fails = 297
	L1D_cache_core[43]: Access = 1312, Miss = 1104, Miss_rate = 0.841, Pending_hits = 126, Reservation_fails = 295
	L1D_cache_core[44]: Access = 1296, Miss = 1104, Miss_rate = 0.852, Pending_hits = 112, Reservation_fails = 299
	L1D_cache_core[45]: Access = 1296, Miss = 1104, Miss_rate = 0.852, Pending_hits = 112, Reservation_fails = 305
	L1D_total_cache_accesses = 67072
	L1D_total_cache_misses = 56064
	L1D_total_cache_miss_rate = 0.8359
	L1D_total_cache_pending_hits = 6048
	L1D_total_cache_reservation_fails = 15558
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.061
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 864
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17792
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7094
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 17792
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6048
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8464
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 42496
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 24576

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7094
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 8464
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
622, 576, 576, 576, 576, 576, 576, 626, 444, 398, 398, 398, 398, 398, 398, 446, 
gpgpu_n_tot_thrd_icount = 9687040
gpgpu_n_tot_w_icount = 302720
gpgpu_n_stall_shd_mem = 28069
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 35584
gpgpu_n_mem_write_global = 24576
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 450560
gpgpu_n_store_insn = 196608
gpgpu_n_shmem_insn = 737280
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 3200
gpgpu_n_l1cache_bkconflict = 24869
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 3200
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 24869
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:166375	W0_Idle:244319	W0_Scoreboard:1652988	W1:7546	W2:14406	W3:288	W4:300	W5:274	W6:204	W7:190	W8:140	W9:88	W10:74	W11:48	W12:36	W13:16	W14:2826	W15:2182	W16:6	W17:3	W18:5	W19:8	W20:18	W21:24	W22:37	W23:44	W24:70	W25:95	W26:102	W27:137	W28:1686	W29:144	W30:9059	W31:701	W32:246297
single_issue_nums: WS0:77088	WS1:74144	WS2:74144	WS3:77344	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 284672 {8:35584,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 983040 {40:24576,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1423360 {40:35584,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 196608 {8:24576,}
maxmflatency = 525 
max_icnt2mem_latency = 174 
maxmrqlatency = 12 
max_icnt2sh_latency = 25 
averagemflatency = 278 
avg_icnt2mem_latency = 71 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:3772 	93 	276 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	28924 	31198 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	32168 	25332 	2660 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	59859 	279 	19 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6063      5577         0         0         0         0      6085      6119         0         0         0         0         0         0         0      5570 
dram[1]:      6069      6061         0         0         0      5566      6116      5548         0         0         0         0         0         0         0         0 
dram[2]:      5577      6074         0         0         0         0      5548      5578         0         0         0         0         0         0         0         0 
dram[3]:      6069      5548         0         0         0         0      6069      5582         0         0         0         0         0         0         0         0 
dram[4]:      6107      5570         0         0         0         0      5552      5551         0         0         0         0         0         0         0         0 
dram[5]:      5548      5581         0         0         0         0      5552      5551         0         0         0         0         0         0         0         0 
dram[6]:      5552      5581         0         0         0         0      5548      6071         0         0         0         0         0         0         0         0 
dram[7]:      5552      6061         0         0         0         0      6110      6072         0         0         0         0         0         0         0         0 
dram[8]:      6063      5548         0         0         0         0      6068      5551         0         0         0         0         0         0         0         0 
dram[9]:      5577      6064         0         0         0         0      5579      6082         0         0         0         0         0         0         0         0 
dram[10]:      5570      6067         0         0         0         0      5583      5582         0         0         0         0         0         0         0         0 
dram[11]:      5548      5549         0         0         0         0      5551      6091         0         0         0         0         0         0         0         0 
dram[12]:      5548      5572         0         0         0         0      5548      6071         0         0         0         0         0         0         0         0 
dram[13]:      5548      5548         0         0         0         0      6080      5548         0         0         0         0         0         0         0         0 
dram[14]:      5570      6064         0         0         0         0      6062      5580         0         0         0         0         0         0         0         0 
dram[15]:      6065      5570         0         0         0      5570      5576      5548         0         0         0         0         0         0      5570         0 
dram[16]:      5484      5488         0         0         0         0      5484      5488         0         0         0         0         0         0         0         0 
dram[17]:      5484      5488         0         0         0         0      5510      6013         0         0         0         0         0         0         0         0 
dram[18]:      5488      5513         0         0         0         0      5484      5485         0         0         0         0         0         0         0         0 
dram[19]:      6005      5513         0         0      5502         0      5983      5506         0         0         0         0         0         0         0         0 
dram[20]:      6001      5488         0         0         0         0      6053      5484         0         0         0         0         0         0         0         0 
dram[21]:      6003      5508         0         0         0         0      6003      6002         0         0         0         0         0         0         0      5506 
dram[22]:      6016      6052         0         0         0         0      5488      5510         0         0         0         0         0         0         0         0 
dram[23]:      5508      6002         0         0         0         0      5508      6045         0         0         0         0         0         0         0         0 
dram[24]:      5488      5484         0         0         0         0      5484      5506         0         0         0         0         0         0         0         0 
dram[25]:      5488      6001         0         0         0         0      6005      5514         0         0         0         0         0         0         0         0 
dram[26]:      6002      5517         0         0         0         0      5488      5508         0         0         0         0         0         0         0         0 
dram[27]:      6013      6001         0         0         0         0      5502      5484         0         0         0         0         0         0         0         0 
dram[28]:      5517      5484         0         0         0         0      5484      5513         0         0         0         0         0         0         0         0 
dram[29]:      5484      6014         0         0         0         0      5999      6026         0         0         0         0         0         0         0         0 
dram[30]:      5506      6022         0         0         0         0      6000      6051         0         0         0         0         0         0         0         0 
dram[31]:      6012      5488         0         0         0         0      5506      5484         0         0         0         0         0         0      5506         0 
average row accesses per activate:
dram[0]: 24.000000 32.000000      -nan      -nan      -nan      -nan 32.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000 
dram[1]: 20.000000 16.000000      -nan      -nan      -nan  4.000000 20.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 40.000000 28.000000      -nan      -nan      -nan      -nan 36.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 36.000000 28.000000      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000 36.000000      -nan      -nan      -nan      -nan 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 28.000000 12.000000      -nan      -nan      -nan      -nan 48.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 56.000000 24.000000      -nan      -nan      -nan      -nan 24.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 40.000000 52.000000      -nan      -nan      -nan      -nan 32.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 40.000000 52.000000      -nan      -nan      -nan      -nan 12.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 40.000000 32.000000      -nan      -nan      -nan      -nan 40.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 36.000000 24.000000      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 32.000000 24.000000      -nan      -nan      -nan      -nan 36.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 44.000000 44.000000      -nan      -nan      -nan      -nan 20.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 36.000000 60.000000      -nan      -nan      -nan      -nan 36.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 32.000000 44.000000      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 40.000000 40.000000      -nan      -nan      -nan  4.000000 32.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan  4.000000      -nan 
dram[16]: 28.000000 32.000000      -nan      -nan      -nan      -nan 32.000000 44.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 36.000000 56.000000      -nan      -nan      -nan      -nan 28.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 48.000000 36.000000      -nan      -nan      -nan      -nan 32.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 16.000000 24.000000      -nan      -nan  8.000000      -nan 52.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 32.000000 44.000000      -nan      -nan      -nan      -nan 20.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 20.000000 24.000000      -nan      -nan      -nan      -nan 44.000000 44.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000 
dram[22]: 32.000000  8.000000      -nan      -nan      -nan      -nan 36.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 28.000000 36.000000      -nan      -nan      -nan      -nan 28.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 60.000000 24.000000      -nan      -nan      -nan      -nan 32.000000 52.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 36.000000 12.000000      -nan      -nan      -nan      -nan 44.000000 44.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 28.000000 32.000000      -nan      -nan      -nan      -nan 28.000000 60.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  8.000000 40.000000      -nan      -nan      -nan      -nan 56.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 16.000000 28.000000      -nan      -nan      -nan      -nan 36.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 32.000000 32.000000      -nan      -nan      -nan      -nan 20.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 40.000000 12.000000      -nan      -nan      -nan      -nan 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 20.000000 44.000000      -nan      -nan      -nan      -nan 20.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan  4.000000      -nan 
average row locality = 4160/135 = 30.814816
number of bytes read:
dram[0]:       768      1024         0         0         0         0      1024       384         0         0         0         0         0         0         0       128 
dram[1]:       640       512         0         0         0       128       640       768         0         0         0         0         0         0         0         0 
dram[2]:      1280       896         0         0         0         0      1152      1024         0         0         0         0         0         0         0         0 
dram[3]:      1152       896         0         0         0         0      1024      1024         0         0         0         0         0         0         0         0 
dram[4]:       256      1152         0         0         0         0       896       896         0         0         0         0         0         0         0         0 
dram[5]:       896       384         0         0         0         0      1536       896         0         0         0         0         0         0         0         0 
dram[6]:      1792       768         0         0         0         0       768      1024         0         0         0         0         0         0         0         0 
dram[7]:      1280      1664         0         0         0         0      1024       768         0         0         0         0         0         0         0         0 
dram[8]:      1280      1664         0         0         0         0       384       768         0         0         0         0         0         0         0         0 
dram[9]:      1280      1024         0         0         0         0      1280       896         0         0         0         0         0         0         0         0 
dram[10]:      1152       768         0         0         0         0      1024      1024         0         0         0         0         0         0         0         0 
dram[11]:      1024       768         0         0         0         0      1152      1024         0         0         0         0         0         0         0         0 
dram[12]:      1408      1408         0         0         0         0       640      1152         0         0         0         0         0         0         0         0 
dram[13]:      1152      1920         0         0         0         0      1152       896         0         0         0         0         0         0         0         0 
dram[14]:      1024      1408         0         0         0         0      1024      1024         0         0         0         0         0         0         0         0 
dram[15]:      1280      1280         0         0         0       128      1024       896         0         0         0         0         0         0       128         0 
dram[16]:       896      1024         0         0         0         0      1024      1408         0         0         0         0         0         0         0         0 
dram[17]:      1152      1792         0         0         0         0       896      1024         0         0         0         0         0         0         0         0 
dram[18]:      1536      1152         0         0         0         0      1024      1280         0         0         0         0         0         0         0         0 
dram[19]:       512       768         0         0       256         0      1664       896         0         0         0         0         0         0         0         0 
dram[20]:      1024      1408         0         0         0         0       640      1152         0         0         0         0         0         0         0         0 
dram[21]:       640       768         0         0         0         0      1408      1408         0         0         0         0         0         0         0       128 
dram[22]:      1024       256         0         0         0         0      1152      1152         0         0         0         0         0         0         0         0 
dram[23]:       896      1152         0         0         0         0       896      1024         0         0         0         0         0         0         0         0 
dram[24]:      1920       768         0         0         0         0      1024      1664         0         0         0         0         0         0         0         0 
dram[25]:      1152       384         0         0         0         0      1408      1408         0         0         0         0         0         0         0         0 
dram[26]:       896      1024         0         0         0         0       896      1920         0         0         0         0         0         0         0         0 
dram[27]:       256      1280         0         0         0         0      1792      1152         0         0         0         0         0         0         0         0 
dram[28]:       512       896         0         0         0         0      1152       896         0         0         0         0         0         0         0         0 
dram[29]:      1024      1024         0         0         0         0       640       256         0         0         0         0         0         0         0         0 
dram[30]:      1280       384         0         0         0         0      1024      1024         0         0         0         0         0         0         0         0 
dram[31]:       640      1408         0         0         0         0       640       896         0         0         0         0         0         0       128         0 
total bytes read: 133120
Bmin_bank_accesses = 0!
chip skew: 5376/2688 = 2.00
number of bytes accessed:
dram[0]:       768      1024         0         0         0         0      1024       384         0         0         0         0         0         0         0       128 
dram[1]:       640       512         0         0         0       128       640       768         0         0         0         0         0         0         0         0 
dram[2]:      1280       896         0         0         0         0      1152      1024         0         0         0         0         0         0         0         0 
dram[3]:      1152       896         0         0         0         0      1024      1024         0         0         0         0         0         0         0         0 
dram[4]:       256      1152         0         0         0         0       896       896         0         0         0         0         0         0         0         0 
dram[5]:       896       384         0         0         0         0      1536       896         0         0         0         0         0         0         0         0 
dram[6]:      1792       768         0         0         0         0       768      1024         0         0         0         0         0         0         0         0 
dram[7]:      1280      1664         0         0         0         0      1024       768         0         0         0         0         0         0         0         0 
dram[8]:      1280      1664         0         0         0         0       384       768         0         0         0         0         0         0         0         0 
dram[9]:      1280      1024         0         0         0         0      1280       896         0         0         0         0         0         0         0         0 
dram[10]:      1152       768         0         0         0         0      1024      1024         0         0         0         0         0         0         0         0 
dram[11]:      1024       768         0         0         0         0      1152      1024         0         0         0         0         0         0         0         0 
dram[12]:      1408      1408         0         0         0         0       640      1152         0         0         0         0         0         0         0         0 
dram[13]:      1152      1920         0         0         0         0      1152       896         0         0         0         0         0         0         0         0 
dram[14]:      1024      1408         0         0         0         0      1024      1024         0         0         0         0         0         0         0         0 
dram[15]:      1280      1280         0         0         0       128      1024       896         0         0         0         0         0         0       128         0 
dram[16]:       896      1024         0         0         0         0      1024      1408         0         0         0         0         0         0         0         0 
dram[17]:      1152      1792         0         0         0         0       896      1024         0         0         0         0         0         0         0         0 
dram[18]:      1536      1152         0         0         0         0      1024      1280         0         0         0         0         0         0         0         0 
dram[19]:       512       768         0         0       256         0      1664       896         0         0         0         0         0         0         0         0 
dram[20]:      1024      1408         0         0         0         0       640      1152         0         0         0         0         0         0         0         0 
dram[21]:       640       768         0         0         0         0      1408      1408         0         0         0         0         0         0         0       128 
dram[22]:      1024       256         0         0         0         0      1152      1152         0         0         0         0         0         0         0         0 
dram[23]:       896      1152         0         0         0         0       896      1024         0         0         0         0         0         0         0         0 
dram[24]:      1920       768         0         0         0         0      1024      1664         0         0         0         0         0         0         0         0 
dram[25]:      1152       384         0         0         0         0      1408      1408         0         0         0         0         0         0         0         0 
dram[26]:       896      1024         0         0         0         0       896      1920         0         0         0         0         0         0         0         0 
dram[27]:       256      1280         0         0         0         0      1792      1152         0         0         0         0         0         0         0         0 
dram[28]:       512       896         0         0         0         0      1152       896         0         0         0         0         0         0         0         0 
dram[29]:      1024      1024         0         0         0         0       640       256         0         0         0         0         0         0         0         0 
dram[30]:      1280       384         0         0         0         0      1024      1024         0         0         0         0         0         0         0         0 
dram[31]:       640      1408         0         0         0         0       640       896         0         0         0         0         0         0       128         0 
total dram bytes accesed = 133120
min_bank_accesses = 0!
chip skew: 5376/2688 = 2.00
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         77        60    none      none      none      none          66       112    none      none      none      none      none      none      none          17
dram[1]:         59        72    none      none      none         422        57        68    none      none      none      none      none      none      none      none  
dram[2]:         55        64    none      none      none      none          53        54    none      none      none      none      none      none      none      none  
dram[3]:         51        62    none      none      none      none          60        59    none      none      none      none      none      none      none      none  
dram[4]:        139        48    none      none      none      none          57        60    none      none      none      none      none      none      none      none  
dram[5]:         56        89    none      none      none      none          51        62    none      none      none      none      none      none      none      none  
dram[6]:         45        67    none      none      none      none          78        60    none      none      none      none      none      none      none      none  
dram[7]:         41        49    none      none      none      none          59        61    none      none      none      none      none      none      none      none  
dram[8]:         48        49    none      none      none      none          78        62    none      none      none      none      none      none      none      none  
dram[9]:         60        60    none      none      none      none          60        55    none      none      none      none      none      none      none      none  
dram[10]:         54        61    none      none      none      none          62        64    none      none      none      none      none      none      none      none  
dram[11]:         67        66    none      none      none      none          65        46    none      none      none      none      none      none      none      none  
dram[12]:         56        58    none      none      none      none          61        60    none      none      none      none      none      none      none      none  
dram[13]:         53        46    none      none      none      none          67        61    none      none      none      none      none      none      none      none  
dram[14]:         54        51    none      none      none      none          51        59    none      none      none      none      none      none      none      none  
dram[15]:         52        57    none      none      none         288        59        74    none      none      none      none      none      none          15    none  
dram[16]:         74        61    none      none      none      none          54        53    none      none      none      none      none      none      none      none  
dram[17]:         54        51    none      none      none      none          63        48    none      none      none      none      none      none      none      none  
dram[18]:         54        62    none      none      none      none          58        55    none      none      none      none      none      none      none      none  
dram[19]:         91        78    none      none         115    none          48        64    none      none      none      none      none      none      none      none  
dram[20]:         63        65    none      none      none      none          88        60    none      none      none      none      none      none      none      none  
dram[21]:         67        58    none      none      none      none          50        53    none      none      none      none      none      none      none          13
dram[22]:         65       136    none      none      none      none          52        50    none      none      none      none      none      none      none      none  
dram[23]:         56        47    none      none      none      none          60        52    none      none      none      none      none      none      none      none  
dram[24]:         43        62    none      none      none      none          47        51    none      none      none      none      none      none      none      none  
dram[25]:         54        91    none      none      none      none          57        57    none      none      none      none      none      none      none      none  
dram[26]:         57        62    none      none      none      none          42        44    none      none      none      none      none      none      none      none  
dram[27]:         94        44    none      none      none      none          43        53    none      none      none      none      none      none      none      none  
dram[28]:         91        62    none      none      none      none          50        59    none      none      none      none      none      none      none      none  
dram[29]:         71        50    none      none      none      none          71       162    none      none      none      none      none      none      none      none  
dram[30]:         48        71    none      none      none      none          53        49    none      none      none      none      none      none      none      none  
dram[31]:         72        46    none      none      none      none          84        49    none      none      none      none      none      none          13    none  
maximum mf latency per bank:
dram[0]:        515       517       343       346       351       336       509       504       365       356       343       351         0         0         0       505
dram[1]:        516       507       346       343       348       505       515       512       335       351       365       336         0         0         0         0
dram[2]:        516       525       342       346       327       342       506       512       349       351       338       353         0         0         0         0
dram[3]:        515       525       346       346       335       338       515       507       365       347       345       350         0         0         0         0
dram[4]:        504       510       346       345       350       331       515       522       350       345       334       349         0         0         0         0
dram[5]:        511       505       340       341       350       340       515       508       349       353       331       339         0         0         0         0
dram[6]:        517       506       346       345       336       339       517       506       349       344       334       351         0         0         0         0
dram[7]:        508       511       343       342       346       344       515       508       365       351       343       342         0         0         0         0
dram[8]:        509       517       353       342       339       334       505       506       365       355       365       336         0         0         0         0
dram[9]:        506       505       341       335       337       338       511       519       350       351       344       350         0         0         0         0
dram[10]:        508       508       340       341       344       335       507       507       345       349       364       351         0         0         0         0
dram[11]:        510       512       342       342       345       345       504       509       348       351       332       350         0         0         0         0
dram[12]:        518       522       343       346       350       335       506       508       365       351       364       353         0         0         0         0
dram[13]:        509       518       350       344       332       345       510       523       365       340       365       348         0         0         0         0
dram[14]:        510       517       342       335       320       340       504       507       364       350       365       339         0         0         0         0
dram[15]:        516       517       341       344       343       505       515       507       337       351       346       352         0         0       509         0
dram[16]:        451       453       350       341       332       336       451       453       365       351       350       342         0         0         0         0
dram[17]:        451       444       348       335       337       332       452       446       334       353       328       344         0         0         0         0
dram[18]:        443       439       343       346       345       342       451       453       364       348       345       350         0         0         0         0
dram[19]:        451       445       350       346       442       336       442       445       365       351       349       323         0         0         0         0
dram[20]:        444       455       348       343       345       341       451       445       336       351       327       339         0         0         0         0
dram[21]:        441       442       342       343       332       340       444       451       365       351       351       350         0         0         0       439
dram[22]:        442       442       341       341       341       344       445       437       359       350       364       336         0         0         0         0
dram[23]:        443       453       343       344       351       334       443       453       350       356       339       320         0         0         0         0
dram[24]:        453       457       350       342       336       335       445       459       365       341       341       350         0         0         0         0
dram[25]:        443       444       345       343       340       341       452       446       349       350       365       353         0         0         0         0
dram[26]:        443       440       353       346       332       333       443       446       359       342       334       341         0         0         0         0
dram[27]:        438       444       333       334       350       339       452       454       343       350       365       337         0         0         0         0
dram[28]:        442       444       344       335       345       330       443       442       337       355       364       350         0         0         0         0
dram[29]:        443       444       353       345       350       333       439       444       338       353       330       336         0         0         0         0
dram[30]:        451       442       341       341       343       336       440       458       365       350       331       345         0         0         0         0
dram[31]:        444       442       344       341       342       339       440       439       364       353       328       332         0         0       442         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=157128 n_nop=157019 n_act=5 n_pre=0 n_ref_event=0 n_req=104 n_rd=104 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002648
n_activity=1485 dram_eff=0.2801
bk0: 24a 157083i bk1: 32a 157080i bk2: 0a 157126i bk3: 0a 157127i bk4: 0a 157127i bk5: 0a 157128i bk6: 32a 157012i bk7: 12a 157092i bk8: 0a 157126i bk9: 0a 157127i bk10: 0a 157128i bk11: 0a 157129i bk12: 0a 157129i bk13: 0a 157129i bk14: 0a 157129i bk15: 4a 157090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951923
Row_Buffer_Locality_read = 0.951923
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.075419
Bank_Level_Parallism_Col = 1.070621
Bank_Level_Parallism_Ready = 1.009615
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.070621 

BW Util details:
bwutil = 0.002648 
total_CMD = 157128 
util_bw = 416 
Wasted_Col = 155 
Wasted_Row = 0 
Idle = 156557 

BW Util Bottlenecks: 
RCDc_limit = 109 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 50 
rwq = 0 
CCDLc_limit_alone = 50 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157128 
n_nop = 157019 
Read = 104 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 104 
total_req = 104 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 104 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000662 
Either_Row_CoL_Bus_Util = 0.000694 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001973 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00197291
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=157128 n_nop=157039 n_act=5 n_pre=0 n_ref_event=0 n_req=84 n_rd=84 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002138
n_activity=1252 dram_eff=0.2684
bk0: 20a 157088i bk1: 16a 157096i bk2: 0a 157126i bk3: 0a 157130i bk4: 0a 157131i bk5: 4a 157091i bk6: 20a 157095i bk7: 24a 157048i bk8: 0a 157125i bk9: 0a 157126i bk10: 0a 157126i bk11: 0a 157127i bk12: 0a 157127i bk13: 0a 157128i bk14: 0a 157129i bk15: 0a 157129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940476
Row_Buffer_Locality_read = 0.940476
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.040816
Bank_Level_Parallism_Col = 1.037931
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.037931 

BW Util details:
bwutil = 0.002138 
total_CMD = 157128 
util_bw = 336 
Wasted_Col = 145 
Wasted_Row = 0 
Idle = 156647 

BW Util Bottlenecks: 
RCDc_limit = 106 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 43 
rwq = 0 
CCDLc_limit_alone = 43 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157128 
n_nop = 157039 
Read = 84 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 84 
total_req = 84 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 84 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000535 
Either_Row_CoL_Bus_Util = 0.000566 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003360 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00336032
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=157128 n_nop=156988 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003462
n_activity=1796 dram_eff=0.3029
bk0: 40a 157066i bk1: 28a 157082i bk2: 0a 157129i bk3: 0a 157129i bk4: 0a 157129i bk5: 0a 157129i bk6: 36a 157070i bk7: 32a 157073i bk8: 0a 157126i bk9: 0a 157126i bk10: 0a 157126i bk11: 0a 157126i bk12: 0a 157126i bk13: 0a 157127i bk14: 0a 157128i bk15: 0a 157128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.028490
Bank_Level_Parallism_Col = 1.028818
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.028818 

BW Util details:
bwutil = 0.003462 
total_CMD = 157128 
util_bw = 544 
Wasted_Col = 129 
Wasted_Row = 0 
Idle = 156455 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 50 
rwq = 0 
CCDLc_limit_alone = 50 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157128 
n_nop = 156988 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000866 
Either_Row_CoL_Bus_Util = 0.000891 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001190 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00119011
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=157128 n_nop=156996 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003258
n_activity=1772 dram_eff=0.2889
bk0: 36a 157047i bk1: 28a 157072i bk2: 0a 157127i bk3: 0a 157129i bk4: 0a 157129i bk5: 0a 157129i bk6: 32a 157091i bk7: 32a 157080i bk8: 0a 157126i bk9: 0a 157126i bk10: 0a 157126i bk11: 0a 157126i bk12: 0a 157128i bk13: 0a 157129i bk14: 0a 157129i bk15: 0a 157129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011594
Bank_Level_Parallism_Col = 1.011730
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.011730 

BW Util details:
bwutil = 0.003258 
total_CMD = 157128 
util_bw = 512 
Wasted_Col = 156 
Wasted_Row = 0 
Idle = 156460 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157128 
n_nop = 156996 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000815 
Either_Row_CoL_Bus_Util = 0.000840 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000719159
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=157128 n_nop=157024 n_act=4 n_pre=0 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002546
n_activity=1290 dram_eff=0.3101
bk0: 8a 157088i bk1: 36a 157076i bk2: 0a 157127i bk3: 0a 157128i bk4: 0a 157128i bk5: 0a 157130i bk6: 28a 157040i bk7: 28a 157058i bk8: 0a 157126i bk9: 0a 157127i bk10: 0a 157127i bk11: 0a 157127i bk12: 0a 157127i bk13: 0a 157128i bk14: 0a 157129i bk15: 0a 157129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960000
Row_Buffer_Locality_read = 0.960000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.162791
Bank_Level_Parallism_Col = 1.137584
Bank_Level_Parallism_Ready = 1.010000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.137584 

BW Util details:
bwutil = 0.002546 
total_CMD = 157128 
util_bw = 400 
Wasted_Col = 119 
Wasted_Row = 0 
Idle = 156609 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 51 
rwq = 0 
CCDLc_limit_alone = 51 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157128 
n_nop = 157024 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 100 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000636 
Either_Row_CoL_Bus_Util = 0.000662 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001413 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00141286
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=157128 n_nop=157008 n_act=4 n_pre=0 n_ref_event=0 n_req=116 n_rd=116 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002953
n_activity=1443 dram_eff=0.3216
bk0: 28a 157078i bk1: 12a 157076i bk2: 0a 157127i bk3: 0a 157127i bk4: 0a 157127i bk5: 0a 157129i bk6: 48a 157052i bk7: 28a 157069i bk8: 0a 157126i bk9: 0a 157127i bk10: 0a 157128i bk11: 0a 157128i bk12: 0a 157128i bk13: 0a 157128i bk14: 0a 157128i bk15: 0a 157129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.141479
Bank_Level_Parallism_Col = 1.116883
Bank_Level_Parallism_Ready = 1.008621
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.116883 

BW Util details:
bwutil = 0.002953 
total_CMD = 157128 
util_bw = 464 
Wasted_Col = 126 
Wasted_Row = 0 
Idle = 156538 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 54 
rwq = 0 
CCDLc_limit_alone = 54 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157128 
n_nop = 157008 
Read = 116 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 116 
total_req = 116 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 116 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000738 
Either_Row_CoL_Bus_Util = 0.000764 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001877 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00187745
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=157128 n_nop=156988 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003462
n_activity=1713 dram_eff=0.3176
bk0: 56a 156989i bk1: 24a 157077i bk2: 0a 157127i bk3: 0a 157128i bk4: 0a 157128i bk5: 0a 157128i bk6: 24a 157053i bk7: 32a 157074i bk8: 0a 157127i bk9: 0a 157127i bk10: 0a 157127i bk11: 0a 157127i bk12: 0a 157127i bk13: 0a 157129i bk14: 0a 157129i bk15: 0a 157129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013363
Bank_Level_Parallism_Col = 1.013483
Bank_Level_Parallism_Ready = 1.007353
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.013483 

BW Util details:
bwutil = 0.003462 
total_CMD = 157128 
util_bw = 544 
Wasted_Col = 190 
Wasted_Row = 0 
Idle = 156394 

BW Util Bottlenecks: 
RCDc_limit = 93 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157128 
n_nop = 156988 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000866 
Either_Row_CoL_Bus_Util = 0.000891 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0030612
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=157128 n_nop=156976 n_act=4 n_pre=0 n_ref_event=0 n_req=148 n_rd=148 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003768
n_activity=1726 dram_eff=0.343
bk0: 40a 157031i bk1: 52a 156969i bk2: 0a 157127i bk3: 0a 157128i bk4: 0a 157128i bk5: 0a 157129i bk6: 32a 157082i bk7: 24a 157069i bk8: 0a 157126i bk9: 0a 157126i bk10: 0a 157127i bk11: 0a 157128i bk12: 0a 157128i bk13: 0a 157128i bk14: 0a 157128i bk15: 0a 157129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972973
Row_Buffer_Locality_read = 0.972973
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.101512
Bank_Level_Parallism_Col = 1.102396
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.102396 

BW Util details:
bwutil = 0.003768 
total_CMD = 157128 
util_bw = 592 
Wasted_Col = 159 
Wasted_Row = 0 
Idle = 156377 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 67 
rwq = 0 
CCDLc_limit_alone = 67 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157128 
n_nop = 156976 
Read = 148 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 148 
total_req = 148 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 148 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000942 
Either_Row_CoL_Bus_Util = 0.000967 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001311 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00131103
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=157128 n_nop=156996 n_act=4 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003258
n_activity=1312 dram_eff=0.3902
bk0: 40a 156987i bk1: 52a 156986i bk2: 0a 157127i bk3: 0a 157128i bk4: 0a 157128i bk5: 0a 157129i bk6: 12a 157098i bk7: 24a 157062i bk8: 0a 157126i bk9: 0a 157126i bk10: 0a 157127i bk11: 0a 157128i bk12: 0a 157129i bk13: 0a 157129i bk14: 0a 157129i bk15: 0a 157129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.135135
Bank_Level_Parallism_Col = 1.136364
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.136364 

BW Util details:
bwutil = 0.003258 
total_CMD = 157128 
util_bw = 512 
Wasted_Col = 161 
Wasted_Row = 0 
Idle = 156455 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 69 
rwq = 0 
CCDLc_limit_alone = 69 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157128 
n_nop = 156996 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 128 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000815 
Either_Row_CoL_Bus_Util = 0.000840 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002081 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00208111
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=157128 n_nop=156984 n_act=4 n_pre=0 n_ref_event=0 n_req=140 n_rd=140 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003564
n_activity=1709 dram_eff=0.3277
bk0: 40a 157042i bk1: 32a 157084i bk2: 0a 157128i bk3: 0a 157129i bk4: 0a 157129i bk5: 0a 157129i bk6: 40a 157024i bk7: 28a 157061i bk8: 0a 157125i bk9: 0a 157126i bk10: 0a 157126i bk11: 0a 157127i bk12: 0a 157128i bk13: 0a 157129i bk14: 0a 157129i bk15: 0a 157129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971429
Row_Buffer_Locality_read = 0.971429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.035294
Bank_Level_Parallism_Col = 1.035630
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.035630 

BW Util details:
bwutil = 0.003564 
total_CMD = 157128 
util_bw = 560 
Wasted_Col = 163 
Wasted_Row = 0 
Idle = 156405 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 75 
rwq = 0 
CCDLc_limit_alone = 75 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157128 
n_nop = 156984 
Read = 140 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 140 
total_req = 140 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 140 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000891 
Either_Row_CoL_Bus_Util = 0.000916 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001909 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00190927
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=157128 n_nop=157000 n_act=4 n_pre=0 n_ref_event=0 n_req=124 n_rd=124 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003157
n_activity=1377 dram_eff=0.3602
bk0: 36a 157058i bk1: 24a 157072i bk2: 0a 157127i bk3: 0a 157127i bk4: 0a 157127i bk5: 0a 157128i bk6: 32a 157063i bk7: 32a 157045i bk8: 0a 157127i bk9: 0a 157128i bk10: 0a 157128i bk11: 0a 157128i bk12: 0a 157128i bk13: 0a 157129i bk14: 0a 157129i bk15: 0a 157129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967742
Row_Buffer_Locality_read = 0.967742
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.143678
Bank_Level_Parallism_Col = 1.118841
Bank_Level_Parallism_Ready = 1.008065
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.118841 

BW Util details:
bwutil = 0.003157 
total_CMD = 157128 
util_bw = 496 
Wasted_Col = 140 
Wasted_Row = 0 
Idle = 156492 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 68 
rwq = 0 
CCDLc_limit_alone = 68 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157128 
n_nop = 157000 
Read = 124 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 124 
total_req = 124 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 124 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000789 
Either_Row_CoL_Bus_Util = 0.000815 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001317 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0013174
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=157128 n_nop=157000 n_act=4 n_pre=0 n_ref_event=0 n_req=124 n_rd=124 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003157
n_activity=1701 dram_eff=0.2916
bk0: 32a 157073i bk1: 24a 157053i bk2: 0a 157128i bk3: 0a 157129i bk4: 0a 157129i bk5: 0a 157130i bk6: 36a 157049i bk7: 32a 157066i bk8: 0a 157126i bk9: 0a 157127i bk10: 0a 157127i bk11: 0a 157127i bk12: 0a 157127i bk13: 0a 157128i bk14: 0a 157128i bk15: 0a 157128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967742
Row_Buffer_Locality_read = 0.967742
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.135057
Bank_Level_Parallism_Col = 1.110145
Bank_Level_Parallism_Ready = 1.008065
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.110145 

BW Util details:
bwutil = 0.003157 
total_CMD = 157128 
util_bw = 496 
Wasted_Col = 129 
Wasted_Row = 0 
Idle = 156503 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 57 
rwq = 0 
CCDLc_limit_alone = 57 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157128 
n_nop = 157000 
Read = 124 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 124 
total_req = 124 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 124 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000789 
Either_Row_CoL_Bus_Util = 0.000815 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002126 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00212566
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=157128 n_nop=156980 n_act=4 n_pre=0 n_ref_event=0 n_req=144 n_rd=144 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003666
n_activity=1628 dram_eff=0.3538
bk0: 44a 156984i bk1: 44a 157016i bk2: 0a 157128i bk3: 0a 157128i bk4: 0a 157128i bk5: 0a 157129i bk6: 20a 157068i bk7: 36a 157085i bk8: 0a 157127i bk9: 0a 157127i bk10: 0a 157127i bk11: 0a 157127i bk12: 0a 157127i bk13: 0a 157127i bk14: 0a 157127i bk15: 0a 157129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972222
Row_Buffer_Locality_read = 0.972222
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.034836
Bank_Level_Parallism_Col = 1.035124
Bank_Level_Parallism_Ready = 1.013889
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.035124 

BW Util details:
bwutil = 0.003666 
total_CMD = 157128 
util_bw = 576 
Wasted_Col = 179 
Wasted_Row = 0 
Idle = 156373 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 83 
rwq = 0 
CCDLc_limit_alone = 83 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157128 
n_nop = 156980 
Read = 144 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 144 
total_req = 144 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 144 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000916 
Either_Row_CoL_Bus_Util = 0.000942 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003360 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00336032
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=157128 n_nop=156964 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004073
n_activity=1824 dram_eff=0.3509
bk0: 36a 157030i bk1: 60a 156984i bk2: 0a 157128i bk3: 0a 157130i bk4: 0a 157130i bk5: 0a 157130i bk6: 36a 157051i bk7: 28a 157067i bk8: 0a 157126i bk9: 0a 157126i bk10: 0a 157126i bk11: 0a 157126i bk12: 0a 157126i bk13: 0a 157126i bk14: 0a 157127i bk15: 0a 157128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.177489
Bank_Level_Parallism_Col = 1.152505
Bank_Level_Parallism_Ready = 1.006250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.152505 

BW Util details:
bwutil = 0.004073 
total_CMD = 157128 
util_bw = 640 
Wasted_Col = 155 
Wasted_Row = 0 
Idle = 156333 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 83 
rwq = 0 
CCDLc_limit_alone = 83 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157128 
n_nop = 156964 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001018 
Either_Row_CoL_Bus_Util = 0.001044 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00304847
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=157128 n_nop=156984 n_act=4 n_pre=0 n_ref_event=0 n_req=140 n_rd=140 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003564
n_activity=1534 dram_eff=0.3651
bk0: 32a 157068i bk1: 44a 157021i bk2: 0a 157128i bk3: 0a 157128i bk4: 0a 157128i bk5: 0a 157129i bk6: 32a 157061i bk7: 32a 157030i bk8: 0a 157126i bk9: 0a 157126i bk10: 0a 157127i bk11: 0a 157127i bk12: 0a 157128i bk13: 0a 157128i bk14: 0a 157128i bk15: 0a 157129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971429
Row_Buffer_Locality_read = 0.971429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.067720
Bank_Level_Parallism_Col = 1.068337
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.068337 

BW Util details:
bwutil = 0.003564 
total_CMD = 157128 
util_bw = 560 
Wasted_Col = 168 
Wasted_Row = 0 
Idle = 156400 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 76 
rwq = 0 
CCDLc_limit_alone = 76 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157128 
n_nop = 156984 
Read = 140 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 140 
total_req = 140 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 140 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000891 
Either_Row_CoL_Bus_Util = 0.000916 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001254 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00125375
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=157128 n_nop=156974 n_act=6 n_pre=0 n_ref_event=0 n_req=148 n_rd=148 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003768
n_activity=1688 dram_eff=0.3507
bk0: 40a 157047i bk1: 40a 157057i bk2: 0a 157126i bk3: 0a 157129i bk4: 0a 157129i bk5: 4a 157089i bk6: 32a 157043i bk7: 28a 157073i bk8: 0a 157126i bk9: 0a 157126i bk10: 0a 157126i bk11: 0a 157127i bk12: 0a 157129i bk13: 0a 157130i bk14: 4a 157073i bk15: 0a 157128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.959459
Row_Buffer_Locality_read = 0.959459
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.166302
Bank_Level_Parallism_Col = 1.139073
Bank_Level_Parallism_Ready = 1.006757
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.139073 

BW Util details:
bwutil = 0.003768 
total_CMD = 157128 
util_bw = 592 
Wasted_Col = 182 
Wasted_Row = 0 
Idle = 156354 

BW Util Bottlenecks: 
RCDc_limit = 123 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 81 
rwq = 0 
CCDLc_limit_alone = 81 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157128 
n_nop = 156974 
Read = 148 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 148 
total_req = 148 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 148 
Row_Bus_Util =  0.000038 
CoL_Bus_Util = 0.000942 
Either_Row_CoL_Bus_Util = 0.000980 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002571 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00257115
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=157128 n_nop=156988 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008655
n_activity=1477 dram_eff=0.09208
bk0: 28a 157097i bk1: 32a 157097i bk2: 0a 157128i bk3: 0a 157128i bk4: 0a 157128i bk5: 0a 157128i bk6: 32a 157094i bk7: 44a 157066i bk8: 0a 157128i bk9: 0a 157128i bk10: 0a 157128i bk11: 0a 157128i bk12: 0a 157128i bk13: 0a 157128i bk14: 0a 157128i bk15: 0a 157128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.139535
Bank_Level_Parallism_Col = 1.132812
Bank_Level_Parallism_Ready = 1.007353
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.132812 

BW Util details:
bwutil = 0.000866 
total_CMD = 157128 
util_bw = 136 
Wasted_Col = 122 
Wasted_Row = 0 
Idle = 156870 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 69 
rwq = 0 
CCDLc_limit_alone = 69 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157128 
n_nop = 156988 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000866 
Either_Row_CoL_Bus_Util = 0.000891 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001317 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0013174
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=157128 n_nop=156972 n_act=4 n_pre=0 n_ref_event=0 n_req=152 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009674
n_activity=1677 dram_eff=0.09064
bk0: 36a 157097i bk1: 56a 157079i bk2: 0a 157128i bk3: 0a 157128i bk4: 0a 157128i bk5: 0a 157128i bk6: 28a 157093i bk7: 32a 157084i bk8: 0a 157128i bk9: 0a 157128i bk10: 0a 157128i bk11: 0a 157128i bk12: 0a 157128i bk13: 0a 157128i bk14: 0a 157128i bk15: 0a 157128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.072414
Bank_Level_Parallism_Col = 1.069686
Bank_Level_Parallism_Ready = 1.006579
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.069686 

BW Util details:
bwutil = 0.000967 
total_CMD = 157128 
util_bw = 152 
Wasted_Col = 138 
Wasted_Row = 0 
Idle = 156838 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 69 
rwq = 0 
CCDLc_limit_alone = 69 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157128 
n_nop = 156972 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 152 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000967 
Either_Row_CoL_Bus_Util = 0.000993 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001572 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00157197
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=157128 n_nop=156968 n_act=4 n_pre=0 n_ref_event=0 n_req=156 n_rd=156 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009928
n_activity=1686 dram_eff=0.09253
bk0: 48a 157082i bk1: 36a 157097i bk2: 0a 157128i bk3: 0a 157128i bk4: 0a 157128i bk5: 0a 157128i bk6: 32a 157097i bk7: 40a 157072i bk8: 0a 157128i bk9: 0a 157128i bk10: 0a 157128i bk11: 0a 157128i bk12: 0a 157128i bk13: 0a 157128i bk14: 0a 157128i bk15: 0a 157128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974359
Row_Buffer_Locality_read = 0.974359
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.111111
Bank_Level_Parallism_Col = 1.098246
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.098246 

BW Util details:
bwutil = 0.000993 
total_CMD = 157128 
util_bw = 156 
Wasted_Col = 132 
Wasted_Row = 0 
Idle = 156840 

BW Util Bottlenecks: 
RCDc_limit = 86 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 68 
rwq = 0 
CCDLc_limit_alone = 68 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157128 
n_nop = 156968 
Read = 156 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 156 
total_req = 156 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 156 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000993 
Either_Row_CoL_Bus_Util = 0.001018 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001515 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00151469
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=157128 n_nop=156995 n_act=5 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008146
n_activity=1365 dram_eff=0.09377
bk0: 16a 157106i bk1: 24a 157088i bk2: 0a 157128i bk3: 0a 157128i bk4: 8a 157089i bk5: 0a 157128i bk6: 52a 157056i bk7: 28a 157071i bk8: 0a 157128i bk9: 0a 157128i bk10: 0a 157128i bk11: 0a 157128i bk12: 0a 157128i bk13: 0a 157128i bk14: 0a 157128i bk15: 0a 157128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960938
Row_Buffer_Locality_read = 0.960938
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.104938
Bank_Level_Parallism_Col = 1.103125
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.103125 

BW Util details:
bwutil = 0.000815 
total_CMD = 157128 
util_bw = 128 
Wasted_Col = 196 
Wasted_Row = 0 
Idle = 156804 

BW Util Bottlenecks: 
RCDc_limit = 104 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 112 
rwq = 0 
CCDLc_limit_alone = 112 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157128 
n_nop = 156995 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 128 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000815 
Either_Row_CoL_Bus_Util = 0.000846 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001833 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0018329
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=157128 n_nop=156992 n_act=4 n_pre=0 n_ref_event=0 n_req=132 n_rd=132 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008401
n_activity=1614 dram_eff=0.08178
bk0: 32a 157106i bk1: 44a 157073i bk2: 0a 157128i bk3: 0a 157128i bk4: 0a 157128i bk5: 0a 157128i bk6: 20a 157105i bk7: 36a 157079i bk8: 0a 157128i bk9: 0a 157128i bk10: 0a 157128i bk11: 0a 157128i bk12: 0a 157128i bk13: 0a 157128i bk14: 0a 157128i bk15: 0a 157128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.007168
Bank_Level_Parallism_Col = 1.007273
Bank_Level_Parallism_Ready = 1.007576
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.007273 

BW Util details:
bwutil = 0.000840 
total_CMD = 157128 
util_bw = 132 
Wasted_Col = 147 
Wasted_Row = 0 
Idle = 156849 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157128 
n_nop = 156992 
Read = 132 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 132 
total_req = 132 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 132 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000840 
Either_Row_CoL_Bus_Util = 0.000866 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001922 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.001922
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=157128 n_nop=156987 n_act=5 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008655
n_activity=1265 dram_eff=0.1075
bk0: 20a 157106i bk1: 24a 157085i bk2: 0a 157128i bk3: 0a 157128i bk4: 0a 157128i bk5: 0a 157128i bk6: 44a 157085i bk7: 44a 157092i bk8: 0a 157128i bk9: 0a 157128i bk10: 0a 157128i bk11: 0a 157128i bk12: 0a 157128i bk13: 0a 157128i bk14: 0a 157128i bk15: 4a 157097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963235
Row_Buffer_Locality_read = 0.963235
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.229249
Bank_Level_Parallism_Col = 1.212000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.212000 

BW Util details:
bwutil = 0.000866 
total_CMD = 157128 
util_bw = 136 
Wasted_Col = 117 
Wasted_Row = 0 
Idle = 156875 

BW Util Bottlenecks: 
RCDc_limit = 104 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56 
rwq = 0 
CCDLc_limit_alone = 56 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157128 
n_nop = 156987 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 136 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000866 
Either_Row_CoL_Bus_Util = 0.000897 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001152 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00115193
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=157128 n_nop=157012 n_act=4 n_pre=0 n_ref_event=0 n_req=112 n_rd=112 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007128
n_activity=1220 dram_eff=0.0918
bk0: 32a 157082i bk1: 8a 157106i bk2: 0a 157128i bk3: 0a 157128i bk4: 0a 157128i bk5: 0a 157128i bk6: 36a 157091i bk7: 36a 157083i bk8: 0a 157128i bk9: 0a 157128i bk10: 0a 157128i bk11: 0a 157128i bk12: 0a 157128i bk13: 0a 157128i bk14: 0a 157128i bk15: 0a 157128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.015504
Bank_Level_Parallism_Col = 1.015748
Bank_Level_Parallism_Ready = 1.017857
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.015748 

BW Util details:
bwutil = 0.000713 
total_CMD = 157128 
util_bw = 112 
Wasted_Col = 146 
Wasted_Row = 0 
Idle = 156870 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 58 
rwq = 0 
CCDLc_limit_alone = 58 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157128 
n_nop = 157012 
Read = 112 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 112 
total_req = 112 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 112 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000713 
Either_Row_CoL_Bus_Util = 0.000738 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000706 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00070643
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=157128 n_nop=157000 n_act=4 n_pre=0 n_ref_event=0 n_req=124 n_rd=124 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007892
n_activity=1596 dram_eff=0.07769
bk0: 28a 157085i bk1: 36a 157094i bk2: 0a 157128i bk3: 0a 157128i bk4: 0a 157128i bk5: 0a 157128i bk6: 28a 157094i bk7: 32a 157103i bk8: 0a 157128i bk9: 0a 157128i bk10: 0a 157128i bk11: 0a 157128i bk12: 0a 157128i bk13: 0a 157128i bk14: 0a 157128i bk15: 0a 157128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967742
Row_Buffer_Locality_read = 0.967742
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000789 
total_CMD = 157128 
util_bw = 124 
Wasted_Col = 136 
Wasted_Row = 0 
Idle = 156868 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157128 
n_nop = 157000 
Read = 124 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 124 
total_req = 124 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 124 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000789 
Either_Row_CoL_Bus_Util = 0.000815 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001241 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00124103
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=157128 n_nop=156956 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001069
n_activity=1936 dram_eff=0.08678
bk0: 60a 157085i bk1: 24a 157097i bk2: 0a 157128i bk3: 0a 157128i bk4: 0a 157128i bk5: 0a 157128i bk6: 32a 157091i bk7: 52a 157093i bk8: 0a 157128i bk9: 0a 157128i bk10: 0a 157128i bk11: 0a 157128i bk12: 0a 157128i bk13: 0a 157128i bk14: 0a 157128i bk15: 0a 157128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.075342
Bank_Level_Parallism_Col = 1.072664
Bank_Level_Parallism_Ready = 1.005952
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.072664 

BW Util details:
bwutil = 0.001069 
total_CMD = 157128 
util_bw = 168 
Wasted_Col = 124 
Wasted_Row = 0 
Idle = 156836 

BW Util Bottlenecks: 
RCDc_limit = 81 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 57 
rwq = 0 
CCDLc_limit_alone = 57 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157128 
n_nop = 156956 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 168 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 168 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001069 
Either_Row_CoL_Bus_Util = 0.001095 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00138104
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=157128 n_nop=156988 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008655
n_activity=1637 dram_eff=0.08308
bk0: 36a 157094i bk1: 12a 157103i bk2: 0a 157128i bk3: 0a 157128i bk4: 0a 157128i bk5: 0a 157128i bk6: 44a 157100i bk7: 44a 157086i bk8: 0a 157128i bk9: 0a 157128i bk10: 0a 157128i bk11: 0a 157128i bk12: 0a 157128i bk13: 0a 157128i bk14: 0a 157128i bk15: 0a 157128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.019231
Bank_Level_Parallism_Col = 1.019531
Bank_Level_Parallism_Ready = 1.029412
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.019531 

BW Util details:
bwutil = 0.000866 
total_CMD = 157128 
util_bw = 136 
Wasted_Col = 124 
Wasted_Row = 0 
Idle = 156868 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157128 
n_nop = 156988 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000866 
Either_Row_CoL_Bus_Util = 0.000891 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000643 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000642788
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=157128 n_nop=156976 n_act=4 n_pre=0 n_ref_event=0 n_req=148 n_rd=148 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009419
n_activity=1603 dram_eff=0.09233
bk0: 28a 157106i bk1: 32a 157097i bk2: 0a 157128i bk3: 0a 157128i bk4: 0a 157128i bk5: 0a 157128i bk6: 28a 157097i bk7: 60a 157041i bk8: 0a 157128i bk9: 0a 157128i bk10: 0a 157128i bk11: 0a 157128i bk12: 0a 157128i bk13: 0a 157128i bk14: 0a 157128i bk15: 0a 157128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972973
Row_Buffer_Locality_read = 0.972973
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009494
Bank_Level_Parallism_Col = 1.009615
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.009615 

BW Util details:
bwutil = 0.000942 
total_CMD = 157128 
util_bw = 148 
Wasted_Col = 168 
Wasted_Row = 0 
Idle = 156812 

BW Util Bottlenecks: 
RCDc_limit = 85 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 83 
rwq = 0 
CCDLc_limit_alone = 83 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157128 
n_nop = 156976 
Read = 148 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 148 
total_req = 148 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 148 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000942 
Either_Row_CoL_Bus_Util = 0.000967 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001394 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00139377
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=157128 n_nop=156984 n_act=4 n_pre=0 n_ref_event=0 n_req=140 n_rd=140 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000891
n_activity=1639 dram_eff=0.08542
bk0: 8a 157106i bk1: 40a 157094i bk2: 0a 157128i bk3: 0a 157128i bk4: 0a 157128i bk5: 0a 157128i bk6: 56a 157074i bk7: 36a 157095i bk8: 0a 157128i bk9: 0a 157128i bk10: 0a 157128i bk11: 0a 157128i bk12: 0a 157128i bk13: 0a 157128i bk14: 0a 157128i bk15: 0a 157128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971429
Row_Buffer_Locality_read = 0.971429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.017986
Bank_Level_Parallism_Col = 1.018248
Bank_Level_Parallism_Ready = 1.007143
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.018248 

BW Util details:
bwutil = 0.000891 
total_CMD = 157128 
util_bw = 140 
Wasted_Col = 138 
Wasted_Row = 0 
Idle = 156850 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 50 
rwq = 0 
CCDLc_limit_alone = 50 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157128 
n_nop = 156984 
Read = 140 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 140 
total_req = 140 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 140 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000891 
Either_Row_CoL_Bus_Util = 0.000916 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000617 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000617331
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=157128 n_nop=157016 n_act=4 n_pre=0 n_ref_event=0 n_req=108 n_rd=108 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006873
n_activity=1386 dram_eff=0.07792
bk0: 16a 157085i bk1: 28a 157097i bk2: 0a 157128i bk3: 0a 157128i bk4: 0a 157128i bk5: 0a 157128i bk6: 36a 157075i bk7: 28a 157103i bk8: 0a 157128i bk9: 0a 157128i bk10: 0a 157128i bk11: 0a 157128i bk12: 0a 157128i bk13: 0a 157128i bk14: 0a 157128i bk15: 0a 157128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962963
Row_Buffer_Locality_read = 0.962963
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000687 
total_CMD = 157128 
util_bw = 108 
Wasted_Col = 152 
Wasted_Row = 0 
Idle = 156868 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 64 
rwq = 0 
CCDLc_limit_alone = 64 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157128 
n_nop = 157016 
Read = 108 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 108 
total_req = 108 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 108 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000687 
Either_Row_CoL_Bus_Util = 0.000713 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002037 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00203656
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=157128 n_nop=157032 n_act=4 n_pre=0 n_ref_event=0 n_req=92 n_rd=92 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005855
n_activity=1294 dram_eff=0.0711
bk0: 32a 157090i bk1: 32a 157100i bk2: 0a 157128i bk3: 0a 157128i bk4: 0a 157128i bk5: 0a 157128i bk6: 20a 157106i bk7: 8a 157106i bk8: 0a 157128i bk9: 0a 157128i bk10: 0a 157128i bk11: 0a 157128i bk12: 0a 157128i bk13: 0a 157128i bk14: 0a 157128i bk15: 0a 157128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956522
Row_Buffer_Locality_read = 0.956522
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.004975
Bank_Level_Parallism_Col = 1.005076
Bank_Level_Parallism_Ready = 1.010870
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.005076 

BW Util details:
bwutil = 0.000586 
total_CMD = 157128 
util_bw = 92 
Wasted_Col = 109 
Wasted_Row = 0 
Idle = 156927 

BW Util Bottlenecks: 
RCDc_limit = 88 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157128 
n_nop = 157032 
Read = 92 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 92 
total_req = 92 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 92 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000586 
Either_Row_CoL_Bus_Util = 0.000611 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000356 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000356397
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=157128 n_nop=157008 n_act=4 n_pre=0 n_ref_event=0 n_req=116 n_rd=116 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007383
n_activity=1426 dram_eff=0.08135
bk0: 40a 157086i bk1: 12a 157106i bk2: 0a 157128i bk3: 0a 157128i bk4: 0a 157128i bk5: 0a 157128i bk6: 32a 157080i bk7: 32a 157097i bk8: 0a 157128i bk9: 0a 157128i bk10: 0a 157128i bk11: 0a 157128i bk12: 0a 157128i bk13: 0a 157128i bk14: 0a 157128i bk15: 0a 157128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003876
Bank_Level_Parallism_Col = 1.003937
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.003937 

BW Util details:
bwutil = 0.000738 
total_CMD = 157128 
util_bw = 116 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 156870 

BW Util Bottlenecks: 
RCDc_limit = 87 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 55 
rwq = 0 
CCDLc_limit_alone = 55 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157128 
n_nop = 157008 
Read = 116 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 116 
total_req = 116 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 116 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000738 
Either_Row_CoL_Bus_Util = 0.000764 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000745 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000744616
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=157128 n_nop=157007 n_act=5 n_pre=0 n_ref_event=0 n_req=116 n_rd=116 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007383
n_activity=1462 dram_eff=0.07934
bk0: 20a 157103i bk1: 44a 157091i bk2: 0a 157128i bk3: 0a 157128i bk4: 0a 157128i bk5: 0a 157128i bk6: 20a 157100i bk7: 28a 157096i bk8: 0a 157128i bk9: 0a 157128i bk10: 0a 157128i bk11: 0a 157128i bk12: 0a 157128i bk13: 0a 157128i bk14: 4a 157097i bk15: 0a 157128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956897
Row_Buffer_Locality_read = 0.956897
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.030651
Bank_Level_Parallism_Col = 1.031250
Bank_Level_Parallism_Ready = 1.025862
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.031250 

BW Util details:
bwutil = 0.000738 
total_CMD = 157128 
util_bw = 116 
Wasted_Col = 145 
Wasted_Row = 0 
Idle = 156867 

BW Util Bottlenecks: 
RCDc_limit = 107 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 38 
rwq = 0 
CCDLc_limit_alone = 38 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157128 
n_nop = 157007 
Read = 116 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 116 
total_req = 116 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 116 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000738 
Either_Row_CoL_Bus_Util = 0.000770 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001082 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00108192

========= L2 cache stats =========
L2_cache_bank[0]: Access = 851, Miss = 356, Miss_rate = 0.418, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 892, Miss = 364, Miss_rate = 0.408, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 876, Miss = 376, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 830, Miss = 364, Miss_rate = 0.439, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 880, Miss = 356, Miss_rate = 0.405, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 818, Miss = 316, Miss_rate = 0.386, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 805, Miss = 340, Miss_rate = 0.422, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 934, Miss = 364, Miss_rate = 0.390, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 884, Miss = 368, Miss_rate = 0.416, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 874, Miss = 372, Miss_rate = 0.426, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 986, Miss = 420, Miss_rate = 0.426, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 844, Miss = 336, Miss_rate = 0.398, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 957, Miss = 392, Miss_rate = 0.410, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 956, Miss = 376, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 994, Miss = 392, Miss_rate = 0.394, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 748, Miss = 304, Miss_rate = 0.406, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 839, Miss = 336, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 894, Miss = 368, Miss_rate = 0.412, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 936, Miss = 392, Miss_rate = 0.419, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 940, Miss = 364, Miss_rate = 0.387, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 826, Miss = 332, Miss_rate = 0.402, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 988, Miss = 412, Miss_rate = 0.417, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 928, Miss = 412, Miss_rate = 0.444, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1194, Miss = 476, Miss_rate = 0.399, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1016, Miss = 392, Miss_rate = 0.386, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 1002, Miss = 428, Miss_rate = 0.427, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1066, Miss = 436, Miss_rate = 0.409, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1010, Miss = 396, Miss_rate = 0.392, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1026, Miss = 404, Miss_rate = 0.394, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 902, Miss = 384, Miss_rate = 0.426, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1023, Miss = 416, Miss_rate = 0.407, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 874, Miss = 348, Miss_rate = 0.398, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 29593
L2_total_cache_misses = 12092
L2_total_cache_miss_rate = 0.4086
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15457
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 515
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1545
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2044
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2508
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7524
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 17517
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12076
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=60160
icnt_total_pkts_simt_to_mem=60160
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 60160
Req_Network_cycles = 35486
Req_Network_injected_packets_per_cycle =       1.6953 
Req_Network_conflicts_per_cycle =       0.3148
Req_Network_conflicts_per_cycle_util =       1.3388
Req_Bank_Level_Parallism =       7.2091
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.4085
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0265

Reply_Network_injected_packets_num = 60160
Reply_Network_cycles = 35486
Reply_Network_injected_packets_per_cycle =        1.6953
Reply_Network_conflicts_per_cycle =        0.0227
Reply_Network_conflicts_per_cycle_util =       0.0911
Reply_Bank_Level_Parallism =       6.8193
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0006
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0369
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 835833 (inst/sec)
gpgpu_simulation_rate = 3548 (cycle/sec)
gpgpu_silicon_slowdown = 319052x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***

