{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1445985543389 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1445985543394 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 27 18:39:03 2015 " "Processing started: Tue Oct 27 18:39:03 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1445985543394 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1445985543394 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Lab3_1 -c Lab3_1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Lab3_1 -c Lab3_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1445985543394 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab3_1_7_1200mv_100c_slow.vho C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/simulation/modelsim/ simulation " "Generated file Lab3_1_7_1200mv_100c_slow.vho in folder \"C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1445985544148 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab3_1_7_1200mv_-40c_slow.vho C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/simulation/modelsim/ simulation " "Generated file Lab3_1_7_1200mv_-40c_slow.vho in folder \"C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1445985544182 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab3_1_min_1200mv_-40c_fast.vho C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/simulation/modelsim/ simulation " "Generated file Lab3_1_min_1200mv_-40c_fast.vho in folder \"C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1445985544208 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab3_1.vho C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/simulation/modelsim/ simulation " "Generated file Lab3_1.vho in folder \"C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1445985544241 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab3_1_7_1200mv_100c_vhd_slow.sdo C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/simulation/modelsim/ simulation " "Generated file Lab3_1_7_1200mv_100c_vhd_slow.sdo in folder \"C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1445985544271 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab3_1_7_1200mv_-40c_vhd_slow.sdo C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/simulation/modelsim/ simulation " "Generated file Lab3_1_7_1200mv_-40c_vhd_slow.sdo in folder \"C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1445985544297 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab3_1_min_1200mv_-40c_vhd_fast.sdo C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/simulation/modelsim/ simulation " "Generated file Lab3_1_min_1200mv_-40c_vhd_fast.sdo in folder \"C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1445985544325 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab3_1_vhd.sdo C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/simulation/modelsim/ simulation " "Generated file Lab3_1_vhd.sdo in folder \"C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1445985544355 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/timing/stamp//Lab3_1_7_1200mv_100c_board_slow.mod C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/timing/stamp//Lab3_1_7_1200mv_100c_board_slow.data " "Generated files \"C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/timing/stamp//Lab3_1_7_1200mv_100c_board_slow.mod\" and \"C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/timing/stamp//Lab3_1_7_1200mv_100c_board_slow.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445985544372 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/timing/stamp//Lab3_1_7_1200mv_-40c_board_slow.mod C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/timing/stamp//Lab3_1_7_1200mv_-40c_board_slow.data " "Generated files \"C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/timing/stamp//Lab3_1_7_1200mv_-40c_board_slow.mod\" and \"C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/timing/stamp//Lab3_1_7_1200mv_-40c_board_slow.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445985544382 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/timing/stamp//Lab3_1_min_1200mv_-40c_board_fast.mod C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/timing/stamp//Lab3_1_min_1200mv_-40c_board_fast.data " "Generated files \"C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/timing/stamp//Lab3_1_min_1200mv_-40c_board_fast.mod\" and \"C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/timing/stamp//Lab3_1_min_1200mv_-40c_board_fast.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445985544389 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/timing/stamp//Lab3_1_board.mod C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/timing/stamp//Lab3_1_board.data " "Generated files \"C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/timing/stamp//Lab3_1_board.mod\" and \"C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/timing/stamp//Lab3_1_board.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445985544391 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "670 " "Peak virtual memory: 670 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1445985544483 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 27 18:39:04 2015 " "Processing ended: Tue Oct 27 18:39:04 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1445985544483 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1445985544483 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1445985544483 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1445985544483 ""}
