#!/bin/sh

# This script runs a calibration: soft triggers the device, waits for twait,
# then sets the bias voltage, waits for heating and then sets the bias voltage
# back to reverse. It assumes that a transient capture has already been set up
# and armed to recover the data, and that the DSP module has already been reset
# to ensure the channel ordering is correct

# Read calibration parameters from knobs.
twait=$(get.site 14 TWAIT)
theat=$(get.site 14 THEAT)
tcool=$(get.site 14 TCOOL)
vbias=$(get.site 14 VBIAS)
cal_delay=$(get.site 14 CAL_DELAY)
diode_drop_v=$(get.site 14 DIODE_DROP_V)

# Reverse bias the offset DAC to begin with.
osdac_reverse=0xa000

# Empirically measured drop in voltage across diodes.
diode_drop=$(awk "BEGIN { print int($diode_drop_v * 2**15 / 15) }")

# Calculate the required offset DAC setting based on the bias voltage: 
# Voltage is differential, on a 16-bit signed DAC with 7.5V reference.
osdac_forward=$(awk "BEGIN { print int(($vbias + $diode_drop_v) * 2**15 / 15) }")


# Tell the FPGA this is a calibration run, and configure the offset bias.
set.site 14 CALIBRATION=1
set.site 14 OSDAC_REG_DATA=$osdac_reverse
set.site 14 DIODE_DROP=$diode_drop
# Start data stream
soft_trigger
# Wait for TWAIT to allow an offset measurement to be made
sleep $twait
# Set the bias voltage
set.site 14 OSDAC_REG_DATA=$osdac_forward
# Wait for heating to equilibrium
sleep $theat
# Turn off the heating and reverse bias the offset DAC
set.site 14 OSDAC_REG_DATA=$osdac_reverse
# Wait for the cooling to finish
sleep $tcool
# Wait until acquisition has finished, else VDC/current will be replaced
# with power in the data stream when calibration is unset
wait_until_state 0
# Unset the calibration run setting. It'll be re-set to 1 the next time this
# script runs
set.site 14 CALIBRATION=0
