// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_37 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
input  [17:0] p_read19;
output  [12:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_392_p2;
reg   [0:0] icmp_ln86_reg_1390;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1390_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1390_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1390_pp0_iter3_reg;
wire   [0:0] icmp_ln86_958_fu_398_p2;
reg   [0:0] icmp_ln86_958_reg_1401;
wire   [0:0] icmp_ln86_959_fu_404_p2;
reg   [0:0] icmp_ln86_959_reg_1406;
reg   [0:0] icmp_ln86_959_reg_1406_pp0_iter1_reg;
reg   [0:0] icmp_ln86_959_reg_1406_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1392_fu_420_p2;
reg   [0:0] icmp_ln86_1392_reg_1412;
wire   [0:0] icmp_ln86_961_fu_426_p2;
reg   [0:0] icmp_ln86_961_reg_1418;
reg   [0:0] icmp_ln86_961_reg_1418_pp0_iter1_reg;
wire   [0:0] icmp_ln86_962_fu_432_p2;
reg   [0:0] icmp_ln86_962_reg_1424;
reg   [0:0] icmp_ln86_962_reg_1424_pp0_iter1_reg;
reg   [0:0] icmp_ln86_962_reg_1424_pp0_iter2_reg;
reg   [0:0] icmp_ln86_962_reg_1424_pp0_iter3_reg;
wire   [0:0] icmp_ln86_963_fu_438_p2;
reg   [0:0] icmp_ln86_963_reg_1430;
reg   [0:0] icmp_ln86_963_reg_1430_pp0_iter1_reg;
reg   [0:0] icmp_ln86_963_reg_1430_pp0_iter2_reg;
reg   [0:0] icmp_ln86_963_reg_1430_pp0_iter3_reg;
wire   [0:0] icmp_ln86_964_fu_444_p2;
reg   [0:0] icmp_ln86_964_reg_1436;
wire   [0:0] icmp_ln86_965_fu_450_p2;
reg   [0:0] icmp_ln86_965_reg_1442;
reg   [0:0] icmp_ln86_965_reg_1442_pp0_iter1_reg;
wire   [0:0] icmp_ln86_966_fu_456_p2;
reg   [0:0] icmp_ln86_966_reg_1448;
reg   [0:0] icmp_ln86_966_reg_1448_pp0_iter1_reg;
reg   [0:0] icmp_ln86_966_reg_1448_pp0_iter2_reg;
wire   [0:0] icmp_ln86_967_fu_462_p2;
reg   [0:0] icmp_ln86_967_reg_1454;
reg   [0:0] icmp_ln86_967_reg_1454_pp0_iter1_reg;
reg   [0:0] icmp_ln86_967_reg_1454_pp0_iter2_reg;
reg   [0:0] icmp_ln86_967_reg_1454_pp0_iter3_reg;
wire   [0:0] icmp_ln86_968_fu_468_p2;
reg   [0:0] icmp_ln86_968_reg_1460;
reg   [0:0] icmp_ln86_968_reg_1460_pp0_iter1_reg;
reg   [0:0] icmp_ln86_968_reg_1460_pp0_iter2_reg;
reg   [0:0] icmp_ln86_968_reg_1460_pp0_iter3_reg;
wire   [0:0] icmp_ln86_969_fu_474_p2;
reg   [0:0] icmp_ln86_969_reg_1466;
reg   [0:0] icmp_ln86_969_reg_1466_pp0_iter1_reg;
reg   [0:0] icmp_ln86_969_reg_1466_pp0_iter2_reg;
reg   [0:0] icmp_ln86_969_reg_1466_pp0_iter3_reg;
reg   [0:0] icmp_ln86_969_reg_1466_pp0_iter4_reg;
wire   [0:0] icmp_ln86_970_fu_480_p2;
reg   [0:0] icmp_ln86_970_reg_1472;
reg   [0:0] icmp_ln86_970_reg_1472_pp0_iter1_reg;
reg   [0:0] icmp_ln86_970_reg_1472_pp0_iter2_reg;
reg   [0:0] icmp_ln86_970_reg_1472_pp0_iter3_reg;
reg   [0:0] icmp_ln86_970_reg_1472_pp0_iter4_reg;
reg   [0:0] icmp_ln86_970_reg_1472_pp0_iter5_reg;
wire   [0:0] icmp_ln86_971_fu_486_p2;
reg   [0:0] icmp_ln86_971_reg_1478;
reg   [0:0] icmp_ln86_971_reg_1478_pp0_iter1_reg;
reg   [0:0] icmp_ln86_971_reg_1478_pp0_iter2_reg;
reg   [0:0] icmp_ln86_971_reg_1478_pp0_iter3_reg;
reg   [0:0] icmp_ln86_971_reg_1478_pp0_iter4_reg;
reg   [0:0] icmp_ln86_971_reg_1478_pp0_iter5_reg;
reg   [0:0] icmp_ln86_971_reg_1478_pp0_iter6_reg;
wire   [0:0] icmp_ln86_972_fu_492_p2;
reg   [0:0] icmp_ln86_972_reg_1484;
reg   [0:0] icmp_ln86_972_reg_1484_pp0_iter1_reg;
wire   [0:0] icmp_ln86_973_fu_498_p2;
reg   [0:0] icmp_ln86_973_reg_1489;
wire   [0:0] icmp_ln86_974_fu_504_p2;
reg   [0:0] icmp_ln86_974_reg_1494;
reg   [0:0] icmp_ln86_974_reg_1494_pp0_iter1_reg;
wire   [0:0] icmp_ln86_975_fu_510_p2;
reg   [0:0] icmp_ln86_975_reg_1499;
reg   [0:0] icmp_ln86_975_reg_1499_pp0_iter1_reg;
wire   [0:0] icmp_ln86_976_fu_516_p2;
reg   [0:0] icmp_ln86_976_reg_1504;
reg   [0:0] icmp_ln86_976_reg_1504_pp0_iter1_reg;
reg   [0:0] icmp_ln86_976_reg_1504_pp0_iter2_reg;
wire   [0:0] icmp_ln86_977_fu_522_p2;
reg   [0:0] icmp_ln86_977_reg_1509;
reg   [0:0] icmp_ln86_977_reg_1509_pp0_iter1_reg;
reg   [0:0] icmp_ln86_977_reg_1509_pp0_iter2_reg;
wire   [0:0] icmp_ln86_978_fu_528_p2;
reg   [0:0] icmp_ln86_978_reg_1514;
reg   [0:0] icmp_ln86_978_reg_1514_pp0_iter1_reg;
reg   [0:0] icmp_ln86_978_reg_1514_pp0_iter2_reg;
wire   [0:0] icmp_ln86_979_fu_534_p2;
reg   [0:0] icmp_ln86_979_reg_1519;
reg   [0:0] icmp_ln86_979_reg_1519_pp0_iter1_reg;
reg   [0:0] icmp_ln86_979_reg_1519_pp0_iter2_reg;
reg   [0:0] icmp_ln86_979_reg_1519_pp0_iter3_reg;
wire   [0:0] icmp_ln86_980_fu_540_p2;
reg   [0:0] icmp_ln86_980_reg_1524;
reg   [0:0] icmp_ln86_980_reg_1524_pp0_iter1_reg;
reg   [0:0] icmp_ln86_980_reg_1524_pp0_iter2_reg;
reg   [0:0] icmp_ln86_980_reg_1524_pp0_iter3_reg;
wire   [0:0] icmp_ln86_981_fu_546_p2;
reg   [0:0] icmp_ln86_981_reg_1529;
reg   [0:0] icmp_ln86_981_reg_1529_pp0_iter1_reg;
reg   [0:0] icmp_ln86_981_reg_1529_pp0_iter2_reg;
reg   [0:0] icmp_ln86_981_reg_1529_pp0_iter3_reg;
wire   [0:0] icmp_ln86_982_fu_552_p2;
reg   [0:0] icmp_ln86_982_reg_1534;
reg   [0:0] icmp_ln86_982_reg_1534_pp0_iter1_reg;
reg   [0:0] icmp_ln86_982_reg_1534_pp0_iter2_reg;
reg   [0:0] icmp_ln86_982_reg_1534_pp0_iter3_reg;
reg   [0:0] icmp_ln86_982_reg_1534_pp0_iter4_reg;
wire   [0:0] icmp_ln86_983_fu_558_p2;
reg   [0:0] icmp_ln86_983_reg_1539;
reg   [0:0] icmp_ln86_983_reg_1539_pp0_iter1_reg;
reg   [0:0] icmp_ln86_983_reg_1539_pp0_iter2_reg;
reg   [0:0] icmp_ln86_983_reg_1539_pp0_iter3_reg;
reg   [0:0] icmp_ln86_983_reg_1539_pp0_iter4_reg;
wire   [0:0] icmp_ln86_984_fu_564_p2;
reg   [0:0] icmp_ln86_984_reg_1544;
reg   [0:0] icmp_ln86_984_reg_1544_pp0_iter1_reg;
reg   [0:0] icmp_ln86_984_reg_1544_pp0_iter2_reg;
reg   [0:0] icmp_ln86_984_reg_1544_pp0_iter3_reg;
reg   [0:0] icmp_ln86_984_reg_1544_pp0_iter4_reg;
wire   [0:0] icmp_ln86_985_fu_570_p2;
reg   [0:0] icmp_ln86_985_reg_1549;
reg   [0:0] icmp_ln86_985_reg_1549_pp0_iter1_reg;
reg   [0:0] icmp_ln86_985_reg_1549_pp0_iter2_reg;
reg   [0:0] icmp_ln86_985_reg_1549_pp0_iter3_reg;
reg   [0:0] icmp_ln86_985_reg_1549_pp0_iter4_reg;
reg   [0:0] icmp_ln86_985_reg_1549_pp0_iter5_reg;
wire   [0:0] icmp_ln86_986_fu_576_p2;
reg   [0:0] icmp_ln86_986_reg_1554;
reg   [0:0] icmp_ln86_986_reg_1554_pp0_iter1_reg;
reg   [0:0] icmp_ln86_986_reg_1554_pp0_iter2_reg;
reg   [0:0] icmp_ln86_986_reg_1554_pp0_iter3_reg;
reg   [0:0] icmp_ln86_986_reg_1554_pp0_iter4_reg;
reg   [0:0] icmp_ln86_986_reg_1554_pp0_iter5_reg;
wire   [0:0] icmp_ln86_987_fu_582_p2;
reg   [0:0] icmp_ln86_987_reg_1559;
reg   [0:0] icmp_ln86_987_reg_1559_pp0_iter1_reg;
reg   [0:0] icmp_ln86_987_reg_1559_pp0_iter2_reg;
reg   [0:0] icmp_ln86_987_reg_1559_pp0_iter3_reg;
reg   [0:0] icmp_ln86_987_reg_1559_pp0_iter4_reg;
reg   [0:0] icmp_ln86_987_reg_1559_pp0_iter5_reg;
reg   [0:0] icmp_ln86_987_reg_1559_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_588_p2;
reg   [0:0] and_ln102_reg_1564;
reg   [0:0] and_ln102_reg_1564_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1564_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_599_p2;
reg   [0:0] and_ln104_reg_1574;
wire   [0:0] and_ln102_921_fu_604_p2;
reg   [0:0] and_ln102_921_reg_1580;
wire   [0:0] and_ln104_188_fu_613_p2;
reg   [0:0] and_ln104_188_reg_1587;
wire   [0:0] and_ln102_925_fu_618_p2;
reg   [0:0] and_ln102_925_reg_1592;
wire   [0:0] and_ln102_926_fu_628_p2;
reg   [0:0] and_ln102_926_reg_1598;
wire   [0:0] or_ln117_fu_644_p2;
reg   [0:0] or_ln117_reg_1604;
wire   [0:0] xor_ln104_fu_650_p2;
reg   [0:0] xor_ln104_reg_1609;
wire   [0:0] and_ln102_922_fu_655_p2;
reg   [0:0] and_ln102_922_reg_1615;
wire   [0:0] and_ln104_189_fu_664_p2;
reg   [0:0] and_ln104_189_reg_1621;
reg   [0:0] and_ln104_189_reg_1621_pp0_iter3_reg;
wire   [0:0] and_ln102_927_fu_674_p2;
reg   [0:0] and_ln102_927_reg_1627;
wire   [3:0] select_ln117_932_fu_775_p3;
reg   [3:0] select_ln117_932_reg_1632;
wire   [0:0] or_ln117_881_fu_782_p2;
reg   [0:0] or_ln117_881_reg_1637;
wire   [0:0] and_ln102_920_fu_787_p2;
reg   [0:0] and_ln102_920_reg_1643;
wire   [0:0] and_ln104_187_fu_796_p2;
reg   [0:0] and_ln104_187_reg_1649;
wire   [0:0] and_ln102_923_fu_801_p2;
reg   [0:0] and_ln102_923_reg_1655;
wire   [0:0] and_ln102_929_fu_815_p2;
reg   [0:0] and_ln102_929_reg_1661;
wire   [0:0] or_ln117_885_fu_889_p2;
reg   [0:0] or_ln117_885_reg_1667;
wire   [3:0] select_ln117_938_fu_903_p3;
reg   [3:0] select_ln117_938_reg_1672;
wire   [0:0] and_ln104_190_fu_916_p2;
reg   [0:0] and_ln104_190_reg_1677;
wire   [0:0] and_ln102_924_fu_921_p2;
reg   [0:0] and_ln102_924_reg_1682;
reg   [0:0] and_ln102_924_reg_1682_pp0_iter5_reg;
wire   [0:0] and_ln104_191_fu_930_p2;
reg   [0:0] and_ln104_191_reg_1689;
reg   [0:0] and_ln104_191_reg_1689_pp0_iter5_reg;
reg   [0:0] and_ln104_191_reg_1689_pp0_iter6_reg;
wire   [0:0] and_ln102_930_fu_945_p2;
reg   [0:0] and_ln102_930_reg_1695;
wire   [0:0] or_ln117_890_fu_1028_p2;
reg   [0:0] or_ln117_890_reg_1700;
wire   [4:0] select_ln117_944_fu_1040_p3;
reg   [4:0] select_ln117_944_reg_1705;
wire   [0:0] or_ln117_892_fu_1048_p2;
reg   [0:0] or_ln117_892_reg_1710;
wire   [0:0] or_ln117_894_fu_1054_p2;
reg   [0:0] or_ln117_894_reg_1716;
reg   [0:0] or_ln117_894_reg_1716_pp0_iter5_reg;
wire   [0:0] or_ln117_896_fu_1130_p2;
reg   [0:0] or_ln117_896_reg_1724;
wire   [4:0] select_ln117_950_fu_1143_p3;
reg   [4:0] select_ln117_950_reg_1729;
wire   [0:0] or_ln117_900_fu_1205_p2;
reg   [0:0] or_ln117_900_reg_1734;
wire   [4:0] select_ln117_954_fu_1219_p3;
reg   [4:0] select_ln117_954_reg_1739;
wire    ap_block_pp0_stage0;
wire   [14:0] tmp_fu_410_p4;
wire   [0:0] xor_ln104_460_fu_594_p2;
wire   [0:0] xor_ln104_462_fu_608_p2;
wire   [0:0] xor_ln104_466_fu_623_p2;
wire   [0:0] and_ln102_949_fu_633_p2;
wire   [0:0] and_ln102_934_fu_638_p2;
wire   [0:0] xor_ln104_463_fu_659_p2;
wire   [0:0] xor_ln104_467_fu_669_p2;
wire   [0:0] and_ln102_950_fu_687_p2;
wire   [0:0] and_ln102_933_fu_679_p2;
wire   [0:0] xor_ln117_fu_697_p2;
wire   [1:0] zext_ln117_fu_703_p1;
wire   [1:0] select_ln117_fu_707_p3;
wire   [1:0] select_ln117_927_fu_714_p3;
wire   [0:0] and_ln102_935_fu_683_p2;
wire   [2:0] zext_ln117_108_fu_721_p1;
wire   [0:0] or_ln117_877_fu_725_p2;
wire   [2:0] select_ln117_928_fu_730_p3;
wire   [0:0] or_ln117_878_fu_737_p2;
wire   [0:0] and_ln102_936_fu_692_p2;
wire   [2:0] select_ln117_929_fu_741_p3;
wire   [0:0] or_ln117_879_fu_749_p2;
wire   [2:0] select_ln117_930_fu_755_p3;
wire   [2:0] select_ln117_931_fu_763_p3;
wire   [3:0] zext_ln117_109_fu_771_p1;
wire   [0:0] xor_ln104_461_fu_791_p2;
wire   [0:0] xor_ln104_468_fu_806_p2;
wire   [0:0] and_ln102_951_fu_824_p2;
wire   [0:0] and_ln102_928_fu_811_p2;
wire   [0:0] and_ln102_937_fu_820_p2;
wire   [0:0] or_ln117_880_fu_839_p2;
wire   [0:0] and_ln102_938_fu_829_p2;
wire   [3:0] select_ln117_933_fu_844_p3;
wire   [0:0] or_ln117_882_fu_851_p2;
wire   [3:0] select_ln117_934_fu_856_p3;
wire   [0:0] or_ln117_883_fu_863_p2;
wire   [0:0] and_ln102_939_fu_834_p2;
wire   [3:0] select_ln117_935_fu_867_p3;
wire   [0:0] or_ln117_884_fu_875_p2;
wire   [3:0] select_ln117_936_fu_881_p3;
wire   [3:0] select_ln117_937_fu_895_p3;
wire   [0:0] xor_ln104_464_fu_911_p2;
wire   [0:0] xor_ln104_465_fu_925_p2;
wire   [0:0] xor_ln104_469_fu_935_p2;
wire   [0:0] and_ln102_952_fu_950_p2;
wire   [0:0] xor_ln104_470_fu_940_p2;
wire   [0:0] and_ln102_953_fu_964_p2;
wire   [0:0] and_ln102_940_fu_955_p2;
wire   [0:0] or_ln117_886_fu_974_p2;
wire   [3:0] select_ln117_939_fu_979_p3;
wire   [0:0] and_ln102_941_fu_960_p2;
wire   [4:0] zext_ln117_110_fu_986_p1;
wire   [0:0] or_ln117_887_fu_990_p2;
wire   [4:0] select_ln117_940_fu_995_p3;
wire   [0:0] or_ln117_888_fu_1002_p2;
wire   [0:0] and_ln102_942_fu_969_p2;
wire   [4:0] select_ln117_941_fu_1006_p3;
wire   [0:0] or_ln117_889_fu_1014_p2;
wire   [4:0] select_ln117_942_fu_1020_p3;
wire   [4:0] select_ln117_943_fu_1032_p3;
wire   [0:0] xor_ln104_471_fu_1058_p2;
wire   [0:0] and_ln102_954_fu_1071_p2;
wire   [0:0] and_ln102_931_fu_1063_p2;
wire   [0:0] and_ln102_943_fu_1067_p2;
wire   [0:0] or_ln117_891_fu_1086_p2;
wire   [0:0] and_ln102_944_fu_1076_p2;
wire   [4:0] select_ln117_945_fu_1091_p3;
wire   [0:0] or_ln117_893_fu_1098_p2;
wire   [4:0] select_ln117_946_fu_1103_p3;
wire   [0:0] and_ln102_945_fu_1081_p2;
wire   [4:0] select_ln117_947_fu_1110_p3;
wire   [0:0] or_ln117_895_fu_1118_p2;
wire   [4:0] select_ln117_948_fu_1123_p3;
wire   [4:0] select_ln117_949_fu_1135_p3;
wire   [0:0] xor_ln104_472_fu_1151_p2;
wire   [0:0] and_ln102_955_fu_1160_p2;
wire   [0:0] and_ln102_932_fu_1156_p2;
wire   [0:0] and_ln102_946_fu_1165_p2;
wire   [0:0] or_ln117_897_fu_1175_p2;
wire   [0:0] or_ln117_898_fu_1180_p2;
wire   [0:0] and_ln102_947_fu_1170_p2;
wire   [4:0] select_ln117_951_fu_1184_p3;
wire   [0:0] or_ln117_899_fu_1191_p2;
wire   [4:0] select_ln117_952_fu_1197_p3;
wire   [4:0] select_ln117_953_fu_1211_p3;
wire   [0:0] xor_ln104_473_fu_1227_p2;
wire   [0:0] and_ln102_956_fu_1232_p2;
wire   [0:0] and_ln102_948_fu_1237_p2;
wire   [0:0] or_ln117_901_fu_1242_p2;
wire   [12:0] agg_result_fu_1254_p65;
wire   [4:0] agg_result_fu_1254_p66;
wire   [12:0] agg_result_fu_1254_p67;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
reg   [17:0] p_read19_int_reg;
wire   [4:0] agg_result_fu_1254_p1;
wire   [4:0] agg_result_fu_1254_p3;
wire   [4:0] agg_result_fu_1254_p5;
wire   [4:0] agg_result_fu_1254_p7;
wire   [4:0] agg_result_fu_1254_p9;
wire   [4:0] agg_result_fu_1254_p11;
wire   [4:0] agg_result_fu_1254_p13;
wire   [4:0] agg_result_fu_1254_p15;
wire   [4:0] agg_result_fu_1254_p17;
wire   [4:0] agg_result_fu_1254_p19;
wire   [4:0] agg_result_fu_1254_p21;
wire   [4:0] agg_result_fu_1254_p23;
wire   [4:0] agg_result_fu_1254_p25;
wire   [4:0] agg_result_fu_1254_p27;
wire   [4:0] agg_result_fu_1254_p29;
wire   [4:0] agg_result_fu_1254_p31;
wire  signed [4:0] agg_result_fu_1254_p33;
wire  signed [4:0] agg_result_fu_1254_p35;
wire  signed [4:0] agg_result_fu_1254_p37;
wire  signed [4:0] agg_result_fu_1254_p39;
wire  signed [4:0] agg_result_fu_1254_p41;
wire  signed [4:0] agg_result_fu_1254_p43;
wire  signed [4:0] agg_result_fu_1254_p45;
wire  signed [4:0] agg_result_fu_1254_p47;
wire  signed [4:0] agg_result_fu_1254_p49;
wire  signed [4:0] agg_result_fu_1254_p51;
wire  signed [4:0] agg_result_fu_1254_p53;
wire  signed [4:0] agg_result_fu_1254_p55;
wire  signed [4:0] agg_result_fu_1254_p57;
wire  signed [4:0] agg_result_fu_1254_p59;
wire  signed [4:0] agg_result_fu_1254_p61;
wire  signed [4:0] agg_result_fu_1254_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_13_1_1_x8 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 13 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 13 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 13 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 13 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 13 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 13 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 13 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 13 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 13 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 13 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 13 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 13 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 13 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 13 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 13 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 13 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 13 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 13 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 13 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 13 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 13 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 13 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 13 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 13 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 13 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 13 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 13 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 13 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
sparsemux_65_5_13_1_1_x8_U1542(
    .din0(13'd884),
    .din1(13'd7887),
    .din2(13'd87),
    .din3(13'd6982),
    .din4(13'd2),
    .din5(13'd608),
    .din6(13'd12),
    .din7(13'd8154),
    .din8(13'd46),
    .din9(13'd7841),
    .din10(13'd8087),
    .din11(13'd1417),
    .din12(13'd3258),
    .din13(13'd7850),
    .din14(13'd8114),
    .din15(13'd52),
    .din16(13'd8116),
    .din17(13'd7574),
    .din18(13'd8075),
    .din19(13'd97),
    .din20(13'd7889),
    .din21(13'd1539),
    .din22(13'd7726),
    .din23(13'd498),
    .din24(13'd7833),
    .din25(13'd417),
    .din26(13'd1171),
    .din27(13'd7737),
    .din28(13'd7745),
    .din29(13'd86),
    .din30(13'd7873),
    .din31(13'd715),
    .def(agg_result_fu_1254_p65),
    .sel(agg_result_fu_1254_p66),
    .dout(agg_result_fu_1254_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_920_reg_1643 <= and_ln102_920_fu_787_p2;
        and_ln102_921_reg_1580 <= and_ln102_921_fu_604_p2;
        and_ln102_922_reg_1615 <= and_ln102_922_fu_655_p2;
        and_ln102_923_reg_1655 <= and_ln102_923_fu_801_p2;
        and_ln102_924_reg_1682 <= and_ln102_924_fu_921_p2;
        and_ln102_924_reg_1682_pp0_iter5_reg <= and_ln102_924_reg_1682;
        and_ln102_925_reg_1592 <= and_ln102_925_fu_618_p2;
        and_ln102_926_reg_1598 <= and_ln102_926_fu_628_p2;
        and_ln102_927_reg_1627 <= and_ln102_927_fu_674_p2;
        and_ln102_929_reg_1661 <= and_ln102_929_fu_815_p2;
        and_ln102_930_reg_1695 <= and_ln102_930_fu_945_p2;
        and_ln102_reg_1564 <= and_ln102_fu_588_p2;
        and_ln102_reg_1564_pp0_iter1_reg <= and_ln102_reg_1564;
        and_ln102_reg_1564_pp0_iter2_reg <= and_ln102_reg_1564_pp0_iter1_reg;
        and_ln104_187_reg_1649 <= and_ln104_187_fu_796_p2;
        and_ln104_188_reg_1587 <= and_ln104_188_fu_613_p2;
        and_ln104_189_reg_1621 <= and_ln104_189_fu_664_p2;
        and_ln104_189_reg_1621_pp0_iter3_reg <= and_ln104_189_reg_1621;
        and_ln104_190_reg_1677 <= and_ln104_190_fu_916_p2;
        and_ln104_191_reg_1689 <= and_ln104_191_fu_930_p2;
        and_ln104_191_reg_1689_pp0_iter5_reg <= and_ln104_191_reg_1689;
        and_ln104_191_reg_1689_pp0_iter6_reg <= and_ln104_191_reg_1689_pp0_iter5_reg;
        and_ln104_reg_1574 <= and_ln104_fu_599_p2;
        icmp_ln86_1392_reg_1412 <= icmp_ln86_1392_fu_420_p2;
        icmp_ln86_958_reg_1401 <= icmp_ln86_958_fu_398_p2;
        icmp_ln86_959_reg_1406 <= icmp_ln86_959_fu_404_p2;
        icmp_ln86_959_reg_1406_pp0_iter1_reg <= icmp_ln86_959_reg_1406;
        icmp_ln86_959_reg_1406_pp0_iter2_reg <= icmp_ln86_959_reg_1406_pp0_iter1_reg;
        icmp_ln86_961_reg_1418 <= icmp_ln86_961_fu_426_p2;
        icmp_ln86_961_reg_1418_pp0_iter1_reg <= icmp_ln86_961_reg_1418;
        icmp_ln86_962_reg_1424 <= icmp_ln86_962_fu_432_p2;
        icmp_ln86_962_reg_1424_pp0_iter1_reg <= icmp_ln86_962_reg_1424;
        icmp_ln86_962_reg_1424_pp0_iter2_reg <= icmp_ln86_962_reg_1424_pp0_iter1_reg;
        icmp_ln86_962_reg_1424_pp0_iter3_reg <= icmp_ln86_962_reg_1424_pp0_iter2_reg;
        icmp_ln86_963_reg_1430 <= icmp_ln86_963_fu_438_p2;
        icmp_ln86_963_reg_1430_pp0_iter1_reg <= icmp_ln86_963_reg_1430;
        icmp_ln86_963_reg_1430_pp0_iter2_reg <= icmp_ln86_963_reg_1430_pp0_iter1_reg;
        icmp_ln86_963_reg_1430_pp0_iter3_reg <= icmp_ln86_963_reg_1430_pp0_iter2_reg;
        icmp_ln86_964_reg_1436 <= icmp_ln86_964_fu_444_p2;
        icmp_ln86_965_reg_1442 <= icmp_ln86_965_fu_450_p2;
        icmp_ln86_965_reg_1442_pp0_iter1_reg <= icmp_ln86_965_reg_1442;
        icmp_ln86_966_reg_1448 <= icmp_ln86_966_fu_456_p2;
        icmp_ln86_966_reg_1448_pp0_iter1_reg <= icmp_ln86_966_reg_1448;
        icmp_ln86_966_reg_1448_pp0_iter2_reg <= icmp_ln86_966_reg_1448_pp0_iter1_reg;
        icmp_ln86_967_reg_1454 <= icmp_ln86_967_fu_462_p2;
        icmp_ln86_967_reg_1454_pp0_iter1_reg <= icmp_ln86_967_reg_1454;
        icmp_ln86_967_reg_1454_pp0_iter2_reg <= icmp_ln86_967_reg_1454_pp0_iter1_reg;
        icmp_ln86_967_reg_1454_pp0_iter3_reg <= icmp_ln86_967_reg_1454_pp0_iter2_reg;
        icmp_ln86_968_reg_1460 <= icmp_ln86_968_fu_468_p2;
        icmp_ln86_968_reg_1460_pp0_iter1_reg <= icmp_ln86_968_reg_1460;
        icmp_ln86_968_reg_1460_pp0_iter2_reg <= icmp_ln86_968_reg_1460_pp0_iter1_reg;
        icmp_ln86_968_reg_1460_pp0_iter3_reg <= icmp_ln86_968_reg_1460_pp0_iter2_reg;
        icmp_ln86_969_reg_1466 <= icmp_ln86_969_fu_474_p2;
        icmp_ln86_969_reg_1466_pp0_iter1_reg <= icmp_ln86_969_reg_1466;
        icmp_ln86_969_reg_1466_pp0_iter2_reg <= icmp_ln86_969_reg_1466_pp0_iter1_reg;
        icmp_ln86_969_reg_1466_pp0_iter3_reg <= icmp_ln86_969_reg_1466_pp0_iter2_reg;
        icmp_ln86_969_reg_1466_pp0_iter4_reg <= icmp_ln86_969_reg_1466_pp0_iter3_reg;
        icmp_ln86_970_reg_1472 <= icmp_ln86_970_fu_480_p2;
        icmp_ln86_970_reg_1472_pp0_iter1_reg <= icmp_ln86_970_reg_1472;
        icmp_ln86_970_reg_1472_pp0_iter2_reg <= icmp_ln86_970_reg_1472_pp0_iter1_reg;
        icmp_ln86_970_reg_1472_pp0_iter3_reg <= icmp_ln86_970_reg_1472_pp0_iter2_reg;
        icmp_ln86_970_reg_1472_pp0_iter4_reg <= icmp_ln86_970_reg_1472_pp0_iter3_reg;
        icmp_ln86_970_reg_1472_pp0_iter5_reg <= icmp_ln86_970_reg_1472_pp0_iter4_reg;
        icmp_ln86_971_reg_1478 <= icmp_ln86_971_fu_486_p2;
        icmp_ln86_971_reg_1478_pp0_iter1_reg <= icmp_ln86_971_reg_1478;
        icmp_ln86_971_reg_1478_pp0_iter2_reg <= icmp_ln86_971_reg_1478_pp0_iter1_reg;
        icmp_ln86_971_reg_1478_pp0_iter3_reg <= icmp_ln86_971_reg_1478_pp0_iter2_reg;
        icmp_ln86_971_reg_1478_pp0_iter4_reg <= icmp_ln86_971_reg_1478_pp0_iter3_reg;
        icmp_ln86_971_reg_1478_pp0_iter5_reg <= icmp_ln86_971_reg_1478_pp0_iter4_reg;
        icmp_ln86_971_reg_1478_pp0_iter6_reg <= icmp_ln86_971_reg_1478_pp0_iter5_reg;
        icmp_ln86_972_reg_1484 <= icmp_ln86_972_fu_492_p2;
        icmp_ln86_972_reg_1484_pp0_iter1_reg <= icmp_ln86_972_reg_1484;
        icmp_ln86_973_reg_1489 <= icmp_ln86_973_fu_498_p2;
        icmp_ln86_974_reg_1494 <= icmp_ln86_974_fu_504_p2;
        icmp_ln86_974_reg_1494_pp0_iter1_reg <= icmp_ln86_974_reg_1494;
        icmp_ln86_975_reg_1499 <= icmp_ln86_975_fu_510_p2;
        icmp_ln86_975_reg_1499_pp0_iter1_reg <= icmp_ln86_975_reg_1499;
        icmp_ln86_976_reg_1504 <= icmp_ln86_976_fu_516_p2;
        icmp_ln86_976_reg_1504_pp0_iter1_reg <= icmp_ln86_976_reg_1504;
        icmp_ln86_976_reg_1504_pp0_iter2_reg <= icmp_ln86_976_reg_1504_pp0_iter1_reg;
        icmp_ln86_977_reg_1509 <= icmp_ln86_977_fu_522_p2;
        icmp_ln86_977_reg_1509_pp0_iter1_reg <= icmp_ln86_977_reg_1509;
        icmp_ln86_977_reg_1509_pp0_iter2_reg <= icmp_ln86_977_reg_1509_pp0_iter1_reg;
        icmp_ln86_978_reg_1514 <= icmp_ln86_978_fu_528_p2;
        icmp_ln86_978_reg_1514_pp0_iter1_reg <= icmp_ln86_978_reg_1514;
        icmp_ln86_978_reg_1514_pp0_iter2_reg <= icmp_ln86_978_reg_1514_pp0_iter1_reg;
        icmp_ln86_979_reg_1519 <= icmp_ln86_979_fu_534_p2;
        icmp_ln86_979_reg_1519_pp0_iter1_reg <= icmp_ln86_979_reg_1519;
        icmp_ln86_979_reg_1519_pp0_iter2_reg <= icmp_ln86_979_reg_1519_pp0_iter1_reg;
        icmp_ln86_979_reg_1519_pp0_iter3_reg <= icmp_ln86_979_reg_1519_pp0_iter2_reg;
        icmp_ln86_980_reg_1524 <= icmp_ln86_980_fu_540_p2;
        icmp_ln86_980_reg_1524_pp0_iter1_reg <= icmp_ln86_980_reg_1524;
        icmp_ln86_980_reg_1524_pp0_iter2_reg <= icmp_ln86_980_reg_1524_pp0_iter1_reg;
        icmp_ln86_980_reg_1524_pp0_iter3_reg <= icmp_ln86_980_reg_1524_pp0_iter2_reg;
        icmp_ln86_981_reg_1529 <= icmp_ln86_981_fu_546_p2;
        icmp_ln86_981_reg_1529_pp0_iter1_reg <= icmp_ln86_981_reg_1529;
        icmp_ln86_981_reg_1529_pp0_iter2_reg <= icmp_ln86_981_reg_1529_pp0_iter1_reg;
        icmp_ln86_981_reg_1529_pp0_iter3_reg <= icmp_ln86_981_reg_1529_pp0_iter2_reg;
        icmp_ln86_982_reg_1534 <= icmp_ln86_982_fu_552_p2;
        icmp_ln86_982_reg_1534_pp0_iter1_reg <= icmp_ln86_982_reg_1534;
        icmp_ln86_982_reg_1534_pp0_iter2_reg <= icmp_ln86_982_reg_1534_pp0_iter1_reg;
        icmp_ln86_982_reg_1534_pp0_iter3_reg <= icmp_ln86_982_reg_1534_pp0_iter2_reg;
        icmp_ln86_982_reg_1534_pp0_iter4_reg <= icmp_ln86_982_reg_1534_pp0_iter3_reg;
        icmp_ln86_983_reg_1539 <= icmp_ln86_983_fu_558_p2;
        icmp_ln86_983_reg_1539_pp0_iter1_reg <= icmp_ln86_983_reg_1539;
        icmp_ln86_983_reg_1539_pp0_iter2_reg <= icmp_ln86_983_reg_1539_pp0_iter1_reg;
        icmp_ln86_983_reg_1539_pp0_iter3_reg <= icmp_ln86_983_reg_1539_pp0_iter2_reg;
        icmp_ln86_983_reg_1539_pp0_iter4_reg <= icmp_ln86_983_reg_1539_pp0_iter3_reg;
        icmp_ln86_984_reg_1544 <= icmp_ln86_984_fu_564_p2;
        icmp_ln86_984_reg_1544_pp0_iter1_reg <= icmp_ln86_984_reg_1544;
        icmp_ln86_984_reg_1544_pp0_iter2_reg <= icmp_ln86_984_reg_1544_pp0_iter1_reg;
        icmp_ln86_984_reg_1544_pp0_iter3_reg <= icmp_ln86_984_reg_1544_pp0_iter2_reg;
        icmp_ln86_984_reg_1544_pp0_iter4_reg <= icmp_ln86_984_reg_1544_pp0_iter3_reg;
        icmp_ln86_985_reg_1549 <= icmp_ln86_985_fu_570_p2;
        icmp_ln86_985_reg_1549_pp0_iter1_reg <= icmp_ln86_985_reg_1549;
        icmp_ln86_985_reg_1549_pp0_iter2_reg <= icmp_ln86_985_reg_1549_pp0_iter1_reg;
        icmp_ln86_985_reg_1549_pp0_iter3_reg <= icmp_ln86_985_reg_1549_pp0_iter2_reg;
        icmp_ln86_985_reg_1549_pp0_iter4_reg <= icmp_ln86_985_reg_1549_pp0_iter3_reg;
        icmp_ln86_985_reg_1549_pp0_iter5_reg <= icmp_ln86_985_reg_1549_pp0_iter4_reg;
        icmp_ln86_986_reg_1554 <= icmp_ln86_986_fu_576_p2;
        icmp_ln86_986_reg_1554_pp0_iter1_reg <= icmp_ln86_986_reg_1554;
        icmp_ln86_986_reg_1554_pp0_iter2_reg <= icmp_ln86_986_reg_1554_pp0_iter1_reg;
        icmp_ln86_986_reg_1554_pp0_iter3_reg <= icmp_ln86_986_reg_1554_pp0_iter2_reg;
        icmp_ln86_986_reg_1554_pp0_iter4_reg <= icmp_ln86_986_reg_1554_pp0_iter3_reg;
        icmp_ln86_986_reg_1554_pp0_iter5_reg <= icmp_ln86_986_reg_1554_pp0_iter4_reg;
        icmp_ln86_987_reg_1559 <= icmp_ln86_987_fu_582_p2;
        icmp_ln86_987_reg_1559_pp0_iter1_reg <= icmp_ln86_987_reg_1559;
        icmp_ln86_987_reg_1559_pp0_iter2_reg <= icmp_ln86_987_reg_1559_pp0_iter1_reg;
        icmp_ln86_987_reg_1559_pp0_iter3_reg <= icmp_ln86_987_reg_1559_pp0_iter2_reg;
        icmp_ln86_987_reg_1559_pp0_iter4_reg <= icmp_ln86_987_reg_1559_pp0_iter3_reg;
        icmp_ln86_987_reg_1559_pp0_iter5_reg <= icmp_ln86_987_reg_1559_pp0_iter4_reg;
        icmp_ln86_987_reg_1559_pp0_iter6_reg <= icmp_ln86_987_reg_1559_pp0_iter5_reg;
        icmp_ln86_reg_1390 <= icmp_ln86_fu_392_p2;
        icmp_ln86_reg_1390_pp0_iter1_reg <= icmp_ln86_reg_1390;
        icmp_ln86_reg_1390_pp0_iter2_reg <= icmp_ln86_reg_1390_pp0_iter1_reg;
        icmp_ln86_reg_1390_pp0_iter3_reg <= icmp_ln86_reg_1390_pp0_iter2_reg;
        or_ln117_881_reg_1637 <= or_ln117_881_fu_782_p2;
        or_ln117_885_reg_1667 <= or_ln117_885_fu_889_p2;
        or_ln117_890_reg_1700 <= or_ln117_890_fu_1028_p2;
        or_ln117_892_reg_1710 <= or_ln117_892_fu_1048_p2;
        or_ln117_894_reg_1716 <= or_ln117_894_fu_1054_p2;
        or_ln117_894_reg_1716_pp0_iter5_reg <= or_ln117_894_reg_1716;
        or_ln117_896_reg_1724 <= or_ln117_896_fu_1130_p2;
        or_ln117_900_reg_1734 <= or_ln117_900_fu_1205_p2;
        or_ln117_reg_1604 <= or_ln117_fu_644_p2;
        select_ln117_932_reg_1632 <= select_ln117_932_fu_775_p3;
        select_ln117_938_reg_1672 <= select_ln117_938_fu_903_p3;
        select_ln117_944_reg_1705 <= select_ln117_944_fu_1040_p3;
        select_ln117_950_reg_1729 <= select_ln117_950_fu_1143_p3;
        select_ln117_954_reg_1739 <= select_ln117_954_fu_1219_p3;
        xor_ln104_reg_1609 <= xor_ln104_fu_650_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read19_int_reg <= p_read19;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1254_p65 = 'bx;

assign agg_result_fu_1254_p66 = ((or_ln117_901_fu_1242_p2[0:0] == 1'b1) ? select_ln117_954_reg_1739 : 5'd31);

assign and_ln102_920_fu_787_p2 = (xor_ln104_reg_1609 & icmp_ln86_959_reg_1406_pp0_iter2_reg);

assign and_ln102_921_fu_604_p2 = (icmp_ln86_1392_reg_1412 & and_ln102_reg_1564);

assign and_ln102_922_fu_655_p2 = (icmp_ln86_961_reg_1418_pp0_iter1_reg & and_ln104_reg_1574);

assign and_ln102_923_fu_801_p2 = (icmp_ln86_962_reg_1424_pp0_iter2_reg & and_ln102_920_fu_787_p2);

assign and_ln102_924_fu_921_p2 = (icmp_ln86_963_reg_1430_pp0_iter3_reg & and_ln104_187_reg_1649);

assign and_ln102_925_fu_618_p2 = (icmp_ln86_964_reg_1436 & and_ln102_921_fu_604_p2);

assign and_ln102_926_fu_628_p2 = (icmp_ln86_965_reg_1442 & and_ln104_188_fu_613_p2);

assign and_ln102_927_fu_674_p2 = (icmp_ln86_966_reg_1448_pp0_iter1_reg & and_ln102_922_fu_655_p2);

assign and_ln102_928_fu_811_p2 = (icmp_ln86_967_reg_1454_pp0_iter2_reg & and_ln104_189_reg_1621);

assign and_ln102_929_fu_815_p2 = (icmp_ln86_968_reg_1460_pp0_iter2_reg & and_ln102_923_fu_801_p2);

assign and_ln102_930_fu_945_p2 = (icmp_ln86_969_reg_1466_pp0_iter3_reg & and_ln104_190_fu_916_p2);

assign and_ln102_931_fu_1063_p2 = (icmp_ln86_970_reg_1472_pp0_iter4_reg & and_ln102_924_reg_1682);

assign and_ln102_932_fu_1156_p2 = (icmp_ln86_971_reg_1478_pp0_iter5_reg & and_ln104_191_reg_1689_pp0_iter5_reg);

assign and_ln102_933_fu_679_p2 = (icmp_ln86_972_reg_1484_pp0_iter1_reg & and_ln102_925_reg_1592);

assign and_ln102_934_fu_638_p2 = (and_ln102_949_fu_633_p2 & and_ln102_921_fu_604_p2);

assign and_ln102_935_fu_683_p2 = (icmp_ln86_974_reg_1494_pp0_iter1_reg & and_ln102_926_reg_1598);

assign and_ln102_936_fu_692_p2 = (and_ln104_188_reg_1587 & and_ln102_950_fu_687_p2);

assign and_ln102_937_fu_820_p2 = (icmp_ln86_976_reg_1504_pp0_iter2_reg & and_ln102_927_reg_1627);

assign and_ln102_938_fu_829_p2 = (and_ln102_951_fu_824_p2 & and_ln102_922_reg_1615);

assign and_ln102_939_fu_834_p2 = (icmp_ln86_978_reg_1514_pp0_iter2_reg & and_ln102_928_fu_811_p2);

assign and_ln102_940_fu_955_p2 = (and_ln104_189_reg_1621_pp0_iter3_reg & and_ln102_952_fu_950_p2);

assign and_ln102_941_fu_960_p2 = (icmp_ln86_980_reg_1524_pp0_iter3_reg & and_ln102_929_reg_1661);

assign and_ln102_942_fu_969_p2 = (and_ln102_953_fu_964_p2 & and_ln102_923_reg_1655);

assign and_ln102_943_fu_1067_p2 = (icmp_ln86_982_reg_1534_pp0_iter4_reg & and_ln102_930_reg_1695);

assign and_ln102_944_fu_1076_p2 = (and_ln104_190_reg_1677 & and_ln102_954_fu_1071_p2);

assign and_ln102_945_fu_1081_p2 = (icmp_ln86_984_reg_1544_pp0_iter4_reg & and_ln102_931_fu_1063_p2);

assign and_ln102_946_fu_1165_p2 = (and_ln102_955_fu_1160_p2 & and_ln102_924_reg_1682_pp0_iter5_reg);

assign and_ln102_947_fu_1170_p2 = (icmp_ln86_986_reg_1554_pp0_iter5_reg & and_ln102_932_fu_1156_p2);

assign and_ln102_948_fu_1237_p2 = (and_ln104_191_reg_1689_pp0_iter6_reg & and_ln102_956_fu_1232_p2);

assign and_ln102_949_fu_633_p2 = (xor_ln104_466_fu_623_p2 & icmp_ln86_973_reg_1489);

assign and_ln102_950_fu_687_p2 = (xor_ln104_467_fu_669_p2 & icmp_ln86_975_reg_1499_pp0_iter1_reg);

assign and_ln102_951_fu_824_p2 = (xor_ln104_468_fu_806_p2 & icmp_ln86_977_reg_1509_pp0_iter2_reg);

assign and_ln102_952_fu_950_p2 = (xor_ln104_469_fu_935_p2 & icmp_ln86_979_reg_1519_pp0_iter3_reg);

assign and_ln102_953_fu_964_p2 = (xor_ln104_470_fu_940_p2 & icmp_ln86_981_reg_1529_pp0_iter3_reg);

assign and_ln102_954_fu_1071_p2 = (xor_ln104_471_fu_1058_p2 & icmp_ln86_983_reg_1539_pp0_iter4_reg);

assign and_ln102_955_fu_1160_p2 = (xor_ln104_472_fu_1151_p2 & icmp_ln86_985_reg_1549_pp0_iter5_reg);

assign and_ln102_956_fu_1232_p2 = (xor_ln104_473_fu_1227_p2 & icmp_ln86_987_reg_1559_pp0_iter6_reg);

assign and_ln102_fu_588_p2 = (icmp_ln86_fu_392_p2 & icmp_ln86_958_fu_398_p2);

assign and_ln104_187_fu_796_p2 = (xor_ln104_reg_1609 & xor_ln104_461_fu_791_p2);

assign and_ln104_188_fu_613_p2 = (xor_ln104_462_fu_608_p2 & and_ln102_reg_1564);

assign and_ln104_189_fu_664_p2 = (xor_ln104_463_fu_659_p2 & and_ln104_reg_1574);

assign and_ln104_190_fu_916_p2 = (xor_ln104_464_fu_911_p2 & and_ln102_920_reg_1643);

assign and_ln104_191_fu_930_p2 = (xor_ln104_465_fu_925_p2 & and_ln104_187_reg_1649);

assign and_ln104_fu_599_p2 = (xor_ln104_460_fu_594_p2 & icmp_ln86_reg_1390);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1254_p67;

assign icmp_ln86_1392_fu_420_p2 = (($signed(tmp_fu_410_p4) < $signed(15'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_958_fu_398_p2 = (($signed(p_read7_int_reg) < $signed(18'd723)) ? 1'b1 : 1'b0);

assign icmp_ln86_959_fu_404_p2 = (($signed(p_read11_int_reg) < $signed(18'd73)) ? 1'b1 : 1'b0);

assign icmp_ln86_961_fu_426_p2 = (($signed(p_read1_int_reg) < $signed(18'd254934)) ? 1'b1 : 1'b0);

assign icmp_ln86_962_fu_432_p2 = (($signed(p_read6_int_reg) < $signed(18'd970)) ? 1'b1 : 1'b0);

assign icmp_ln86_963_fu_438_p2 = (($signed(p_read1_int_reg) < $signed(18'd223318)) ? 1'b1 : 1'b0);

assign icmp_ln86_964_fu_444_p2 = (($signed(p_read17_int_reg) < $signed(18'd133786)) ? 1'b1 : 1'b0);

assign icmp_ln86_965_fu_450_p2 = (($signed(p_read12_int_reg) < $signed(18'd177)) ? 1'b1 : 1'b0);

assign icmp_ln86_966_fu_456_p2 = (($signed(p_read1_int_reg) < $signed(18'd231639)) ? 1'b1 : 1'b0);

assign icmp_ln86_967_fu_462_p2 = (($signed(p_read18_int_reg) < $signed(18'd7922)) ? 1'b1 : 1'b0);

assign icmp_ln86_968_fu_468_p2 = (($signed(p_read7_int_reg) < $signed(18'd254)) ? 1'b1 : 1'b0);

assign icmp_ln86_969_fu_474_p2 = (($signed(p_read8_int_reg) < $signed(18'd38)) ? 1'b1 : 1'b0);

assign icmp_ln86_970_fu_480_p2 = (($signed(p_read1_int_reg) < $signed(18'd146171)) ? 1'b1 : 1'b0);

assign icmp_ln86_971_fu_486_p2 = (($signed(p_read4_int_reg) < $signed(18'd93217)) ? 1'b1 : 1'b0);

assign icmp_ln86_972_fu_492_p2 = (($signed(p_read13_int_reg) < $signed(18'd5)) ? 1'b1 : 1'b0);

assign icmp_ln86_973_fu_498_p2 = (($signed(p_read14_int_reg) < $signed(18'd1349)) ? 1'b1 : 1'b0);

assign icmp_ln86_974_fu_504_p2 = (($signed(p_read10_int_reg) < $signed(18'd465)) ? 1'b1 : 1'b0);

assign icmp_ln86_975_fu_510_p2 = (($signed(p_read15_int_reg) < $signed(18'd732)) ? 1'b1 : 1'b0);

assign icmp_ln86_976_fu_516_p2 = (($signed(p_read5_int_reg) < $signed(18'd4950)) ? 1'b1 : 1'b0);

assign icmp_ln86_977_fu_522_p2 = (($signed(p_read8_int_reg) < $signed(18'd93)) ? 1'b1 : 1'b0);

assign icmp_ln86_978_fu_528_p2 = (($signed(p_read3_int_reg) < $signed(18'd26347)) ? 1'b1 : 1'b0);

assign icmp_ln86_979_fu_534_p2 = (($signed(p_read18_int_reg) < $signed(18'd24246)) ? 1'b1 : 1'b0);

assign icmp_ln86_980_fu_540_p2 = (($signed(p_read12_int_reg) < $signed(18'd291)) ? 1'b1 : 1'b0);

assign icmp_ln86_981_fu_546_p2 = (($signed(p_read17_int_reg) < $signed(18'd133959)) ? 1'b1 : 1'b0);

assign icmp_ln86_982_fu_552_p2 = (($signed(p_read4_int_reg) < $signed(18'd11433)) ? 1'b1 : 1'b0);

assign icmp_ln86_983_fu_558_p2 = (($signed(p_read16_int_reg) < $signed(18'd294)) ? 1'b1 : 1'b0);

assign icmp_ln86_984_fu_564_p2 = (($signed(p_read10_int_reg) < $signed(18'd1563)) ? 1'b1 : 1'b0);

assign icmp_ln86_985_fu_570_p2 = (($signed(p_read16_int_reg) < $signed(18'd279)) ? 1'b1 : 1'b0);

assign icmp_ln86_986_fu_576_p2 = (($signed(p_read9_int_reg) < $signed(18'd1543)) ? 1'b1 : 1'b0);

assign icmp_ln86_987_fu_582_p2 = (($signed(p_read19_int_reg) < $signed(18'd97793)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_392_p2 = (($signed(p_read2_int_reg) < $signed(18'd1268)) ? 1'b1 : 1'b0);

assign or_ln117_877_fu_725_p2 = (and_ln102_935_fu_683_p2 | and_ln102_921_reg_1580);

assign or_ln117_878_fu_737_p2 = (and_ln102_926_reg_1598 | and_ln102_921_reg_1580);

assign or_ln117_879_fu_749_p2 = (or_ln117_878_fu_737_p2 | and_ln102_936_fu_692_p2);

assign or_ln117_880_fu_839_p2 = (and_ln102_reg_1564_pp0_iter2_reg | and_ln102_937_fu_820_p2);

assign or_ln117_881_fu_782_p2 = (and_ln102_reg_1564_pp0_iter1_reg | and_ln102_927_fu_674_p2);

assign or_ln117_882_fu_851_p2 = (or_ln117_881_reg_1637 | and_ln102_938_fu_829_p2);

assign or_ln117_883_fu_863_p2 = (and_ln102_reg_1564_pp0_iter2_reg | and_ln102_922_reg_1615);

assign or_ln117_884_fu_875_p2 = (or_ln117_883_fu_863_p2 | and_ln102_939_fu_834_p2);

assign or_ln117_885_fu_889_p2 = (or_ln117_883_fu_863_p2 | and_ln102_928_fu_811_p2);

assign or_ln117_886_fu_974_p2 = (or_ln117_885_reg_1667 | and_ln102_940_fu_955_p2);

assign or_ln117_887_fu_990_p2 = (icmp_ln86_reg_1390_pp0_iter3_reg | and_ln102_941_fu_960_p2);

assign or_ln117_888_fu_1002_p2 = (icmp_ln86_reg_1390_pp0_iter3_reg | and_ln102_929_reg_1661);

assign or_ln117_889_fu_1014_p2 = (or_ln117_888_fu_1002_p2 | and_ln102_942_fu_969_p2);

assign or_ln117_890_fu_1028_p2 = (icmp_ln86_reg_1390_pp0_iter3_reg | and_ln102_923_reg_1655);

assign or_ln117_891_fu_1086_p2 = (or_ln117_890_reg_1700 | and_ln102_943_fu_1067_p2);

assign or_ln117_892_fu_1048_p2 = (or_ln117_890_fu_1028_p2 | and_ln102_930_fu_945_p2);

assign or_ln117_893_fu_1098_p2 = (or_ln117_892_reg_1710 | and_ln102_944_fu_1076_p2);

assign or_ln117_894_fu_1054_p2 = (icmp_ln86_reg_1390_pp0_iter3_reg | and_ln102_920_reg_1643);

assign or_ln117_895_fu_1118_p2 = (or_ln117_894_reg_1716 | and_ln102_945_fu_1081_p2);

assign or_ln117_896_fu_1130_p2 = (or_ln117_894_reg_1716 | and_ln102_931_fu_1063_p2);

assign or_ln117_897_fu_1175_p2 = (or_ln117_896_reg_1724 | and_ln102_946_fu_1165_p2);

assign or_ln117_898_fu_1180_p2 = (or_ln117_894_reg_1716_pp0_iter5_reg | and_ln102_924_reg_1682_pp0_iter5_reg);

assign or_ln117_899_fu_1191_p2 = (or_ln117_898_fu_1180_p2 | and_ln102_947_fu_1170_p2);

assign or_ln117_900_fu_1205_p2 = (or_ln117_898_fu_1180_p2 | and_ln102_932_fu_1156_p2);

assign or_ln117_901_fu_1242_p2 = (or_ln117_900_reg_1734 | and_ln102_948_fu_1237_p2);

assign or_ln117_fu_644_p2 = (and_ln102_934_fu_638_p2 | and_ln102_925_fu_618_p2);

assign select_ln117_927_fu_714_p3 = ((or_ln117_reg_1604[0:0] == 1'b1) ? select_ln117_fu_707_p3 : 2'd3);

assign select_ln117_928_fu_730_p3 = ((and_ln102_921_reg_1580[0:0] == 1'b1) ? zext_ln117_108_fu_721_p1 : 3'd4);

assign select_ln117_929_fu_741_p3 = ((or_ln117_877_fu_725_p2[0:0] == 1'b1) ? select_ln117_928_fu_730_p3 : 3'd5);

assign select_ln117_930_fu_755_p3 = ((or_ln117_878_fu_737_p2[0:0] == 1'b1) ? select_ln117_929_fu_741_p3 : 3'd6);

assign select_ln117_931_fu_763_p3 = ((or_ln117_879_fu_749_p2[0:0] == 1'b1) ? select_ln117_930_fu_755_p3 : 3'd7);

assign select_ln117_932_fu_775_p3 = ((and_ln102_reg_1564_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_109_fu_771_p1 : 4'd8);

assign select_ln117_933_fu_844_p3 = ((or_ln117_880_fu_839_p2[0:0] == 1'b1) ? select_ln117_932_reg_1632 : 4'd9);

assign select_ln117_934_fu_856_p3 = ((or_ln117_881_reg_1637[0:0] == 1'b1) ? select_ln117_933_fu_844_p3 : 4'd10);

assign select_ln117_935_fu_867_p3 = ((or_ln117_882_fu_851_p2[0:0] == 1'b1) ? select_ln117_934_fu_856_p3 : 4'd11);

assign select_ln117_936_fu_881_p3 = ((or_ln117_883_fu_863_p2[0:0] == 1'b1) ? select_ln117_935_fu_867_p3 : 4'd12);

assign select_ln117_937_fu_895_p3 = ((or_ln117_884_fu_875_p2[0:0] == 1'b1) ? select_ln117_936_fu_881_p3 : 4'd13);

assign select_ln117_938_fu_903_p3 = ((or_ln117_885_fu_889_p2[0:0] == 1'b1) ? select_ln117_937_fu_895_p3 : 4'd14);

assign select_ln117_939_fu_979_p3 = ((or_ln117_886_fu_974_p2[0:0] == 1'b1) ? select_ln117_938_reg_1672 : 4'd15);

assign select_ln117_940_fu_995_p3 = ((icmp_ln86_reg_1390_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_110_fu_986_p1 : 5'd16);

assign select_ln117_941_fu_1006_p3 = ((or_ln117_887_fu_990_p2[0:0] == 1'b1) ? select_ln117_940_fu_995_p3 : 5'd17);

assign select_ln117_942_fu_1020_p3 = ((or_ln117_888_fu_1002_p2[0:0] == 1'b1) ? select_ln117_941_fu_1006_p3 : 5'd18);

assign select_ln117_943_fu_1032_p3 = ((or_ln117_889_fu_1014_p2[0:0] == 1'b1) ? select_ln117_942_fu_1020_p3 : 5'd19);

assign select_ln117_944_fu_1040_p3 = ((or_ln117_890_fu_1028_p2[0:0] == 1'b1) ? select_ln117_943_fu_1032_p3 : 5'd20);

assign select_ln117_945_fu_1091_p3 = ((or_ln117_891_fu_1086_p2[0:0] == 1'b1) ? select_ln117_944_reg_1705 : 5'd21);

assign select_ln117_946_fu_1103_p3 = ((or_ln117_892_reg_1710[0:0] == 1'b1) ? select_ln117_945_fu_1091_p3 : 5'd22);

assign select_ln117_947_fu_1110_p3 = ((or_ln117_893_fu_1098_p2[0:0] == 1'b1) ? select_ln117_946_fu_1103_p3 : 5'd23);

assign select_ln117_948_fu_1123_p3 = ((or_ln117_894_reg_1716[0:0] == 1'b1) ? select_ln117_947_fu_1110_p3 : 5'd24);

assign select_ln117_949_fu_1135_p3 = ((or_ln117_895_fu_1118_p2[0:0] == 1'b1) ? select_ln117_948_fu_1123_p3 : 5'd25);

assign select_ln117_950_fu_1143_p3 = ((or_ln117_896_fu_1130_p2[0:0] == 1'b1) ? select_ln117_949_fu_1135_p3 : 5'd26);

assign select_ln117_951_fu_1184_p3 = ((or_ln117_897_fu_1175_p2[0:0] == 1'b1) ? select_ln117_950_reg_1729 : 5'd27);

assign select_ln117_952_fu_1197_p3 = ((or_ln117_898_fu_1180_p2[0:0] == 1'b1) ? select_ln117_951_fu_1184_p3 : 5'd28);

assign select_ln117_953_fu_1211_p3 = ((or_ln117_899_fu_1191_p2[0:0] == 1'b1) ? select_ln117_952_fu_1197_p3 : 5'd29);

assign select_ln117_954_fu_1219_p3 = ((or_ln117_900_fu_1205_p2[0:0] == 1'b1) ? select_ln117_953_fu_1211_p3 : 5'd30);

assign select_ln117_fu_707_p3 = ((and_ln102_925_reg_1592[0:0] == 1'b1) ? zext_ln117_fu_703_p1 : 2'd2);

assign tmp_fu_410_p4 = {{p_read8_int_reg[17:3]}};

assign xor_ln104_460_fu_594_p2 = (icmp_ln86_958_reg_1401 ^ 1'd1);

assign xor_ln104_461_fu_791_p2 = (icmp_ln86_959_reg_1406_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_462_fu_608_p2 = (icmp_ln86_1392_reg_1412 ^ 1'd1);

assign xor_ln104_463_fu_659_p2 = (icmp_ln86_961_reg_1418_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_464_fu_911_p2 = (icmp_ln86_962_reg_1424_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_465_fu_925_p2 = (icmp_ln86_963_reg_1430_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_466_fu_623_p2 = (icmp_ln86_964_reg_1436 ^ 1'd1);

assign xor_ln104_467_fu_669_p2 = (icmp_ln86_965_reg_1442_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_468_fu_806_p2 = (icmp_ln86_966_reg_1448_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_469_fu_935_p2 = (icmp_ln86_967_reg_1454_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_470_fu_940_p2 = (icmp_ln86_968_reg_1460_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_471_fu_1058_p2 = (icmp_ln86_969_reg_1466_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_472_fu_1151_p2 = (icmp_ln86_970_reg_1472_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_473_fu_1227_p2 = (icmp_ln86_971_reg_1478_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_650_p2 = (icmp_ln86_reg_1390_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_697_p2 = (1'd1 ^ and_ln102_933_fu_679_p2);

assign zext_ln117_108_fu_721_p1 = select_ln117_927_fu_714_p3;

assign zext_ln117_109_fu_771_p1 = select_ln117_931_fu_763_p3;

assign zext_ln117_110_fu_986_p1 = select_ln117_939_fu_979_p3;

assign zext_ln117_fu_703_p1 = xor_ln117_fu_697_p2;

endmodule //conifer_jettag_accelerator_decision_function_37
