<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="atlys_ac97_gain.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Spar6_Talkthrough_TL.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Spar6_Talkthrough_TL.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Spar6_Talkthrough_TL.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Spar6_Talkthrough_TL.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Spar6_Talkthrough_TL.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Spar6_Talkthrough_TL.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Spar6_Talkthrough_TL.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Spar6_Talkthrough_TL.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Spar6_Talkthrough_TL.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Spar6_Talkthrough_TL.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Spar6_Talkthrough_TL.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Spar6_Talkthrough_TL.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Spar6_Talkthrough_TL.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Spar6_Talkthrough_TL.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Spar6_Talkthrough_TL.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Spar6_Talkthrough_TL.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Spar6_Talkthrough_TL.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Spar6_Talkthrough_TL.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Spar6_Talkthrough_TL.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Spar6_Talkthrough_TL.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Spar6_Talkthrough_TL_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Spar6_Talkthrough_TL_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Spar6_Talkthrough_TL_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Spar6_Talkthrough_TL_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Spar6_Talkthrough_TL_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Spar6_Talkthrough_TL_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Spar6_Talkthrough_TL_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Spar6_Talkthrough_TL_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Spar6_Talkthrough_TL_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Spar6_Talkthrough_TL_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Spar6_Talkthrough_TL_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Spar6_Talkthrough_TL_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Spar6_Talkthrough_TL_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Spar6_Talkthrough_TL_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Spar6_Talkthrough_TL_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/Spar6_Talkthrough_TL_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/synthesis/Spar6_Talkthrough_TL_synthesis.vhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="spar6_talkthrough_tl.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="spar6_talkthrough_tl.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="spar6_talkthrough_tl.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1363780565" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1363780565">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1363780565" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6321455181407075161" xil_pn:start_ts="1363780565">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1363780565" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-970346508666947863" xil_pn:start_ts="1363780565">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1363780565" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1363780565">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1363780565" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3099736192811930203" xil_pn:start_ts="1363780565">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1363780565" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8977612015756273942" xil_pn:start_ts="1363780565">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1363780565" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5551722626298012429" xil_pn:start_ts="1363780565">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1363816400" xil_pn:in_ck="7769890195121069521" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="8560267436878108866" xil_pn:start_ts="1363816386">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Spar6_Talkthrough_TL.lso"/>
      <outfile xil_pn:name="Spar6_Talkthrough_TL.ngc"/>
      <outfile xil_pn:name="Spar6_Talkthrough_TL.ngr"/>
      <outfile xil_pn:name="Spar6_Talkthrough_TL.prj"/>
      <outfile xil_pn:name="Spar6_Talkthrough_TL.stx"/>
      <outfile xil_pn:name="Spar6_Talkthrough_TL.syr"/>
      <outfile xil_pn:name="Spar6_Talkthrough_TL.xst"/>
      <outfile xil_pn:name="Spar6_Talkthrough_TL_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1363815359" xil_pn:in_ck="2229322054389467619" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="3519672923110277680" xil_pn:start_ts="1363815359">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1363816407" xil_pn:in_ck="-2765933374775829120" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-163741060126665708" xil_pn:start_ts="1363816400">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Spar6_Talkthrough_TL.bld"/>
      <outfile xil_pn:name="Spar6_Talkthrough_TL.ngd"/>
      <outfile xil_pn:name="Spar6_Talkthrough_TL_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1363816434" xil_pn:in_ck="2310102241176924289" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-398923363910175968" xil_pn:start_ts="1363816407">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Spar6_Talkthrough_TL.pcf"/>
      <outfile xil_pn:name="Spar6_Talkthrough_TL_map.map"/>
      <outfile xil_pn:name="Spar6_Talkthrough_TL_map.mrp"/>
      <outfile xil_pn:name="Spar6_Talkthrough_TL_map.ncd"/>
      <outfile xil_pn:name="Spar6_Talkthrough_TL_map.ngm"/>
      <outfile xil_pn:name="Spar6_Talkthrough_TL_map.xrpt"/>
      <outfile xil_pn:name="Spar6_Talkthrough_TL_summary.xml"/>
      <outfile xil_pn:name="Spar6_Talkthrough_TL_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1363816456" xil_pn:in_ck="-9206476179605342438" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-3829590541433901613" xil_pn:start_ts="1363816434">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Spar6_Talkthrough_TL.ncd"/>
      <outfile xil_pn:name="Spar6_Talkthrough_TL.pad"/>
      <outfile xil_pn:name="Spar6_Talkthrough_TL.par"/>
      <outfile xil_pn:name="Spar6_Talkthrough_TL.ptwx"/>
      <outfile xil_pn:name="Spar6_Talkthrough_TL.unroutes"/>
      <outfile xil_pn:name="Spar6_Talkthrough_TL.xpi"/>
      <outfile xil_pn:name="Spar6_Talkthrough_TL_pad.csv"/>
      <outfile xil_pn:name="Spar6_Talkthrough_TL_pad.txt"/>
      <outfile xil_pn:name="Spar6_Talkthrough_TL_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1363816480" xil_pn:in_ck="2229322054389459994" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1363816460">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Spar6_Talkthrough_TL.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="spar6_talkthrough_tl.bgn"/>
      <outfile xil_pn:name="spar6_talkthrough_tl.bit"/>
      <outfile xil_pn:name="spar6_talkthrough_tl.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1363782386" xil_pn:in_ck="6322981518485421668" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1363782384">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1363816456" xil_pn:in_ck="-3643812411042667523" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1363816449">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Spar6_Talkthrough_TL.twr"/>
      <outfile xil_pn:name="Spar6_Talkthrough_TL.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
    <transform xil_pn:name="TRAN_createTimingConstraints">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1363781790" xil_pn:in_ck="2229322054389460125" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="-3016983717173504182" xil_pn:start_ts="1363781787">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/Spar6_Talkthrough_TL_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/Spar6_Talkthrough_TL_synthesis.vhd"/>
    </transform>
  </transforms>

</generated_project>
