Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "D:/Library_Projects_FPGA/VegaVAD/VegaVAD_main_tb_isim_beh.exe" -prj "D:/Library_Projects_FPGA/VegaVAD/VegaVAD_main_tb_beh.prj" "work.VegaVAD_main_tb" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Library_Projects_FPGA/VegaVAD/ipcore_dir/ClockManager.v" into library work
Analyzing Verilog file "D:/Library_Projects_FPGA/VegaVAD/ipcore_dir/floating_point_int24_to_float32.v" into library work
Analyzing Verilog file "D:/Library_Projects_FPGA/VegaVAD/ipcore_dir/floating_point_mult.v" into library work
WARNING:HDLCompiler:687 - "D:/Library_Projects_FPGA/VegaVAD/ipcore_dir/floating_point_mult.v" Line 10439: Illegal redeclaration of module <glbl>.
Analyzing Verilog file "D:/Library_Projects_FPGA/VegaVAD/ipcore_dir/floating_point_add.v" into library work
WARNING:HDLCompiler:687 - "D:/Library_Projects_FPGA/VegaVAD/ipcore_dir/floating_point_add.v" Line 6734: Illegal redeclaration of module <glbl>.
Analyzing Verilog file "D:/Library_Projects_FPGA/VegaVAD/ipcore_dir/fft_block.v" into library work
WARNING:HDLCompiler:687 - "D:/Library_Projects_FPGA/VegaVAD/ipcore_dir/fft_block.v" Line 228645: Illegal redeclaration of module <glbl>.
Analyzing Verilog file "D:/Library_Projects_FPGA/VegaVAD/ipcore_dir/floating_point_square_root.v" into library work
WARNING:HDLCompiler:687 - "D:/Library_Projects_FPGA/VegaVAD/ipcore_dir/floating_point_square_root.v" Line 18934: Illegal redeclaration of module <glbl>.
Analyzing Verilog file "D:/Library_Projects_FPGA/VegaVAD/ipcore_dir/floating_point_div.v" into library work
WARNING:HDLCompiler:687 - "D:/Library_Projects_FPGA/VegaVAD/ipcore_dir/floating_point_div.v" Line 30004: Illegal redeclaration of module <glbl>.
Analyzing Verilog file "D:/Library_Projects_FPGA/VegaVAD/windowing.v" into library work
Analyzing Verilog file "D:/Library_Projects_FPGA/VegaVAD/Pre_emphasis.v" into library work
Analyzing Verilog file "D:/Library_Projects_FPGA/VegaVAD/power_spectrum.v" into library work
Analyzing Verilog file "D:/Library_Projects_FPGA/VegaVAD/ipcore_dir/fifo_play.v" into library work
Analyzing Verilog file "D:/Library_Projects_FPGA/VegaVAD/get_features.v" into library work
Analyzing Verilog file "D:/Library_Projects_FPGA/VegaVAD/DAC_PCM5102A_controller.v" into library work
Analyzing Verilog file "D:/Library_Projects_FPGA/VegaVAD/ADC_PCM1808_controller.v" into library work
Analyzing Verilog file "D:/Library_Projects_FPGA/VegaVAD/VegaVAD_main.v" into library work
Analyzing Verilog file "D:/Program/Xilinx/14.7/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
WARNING:HDLCompiler:687 - "D:/Program/Xilinx/14.7/14.7/ISE_DS/ISE//verilog/src/glbl.v" Line 5: Illegal redeclaration of module <glbl>.
Parsing VHDL file "D:/Library_Projects_FPGA/VegaVAD/get_frames.vhd" into library work
Parsing VHDL file "D:/Library_Projects_FPGA/VegaVAD/VegaVAD_main_tb.vhd" into library work
Starting static elaboration
WARNING:HDLCompiler:1007 - "N:/P.20131013/rtf/verilog/src/unisims/RAMB8BWER.v" Line 1570: Element index 2 into memp is out of bounds
WARNING:HDLCompiler:1007 - "N:/P.20131013/rtf/verilog/src/unisims/RAMB8BWER.v" Line 1574: Element index 3 into memp is out of bounds
WARNING:HDLCompiler:1007 - "N:/P.20131013/rtf/verilog/src/unisims/RAMB8BWER.v" Line 1657: Element index 2 into memp is out of bounds
WARNING:HDLCompiler:1007 - "N:/P.20131013/rtf/verilog/src/unisims/RAMB8BWER.v" Line 1661: Element index 3 into memp is out of bounds
WARNING:HDLCompiler:1007 - "N:/P.20131013/rtf/verilog/src/unisims/RAMB8BWER.v" Line 1718: Element index 2 into memp is out of bounds
WARNING:HDLCompiler:1007 - "N:/P.20131013/rtf/verilog/src/unisims/RAMB8BWER.v" Line 1719: Element index 3 into memp is out of bounds
WARNING:HDLCompiler:1007 - "N:/P.20131013/rtf/verilog/src/unisims/RAMB8BWER.v" Line 1770: Element index 2 into memp is out of bounds
WARNING:HDLCompiler:1007 - "N:/P.20131013/rtf/verilog/src/unisims/RAMB8BWER.v" Line 1771: Element index 3 into memp is out of bounds
WARNING:HDLCompiler:1007 - "N:/P.20131013/rtf/verilog/src/unisims/RAMB8BWER.v" Line 1866: Element index 23 into mem is out of bounds
WARNING:HDLCompiler:1007 - "N:/P.20131013/rtf/verilog/src/unisims/RAMB8BWER.v" Line 1867: Element index 2 into memp is out of bounds
WARNING:HDLCompiler:1007 - "N:/P.20131013/rtf/verilog/src/unisims/RAMB8BWER.v" Line 1872: Element index 31 into mem is out of bounds
WARNING:HDLCompiler:1007 - "N:/P.20131013/rtf/verilog/src/unisims/RAMB8BWER.v" Line 1873: Element index 3 into memp is out of bounds
WARNING:HDLCompiler:1007 - "N:/P.20131013/rtf/verilog/src/unisims/RAMB8BWER.v" Line 1976: Element index 23 into mem is out of bounds
WARNING:HDLCompiler:1007 - "N:/P.20131013/rtf/verilog/src/unisims/RAMB8BWER.v" Line 1977: Element index 2 into memp is out of bounds
WARNING:HDLCompiler:1007 - "N:/P.20131013/rtf/verilog/src/unisims/RAMB8BWER.v" Line 1982: Element index 31 into mem is out of bounds
WARNING:HDLCompiler:1007 - "N:/P.20131013/rtf/verilog/src/unisims/RAMB8BWER.v" Line 1983: Element index 3 into memp is out of bounds
Completed static elaboration
Compiling module glbl
Compiling module IBUFG
Compiling module PLL_ADV(BANDWIDTH="OPTIMIZED",CL...
Compiling module PLL_BASE(CLKFBOUT_MULT=10,CLKIN_...
Compiling module BUFG
Compiling module ClockManager
Compiling module ADC_PCM1808_controller
Compiling module fifo_generator_v9_3_sync_stage(C...
Compiling module fifo_generator_v9_3_bhv_ver_as(C...
Compiling module FIFO_GENERATOR_V9_3_CONV_VER(C_C...
Compiling module FIFO_GENERATOR_V9_3(C_DATA_COUNT...
Compiling module fifo_play
Compiling module DAC_PCM5102A_controller
Compiling module LUT6(INIT=64'b010101000000010001...
Compiling module MUXF7
Compiling module LUT5(INIT=32'b100010001000100010...
Compiling module LUT4(INIT=16'b011101110000)
Compiling module LUT3(INIT=8'b11110111)
Compiling module LUT2(INIT=4'b01)
Compiling module MUXCY
Compiling module XORCY
Compiling module GND
Compiling module VCC
Compiling module floating_point_int24_to_float32
Compiling module INV
Compiling module FD(INIT=1'b1)
Compiling module LUT1(INIT=2'b10)
Compiling module FDE
Compiling module FDRE
Compiling module DSP48A1(A1REG=0,B1REG=0,CARRYINR...
Compiling module MULT_AND
Compiling module floating_point_mult
Compiling module MUXF8
Compiling module floating_point_add
Compiling module Pre_emphasis(PRE_EMPHASIS_COEF=3...
Compiling module windowing
Compiling module FDR
Compiling module FDS
Compiling module SRLC16E
Compiling module SRL16E
Compiling module RAMB16BWER(DATA_WIDTH_A=36,DATA_...
Compiling module RAMB16BWER(DATA_WIDTH_A=36,DATA_...
Compiling module DSP48A1(A0REG=1,B0REG=1,CARRYINR...
Compiling module DSP48A1(A0REG=1,B0REG=1,CARRYINR...
Compiling module DSP48A1(A0REG=1,CARRYINREG=0,CAR...
Compiling module DSP48A1(A0REG=1,B0REG=1,CARRYINR...
Compiling module FDSE
Compiling module RAMB8BWER(DATA_WIDTH_A=36,DATA_W...
Compiling module SRLC32E
WARNING:HDLCompiler:1007 - "N:/P.20131013/rtf/verilog/src/unisims/RAMB8BWER.v" Line 1397: Element index 2 into memp is out of bounds
WARNING:HDLCompiler:1007 - "N:/P.20131013/rtf/verilog/src/unisims/RAMB8BWER.v" Line 1401: Element index 3 into memp is out of bounds
WARNING:HDLCompiler:1007 - "N:/P.20131013/rtf/verilog/src/unisims/RAMB8BWER.v" Line 1483: Element index 2 into memp is out of bounds
WARNING:HDLCompiler:1007 - "N:/P.20131013/rtf/verilog/src/unisims/RAMB8BWER.v" Line 1487: Element index 3 into memp is out of bounds
Compiling module RAMB8BWER(DATA_WIDTH_A=18,DATA_W...
Compiling module RAM64X1D
Compiling module fft_block
Compiling module floating_point_square_root
Compiling module floating_point_div
Compiling module power_spectrum
Compiling module get_features
Compiling module VegaVAD_main
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package vl_types
Compiling package numeric_std
Compiling architecture behavioral of entity get_frames [get_frames_default]
Compiling architecture behavior of entity vegavad_main_tb
Time Resolution for simulation is 1ps.
Waiting for 7 sub-compilation(s) to finish...
Compiled 9 VHDL Units
Compiled 370 Verilog Units
Built simulation executable D:/Library_Projects_FPGA/VegaVAD/VegaVAD_main_tb_isim_beh.exe
Fuse Memory Usage: 172612 KB
Fuse CPU Usage: 5593 ms
