<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="1">
  <probeset name="xc7a100t_0" active="false">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="10"/>
      </probeOptions>
      <nets>
        <net name="rd_ddr3_ctrl_inst/ram_wr_addr_w[9]"/>
        <net name="rd_ddr3_ctrl_inst/ram_wr_addr_w[8]"/>
        <net name="rd_ddr3_ctrl_inst/ram_wr_addr_w[7]"/>
        <net name="rd_ddr3_ctrl_inst/ram_wr_addr_w[6]"/>
        <net name="rd_ddr3_ctrl_inst/ram_wr_addr_w[5]"/>
        <net name="rd_ddr3_ctrl_inst/ram_wr_addr_w[4]"/>
        <net name="rd_ddr3_ctrl_inst/ram_wr_addr_w[3]"/>
        <net name="rd_ddr3_ctrl_inst/ram_wr_addr_w[2]"/>
        <net name="rd_ddr3_ctrl_inst/ram_wr_addr_w[1]"/>
        <net name="rd_ddr3_ctrl_inst/ram_wr_addr_w[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="rd_ddr3_ctrl_inst/ram_wr_data_w[31]"/>
        <net name="rd_ddr3_ctrl_inst/ram_wr_data_w[30]"/>
        <net name="rd_ddr3_ctrl_inst/ram_wr_data_w[29]"/>
        <net name="rd_ddr3_ctrl_inst/ram_wr_data_w[28]"/>
        <net name="rd_ddr3_ctrl_inst/ram_wr_data_w[27]"/>
        <net name="rd_ddr3_ctrl_inst/ram_wr_data_w[26]"/>
        <net name="rd_ddr3_ctrl_inst/ram_wr_data_w[25]"/>
        <net name="rd_ddr3_ctrl_inst/ram_wr_data_w[24]"/>
        <net name="rd_ddr3_ctrl_inst/ram_wr_data_w[23]"/>
        <net name="rd_ddr3_ctrl_inst/ram_wr_data_w[22]"/>
        <net name="rd_ddr3_ctrl_inst/ram_wr_data_w[21]"/>
        <net name="rd_ddr3_ctrl_inst/ram_wr_data_w[20]"/>
        <net name="rd_ddr3_ctrl_inst/ram_wr_data_w[19]"/>
        <net name="rd_ddr3_ctrl_inst/ram_wr_data_w[18]"/>
        <net name="rd_ddr3_ctrl_inst/ram_wr_data_w[17]"/>
        <net name="rd_ddr3_ctrl_inst/ram_wr_data_w[16]"/>
        <net name="rd_ddr3_ctrl_inst/ram_wr_data_w[15]"/>
        <net name="rd_ddr3_ctrl_inst/ram_wr_data_w[14]"/>
        <net name="rd_ddr3_ctrl_inst/ram_wr_data_w[13]"/>
        <net name="rd_ddr3_ctrl_inst/ram_wr_data_w[12]"/>
        <net name="rd_ddr3_ctrl_inst/ram_wr_data_w[11]"/>
        <net name="rd_ddr3_ctrl_inst/ram_wr_data_w[10]"/>
        <net name="rd_ddr3_ctrl_inst/ram_wr_data_w[9]"/>
        <net name="rd_ddr3_ctrl_inst/ram_wr_data_w[8]"/>
        <net name="rd_ddr3_ctrl_inst/ram_wr_data_w[7]"/>
        <net name="rd_ddr3_ctrl_inst/ram_wr_data_w[6]"/>
        <net name="rd_ddr3_ctrl_inst/ram_wr_data_w[5]"/>
        <net name="rd_ddr3_ctrl_inst/ram_wr_data_w[4]"/>
        <net name="rd_ddr3_ctrl_inst/ram_wr_data_w[3]"/>
        <net name="rd_ddr3_ctrl_inst/ram_wr_data_w[2]"/>
        <net name="rd_ddr3_ctrl_inst/ram_wr_data_w[1]"/>
        <net name="rd_ddr3_ctrl_inst/ram_wr_data_w[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="6"/>
      </probeOptions>
      <nets>
        <net name="rd_ddr3_ctrl_inst/state_a_w[5]"/>
        <net name="rd_ddr3_ctrl_inst/state_a_w[4]"/>
        <net name="rd_ddr3_ctrl_inst/state_a_w[3]"/>
        <net name="rd_ddr3_ctrl_inst/state_a_w[2]"/>
        <net name="rd_ddr3_ctrl_inst/state_a_w[1]"/>
        <net name="rd_ddr3_ctrl_inst/state_a_w[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="9"/>
      </probeOptions>
      <nets>
        <net name="rd_ddr3_ctrl_inst/user_rd_len_w_1[8]"/>
        <net name="rd_ddr3_ctrl_inst/user_rd_len_w_1[7]"/>
        <net name="rd_ddr3_ctrl_inst/user_rd_len_w_1[6]"/>
        <net name="rd_ddr3_ctrl_inst/user_rd_len_w_1[5]"/>
        <net name="rd_ddr3_ctrl_inst/user_rd_len_w_1[4]"/>
        <net name="rd_ddr3_ctrl_inst/user_rd_len_w_1[3]"/>
        <net name="rd_ddr3_ctrl_inst/user_rd_len_w_1[2]"/>
        <net name="rd_ddr3_ctrl_inst/user_rd_len_w_1[1]"/>
        <net name="rd_ddr3_ctrl_inst/user_rd_len_w_1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="9"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="user_rd_len[10]"/>
        <net name="user_rd_len[9]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="11"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="5"/>
      </probeOptions>
      <nets>
        <net name="rd_ddr3_ctrl_inst/user_rd_len_w[15]"/>
        <net name="rd_ddr3_ctrl_inst/user_rd_len_w[14]"/>
        <net name="rd_ddr3_ctrl_inst/user_rd_len_w[13]"/>
        <net name="rd_ddr3_ctrl_inst/user_rd_len_w[12]"/>
        <net name="rd_ddr3_ctrl_inst/user_rd_len_w[11]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="rd_ddr3_ctrl_inst/user_read_data[31]"/>
        <net name="rd_ddr3_ctrl_inst/user_read_data[30]"/>
        <net name="rd_ddr3_ctrl_inst/user_read_data[29]"/>
        <net name="rd_ddr3_ctrl_inst/user_read_data[28]"/>
        <net name="rd_ddr3_ctrl_inst/user_read_data[27]"/>
        <net name="rd_ddr3_ctrl_inst/user_read_data[26]"/>
        <net name="rd_ddr3_ctrl_inst/user_read_data[25]"/>
        <net name="rd_ddr3_ctrl_inst/user_read_data[24]"/>
        <net name="rd_ddr3_ctrl_inst/user_read_data[23]"/>
        <net name="rd_ddr3_ctrl_inst/user_read_data[22]"/>
        <net name="rd_ddr3_ctrl_inst/user_read_data[21]"/>
        <net name="rd_ddr3_ctrl_inst/user_read_data[20]"/>
        <net name="rd_ddr3_ctrl_inst/user_read_data[19]"/>
        <net name="rd_ddr3_ctrl_inst/user_read_data[18]"/>
        <net name="rd_ddr3_ctrl_inst/user_read_data[17]"/>
        <net name="rd_ddr3_ctrl_inst/user_read_data[16]"/>
        <net name="rd_ddr3_ctrl_inst/user_read_data[15]"/>
        <net name="rd_ddr3_ctrl_inst/user_read_data[14]"/>
        <net name="rd_ddr3_ctrl_inst/user_read_data[13]"/>
        <net name="rd_ddr3_ctrl_inst/user_read_data[12]"/>
        <net name="rd_ddr3_ctrl_inst/user_read_data[11]"/>
        <net name="rd_ddr3_ctrl_inst/user_read_data[10]"/>
        <net name="rd_ddr3_ctrl_inst/user_read_data[9]"/>
        <net name="rd_ddr3_ctrl_inst/user_read_data[8]"/>
        <net name="rd_ddr3_ctrl_inst/user_read_data[7]"/>
        <net name="rd_ddr3_ctrl_inst/user_read_data[6]"/>
        <net name="rd_ddr3_ctrl_inst/user_read_data[5]"/>
        <net name="rd_ddr3_ctrl_inst/user_read_data[4]"/>
        <net name="rd_ddr3_ctrl_inst/user_read_data[3]"/>
        <net name="rd_ddr3_ctrl_inst/user_read_data[2]"/>
        <net name="rd_ddr3_ctrl_inst/user_read_data[1]"/>
        <net name="rd_ddr3_ctrl_inst/user_read_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="10"/>
      </probeOptions>
      <nets>
        <net name="rd_ddr3_ctrl_inst/wr_ram_cnt_w[9]"/>
        <net name="rd_ddr3_ctrl_inst/wr_ram_cnt_w[8]"/>
        <net name="rd_ddr3_ctrl_inst/wr_ram_cnt_w[7]"/>
        <net name="rd_ddr3_ctrl_inst/wr_ram_cnt_w[6]"/>
        <net name="rd_ddr3_ctrl_inst/wr_ram_cnt_w[5]"/>
        <net name="rd_ddr3_ctrl_inst/wr_ram_cnt_w[4]"/>
        <net name="rd_ddr3_ctrl_inst/wr_ram_cnt_w[3]"/>
        <net name="rd_ddr3_ctrl_inst/wr_ram_cnt_w[2]"/>
        <net name="rd_ddr3_ctrl_inst/wr_ram_cnt_w[1]"/>
        <net name="rd_ddr3_ctrl_inst/wr_ram_cnt_w[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="rd_ddr3_ctrl_inst/ram_we_en_w"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="rd_ddr3_ctrl_inst/txd_done_w"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="rd_ddr3_ctrl_inst/user_rd_en_w"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="rd_ddr3_ctrl_inst/user_read_data_val"/>
      </nets>
    </probe>
  </probeset>
</probeData>
