<profile>

<section name = "Vitis HLS Report for 'Self_attention_Pipeline_l_mh_merge_i_m_l_j_m'" level="0">
<item name = "Date">Tue Sep  5 02:11:11 2023
</item>
<item name = "Version">2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)</item>
<item name = "Project">out.prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.907 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">771, 771, 7.710 us, 7.710 us, 771, 771, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- l_mh_merge_i_m_l_j_m">769, 769, 3, 1, 1, 768, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 88, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 100, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 72, -</column>
<column name="Register">-, -, 76, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mux_42_24_1_1_U1463">mux_42_24_1_1, 0, 0, 0, 20, 0</column>
<column name="mux_42_24_1_1_U1464">mux_42_24_1_1, 0, 0, 0, 20, 0</column>
<column name="mux_42_24_1_1_U1465">mux_42_24_1_1, 0, 0, 0, 20, 0</column>
<column name="mux_42_24_1_1_U1466">mux_42_24_1_1, 0, 0, 0, 20, 0</column>
<column name="mux_42_24_1_1_U1467">mux_42_24_1_1, 0, 0, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln207_1_fu_534_p2">+, 0, 0, 13, 10, 1</column>
<column name="add_ln207_fu_546_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln208_fu_630_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln211_fu_719_p2">+, 0, 0, 13, 10, 10</column>
<column name="icmp_ln207_fu_528_p2">icmp, 0, 0, 11, 10, 10</column>
<column name="icmp_ln208_fu_552_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="select_ln207_1_fu_566_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln207_fu_558_p3">select, 0, 0, 7, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_m_load">9, 2, 4, 8</column>
<column name="ap_sig_allocacmp_indvar_flatten14_load">9, 2, 10, 20</column>
<column name="ap_sig_allocacmp_j_m_load">9, 2, 7, 14</column>
<column name="i_m_fu_132">9, 2, 4, 8</column>
<column name="indvar_flatten14_fu_136">9, 2, 10, 20</column>
<column name="j_m_fu_128">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="i_m_fu_132">4, 0, 4, 0</column>
<column name="indvar_flatten14_fu_136">10, 0, 10, 0</column>
<column name="j_m_fu_128">7, 0, 7, 0</column>
<column name="select_ln207_1_reg_775">4, 0, 4, 0</column>
<column name="select_ln207_1_reg_775_pp0_iter1_reg">4, 0, 4, 0</column>
<column name="select_ln207_reg_770">7, 0, 7, 0</column>
<column name="select_ln207_reg_770_pp0_iter1_reg">7, 0, 7, 0</column>
<column name="tmp_43_reg_872">24, 0, 24, 0</column>
<column name="trunc_ln207_reg_779">2, 0, 2, 0</column>
<column name="trunc_ln208_reg_784">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Self_attention_Pipeline_l_mh_merge_i_m_l_j_m, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Self_attention_Pipeline_l_mh_merge_i_m_l_j_m, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Self_attention_Pipeline_l_mh_merge_i_m_l_j_m, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Self_attention_Pipeline_l_mh_merge_i_m_l_j_m, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Self_attention_Pipeline_l_mh_merge_i_m_l_j_m, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Self_attention_Pipeline_l_mh_merge_i_m_l_j_m, return value</column>
<column name="v102_0_0_address0">out, 6, ap_memory, v102_0_0, array</column>
<column name="v102_0_0_ce0">out, 1, ap_memory, v102_0_0, array</column>
<column name="v102_0_0_q0">in, 24, ap_memory, v102_0_0, array</column>
<column name="v102_0_1_address0">out, 6, ap_memory, v102_0_1, array</column>
<column name="v102_0_1_ce0">out, 1, ap_memory, v102_0_1, array</column>
<column name="v102_0_1_q0">in, 24, ap_memory, v102_0_1, array</column>
<column name="v102_0_2_address0">out, 6, ap_memory, v102_0_2, array</column>
<column name="v102_0_2_ce0">out, 1, ap_memory, v102_0_2, array</column>
<column name="v102_0_2_q0">in, 24, ap_memory, v102_0_2, array</column>
<column name="v102_0_3_address0">out, 6, ap_memory, v102_0_3, array</column>
<column name="v102_0_3_ce0">out, 1, ap_memory, v102_0_3, array</column>
<column name="v102_0_3_q0">in, 24, ap_memory, v102_0_3, array</column>
<column name="v102_1_0_address0">out, 6, ap_memory, v102_1_0, array</column>
<column name="v102_1_0_ce0">out, 1, ap_memory, v102_1_0, array</column>
<column name="v102_1_0_q0">in, 24, ap_memory, v102_1_0, array</column>
<column name="v102_1_1_address0">out, 6, ap_memory, v102_1_1, array</column>
<column name="v102_1_1_ce0">out, 1, ap_memory, v102_1_1, array</column>
<column name="v102_1_1_q0">in, 24, ap_memory, v102_1_1, array</column>
<column name="v102_1_2_address0">out, 6, ap_memory, v102_1_2, array</column>
<column name="v102_1_2_ce0">out, 1, ap_memory, v102_1_2, array</column>
<column name="v102_1_2_q0">in, 24, ap_memory, v102_1_2, array</column>
<column name="v102_1_3_address0">out, 6, ap_memory, v102_1_3, array</column>
<column name="v102_1_3_ce0">out, 1, ap_memory, v102_1_3, array</column>
<column name="v102_1_3_q0">in, 24, ap_memory, v102_1_3, array</column>
<column name="v102_2_0_address0">out, 6, ap_memory, v102_2_0, array</column>
<column name="v102_2_0_ce0">out, 1, ap_memory, v102_2_0, array</column>
<column name="v102_2_0_q0">in, 24, ap_memory, v102_2_0, array</column>
<column name="v102_2_1_address0">out, 6, ap_memory, v102_2_1, array</column>
<column name="v102_2_1_ce0">out, 1, ap_memory, v102_2_1, array</column>
<column name="v102_2_1_q0">in, 24, ap_memory, v102_2_1, array</column>
<column name="v102_2_2_address0">out, 6, ap_memory, v102_2_2, array</column>
<column name="v102_2_2_ce0">out, 1, ap_memory, v102_2_2, array</column>
<column name="v102_2_2_q0">in, 24, ap_memory, v102_2_2, array</column>
<column name="v102_2_3_address0">out, 6, ap_memory, v102_2_3, array</column>
<column name="v102_2_3_ce0">out, 1, ap_memory, v102_2_3, array</column>
<column name="v102_2_3_q0">in, 24, ap_memory, v102_2_3, array</column>
<column name="v102_3_0_address0">out, 6, ap_memory, v102_3_0, array</column>
<column name="v102_3_0_ce0">out, 1, ap_memory, v102_3_0, array</column>
<column name="v102_3_0_q0">in, 24, ap_memory, v102_3_0, array</column>
<column name="v102_3_1_address0">out, 6, ap_memory, v102_3_1, array</column>
<column name="v102_3_1_ce0">out, 1, ap_memory, v102_3_1, array</column>
<column name="v102_3_1_q0">in, 24, ap_memory, v102_3_1, array</column>
<column name="v102_3_2_address0">out, 6, ap_memory, v102_3_2, array</column>
<column name="v102_3_2_ce0">out, 1, ap_memory, v102_3_2, array</column>
<column name="v102_3_2_q0">in, 24, ap_memory, v102_3_2, array</column>
<column name="v102_3_3_address0">out, 6, ap_memory, v102_3_3, array</column>
<column name="v102_3_3_ce0">out, 1, ap_memory, v102_3_3, array</column>
<column name="v102_3_3_q0">in, 24, ap_memory, v102_3_3, array</column>
<column name="tmp_44">in, 10, ap_none, tmp_44, scalar</column>
<column name="v90_0_address0">out, 10, ap_memory, v90_0, array</column>
<column name="v90_0_ce0">out, 1, ap_memory, v90_0, array</column>
<column name="v90_0_we0">out, 1, ap_memory, v90_0, array</column>
<column name="v90_0_d0">out, 24, ap_memory, v90_0, array</column>
<column name="v90_1_address0">out, 10, ap_memory, v90_1, array</column>
<column name="v90_1_ce0">out, 1, ap_memory, v90_1, array</column>
<column name="v90_1_we0">out, 1, ap_memory, v90_1, array</column>
<column name="v90_1_d0">out, 24, ap_memory, v90_1, array</column>
<column name="v90_2_address0">out, 10, ap_memory, v90_2, array</column>
<column name="v90_2_ce0">out, 1, ap_memory, v90_2, array</column>
<column name="v90_2_we0">out, 1, ap_memory, v90_2, array</column>
<column name="v90_2_d0">out, 24, ap_memory, v90_2, array</column>
<column name="v90_3_address0">out, 10, ap_memory, v90_3, array</column>
<column name="v90_3_ce0">out, 1, ap_memory, v90_3, array</column>
<column name="v90_3_we0">out, 1, ap_memory, v90_3, array</column>
<column name="v90_3_d0">out, 24, ap_memory, v90_3, array</column>
<column name="v90_4_address0">out, 10, ap_memory, v90_4, array</column>
<column name="v90_4_ce0">out, 1, ap_memory, v90_4, array</column>
<column name="v90_4_we0">out, 1, ap_memory, v90_4, array</column>
<column name="v90_4_d0">out, 24, ap_memory, v90_4, array</column>
<column name="v90_5_address0">out, 10, ap_memory, v90_5, array</column>
<column name="v90_5_ce0">out, 1, ap_memory, v90_5, array</column>
<column name="v90_5_we0">out, 1, ap_memory, v90_5, array</column>
<column name="v90_5_d0">out, 24, ap_memory, v90_5, array</column>
<column name="v90_6_address0">out, 10, ap_memory, v90_6, array</column>
<column name="v90_6_ce0">out, 1, ap_memory, v90_6, array</column>
<column name="v90_6_we0">out, 1, ap_memory, v90_6, array</column>
<column name="v90_6_d0">out, 24, ap_memory, v90_6, array</column>
<column name="v90_7_address0">out, 10, ap_memory, v90_7, array</column>
<column name="v90_7_ce0">out, 1, ap_memory, v90_7, array</column>
<column name="v90_7_we0">out, 1, ap_memory, v90_7, array</column>
<column name="v90_7_d0">out, 24, ap_memory, v90_7, array</column>
<column name="v90_8_address0">out, 10, ap_memory, v90_8, array</column>
<column name="v90_8_ce0">out, 1, ap_memory, v90_8, array</column>
<column name="v90_8_we0">out, 1, ap_memory, v90_8, array</column>
<column name="v90_8_d0">out, 24, ap_memory, v90_8, array</column>
<column name="v90_9_address0">out, 10, ap_memory, v90_9, array</column>
<column name="v90_9_ce0">out, 1, ap_memory, v90_9, array</column>
<column name="v90_9_we0">out, 1, ap_memory, v90_9, array</column>
<column name="v90_9_d0">out, 24, ap_memory, v90_9, array</column>
<column name="v90_10_address0">out, 10, ap_memory, v90_10, array</column>
<column name="v90_10_ce0">out, 1, ap_memory, v90_10, array</column>
<column name="v90_10_we0">out, 1, ap_memory, v90_10, array</column>
<column name="v90_10_d0">out, 24, ap_memory, v90_10, array</column>
<column name="v90_11_address0">out, 10, ap_memory, v90_11, array</column>
<column name="v90_11_ce0">out, 1, ap_memory, v90_11, array</column>
<column name="v90_11_we0">out, 1, ap_memory, v90_11, array</column>
<column name="v90_11_d0">out, 24, ap_memory, v90_11, array</column>
</table>
</item>
</section>
</profile>
