<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="rw_ram.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="rw_ram.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="rw_ram.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="rw_ram.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="rw_ram.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="rw_ram.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="rw_ram.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="rw_ram.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="rw_ram.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="rw_ram.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="rw_ram.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="rw_ram.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="rw_ram.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="rw_ram.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rw_ram.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="rw_ram.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="rw_ram.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="rw_ram.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="rw_ram.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="rw_ram.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="rw_ram.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="rw_ram.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="rw_ram.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="rw_ram.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="rw_ram_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="rw_ram_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="rw_ram_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="rw_ram_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="rw_ram_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="rw_ram_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="rw_ram_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="rw_ram_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="rw_ram_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="rw_ram_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="rw_ram_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="rw_ram_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="rw_ram_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="rw_ram_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="rw_ram_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1452758618" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1452758618">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1452758618" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-4911217118623014691" xil_pn:start_ts="1452758618">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1452758618" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="3772492419273212473" xil_pn:start_ts="1452758618">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1452758618" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1452758618">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1452758618" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5295240158202616415" xil_pn:start_ts="1452758618">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1452758618" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-2098939838453108159" xil_pn:start_ts="1452758618">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1452758618" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5671490342483925501" xil_pn:start_ts="1452758618">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1452765717" xil_pn:in_ck="5016043851244" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="1545749018477377960" xil_pn:start_ts="1452765691">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="rw_ram.lso"/>
      <outfile xil_pn:name="rw_ram.ngc"/>
      <outfile xil_pn:name="rw_ram.ngr"/>
      <outfile xil_pn:name="rw_ram.prj"/>
      <outfile xil_pn:name="rw_ram.stx"/>
      <outfile xil_pn:name="rw_ram.syr"/>
      <outfile xil_pn:name="rw_ram.xst"/>
      <outfile xil_pn:name="rw_ram_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1452762252" xil_pn:in_ck="5462471754006996" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="5069202361979770506" xil_pn:start_ts="1452762252">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1452765736" xil_pn:in_ck="4618632809553457122" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-1845995617491362534" xil_pn:start_ts="1452765720">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="rw_ram.bld"/>
      <outfile xil_pn:name="rw_ram.ngd"/>
      <outfile xil_pn:name="rw_ram_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1452765776" xil_pn:in_ck="4620164388538721571" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-1012449745606653236" xil_pn:start_ts="1452765736">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="rw_ram.pcf"/>
      <outfile xil_pn:name="rw_ram_map.map"/>
      <outfile xil_pn:name="rw_ram_map.mrp"/>
      <outfile xil_pn:name="rw_ram_map.ncd"/>
      <outfile xil_pn:name="rw_ram_map.ngm"/>
      <outfile xil_pn:name="rw_ram_map.xrpt"/>
      <outfile xil_pn:name="rw_ram_summary.xml"/>
      <outfile xil_pn:name="rw_ram_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1452765864" xil_pn:in_ck="-7311719277040269316" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-2362651792651823936" xil_pn:start_ts="1452765776">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="rw_ram.ncd"/>
      <outfile xil_pn:name="rw_ram.pad"/>
      <outfile xil_pn:name="rw_ram.par"/>
      <outfile xil_pn:name="rw_ram.ptwx"/>
      <outfile xil_pn:name="rw_ram.unroutes"/>
      <outfile xil_pn:name="rw_ram.xpi"/>
      <outfile xil_pn:name="rw_ram_pad.csv"/>
      <outfile xil_pn:name="rw_ram_pad.txt"/>
      <outfile xil_pn:name="rw_ram_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1452766062" xil_pn:in_ck="5462471753999371" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="8144905581504103502" xil_pn:start_ts="1452765997">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="rw_ram.bgn"/>
      <outfile xil_pn:name="rw_ram.bit"/>
      <outfile xil_pn:name="rw_ram.drc"/>
      <outfile xil_pn:name="rw_ram.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1452758936" xil_pn:in_ck="5462471753986517" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1452758934">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1452766069" xil_pn:in_ck="5462471753986517" xil_pn:name="TRAN_analyzeDesignUsingChipscope" xil_pn:prop_ck="-1845995617491362534" xil_pn:start_ts="1452766068">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1452765864" xil_pn:in_ck="4417995962483814303" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1452765842">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="rw_ram.twr"/>
      <outfile xil_pn:name="rw_ram.twx"/>
    </transform>
  </transforms>

</generated_project>
