Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "secureip" -o "D:/LPRS1_git/LPRS1/LPRS1_Lab08/procesor/procRamRom/top_m_tb_isim_beh.exe" -prj "D:/LPRS1_git/LPRS1/LPRS1_Lab08/procesor/procRamRom/top_m_tb_beh.prj" "work.top_m_tb" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/LPRS1_git/LPRS1/LPRS1_Lab08/procesor/procRamRom/../procesor/mux_generics.vhd" into library work
Parsing VHDL file "D:/LPRS1_git/LPRS1/LPRS1_Lab08/procesor/procRamRom/../procesor/register.vhd" into library work
Parsing VHDL file "D:/LPRS1_git/LPRS1/LPRS1_Lab08/procesor/procRamRom/../procesor/multiplekser.vhd" into library work
Parsing VHDL file "D:/LPRS1_git/LPRS1/LPRS1_Lab08/procesor/procRamRom/../procesor/DEC.vhd" into library work
Parsing VHDL file "D:/LPRS1_git/LPRS1/LPRS1_Lab08/procesor/procRamRom/../procesor/CU.vhd" into library work
Parsing VHDL file "D:/LPRS1_git/LPRS1/LPRS1_Lab08/procesor/procRamRom/../procesor/cnt.vhd" into library work
Parsing VHDL file "D:/LPRS1_git/LPRS1/LPRS1_Lab08/procesor/procRamRom/../procesor/ALU.vhd" into library work
Parsing VHDL file "D:/LPRS1_git/LPRS1/LPRS1_Lab08/procesor/procRamRom/ROM_mem.vhd" into library work
Parsing VHDL file "D:/LPRS1_git/LPRS1/LPRS1_Lab08/procesor/procRamRom/RAM_mem.vhd" into library work
Parsing VHDL file "D:/LPRS1_git/LPRS1/LPRS1_Lab08/procesor/procRamRom/../procesor/procesor.vhd" into library work
Parsing VHDL file "D:/LPRS1_git/LPRS1/LPRS1_Lab08/procesor/procRamRom/top_module.vhd" into library work
Parsing VHDL file "D:/LPRS1_git/LPRS1/LPRS1_Lab08/procesor/procRamRom/top_m_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package mux_generics
Compiling architecture behavioral of entity RAM_mem [ram_mem_default]
Compiling architecture behavioral of entity ROM_mem [rom_mem_default]
Compiling architecture behavioral of entity ALU [\ALU(16,1)\]
Compiling architecture behavioral of entity reg [\reg(16,1)\]
Compiling architecture behavioral of entity reg [\reg(10,1)\]
Compiling architecture behavioral of entity DEC [dec_default]
Compiling architecture behavioral of entity cnt [\cnt(16)\]
Compiling architecture behavioral of entity multiplekser [\multiplekser(16,10)\]
Compiling architecture behavioral of entity CU [cu_default]
Compiling architecture proc_arch of entity procesor [\procesor(16)\]
Compiling architecture behavioral of entity top_module [top_module_default]
Compiling architecture behavior of entity top_m_tb
Time Resolution for simulation is 1ps.
Waiting for 6 sub-compilation(s) to finish...
Compiled 27 VHDL Units
Built simulation executable D:/LPRS1_git/LPRS1/LPRS1_Lab08/procesor/procRamRom/top_m_tb_isim_beh.exe
Fuse Memory Usage: 35760 KB
Fuse CPU Usage: 638 ms
