
main.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009434  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000504  080095c8  080095c8  0000a5c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009acc  08009acc  0000b1dc  2**0
                  CONTENTS
  4 .ARM          00000008  08009acc  08009acc  0000aacc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009ad4  08009ad4  0000b1dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009ad4  08009ad4  0000aad4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009ad8  08009ad8  0000aad8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  08009adc  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b1dc  2**0
                  CONTENTS
 10 .bss          0000052c  200001dc  200001dc  0000b1dc  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000708  20000708  0000b1dc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b1dc  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000db3c  00000000  00000000  0000b20c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000020d5  00000000  00000000  00018d48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000db8  00000000  00000000  0001ae20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000ab6  00000000  00000000  0001bbd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00002c17  00000000  00000000  0001c68e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000f8c6  00000000  00000000  0001f2a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cd077  00000000  00000000  0002eb6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000fbbe2  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004f5c  00000000  00000000  000fbc28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000065  00000000  00000000  00100b84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080095ac 	.word	0x080095ac

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	080095ac 	.word	0x080095ac

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a0 	b.w	8000fe0 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	460c      	mov	r4, r1
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d14e      	bne.n	8000dce <__udivmoddi4+0xaa>
 8000d30:	4694      	mov	ip, r2
 8000d32:	458c      	cmp	ip, r1
 8000d34:	4686      	mov	lr, r0
 8000d36:	fab2 f282 	clz	r2, r2
 8000d3a:	d962      	bls.n	8000e02 <__udivmoddi4+0xde>
 8000d3c:	b14a      	cbz	r2, 8000d52 <__udivmoddi4+0x2e>
 8000d3e:	f1c2 0320 	rsb	r3, r2, #32
 8000d42:	4091      	lsls	r1, r2
 8000d44:	fa20 f303 	lsr.w	r3, r0, r3
 8000d48:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d4c:	4319      	orrs	r1, r3
 8000d4e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d52:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d56:	fa1f f68c 	uxth.w	r6, ip
 8000d5a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d5e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d62:	fb07 1114 	mls	r1, r7, r4, r1
 8000d66:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d6a:	fb04 f106 	mul.w	r1, r4, r6
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x64>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d7a:	f080 8112 	bcs.w	8000fa2 <__udivmoddi4+0x27e>
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	f240 810f 	bls.w	8000fa2 <__udivmoddi4+0x27e>
 8000d84:	3c02      	subs	r4, #2
 8000d86:	4463      	add	r3, ip
 8000d88:	1a59      	subs	r1, r3, r1
 8000d8a:	fa1f f38e 	uxth.w	r3, lr
 8000d8e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d92:	fb07 1110 	mls	r1, r7, r0, r1
 8000d96:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d9a:	fb00 f606 	mul.w	r6, r0, r6
 8000d9e:	429e      	cmp	r6, r3
 8000da0:	d90a      	bls.n	8000db8 <__udivmoddi4+0x94>
 8000da2:	eb1c 0303 	adds.w	r3, ip, r3
 8000da6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000daa:	f080 80fc 	bcs.w	8000fa6 <__udivmoddi4+0x282>
 8000dae:	429e      	cmp	r6, r3
 8000db0:	f240 80f9 	bls.w	8000fa6 <__udivmoddi4+0x282>
 8000db4:	4463      	add	r3, ip
 8000db6:	3802      	subs	r0, #2
 8000db8:	1b9b      	subs	r3, r3, r6
 8000dba:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dbe:	2100      	movs	r1, #0
 8000dc0:	b11d      	cbz	r5, 8000dca <__udivmoddi4+0xa6>
 8000dc2:	40d3      	lsrs	r3, r2
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d905      	bls.n	8000dde <__udivmoddi4+0xba>
 8000dd2:	b10d      	cbz	r5, 8000dd8 <__udivmoddi4+0xb4>
 8000dd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000dd8:	2100      	movs	r1, #0
 8000dda:	4608      	mov	r0, r1
 8000ddc:	e7f5      	b.n	8000dca <__udivmoddi4+0xa6>
 8000dde:	fab3 f183 	clz	r1, r3
 8000de2:	2900      	cmp	r1, #0
 8000de4:	d146      	bne.n	8000e74 <__udivmoddi4+0x150>
 8000de6:	42a3      	cmp	r3, r4
 8000de8:	d302      	bcc.n	8000df0 <__udivmoddi4+0xcc>
 8000dea:	4290      	cmp	r0, r2
 8000dec:	f0c0 80f0 	bcc.w	8000fd0 <__udivmoddi4+0x2ac>
 8000df0:	1a86      	subs	r6, r0, r2
 8000df2:	eb64 0303 	sbc.w	r3, r4, r3
 8000df6:	2001      	movs	r0, #1
 8000df8:	2d00      	cmp	r5, #0
 8000dfa:	d0e6      	beq.n	8000dca <__udivmoddi4+0xa6>
 8000dfc:	e9c5 6300 	strd	r6, r3, [r5]
 8000e00:	e7e3      	b.n	8000dca <__udivmoddi4+0xa6>
 8000e02:	2a00      	cmp	r2, #0
 8000e04:	f040 8090 	bne.w	8000f28 <__udivmoddi4+0x204>
 8000e08:	eba1 040c 	sub.w	r4, r1, ip
 8000e0c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e10:	fa1f f78c 	uxth.w	r7, ip
 8000e14:	2101      	movs	r1, #1
 8000e16:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e1a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e1e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e22:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e26:	fb07 f006 	mul.w	r0, r7, r6
 8000e2a:	4298      	cmp	r0, r3
 8000e2c:	d908      	bls.n	8000e40 <__udivmoddi4+0x11c>
 8000e2e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e32:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e36:	d202      	bcs.n	8000e3e <__udivmoddi4+0x11a>
 8000e38:	4298      	cmp	r0, r3
 8000e3a:	f200 80cd 	bhi.w	8000fd8 <__udivmoddi4+0x2b4>
 8000e3e:	4626      	mov	r6, r4
 8000e40:	1a1c      	subs	r4, r3, r0
 8000e42:	fa1f f38e 	uxth.w	r3, lr
 8000e46:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e4a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e4e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e52:	fb00 f707 	mul.w	r7, r0, r7
 8000e56:	429f      	cmp	r7, r3
 8000e58:	d908      	bls.n	8000e6c <__udivmoddi4+0x148>
 8000e5a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e5e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e62:	d202      	bcs.n	8000e6a <__udivmoddi4+0x146>
 8000e64:	429f      	cmp	r7, r3
 8000e66:	f200 80b0 	bhi.w	8000fca <__udivmoddi4+0x2a6>
 8000e6a:	4620      	mov	r0, r4
 8000e6c:	1bdb      	subs	r3, r3, r7
 8000e6e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e72:	e7a5      	b.n	8000dc0 <__udivmoddi4+0x9c>
 8000e74:	f1c1 0620 	rsb	r6, r1, #32
 8000e78:	408b      	lsls	r3, r1
 8000e7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e7e:	431f      	orrs	r7, r3
 8000e80:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e84:	fa04 f301 	lsl.w	r3, r4, r1
 8000e88:	ea43 030c 	orr.w	r3, r3, ip
 8000e8c:	40f4      	lsrs	r4, r6
 8000e8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e92:	0c38      	lsrs	r0, r7, #16
 8000e94:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e98:	fbb4 fef0 	udiv	lr, r4, r0
 8000e9c:	fa1f fc87 	uxth.w	ip, r7
 8000ea0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ea4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ea8:	fb0e f90c 	mul.w	r9, lr, ip
 8000eac:	45a1      	cmp	r9, r4
 8000eae:	fa02 f201 	lsl.w	r2, r2, r1
 8000eb2:	d90a      	bls.n	8000eca <__udivmoddi4+0x1a6>
 8000eb4:	193c      	adds	r4, r7, r4
 8000eb6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eba:	f080 8084 	bcs.w	8000fc6 <__udivmoddi4+0x2a2>
 8000ebe:	45a1      	cmp	r9, r4
 8000ec0:	f240 8081 	bls.w	8000fc6 <__udivmoddi4+0x2a2>
 8000ec4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ec8:	443c      	add	r4, r7
 8000eca:	eba4 0409 	sub.w	r4, r4, r9
 8000ece:	fa1f f983 	uxth.w	r9, r3
 8000ed2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000ed6:	fb00 4413 	mls	r4, r0, r3, r4
 8000eda:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ede:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ee2:	45a4      	cmp	ip, r4
 8000ee4:	d907      	bls.n	8000ef6 <__udivmoddi4+0x1d2>
 8000ee6:	193c      	adds	r4, r7, r4
 8000ee8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000eec:	d267      	bcs.n	8000fbe <__udivmoddi4+0x29a>
 8000eee:	45a4      	cmp	ip, r4
 8000ef0:	d965      	bls.n	8000fbe <__udivmoddi4+0x29a>
 8000ef2:	3b02      	subs	r3, #2
 8000ef4:	443c      	add	r4, r7
 8000ef6:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000efa:	fba0 9302 	umull	r9, r3, r0, r2
 8000efe:	eba4 040c 	sub.w	r4, r4, ip
 8000f02:	429c      	cmp	r4, r3
 8000f04:	46ce      	mov	lr, r9
 8000f06:	469c      	mov	ip, r3
 8000f08:	d351      	bcc.n	8000fae <__udivmoddi4+0x28a>
 8000f0a:	d04e      	beq.n	8000faa <__udivmoddi4+0x286>
 8000f0c:	b155      	cbz	r5, 8000f24 <__udivmoddi4+0x200>
 8000f0e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f12:	eb64 040c 	sbc.w	r4, r4, ip
 8000f16:	fa04 f606 	lsl.w	r6, r4, r6
 8000f1a:	40cb      	lsrs	r3, r1
 8000f1c:	431e      	orrs	r6, r3
 8000f1e:	40cc      	lsrs	r4, r1
 8000f20:	e9c5 6400 	strd	r6, r4, [r5]
 8000f24:	2100      	movs	r1, #0
 8000f26:	e750      	b.n	8000dca <__udivmoddi4+0xa6>
 8000f28:	f1c2 0320 	rsb	r3, r2, #32
 8000f2c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f30:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f34:	fa24 f303 	lsr.w	r3, r4, r3
 8000f38:	4094      	lsls	r4, r2
 8000f3a:	430c      	orrs	r4, r1
 8000f3c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f40:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f44:	fa1f f78c 	uxth.w	r7, ip
 8000f48:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f4c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f50:	0c23      	lsrs	r3, r4, #16
 8000f52:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f56:	fb00 f107 	mul.w	r1, r0, r7
 8000f5a:	4299      	cmp	r1, r3
 8000f5c:	d908      	bls.n	8000f70 <__udivmoddi4+0x24c>
 8000f5e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f62:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f66:	d22c      	bcs.n	8000fc2 <__udivmoddi4+0x29e>
 8000f68:	4299      	cmp	r1, r3
 8000f6a:	d92a      	bls.n	8000fc2 <__udivmoddi4+0x29e>
 8000f6c:	3802      	subs	r0, #2
 8000f6e:	4463      	add	r3, ip
 8000f70:	1a5b      	subs	r3, r3, r1
 8000f72:	b2a4      	uxth	r4, r4
 8000f74:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f78:	fb08 3311 	mls	r3, r8, r1, r3
 8000f7c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f80:	fb01 f307 	mul.w	r3, r1, r7
 8000f84:	42a3      	cmp	r3, r4
 8000f86:	d908      	bls.n	8000f9a <__udivmoddi4+0x276>
 8000f88:	eb1c 0404 	adds.w	r4, ip, r4
 8000f8c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f90:	d213      	bcs.n	8000fba <__udivmoddi4+0x296>
 8000f92:	42a3      	cmp	r3, r4
 8000f94:	d911      	bls.n	8000fba <__udivmoddi4+0x296>
 8000f96:	3902      	subs	r1, #2
 8000f98:	4464      	add	r4, ip
 8000f9a:	1ae4      	subs	r4, r4, r3
 8000f9c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fa0:	e739      	b.n	8000e16 <__udivmoddi4+0xf2>
 8000fa2:	4604      	mov	r4, r0
 8000fa4:	e6f0      	b.n	8000d88 <__udivmoddi4+0x64>
 8000fa6:	4608      	mov	r0, r1
 8000fa8:	e706      	b.n	8000db8 <__udivmoddi4+0x94>
 8000faa:	45c8      	cmp	r8, r9
 8000fac:	d2ae      	bcs.n	8000f0c <__udivmoddi4+0x1e8>
 8000fae:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fb2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fb6:	3801      	subs	r0, #1
 8000fb8:	e7a8      	b.n	8000f0c <__udivmoddi4+0x1e8>
 8000fba:	4631      	mov	r1, r6
 8000fbc:	e7ed      	b.n	8000f9a <__udivmoddi4+0x276>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	e799      	b.n	8000ef6 <__udivmoddi4+0x1d2>
 8000fc2:	4630      	mov	r0, r6
 8000fc4:	e7d4      	b.n	8000f70 <__udivmoddi4+0x24c>
 8000fc6:	46d6      	mov	lr, sl
 8000fc8:	e77f      	b.n	8000eca <__udivmoddi4+0x1a6>
 8000fca:	4463      	add	r3, ip
 8000fcc:	3802      	subs	r0, #2
 8000fce:	e74d      	b.n	8000e6c <__udivmoddi4+0x148>
 8000fd0:	4606      	mov	r6, r0
 8000fd2:	4623      	mov	r3, r4
 8000fd4:	4608      	mov	r0, r1
 8000fd6:	e70f      	b.n	8000df8 <__udivmoddi4+0xd4>
 8000fd8:	3e02      	subs	r6, #2
 8000fda:	4463      	add	r3, ip
 8000fdc:	e730      	b.n	8000e40 <__udivmoddi4+0x11c>
 8000fde:	bf00      	nop

08000fe0 <__aeabi_idiv0>:
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop

08000fe4 <sendJointState>:
float vel3 = 0.0; // Replace with actual velocity reading
float vel4 = 0.0; // Replace with actual velocity reading

/// SEND DATA

void sendJointState(float pos1, float pos2, float pos3, float pos4, float vel1, float vel2, float vel3, float vel4) {
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b08a      	sub	sp, #40	@ 0x28
 8000fe8:	af02      	add	r7, sp, #8
 8000fea:	ed87 0a07 	vstr	s0, [r7, #28]
 8000fee:	edc7 0a06 	vstr	s1, [r7, #24]
 8000ff2:	ed87 1a05 	vstr	s2, [r7, #20]
 8000ff6:	edc7 1a04 	vstr	s3, [r7, #16]
 8000ffa:	ed87 2a03 	vstr	s4, [r7, #12]
 8000ffe:	edc7 2a02 	vstr	s5, [r7, #8]
 8001002:	ed87 3a01 	vstr	s6, [r7, #4]
 8001006:	edc7 3a00 	vstr	s7, [r7]
    // Prepare joint state message
    /*sprintf(txBuffer, "pos1:%i vel1:%i pos2:%i vel2:%i pos3:%i vel3:%i pos4:%i vel4:%i\n",
            pos1, vel1, pos2, vel2, pos3, vel3, pos4, vel4);*/

    snprintf(P1, sizeof(P1), "pos1:%.1f ", pos1);
 800100a:	69f8      	ldr	r0, [r7, #28]
 800100c:	f7ff fa9c 	bl	8000548 <__aeabi_f2d>
 8001010:	4602      	mov	r2, r0
 8001012:	460b      	mov	r3, r1
 8001014:	e9cd 2300 	strd	r2, r3, [sp]
 8001018:	4a5c      	ldr	r2, [pc, #368]	@ (800118c <sendJointState+0x1a8>)
 800101a:	2114      	movs	r1, #20
 800101c:	485c      	ldr	r0, [pc, #368]	@ (8001190 <sendJointState+0x1ac>)
 800101e:	f005 fc03 	bl	8006828 <sniprintf>
    HAL_UART_Transmit(&huart2, (uint8_t*) P1, strlen(P1), HAL_MAX_DELAY);
 8001022:	485b      	ldr	r0, [pc, #364]	@ (8001190 <sendJointState+0x1ac>)
 8001024:	f7ff f924 	bl	8000270 <strlen>
 8001028:	4603      	mov	r3, r0
 800102a:	b29a      	uxth	r2, r3
 800102c:	f04f 33ff 	mov.w	r3, #4294967295
 8001030:	4957      	ldr	r1, [pc, #348]	@ (8001190 <sendJointState+0x1ac>)
 8001032:	4858      	ldr	r0, [pc, #352]	@ (8001194 <sendJointState+0x1b0>)
 8001034:	f003 fa0a 	bl	800444c <HAL_UART_Transmit>
    snprintf(V1, sizeof(V1), "vel1:%.1f ", vel1);
 8001038:	68f8      	ldr	r0, [r7, #12]
 800103a:	f7ff fa85 	bl	8000548 <__aeabi_f2d>
 800103e:	4602      	mov	r2, r0
 8001040:	460b      	mov	r3, r1
 8001042:	e9cd 2300 	strd	r2, r3, [sp]
 8001046:	4a54      	ldr	r2, [pc, #336]	@ (8001198 <sendJointState+0x1b4>)
 8001048:	2114      	movs	r1, #20
 800104a:	4854      	ldr	r0, [pc, #336]	@ (800119c <sendJointState+0x1b8>)
 800104c:	f005 fbec 	bl	8006828 <sniprintf>
    HAL_UART_Transmit(&huart2, (uint8_t*) V1, strlen(V1), HAL_MAX_DELAY);
 8001050:	4852      	ldr	r0, [pc, #328]	@ (800119c <sendJointState+0x1b8>)
 8001052:	f7ff f90d 	bl	8000270 <strlen>
 8001056:	4603      	mov	r3, r0
 8001058:	b29a      	uxth	r2, r3
 800105a:	f04f 33ff 	mov.w	r3, #4294967295
 800105e:	494f      	ldr	r1, [pc, #316]	@ (800119c <sendJointState+0x1b8>)
 8001060:	484c      	ldr	r0, [pc, #304]	@ (8001194 <sendJointState+0x1b0>)
 8001062:	f003 f9f3 	bl	800444c <HAL_UART_Transmit>

    snprintf(P2, sizeof(P2), "pos2:%.1f ", pos2);
 8001066:	69b8      	ldr	r0, [r7, #24]
 8001068:	f7ff fa6e 	bl	8000548 <__aeabi_f2d>
 800106c:	4602      	mov	r2, r0
 800106e:	460b      	mov	r3, r1
 8001070:	e9cd 2300 	strd	r2, r3, [sp]
 8001074:	4a4a      	ldr	r2, [pc, #296]	@ (80011a0 <sendJointState+0x1bc>)
 8001076:	2114      	movs	r1, #20
 8001078:	484a      	ldr	r0, [pc, #296]	@ (80011a4 <sendJointState+0x1c0>)
 800107a:	f005 fbd5 	bl	8006828 <sniprintf>
    HAL_UART_Transmit(&huart2, (uint8_t*) P2, strlen(P2), HAL_MAX_DELAY);
 800107e:	4849      	ldr	r0, [pc, #292]	@ (80011a4 <sendJointState+0x1c0>)
 8001080:	f7ff f8f6 	bl	8000270 <strlen>
 8001084:	4603      	mov	r3, r0
 8001086:	b29a      	uxth	r2, r3
 8001088:	f04f 33ff 	mov.w	r3, #4294967295
 800108c:	4945      	ldr	r1, [pc, #276]	@ (80011a4 <sendJointState+0x1c0>)
 800108e:	4841      	ldr	r0, [pc, #260]	@ (8001194 <sendJointState+0x1b0>)
 8001090:	f003 f9dc 	bl	800444c <HAL_UART_Transmit>
    snprintf(V2, sizeof(V2), "vel2:%.1f ", vel2);
 8001094:	68b8      	ldr	r0, [r7, #8]
 8001096:	f7ff fa57 	bl	8000548 <__aeabi_f2d>
 800109a:	4602      	mov	r2, r0
 800109c:	460b      	mov	r3, r1
 800109e:	e9cd 2300 	strd	r2, r3, [sp]
 80010a2:	4a41      	ldr	r2, [pc, #260]	@ (80011a8 <sendJointState+0x1c4>)
 80010a4:	2114      	movs	r1, #20
 80010a6:	4841      	ldr	r0, [pc, #260]	@ (80011ac <sendJointState+0x1c8>)
 80010a8:	f005 fbbe 	bl	8006828 <sniprintf>
    HAL_UART_Transmit(&huart2, (uint8_t*) V2, strlen(V2), HAL_MAX_DELAY);
 80010ac:	483f      	ldr	r0, [pc, #252]	@ (80011ac <sendJointState+0x1c8>)
 80010ae:	f7ff f8df 	bl	8000270 <strlen>
 80010b2:	4603      	mov	r3, r0
 80010b4:	b29a      	uxth	r2, r3
 80010b6:	f04f 33ff 	mov.w	r3, #4294967295
 80010ba:	493c      	ldr	r1, [pc, #240]	@ (80011ac <sendJointState+0x1c8>)
 80010bc:	4835      	ldr	r0, [pc, #212]	@ (8001194 <sendJointState+0x1b0>)
 80010be:	f003 f9c5 	bl	800444c <HAL_UART_Transmit>

    snprintf(P3, sizeof(P3), "pos3:%.1f ", pos3);
 80010c2:	6978      	ldr	r0, [r7, #20]
 80010c4:	f7ff fa40 	bl	8000548 <__aeabi_f2d>
 80010c8:	4602      	mov	r2, r0
 80010ca:	460b      	mov	r3, r1
 80010cc:	e9cd 2300 	strd	r2, r3, [sp]
 80010d0:	4a37      	ldr	r2, [pc, #220]	@ (80011b0 <sendJointState+0x1cc>)
 80010d2:	2114      	movs	r1, #20
 80010d4:	4837      	ldr	r0, [pc, #220]	@ (80011b4 <sendJointState+0x1d0>)
 80010d6:	f005 fba7 	bl	8006828 <sniprintf>
    HAL_UART_Transmit(&huart2, (uint8_t*) P3, strlen(P3), HAL_MAX_DELAY);
 80010da:	4836      	ldr	r0, [pc, #216]	@ (80011b4 <sendJointState+0x1d0>)
 80010dc:	f7ff f8c8 	bl	8000270 <strlen>
 80010e0:	4603      	mov	r3, r0
 80010e2:	b29a      	uxth	r2, r3
 80010e4:	f04f 33ff 	mov.w	r3, #4294967295
 80010e8:	4932      	ldr	r1, [pc, #200]	@ (80011b4 <sendJointState+0x1d0>)
 80010ea:	482a      	ldr	r0, [pc, #168]	@ (8001194 <sendJointState+0x1b0>)
 80010ec:	f003 f9ae 	bl	800444c <HAL_UART_Transmit>
    snprintf(V3, sizeof(V3), "vel3:%.1f ", vel3);
 80010f0:	6878      	ldr	r0, [r7, #4]
 80010f2:	f7ff fa29 	bl	8000548 <__aeabi_f2d>
 80010f6:	4602      	mov	r2, r0
 80010f8:	460b      	mov	r3, r1
 80010fa:	e9cd 2300 	strd	r2, r3, [sp]
 80010fe:	4a2e      	ldr	r2, [pc, #184]	@ (80011b8 <sendJointState+0x1d4>)
 8001100:	2114      	movs	r1, #20
 8001102:	482e      	ldr	r0, [pc, #184]	@ (80011bc <sendJointState+0x1d8>)
 8001104:	f005 fb90 	bl	8006828 <sniprintf>
    HAL_UART_Transmit(&huart2, (uint8_t*) V3, strlen(V3), HAL_MAX_DELAY);
 8001108:	482c      	ldr	r0, [pc, #176]	@ (80011bc <sendJointState+0x1d8>)
 800110a:	f7ff f8b1 	bl	8000270 <strlen>
 800110e:	4603      	mov	r3, r0
 8001110:	b29a      	uxth	r2, r3
 8001112:	f04f 33ff 	mov.w	r3, #4294967295
 8001116:	4929      	ldr	r1, [pc, #164]	@ (80011bc <sendJointState+0x1d8>)
 8001118:	481e      	ldr	r0, [pc, #120]	@ (8001194 <sendJointState+0x1b0>)
 800111a:	f003 f997 	bl	800444c <HAL_UART_Transmit>

    snprintf(P4, sizeof(P4), "pos4:%.1f ", pos4);
 800111e:	6938      	ldr	r0, [r7, #16]
 8001120:	f7ff fa12 	bl	8000548 <__aeabi_f2d>
 8001124:	4602      	mov	r2, r0
 8001126:	460b      	mov	r3, r1
 8001128:	e9cd 2300 	strd	r2, r3, [sp]
 800112c:	4a24      	ldr	r2, [pc, #144]	@ (80011c0 <sendJointState+0x1dc>)
 800112e:	2114      	movs	r1, #20
 8001130:	4824      	ldr	r0, [pc, #144]	@ (80011c4 <sendJointState+0x1e0>)
 8001132:	f005 fb79 	bl	8006828 <sniprintf>
    HAL_UART_Transmit(&huart2, (uint8_t*) P4, strlen(P4), HAL_MAX_DELAY);
 8001136:	4823      	ldr	r0, [pc, #140]	@ (80011c4 <sendJointState+0x1e0>)
 8001138:	f7ff f89a 	bl	8000270 <strlen>
 800113c:	4603      	mov	r3, r0
 800113e:	b29a      	uxth	r2, r3
 8001140:	f04f 33ff 	mov.w	r3, #4294967295
 8001144:	491f      	ldr	r1, [pc, #124]	@ (80011c4 <sendJointState+0x1e0>)
 8001146:	4813      	ldr	r0, [pc, #76]	@ (8001194 <sendJointState+0x1b0>)
 8001148:	f003 f980 	bl	800444c <HAL_UART_Transmit>
    snprintf(V4, sizeof(V4), "vel4:%.1f ", vel4);
 800114c:	6838      	ldr	r0, [r7, #0]
 800114e:	f7ff f9fb 	bl	8000548 <__aeabi_f2d>
 8001152:	4602      	mov	r2, r0
 8001154:	460b      	mov	r3, r1
 8001156:	e9cd 2300 	strd	r2, r3, [sp]
 800115a:	4a1b      	ldr	r2, [pc, #108]	@ (80011c8 <sendJointState+0x1e4>)
 800115c:	2114      	movs	r1, #20
 800115e:	481b      	ldr	r0, [pc, #108]	@ (80011cc <sendJointState+0x1e8>)
 8001160:	f005 fb62 	bl	8006828 <sniprintf>
    HAL_UART_Transmit(&huart2, (uint8_t*) V4, strlen(V4), HAL_MAX_DELAY);
 8001164:	4819      	ldr	r0, [pc, #100]	@ (80011cc <sendJointState+0x1e8>)
 8001166:	f7ff f883 	bl	8000270 <strlen>
 800116a:	4603      	mov	r3, r0
 800116c:	b29a      	uxth	r2, r3
 800116e:	f04f 33ff 	mov.w	r3, #4294967295
 8001172:	4916      	ldr	r1, [pc, #88]	@ (80011cc <sendJointState+0x1e8>)
 8001174:	4807      	ldr	r0, [pc, #28]	@ (8001194 <sendJointState+0x1b0>)
 8001176:	f003 f969 	bl	800444c <HAL_UART_Transmit>

    HAL_Delay(1000); // Delay for 1 second
 800117a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800117e:	f001 fa51 	bl	8002624 <HAL_Delay>


}
 8001182:	bf00      	nop
 8001184:	3720      	adds	r7, #32
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}
 800118a:	bf00      	nop
 800118c:	080095c8 	.word	0x080095c8
 8001190:	200001f8 	.word	0x200001f8
 8001194:	2000056c 	.word	0x2000056c
 8001198:	080095d4 	.word	0x080095d4
 800119c:	20000248 	.word	0x20000248
 80011a0:	080095e0 	.word	0x080095e0
 80011a4:	2000020c 	.word	0x2000020c
 80011a8:	080095ec 	.word	0x080095ec
 80011ac:	2000025c 	.word	0x2000025c
 80011b0:	080095f8 	.word	0x080095f8
 80011b4:	20000220 	.word	0x20000220
 80011b8:	08009604 	.word	0x08009604
 80011bc:	20000270 	.word	0x20000270
 80011c0:	08009610 	.word	0x08009610
 80011c4:	20000234 	.word	0x20000234
 80011c8:	0800961c 	.word	0x0800961c
 80011cc:	20000284 	.word	0x20000284

080011d0 <UART_ReceiveString>:
    if (token != NULL) *val3 = atof(token); // Convert to float and store

    token = strtok(NULL, ",");
    if (token != NULL) *val4 = atof(token); // Convert to float and store
}*/
void UART_ReceiveString(uint8_t *buffer, size_t length) {
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b082      	sub	sp, #8
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
 80011d8:	6039      	str	r1, [r7, #0]
    HAL_UART_Receive(&huart2, buffer, length - 1, 256); // Receive data with a timeout of 256 ms
 80011da:	683b      	ldr	r3, [r7, #0]
 80011dc:	b29b      	uxth	r3, r3
 80011de:	3b01      	subs	r3, #1
 80011e0:	b29a      	uxth	r2, r3
 80011e2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80011e6:	6879      	ldr	r1, [r7, #4]
 80011e8:	4806      	ldr	r0, [pc, #24]	@ (8001204 <UART_ReceiveString+0x34>)
 80011ea:	f003 f9ba 	bl	8004562 <HAL_UART_Receive>
    buffer[length - 1] = '\0'; // Null-terminate the string
 80011ee:	683b      	ldr	r3, [r7, #0]
 80011f0:	3b01      	subs	r3, #1
 80011f2:	687a      	ldr	r2, [r7, #4]
 80011f4:	4413      	add	r3, r2
 80011f6:	2200      	movs	r2, #0
 80011f8:	701a      	strb	r2, [r3, #0]
}
 80011fa:	bf00      	nop
 80011fc:	3708      	adds	r7, #8
 80011fe:	46bd      	mov	sp, r7
 8001200:	bd80      	pop	{r7, pc}
 8001202:	bf00      	nop
 8001204:	2000056c 	.word	0x2000056c

08001208 <ReadFourFloats>:
void ReadFourFloats(float *val1, float *val2, float *val3, float *val4) {
 8001208:	b580      	push	{r7, lr}
 800120a:	b086      	sub	sp, #24
 800120c:	af00      	add	r7, sp, #0
 800120e:	60f8      	str	r0, [r7, #12]
 8001210:	60b9      	str	r1, [r7, #8]
 8001212:	607a      	str	r2, [r7, #4]
 8001214:	603b      	str	r3, [r7, #0]

    UART_ReceiveString(buffer, sizeof(buffer)); // Receive the string from UART
 8001216:	2164      	movs	r1, #100	@ 0x64
 8001218:	4829      	ldr	r0, [pc, #164]	@ (80012c0 <ReadFourFloats+0xb8>)
 800121a:	f7ff ffd9 	bl	80011d0 <UART_ReceiveString>

    // Parse the string
    char *endptr; // Pointer to track the end of the parsed string
    char *token = strtok((char *)buffer, ",");
 800121e:	4929      	ldr	r1, [pc, #164]	@ (80012c4 <ReadFourFloats+0xbc>)
 8001220:	4827      	ldr	r0, [pc, #156]	@ (80012c0 <ReadFourFloats+0xb8>)
 8001222:	f005 fbb3 	bl	800698c <strtok>
 8001226:	6178      	str	r0, [r7, #20]
    if (token != NULL) *val1 = strtof(token, &endptr); // Convert to float and store
 8001228:	697b      	ldr	r3, [r7, #20]
 800122a:	2b00      	cmp	r3, #0
 800122c:	d00a      	beq.n	8001244 <ReadFourFloats+0x3c>
 800122e:	f107 0310 	add.w	r3, r7, #16
 8001232:	4619      	mov	r1, r3
 8001234:	6978      	ldr	r0, [r7, #20]
 8001236:	f004 fb65 	bl	8005904 <strtof>
 800123a:	eef0 7a40 	vmov.f32	s15, s0
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	edc3 7a00 	vstr	s15, [r3]

    token = strtok(NULL, ",");
 8001244:	491f      	ldr	r1, [pc, #124]	@ (80012c4 <ReadFourFloats+0xbc>)
 8001246:	2000      	movs	r0, #0
 8001248:	f005 fba0 	bl	800698c <strtok>
 800124c:	6178      	str	r0, [r7, #20]
    if (token != NULL) *val2 = strtof(token, &endptr); // Convert to float and store
 800124e:	697b      	ldr	r3, [r7, #20]
 8001250:	2b00      	cmp	r3, #0
 8001252:	d00a      	beq.n	800126a <ReadFourFloats+0x62>
 8001254:	f107 0310 	add.w	r3, r7, #16
 8001258:	4619      	mov	r1, r3
 800125a:	6978      	ldr	r0, [r7, #20]
 800125c:	f004 fb52 	bl	8005904 <strtof>
 8001260:	eef0 7a40 	vmov.f32	s15, s0
 8001264:	68bb      	ldr	r3, [r7, #8]
 8001266:	edc3 7a00 	vstr	s15, [r3]

    token = strtok(NULL, ",");
 800126a:	4916      	ldr	r1, [pc, #88]	@ (80012c4 <ReadFourFloats+0xbc>)
 800126c:	2000      	movs	r0, #0
 800126e:	f005 fb8d 	bl	800698c <strtok>
 8001272:	6178      	str	r0, [r7, #20]
    if (token != NULL) *val3 = strtof(token, &endptr); // Convert to float and store
 8001274:	697b      	ldr	r3, [r7, #20]
 8001276:	2b00      	cmp	r3, #0
 8001278:	d00a      	beq.n	8001290 <ReadFourFloats+0x88>
 800127a:	f107 0310 	add.w	r3, r7, #16
 800127e:	4619      	mov	r1, r3
 8001280:	6978      	ldr	r0, [r7, #20]
 8001282:	f004 fb3f 	bl	8005904 <strtof>
 8001286:	eef0 7a40 	vmov.f32	s15, s0
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	edc3 7a00 	vstr	s15, [r3]

    token = strtok(NULL, ",");
 8001290:	490c      	ldr	r1, [pc, #48]	@ (80012c4 <ReadFourFloats+0xbc>)
 8001292:	2000      	movs	r0, #0
 8001294:	f005 fb7a 	bl	800698c <strtok>
 8001298:	6178      	str	r0, [r7, #20]
    if (token != NULL) *val4 = strtof(token, &endptr); // Convert to float and store
 800129a:	697b      	ldr	r3, [r7, #20]
 800129c:	2b00      	cmp	r3, #0
 800129e:	d00a      	beq.n	80012b6 <ReadFourFloats+0xae>
 80012a0:	f107 0310 	add.w	r3, r7, #16
 80012a4:	4619      	mov	r1, r3
 80012a6:	6978      	ldr	r0, [r7, #20]
 80012a8:	f004 fb2c 	bl	8005904 <strtof>
 80012ac:	eef0 7a40 	vmov.f32	s15, s0
 80012b0:	683b      	ldr	r3, [r7, #0]
 80012b2:	edc3 7a00 	vstr	s15, [r3]
}
 80012b6:	bf00      	nop
 80012b8:	3718      	adds	r7, #24
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	200002c0 	.word	0x200002c0
 80012c4:	08009628 	.word	0x08009628

080012c8 <SR>:

	memset(P4, 0, sizeof(P4));
    memset(V4, 0, sizeof(V4));

}
void SR(void){
 80012c8:	b580      	push	{r7, lr}
 80012ca:	af00      	add	r7, sp, #0


	ReadFourFloats(&value1, &value2, &value3, &value4);
 80012cc:	4b18      	ldr	r3, [pc, #96]	@ (8001330 <SR+0x68>)
 80012ce:	4a19      	ldr	r2, [pc, #100]	@ (8001334 <SR+0x6c>)
 80012d0:	4919      	ldr	r1, [pc, #100]	@ (8001338 <SR+0x70>)
 80012d2:	481a      	ldr	r0, [pc, #104]	@ (800133c <SR+0x74>)
 80012d4:	f7ff ff98 	bl	8001208 <ReadFourFloats>
	/*  char output[100];
    snprintf(output, sizeof(output), "Received: %.2f, %.2f, %.2f, %.2f\r\n", value1, value2, value3, value4);
    HAL_UART_Transmit(&huart2, (uint8_t *)output, strlen(output), HAL_MAX_DELAY);*/


    sendJointState(pos1, pos2, pos3, pos4, vel1, vel2, vel3, vel4);
 80012d8:	4b19      	ldr	r3, [pc, #100]	@ (8001340 <SR+0x78>)
 80012da:	edd3 7a00 	vldr	s15, [r3]
 80012de:	4b19      	ldr	r3, [pc, #100]	@ (8001344 <SR+0x7c>)
 80012e0:	ed93 7a00 	vldr	s14, [r3]
 80012e4:	4b18      	ldr	r3, [pc, #96]	@ (8001348 <SR+0x80>)
 80012e6:	edd3 6a00 	vldr	s13, [r3]
 80012ea:	4b18      	ldr	r3, [pc, #96]	@ (800134c <SR+0x84>)
 80012ec:	ed93 6a00 	vldr	s12, [r3]
 80012f0:	4b17      	ldr	r3, [pc, #92]	@ (8001350 <SR+0x88>)
 80012f2:	edd3 5a00 	vldr	s11, [r3]
 80012f6:	4b17      	ldr	r3, [pc, #92]	@ (8001354 <SR+0x8c>)
 80012f8:	ed93 5a00 	vldr	s10, [r3]
 80012fc:	4b16      	ldr	r3, [pc, #88]	@ (8001358 <SR+0x90>)
 80012fe:	edd3 4a00 	vldr	s9, [r3]
 8001302:	4b16      	ldr	r3, [pc, #88]	@ (800135c <SR+0x94>)
 8001304:	ed93 4a00 	vldr	s8, [r3]
 8001308:	eef0 3a44 	vmov.f32	s7, s8
 800130c:	eeb0 3a64 	vmov.f32	s6, s9
 8001310:	eef0 2a45 	vmov.f32	s5, s10
 8001314:	eeb0 2a65 	vmov.f32	s4, s11
 8001318:	eef0 1a46 	vmov.f32	s3, s12
 800131c:	eeb0 1a66 	vmov.f32	s2, s13
 8001320:	eef0 0a47 	vmov.f32	s1, s14
 8001324:	eeb0 0a67 	vmov.f32	s0, s15
 8001328:	f7ff fe5c 	bl	8000fe4 <sendJointState>

}
 800132c:	bf00      	nop
 800132e:	bd80      	pop	{r7, pc}
 8001330:	200002bc 	.word	0x200002bc
 8001334:	200002b8 	.word	0x200002b8
 8001338:	200002b4 	.word	0x200002b4
 800133c:	200002b0 	.word	0x200002b0
 8001340:	20000000 	.word	0x20000000
 8001344:	20000004 	.word	0x20000004
 8001348:	20000298 	.word	0x20000298
 800134c:	2000029c 	.word	0x2000029c
 8001350:	200002a0 	.word	0x200002a0
 8001354:	200002a4 	.word	0x200002a4
 8001358:	200002a8 	.word	0x200002a8
 800135c:	200002ac 	.word	0x200002ac

08001360 <Motor_Init>:

#define MAX_PWM 1000 // Maximum PWM value
#define CPR 2970 // Counts per revolution of the encoder
#define k 0.1 // Motor characteristic constant (RPS per PWM)
// MOTOR
void Motor_Init(void) {
 8001360:	b580      	push	{r7, lr}
 8001362:	af00      	add	r7, sp, #0

	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);  // Init PWM1 -> RPWM
 8001364:	2108      	movs	r1, #8
 8001366:	4810      	ldr	r0, [pc, #64]	@ (80013a8 <Motor_Init+0x48>)
 8001368:	f002 f902 	bl	8003570 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);  // Init PWM2 -> LPWM
 800136c:	210c      	movs	r1, #12
 800136e:	480e      	ldr	r0, [pc, #56]	@ (80013a8 <Motor_Init+0x48>)
 8001370:	f002 f8fe 	bl	8003570 <HAL_TIM_PWM_Start>

	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);  // Init PWM3 -> RPWM
 8001374:	2108      	movs	r1, #8
 8001376:	480d      	ldr	r0, [pc, #52]	@ (80013ac <Motor_Init+0x4c>)
 8001378:	f002 f8fa 	bl	8003570 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);  // Init PWM4 -> LPWM
 800137c:	210c      	movs	r1, #12
 800137e:	480b      	ldr	r0, [pc, #44]	@ (80013ac <Motor_Init+0x4c>)
 8001380:	f002 f8f6 	bl	8003570 <HAL_TIM_PWM_Start>

	HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1);  // Init PWM1 -> RPWM
 8001384:	2100      	movs	r1, #0
 8001386:	480a      	ldr	r0, [pc, #40]	@ (80013b0 <Motor_Init+0x50>)
 8001388:	f002 f8f2 	bl	8003570 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_2);  // Init PWM2 -> LPWM
 800138c:	2104      	movs	r1, #4
 800138e:	4808      	ldr	r0, [pc, #32]	@ (80013b0 <Motor_Init+0x50>)
 8001390:	f002 f8ee 	bl	8003570 <HAL_TIM_PWM_Start>

	HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_1);  // Init PWM1 -> RPWM
 8001394:	2100      	movs	r1, #0
 8001396:	4807      	ldr	r0, [pc, #28]	@ (80013b4 <Motor_Init+0x54>)
 8001398:	f002 f8ea 	bl	8003570 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_2);  // Init PWM2 -> LPWM
 800139c:	2104      	movs	r1, #4
 800139e:	4805      	ldr	r0, [pc, #20]	@ (80013b4 <Motor_Init+0x54>)
 80013a0:	f002 f8e6 	bl	8003570 <HAL_TIM_PWM_Start>
}
 80013a4:	bf00      	nop
 80013a6:	bd80      	pop	{r7, pc}
 80013a8:	20000404 	.word	0x20000404
 80013ac:	20000374 	.word	0x20000374
 80013b0:	200004dc 	.word	0x200004dc
 80013b4:	20000524 	.word	0x20000524

080013b8 <Encoder_Init>:


// ENCODER


void Encoder_Init(void) {
 80013b8:	b580      	push	{r7, lr}
 80013ba:	af00      	add	r7, sp, #0
	HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL); // Init Timer 1 -> mode Encoder
 80013bc:	213c      	movs	r1, #60	@ 0x3c
 80013be:	4808      	ldr	r0, [pc, #32]	@ (80013e0 <Encoder_Init+0x28>)
 80013c0:	f002 fa44 	bl	800384c <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL); // Init Timer 3 -> mode Encoder
 80013c4:	213c      	movs	r1, #60	@ 0x3c
 80013c6:	4807      	ldr	r0, [pc, #28]	@ (80013e4 <Encoder_Init+0x2c>)
 80013c8:	f002 fa40 	bl	800384c <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim5, TIM_CHANNEL_ALL); // Init Timer 5 -> mode Encoder
 80013cc:	213c      	movs	r1, #60	@ 0x3c
 80013ce:	4806      	ldr	r0, [pc, #24]	@ (80013e8 <Encoder_Init+0x30>)
 80013d0:	f002 fa3c 	bl	800384c <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim8, TIM_CHANNEL_ALL); // Init Timer 8 -> mode Encoder
 80013d4:	213c      	movs	r1, #60	@ 0x3c
 80013d6:	4805      	ldr	r0, [pc, #20]	@ (80013ec <Encoder_Init+0x34>)
 80013d8:	f002 fa38 	bl	800384c <HAL_TIM_Encoder_Start>
}
 80013dc:	bf00      	nop
 80013de:	bd80      	pop	{r7, pc}
 80013e0:	2000032c 	.word	0x2000032c
 80013e4:	200003bc 	.word	0x200003bc
 80013e8:	2000044c 	.word	0x2000044c
 80013ec:	20000494 	.word	0x20000494

080013f0 <Read_Encoder1>:
int16_t Read_Encoder1(void) {
 80013f0:	b480      	push	{r7}
 80013f2:	af00      	add	r7, sp, #0
	return __HAL_TIM_GET_COUNTER(&htim1);
 80013f4:	4b04      	ldr	r3, [pc, #16]	@ (8001408 <Read_Encoder1+0x18>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013fa:	b21b      	sxth	r3, r3
}
 80013fc:	4618      	mov	r0, r3
 80013fe:	46bd      	mov	sp, r7
 8001400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001404:	4770      	bx	lr
 8001406:	bf00      	nop
 8001408:	2000032c 	.word	0x2000032c

0800140c <Reset_Encoder1>:
void Reset_Encoder1(void) {
 800140c:	b480      	push	{r7}
 800140e:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COUNTER(&htim1, 0);
 8001410:	4b04      	ldr	r3, [pc, #16]	@ (8001424 <Reset_Encoder1+0x18>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	2200      	movs	r2, #0
 8001416:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8001418:	bf00      	nop
 800141a:	46bd      	mov	sp, r7
 800141c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001420:	4770      	bx	lr
 8001422:	bf00      	nop
 8001424:	2000032c 	.word	0x2000032c

08001428 <Read_Encoder2>:
int16_t Read_Encoder2(void) {
 8001428:	b480      	push	{r7}
 800142a:	af00      	add	r7, sp, #0
	return __HAL_TIM_GET_COUNTER(&htim3);
 800142c:	4b04      	ldr	r3, [pc, #16]	@ (8001440 <Read_Encoder2+0x18>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001432:	b21b      	sxth	r3, r3
}
 8001434:	4618      	mov	r0, r3
 8001436:	46bd      	mov	sp, r7
 8001438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143c:	4770      	bx	lr
 800143e:	bf00      	nop
 8001440:	200003bc 	.word	0x200003bc

08001444 <Reset_Encoder2>:
void Reset_Encoder2(void) {
 8001444:	b480      	push	{r7}
 8001446:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COUNTER(&htim3, 0);
 8001448:	4b04      	ldr	r3, [pc, #16]	@ (800145c <Reset_Encoder2+0x18>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	2200      	movs	r2, #0
 800144e:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8001450:	bf00      	nop
 8001452:	46bd      	mov	sp, r7
 8001454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001458:	4770      	bx	lr
 800145a:	bf00      	nop
 800145c:	200003bc 	.word	0x200003bc

08001460 <Read_Encoder3>:
int16_t Read_Encoder3(void) {
 8001460:	b480      	push	{r7}
 8001462:	af00      	add	r7, sp, #0
	return __HAL_TIM_GET_COUNTER(&htim5);
 8001464:	4b04      	ldr	r3, [pc, #16]	@ (8001478 <Read_Encoder3+0x18>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800146a:	b21b      	sxth	r3, r3
}
 800146c:	4618      	mov	r0, r3
 800146e:	46bd      	mov	sp, r7
 8001470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001474:	4770      	bx	lr
 8001476:	bf00      	nop
 8001478:	2000044c 	.word	0x2000044c

0800147c <Reset_Encoder3>:
void Reset_Encoder3(void) {
 800147c:	b480      	push	{r7}
 800147e:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COUNTER(&htim5, 0);
 8001480:	4b04      	ldr	r3, [pc, #16]	@ (8001494 <Reset_Encoder3+0x18>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	2200      	movs	r2, #0
 8001486:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8001488:	bf00      	nop
 800148a:	46bd      	mov	sp, r7
 800148c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001490:	4770      	bx	lr
 8001492:	bf00      	nop
 8001494:	2000044c 	.word	0x2000044c

08001498 <Read_Encoder4>:
int16_t Read_Encoder4(void) {
 8001498:	b480      	push	{r7}
 800149a:	af00      	add	r7, sp, #0
	return __HAL_TIM_GET_COUNTER(&htim8);
 800149c:	4b04      	ldr	r3, [pc, #16]	@ (80014b0 <Read_Encoder4+0x18>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014a2:	b21b      	sxth	r3, r3
}
 80014a4:	4618      	mov	r0, r3
 80014a6:	46bd      	mov	sp, r7
 80014a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ac:	4770      	bx	lr
 80014ae:	bf00      	nop
 80014b0:	20000494 	.word	0x20000494

080014b4 <Reset_Encoder4>:
void Reset_Encoder4(void) {
 80014b4:	b480      	push	{r7}
 80014b6:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COUNTER(&htim8, 0);
 80014b8:	4b04      	ldr	r3, [pc, #16]	@ (80014cc <Reset_Encoder4+0x18>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	2200      	movs	r2, #0
 80014be:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80014c0:	bf00      	nop
 80014c2:	46bd      	mov	sp, r7
 80014c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c8:	4770      	bx	lr
 80014ca:	bf00      	nop
 80014cc:	20000494 	.word	0x20000494

080014d0 <readEncoder>:

void readEncoder(void) {
 80014d0:	b580      	push	{r7, lr}
 80014d2:	af00      	add	r7, sp, #0
	positionMotor1 = Read_Encoder1();
 80014d4:	f7ff ff8c 	bl	80013f0 <Read_Encoder1>
 80014d8:	4603      	mov	r3, r0
 80014da:	461a      	mov	r2, r3
 80014dc:	4b0c      	ldr	r3, [pc, #48]	@ (8001510 <readEncoder+0x40>)
 80014de:	801a      	strh	r2, [r3, #0]
	positionMotor2 = Read_Encoder2();
 80014e0:	f7ff ffa2 	bl	8001428 <Read_Encoder2>
 80014e4:	4603      	mov	r3, r0
 80014e6:	461a      	mov	r2, r3
 80014e8:	4b0a      	ldr	r3, [pc, #40]	@ (8001514 <readEncoder+0x44>)
 80014ea:	801a      	strh	r2, [r3, #0]
	positionMotor3 = Read_Encoder3();
 80014ec:	f7ff ffb8 	bl	8001460 <Read_Encoder3>
 80014f0:	4603      	mov	r3, r0
 80014f2:	461a      	mov	r2, r3
 80014f4:	4b08      	ldr	r3, [pc, #32]	@ (8001518 <readEncoder+0x48>)
 80014f6:	801a      	strh	r2, [r3, #0]
	positionMotor4 = Read_Encoder4();
 80014f8:	f7ff ffce 	bl	8001498 <Read_Encoder4>
 80014fc:	4603      	mov	r3, r0
 80014fe:	461a      	mov	r2, r3
 8001500:	4b06      	ldr	r3, [pc, #24]	@ (800151c <readEncoder+0x4c>)
 8001502:	801a      	strh	r2, [r3, #0]
	HAL_Delay(100);
 8001504:	2064      	movs	r0, #100	@ 0x64
 8001506:	f001 f88d 	bl	8002624 <HAL_Delay>
}
 800150a:	bf00      	nop
 800150c:	bd80      	pop	{r7, pc}
 800150e:	bf00      	nop
 8001510:	20000324 	.word	0x20000324
 8001514:	20000326 	.word	0x20000326
 8001518:	20000328 	.word	0x20000328
 800151c:	2000032a 	.word	0x2000032a

08001520 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8001520:	b480      	push	{r7}
 8001522:	b083      	sub	sp, #12
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001528:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800152c:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8001530:	f003 0301 	and.w	r3, r3, #1
 8001534:	2b00      	cmp	r3, #0
 8001536:	d013      	beq.n	8001560 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8001538:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800153c:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8001540:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001544:	2b00      	cmp	r3, #0
 8001546:	d00b      	beq.n	8001560 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8001548:	e000      	b.n	800154c <ITM_SendChar+0x2c>
    {
      __NOP();
 800154a:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 800154c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	2b00      	cmp	r3, #0
 8001554:	d0f9      	beq.n	800154a <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8001556:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800155a:	687a      	ldr	r2, [r7, #4]
 800155c:	b2d2      	uxtb	r2, r2
 800155e:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8001560:	687b      	ldr	r3, [r7, #4]
}
 8001562:	4618      	mov	r0, r3
 8001564:	370c      	adds	r7, #12
 8001566:	46bd      	mov	sp, r7
 8001568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156c:	4770      	bx	lr

0800156e <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800156e:	b580      	push	{r7, lr}
 8001570:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001572:	f000 ffe5 	bl	8002540 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001576:	f000 f827 	bl	80015c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800157a:	f000 fbed 	bl	8001d58 <MX_GPIO_Init>
  MX_TIM1_Init();
 800157e:	f000 f88b 	bl	8001698 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001582:	f000 f8e1 	bl	8001748 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001586:	f000 f95f 	bl	8001848 <MX_TIM3_Init>
  MX_TIM5_Init();
 800158a:	f000 fa33 	bl	80019f4 <MX_TIM5_Init>
  MX_TIM8_Init();
 800158e:	f000 fa85 	bl	8001a9c <MX_TIM8_Init>
  MX_TIM9_Init();
 8001592:	f000 fadb 	bl	8001b4c <MX_TIM9_Init>
  MX_TIM12_Init();
 8001596:	f000 fb47 	bl	8001c28 <MX_TIM12_Init>
  MX_TIM4_Init();
 800159a:	f000 f9a9 	bl	80018f0 <MX_TIM4_Init>
  MX_USART2_UART_Init();
 800159e:	f000 fbb1 	bl	8001d04 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
	Encoder_Init();  // Khi ng encoder
 80015a2:	f7ff ff09 	bl	80013b8 <Encoder_Init>
	Motor_Init();    // Khi ng Motor
 80015a6:	f7ff fedb 	bl	8001360 <Motor_Init>
	Reset_Encoder1();
 80015aa:	f7ff ff2f 	bl	800140c <Reset_Encoder1>
	Reset_Encoder2();
 80015ae:	f7ff ff49 	bl	8001444 <Reset_Encoder2>
	Reset_Encoder3();
 80015b2:	f7ff ff63 	bl	800147c <Reset_Encoder3>
	Reset_Encoder4();
 80015b6:	f7ff ff7d 	bl	80014b4 <Reset_Encoder4>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	while (1) {
    /* USER CODE END WHILE */
		readEncoder();
 80015ba:	f7ff ff89 	bl	80014d0 <readEncoder>
		SR();
 80015be:	f7ff fe83 	bl	80012c8 <SR>
		readEncoder();
 80015c2:	bf00      	nop
 80015c4:	e7f9      	b.n	80015ba <main+0x4c>
	...

080015c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b094      	sub	sp, #80	@ 0x50
 80015cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015ce:	f107 0320 	add.w	r3, r7, #32
 80015d2:	2230      	movs	r2, #48	@ 0x30
 80015d4:	2100      	movs	r1, #0
 80015d6:	4618      	mov	r0, r3
 80015d8:	f005 f9bd 	bl	8006956 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015dc:	f107 030c 	add.w	r3, r7, #12
 80015e0:	2200      	movs	r2, #0
 80015e2:	601a      	str	r2, [r3, #0]
 80015e4:	605a      	str	r2, [r3, #4]
 80015e6:	609a      	str	r2, [r3, #8]
 80015e8:	60da      	str	r2, [r3, #12]
 80015ea:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80015ec:	2300      	movs	r3, #0
 80015ee:	60bb      	str	r3, [r7, #8]
 80015f0:	4b27      	ldr	r3, [pc, #156]	@ (8001690 <SystemClock_Config+0xc8>)
 80015f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015f4:	4a26      	ldr	r2, [pc, #152]	@ (8001690 <SystemClock_Config+0xc8>)
 80015f6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015fa:	6413      	str	r3, [r2, #64]	@ 0x40
 80015fc:	4b24      	ldr	r3, [pc, #144]	@ (8001690 <SystemClock_Config+0xc8>)
 80015fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001600:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001604:	60bb      	str	r3, [r7, #8]
 8001606:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001608:	2300      	movs	r3, #0
 800160a:	607b      	str	r3, [r7, #4]
 800160c:	4b21      	ldr	r3, [pc, #132]	@ (8001694 <SystemClock_Config+0xcc>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	4a20      	ldr	r2, [pc, #128]	@ (8001694 <SystemClock_Config+0xcc>)
 8001612:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001616:	6013      	str	r3, [r2, #0]
 8001618:	4b1e      	ldr	r3, [pc, #120]	@ (8001694 <SystemClock_Config+0xcc>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001620:	607b      	str	r3, [r7, #4]
 8001622:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001624:	2302      	movs	r3, #2
 8001626:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001628:	2301      	movs	r3, #1
 800162a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800162c:	2310      	movs	r3, #16
 800162e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001630:	2302      	movs	r3, #2
 8001632:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001634:	2300      	movs	r3, #0
 8001636:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001638:	2308      	movs	r3, #8
 800163a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 80;
 800163c:	2350      	movs	r3, #80	@ 0x50
 800163e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001640:	2302      	movs	r3, #2
 8001642:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001644:	2304      	movs	r3, #4
 8001646:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001648:	f107 0320 	add.w	r3, r7, #32
 800164c:	4618      	mov	r0, r3
 800164e:	f001 fa8f 	bl	8002b70 <HAL_RCC_OscConfig>
 8001652:	4603      	mov	r3, r0
 8001654:	2b00      	cmp	r3, #0
 8001656:	d001      	beq.n	800165c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001658:	f000 fbec 	bl	8001e34 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800165c:	230f      	movs	r3, #15
 800165e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001660:	2302      	movs	r3, #2
 8001662:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001664:	2300      	movs	r3, #0
 8001666:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001668:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800166c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800166e:	2300      	movs	r3, #0
 8001670:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001672:	f107 030c 	add.w	r3, r7, #12
 8001676:	2102      	movs	r1, #2
 8001678:	4618      	mov	r0, r3
 800167a:	f001 fcf1 	bl	8003060 <HAL_RCC_ClockConfig>
 800167e:	4603      	mov	r3, r0
 8001680:	2b00      	cmp	r3, #0
 8001682:	d001      	beq.n	8001688 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001684:	f000 fbd6 	bl	8001e34 <Error_Handler>
  }
}
 8001688:	bf00      	nop
 800168a:	3750      	adds	r7, #80	@ 0x50
 800168c:	46bd      	mov	sp, r7
 800168e:	bd80      	pop	{r7, pc}
 8001690:	40023800 	.word	0x40023800
 8001694:	40007000 	.word	0x40007000

08001698 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b08c      	sub	sp, #48	@ 0x30
 800169c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800169e:	f107 030c 	add.w	r3, r7, #12
 80016a2:	2224      	movs	r2, #36	@ 0x24
 80016a4:	2100      	movs	r1, #0
 80016a6:	4618      	mov	r0, r3
 80016a8:	f005 f955 	bl	8006956 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016ac:	1d3b      	adds	r3, r7, #4
 80016ae:	2200      	movs	r2, #0
 80016b0:	601a      	str	r2, [r3, #0]
 80016b2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80016b4:	4b22      	ldr	r3, [pc, #136]	@ (8001740 <MX_TIM1_Init+0xa8>)
 80016b6:	4a23      	ldr	r2, [pc, #140]	@ (8001744 <MX_TIM1_Init+0xac>)
 80016b8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 80-1;
 80016ba:	4b21      	ldr	r3, [pc, #132]	@ (8001740 <MX_TIM1_Init+0xa8>)
 80016bc:	224f      	movs	r2, #79	@ 0x4f
 80016be:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016c0:	4b1f      	ldr	r3, [pc, #124]	@ (8001740 <MX_TIM1_Init+0xa8>)
 80016c2:	2200      	movs	r2, #0
 80016c4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80016c6:	4b1e      	ldr	r3, [pc, #120]	@ (8001740 <MX_TIM1_Init+0xa8>)
 80016c8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80016cc:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016ce:	4b1c      	ldr	r3, [pc, #112]	@ (8001740 <MX_TIM1_Init+0xa8>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80016d4:	4b1a      	ldr	r3, [pc, #104]	@ (8001740 <MX_TIM1_Init+0xa8>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016da:	4b19      	ldr	r3, [pc, #100]	@ (8001740 <MX_TIM1_Init+0xa8>)
 80016dc:	2200      	movs	r2, #0
 80016de:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80016e0:	2303      	movs	r3, #3
 80016e2:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80016e4:	2300      	movs	r3, #0
 80016e6:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80016e8:	2301      	movs	r3, #1
 80016ea:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80016ec:	2300      	movs	r3, #0
 80016ee:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80016f0:	2300      	movs	r3, #0
 80016f2:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80016f4:	2300      	movs	r3, #0
 80016f6:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80016f8:	2301      	movs	r3, #1
 80016fa:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80016fc:	2300      	movs	r3, #0
 80016fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001700:	2300      	movs	r3, #0
 8001702:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8001704:	f107 030c 	add.w	r3, r7, #12
 8001708:	4619      	mov	r1, r3
 800170a:	480d      	ldr	r0, [pc, #52]	@ (8001740 <MX_TIM1_Init+0xa8>)
 800170c:	f001 fff8 	bl	8003700 <HAL_TIM_Encoder_Init>
 8001710:	4603      	mov	r3, r0
 8001712:	2b00      	cmp	r3, #0
 8001714:	d001      	beq.n	800171a <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8001716:	f000 fb8d 	bl	8001e34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800171a:	2300      	movs	r3, #0
 800171c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800171e:	2300      	movs	r3, #0
 8001720:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001722:	1d3b      	adds	r3, r7, #4
 8001724:	4619      	mov	r1, r3
 8001726:	4806      	ldr	r0, [pc, #24]	@ (8001740 <MX_TIM1_Init+0xa8>)
 8001728:	f002 fdc4 	bl	80042b4 <HAL_TIMEx_MasterConfigSynchronization>
 800172c:	4603      	mov	r3, r0
 800172e:	2b00      	cmp	r3, #0
 8001730:	d001      	beq.n	8001736 <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8001732:	f000 fb7f 	bl	8001e34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001736:	bf00      	nop
 8001738:	3730      	adds	r7, #48	@ 0x30
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}
 800173e:	bf00      	nop
 8001740:	2000032c 	.word	0x2000032c
 8001744:	40010000 	.word	0x40010000

08001748 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b08e      	sub	sp, #56	@ 0x38
 800174c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800174e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001752:	2200      	movs	r2, #0
 8001754:	601a      	str	r2, [r3, #0]
 8001756:	605a      	str	r2, [r3, #4]
 8001758:	609a      	str	r2, [r3, #8]
 800175a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800175c:	f107 0320 	add.w	r3, r7, #32
 8001760:	2200      	movs	r2, #0
 8001762:	601a      	str	r2, [r3, #0]
 8001764:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001766:	1d3b      	adds	r3, r7, #4
 8001768:	2200      	movs	r2, #0
 800176a:	601a      	str	r2, [r3, #0]
 800176c:	605a      	str	r2, [r3, #4]
 800176e:	609a      	str	r2, [r3, #8]
 8001770:	60da      	str	r2, [r3, #12]
 8001772:	611a      	str	r2, [r3, #16]
 8001774:	615a      	str	r2, [r3, #20]
 8001776:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001778:	4b32      	ldr	r3, [pc, #200]	@ (8001844 <MX_TIM2_Init+0xfc>)
 800177a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800177e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 80-1;
 8001780:	4b30      	ldr	r3, [pc, #192]	@ (8001844 <MX_TIM2_Init+0xfc>)
 8001782:	224f      	movs	r2, #79	@ 0x4f
 8001784:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001786:	4b2f      	ldr	r3, [pc, #188]	@ (8001844 <MX_TIM2_Init+0xfc>)
 8001788:	2200      	movs	r2, #0
 800178a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 800178c:	4b2d      	ldr	r3, [pc, #180]	@ (8001844 <MX_TIM2_Init+0xfc>)
 800178e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001792:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001794:	4b2b      	ldr	r3, [pc, #172]	@ (8001844 <MX_TIM2_Init+0xfc>)
 8001796:	2200      	movs	r2, #0
 8001798:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800179a:	4b2a      	ldr	r3, [pc, #168]	@ (8001844 <MX_TIM2_Init+0xfc>)
 800179c:	2200      	movs	r2, #0
 800179e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80017a0:	4828      	ldr	r0, [pc, #160]	@ (8001844 <MX_TIM2_Init+0xfc>)
 80017a2:	f001 fe3d 	bl	8003420 <HAL_TIM_Base_Init>
 80017a6:	4603      	mov	r3, r0
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d001      	beq.n	80017b0 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 80017ac:	f000 fb42 	bl	8001e34 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017b0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80017b4:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80017b6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80017ba:	4619      	mov	r1, r3
 80017bc:	4821      	ldr	r0, [pc, #132]	@ (8001844 <MX_TIM2_Init+0xfc>)
 80017be:	f002 f995 	bl	8003aec <HAL_TIM_ConfigClockSource>
 80017c2:	4603      	mov	r3, r0
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d001      	beq.n	80017cc <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 80017c8:	f000 fb34 	bl	8001e34 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80017cc:	481d      	ldr	r0, [pc, #116]	@ (8001844 <MX_TIM2_Init+0xfc>)
 80017ce:	f001 fe76 	bl	80034be <HAL_TIM_PWM_Init>
 80017d2:	4603      	mov	r3, r0
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d001      	beq.n	80017dc <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80017d8:	f000 fb2c 	bl	8001e34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017dc:	2300      	movs	r3, #0
 80017de:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017e0:	2300      	movs	r3, #0
 80017e2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80017e4:	f107 0320 	add.w	r3, r7, #32
 80017e8:	4619      	mov	r1, r3
 80017ea:	4816      	ldr	r0, [pc, #88]	@ (8001844 <MX_TIM2_Init+0xfc>)
 80017ec:	f002 fd62 	bl	80042b4 <HAL_TIMEx_MasterConfigSynchronization>
 80017f0:	4603      	mov	r3, r0
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d001      	beq.n	80017fa <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80017f6:	f000 fb1d 	bl	8001e34 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80017fa:	2360      	movs	r3, #96	@ 0x60
 80017fc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80017fe:	2300      	movs	r3, #0
 8001800:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001802:	2300      	movs	r3, #0
 8001804:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001806:	2300      	movs	r3, #0
 8001808:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800180a:	1d3b      	adds	r3, r7, #4
 800180c:	2208      	movs	r2, #8
 800180e:	4619      	mov	r1, r3
 8001810:	480c      	ldr	r0, [pc, #48]	@ (8001844 <MX_TIM2_Init+0xfc>)
 8001812:	f002 f8a9 	bl	8003968 <HAL_TIM_PWM_ConfigChannel>
 8001816:	4603      	mov	r3, r0
 8001818:	2b00      	cmp	r3, #0
 800181a:	d001      	beq.n	8001820 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 800181c:	f000 fb0a 	bl	8001e34 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001820:	1d3b      	adds	r3, r7, #4
 8001822:	220c      	movs	r2, #12
 8001824:	4619      	mov	r1, r3
 8001826:	4807      	ldr	r0, [pc, #28]	@ (8001844 <MX_TIM2_Init+0xfc>)
 8001828:	f002 f89e 	bl	8003968 <HAL_TIM_PWM_ConfigChannel>
 800182c:	4603      	mov	r3, r0
 800182e:	2b00      	cmp	r3, #0
 8001830:	d001      	beq.n	8001836 <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 8001832:	f000 faff 	bl	8001e34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001836:	4803      	ldr	r0, [pc, #12]	@ (8001844 <MX_TIM2_Init+0xfc>)
 8001838:	f000 fc74 	bl	8002124 <HAL_TIM_MspPostInit>

}
 800183c:	bf00      	nop
 800183e:	3738      	adds	r7, #56	@ 0x38
 8001840:	46bd      	mov	sp, r7
 8001842:	bd80      	pop	{r7, pc}
 8001844:	20000374 	.word	0x20000374

08001848 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b08c      	sub	sp, #48	@ 0x30
 800184c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800184e:	f107 030c 	add.w	r3, r7, #12
 8001852:	2224      	movs	r2, #36	@ 0x24
 8001854:	2100      	movs	r1, #0
 8001856:	4618      	mov	r0, r3
 8001858:	f005 f87d 	bl	8006956 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800185c:	1d3b      	adds	r3, r7, #4
 800185e:	2200      	movs	r2, #0
 8001860:	601a      	str	r2, [r3, #0]
 8001862:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001864:	4b20      	ldr	r3, [pc, #128]	@ (80018e8 <MX_TIM3_Init+0xa0>)
 8001866:	4a21      	ldr	r2, [pc, #132]	@ (80018ec <MX_TIM3_Init+0xa4>)
 8001868:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 80-1;
 800186a:	4b1f      	ldr	r3, [pc, #124]	@ (80018e8 <MX_TIM3_Init+0xa0>)
 800186c:	224f      	movs	r2, #79	@ 0x4f
 800186e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001870:	4b1d      	ldr	r3, [pc, #116]	@ (80018e8 <MX_TIM3_Init+0xa0>)
 8001872:	2200      	movs	r2, #0
 8001874:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001876:	4b1c      	ldr	r3, [pc, #112]	@ (80018e8 <MX_TIM3_Init+0xa0>)
 8001878:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800187c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800187e:	4b1a      	ldr	r3, [pc, #104]	@ (80018e8 <MX_TIM3_Init+0xa0>)
 8001880:	2200      	movs	r2, #0
 8001882:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001884:	4b18      	ldr	r3, [pc, #96]	@ (80018e8 <MX_TIM3_Init+0xa0>)
 8001886:	2200      	movs	r2, #0
 8001888:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800188a:	2303      	movs	r3, #3
 800188c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800188e:	2300      	movs	r3, #0
 8001890:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001892:	2301      	movs	r3, #1
 8001894:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001896:	2300      	movs	r3, #0
 8001898:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800189a:	2300      	movs	r3, #0
 800189c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800189e:	2300      	movs	r3, #0
 80018a0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80018a2:	2301      	movs	r3, #1
 80018a4:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80018a6:	2300      	movs	r3, #0
 80018a8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80018aa:	2300      	movs	r3, #0
 80018ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80018ae:	f107 030c 	add.w	r3, r7, #12
 80018b2:	4619      	mov	r1, r3
 80018b4:	480c      	ldr	r0, [pc, #48]	@ (80018e8 <MX_TIM3_Init+0xa0>)
 80018b6:	f001 ff23 	bl	8003700 <HAL_TIM_Encoder_Init>
 80018ba:	4603      	mov	r3, r0
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d001      	beq.n	80018c4 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 80018c0:	f000 fab8 	bl	8001e34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018c4:	2300      	movs	r3, #0
 80018c6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018c8:	2300      	movs	r3, #0
 80018ca:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80018cc:	1d3b      	adds	r3, r7, #4
 80018ce:	4619      	mov	r1, r3
 80018d0:	4805      	ldr	r0, [pc, #20]	@ (80018e8 <MX_TIM3_Init+0xa0>)
 80018d2:	f002 fcef 	bl	80042b4 <HAL_TIMEx_MasterConfigSynchronization>
 80018d6:	4603      	mov	r3, r0
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d001      	beq.n	80018e0 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 80018dc:	f000 faaa 	bl	8001e34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80018e0:	bf00      	nop
 80018e2:	3730      	adds	r7, #48	@ 0x30
 80018e4:	46bd      	mov	sp, r7
 80018e6:	bd80      	pop	{r7, pc}
 80018e8:	200003bc 	.word	0x200003bc
 80018ec:	40000400 	.word	0x40000400

080018f0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b08e      	sub	sp, #56	@ 0x38
 80018f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80018f6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80018fa:	2200      	movs	r2, #0
 80018fc:	601a      	str	r2, [r3, #0]
 80018fe:	605a      	str	r2, [r3, #4]
 8001900:	609a      	str	r2, [r3, #8]
 8001902:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001904:	f107 0320 	add.w	r3, r7, #32
 8001908:	2200      	movs	r2, #0
 800190a:	601a      	str	r2, [r3, #0]
 800190c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800190e:	1d3b      	adds	r3, r7, #4
 8001910:	2200      	movs	r2, #0
 8001912:	601a      	str	r2, [r3, #0]
 8001914:	605a      	str	r2, [r3, #4]
 8001916:	609a      	str	r2, [r3, #8]
 8001918:	60da      	str	r2, [r3, #12]
 800191a:	611a      	str	r2, [r3, #16]
 800191c:	615a      	str	r2, [r3, #20]
 800191e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001920:	4b32      	ldr	r3, [pc, #200]	@ (80019ec <MX_TIM4_Init+0xfc>)
 8001922:	4a33      	ldr	r2, [pc, #204]	@ (80019f0 <MX_TIM4_Init+0x100>)
 8001924:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 80-1;
 8001926:	4b31      	ldr	r3, [pc, #196]	@ (80019ec <MX_TIM4_Init+0xfc>)
 8001928:	224f      	movs	r2, #79	@ 0x4f
 800192a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800192c:	4b2f      	ldr	r3, [pc, #188]	@ (80019ec <MX_TIM4_Init+0xfc>)
 800192e:	2200      	movs	r2, #0
 8001930:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000;
 8001932:	4b2e      	ldr	r3, [pc, #184]	@ (80019ec <MX_TIM4_Init+0xfc>)
 8001934:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001938:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800193a:	4b2c      	ldr	r3, [pc, #176]	@ (80019ec <MX_TIM4_Init+0xfc>)
 800193c:	2200      	movs	r2, #0
 800193e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001940:	4b2a      	ldr	r3, [pc, #168]	@ (80019ec <MX_TIM4_Init+0xfc>)
 8001942:	2200      	movs	r2, #0
 8001944:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001946:	4829      	ldr	r0, [pc, #164]	@ (80019ec <MX_TIM4_Init+0xfc>)
 8001948:	f001 fd6a 	bl	8003420 <HAL_TIM_Base_Init>
 800194c:	4603      	mov	r3, r0
 800194e:	2b00      	cmp	r3, #0
 8001950:	d001      	beq.n	8001956 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8001952:	f000 fa6f 	bl	8001e34 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001956:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800195a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800195c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001960:	4619      	mov	r1, r3
 8001962:	4822      	ldr	r0, [pc, #136]	@ (80019ec <MX_TIM4_Init+0xfc>)
 8001964:	f002 f8c2 	bl	8003aec <HAL_TIM_ConfigClockSource>
 8001968:	4603      	mov	r3, r0
 800196a:	2b00      	cmp	r3, #0
 800196c:	d001      	beq.n	8001972 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 800196e:	f000 fa61 	bl	8001e34 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001972:	481e      	ldr	r0, [pc, #120]	@ (80019ec <MX_TIM4_Init+0xfc>)
 8001974:	f001 fda3 	bl	80034be <HAL_TIM_PWM_Init>
 8001978:	4603      	mov	r3, r0
 800197a:	2b00      	cmp	r3, #0
 800197c:	d001      	beq.n	8001982 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 800197e:	f000 fa59 	bl	8001e34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001982:	2300      	movs	r3, #0
 8001984:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001986:	2300      	movs	r3, #0
 8001988:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800198a:	f107 0320 	add.w	r3, r7, #32
 800198e:	4619      	mov	r1, r3
 8001990:	4816      	ldr	r0, [pc, #88]	@ (80019ec <MX_TIM4_Init+0xfc>)
 8001992:	f002 fc8f 	bl	80042b4 <HAL_TIMEx_MasterConfigSynchronization>
 8001996:	4603      	mov	r3, r0
 8001998:	2b00      	cmp	r3, #0
 800199a:	d001      	beq.n	80019a0 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 800199c:	f000 fa4a 	bl	8001e34 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80019a0:	2360      	movs	r3, #96	@ 0x60
 80019a2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80019a4:	2300      	movs	r3, #0
 80019a6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80019a8:	2300      	movs	r3, #0
 80019aa:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80019ac:	2300      	movs	r3, #0
 80019ae:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80019b0:	1d3b      	adds	r3, r7, #4
 80019b2:	2208      	movs	r2, #8
 80019b4:	4619      	mov	r1, r3
 80019b6:	480d      	ldr	r0, [pc, #52]	@ (80019ec <MX_TIM4_Init+0xfc>)
 80019b8:	f001 ffd6 	bl	8003968 <HAL_TIM_PWM_ConfigChannel>
 80019bc:	4603      	mov	r3, r0
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d001      	beq.n	80019c6 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 80019c2:	f000 fa37 	bl	8001e34 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80019c6:	1d3b      	adds	r3, r7, #4
 80019c8:	220c      	movs	r2, #12
 80019ca:	4619      	mov	r1, r3
 80019cc:	4807      	ldr	r0, [pc, #28]	@ (80019ec <MX_TIM4_Init+0xfc>)
 80019ce:	f001 ffcb 	bl	8003968 <HAL_TIM_PWM_ConfigChannel>
 80019d2:	4603      	mov	r3, r0
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d001      	beq.n	80019dc <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 80019d8:	f000 fa2c 	bl	8001e34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80019dc:	4803      	ldr	r0, [pc, #12]	@ (80019ec <MX_TIM4_Init+0xfc>)
 80019de:	f000 fba1 	bl	8002124 <HAL_TIM_MspPostInit>

}
 80019e2:	bf00      	nop
 80019e4:	3738      	adds	r7, #56	@ 0x38
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd80      	pop	{r7, pc}
 80019ea:	bf00      	nop
 80019ec:	20000404 	.word	0x20000404
 80019f0:	40000800 	.word	0x40000800

080019f4 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b08c      	sub	sp, #48	@ 0x30
 80019f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80019fa:	f107 030c 	add.w	r3, r7, #12
 80019fe:	2224      	movs	r2, #36	@ 0x24
 8001a00:	2100      	movs	r1, #0
 8001a02:	4618      	mov	r0, r3
 8001a04:	f004 ffa7 	bl	8006956 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a08:	1d3b      	adds	r3, r7, #4
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	601a      	str	r2, [r3, #0]
 8001a0e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001a10:	4b20      	ldr	r3, [pc, #128]	@ (8001a94 <MX_TIM5_Init+0xa0>)
 8001a12:	4a21      	ldr	r2, [pc, #132]	@ (8001a98 <MX_TIM5_Init+0xa4>)
 8001a14:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 80-1;
 8001a16:	4b1f      	ldr	r3, [pc, #124]	@ (8001a94 <MX_TIM5_Init+0xa0>)
 8001a18:	224f      	movs	r2, #79	@ 0x4f
 8001a1a:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a1c:	4b1d      	ldr	r3, [pc, #116]	@ (8001a94 <MX_TIM5_Init+0xa0>)
 8001a1e:	2200      	movs	r2, #0
 8001a20:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 65535;
 8001a22:	4b1c      	ldr	r3, [pc, #112]	@ (8001a94 <MX_TIM5_Init+0xa0>)
 8001a24:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001a28:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a2a:	4b1a      	ldr	r3, [pc, #104]	@ (8001a94 <MX_TIM5_Init+0xa0>)
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a30:	4b18      	ldr	r3, [pc, #96]	@ (8001a94 <MX_TIM5_Init+0xa0>)
 8001a32:	2200      	movs	r2, #0
 8001a34:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001a36:	2303      	movs	r3, #3
 8001a38:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001a3e:	2301      	movs	r3, #1
 8001a40:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001a42:	2300      	movs	r3, #0
 8001a44:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001a46:	2300      	movs	r3, #0
 8001a48:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001a4e:	2301      	movs	r3, #1
 8001a50:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001a52:	2300      	movs	r3, #0
 8001a54:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001a56:	2300      	movs	r3, #0
 8001a58:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8001a5a:	f107 030c 	add.w	r3, r7, #12
 8001a5e:	4619      	mov	r1, r3
 8001a60:	480c      	ldr	r0, [pc, #48]	@ (8001a94 <MX_TIM5_Init+0xa0>)
 8001a62:	f001 fe4d 	bl	8003700 <HAL_TIM_Encoder_Init>
 8001a66:	4603      	mov	r3, r0
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d001      	beq.n	8001a70 <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 8001a6c:	f000 f9e2 	bl	8001e34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a70:	2300      	movs	r3, #0
 8001a72:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a74:	2300      	movs	r3, #0
 8001a76:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001a78:	1d3b      	adds	r3, r7, #4
 8001a7a:	4619      	mov	r1, r3
 8001a7c:	4805      	ldr	r0, [pc, #20]	@ (8001a94 <MX_TIM5_Init+0xa0>)
 8001a7e:	f002 fc19 	bl	80042b4 <HAL_TIMEx_MasterConfigSynchronization>
 8001a82:	4603      	mov	r3, r0
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d001      	beq.n	8001a8c <MX_TIM5_Init+0x98>
  {
    Error_Handler();
 8001a88:	f000 f9d4 	bl	8001e34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001a8c:	bf00      	nop
 8001a8e:	3730      	adds	r7, #48	@ 0x30
 8001a90:	46bd      	mov	sp, r7
 8001a92:	bd80      	pop	{r7, pc}
 8001a94:	2000044c 	.word	0x2000044c
 8001a98:	40000c00 	.word	0x40000c00

08001a9c <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b08c      	sub	sp, #48	@ 0x30
 8001aa0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001aa2:	f107 030c 	add.w	r3, r7, #12
 8001aa6:	2224      	movs	r2, #36	@ 0x24
 8001aa8:	2100      	movs	r1, #0
 8001aaa:	4618      	mov	r0, r3
 8001aac:	f004 ff53 	bl	8006956 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ab0:	1d3b      	adds	r3, r7, #4
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	601a      	str	r2, [r3, #0]
 8001ab6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001ab8:	4b22      	ldr	r3, [pc, #136]	@ (8001b44 <MX_TIM8_Init+0xa8>)
 8001aba:	4a23      	ldr	r2, [pc, #140]	@ (8001b48 <MX_TIM8_Init+0xac>)
 8001abc:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 80-1;
 8001abe:	4b21      	ldr	r3, [pc, #132]	@ (8001b44 <MX_TIM8_Init+0xa8>)
 8001ac0:	224f      	movs	r2, #79	@ 0x4f
 8001ac2:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ac4:	4b1f      	ldr	r3, [pc, #124]	@ (8001b44 <MX_TIM8_Init+0xa8>)
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8001aca:	4b1e      	ldr	r3, [pc, #120]	@ (8001b44 <MX_TIM8_Init+0xa8>)
 8001acc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001ad0:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ad2:	4b1c      	ldr	r3, [pc, #112]	@ (8001b44 <MX_TIM8_Init+0xa8>)
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001ad8:	4b1a      	ldr	r3, [pc, #104]	@ (8001b44 <MX_TIM8_Init+0xa8>)
 8001ada:	2200      	movs	r2, #0
 8001adc:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ade:	4b19      	ldr	r3, [pc, #100]	@ (8001b44 <MX_TIM8_Init+0xa8>)
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001ae4:	2303      	movs	r3, #3
 8001ae6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001aec:	2301      	movs	r3, #1
 8001aee:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001af0:	2300      	movs	r3, #0
 8001af2:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001af4:	2300      	movs	r3, #0
 8001af6:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001af8:	2300      	movs	r3, #0
 8001afa:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001afc:	2301      	movs	r3, #1
 8001afe:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001b00:	2300      	movs	r3, #0
 8001b02:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001b04:	2300      	movs	r3, #0
 8001b06:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8001b08:	f107 030c 	add.w	r3, r7, #12
 8001b0c:	4619      	mov	r1, r3
 8001b0e:	480d      	ldr	r0, [pc, #52]	@ (8001b44 <MX_TIM8_Init+0xa8>)
 8001b10:	f001 fdf6 	bl	8003700 <HAL_TIM_Encoder_Init>
 8001b14:	4603      	mov	r3, r0
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d001      	beq.n	8001b1e <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 8001b1a:	f000 f98b 	bl	8001e34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b22:	2300      	movs	r3, #0
 8001b24:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001b26:	1d3b      	adds	r3, r7, #4
 8001b28:	4619      	mov	r1, r3
 8001b2a:	4806      	ldr	r0, [pc, #24]	@ (8001b44 <MX_TIM8_Init+0xa8>)
 8001b2c:	f002 fbc2 	bl	80042b4 <HAL_TIMEx_MasterConfigSynchronization>
 8001b30:	4603      	mov	r3, r0
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d001      	beq.n	8001b3a <MX_TIM8_Init+0x9e>
  {
    Error_Handler();
 8001b36:	f000 f97d 	bl	8001e34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8001b3a:	bf00      	nop
 8001b3c:	3730      	adds	r7, #48	@ 0x30
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}
 8001b42:	bf00      	nop
 8001b44:	20000494 	.word	0x20000494
 8001b48:	40010400 	.word	0x40010400

08001b4c <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b08c      	sub	sp, #48	@ 0x30
 8001b50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b52:	f107 0320 	add.w	r3, r7, #32
 8001b56:	2200      	movs	r2, #0
 8001b58:	601a      	str	r2, [r3, #0]
 8001b5a:	605a      	str	r2, [r3, #4]
 8001b5c:	609a      	str	r2, [r3, #8]
 8001b5e:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b60:	1d3b      	adds	r3, r7, #4
 8001b62:	2200      	movs	r2, #0
 8001b64:	601a      	str	r2, [r3, #0]
 8001b66:	605a      	str	r2, [r3, #4]
 8001b68:	609a      	str	r2, [r3, #8]
 8001b6a:	60da      	str	r2, [r3, #12]
 8001b6c:	611a      	str	r2, [r3, #16]
 8001b6e:	615a      	str	r2, [r3, #20]
 8001b70:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8001b72:	4b2b      	ldr	r3, [pc, #172]	@ (8001c20 <MX_TIM9_Init+0xd4>)
 8001b74:	4a2b      	ldr	r2, [pc, #172]	@ (8001c24 <MX_TIM9_Init+0xd8>)
 8001b76:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 80-1;
 8001b78:	4b29      	ldr	r3, [pc, #164]	@ (8001c20 <MX_TIM9_Init+0xd4>)
 8001b7a:	224f      	movs	r2, #79	@ 0x4f
 8001b7c:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b7e:	4b28      	ldr	r3, [pc, #160]	@ (8001c20 <MX_TIM9_Init+0xd4>)
 8001b80:	2200      	movs	r2, #0
 8001b82:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 1000-1;
 8001b84:	4b26      	ldr	r3, [pc, #152]	@ (8001c20 <MX_TIM9_Init+0xd4>)
 8001b86:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001b8a:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b8c:	4b24      	ldr	r3, [pc, #144]	@ (8001c20 <MX_TIM9_Init+0xd4>)
 8001b8e:	2200      	movs	r2, #0
 8001b90:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b92:	4b23      	ldr	r3, [pc, #140]	@ (8001c20 <MX_TIM9_Init+0xd4>)
 8001b94:	2200      	movs	r2, #0
 8001b96:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8001b98:	4821      	ldr	r0, [pc, #132]	@ (8001c20 <MX_TIM9_Init+0xd4>)
 8001b9a:	f001 fc41 	bl	8003420 <HAL_TIM_Base_Init>
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d001      	beq.n	8001ba8 <MX_TIM9_Init+0x5c>
  {
    Error_Handler();
 8001ba4:	f000 f946 	bl	8001e34 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ba8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001bac:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8001bae:	f107 0320 	add.w	r3, r7, #32
 8001bb2:	4619      	mov	r1, r3
 8001bb4:	481a      	ldr	r0, [pc, #104]	@ (8001c20 <MX_TIM9_Init+0xd4>)
 8001bb6:	f001 ff99 	bl	8003aec <HAL_TIM_ConfigClockSource>
 8001bba:	4603      	mov	r3, r0
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d001      	beq.n	8001bc4 <MX_TIM9_Init+0x78>
  {
    Error_Handler();
 8001bc0:	f000 f938 	bl	8001e34 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 8001bc4:	4816      	ldr	r0, [pc, #88]	@ (8001c20 <MX_TIM9_Init+0xd4>)
 8001bc6:	f001 fc7a 	bl	80034be <HAL_TIM_PWM_Init>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d001      	beq.n	8001bd4 <MX_TIM9_Init+0x88>
  {
    Error_Handler();
 8001bd0:	f000 f930 	bl	8001e34 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001bd4:	2360      	movs	r3, #96	@ 0x60
 8001bd6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001be0:	2300      	movs	r3, #0
 8001be2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001be4:	1d3b      	adds	r3, r7, #4
 8001be6:	2200      	movs	r2, #0
 8001be8:	4619      	mov	r1, r3
 8001bea:	480d      	ldr	r0, [pc, #52]	@ (8001c20 <MX_TIM9_Init+0xd4>)
 8001bec:	f001 febc 	bl	8003968 <HAL_TIM_PWM_ConfigChannel>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d001      	beq.n	8001bfa <MX_TIM9_Init+0xae>
  {
    Error_Handler();
 8001bf6:	f000 f91d 	bl	8001e34 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001bfa:	1d3b      	adds	r3, r7, #4
 8001bfc:	2204      	movs	r2, #4
 8001bfe:	4619      	mov	r1, r3
 8001c00:	4807      	ldr	r0, [pc, #28]	@ (8001c20 <MX_TIM9_Init+0xd4>)
 8001c02:	f001 feb1 	bl	8003968 <HAL_TIM_PWM_ConfigChannel>
 8001c06:	4603      	mov	r3, r0
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d001      	beq.n	8001c10 <MX_TIM9_Init+0xc4>
  {
    Error_Handler();
 8001c0c:	f000 f912 	bl	8001e34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 8001c10:	4803      	ldr	r0, [pc, #12]	@ (8001c20 <MX_TIM9_Init+0xd4>)
 8001c12:	f000 fa87 	bl	8002124 <HAL_TIM_MspPostInit>

}
 8001c16:	bf00      	nop
 8001c18:	3730      	adds	r7, #48	@ 0x30
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bd80      	pop	{r7, pc}
 8001c1e:	bf00      	nop
 8001c20:	200004dc 	.word	0x200004dc
 8001c24:	40014000 	.word	0x40014000

08001c28 <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b08c      	sub	sp, #48	@ 0x30
 8001c2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c2e:	f107 0320 	add.w	r3, r7, #32
 8001c32:	2200      	movs	r2, #0
 8001c34:	601a      	str	r2, [r3, #0]
 8001c36:	605a      	str	r2, [r3, #4]
 8001c38:	609a      	str	r2, [r3, #8]
 8001c3a:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c3c:	1d3b      	adds	r3, r7, #4
 8001c3e:	2200      	movs	r2, #0
 8001c40:	601a      	str	r2, [r3, #0]
 8001c42:	605a      	str	r2, [r3, #4]
 8001c44:	609a      	str	r2, [r3, #8]
 8001c46:	60da      	str	r2, [r3, #12]
 8001c48:	611a      	str	r2, [r3, #16]
 8001c4a:	615a      	str	r2, [r3, #20]
 8001c4c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8001c4e:	4b2b      	ldr	r3, [pc, #172]	@ (8001cfc <MX_TIM12_Init+0xd4>)
 8001c50:	4a2b      	ldr	r2, [pc, #172]	@ (8001d00 <MX_TIM12_Init+0xd8>)
 8001c52:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 80-1;
 8001c54:	4b29      	ldr	r3, [pc, #164]	@ (8001cfc <MX_TIM12_Init+0xd4>)
 8001c56:	224f      	movs	r2, #79	@ 0x4f
 8001c58:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c5a:	4b28      	ldr	r3, [pc, #160]	@ (8001cfc <MX_TIM12_Init+0xd4>)
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 1000-1;
 8001c60:	4b26      	ldr	r3, [pc, #152]	@ (8001cfc <MX_TIM12_Init+0xd4>)
 8001c62:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001c66:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c68:	4b24      	ldr	r3, [pc, #144]	@ (8001cfc <MX_TIM12_Init+0xd4>)
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c6e:	4b23      	ldr	r3, [pc, #140]	@ (8001cfc <MX_TIM12_Init+0xd4>)
 8001c70:	2200      	movs	r2, #0
 8001c72:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 8001c74:	4821      	ldr	r0, [pc, #132]	@ (8001cfc <MX_TIM12_Init+0xd4>)
 8001c76:	f001 fbd3 	bl	8003420 <HAL_TIM_Base_Init>
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d001      	beq.n	8001c84 <MX_TIM12_Init+0x5c>
  {
    Error_Handler();
 8001c80:	f000 f8d8 	bl	8001e34 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c84:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c88:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 8001c8a:	f107 0320 	add.w	r3, r7, #32
 8001c8e:	4619      	mov	r1, r3
 8001c90:	481a      	ldr	r0, [pc, #104]	@ (8001cfc <MX_TIM12_Init+0xd4>)
 8001c92:	f001 ff2b 	bl	8003aec <HAL_TIM_ConfigClockSource>
 8001c96:	4603      	mov	r3, r0
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d001      	beq.n	8001ca0 <MX_TIM12_Init+0x78>
  {
    Error_Handler();
 8001c9c:	f000 f8ca 	bl	8001e34 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8001ca0:	4816      	ldr	r0, [pc, #88]	@ (8001cfc <MX_TIM12_Init+0xd4>)
 8001ca2:	f001 fc0c 	bl	80034be <HAL_TIM_PWM_Init>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d001      	beq.n	8001cb0 <MX_TIM12_Init+0x88>
  {
    Error_Handler();
 8001cac:	f000 f8c2 	bl	8001e34 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001cb0:	2360      	movs	r3, #96	@ 0x60
 8001cb2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001cb8:	2300      	movs	r3, #0
 8001cba:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001cc0:	1d3b      	adds	r3, r7, #4
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	4619      	mov	r1, r3
 8001cc6:	480d      	ldr	r0, [pc, #52]	@ (8001cfc <MX_TIM12_Init+0xd4>)
 8001cc8:	f001 fe4e 	bl	8003968 <HAL_TIM_PWM_ConfigChannel>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d001      	beq.n	8001cd6 <MX_TIM12_Init+0xae>
  {
    Error_Handler();
 8001cd2:	f000 f8af 	bl	8001e34 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001cd6:	1d3b      	adds	r3, r7, #4
 8001cd8:	2204      	movs	r2, #4
 8001cda:	4619      	mov	r1, r3
 8001cdc:	4807      	ldr	r0, [pc, #28]	@ (8001cfc <MX_TIM12_Init+0xd4>)
 8001cde:	f001 fe43 	bl	8003968 <HAL_TIM_PWM_ConfigChannel>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d001      	beq.n	8001cec <MX_TIM12_Init+0xc4>
  {
    Error_Handler();
 8001ce8:	f000 f8a4 	bl	8001e34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 8001cec:	4803      	ldr	r0, [pc, #12]	@ (8001cfc <MX_TIM12_Init+0xd4>)
 8001cee:	f000 fa19 	bl	8002124 <HAL_TIM_MspPostInit>

}
 8001cf2:	bf00      	nop
 8001cf4:	3730      	adds	r7, #48	@ 0x30
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd80      	pop	{r7, pc}
 8001cfa:	bf00      	nop
 8001cfc:	20000524 	.word	0x20000524
 8001d00:	40001800 	.word	0x40001800

08001d04 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001d08:	4b11      	ldr	r3, [pc, #68]	@ (8001d50 <MX_USART2_UART_Init+0x4c>)
 8001d0a:	4a12      	ldr	r2, [pc, #72]	@ (8001d54 <MX_USART2_UART_Init+0x50>)
 8001d0c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001d0e:	4b10      	ldr	r3, [pc, #64]	@ (8001d50 <MX_USART2_UART_Init+0x4c>)
 8001d10:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001d14:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001d16:	4b0e      	ldr	r3, [pc, #56]	@ (8001d50 <MX_USART2_UART_Init+0x4c>)
 8001d18:	2200      	movs	r2, #0
 8001d1a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001d1c:	4b0c      	ldr	r3, [pc, #48]	@ (8001d50 <MX_USART2_UART_Init+0x4c>)
 8001d1e:	2200      	movs	r2, #0
 8001d20:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001d22:	4b0b      	ldr	r3, [pc, #44]	@ (8001d50 <MX_USART2_UART_Init+0x4c>)
 8001d24:	2200      	movs	r2, #0
 8001d26:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001d28:	4b09      	ldr	r3, [pc, #36]	@ (8001d50 <MX_USART2_UART_Init+0x4c>)
 8001d2a:	220c      	movs	r2, #12
 8001d2c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d2e:	4b08      	ldr	r3, [pc, #32]	@ (8001d50 <MX_USART2_UART_Init+0x4c>)
 8001d30:	2200      	movs	r2, #0
 8001d32:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d34:	4b06      	ldr	r3, [pc, #24]	@ (8001d50 <MX_USART2_UART_Init+0x4c>)
 8001d36:	2200      	movs	r2, #0
 8001d38:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001d3a:	4805      	ldr	r0, [pc, #20]	@ (8001d50 <MX_USART2_UART_Init+0x4c>)
 8001d3c:	f002 fb36 	bl	80043ac <HAL_UART_Init>
 8001d40:	4603      	mov	r3, r0
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d001      	beq.n	8001d4a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001d46:	f000 f875 	bl	8001e34 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001d4a:	bf00      	nop
 8001d4c:	bd80      	pop	{r7, pc}
 8001d4e:	bf00      	nop
 8001d50:	2000056c 	.word	0x2000056c
 8001d54:	40004400 	.word	0x40004400

08001d58 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	b087      	sub	sp, #28
 8001d5c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001d5e:	2300      	movs	r3, #0
 8001d60:	617b      	str	r3, [r7, #20]
 8001d62:	4b25      	ldr	r3, [pc, #148]	@ (8001df8 <MX_GPIO_Init+0xa0>)
 8001d64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d66:	4a24      	ldr	r2, [pc, #144]	@ (8001df8 <MX_GPIO_Init+0xa0>)
 8001d68:	f043 0310 	orr.w	r3, r3, #16
 8001d6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d6e:	4b22      	ldr	r3, [pc, #136]	@ (8001df8 <MX_GPIO_Init+0xa0>)
 8001d70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d72:	f003 0310 	and.w	r3, r3, #16
 8001d76:	617b      	str	r3, [r7, #20]
 8001d78:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	613b      	str	r3, [r7, #16]
 8001d7e:	4b1e      	ldr	r3, [pc, #120]	@ (8001df8 <MX_GPIO_Init+0xa0>)
 8001d80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d82:	4a1d      	ldr	r2, [pc, #116]	@ (8001df8 <MX_GPIO_Init+0xa0>)
 8001d84:	f043 0301 	orr.w	r3, r3, #1
 8001d88:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d8a:	4b1b      	ldr	r3, [pc, #108]	@ (8001df8 <MX_GPIO_Init+0xa0>)
 8001d8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d8e:	f003 0301 	and.w	r3, r3, #1
 8001d92:	613b      	str	r3, [r7, #16]
 8001d94:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d96:	2300      	movs	r3, #0
 8001d98:	60fb      	str	r3, [r7, #12]
 8001d9a:	4b17      	ldr	r3, [pc, #92]	@ (8001df8 <MX_GPIO_Init+0xa0>)
 8001d9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d9e:	4a16      	ldr	r2, [pc, #88]	@ (8001df8 <MX_GPIO_Init+0xa0>)
 8001da0:	f043 0302 	orr.w	r3, r3, #2
 8001da4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001da6:	4b14      	ldr	r3, [pc, #80]	@ (8001df8 <MX_GPIO_Init+0xa0>)
 8001da8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001daa:	f003 0302 	and.w	r3, r3, #2
 8001dae:	60fb      	str	r3, [r7, #12]
 8001db0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001db2:	2300      	movs	r3, #0
 8001db4:	60bb      	str	r3, [r7, #8]
 8001db6:	4b10      	ldr	r3, [pc, #64]	@ (8001df8 <MX_GPIO_Init+0xa0>)
 8001db8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dba:	4a0f      	ldr	r2, [pc, #60]	@ (8001df8 <MX_GPIO_Init+0xa0>)
 8001dbc:	f043 0308 	orr.w	r3, r3, #8
 8001dc0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dc2:	4b0d      	ldr	r3, [pc, #52]	@ (8001df8 <MX_GPIO_Init+0xa0>)
 8001dc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dc6:	f003 0308 	and.w	r3, r3, #8
 8001dca:	60bb      	str	r3, [r7, #8]
 8001dcc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001dce:	2300      	movs	r3, #0
 8001dd0:	607b      	str	r3, [r7, #4]
 8001dd2:	4b09      	ldr	r3, [pc, #36]	@ (8001df8 <MX_GPIO_Init+0xa0>)
 8001dd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dd6:	4a08      	ldr	r2, [pc, #32]	@ (8001df8 <MX_GPIO_Init+0xa0>)
 8001dd8:	f043 0304 	orr.w	r3, r3, #4
 8001ddc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dde:	4b06      	ldr	r3, [pc, #24]	@ (8001df8 <MX_GPIO_Init+0xa0>)
 8001de0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001de2:	f003 0304 	and.w	r3, r3, #4
 8001de6:	607b      	str	r3, [r7, #4]
 8001de8:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001dea:	bf00      	nop
 8001dec:	371c      	adds	r7, #28
 8001dee:	46bd      	mov	sp, r7
 8001df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df4:	4770      	bx	lr
 8001df6:	bf00      	nop
 8001df8:	40023800 	.word	0x40023800

08001dfc <_write>:

/* USER CODE BEGIN 4 */
int _write(int file, char *ptr, int len) {
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b086      	sub	sp, #24
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	60f8      	str	r0, [r7, #12]
 8001e04:	60b9      	str	r1, [r7, #8]
 8001e06:	607a      	str	r2, [r7, #4]

	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8001e08:	2300      	movs	r3, #0
 8001e0a:	617b      	str	r3, [r7, #20]
 8001e0c:	e009      	b.n	8001e22 <_write+0x26>
		ITM_SendChar(*ptr++);
 8001e0e:	68bb      	ldr	r3, [r7, #8]
 8001e10:	1c5a      	adds	r2, r3, #1
 8001e12:	60ba      	str	r2, [r7, #8]
 8001e14:	781b      	ldrb	r3, [r3, #0]
 8001e16:	4618      	mov	r0, r3
 8001e18:	f7ff fb82 	bl	8001520 <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8001e1c:	697b      	ldr	r3, [r7, #20]
 8001e1e:	3301      	adds	r3, #1
 8001e20:	617b      	str	r3, [r7, #20]
 8001e22:	697a      	ldr	r2, [r7, #20]
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	429a      	cmp	r2, r3
 8001e28:	dbf1      	blt.n	8001e0e <_write+0x12>
	}
	return len;
 8001e2a:	687b      	ldr	r3, [r7, #4]
}
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	3718      	adds	r7, #24
 8001e30:	46bd      	mov	sp, r7
 8001e32:	bd80      	pop	{r7, pc}

08001e34 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e34:	b480      	push	{r7}
 8001e36:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e38:	b672      	cpsid	i
}
 8001e3a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001e3c:	bf00      	nop
 8001e3e:	e7fd      	b.n	8001e3c <Error_Handler+0x8>

08001e40 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e40:	b480      	push	{r7}
 8001e42:	b083      	sub	sp, #12
 8001e44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e46:	2300      	movs	r3, #0
 8001e48:	607b      	str	r3, [r7, #4]
 8001e4a:	4b10      	ldr	r3, [pc, #64]	@ (8001e8c <HAL_MspInit+0x4c>)
 8001e4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e4e:	4a0f      	ldr	r2, [pc, #60]	@ (8001e8c <HAL_MspInit+0x4c>)
 8001e50:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e54:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e56:	4b0d      	ldr	r3, [pc, #52]	@ (8001e8c <HAL_MspInit+0x4c>)
 8001e58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e5a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e5e:	607b      	str	r3, [r7, #4]
 8001e60:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e62:	2300      	movs	r3, #0
 8001e64:	603b      	str	r3, [r7, #0]
 8001e66:	4b09      	ldr	r3, [pc, #36]	@ (8001e8c <HAL_MspInit+0x4c>)
 8001e68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e6a:	4a08      	ldr	r2, [pc, #32]	@ (8001e8c <HAL_MspInit+0x4c>)
 8001e6c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e70:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e72:	4b06      	ldr	r3, [pc, #24]	@ (8001e8c <HAL_MspInit+0x4c>)
 8001e74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e7a:	603b      	str	r3, [r7, #0]
 8001e7c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e7e:	bf00      	nop
 8001e80:	370c      	adds	r7, #12
 8001e82:	46bd      	mov	sp, r7
 8001e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e88:	4770      	bx	lr
 8001e8a:	bf00      	nop
 8001e8c:	40023800 	.word	0x40023800

08001e90 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b090      	sub	sp, #64	@ 0x40
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e98:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	601a      	str	r2, [r3, #0]
 8001ea0:	605a      	str	r2, [r3, #4]
 8001ea2:	609a      	str	r2, [r3, #8]
 8001ea4:	60da      	str	r2, [r3, #12]
 8001ea6:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	4a64      	ldr	r2, [pc, #400]	@ (8002040 <HAL_TIM_Encoder_MspInit+0x1b0>)
 8001eae:	4293      	cmp	r3, r2
 8001eb0:	d12d      	bne.n	8001f0e <HAL_TIM_Encoder_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001eb6:	4b63      	ldr	r3, [pc, #396]	@ (8002044 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8001eb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eba:	4a62      	ldr	r2, [pc, #392]	@ (8002044 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8001ebc:	f043 0301 	orr.w	r3, r3, #1
 8001ec0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ec2:	4b60      	ldr	r3, [pc, #384]	@ (8002044 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8001ec4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ec6:	f003 0301 	and.w	r3, r3, #1
 8001eca:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001ecc:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001ece:	2300      	movs	r3, #0
 8001ed0:	627b      	str	r3, [r7, #36]	@ 0x24
 8001ed2:	4b5c      	ldr	r3, [pc, #368]	@ (8002044 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8001ed4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ed6:	4a5b      	ldr	r2, [pc, #364]	@ (8002044 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8001ed8:	f043 0310 	orr.w	r3, r3, #16
 8001edc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ede:	4b59      	ldr	r3, [pc, #356]	@ (8002044 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8001ee0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ee2:	f003 0310 	and.w	r3, r3, #16
 8001ee6:	627b      	str	r3, [r7, #36]	@ 0x24
 8001ee8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 8001eea:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 8001eee:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ef0:	2302      	movs	r3, #2
 8001ef2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ef4:	2301      	movs	r3, #1
 8001ef6:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ef8:	2300      	movs	r3, #0
 8001efa:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001efc:	2301      	movs	r3, #1
 8001efe:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001f00:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001f04:	4619      	mov	r1, r3
 8001f06:	4850      	ldr	r0, [pc, #320]	@ (8002048 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8001f08:	f000 fc96 	bl	8002838 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8001f0c:	e094      	b.n	8002038 <HAL_TIM_Encoder_MspInit+0x1a8>
  else if(htim_encoder->Instance==TIM3)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	4a4e      	ldr	r2, [pc, #312]	@ (800204c <HAL_TIM_Encoder_MspInit+0x1bc>)
 8001f14:	4293      	cmp	r3, r2
 8001f16:	d12c      	bne.n	8001f72 <HAL_TIM_Encoder_MspInit+0xe2>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001f18:	2300      	movs	r3, #0
 8001f1a:	623b      	str	r3, [r7, #32]
 8001f1c:	4b49      	ldr	r3, [pc, #292]	@ (8002044 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8001f1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f20:	4a48      	ldr	r2, [pc, #288]	@ (8002044 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8001f22:	f043 0302 	orr.w	r3, r3, #2
 8001f26:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f28:	4b46      	ldr	r3, [pc, #280]	@ (8002044 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8001f2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f2c:	f003 0302 	and.w	r3, r3, #2
 8001f30:	623b      	str	r3, [r7, #32]
 8001f32:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f34:	2300      	movs	r3, #0
 8001f36:	61fb      	str	r3, [r7, #28]
 8001f38:	4b42      	ldr	r3, [pc, #264]	@ (8002044 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8001f3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f3c:	4a41      	ldr	r2, [pc, #260]	@ (8002044 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8001f3e:	f043 0301 	orr.w	r3, r3, #1
 8001f42:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f44:	4b3f      	ldr	r3, [pc, #252]	@ (8002044 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8001f46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f48:	f003 0301 	and.w	r3, r3, #1
 8001f4c:	61fb      	str	r3, [r7, #28]
 8001f4e:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001f50:	23c0      	movs	r3, #192	@ 0xc0
 8001f52:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f54:	2302      	movs	r3, #2
 8001f56:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001f60:	2302      	movs	r3, #2
 8001f62:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f64:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001f68:	4619      	mov	r1, r3
 8001f6a:	4839      	ldr	r0, [pc, #228]	@ (8002050 <HAL_TIM_Encoder_MspInit+0x1c0>)
 8001f6c:	f000 fc64 	bl	8002838 <HAL_GPIO_Init>
}
 8001f70:	e062      	b.n	8002038 <HAL_TIM_Encoder_MspInit+0x1a8>
  else if(htim_encoder->Instance==TIM5)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	4a37      	ldr	r2, [pc, #220]	@ (8002054 <HAL_TIM_Encoder_MspInit+0x1c4>)
 8001f78:	4293      	cmp	r3, r2
 8001f7a:	d12c      	bne.n	8001fd6 <HAL_TIM_Encoder_MspInit+0x146>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	61bb      	str	r3, [r7, #24]
 8001f80:	4b30      	ldr	r3, [pc, #192]	@ (8002044 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8001f82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f84:	4a2f      	ldr	r2, [pc, #188]	@ (8002044 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8001f86:	f043 0308 	orr.w	r3, r3, #8
 8001f8a:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f8c:	4b2d      	ldr	r3, [pc, #180]	@ (8002044 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8001f8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f90:	f003 0308 	and.w	r3, r3, #8
 8001f94:	61bb      	str	r3, [r7, #24]
 8001f96:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f98:	2300      	movs	r3, #0
 8001f9a:	617b      	str	r3, [r7, #20]
 8001f9c:	4b29      	ldr	r3, [pc, #164]	@ (8002044 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8001f9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fa0:	4a28      	ldr	r2, [pc, #160]	@ (8002044 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8001fa2:	f043 0301 	orr.w	r3, r3, #1
 8001fa6:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fa8:	4b26      	ldr	r3, [pc, #152]	@ (8002044 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8001faa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fac:	f003 0301 	and.w	r3, r3, #1
 8001fb0:	617b      	str	r3, [r7, #20]
 8001fb2:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001fb4:	2303      	movs	r3, #3
 8001fb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fb8:	2302      	movs	r3, #2
 8001fba:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8001fc4:	2302      	movs	r3, #2
 8001fc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fc8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001fcc:	4619      	mov	r1, r3
 8001fce:	4820      	ldr	r0, [pc, #128]	@ (8002050 <HAL_TIM_Encoder_MspInit+0x1c0>)
 8001fd0:	f000 fc32 	bl	8002838 <HAL_GPIO_Init>
}
 8001fd4:	e030      	b.n	8002038 <HAL_TIM_Encoder_MspInit+0x1a8>
  else if(htim_encoder->Instance==TIM8)
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	4a1f      	ldr	r2, [pc, #124]	@ (8002058 <HAL_TIM_Encoder_MspInit+0x1c8>)
 8001fdc:	4293      	cmp	r3, r2
 8001fde:	d12b      	bne.n	8002038 <HAL_TIM_Encoder_MspInit+0x1a8>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	613b      	str	r3, [r7, #16]
 8001fe4:	4b17      	ldr	r3, [pc, #92]	@ (8002044 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8001fe6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fe8:	4a16      	ldr	r2, [pc, #88]	@ (8002044 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8001fea:	f043 0302 	orr.w	r3, r3, #2
 8001fee:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ff0:	4b14      	ldr	r3, [pc, #80]	@ (8002044 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8001ff2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ff4:	f003 0302 	and.w	r3, r3, #2
 8001ff8:	613b      	str	r3, [r7, #16]
 8001ffa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	60fb      	str	r3, [r7, #12]
 8002000:	4b10      	ldr	r3, [pc, #64]	@ (8002044 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8002002:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002004:	4a0f      	ldr	r2, [pc, #60]	@ (8002044 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8002006:	f043 0304 	orr.w	r3, r3, #4
 800200a:	6313      	str	r3, [r2, #48]	@ 0x30
 800200c:	4b0d      	ldr	r3, [pc, #52]	@ (8002044 <HAL_TIM_Encoder_MspInit+0x1b4>)
 800200e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002010:	f003 0304 	and.w	r3, r3, #4
 8002014:	60fb      	str	r3, [r7, #12]
 8002016:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002018:	23c0      	movs	r3, #192	@ 0xc0
 800201a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800201c:	2302      	movs	r3, #2
 800201e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002020:	2300      	movs	r3, #0
 8002022:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002024:	2300      	movs	r3, #0
 8002026:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8002028:	2303      	movs	r3, #3
 800202a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800202c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002030:	4619      	mov	r1, r3
 8002032:	480a      	ldr	r0, [pc, #40]	@ (800205c <HAL_TIM_Encoder_MspInit+0x1cc>)
 8002034:	f000 fc00 	bl	8002838 <HAL_GPIO_Init>
}
 8002038:	bf00      	nop
 800203a:	3740      	adds	r7, #64	@ 0x40
 800203c:	46bd      	mov	sp, r7
 800203e:	bd80      	pop	{r7, pc}
 8002040:	40010000 	.word	0x40010000
 8002044:	40023800 	.word	0x40023800
 8002048:	40021000 	.word	0x40021000
 800204c:	40000400 	.word	0x40000400
 8002050:	40020000 	.word	0x40020000
 8002054:	40000c00 	.word	0x40000c00
 8002058:	40010400 	.word	0x40010400
 800205c:	40020800 	.word	0x40020800

08002060 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002060:	b480      	push	{r7}
 8002062:	b087      	sub	sp, #28
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002070:	d10e      	bne.n	8002090 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002072:	2300      	movs	r3, #0
 8002074:	617b      	str	r3, [r7, #20]
 8002076:	4b27      	ldr	r3, [pc, #156]	@ (8002114 <HAL_TIM_Base_MspInit+0xb4>)
 8002078:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800207a:	4a26      	ldr	r2, [pc, #152]	@ (8002114 <HAL_TIM_Base_MspInit+0xb4>)
 800207c:	f043 0301 	orr.w	r3, r3, #1
 8002080:	6413      	str	r3, [r2, #64]	@ 0x40
 8002082:	4b24      	ldr	r3, [pc, #144]	@ (8002114 <HAL_TIM_Base_MspInit+0xb4>)
 8002084:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002086:	f003 0301 	and.w	r3, r3, #1
 800208a:	617b      	str	r3, [r7, #20]
 800208c:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }

}
 800208e:	e03a      	b.n	8002106 <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM4)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	4a20      	ldr	r2, [pc, #128]	@ (8002118 <HAL_TIM_Base_MspInit+0xb8>)
 8002096:	4293      	cmp	r3, r2
 8002098:	d10e      	bne.n	80020b8 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800209a:	2300      	movs	r3, #0
 800209c:	613b      	str	r3, [r7, #16]
 800209e:	4b1d      	ldr	r3, [pc, #116]	@ (8002114 <HAL_TIM_Base_MspInit+0xb4>)
 80020a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020a2:	4a1c      	ldr	r2, [pc, #112]	@ (8002114 <HAL_TIM_Base_MspInit+0xb4>)
 80020a4:	f043 0304 	orr.w	r3, r3, #4
 80020a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80020aa:	4b1a      	ldr	r3, [pc, #104]	@ (8002114 <HAL_TIM_Base_MspInit+0xb4>)
 80020ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ae:	f003 0304 	and.w	r3, r3, #4
 80020b2:	613b      	str	r3, [r7, #16]
 80020b4:	693b      	ldr	r3, [r7, #16]
}
 80020b6:	e026      	b.n	8002106 <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM9)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	4a17      	ldr	r2, [pc, #92]	@ (800211c <HAL_TIM_Base_MspInit+0xbc>)
 80020be:	4293      	cmp	r3, r2
 80020c0:	d10e      	bne.n	80020e0 <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM9_CLK_ENABLE();
 80020c2:	2300      	movs	r3, #0
 80020c4:	60fb      	str	r3, [r7, #12]
 80020c6:	4b13      	ldr	r3, [pc, #76]	@ (8002114 <HAL_TIM_Base_MspInit+0xb4>)
 80020c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020ca:	4a12      	ldr	r2, [pc, #72]	@ (8002114 <HAL_TIM_Base_MspInit+0xb4>)
 80020cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80020d0:	6453      	str	r3, [r2, #68]	@ 0x44
 80020d2:	4b10      	ldr	r3, [pc, #64]	@ (8002114 <HAL_TIM_Base_MspInit+0xb4>)
 80020d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020d6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80020da:	60fb      	str	r3, [r7, #12]
 80020dc:	68fb      	ldr	r3, [r7, #12]
}
 80020de:	e012      	b.n	8002106 <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM12)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4a0e      	ldr	r2, [pc, #56]	@ (8002120 <HAL_TIM_Base_MspInit+0xc0>)
 80020e6:	4293      	cmp	r3, r2
 80020e8:	d10d      	bne.n	8002106 <HAL_TIM_Base_MspInit+0xa6>
    __HAL_RCC_TIM12_CLK_ENABLE();
 80020ea:	2300      	movs	r3, #0
 80020ec:	60bb      	str	r3, [r7, #8]
 80020ee:	4b09      	ldr	r3, [pc, #36]	@ (8002114 <HAL_TIM_Base_MspInit+0xb4>)
 80020f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020f2:	4a08      	ldr	r2, [pc, #32]	@ (8002114 <HAL_TIM_Base_MspInit+0xb4>)
 80020f4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80020f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80020fa:	4b06      	ldr	r3, [pc, #24]	@ (8002114 <HAL_TIM_Base_MspInit+0xb4>)
 80020fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002102:	60bb      	str	r3, [r7, #8]
 8002104:	68bb      	ldr	r3, [r7, #8]
}
 8002106:	bf00      	nop
 8002108:	371c      	adds	r7, #28
 800210a:	46bd      	mov	sp, r7
 800210c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002110:	4770      	bx	lr
 8002112:	bf00      	nop
 8002114:	40023800 	.word	0x40023800
 8002118:	40000800 	.word	0x40000800
 800211c:	40014000 	.word	0x40014000
 8002120:	40001800 	.word	0x40001800

08002124 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b08c      	sub	sp, #48	@ 0x30
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800212c:	f107 031c 	add.w	r3, r7, #28
 8002130:	2200      	movs	r2, #0
 8002132:	601a      	str	r2, [r3, #0]
 8002134:	605a      	str	r2, [r3, #4]
 8002136:	609a      	str	r2, [r3, #8]
 8002138:	60da      	str	r2, [r3, #12]
 800213a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002144:	d11f      	bne.n	8002186 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002146:	2300      	movs	r3, #0
 8002148:	61bb      	str	r3, [r7, #24]
 800214a:	4b47      	ldr	r3, [pc, #284]	@ (8002268 <HAL_TIM_MspPostInit+0x144>)
 800214c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800214e:	4a46      	ldr	r2, [pc, #280]	@ (8002268 <HAL_TIM_MspPostInit+0x144>)
 8002150:	f043 0302 	orr.w	r3, r3, #2
 8002154:	6313      	str	r3, [r2, #48]	@ 0x30
 8002156:	4b44      	ldr	r3, [pc, #272]	@ (8002268 <HAL_TIM_MspPostInit+0x144>)
 8002158:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800215a:	f003 0302 	and.w	r3, r3, #2
 800215e:	61bb      	str	r3, [r7, #24]
 8002160:	69bb      	ldr	r3, [r7, #24]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    PB11     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002162:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002166:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002168:	2302      	movs	r3, #2
 800216a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800216c:	2300      	movs	r3, #0
 800216e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002170:	2300      	movs	r3, #0
 8002172:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002174:	2301      	movs	r3, #1
 8002176:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002178:	f107 031c 	add.w	r3, r7, #28
 800217c:	4619      	mov	r1, r3
 800217e:	483b      	ldr	r0, [pc, #236]	@ (800226c <HAL_TIM_MspPostInit+0x148>)
 8002180:	f000 fb5a 	bl	8002838 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 8002184:	e06c      	b.n	8002260 <HAL_TIM_MspPostInit+0x13c>
  else if(htim->Instance==TIM4)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	4a39      	ldr	r2, [pc, #228]	@ (8002270 <HAL_TIM_MspPostInit+0x14c>)
 800218c:	4293      	cmp	r3, r2
 800218e:	d11f      	bne.n	80021d0 <HAL_TIM_MspPostInit+0xac>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002190:	2300      	movs	r3, #0
 8002192:	617b      	str	r3, [r7, #20]
 8002194:	4b34      	ldr	r3, [pc, #208]	@ (8002268 <HAL_TIM_MspPostInit+0x144>)
 8002196:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002198:	4a33      	ldr	r2, [pc, #204]	@ (8002268 <HAL_TIM_MspPostInit+0x144>)
 800219a:	f043 0308 	orr.w	r3, r3, #8
 800219e:	6313      	str	r3, [r2, #48]	@ 0x30
 80021a0:	4b31      	ldr	r3, [pc, #196]	@ (8002268 <HAL_TIM_MspPostInit+0x144>)
 80021a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021a4:	f003 0308 	and.w	r3, r3, #8
 80021a8:	617b      	str	r3, [r7, #20]
 80021aa:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80021ac:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80021b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021b2:	2302      	movs	r3, #2
 80021b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021b6:	2300      	movs	r3, #0
 80021b8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021ba:	2300      	movs	r3, #0
 80021bc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80021be:	2302      	movs	r3, #2
 80021c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80021c2:	f107 031c 	add.w	r3, r7, #28
 80021c6:	4619      	mov	r1, r3
 80021c8:	482a      	ldr	r0, [pc, #168]	@ (8002274 <HAL_TIM_MspPostInit+0x150>)
 80021ca:	f000 fb35 	bl	8002838 <HAL_GPIO_Init>
}
 80021ce:	e047      	b.n	8002260 <HAL_TIM_MspPostInit+0x13c>
  else if(htim->Instance==TIM9)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	4a28      	ldr	r2, [pc, #160]	@ (8002278 <HAL_TIM_MspPostInit+0x154>)
 80021d6:	4293      	cmp	r3, r2
 80021d8:	d11e      	bne.n	8002218 <HAL_TIM_MspPostInit+0xf4>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80021da:	2300      	movs	r3, #0
 80021dc:	613b      	str	r3, [r7, #16]
 80021de:	4b22      	ldr	r3, [pc, #136]	@ (8002268 <HAL_TIM_MspPostInit+0x144>)
 80021e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021e2:	4a21      	ldr	r2, [pc, #132]	@ (8002268 <HAL_TIM_MspPostInit+0x144>)
 80021e4:	f043 0310 	orr.w	r3, r3, #16
 80021e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80021ea:	4b1f      	ldr	r3, [pc, #124]	@ (8002268 <HAL_TIM_MspPostInit+0x144>)
 80021ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021ee:	f003 0310 	and.w	r3, r3, #16
 80021f2:	613b      	str	r3, [r7, #16]
 80021f4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80021f6:	2360      	movs	r3, #96	@ 0x60
 80021f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021fa:	2302      	movs	r3, #2
 80021fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021fe:	2300      	movs	r3, #0
 8002200:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002202:	2300      	movs	r3, #0
 8002204:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8002206:	2303      	movs	r3, #3
 8002208:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800220a:	f107 031c 	add.w	r3, r7, #28
 800220e:	4619      	mov	r1, r3
 8002210:	481a      	ldr	r0, [pc, #104]	@ (800227c <HAL_TIM_MspPostInit+0x158>)
 8002212:	f000 fb11 	bl	8002838 <HAL_GPIO_Init>
}
 8002216:	e023      	b.n	8002260 <HAL_TIM_MspPostInit+0x13c>
  else if(htim->Instance==TIM12)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	4a18      	ldr	r2, [pc, #96]	@ (8002280 <HAL_TIM_MspPostInit+0x15c>)
 800221e:	4293      	cmp	r3, r2
 8002220:	d11e      	bne.n	8002260 <HAL_TIM_MspPostInit+0x13c>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002222:	2300      	movs	r3, #0
 8002224:	60fb      	str	r3, [r7, #12]
 8002226:	4b10      	ldr	r3, [pc, #64]	@ (8002268 <HAL_TIM_MspPostInit+0x144>)
 8002228:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800222a:	4a0f      	ldr	r2, [pc, #60]	@ (8002268 <HAL_TIM_MspPostInit+0x144>)
 800222c:	f043 0302 	orr.w	r3, r3, #2
 8002230:	6313      	str	r3, [r2, #48]	@ 0x30
 8002232:	4b0d      	ldr	r3, [pc, #52]	@ (8002268 <HAL_TIM_MspPostInit+0x144>)
 8002234:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002236:	f003 0302 	and.w	r3, r3, #2
 800223a:	60fb      	str	r3, [r7, #12]
 800223c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800223e:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8002242:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002244:	2302      	movs	r3, #2
 8002246:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002248:	2301      	movs	r3, #1
 800224a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800224c:	2300      	movs	r3, #0
 800224e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8002250:	2309      	movs	r3, #9
 8002252:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002254:	f107 031c 	add.w	r3, r7, #28
 8002258:	4619      	mov	r1, r3
 800225a:	4804      	ldr	r0, [pc, #16]	@ (800226c <HAL_TIM_MspPostInit+0x148>)
 800225c:	f000 faec 	bl	8002838 <HAL_GPIO_Init>
}
 8002260:	bf00      	nop
 8002262:	3730      	adds	r7, #48	@ 0x30
 8002264:	46bd      	mov	sp, r7
 8002266:	bd80      	pop	{r7, pc}
 8002268:	40023800 	.word	0x40023800
 800226c:	40020400 	.word	0x40020400
 8002270:	40000800 	.word	0x40000800
 8002274:	40020c00 	.word	0x40020c00
 8002278:	40014000 	.word	0x40014000
 800227c:	40021000 	.word	0x40021000
 8002280:	40001800 	.word	0x40001800

08002284 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b08a      	sub	sp, #40	@ 0x28
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800228c:	f107 0314 	add.w	r3, r7, #20
 8002290:	2200      	movs	r2, #0
 8002292:	601a      	str	r2, [r3, #0]
 8002294:	605a      	str	r2, [r3, #4]
 8002296:	609a      	str	r2, [r3, #8]
 8002298:	60da      	str	r2, [r3, #12]
 800229a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	4a19      	ldr	r2, [pc, #100]	@ (8002308 <HAL_UART_MspInit+0x84>)
 80022a2:	4293      	cmp	r3, r2
 80022a4:	d12b      	bne.n	80022fe <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80022a6:	2300      	movs	r3, #0
 80022a8:	613b      	str	r3, [r7, #16]
 80022aa:	4b18      	ldr	r3, [pc, #96]	@ (800230c <HAL_UART_MspInit+0x88>)
 80022ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ae:	4a17      	ldr	r2, [pc, #92]	@ (800230c <HAL_UART_MspInit+0x88>)
 80022b0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80022b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80022b6:	4b15      	ldr	r3, [pc, #84]	@ (800230c <HAL_UART_MspInit+0x88>)
 80022b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022be:	613b      	str	r3, [r7, #16]
 80022c0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022c2:	2300      	movs	r3, #0
 80022c4:	60fb      	str	r3, [r7, #12]
 80022c6:	4b11      	ldr	r3, [pc, #68]	@ (800230c <HAL_UART_MspInit+0x88>)
 80022c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ca:	4a10      	ldr	r2, [pc, #64]	@ (800230c <HAL_UART_MspInit+0x88>)
 80022cc:	f043 0301 	orr.w	r3, r3, #1
 80022d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80022d2:	4b0e      	ldr	r3, [pc, #56]	@ (800230c <HAL_UART_MspInit+0x88>)
 80022d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022d6:	f003 0301 	and.w	r3, r3, #1
 80022da:	60fb      	str	r3, [r7, #12]
 80022dc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80022de:	230c      	movs	r3, #12
 80022e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022e2:	2302      	movs	r3, #2
 80022e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022e6:	2300      	movs	r3, #0
 80022e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022ea:	2303      	movs	r3, #3
 80022ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80022ee:	2307      	movs	r3, #7
 80022f0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022f2:	f107 0314 	add.w	r3, r7, #20
 80022f6:	4619      	mov	r1, r3
 80022f8:	4805      	ldr	r0, [pc, #20]	@ (8002310 <HAL_UART_MspInit+0x8c>)
 80022fa:	f000 fa9d 	bl	8002838 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 80022fe:	bf00      	nop
 8002300:	3728      	adds	r7, #40	@ 0x28
 8002302:	46bd      	mov	sp, r7
 8002304:	bd80      	pop	{r7, pc}
 8002306:	bf00      	nop
 8002308:	40004400 	.word	0x40004400
 800230c:	40023800 	.word	0x40023800
 8002310:	40020000 	.word	0x40020000

08002314 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002314:	b480      	push	{r7}
 8002316:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002318:	bf00      	nop
 800231a:	e7fd      	b.n	8002318 <NMI_Handler+0x4>

0800231c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800231c:	b480      	push	{r7}
 800231e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002320:	bf00      	nop
 8002322:	e7fd      	b.n	8002320 <HardFault_Handler+0x4>

08002324 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002324:	b480      	push	{r7}
 8002326:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002328:	bf00      	nop
 800232a:	e7fd      	b.n	8002328 <MemManage_Handler+0x4>

0800232c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800232c:	b480      	push	{r7}
 800232e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002330:	bf00      	nop
 8002332:	e7fd      	b.n	8002330 <BusFault_Handler+0x4>

08002334 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002334:	b480      	push	{r7}
 8002336:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002338:	bf00      	nop
 800233a:	e7fd      	b.n	8002338 <UsageFault_Handler+0x4>

0800233c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800233c:	b480      	push	{r7}
 800233e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002340:	bf00      	nop
 8002342:	46bd      	mov	sp, r7
 8002344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002348:	4770      	bx	lr

0800234a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800234a:	b480      	push	{r7}
 800234c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800234e:	bf00      	nop
 8002350:	46bd      	mov	sp, r7
 8002352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002356:	4770      	bx	lr

08002358 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002358:	b480      	push	{r7}
 800235a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800235c:	bf00      	nop
 800235e:	46bd      	mov	sp, r7
 8002360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002364:	4770      	bx	lr

08002366 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002366:	b580      	push	{r7, lr}
 8002368:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800236a:	f000 f93b 	bl	80025e4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800236e:	bf00      	nop
 8002370:	bd80      	pop	{r7, pc}

08002372 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002372:	b480      	push	{r7}
 8002374:	af00      	add	r7, sp, #0
  return 1;
 8002376:	2301      	movs	r3, #1
}
 8002378:	4618      	mov	r0, r3
 800237a:	46bd      	mov	sp, r7
 800237c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002380:	4770      	bx	lr

08002382 <_kill>:

int _kill(int pid, int sig)
{
 8002382:	b580      	push	{r7, lr}
 8002384:	b082      	sub	sp, #8
 8002386:	af00      	add	r7, sp, #0
 8002388:	6078      	str	r0, [r7, #4]
 800238a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800238c:	f004 fba4 	bl	8006ad8 <__errno>
 8002390:	4603      	mov	r3, r0
 8002392:	2216      	movs	r2, #22
 8002394:	601a      	str	r2, [r3, #0]
  return -1;
 8002396:	f04f 33ff 	mov.w	r3, #4294967295
}
 800239a:	4618      	mov	r0, r3
 800239c:	3708      	adds	r7, #8
 800239e:	46bd      	mov	sp, r7
 80023a0:	bd80      	pop	{r7, pc}

080023a2 <_exit>:

void _exit (int status)
{
 80023a2:	b580      	push	{r7, lr}
 80023a4:	b082      	sub	sp, #8
 80023a6:	af00      	add	r7, sp, #0
 80023a8:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80023aa:	f04f 31ff 	mov.w	r1, #4294967295
 80023ae:	6878      	ldr	r0, [r7, #4]
 80023b0:	f7ff ffe7 	bl	8002382 <_kill>
  while (1) {}    /* Make sure we hang here */
 80023b4:	bf00      	nop
 80023b6:	e7fd      	b.n	80023b4 <_exit+0x12>

080023b8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b086      	sub	sp, #24
 80023bc:	af00      	add	r7, sp, #0
 80023be:	60f8      	str	r0, [r7, #12]
 80023c0:	60b9      	str	r1, [r7, #8]
 80023c2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023c4:	2300      	movs	r3, #0
 80023c6:	617b      	str	r3, [r7, #20]
 80023c8:	e00a      	b.n	80023e0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80023ca:	f3af 8000 	nop.w
 80023ce:	4601      	mov	r1, r0
 80023d0:	68bb      	ldr	r3, [r7, #8]
 80023d2:	1c5a      	adds	r2, r3, #1
 80023d4:	60ba      	str	r2, [r7, #8]
 80023d6:	b2ca      	uxtb	r2, r1
 80023d8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023da:	697b      	ldr	r3, [r7, #20]
 80023dc:	3301      	adds	r3, #1
 80023de:	617b      	str	r3, [r7, #20]
 80023e0:	697a      	ldr	r2, [r7, #20]
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	429a      	cmp	r2, r3
 80023e6:	dbf0      	blt.n	80023ca <_read+0x12>
  }

  return len;
 80023e8:	687b      	ldr	r3, [r7, #4]
}
 80023ea:	4618      	mov	r0, r3
 80023ec:	3718      	adds	r7, #24
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bd80      	pop	{r7, pc}

080023f2 <_close>:
  }
  return len;
}

int _close(int file)
{
 80023f2:	b480      	push	{r7}
 80023f4:	b083      	sub	sp, #12
 80023f6:	af00      	add	r7, sp, #0
 80023f8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80023fa:	f04f 33ff 	mov.w	r3, #4294967295
}
 80023fe:	4618      	mov	r0, r3
 8002400:	370c      	adds	r7, #12
 8002402:	46bd      	mov	sp, r7
 8002404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002408:	4770      	bx	lr

0800240a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800240a:	b480      	push	{r7}
 800240c:	b083      	sub	sp, #12
 800240e:	af00      	add	r7, sp, #0
 8002410:	6078      	str	r0, [r7, #4]
 8002412:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800241a:	605a      	str	r2, [r3, #4]
  return 0;
 800241c:	2300      	movs	r3, #0
}
 800241e:	4618      	mov	r0, r3
 8002420:	370c      	adds	r7, #12
 8002422:	46bd      	mov	sp, r7
 8002424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002428:	4770      	bx	lr

0800242a <_isatty>:

int _isatty(int file)
{
 800242a:	b480      	push	{r7}
 800242c:	b083      	sub	sp, #12
 800242e:	af00      	add	r7, sp, #0
 8002430:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002432:	2301      	movs	r3, #1
}
 8002434:	4618      	mov	r0, r3
 8002436:	370c      	adds	r7, #12
 8002438:	46bd      	mov	sp, r7
 800243a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243e:	4770      	bx	lr

08002440 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002440:	b480      	push	{r7}
 8002442:	b085      	sub	sp, #20
 8002444:	af00      	add	r7, sp, #0
 8002446:	60f8      	str	r0, [r7, #12]
 8002448:	60b9      	str	r1, [r7, #8]
 800244a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800244c:	2300      	movs	r3, #0
}
 800244e:	4618      	mov	r0, r3
 8002450:	3714      	adds	r7, #20
 8002452:	46bd      	mov	sp, r7
 8002454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002458:	4770      	bx	lr
	...

0800245c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b086      	sub	sp, #24
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002464:	4a14      	ldr	r2, [pc, #80]	@ (80024b8 <_sbrk+0x5c>)
 8002466:	4b15      	ldr	r3, [pc, #84]	@ (80024bc <_sbrk+0x60>)
 8002468:	1ad3      	subs	r3, r2, r3
 800246a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800246c:	697b      	ldr	r3, [r7, #20]
 800246e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002470:	4b13      	ldr	r3, [pc, #76]	@ (80024c0 <_sbrk+0x64>)
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	2b00      	cmp	r3, #0
 8002476:	d102      	bne.n	800247e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002478:	4b11      	ldr	r3, [pc, #68]	@ (80024c0 <_sbrk+0x64>)
 800247a:	4a12      	ldr	r2, [pc, #72]	@ (80024c4 <_sbrk+0x68>)
 800247c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800247e:	4b10      	ldr	r3, [pc, #64]	@ (80024c0 <_sbrk+0x64>)
 8002480:	681a      	ldr	r2, [r3, #0]
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	4413      	add	r3, r2
 8002486:	693a      	ldr	r2, [r7, #16]
 8002488:	429a      	cmp	r2, r3
 800248a:	d207      	bcs.n	800249c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800248c:	f004 fb24 	bl	8006ad8 <__errno>
 8002490:	4603      	mov	r3, r0
 8002492:	220c      	movs	r2, #12
 8002494:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002496:	f04f 33ff 	mov.w	r3, #4294967295
 800249a:	e009      	b.n	80024b0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800249c:	4b08      	ldr	r3, [pc, #32]	@ (80024c0 <_sbrk+0x64>)
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80024a2:	4b07      	ldr	r3, [pc, #28]	@ (80024c0 <_sbrk+0x64>)
 80024a4:	681a      	ldr	r2, [r3, #0]
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	4413      	add	r3, r2
 80024aa:	4a05      	ldr	r2, [pc, #20]	@ (80024c0 <_sbrk+0x64>)
 80024ac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80024ae:	68fb      	ldr	r3, [r7, #12]
}
 80024b0:	4618      	mov	r0, r3
 80024b2:	3718      	adds	r7, #24
 80024b4:	46bd      	mov	sp, r7
 80024b6:	bd80      	pop	{r7, pc}
 80024b8:	20020000 	.word	0x20020000
 80024bc:	00000400 	.word	0x00000400
 80024c0:	200005b4 	.word	0x200005b4
 80024c4:	20000708 	.word	0x20000708

080024c8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80024c8:	b480      	push	{r7}
 80024ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80024cc:	4b06      	ldr	r3, [pc, #24]	@ (80024e8 <SystemInit+0x20>)
 80024ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024d2:	4a05      	ldr	r2, [pc, #20]	@ (80024e8 <SystemInit+0x20>)
 80024d4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80024d8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80024dc:	bf00      	nop
 80024de:	46bd      	mov	sp, r7
 80024e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e4:	4770      	bx	lr
 80024e6:	bf00      	nop
 80024e8:	e000ed00 	.word	0xe000ed00

080024ec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80024ec:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002524 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80024f0:	f7ff ffea 	bl	80024c8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80024f4:	480c      	ldr	r0, [pc, #48]	@ (8002528 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80024f6:	490d      	ldr	r1, [pc, #52]	@ (800252c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80024f8:	4a0d      	ldr	r2, [pc, #52]	@ (8002530 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80024fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80024fc:	e002      	b.n	8002504 <LoopCopyDataInit>

080024fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80024fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002500:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002502:	3304      	adds	r3, #4

08002504 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002504:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002506:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002508:	d3f9      	bcc.n	80024fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800250a:	4a0a      	ldr	r2, [pc, #40]	@ (8002534 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800250c:	4c0a      	ldr	r4, [pc, #40]	@ (8002538 <LoopFillZerobss+0x22>)
  movs r3, #0
 800250e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002510:	e001      	b.n	8002516 <LoopFillZerobss>

08002512 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002512:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002514:	3204      	adds	r2, #4

08002516 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002516:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002518:	d3fb      	bcc.n	8002512 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800251a:	f004 fae3 	bl	8006ae4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800251e:	f7ff f826 	bl	800156e <main>
  bx  lr    
 8002522:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002524:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002528:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800252c:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8002530:	08009adc 	.word	0x08009adc
  ldr r2, =_sbss
 8002534:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8002538:	20000708 	.word	0x20000708

0800253c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800253c:	e7fe      	b.n	800253c <ADC_IRQHandler>
	...

08002540 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002544:	4b0e      	ldr	r3, [pc, #56]	@ (8002580 <HAL_Init+0x40>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	4a0d      	ldr	r2, [pc, #52]	@ (8002580 <HAL_Init+0x40>)
 800254a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800254e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002550:	4b0b      	ldr	r3, [pc, #44]	@ (8002580 <HAL_Init+0x40>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	4a0a      	ldr	r2, [pc, #40]	@ (8002580 <HAL_Init+0x40>)
 8002556:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800255a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800255c:	4b08      	ldr	r3, [pc, #32]	@ (8002580 <HAL_Init+0x40>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	4a07      	ldr	r2, [pc, #28]	@ (8002580 <HAL_Init+0x40>)
 8002562:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002566:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002568:	2003      	movs	r0, #3
 800256a:	f000 f931 	bl	80027d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800256e:	200f      	movs	r0, #15
 8002570:	f000 f808 	bl	8002584 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002574:	f7ff fc64 	bl	8001e40 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002578:	2300      	movs	r3, #0
}
 800257a:	4618      	mov	r0, r3
 800257c:	bd80      	pop	{r7, pc}
 800257e:	bf00      	nop
 8002580:	40023c00 	.word	0x40023c00

08002584 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b082      	sub	sp, #8
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800258c:	4b12      	ldr	r3, [pc, #72]	@ (80025d8 <HAL_InitTick+0x54>)
 800258e:	681a      	ldr	r2, [r3, #0]
 8002590:	4b12      	ldr	r3, [pc, #72]	@ (80025dc <HAL_InitTick+0x58>)
 8002592:	781b      	ldrb	r3, [r3, #0]
 8002594:	4619      	mov	r1, r3
 8002596:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800259a:	fbb3 f3f1 	udiv	r3, r3, r1
 800259e:	fbb2 f3f3 	udiv	r3, r2, r3
 80025a2:	4618      	mov	r0, r3
 80025a4:	f000 f93b 	bl	800281e <HAL_SYSTICK_Config>
 80025a8:	4603      	mov	r3, r0
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d001      	beq.n	80025b2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80025ae:	2301      	movs	r3, #1
 80025b0:	e00e      	b.n	80025d0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	2b0f      	cmp	r3, #15
 80025b6:	d80a      	bhi.n	80025ce <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80025b8:	2200      	movs	r2, #0
 80025ba:	6879      	ldr	r1, [r7, #4]
 80025bc:	f04f 30ff 	mov.w	r0, #4294967295
 80025c0:	f000 f911 	bl	80027e6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80025c4:	4a06      	ldr	r2, [pc, #24]	@ (80025e0 <HAL_InitTick+0x5c>)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80025ca:	2300      	movs	r3, #0
 80025cc:	e000      	b.n	80025d0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80025ce:	2301      	movs	r3, #1
}
 80025d0:	4618      	mov	r0, r3
 80025d2:	3708      	adds	r7, #8
 80025d4:	46bd      	mov	sp, r7
 80025d6:	bd80      	pop	{r7, pc}
 80025d8:	20000008 	.word	0x20000008
 80025dc:	20000010 	.word	0x20000010
 80025e0:	2000000c 	.word	0x2000000c

080025e4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025e4:	b480      	push	{r7}
 80025e6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80025e8:	4b06      	ldr	r3, [pc, #24]	@ (8002604 <HAL_IncTick+0x20>)
 80025ea:	781b      	ldrb	r3, [r3, #0]
 80025ec:	461a      	mov	r2, r3
 80025ee:	4b06      	ldr	r3, [pc, #24]	@ (8002608 <HAL_IncTick+0x24>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	4413      	add	r3, r2
 80025f4:	4a04      	ldr	r2, [pc, #16]	@ (8002608 <HAL_IncTick+0x24>)
 80025f6:	6013      	str	r3, [r2, #0]
}
 80025f8:	bf00      	nop
 80025fa:	46bd      	mov	sp, r7
 80025fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002600:	4770      	bx	lr
 8002602:	bf00      	nop
 8002604:	20000010 	.word	0x20000010
 8002608:	200005b8 	.word	0x200005b8

0800260c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800260c:	b480      	push	{r7}
 800260e:	af00      	add	r7, sp, #0
  return uwTick;
 8002610:	4b03      	ldr	r3, [pc, #12]	@ (8002620 <HAL_GetTick+0x14>)
 8002612:	681b      	ldr	r3, [r3, #0]
}
 8002614:	4618      	mov	r0, r3
 8002616:	46bd      	mov	sp, r7
 8002618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261c:	4770      	bx	lr
 800261e:	bf00      	nop
 8002620:	200005b8 	.word	0x200005b8

08002624 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b084      	sub	sp, #16
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800262c:	f7ff ffee 	bl	800260c <HAL_GetTick>
 8002630:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	f1b3 3fff 	cmp.w	r3, #4294967295
 800263c:	d005      	beq.n	800264a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800263e:	4b0a      	ldr	r3, [pc, #40]	@ (8002668 <HAL_Delay+0x44>)
 8002640:	781b      	ldrb	r3, [r3, #0]
 8002642:	461a      	mov	r2, r3
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	4413      	add	r3, r2
 8002648:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800264a:	bf00      	nop
 800264c:	f7ff ffde 	bl	800260c <HAL_GetTick>
 8002650:	4602      	mov	r2, r0
 8002652:	68bb      	ldr	r3, [r7, #8]
 8002654:	1ad3      	subs	r3, r2, r3
 8002656:	68fa      	ldr	r2, [r7, #12]
 8002658:	429a      	cmp	r2, r3
 800265a:	d8f7      	bhi.n	800264c <HAL_Delay+0x28>
  {
  }
}
 800265c:	bf00      	nop
 800265e:	bf00      	nop
 8002660:	3710      	adds	r7, #16
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}
 8002666:	bf00      	nop
 8002668:	20000010 	.word	0x20000010

0800266c <__NVIC_SetPriorityGrouping>:
{
 800266c:	b480      	push	{r7}
 800266e:	b085      	sub	sp, #20
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	f003 0307 	and.w	r3, r3, #7
 800267a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800267c:	4b0c      	ldr	r3, [pc, #48]	@ (80026b0 <__NVIC_SetPriorityGrouping+0x44>)
 800267e:	68db      	ldr	r3, [r3, #12]
 8002680:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002682:	68ba      	ldr	r2, [r7, #8]
 8002684:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002688:	4013      	ands	r3, r2
 800268a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002690:	68bb      	ldr	r3, [r7, #8]
 8002692:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002694:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002698:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800269c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800269e:	4a04      	ldr	r2, [pc, #16]	@ (80026b0 <__NVIC_SetPriorityGrouping+0x44>)
 80026a0:	68bb      	ldr	r3, [r7, #8]
 80026a2:	60d3      	str	r3, [r2, #12]
}
 80026a4:	bf00      	nop
 80026a6:	3714      	adds	r7, #20
 80026a8:	46bd      	mov	sp, r7
 80026aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ae:	4770      	bx	lr
 80026b0:	e000ed00 	.word	0xe000ed00

080026b4 <__NVIC_GetPriorityGrouping>:
{
 80026b4:	b480      	push	{r7}
 80026b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80026b8:	4b04      	ldr	r3, [pc, #16]	@ (80026cc <__NVIC_GetPriorityGrouping+0x18>)
 80026ba:	68db      	ldr	r3, [r3, #12]
 80026bc:	0a1b      	lsrs	r3, r3, #8
 80026be:	f003 0307 	and.w	r3, r3, #7
}
 80026c2:	4618      	mov	r0, r3
 80026c4:	46bd      	mov	sp, r7
 80026c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ca:	4770      	bx	lr
 80026cc:	e000ed00 	.word	0xe000ed00

080026d0 <__NVIC_SetPriority>:
{
 80026d0:	b480      	push	{r7}
 80026d2:	b083      	sub	sp, #12
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	4603      	mov	r3, r0
 80026d8:	6039      	str	r1, [r7, #0]
 80026da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	db0a      	blt.n	80026fa <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	b2da      	uxtb	r2, r3
 80026e8:	490c      	ldr	r1, [pc, #48]	@ (800271c <__NVIC_SetPriority+0x4c>)
 80026ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026ee:	0112      	lsls	r2, r2, #4
 80026f0:	b2d2      	uxtb	r2, r2
 80026f2:	440b      	add	r3, r1
 80026f4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80026f8:	e00a      	b.n	8002710 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	b2da      	uxtb	r2, r3
 80026fe:	4908      	ldr	r1, [pc, #32]	@ (8002720 <__NVIC_SetPriority+0x50>)
 8002700:	79fb      	ldrb	r3, [r7, #7]
 8002702:	f003 030f 	and.w	r3, r3, #15
 8002706:	3b04      	subs	r3, #4
 8002708:	0112      	lsls	r2, r2, #4
 800270a:	b2d2      	uxtb	r2, r2
 800270c:	440b      	add	r3, r1
 800270e:	761a      	strb	r2, [r3, #24]
}
 8002710:	bf00      	nop
 8002712:	370c      	adds	r7, #12
 8002714:	46bd      	mov	sp, r7
 8002716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271a:	4770      	bx	lr
 800271c:	e000e100 	.word	0xe000e100
 8002720:	e000ed00 	.word	0xe000ed00

08002724 <NVIC_EncodePriority>:
{
 8002724:	b480      	push	{r7}
 8002726:	b089      	sub	sp, #36	@ 0x24
 8002728:	af00      	add	r7, sp, #0
 800272a:	60f8      	str	r0, [r7, #12]
 800272c:	60b9      	str	r1, [r7, #8]
 800272e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	f003 0307 	and.w	r3, r3, #7
 8002736:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002738:	69fb      	ldr	r3, [r7, #28]
 800273a:	f1c3 0307 	rsb	r3, r3, #7
 800273e:	2b04      	cmp	r3, #4
 8002740:	bf28      	it	cs
 8002742:	2304      	movcs	r3, #4
 8002744:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002746:	69fb      	ldr	r3, [r7, #28]
 8002748:	3304      	adds	r3, #4
 800274a:	2b06      	cmp	r3, #6
 800274c:	d902      	bls.n	8002754 <NVIC_EncodePriority+0x30>
 800274e:	69fb      	ldr	r3, [r7, #28]
 8002750:	3b03      	subs	r3, #3
 8002752:	e000      	b.n	8002756 <NVIC_EncodePriority+0x32>
 8002754:	2300      	movs	r3, #0
 8002756:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002758:	f04f 32ff 	mov.w	r2, #4294967295
 800275c:	69bb      	ldr	r3, [r7, #24]
 800275e:	fa02 f303 	lsl.w	r3, r2, r3
 8002762:	43da      	mvns	r2, r3
 8002764:	68bb      	ldr	r3, [r7, #8]
 8002766:	401a      	ands	r2, r3
 8002768:	697b      	ldr	r3, [r7, #20]
 800276a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800276c:	f04f 31ff 	mov.w	r1, #4294967295
 8002770:	697b      	ldr	r3, [r7, #20]
 8002772:	fa01 f303 	lsl.w	r3, r1, r3
 8002776:	43d9      	mvns	r1, r3
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800277c:	4313      	orrs	r3, r2
}
 800277e:	4618      	mov	r0, r3
 8002780:	3724      	adds	r7, #36	@ 0x24
 8002782:	46bd      	mov	sp, r7
 8002784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002788:	4770      	bx	lr
	...

0800278c <SysTick_Config>:
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b082      	sub	sp, #8
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	3b01      	subs	r3, #1
 8002798:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800279c:	d301      	bcc.n	80027a2 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 800279e:	2301      	movs	r3, #1
 80027a0:	e00f      	b.n	80027c2 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80027a2:	4a0a      	ldr	r2, [pc, #40]	@ (80027cc <SysTick_Config+0x40>)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	3b01      	subs	r3, #1
 80027a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80027aa:	210f      	movs	r1, #15
 80027ac:	f04f 30ff 	mov.w	r0, #4294967295
 80027b0:	f7ff ff8e 	bl	80026d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80027b4:	4b05      	ldr	r3, [pc, #20]	@ (80027cc <SysTick_Config+0x40>)
 80027b6:	2200      	movs	r2, #0
 80027b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80027ba:	4b04      	ldr	r3, [pc, #16]	@ (80027cc <SysTick_Config+0x40>)
 80027bc:	2207      	movs	r2, #7
 80027be:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 80027c0:	2300      	movs	r3, #0
}
 80027c2:	4618      	mov	r0, r3
 80027c4:	3708      	adds	r7, #8
 80027c6:	46bd      	mov	sp, r7
 80027c8:	bd80      	pop	{r7, pc}
 80027ca:	bf00      	nop
 80027cc:	e000e010 	.word	0xe000e010

080027d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b082      	sub	sp, #8
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80027d8:	6878      	ldr	r0, [r7, #4]
 80027da:	f7ff ff47 	bl	800266c <__NVIC_SetPriorityGrouping>
}
 80027de:	bf00      	nop
 80027e0:	3708      	adds	r7, #8
 80027e2:	46bd      	mov	sp, r7
 80027e4:	bd80      	pop	{r7, pc}

080027e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80027e6:	b580      	push	{r7, lr}
 80027e8:	b086      	sub	sp, #24
 80027ea:	af00      	add	r7, sp, #0
 80027ec:	4603      	mov	r3, r0
 80027ee:	60b9      	str	r1, [r7, #8]
 80027f0:	607a      	str	r2, [r7, #4]
 80027f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80027f4:	2300      	movs	r3, #0
 80027f6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80027f8:	f7ff ff5c 	bl	80026b4 <__NVIC_GetPriorityGrouping>
 80027fc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80027fe:	687a      	ldr	r2, [r7, #4]
 8002800:	68b9      	ldr	r1, [r7, #8]
 8002802:	6978      	ldr	r0, [r7, #20]
 8002804:	f7ff ff8e 	bl	8002724 <NVIC_EncodePriority>
 8002808:	4602      	mov	r2, r0
 800280a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800280e:	4611      	mov	r1, r2
 8002810:	4618      	mov	r0, r3
 8002812:	f7ff ff5d 	bl	80026d0 <__NVIC_SetPriority>
}
 8002816:	bf00      	nop
 8002818:	3718      	adds	r7, #24
 800281a:	46bd      	mov	sp, r7
 800281c:	bd80      	pop	{r7, pc}

0800281e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800281e:	b580      	push	{r7, lr}
 8002820:	b082      	sub	sp, #8
 8002822:	af00      	add	r7, sp, #0
 8002824:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002826:	6878      	ldr	r0, [r7, #4]
 8002828:	f7ff ffb0 	bl	800278c <SysTick_Config>
 800282c:	4603      	mov	r3, r0
}
 800282e:	4618      	mov	r0, r3
 8002830:	3708      	adds	r7, #8
 8002832:	46bd      	mov	sp, r7
 8002834:	bd80      	pop	{r7, pc}
	...

08002838 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002838:	b480      	push	{r7}
 800283a:	b089      	sub	sp, #36	@ 0x24
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
 8002840:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002842:	2300      	movs	r3, #0
 8002844:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002846:	2300      	movs	r3, #0
 8002848:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800284a:	2300      	movs	r3, #0
 800284c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800284e:	2300      	movs	r3, #0
 8002850:	61fb      	str	r3, [r7, #28]
 8002852:	e16b      	b.n	8002b2c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002854:	2201      	movs	r2, #1
 8002856:	69fb      	ldr	r3, [r7, #28]
 8002858:	fa02 f303 	lsl.w	r3, r2, r3
 800285c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	697a      	ldr	r2, [r7, #20]
 8002864:	4013      	ands	r3, r2
 8002866:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002868:	693a      	ldr	r2, [r7, #16]
 800286a:	697b      	ldr	r3, [r7, #20]
 800286c:	429a      	cmp	r2, r3
 800286e:	f040 815a 	bne.w	8002b26 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	f003 0303 	and.w	r3, r3, #3
 800287a:	2b01      	cmp	r3, #1
 800287c:	d005      	beq.n	800288a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	685b      	ldr	r3, [r3, #4]
 8002882:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002886:	2b02      	cmp	r3, #2
 8002888:	d130      	bne.n	80028ec <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	689b      	ldr	r3, [r3, #8]
 800288e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002890:	69fb      	ldr	r3, [r7, #28]
 8002892:	005b      	lsls	r3, r3, #1
 8002894:	2203      	movs	r2, #3
 8002896:	fa02 f303 	lsl.w	r3, r2, r3
 800289a:	43db      	mvns	r3, r3
 800289c:	69ba      	ldr	r2, [r7, #24]
 800289e:	4013      	ands	r3, r2
 80028a0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	68da      	ldr	r2, [r3, #12]
 80028a6:	69fb      	ldr	r3, [r7, #28]
 80028a8:	005b      	lsls	r3, r3, #1
 80028aa:	fa02 f303 	lsl.w	r3, r2, r3
 80028ae:	69ba      	ldr	r2, [r7, #24]
 80028b0:	4313      	orrs	r3, r2
 80028b2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	69ba      	ldr	r2, [r7, #24]
 80028b8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	685b      	ldr	r3, [r3, #4]
 80028be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80028c0:	2201      	movs	r2, #1
 80028c2:	69fb      	ldr	r3, [r7, #28]
 80028c4:	fa02 f303 	lsl.w	r3, r2, r3
 80028c8:	43db      	mvns	r3, r3
 80028ca:	69ba      	ldr	r2, [r7, #24]
 80028cc:	4013      	ands	r3, r2
 80028ce:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80028d0:	683b      	ldr	r3, [r7, #0]
 80028d2:	685b      	ldr	r3, [r3, #4]
 80028d4:	091b      	lsrs	r3, r3, #4
 80028d6:	f003 0201 	and.w	r2, r3, #1
 80028da:	69fb      	ldr	r3, [r7, #28]
 80028dc:	fa02 f303 	lsl.w	r3, r2, r3
 80028e0:	69ba      	ldr	r2, [r7, #24]
 80028e2:	4313      	orrs	r3, r2
 80028e4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	69ba      	ldr	r2, [r7, #24]
 80028ea:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	685b      	ldr	r3, [r3, #4]
 80028f0:	f003 0303 	and.w	r3, r3, #3
 80028f4:	2b03      	cmp	r3, #3
 80028f6:	d017      	beq.n	8002928 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	68db      	ldr	r3, [r3, #12]
 80028fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80028fe:	69fb      	ldr	r3, [r7, #28]
 8002900:	005b      	lsls	r3, r3, #1
 8002902:	2203      	movs	r2, #3
 8002904:	fa02 f303 	lsl.w	r3, r2, r3
 8002908:	43db      	mvns	r3, r3
 800290a:	69ba      	ldr	r2, [r7, #24]
 800290c:	4013      	ands	r3, r2
 800290e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002910:	683b      	ldr	r3, [r7, #0]
 8002912:	689a      	ldr	r2, [r3, #8]
 8002914:	69fb      	ldr	r3, [r7, #28]
 8002916:	005b      	lsls	r3, r3, #1
 8002918:	fa02 f303 	lsl.w	r3, r2, r3
 800291c:	69ba      	ldr	r2, [r7, #24]
 800291e:	4313      	orrs	r3, r2
 8002920:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	69ba      	ldr	r2, [r7, #24]
 8002926:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	685b      	ldr	r3, [r3, #4]
 800292c:	f003 0303 	and.w	r3, r3, #3
 8002930:	2b02      	cmp	r3, #2
 8002932:	d123      	bne.n	800297c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002934:	69fb      	ldr	r3, [r7, #28]
 8002936:	08da      	lsrs	r2, r3, #3
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	3208      	adds	r2, #8
 800293c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002940:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002942:	69fb      	ldr	r3, [r7, #28]
 8002944:	f003 0307 	and.w	r3, r3, #7
 8002948:	009b      	lsls	r3, r3, #2
 800294a:	220f      	movs	r2, #15
 800294c:	fa02 f303 	lsl.w	r3, r2, r3
 8002950:	43db      	mvns	r3, r3
 8002952:	69ba      	ldr	r2, [r7, #24]
 8002954:	4013      	ands	r3, r2
 8002956:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	691a      	ldr	r2, [r3, #16]
 800295c:	69fb      	ldr	r3, [r7, #28]
 800295e:	f003 0307 	and.w	r3, r3, #7
 8002962:	009b      	lsls	r3, r3, #2
 8002964:	fa02 f303 	lsl.w	r3, r2, r3
 8002968:	69ba      	ldr	r2, [r7, #24]
 800296a:	4313      	orrs	r3, r2
 800296c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800296e:	69fb      	ldr	r3, [r7, #28]
 8002970:	08da      	lsrs	r2, r3, #3
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	3208      	adds	r2, #8
 8002976:	69b9      	ldr	r1, [r7, #24]
 8002978:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002982:	69fb      	ldr	r3, [r7, #28]
 8002984:	005b      	lsls	r3, r3, #1
 8002986:	2203      	movs	r2, #3
 8002988:	fa02 f303 	lsl.w	r3, r2, r3
 800298c:	43db      	mvns	r3, r3
 800298e:	69ba      	ldr	r2, [r7, #24]
 8002990:	4013      	ands	r3, r2
 8002992:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	685b      	ldr	r3, [r3, #4]
 8002998:	f003 0203 	and.w	r2, r3, #3
 800299c:	69fb      	ldr	r3, [r7, #28]
 800299e:	005b      	lsls	r3, r3, #1
 80029a0:	fa02 f303 	lsl.w	r3, r2, r3
 80029a4:	69ba      	ldr	r2, [r7, #24]
 80029a6:	4313      	orrs	r3, r2
 80029a8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	69ba      	ldr	r2, [r7, #24]
 80029ae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	685b      	ldr	r3, [r3, #4]
 80029b4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	f000 80b4 	beq.w	8002b26 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029be:	2300      	movs	r3, #0
 80029c0:	60fb      	str	r3, [r7, #12]
 80029c2:	4b60      	ldr	r3, [pc, #384]	@ (8002b44 <HAL_GPIO_Init+0x30c>)
 80029c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029c6:	4a5f      	ldr	r2, [pc, #380]	@ (8002b44 <HAL_GPIO_Init+0x30c>)
 80029c8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80029cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80029ce:	4b5d      	ldr	r3, [pc, #372]	@ (8002b44 <HAL_GPIO_Init+0x30c>)
 80029d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80029d6:	60fb      	str	r3, [r7, #12]
 80029d8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80029da:	4a5b      	ldr	r2, [pc, #364]	@ (8002b48 <HAL_GPIO_Init+0x310>)
 80029dc:	69fb      	ldr	r3, [r7, #28]
 80029de:	089b      	lsrs	r3, r3, #2
 80029e0:	3302      	adds	r3, #2
 80029e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80029e8:	69fb      	ldr	r3, [r7, #28]
 80029ea:	f003 0303 	and.w	r3, r3, #3
 80029ee:	009b      	lsls	r3, r3, #2
 80029f0:	220f      	movs	r2, #15
 80029f2:	fa02 f303 	lsl.w	r3, r2, r3
 80029f6:	43db      	mvns	r3, r3
 80029f8:	69ba      	ldr	r2, [r7, #24]
 80029fa:	4013      	ands	r3, r2
 80029fc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	4a52      	ldr	r2, [pc, #328]	@ (8002b4c <HAL_GPIO_Init+0x314>)
 8002a02:	4293      	cmp	r3, r2
 8002a04:	d02b      	beq.n	8002a5e <HAL_GPIO_Init+0x226>
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	4a51      	ldr	r2, [pc, #324]	@ (8002b50 <HAL_GPIO_Init+0x318>)
 8002a0a:	4293      	cmp	r3, r2
 8002a0c:	d025      	beq.n	8002a5a <HAL_GPIO_Init+0x222>
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	4a50      	ldr	r2, [pc, #320]	@ (8002b54 <HAL_GPIO_Init+0x31c>)
 8002a12:	4293      	cmp	r3, r2
 8002a14:	d01f      	beq.n	8002a56 <HAL_GPIO_Init+0x21e>
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	4a4f      	ldr	r2, [pc, #316]	@ (8002b58 <HAL_GPIO_Init+0x320>)
 8002a1a:	4293      	cmp	r3, r2
 8002a1c:	d019      	beq.n	8002a52 <HAL_GPIO_Init+0x21a>
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	4a4e      	ldr	r2, [pc, #312]	@ (8002b5c <HAL_GPIO_Init+0x324>)
 8002a22:	4293      	cmp	r3, r2
 8002a24:	d013      	beq.n	8002a4e <HAL_GPIO_Init+0x216>
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	4a4d      	ldr	r2, [pc, #308]	@ (8002b60 <HAL_GPIO_Init+0x328>)
 8002a2a:	4293      	cmp	r3, r2
 8002a2c:	d00d      	beq.n	8002a4a <HAL_GPIO_Init+0x212>
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	4a4c      	ldr	r2, [pc, #304]	@ (8002b64 <HAL_GPIO_Init+0x32c>)
 8002a32:	4293      	cmp	r3, r2
 8002a34:	d007      	beq.n	8002a46 <HAL_GPIO_Init+0x20e>
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	4a4b      	ldr	r2, [pc, #300]	@ (8002b68 <HAL_GPIO_Init+0x330>)
 8002a3a:	4293      	cmp	r3, r2
 8002a3c:	d101      	bne.n	8002a42 <HAL_GPIO_Init+0x20a>
 8002a3e:	2307      	movs	r3, #7
 8002a40:	e00e      	b.n	8002a60 <HAL_GPIO_Init+0x228>
 8002a42:	2308      	movs	r3, #8
 8002a44:	e00c      	b.n	8002a60 <HAL_GPIO_Init+0x228>
 8002a46:	2306      	movs	r3, #6
 8002a48:	e00a      	b.n	8002a60 <HAL_GPIO_Init+0x228>
 8002a4a:	2305      	movs	r3, #5
 8002a4c:	e008      	b.n	8002a60 <HAL_GPIO_Init+0x228>
 8002a4e:	2304      	movs	r3, #4
 8002a50:	e006      	b.n	8002a60 <HAL_GPIO_Init+0x228>
 8002a52:	2303      	movs	r3, #3
 8002a54:	e004      	b.n	8002a60 <HAL_GPIO_Init+0x228>
 8002a56:	2302      	movs	r3, #2
 8002a58:	e002      	b.n	8002a60 <HAL_GPIO_Init+0x228>
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	e000      	b.n	8002a60 <HAL_GPIO_Init+0x228>
 8002a5e:	2300      	movs	r3, #0
 8002a60:	69fa      	ldr	r2, [r7, #28]
 8002a62:	f002 0203 	and.w	r2, r2, #3
 8002a66:	0092      	lsls	r2, r2, #2
 8002a68:	4093      	lsls	r3, r2
 8002a6a:	69ba      	ldr	r2, [r7, #24]
 8002a6c:	4313      	orrs	r3, r2
 8002a6e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002a70:	4935      	ldr	r1, [pc, #212]	@ (8002b48 <HAL_GPIO_Init+0x310>)
 8002a72:	69fb      	ldr	r3, [r7, #28]
 8002a74:	089b      	lsrs	r3, r3, #2
 8002a76:	3302      	adds	r3, #2
 8002a78:	69ba      	ldr	r2, [r7, #24]
 8002a7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002a7e:	4b3b      	ldr	r3, [pc, #236]	@ (8002b6c <HAL_GPIO_Init+0x334>)
 8002a80:	689b      	ldr	r3, [r3, #8]
 8002a82:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a84:	693b      	ldr	r3, [r7, #16]
 8002a86:	43db      	mvns	r3, r3
 8002a88:	69ba      	ldr	r2, [r7, #24]
 8002a8a:	4013      	ands	r3, r2
 8002a8c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	685b      	ldr	r3, [r3, #4]
 8002a92:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d003      	beq.n	8002aa2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002a9a:	69ba      	ldr	r2, [r7, #24]
 8002a9c:	693b      	ldr	r3, [r7, #16]
 8002a9e:	4313      	orrs	r3, r2
 8002aa0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002aa2:	4a32      	ldr	r2, [pc, #200]	@ (8002b6c <HAL_GPIO_Init+0x334>)
 8002aa4:	69bb      	ldr	r3, [r7, #24]
 8002aa6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002aa8:	4b30      	ldr	r3, [pc, #192]	@ (8002b6c <HAL_GPIO_Init+0x334>)
 8002aaa:	68db      	ldr	r3, [r3, #12]
 8002aac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002aae:	693b      	ldr	r3, [r7, #16]
 8002ab0:	43db      	mvns	r3, r3
 8002ab2:	69ba      	ldr	r2, [r7, #24]
 8002ab4:	4013      	ands	r3, r2
 8002ab6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	685b      	ldr	r3, [r3, #4]
 8002abc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d003      	beq.n	8002acc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002ac4:	69ba      	ldr	r2, [r7, #24]
 8002ac6:	693b      	ldr	r3, [r7, #16]
 8002ac8:	4313      	orrs	r3, r2
 8002aca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002acc:	4a27      	ldr	r2, [pc, #156]	@ (8002b6c <HAL_GPIO_Init+0x334>)
 8002ace:	69bb      	ldr	r3, [r7, #24]
 8002ad0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002ad2:	4b26      	ldr	r3, [pc, #152]	@ (8002b6c <HAL_GPIO_Init+0x334>)
 8002ad4:	685b      	ldr	r3, [r3, #4]
 8002ad6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ad8:	693b      	ldr	r3, [r7, #16]
 8002ada:	43db      	mvns	r3, r3
 8002adc:	69ba      	ldr	r2, [r7, #24]
 8002ade:	4013      	ands	r3, r2
 8002ae0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002ae2:	683b      	ldr	r3, [r7, #0]
 8002ae4:	685b      	ldr	r3, [r3, #4]
 8002ae6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d003      	beq.n	8002af6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002aee:	69ba      	ldr	r2, [r7, #24]
 8002af0:	693b      	ldr	r3, [r7, #16]
 8002af2:	4313      	orrs	r3, r2
 8002af4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002af6:	4a1d      	ldr	r2, [pc, #116]	@ (8002b6c <HAL_GPIO_Init+0x334>)
 8002af8:	69bb      	ldr	r3, [r7, #24]
 8002afa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002afc:	4b1b      	ldr	r3, [pc, #108]	@ (8002b6c <HAL_GPIO_Init+0x334>)
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b02:	693b      	ldr	r3, [r7, #16]
 8002b04:	43db      	mvns	r3, r3
 8002b06:	69ba      	ldr	r2, [r7, #24]
 8002b08:	4013      	ands	r3, r2
 8002b0a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002b0c:	683b      	ldr	r3, [r7, #0]
 8002b0e:	685b      	ldr	r3, [r3, #4]
 8002b10:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d003      	beq.n	8002b20 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002b18:	69ba      	ldr	r2, [r7, #24]
 8002b1a:	693b      	ldr	r3, [r7, #16]
 8002b1c:	4313      	orrs	r3, r2
 8002b1e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002b20:	4a12      	ldr	r2, [pc, #72]	@ (8002b6c <HAL_GPIO_Init+0x334>)
 8002b22:	69bb      	ldr	r3, [r7, #24]
 8002b24:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b26:	69fb      	ldr	r3, [r7, #28]
 8002b28:	3301      	adds	r3, #1
 8002b2a:	61fb      	str	r3, [r7, #28]
 8002b2c:	69fb      	ldr	r3, [r7, #28]
 8002b2e:	2b0f      	cmp	r3, #15
 8002b30:	f67f ae90 	bls.w	8002854 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002b34:	bf00      	nop
 8002b36:	bf00      	nop
 8002b38:	3724      	adds	r7, #36	@ 0x24
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b40:	4770      	bx	lr
 8002b42:	bf00      	nop
 8002b44:	40023800 	.word	0x40023800
 8002b48:	40013800 	.word	0x40013800
 8002b4c:	40020000 	.word	0x40020000
 8002b50:	40020400 	.word	0x40020400
 8002b54:	40020800 	.word	0x40020800
 8002b58:	40020c00 	.word	0x40020c00
 8002b5c:	40021000 	.word	0x40021000
 8002b60:	40021400 	.word	0x40021400
 8002b64:	40021800 	.word	0x40021800
 8002b68:	40021c00 	.word	0x40021c00
 8002b6c:	40013c00 	.word	0x40013c00

08002b70 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b086      	sub	sp, #24
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d101      	bne.n	8002b82 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002b7e:	2301      	movs	r3, #1
 8002b80:	e267      	b.n	8003052 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f003 0301 	and.w	r3, r3, #1
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d075      	beq.n	8002c7a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002b8e:	4b88      	ldr	r3, [pc, #544]	@ (8002db0 <HAL_RCC_OscConfig+0x240>)
 8002b90:	689b      	ldr	r3, [r3, #8]
 8002b92:	f003 030c 	and.w	r3, r3, #12
 8002b96:	2b04      	cmp	r3, #4
 8002b98:	d00c      	beq.n	8002bb4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002b9a:	4b85      	ldr	r3, [pc, #532]	@ (8002db0 <HAL_RCC_OscConfig+0x240>)
 8002b9c:	689b      	ldr	r3, [r3, #8]
 8002b9e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002ba2:	2b08      	cmp	r3, #8
 8002ba4:	d112      	bne.n	8002bcc <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002ba6:	4b82      	ldr	r3, [pc, #520]	@ (8002db0 <HAL_RCC_OscConfig+0x240>)
 8002ba8:	685b      	ldr	r3, [r3, #4]
 8002baa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002bae:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002bb2:	d10b      	bne.n	8002bcc <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002bb4:	4b7e      	ldr	r3, [pc, #504]	@ (8002db0 <HAL_RCC_OscConfig+0x240>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d05b      	beq.n	8002c78 <HAL_RCC_OscConfig+0x108>
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	685b      	ldr	r3, [r3, #4]
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d157      	bne.n	8002c78 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002bc8:	2301      	movs	r3, #1
 8002bca:	e242      	b.n	8003052 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	685b      	ldr	r3, [r3, #4]
 8002bd0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002bd4:	d106      	bne.n	8002be4 <HAL_RCC_OscConfig+0x74>
 8002bd6:	4b76      	ldr	r3, [pc, #472]	@ (8002db0 <HAL_RCC_OscConfig+0x240>)
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	4a75      	ldr	r2, [pc, #468]	@ (8002db0 <HAL_RCC_OscConfig+0x240>)
 8002bdc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002be0:	6013      	str	r3, [r2, #0]
 8002be2:	e01d      	b.n	8002c20 <HAL_RCC_OscConfig+0xb0>
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	685b      	ldr	r3, [r3, #4]
 8002be8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002bec:	d10c      	bne.n	8002c08 <HAL_RCC_OscConfig+0x98>
 8002bee:	4b70      	ldr	r3, [pc, #448]	@ (8002db0 <HAL_RCC_OscConfig+0x240>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	4a6f      	ldr	r2, [pc, #444]	@ (8002db0 <HAL_RCC_OscConfig+0x240>)
 8002bf4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002bf8:	6013      	str	r3, [r2, #0]
 8002bfa:	4b6d      	ldr	r3, [pc, #436]	@ (8002db0 <HAL_RCC_OscConfig+0x240>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	4a6c      	ldr	r2, [pc, #432]	@ (8002db0 <HAL_RCC_OscConfig+0x240>)
 8002c00:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c04:	6013      	str	r3, [r2, #0]
 8002c06:	e00b      	b.n	8002c20 <HAL_RCC_OscConfig+0xb0>
 8002c08:	4b69      	ldr	r3, [pc, #420]	@ (8002db0 <HAL_RCC_OscConfig+0x240>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	4a68      	ldr	r2, [pc, #416]	@ (8002db0 <HAL_RCC_OscConfig+0x240>)
 8002c0e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002c12:	6013      	str	r3, [r2, #0]
 8002c14:	4b66      	ldr	r3, [pc, #408]	@ (8002db0 <HAL_RCC_OscConfig+0x240>)
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	4a65      	ldr	r2, [pc, #404]	@ (8002db0 <HAL_RCC_OscConfig+0x240>)
 8002c1a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002c1e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	685b      	ldr	r3, [r3, #4]
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d013      	beq.n	8002c50 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c28:	f7ff fcf0 	bl	800260c <HAL_GetTick>
 8002c2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c2e:	e008      	b.n	8002c42 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c30:	f7ff fcec 	bl	800260c <HAL_GetTick>
 8002c34:	4602      	mov	r2, r0
 8002c36:	693b      	ldr	r3, [r7, #16]
 8002c38:	1ad3      	subs	r3, r2, r3
 8002c3a:	2b64      	cmp	r3, #100	@ 0x64
 8002c3c:	d901      	bls.n	8002c42 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002c3e:	2303      	movs	r3, #3
 8002c40:	e207      	b.n	8003052 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c42:	4b5b      	ldr	r3, [pc, #364]	@ (8002db0 <HAL_RCC_OscConfig+0x240>)
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d0f0      	beq.n	8002c30 <HAL_RCC_OscConfig+0xc0>
 8002c4e:	e014      	b.n	8002c7a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c50:	f7ff fcdc 	bl	800260c <HAL_GetTick>
 8002c54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c56:	e008      	b.n	8002c6a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c58:	f7ff fcd8 	bl	800260c <HAL_GetTick>
 8002c5c:	4602      	mov	r2, r0
 8002c5e:	693b      	ldr	r3, [r7, #16]
 8002c60:	1ad3      	subs	r3, r2, r3
 8002c62:	2b64      	cmp	r3, #100	@ 0x64
 8002c64:	d901      	bls.n	8002c6a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002c66:	2303      	movs	r3, #3
 8002c68:	e1f3      	b.n	8003052 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c6a:	4b51      	ldr	r3, [pc, #324]	@ (8002db0 <HAL_RCC_OscConfig+0x240>)
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d1f0      	bne.n	8002c58 <HAL_RCC_OscConfig+0xe8>
 8002c76:	e000      	b.n	8002c7a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c78:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f003 0302 	and.w	r3, r3, #2
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d063      	beq.n	8002d4e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002c86:	4b4a      	ldr	r3, [pc, #296]	@ (8002db0 <HAL_RCC_OscConfig+0x240>)
 8002c88:	689b      	ldr	r3, [r3, #8]
 8002c8a:	f003 030c 	and.w	r3, r3, #12
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d00b      	beq.n	8002caa <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002c92:	4b47      	ldr	r3, [pc, #284]	@ (8002db0 <HAL_RCC_OscConfig+0x240>)
 8002c94:	689b      	ldr	r3, [r3, #8]
 8002c96:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002c9a:	2b08      	cmp	r3, #8
 8002c9c:	d11c      	bne.n	8002cd8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002c9e:	4b44      	ldr	r3, [pc, #272]	@ (8002db0 <HAL_RCC_OscConfig+0x240>)
 8002ca0:	685b      	ldr	r3, [r3, #4]
 8002ca2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d116      	bne.n	8002cd8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002caa:	4b41      	ldr	r3, [pc, #260]	@ (8002db0 <HAL_RCC_OscConfig+0x240>)
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f003 0302 	and.w	r3, r3, #2
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d005      	beq.n	8002cc2 <HAL_RCC_OscConfig+0x152>
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	68db      	ldr	r3, [r3, #12]
 8002cba:	2b01      	cmp	r3, #1
 8002cbc:	d001      	beq.n	8002cc2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002cbe:	2301      	movs	r3, #1
 8002cc0:	e1c7      	b.n	8003052 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cc2:	4b3b      	ldr	r3, [pc, #236]	@ (8002db0 <HAL_RCC_OscConfig+0x240>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	691b      	ldr	r3, [r3, #16]
 8002cce:	00db      	lsls	r3, r3, #3
 8002cd0:	4937      	ldr	r1, [pc, #220]	@ (8002db0 <HAL_RCC_OscConfig+0x240>)
 8002cd2:	4313      	orrs	r3, r2
 8002cd4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002cd6:	e03a      	b.n	8002d4e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	68db      	ldr	r3, [r3, #12]
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d020      	beq.n	8002d22 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ce0:	4b34      	ldr	r3, [pc, #208]	@ (8002db4 <HAL_RCC_OscConfig+0x244>)
 8002ce2:	2201      	movs	r2, #1
 8002ce4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ce6:	f7ff fc91 	bl	800260c <HAL_GetTick>
 8002cea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cec:	e008      	b.n	8002d00 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002cee:	f7ff fc8d 	bl	800260c <HAL_GetTick>
 8002cf2:	4602      	mov	r2, r0
 8002cf4:	693b      	ldr	r3, [r7, #16]
 8002cf6:	1ad3      	subs	r3, r2, r3
 8002cf8:	2b02      	cmp	r3, #2
 8002cfa:	d901      	bls.n	8002d00 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002cfc:	2303      	movs	r3, #3
 8002cfe:	e1a8      	b.n	8003052 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d00:	4b2b      	ldr	r3, [pc, #172]	@ (8002db0 <HAL_RCC_OscConfig+0x240>)
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f003 0302 	and.w	r3, r3, #2
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d0f0      	beq.n	8002cee <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d0c:	4b28      	ldr	r3, [pc, #160]	@ (8002db0 <HAL_RCC_OscConfig+0x240>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	691b      	ldr	r3, [r3, #16]
 8002d18:	00db      	lsls	r3, r3, #3
 8002d1a:	4925      	ldr	r1, [pc, #148]	@ (8002db0 <HAL_RCC_OscConfig+0x240>)
 8002d1c:	4313      	orrs	r3, r2
 8002d1e:	600b      	str	r3, [r1, #0]
 8002d20:	e015      	b.n	8002d4e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002d22:	4b24      	ldr	r3, [pc, #144]	@ (8002db4 <HAL_RCC_OscConfig+0x244>)
 8002d24:	2200      	movs	r2, #0
 8002d26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d28:	f7ff fc70 	bl	800260c <HAL_GetTick>
 8002d2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d2e:	e008      	b.n	8002d42 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d30:	f7ff fc6c 	bl	800260c <HAL_GetTick>
 8002d34:	4602      	mov	r2, r0
 8002d36:	693b      	ldr	r3, [r7, #16]
 8002d38:	1ad3      	subs	r3, r2, r3
 8002d3a:	2b02      	cmp	r3, #2
 8002d3c:	d901      	bls.n	8002d42 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002d3e:	2303      	movs	r3, #3
 8002d40:	e187      	b.n	8003052 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d42:	4b1b      	ldr	r3, [pc, #108]	@ (8002db0 <HAL_RCC_OscConfig+0x240>)
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f003 0302 	and.w	r3, r3, #2
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d1f0      	bne.n	8002d30 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f003 0308 	and.w	r3, r3, #8
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d036      	beq.n	8002dc8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	695b      	ldr	r3, [r3, #20]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d016      	beq.n	8002d90 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002d62:	4b15      	ldr	r3, [pc, #84]	@ (8002db8 <HAL_RCC_OscConfig+0x248>)
 8002d64:	2201      	movs	r2, #1
 8002d66:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d68:	f7ff fc50 	bl	800260c <HAL_GetTick>
 8002d6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d6e:	e008      	b.n	8002d82 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d70:	f7ff fc4c 	bl	800260c <HAL_GetTick>
 8002d74:	4602      	mov	r2, r0
 8002d76:	693b      	ldr	r3, [r7, #16]
 8002d78:	1ad3      	subs	r3, r2, r3
 8002d7a:	2b02      	cmp	r3, #2
 8002d7c:	d901      	bls.n	8002d82 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002d7e:	2303      	movs	r3, #3
 8002d80:	e167      	b.n	8003052 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d82:	4b0b      	ldr	r3, [pc, #44]	@ (8002db0 <HAL_RCC_OscConfig+0x240>)
 8002d84:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d86:	f003 0302 	and.w	r3, r3, #2
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d0f0      	beq.n	8002d70 <HAL_RCC_OscConfig+0x200>
 8002d8e:	e01b      	b.n	8002dc8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d90:	4b09      	ldr	r3, [pc, #36]	@ (8002db8 <HAL_RCC_OscConfig+0x248>)
 8002d92:	2200      	movs	r2, #0
 8002d94:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d96:	f7ff fc39 	bl	800260c <HAL_GetTick>
 8002d9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d9c:	e00e      	b.n	8002dbc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d9e:	f7ff fc35 	bl	800260c <HAL_GetTick>
 8002da2:	4602      	mov	r2, r0
 8002da4:	693b      	ldr	r3, [r7, #16]
 8002da6:	1ad3      	subs	r3, r2, r3
 8002da8:	2b02      	cmp	r3, #2
 8002daa:	d907      	bls.n	8002dbc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002dac:	2303      	movs	r3, #3
 8002dae:	e150      	b.n	8003052 <HAL_RCC_OscConfig+0x4e2>
 8002db0:	40023800 	.word	0x40023800
 8002db4:	42470000 	.word	0x42470000
 8002db8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002dbc:	4b88      	ldr	r3, [pc, #544]	@ (8002fe0 <HAL_RCC_OscConfig+0x470>)
 8002dbe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002dc0:	f003 0302 	and.w	r3, r3, #2
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d1ea      	bne.n	8002d9e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f003 0304 	and.w	r3, r3, #4
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	f000 8097 	beq.w	8002f04 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002dda:	4b81      	ldr	r3, [pc, #516]	@ (8002fe0 <HAL_RCC_OscConfig+0x470>)
 8002ddc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dde:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d10f      	bne.n	8002e06 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002de6:	2300      	movs	r3, #0
 8002de8:	60bb      	str	r3, [r7, #8]
 8002dea:	4b7d      	ldr	r3, [pc, #500]	@ (8002fe0 <HAL_RCC_OscConfig+0x470>)
 8002dec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dee:	4a7c      	ldr	r2, [pc, #496]	@ (8002fe0 <HAL_RCC_OscConfig+0x470>)
 8002df0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002df4:	6413      	str	r3, [r2, #64]	@ 0x40
 8002df6:	4b7a      	ldr	r3, [pc, #488]	@ (8002fe0 <HAL_RCC_OscConfig+0x470>)
 8002df8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dfa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002dfe:	60bb      	str	r3, [r7, #8]
 8002e00:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e02:	2301      	movs	r3, #1
 8002e04:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e06:	4b77      	ldr	r3, [pc, #476]	@ (8002fe4 <HAL_RCC_OscConfig+0x474>)
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d118      	bne.n	8002e44 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002e12:	4b74      	ldr	r3, [pc, #464]	@ (8002fe4 <HAL_RCC_OscConfig+0x474>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	4a73      	ldr	r2, [pc, #460]	@ (8002fe4 <HAL_RCC_OscConfig+0x474>)
 8002e18:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e1c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002e1e:	f7ff fbf5 	bl	800260c <HAL_GetTick>
 8002e22:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e24:	e008      	b.n	8002e38 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e26:	f7ff fbf1 	bl	800260c <HAL_GetTick>
 8002e2a:	4602      	mov	r2, r0
 8002e2c:	693b      	ldr	r3, [r7, #16]
 8002e2e:	1ad3      	subs	r3, r2, r3
 8002e30:	2b02      	cmp	r3, #2
 8002e32:	d901      	bls.n	8002e38 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002e34:	2303      	movs	r3, #3
 8002e36:	e10c      	b.n	8003052 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e38:	4b6a      	ldr	r3, [pc, #424]	@ (8002fe4 <HAL_RCC_OscConfig+0x474>)
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d0f0      	beq.n	8002e26 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	689b      	ldr	r3, [r3, #8]
 8002e48:	2b01      	cmp	r3, #1
 8002e4a:	d106      	bne.n	8002e5a <HAL_RCC_OscConfig+0x2ea>
 8002e4c:	4b64      	ldr	r3, [pc, #400]	@ (8002fe0 <HAL_RCC_OscConfig+0x470>)
 8002e4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e50:	4a63      	ldr	r2, [pc, #396]	@ (8002fe0 <HAL_RCC_OscConfig+0x470>)
 8002e52:	f043 0301 	orr.w	r3, r3, #1
 8002e56:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e58:	e01c      	b.n	8002e94 <HAL_RCC_OscConfig+0x324>
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	689b      	ldr	r3, [r3, #8]
 8002e5e:	2b05      	cmp	r3, #5
 8002e60:	d10c      	bne.n	8002e7c <HAL_RCC_OscConfig+0x30c>
 8002e62:	4b5f      	ldr	r3, [pc, #380]	@ (8002fe0 <HAL_RCC_OscConfig+0x470>)
 8002e64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e66:	4a5e      	ldr	r2, [pc, #376]	@ (8002fe0 <HAL_RCC_OscConfig+0x470>)
 8002e68:	f043 0304 	orr.w	r3, r3, #4
 8002e6c:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e6e:	4b5c      	ldr	r3, [pc, #368]	@ (8002fe0 <HAL_RCC_OscConfig+0x470>)
 8002e70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e72:	4a5b      	ldr	r2, [pc, #364]	@ (8002fe0 <HAL_RCC_OscConfig+0x470>)
 8002e74:	f043 0301 	orr.w	r3, r3, #1
 8002e78:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e7a:	e00b      	b.n	8002e94 <HAL_RCC_OscConfig+0x324>
 8002e7c:	4b58      	ldr	r3, [pc, #352]	@ (8002fe0 <HAL_RCC_OscConfig+0x470>)
 8002e7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e80:	4a57      	ldr	r2, [pc, #348]	@ (8002fe0 <HAL_RCC_OscConfig+0x470>)
 8002e82:	f023 0301 	bic.w	r3, r3, #1
 8002e86:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e88:	4b55      	ldr	r3, [pc, #340]	@ (8002fe0 <HAL_RCC_OscConfig+0x470>)
 8002e8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e8c:	4a54      	ldr	r2, [pc, #336]	@ (8002fe0 <HAL_RCC_OscConfig+0x470>)
 8002e8e:	f023 0304 	bic.w	r3, r3, #4
 8002e92:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	689b      	ldr	r3, [r3, #8]
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d015      	beq.n	8002ec8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e9c:	f7ff fbb6 	bl	800260c <HAL_GetTick>
 8002ea0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ea2:	e00a      	b.n	8002eba <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ea4:	f7ff fbb2 	bl	800260c <HAL_GetTick>
 8002ea8:	4602      	mov	r2, r0
 8002eaa:	693b      	ldr	r3, [r7, #16]
 8002eac:	1ad3      	subs	r3, r2, r3
 8002eae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002eb2:	4293      	cmp	r3, r2
 8002eb4:	d901      	bls.n	8002eba <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002eb6:	2303      	movs	r3, #3
 8002eb8:	e0cb      	b.n	8003052 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002eba:	4b49      	ldr	r3, [pc, #292]	@ (8002fe0 <HAL_RCC_OscConfig+0x470>)
 8002ebc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ebe:	f003 0302 	and.w	r3, r3, #2
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d0ee      	beq.n	8002ea4 <HAL_RCC_OscConfig+0x334>
 8002ec6:	e014      	b.n	8002ef2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ec8:	f7ff fba0 	bl	800260c <HAL_GetTick>
 8002ecc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ece:	e00a      	b.n	8002ee6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ed0:	f7ff fb9c 	bl	800260c <HAL_GetTick>
 8002ed4:	4602      	mov	r2, r0
 8002ed6:	693b      	ldr	r3, [r7, #16]
 8002ed8:	1ad3      	subs	r3, r2, r3
 8002eda:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ede:	4293      	cmp	r3, r2
 8002ee0:	d901      	bls.n	8002ee6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002ee2:	2303      	movs	r3, #3
 8002ee4:	e0b5      	b.n	8003052 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ee6:	4b3e      	ldr	r3, [pc, #248]	@ (8002fe0 <HAL_RCC_OscConfig+0x470>)
 8002ee8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002eea:	f003 0302 	and.w	r3, r3, #2
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d1ee      	bne.n	8002ed0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002ef2:	7dfb      	ldrb	r3, [r7, #23]
 8002ef4:	2b01      	cmp	r3, #1
 8002ef6:	d105      	bne.n	8002f04 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ef8:	4b39      	ldr	r3, [pc, #228]	@ (8002fe0 <HAL_RCC_OscConfig+0x470>)
 8002efa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002efc:	4a38      	ldr	r2, [pc, #224]	@ (8002fe0 <HAL_RCC_OscConfig+0x470>)
 8002efe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002f02:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	699b      	ldr	r3, [r3, #24]
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	f000 80a1 	beq.w	8003050 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002f0e:	4b34      	ldr	r3, [pc, #208]	@ (8002fe0 <HAL_RCC_OscConfig+0x470>)
 8002f10:	689b      	ldr	r3, [r3, #8]
 8002f12:	f003 030c 	and.w	r3, r3, #12
 8002f16:	2b08      	cmp	r3, #8
 8002f18:	d05c      	beq.n	8002fd4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	699b      	ldr	r3, [r3, #24]
 8002f1e:	2b02      	cmp	r3, #2
 8002f20:	d141      	bne.n	8002fa6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f22:	4b31      	ldr	r3, [pc, #196]	@ (8002fe8 <HAL_RCC_OscConfig+0x478>)
 8002f24:	2200      	movs	r2, #0
 8002f26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f28:	f7ff fb70 	bl	800260c <HAL_GetTick>
 8002f2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f2e:	e008      	b.n	8002f42 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f30:	f7ff fb6c 	bl	800260c <HAL_GetTick>
 8002f34:	4602      	mov	r2, r0
 8002f36:	693b      	ldr	r3, [r7, #16]
 8002f38:	1ad3      	subs	r3, r2, r3
 8002f3a:	2b02      	cmp	r3, #2
 8002f3c:	d901      	bls.n	8002f42 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002f3e:	2303      	movs	r3, #3
 8002f40:	e087      	b.n	8003052 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f42:	4b27      	ldr	r3, [pc, #156]	@ (8002fe0 <HAL_RCC_OscConfig+0x470>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d1f0      	bne.n	8002f30 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	69da      	ldr	r2, [r3, #28]
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6a1b      	ldr	r3, [r3, #32]
 8002f56:	431a      	orrs	r2, r3
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f5c:	019b      	lsls	r3, r3, #6
 8002f5e:	431a      	orrs	r2, r3
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f64:	085b      	lsrs	r3, r3, #1
 8002f66:	3b01      	subs	r3, #1
 8002f68:	041b      	lsls	r3, r3, #16
 8002f6a:	431a      	orrs	r2, r3
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f70:	061b      	lsls	r3, r3, #24
 8002f72:	491b      	ldr	r1, [pc, #108]	@ (8002fe0 <HAL_RCC_OscConfig+0x470>)
 8002f74:	4313      	orrs	r3, r2
 8002f76:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002f78:	4b1b      	ldr	r3, [pc, #108]	@ (8002fe8 <HAL_RCC_OscConfig+0x478>)
 8002f7a:	2201      	movs	r2, #1
 8002f7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f7e:	f7ff fb45 	bl	800260c <HAL_GetTick>
 8002f82:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f84:	e008      	b.n	8002f98 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f86:	f7ff fb41 	bl	800260c <HAL_GetTick>
 8002f8a:	4602      	mov	r2, r0
 8002f8c:	693b      	ldr	r3, [r7, #16]
 8002f8e:	1ad3      	subs	r3, r2, r3
 8002f90:	2b02      	cmp	r3, #2
 8002f92:	d901      	bls.n	8002f98 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002f94:	2303      	movs	r3, #3
 8002f96:	e05c      	b.n	8003052 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f98:	4b11      	ldr	r3, [pc, #68]	@ (8002fe0 <HAL_RCC_OscConfig+0x470>)
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d0f0      	beq.n	8002f86 <HAL_RCC_OscConfig+0x416>
 8002fa4:	e054      	b.n	8003050 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002fa6:	4b10      	ldr	r3, [pc, #64]	@ (8002fe8 <HAL_RCC_OscConfig+0x478>)
 8002fa8:	2200      	movs	r2, #0
 8002faa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fac:	f7ff fb2e 	bl	800260c <HAL_GetTick>
 8002fb0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002fb2:	e008      	b.n	8002fc6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fb4:	f7ff fb2a 	bl	800260c <HAL_GetTick>
 8002fb8:	4602      	mov	r2, r0
 8002fba:	693b      	ldr	r3, [r7, #16]
 8002fbc:	1ad3      	subs	r3, r2, r3
 8002fbe:	2b02      	cmp	r3, #2
 8002fc0:	d901      	bls.n	8002fc6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002fc2:	2303      	movs	r3, #3
 8002fc4:	e045      	b.n	8003052 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002fc6:	4b06      	ldr	r3, [pc, #24]	@ (8002fe0 <HAL_RCC_OscConfig+0x470>)
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d1f0      	bne.n	8002fb4 <HAL_RCC_OscConfig+0x444>
 8002fd2:	e03d      	b.n	8003050 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	699b      	ldr	r3, [r3, #24]
 8002fd8:	2b01      	cmp	r3, #1
 8002fda:	d107      	bne.n	8002fec <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002fdc:	2301      	movs	r3, #1
 8002fde:	e038      	b.n	8003052 <HAL_RCC_OscConfig+0x4e2>
 8002fe0:	40023800 	.word	0x40023800
 8002fe4:	40007000 	.word	0x40007000
 8002fe8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002fec:	4b1b      	ldr	r3, [pc, #108]	@ (800305c <HAL_RCC_OscConfig+0x4ec>)
 8002fee:	685b      	ldr	r3, [r3, #4]
 8002ff0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	699b      	ldr	r3, [r3, #24]
 8002ff6:	2b01      	cmp	r3, #1
 8002ff8:	d028      	beq.n	800304c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003004:	429a      	cmp	r2, r3
 8003006:	d121      	bne.n	800304c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003012:	429a      	cmp	r2, r3
 8003014:	d11a      	bne.n	800304c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003016:	68fa      	ldr	r2, [r7, #12]
 8003018:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800301c:	4013      	ands	r3, r2
 800301e:	687a      	ldr	r2, [r7, #4]
 8003020:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003022:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003024:	4293      	cmp	r3, r2
 8003026:	d111      	bne.n	800304c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003032:	085b      	lsrs	r3, r3, #1
 8003034:	3b01      	subs	r3, #1
 8003036:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003038:	429a      	cmp	r2, r3
 800303a:	d107      	bne.n	800304c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003046:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003048:	429a      	cmp	r2, r3
 800304a:	d001      	beq.n	8003050 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800304c:	2301      	movs	r3, #1
 800304e:	e000      	b.n	8003052 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003050:	2300      	movs	r3, #0
}
 8003052:	4618      	mov	r0, r3
 8003054:	3718      	adds	r7, #24
 8003056:	46bd      	mov	sp, r7
 8003058:	bd80      	pop	{r7, pc}
 800305a:	bf00      	nop
 800305c:	40023800 	.word	0x40023800

08003060 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003060:	b580      	push	{r7, lr}
 8003062:	b084      	sub	sp, #16
 8003064:	af00      	add	r7, sp, #0
 8003066:	6078      	str	r0, [r7, #4]
 8003068:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	2b00      	cmp	r3, #0
 800306e:	d101      	bne.n	8003074 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003070:	2301      	movs	r3, #1
 8003072:	e0cc      	b.n	800320e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003074:	4b68      	ldr	r3, [pc, #416]	@ (8003218 <HAL_RCC_ClockConfig+0x1b8>)
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f003 0307 	and.w	r3, r3, #7
 800307c:	683a      	ldr	r2, [r7, #0]
 800307e:	429a      	cmp	r2, r3
 8003080:	d90c      	bls.n	800309c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003082:	4b65      	ldr	r3, [pc, #404]	@ (8003218 <HAL_RCC_ClockConfig+0x1b8>)
 8003084:	683a      	ldr	r2, [r7, #0]
 8003086:	b2d2      	uxtb	r2, r2
 8003088:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800308a:	4b63      	ldr	r3, [pc, #396]	@ (8003218 <HAL_RCC_ClockConfig+0x1b8>)
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f003 0307 	and.w	r3, r3, #7
 8003092:	683a      	ldr	r2, [r7, #0]
 8003094:	429a      	cmp	r2, r3
 8003096:	d001      	beq.n	800309c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003098:	2301      	movs	r3, #1
 800309a:	e0b8      	b.n	800320e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f003 0302 	and.w	r3, r3, #2
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d020      	beq.n	80030ea <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f003 0304 	and.w	r3, r3, #4
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d005      	beq.n	80030c0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80030b4:	4b59      	ldr	r3, [pc, #356]	@ (800321c <HAL_RCC_ClockConfig+0x1bc>)
 80030b6:	689b      	ldr	r3, [r3, #8]
 80030b8:	4a58      	ldr	r2, [pc, #352]	@ (800321c <HAL_RCC_ClockConfig+0x1bc>)
 80030ba:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80030be:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f003 0308 	and.w	r3, r3, #8
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d005      	beq.n	80030d8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80030cc:	4b53      	ldr	r3, [pc, #332]	@ (800321c <HAL_RCC_ClockConfig+0x1bc>)
 80030ce:	689b      	ldr	r3, [r3, #8]
 80030d0:	4a52      	ldr	r2, [pc, #328]	@ (800321c <HAL_RCC_ClockConfig+0x1bc>)
 80030d2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80030d6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80030d8:	4b50      	ldr	r3, [pc, #320]	@ (800321c <HAL_RCC_ClockConfig+0x1bc>)
 80030da:	689b      	ldr	r3, [r3, #8]
 80030dc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	689b      	ldr	r3, [r3, #8]
 80030e4:	494d      	ldr	r1, [pc, #308]	@ (800321c <HAL_RCC_ClockConfig+0x1bc>)
 80030e6:	4313      	orrs	r3, r2
 80030e8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f003 0301 	and.w	r3, r3, #1
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d044      	beq.n	8003180 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	685b      	ldr	r3, [r3, #4]
 80030fa:	2b01      	cmp	r3, #1
 80030fc:	d107      	bne.n	800310e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030fe:	4b47      	ldr	r3, [pc, #284]	@ (800321c <HAL_RCC_ClockConfig+0x1bc>)
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003106:	2b00      	cmp	r3, #0
 8003108:	d119      	bne.n	800313e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800310a:	2301      	movs	r3, #1
 800310c:	e07f      	b.n	800320e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	685b      	ldr	r3, [r3, #4]
 8003112:	2b02      	cmp	r3, #2
 8003114:	d003      	beq.n	800311e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800311a:	2b03      	cmp	r3, #3
 800311c:	d107      	bne.n	800312e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800311e:	4b3f      	ldr	r3, [pc, #252]	@ (800321c <HAL_RCC_ClockConfig+0x1bc>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003126:	2b00      	cmp	r3, #0
 8003128:	d109      	bne.n	800313e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800312a:	2301      	movs	r3, #1
 800312c:	e06f      	b.n	800320e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800312e:	4b3b      	ldr	r3, [pc, #236]	@ (800321c <HAL_RCC_ClockConfig+0x1bc>)
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f003 0302 	and.w	r3, r3, #2
 8003136:	2b00      	cmp	r3, #0
 8003138:	d101      	bne.n	800313e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800313a:	2301      	movs	r3, #1
 800313c:	e067      	b.n	800320e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800313e:	4b37      	ldr	r3, [pc, #220]	@ (800321c <HAL_RCC_ClockConfig+0x1bc>)
 8003140:	689b      	ldr	r3, [r3, #8]
 8003142:	f023 0203 	bic.w	r2, r3, #3
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	685b      	ldr	r3, [r3, #4]
 800314a:	4934      	ldr	r1, [pc, #208]	@ (800321c <HAL_RCC_ClockConfig+0x1bc>)
 800314c:	4313      	orrs	r3, r2
 800314e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003150:	f7ff fa5c 	bl	800260c <HAL_GetTick>
 8003154:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003156:	e00a      	b.n	800316e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003158:	f7ff fa58 	bl	800260c <HAL_GetTick>
 800315c:	4602      	mov	r2, r0
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	1ad3      	subs	r3, r2, r3
 8003162:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003166:	4293      	cmp	r3, r2
 8003168:	d901      	bls.n	800316e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800316a:	2303      	movs	r3, #3
 800316c:	e04f      	b.n	800320e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800316e:	4b2b      	ldr	r3, [pc, #172]	@ (800321c <HAL_RCC_ClockConfig+0x1bc>)
 8003170:	689b      	ldr	r3, [r3, #8]
 8003172:	f003 020c 	and.w	r2, r3, #12
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	685b      	ldr	r3, [r3, #4]
 800317a:	009b      	lsls	r3, r3, #2
 800317c:	429a      	cmp	r2, r3
 800317e:	d1eb      	bne.n	8003158 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003180:	4b25      	ldr	r3, [pc, #148]	@ (8003218 <HAL_RCC_ClockConfig+0x1b8>)
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f003 0307 	and.w	r3, r3, #7
 8003188:	683a      	ldr	r2, [r7, #0]
 800318a:	429a      	cmp	r2, r3
 800318c:	d20c      	bcs.n	80031a8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800318e:	4b22      	ldr	r3, [pc, #136]	@ (8003218 <HAL_RCC_ClockConfig+0x1b8>)
 8003190:	683a      	ldr	r2, [r7, #0]
 8003192:	b2d2      	uxtb	r2, r2
 8003194:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003196:	4b20      	ldr	r3, [pc, #128]	@ (8003218 <HAL_RCC_ClockConfig+0x1b8>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f003 0307 	and.w	r3, r3, #7
 800319e:	683a      	ldr	r2, [r7, #0]
 80031a0:	429a      	cmp	r2, r3
 80031a2:	d001      	beq.n	80031a8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80031a4:	2301      	movs	r3, #1
 80031a6:	e032      	b.n	800320e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f003 0304 	and.w	r3, r3, #4
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d008      	beq.n	80031c6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80031b4:	4b19      	ldr	r3, [pc, #100]	@ (800321c <HAL_RCC_ClockConfig+0x1bc>)
 80031b6:	689b      	ldr	r3, [r3, #8]
 80031b8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	68db      	ldr	r3, [r3, #12]
 80031c0:	4916      	ldr	r1, [pc, #88]	@ (800321c <HAL_RCC_ClockConfig+0x1bc>)
 80031c2:	4313      	orrs	r3, r2
 80031c4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f003 0308 	and.w	r3, r3, #8
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d009      	beq.n	80031e6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80031d2:	4b12      	ldr	r3, [pc, #72]	@ (800321c <HAL_RCC_ClockConfig+0x1bc>)
 80031d4:	689b      	ldr	r3, [r3, #8]
 80031d6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	691b      	ldr	r3, [r3, #16]
 80031de:	00db      	lsls	r3, r3, #3
 80031e0:	490e      	ldr	r1, [pc, #56]	@ (800321c <HAL_RCC_ClockConfig+0x1bc>)
 80031e2:	4313      	orrs	r3, r2
 80031e4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80031e6:	f000 f821 	bl	800322c <HAL_RCC_GetSysClockFreq>
 80031ea:	4602      	mov	r2, r0
 80031ec:	4b0b      	ldr	r3, [pc, #44]	@ (800321c <HAL_RCC_ClockConfig+0x1bc>)
 80031ee:	689b      	ldr	r3, [r3, #8]
 80031f0:	091b      	lsrs	r3, r3, #4
 80031f2:	f003 030f 	and.w	r3, r3, #15
 80031f6:	490a      	ldr	r1, [pc, #40]	@ (8003220 <HAL_RCC_ClockConfig+0x1c0>)
 80031f8:	5ccb      	ldrb	r3, [r1, r3]
 80031fa:	fa22 f303 	lsr.w	r3, r2, r3
 80031fe:	4a09      	ldr	r2, [pc, #36]	@ (8003224 <HAL_RCC_ClockConfig+0x1c4>)
 8003200:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003202:	4b09      	ldr	r3, [pc, #36]	@ (8003228 <HAL_RCC_ClockConfig+0x1c8>)
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	4618      	mov	r0, r3
 8003208:	f7ff f9bc 	bl	8002584 <HAL_InitTick>

  return HAL_OK;
 800320c:	2300      	movs	r3, #0
}
 800320e:	4618      	mov	r0, r3
 8003210:	3710      	adds	r7, #16
 8003212:	46bd      	mov	sp, r7
 8003214:	bd80      	pop	{r7, pc}
 8003216:	bf00      	nop
 8003218:	40023c00 	.word	0x40023c00
 800321c:	40023800 	.word	0x40023800
 8003220:	0800962c 	.word	0x0800962c
 8003224:	20000008 	.word	0x20000008
 8003228:	2000000c 	.word	0x2000000c

0800322c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800322c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003230:	b090      	sub	sp, #64	@ 0x40
 8003232:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003234:	2300      	movs	r3, #0
 8003236:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8003238:	2300      	movs	r3, #0
 800323a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 800323c:	2300      	movs	r3, #0
 800323e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003240:	2300      	movs	r3, #0
 8003242:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003244:	4b59      	ldr	r3, [pc, #356]	@ (80033ac <HAL_RCC_GetSysClockFreq+0x180>)
 8003246:	689b      	ldr	r3, [r3, #8]
 8003248:	f003 030c 	and.w	r3, r3, #12
 800324c:	2b08      	cmp	r3, #8
 800324e:	d00d      	beq.n	800326c <HAL_RCC_GetSysClockFreq+0x40>
 8003250:	2b08      	cmp	r3, #8
 8003252:	f200 80a1 	bhi.w	8003398 <HAL_RCC_GetSysClockFreq+0x16c>
 8003256:	2b00      	cmp	r3, #0
 8003258:	d002      	beq.n	8003260 <HAL_RCC_GetSysClockFreq+0x34>
 800325a:	2b04      	cmp	r3, #4
 800325c:	d003      	beq.n	8003266 <HAL_RCC_GetSysClockFreq+0x3a>
 800325e:	e09b      	b.n	8003398 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003260:	4b53      	ldr	r3, [pc, #332]	@ (80033b0 <HAL_RCC_GetSysClockFreq+0x184>)
 8003262:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003264:	e09b      	b.n	800339e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003266:	4b53      	ldr	r3, [pc, #332]	@ (80033b4 <HAL_RCC_GetSysClockFreq+0x188>)
 8003268:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800326a:	e098      	b.n	800339e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800326c:	4b4f      	ldr	r3, [pc, #316]	@ (80033ac <HAL_RCC_GetSysClockFreq+0x180>)
 800326e:	685b      	ldr	r3, [r3, #4]
 8003270:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003274:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003276:	4b4d      	ldr	r3, [pc, #308]	@ (80033ac <HAL_RCC_GetSysClockFreq+0x180>)
 8003278:	685b      	ldr	r3, [r3, #4]
 800327a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800327e:	2b00      	cmp	r3, #0
 8003280:	d028      	beq.n	80032d4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003282:	4b4a      	ldr	r3, [pc, #296]	@ (80033ac <HAL_RCC_GetSysClockFreq+0x180>)
 8003284:	685b      	ldr	r3, [r3, #4]
 8003286:	099b      	lsrs	r3, r3, #6
 8003288:	2200      	movs	r2, #0
 800328a:	623b      	str	r3, [r7, #32]
 800328c:	627a      	str	r2, [r7, #36]	@ 0x24
 800328e:	6a3b      	ldr	r3, [r7, #32]
 8003290:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003294:	2100      	movs	r1, #0
 8003296:	4b47      	ldr	r3, [pc, #284]	@ (80033b4 <HAL_RCC_GetSysClockFreq+0x188>)
 8003298:	fb03 f201 	mul.w	r2, r3, r1
 800329c:	2300      	movs	r3, #0
 800329e:	fb00 f303 	mul.w	r3, r0, r3
 80032a2:	4413      	add	r3, r2
 80032a4:	4a43      	ldr	r2, [pc, #268]	@ (80033b4 <HAL_RCC_GetSysClockFreq+0x188>)
 80032a6:	fba0 1202 	umull	r1, r2, r0, r2
 80032aa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80032ac:	460a      	mov	r2, r1
 80032ae:	62ba      	str	r2, [r7, #40]	@ 0x28
 80032b0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80032b2:	4413      	add	r3, r2
 80032b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80032b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032b8:	2200      	movs	r2, #0
 80032ba:	61bb      	str	r3, [r7, #24]
 80032bc:	61fa      	str	r2, [r7, #28]
 80032be:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80032c2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80032c6:	f7fd fcdf 	bl	8000c88 <__aeabi_uldivmod>
 80032ca:	4602      	mov	r2, r0
 80032cc:	460b      	mov	r3, r1
 80032ce:	4613      	mov	r3, r2
 80032d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80032d2:	e053      	b.n	800337c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80032d4:	4b35      	ldr	r3, [pc, #212]	@ (80033ac <HAL_RCC_GetSysClockFreq+0x180>)
 80032d6:	685b      	ldr	r3, [r3, #4]
 80032d8:	099b      	lsrs	r3, r3, #6
 80032da:	2200      	movs	r2, #0
 80032dc:	613b      	str	r3, [r7, #16]
 80032de:	617a      	str	r2, [r7, #20]
 80032e0:	693b      	ldr	r3, [r7, #16]
 80032e2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80032e6:	f04f 0b00 	mov.w	fp, #0
 80032ea:	4652      	mov	r2, sl
 80032ec:	465b      	mov	r3, fp
 80032ee:	f04f 0000 	mov.w	r0, #0
 80032f2:	f04f 0100 	mov.w	r1, #0
 80032f6:	0159      	lsls	r1, r3, #5
 80032f8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80032fc:	0150      	lsls	r0, r2, #5
 80032fe:	4602      	mov	r2, r0
 8003300:	460b      	mov	r3, r1
 8003302:	ebb2 080a 	subs.w	r8, r2, sl
 8003306:	eb63 090b 	sbc.w	r9, r3, fp
 800330a:	f04f 0200 	mov.w	r2, #0
 800330e:	f04f 0300 	mov.w	r3, #0
 8003312:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003316:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800331a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800331e:	ebb2 0408 	subs.w	r4, r2, r8
 8003322:	eb63 0509 	sbc.w	r5, r3, r9
 8003326:	f04f 0200 	mov.w	r2, #0
 800332a:	f04f 0300 	mov.w	r3, #0
 800332e:	00eb      	lsls	r3, r5, #3
 8003330:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003334:	00e2      	lsls	r2, r4, #3
 8003336:	4614      	mov	r4, r2
 8003338:	461d      	mov	r5, r3
 800333a:	eb14 030a 	adds.w	r3, r4, sl
 800333e:	603b      	str	r3, [r7, #0]
 8003340:	eb45 030b 	adc.w	r3, r5, fp
 8003344:	607b      	str	r3, [r7, #4]
 8003346:	f04f 0200 	mov.w	r2, #0
 800334a:	f04f 0300 	mov.w	r3, #0
 800334e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003352:	4629      	mov	r1, r5
 8003354:	028b      	lsls	r3, r1, #10
 8003356:	4621      	mov	r1, r4
 8003358:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800335c:	4621      	mov	r1, r4
 800335e:	028a      	lsls	r2, r1, #10
 8003360:	4610      	mov	r0, r2
 8003362:	4619      	mov	r1, r3
 8003364:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003366:	2200      	movs	r2, #0
 8003368:	60bb      	str	r3, [r7, #8]
 800336a:	60fa      	str	r2, [r7, #12]
 800336c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003370:	f7fd fc8a 	bl	8000c88 <__aeabi_uldivmod>
 8003374:	4602      	mov	r2, r0
 8003376:	460b      	mov	r3, r1
 8003378:	4613      	mov	r3, r2
 800337a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800337c:	4b0b      	ldr	r3, [pc, #44]	@ (80033ac <HAL_RCC_GetSysClockFreq+0x180>)
 800337e:	685b      	ldr	r3, [r3, #4]
 8003380:	0c1b      	lsrs	r3, r3, #16
 8003382:	f003 0303 	and.w	r3, r3, #3
 8003386:	3301      	adds	r3, #1
 8003388:	005b      	lsls	r3, r3, #1
 800338a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800338c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800338e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003390:	fbb2 f3f3 	udiv	r3, r2, r3
 8003394:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003396:	e002      	b.n	800339e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003398:	4b05      	ldr	r3, [pc, #20]	@ (80033b0 <HAL_RCC_GetSysClockFreq+0x184>)
 800339a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800339c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800339e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80033a0:	4618      	mov	r0, r3
 80033a2:	3740      	adds	r7, #64	@ 0x40
 80033a4:	46bd      	mov	sp, r7
 80033a6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80033aa:	bf00      	nop
 80033ac:	40023800 	.word	0x40023800
 80033b0:	00f42400 	.word	0x00f42400
 80033b4:	017d7840 	.word	0x017d7840

080033b8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80033b8:	b480      	push	{r7}
 80033ba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80033bc:	4b03      	ldr	r3, [pc, #12]	@ (80033cc <HAL_RCC_GetHCLKFreq+0x14>)
 80033be:	681b      	ldr	r3, [r3, #0]
}
 80033c0:	4618      	mov	r0, r3
 80033c2:	46bd      	mov	sp, r7
 80033c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c8:	4770      	bx	lr
 80033ca:	bf00      	nop
 80033cc:	20000008 	.word	0x20000008

080033d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80033d4:	f7ff fff0 	bl	80033b8 <HAL_RCC_GetHCLKFreq>
 80033d8:	4602      	mov	r2, r0
 80033da:	4b05      	ldr	r3, [pc, #20]	@ (80033f0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80033dc:	689b      	ldr	r3, [r3, #8]
 80033de:	0a9b      	lsrs	r3, r3, #10
 80033e0:	f003 0307 	and.w	r3, r3, #7
 80033e4:	4903      	ldr	r1, [pc, #12]	@ (80033f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80033e6:	5ccb      	ldrb	r3, [r1, r3]
 80033e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033ec:	4618      	mov	r0, r3
 80033ee:	bd80      	pop	{r7, pc}
 80033f0:	40023800 	.word	0x40023800
 80033f4:	0800963c 	.word	0x0800963c

080033f8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80033fc:	f7ff ffdc 	bl	80033b8 <HAL_RCC_GetHCLKFreq>
 8003400:	4602      	mov	r2, r0
 8003402:	4b05      	ldr	r3, [pc, #20]	@ (8003418 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003404:	689b      	ldr	r3, [r3, #8]
 8003406:	0b5b      	lsrs	r3, r3, #13
 8003408:	f003 0307 	and.w	r3, r3, #7
 800340c:	4903      	ldr	r1, [pc, #12]	@ (800341c <HAL_RCC_GetPCLK2Freq+0x24>)
 800340e:	5ccb      	ldrb	r3, [r1, r3]
 8003410:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003414:	4618      	mov	r0, r3
 8003416:	bd80      	pop	{r7, pc}
 8003418:	40023800 	.word	0x40023800
 800341c:	0800963c 	.word	0x0800963c

08003420 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	b082      	sub	sp, #8
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2b00      	cmp	r3, #0
 800342c:	d101      	bne.n	8003432 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800342e:	2301      	movs	r3, #1
 8003430:	e041      	b.n	80034b6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003438:	b2db      	uxtb	r3, r3
 800343a:	2b00      	cmp	r3, #0
 800343c:	d106      	bne.n	800344c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	2200      	movs	r2, #0
 8003442:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003446:	6878      	ldr	r0, [r7, #4]
 8003448:	f7fe fe0a 	bl	8002060 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	2202      	movs	r2, #2
 8003450:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681a      	ldr	r2, [r3, #0]
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	3304      	adds	r3, #4
 800345c:	4619      	mov	r1, r3
 800345e:	4610      	mov	r0, r2
 8003460:	f000 fc0c 	bl	8003c7c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	2201      	movs	r2, #1
 8003468:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2201      	movs	r2, #1
 8003470:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	2201      	movs	r2, #1
 8003478:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2201      	movs	r2, #1
 8003480:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2201      	movs	r2, #1
 8003488:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	2201      	movs	r2, #1
 8003490:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	2201      	movs	r2, #1
 8003498:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2201      	movs	r2, #1
 80034a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	2201      	movs	r2, #1
 80034a8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2201      	movs	r2, #1
 80034b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80034b4:	2300      	movs	r3, #0
}
 80034b6:	4618      	mov	r0, r3
 80034b8:	3708      	adds	r7, #8
 80034ba:	46bd      	mov	sp, r7
 80034bc:	bd80      	pop	{r7, pc}

080034be <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80034be:	b580      	push	{r7, lr}
 80034c0:	b082      	sub	sp, #8
 80034c2:	af00      	add	r7, sp, #0
 80034c4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d101      	bne.n	80034d0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80034cc:	2301      	movs	r3, #1
 80034ce:	e041      	b.n	8003554 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80034d6:	b2db      	uxtb	r3, r3
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d106      	bne.n	80034ea <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	2200      	movs	r2, #0
 80034e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80034e4:	6878      	ldr	r0, [r7, #4]
 80034e6:	f000 f839 	bl	800355c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	2202      	movs	r2, #2
 80034ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681a      	ldr	r2, [r3, #0]
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	3304      	adds	r3, #4
 80034fa:	4619      	mov	r1, r3
 80034fc:	4610      	mov	r0, r2
 80034fe:	f000 fbbd 	bl	8003c7c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	2201      	movs	r2, #1
 8003506:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	2201      	movs	r2, #1
 800350e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	2201      	movs	r2, #1
 8003516:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	2201      	movs	r2, #1
 800351e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	2201      	movs	r2, #1
 8003526:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	2201      	movs	r2, #1
 800352e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	2201      	movs	r2, #1
 8003536:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	2201      	movs	r2, #1
 800353e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	2201      	movs	r2, #1
 8003546:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	2201      	movs	r2, #1
 800354e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003552:	2300      	movs	r3, #0
}
 8003554:	4618      	mov	r0, r3
 8003556:	3708      	adds	r7, #8
 8003558:	46bd      	mov	sp, r7
 800355a:	bd80      	pop	{r7, pc}

0800355c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800355c:	b480      	push	{r7}
 800355e:	b083      	sub	sp, #12
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003564:	bf00      	nop
 8003566:	370c      	adds	r7, #12
 8003568:	46bd      	mov	sp, r7
 800356a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356e:	4770      	bx	lr

08003570 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003570:	b580      	push	{r7, lr}
 8003572:	b084      	sub	sp, #16
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
 8003578:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	2b00      	cmp	r3, #0
 800357e:	d109      	bne.n	8003594 <HAL_TIM_PWM_Start+0x24>
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003586:	b2db      	uxtb	r3, r3
 8003588:	2b01      	cmp	r3, #1
 800358a:	bf14      	ite	ne
 800358c:	2301      	movne	r3, #1
 800358e:	2300      	moveq	r3, #0
 8003590:	b2db      	uxtb	r3, r3
 8003592:	e022      	b.n	80035da <HAL_TIM_PWM_Start+0x6a>
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	2b04      	cmp	r3, #4
 8003598:	d109      	bne.n	80035ae <HAL_TIM_PWM_Start+0x3e>
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80035a0:	b2db      	uxtb	r3, r3
 80035a2:	2b01      	cmp	r3, #1
 80035a4:	bf14      	ite	ne
 80035a6:	2301      	movne	r3, #1
 80035a8:	2300      	moveq	r3, #0
 80035aa:	b2db      	uxtb	r3, r3
 80035ac:	e015      	b.n	80035da <HAL_TIM_PWM_Start+0x6a>
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	2b08      	cmp	r3, #8
 80035b2:	d109      	bne.n	80035c8 <HAL_TIM_PWM_Start+0x58>
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80035ba:	b2db      	uxtb	r3, r3
 80035bc:	2b01      	cmp	r3, #1
 80035be:	bf14      	ite	ne
 80035c0:	2301      	movne	r3, #1
 80035c2:	2300      	moveq	r3, #0
 80035c4:	b2db      	uxtb	r3, r3
 80035c6:	e008      	b.n	80035da <HAL_TIM_PWM_Start+0x6a>
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80035ce:	b2db      	uxtb	r3, r3
 80035d0:	2b01      	cmp	r3, #1
 80035d2:	bf14      	ite	ne
 80035d4:	2301      	movne	r3, #1
 80035d6:	2300      	moveq	r3, #0
 80035d8:	b2db      	uxtb	r3, r3
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d001      	beq.n	80035e2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80035de:	2301      	movs	r3, #1
 80035e0:	e07c      	b.n	80036dc <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80035e2:	683b      	ldr	r3, [r7, #0]
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d104      	bne.n	80035f2 <HAL_TIM_PWM_Start+0x82>
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2202      	movs	r2, #2
 80035ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80035f0:	e013      	b.n	800361a <HAL_TIM_PWM_Start+0xaa>
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	2b04      	cmp	r3, #4
 80035f6:	d104      	bne.n	8003602 <HAL_TIM_PWM_Start+0x92>
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	2202      	movs	r2, #2
 80035fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003600:	e00b      	b.n	800361a <HAL_TIM_PWM_Start+0xaa>
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	2b08      	cmp	r3, #8
 8003606:	d104      	bne.n	8003612 <HAL_TIM_PWM_Start+0xa2>
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2202      	movs	r2, #2
 800360c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003610:	e003      	b.n	800361a <HAL_TIM_PWM_Start+0xaa>
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	2202      	movs	r2, #2
 8003616:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	2201      	movs	r2, #1
 8003620:	6839      	ldr	r1, [r7, #0]
 8003622:	4618      	mov	r0, r3
 8003624:	f000 fe20 	bl	8004268 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	4a2d      	ldr	r2, [pc, #180]	@ (80036e4 <HAL_TIM_PWM_Start+0x174>)
 800362e:	4293      	cmp	r3, r2
 8003630:	d004      	beq.n	800363c <HAL_TIM_PWM_Start+0xcc>
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	4a2c      	ldr	r2, [pc, #176]	@ (80036e8 <HAL_TIM_PWM_Start+0x178>)
 8003638:	4293      	cmp	r3, r2
 800363a:	d101      	bne.n	8003640 <HAL_TIM_PWM_Start+0xd0>
 800363c:	2301      	movs	r3, #1
 800363e:	e000      	b.n	8003642 <HAL_TIM_PWM_Start+0xd2>
 8003640:	2300      	movs	r3, #0
 8003642:	2b00      	cmp	r3, #0
 8003644:	d007      	beq.n	8003656 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003654:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	4a22      	ldr	r2, [pc, #136]	@ (80036e4 <HAL_TIM_PWM_Start+0x174>)
 800365c:	4293      	cmp	r3, r2
 800365e:	d022      	beq.n	80036a6 <HAL_TIM_PWM_Start+0x136>
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003668:	d01d      	beq.n	80036a6 <HAL_TIM_PWM_Start+0x136>
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	4a1f      	ldr	r2, [pc, #124]	@ (80036ec <HAL_TIM_PWM_Start+0x17c>)
 8003670:	4293      	cmp	r3, r2
 8003672:	d018      	beq.n	80036a6 <HAL_TIM_PWM_Start+0x136>
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	4a1d      	ldr	r2, [pc, #116]	@ (80036f0 <HAL_TIM_PWM_Start+0x180>)
 800367a:	4293      	cmp	r3, r2
 800367c:	d013      	beq.n	80036a6 <HAL_TIM_PWM_Start+0x136>
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	4a1c      	ldr	r2, [pc, #112]	@ (80036f4 <HAL_TIM_PWM_Start+0x184>)
 8003684:	4293      	cmp	r3, r2
 8003686:	d00e      	beq.n	80036a6 <HAL_TIM_PWM_Start+0x136>
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	4a16      	ldr	r2, [pc, #88]	@ (80036e8 <HAL_TIM_PWM_Start+0x178>)
 800368e:	4293      	cmp	r3, r2
 8003690:	d009      	beq.n	80036a6 <HAL_TIM_PWM_Start+0x136>
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	4a18      	ldr	r2, [pc, #96]	@ (80036f8 <HAL_TIM_PWM_Start+0x188>)
 8003698:	4293      	cmp	r3, r2
 800369a:	d004      	beq.n	80036a6 <HAL_TIM_PWM_Start+0x136>
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	4a16      	ldr	r2, [pc, #88]	@ (80036fc <HAL_TIM_PWM_Start+0x18c>)
 80036a2:	4293      	cmp	r3, r2
 80036a4:	d111      	bne.n	80036ca <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	689b      	ldr	r3, [r3, #8]
 80036ac:	f003 0307 	and.w	r3, r3, #7
 80036b0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	2b06      	cmp	r3, #6
 80036b6:	d010      	beq.n	80036da <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	681a      	ldr	r2, [r3, #0]
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f042 0201 	orr.w	r2, r2, #1
 80036c6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80036c8:	e007      	b.n	80036da <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	681a      	ldr	r2, [r3, #0]
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f042 0201 	orr.w	r2, r2, #1
 80036d8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80036da:	2300      	movs	r3, #0
}
 80036dc:	4618      	mov	r0, r3
 80036de:	3710      	adds	r7, #16
 80036e0:	46bd      	mov	sp, r7
 80036e2:	bd80      	pop	{r7, pc}
 80036e4:	40010000 	.word	0x40010000
 80036e8:	40010400 	.word	0x40010400
 80036ec:	40000400 	.word	0x40000400
 80036f0:	40000800 	.word	0x40000800
 80036f4:	40000c00 	.word	0x40000c00
 80036f8:	40014000 	.word	0x40014000
 80036fc:	40001800 	.word	0x40001800

08003700 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8003700:	b580      	push	{r7, lr}
 8003702:	b086      	sub	sp, #24
 8003704:	af00      	add	r7, sp, #0
 8003706:	6078      	str	r0, [r7, #4]
 8003708:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	2b00      	cmp	r3, #0
 800370e:	d101      	bne.n	8003714 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003710:	2301      	movs	r3, #1
 8003712:	e097      	b.n	8003844 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800371a:	b2db      	uxtb	r3, r3
 800371c:	2b00      	cmp	r3, #0
 800371e:	d106      	bne.n	800372e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2200      	movs	r2, #0
 8003724:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003728:	6878      	ldr	r0, [r7, #4]
 800372a:	f7fe fbb1 	bl	8001e90 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	2202      	movs	r2, #2
 8003732:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	689b      	ldr	r3, [r3, #8]
 800373c:	687a      	ldr	r2, [r7, #4]
 800373e:	6812      	ldr	r2, [r2, #0]
 8003740:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003744:	f023 0307 	bic.w	r3, r3, #7
 8003748:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681a      	ldr	r2, [r3, #0]
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	3304      	adds	r3, #4
 8003752:	4619      	mov	r1, r3
 8003754:	4610      	mov	r0, r2
 8003756:	f000 fa91 	bl	8003c7c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	689b      	ldr	r3, [r3, #8]
 8003760:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	699b      	ldr	r3, [r3, #24]
 8003768:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	6a1b      	ldr	r3, [r3, #32]
 8003770:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8003772:	683b      	ldr	r3, [r7, #0]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	697a      	ldr	r2, [r7, #20]
 8003778:	4313      	orrs	r3, r2
 800377a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800377c:	693b      	ldr	r3, [r7, #16]
 800377e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003782:	f023 0303 	bic.w	r3, r3, #3
 8003786:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003788:	683b      	ldr	r3, [r7, #0]
 800378a:	689a      	ldr	r2, [r3, #8]
 800378c:	683b      	ldr	r3, [r7, #0]
 800378e:	699b      	ldr	r3, [r3, #24]
 8003790:	021b      	lsls	r3, r3, #8
 8003792:	4313      	orrs	r3, r2
 8003794:	693a      	ldr	r2, [r7, #16]
 8003796:	4313      	orrs	r3, r2
 8003798:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800379a:	693b      	ldr	r3, [r7, #16]
 800379c:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80037a0:	f023 030c 	bic.w	r3, r3, #12
 80037a4:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80037a6:	693b      	ldr	r3, [r7, #16]
 80037a8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80037ac:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80037b0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	68da      	ldr	r2, [r3, #12]
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	69db      	ldr	r3, [r3, #28]
 80037ba:	021b      	lsls	r3, r3, #8
 80037bc:	4313      	orrs	r3, r2
 80037be:	693a      	ldr	r2, [r7, #16]
 80037c0:	4313      	orrs	r3, r2
 80037c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80037c4:	683b      	ldr	r3, [r7, #0]
 80037c6:	691b      	ldr	r3, [r3, #16]
 80037c8:	011a      	lsls	r2, r3, #4
 80037ca:	683b      	ldr	r3, [r7, #0]
 80037cc:	6a1b      	ldr	r3, [r3, #32]
 80037ce:	031b      	lsls	r3, r3, #12
 80037d0:	4313      	orrs	r3, r2
 80037d2:	693a      	ldr	r2, [r7, #16]
 80037d4:	4313      	orrs	r3, r2
 80037d6:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80037de:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 80037e6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80037e8:	683b      	ldr	r3, [r7, #0]
 80037ea:	685a      	ldr	r2, [r3, #4]
 80037ec:	683b      	ldr	r3, [r7, #0]
 80037ee:	695b      	ldr	r3, [r3, #20]
 80037f0:	011b      	lsls	r3, r3, #4
 80037f2:	4313      	orrs	r3, r2
 80037f4:	68fa      	ldr	r2, [r7, #12]
 80037f6:	4313      	orrs	r3, r2
 80037f8:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	697a      	ldr	r2, [r7, #20]
 8003800:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	693a      	ldr	r2, [r7, #16]
 8003808:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	68fa      	ldr	r2, [r7, #12]
 8003810:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	2201      	movs	r2, #1
 8003816:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	2201      	movs	r2, #1
 800381e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	2201      	movs	r2, #1
 8003826:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	2201      	movs	r2, #1
 800382e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	2201      	movs	r2, #1
 8003836:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	2201      	movs	r2, #1
 800383e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003842:	2300      	movs	r3, #0
}
 8003844:	4618      	mov	r0, r3
 8003846:	3718      	adds	r7, #24
 8003848:	46bd      	mov	sp, r7
 800384a:	bd80      	pop	{r7, pc}

0800384c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800384c:	b580      	push	{r7, lr}
 800384e:	b084      	sub	sp, #16
 8003850:	af00      	add	r7, sp, #0
 8003852:	6078      	str	r0, [r7, #4]
 8003854:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800385c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003864:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800386c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8003874:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8003876:	683b      	ldr	r3, [r7, #0]
 8003878:	2b00      	cmp	r3, #0
 800387a:	d110      	bne.n	800389e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800387c:	7bfb      	ldrb	r3, [r7, #15]
 800387e:	2b01      	cmp	r3, #1
 8003880:	d102      	bne.n	8003888 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8003882:	7b7b      	ldrb	r3, [r7, #13]
 8003884:	2b01      	cmp	r3, #1
 8003886:	d001      	beq.n	800388c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8003888:	2301      	movs	r3, #1
 800388a:	e069      	b.n	8003960 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2202      	movs	r2, #2
 8003890:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2202      	movs	r2, #2
 8003898:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800389c:	e031      	b.n	8003902 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	2b04      	cmp	r3, #4
 80038a2:	d110      	bne.n	80038c6 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80038a4:	7bbb      	ldrb	r3, [r7, #14]
 80038a6:	2b01      	cmp	r3, #1
 80038a8:	d102      	bne.n	80038b0 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80038aa:	7b3b      	ldrb	r3, [r7, #12]
 80038ac:	2b01      	cmp	r3, #1
 80038ae:	d001      	beq.n	80038b4 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80038b0:	2301      	movs	r3, #1
 80038b2:	e055      	b.n	8003960 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2202      	movs	r2, #2
 80038b8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2202      	movs	r2, #2
 80038c0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80038c4:	e01d      	b.n	8003902 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80038c6:	7bfb      	ldrb	r3, [r7, #15]
 80038c8:	2b01      	cmp	r3, #1
 80038ca:	d108      	bne.n	80038de <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80038cc:	7bbb      	ldrb	r3, [r7, #14]
 80038ce:	2b01      	cmp	r3, #1
 80038d0:	d105      	bne.n	80038de <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80038d2:	7b7b      	ldrb	r3, [r7, #13]
 80038d4:	2b01      	cmp	r3, #1
 80038d6:	d102      	bne.n	80038de <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80038d8:	7b3b      	ldrb	r3, [r7, #12]
 80038da:	2b01      	cmp	r3, #1
 80038dc:	d001      	beq.n	80038e2 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80038de:	2301      	movs	r3, #1
 80038e0:	e03e      	b.n	8003960 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	2202      	movs	r2, #2
 80038e6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	2202      	movs	r2, #2
 80038ee:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	2202      	movs	r2, #2
 80038f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	2202      	movs	r2, #2
 80038fe:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	2b00      	cmp	r3, #0
 8003906:	d003      	beq.n	8003910 <HAL_TIM_Encoder_Start+0xc4>
 8003908:	683b      	ldr	r3, [r7, #0]
 800390a:	2b04      	cmp	r3, #4
 800390c:	d008      	beq.n	8003920 <HAL_TIM_Encoder_Start+0xd4>
 800390e:	e00f      	b.n	8003930 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	2201      	movs	r2, #1
 8003916:	2100      	movs	r1, #0
 8003918:	4618      	mov	r0, r3
 800391a:	f000 fca5 	bl	8004268 <TIM_CCxChannelCmd>
      break;
 800391e:	e016      	b.n	800394e <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	2201      	movs	r2, #1
 8003926:	2104      	movs	r1, #4
 8003928:	4618      	mov	r0, r3
 800392a:	f000 fc9d 	bl	8004268 <TIM_CCxChannelCmd>
      break;
 800392e:	e00e      	b.n	800394e <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	2201      	movs	r2, #1
 8003936:	2100      	movs	r1, #0
 8003938:	4618      	mov	r0, r3
 800393a:	f000 fc95 	bl	8004268 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	2201      	movs	r2, #1
 8003944:	2104      	movs	r1, #4
 8003946:	4618      	mov	r0, r3
 8003948:	f000 fc8e 	bl	8004268 <TIM_CCxChannelCmd>
      break;
 800394c:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	681a      	ldr	r2, [r3, #0]
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f042 0201 	orr.w	r2, r2, #1
 800395c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800395e:	2300      	movs	r3, #0
}
 8003960:	4618      	mov	r0, r3
 8003962:	3710      	adds	r7, #16
 8003964:	46bd      	mov	sp, r7
 8003966:	bd80      	pop	{r7, pc}

08003968 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003968:	b580      	push	{r7, lr}
 800396a:	b086      	sub	sp, #24
 800396c:	af00      	add	r7, sp, #0
 800396e:	60f8      	str	r0, [r7, #12]
 8003970:	60b9      	str	r1, [r7, #8]
 8003972:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003974:	2300      	movs	r3, #0
 8003976:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800397e:	2b01      	cmp	r3, #1
 8003980:	d101      	bne.n	8003986 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003982:	2302      	movs	r3, #2
 8003984:	e0ae      	b.n	8003ae4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	2201      	movs	r2, #1
 800398a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	2b0c      	cmp	r3, #12
 8003992:	f200 809f 	bhi.w	8003ad4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003996:	a201      	add	r2, pc, #4	@ (adr r2, 800399c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003998:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800399c:	080039d1 	.word	0x080039d1
 80039a0:	08003ad5 	.word	0x08003ad5
 80039a4:	08003ad5 	.word	0x08003ad5
 80039a8:	08003ad5 	.word	0x08003ad5
 80039ac:	08003a11 	.word	0x08003a11
 80039b0:	08003ad5 	.word	0x08003ad5
 80039b4:	08003ad5 	.word	0x08003ad5
 80039b8:	08003ad5 	.word	0x08003ad5
 80039bc:	08003a53 	.word	0x08003a53
 80039c0:	08003ad5 	.word	0x08003ad5
 80039c4:	08003ad5 	.word	0x08003ad5
 80039c8:	08003ad5 	.word	0x08003ad5
 80039cc:	08003a93 	.word	0x08003a93
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	68b9      	ldr	r1, [r7, #8]
 80039d6:	4618      	mov	r0, r3
 80039d8:	f000 f9fc 	bl	8003dd4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	699a      	ldr	r2, [r3, #24]
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f042 0208 	orr.w	r2, r2, #8
 80039ea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	699a      	ldr	r2, [r3, #24]
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f022 0204 	bic.w	r2, r2, #4
 80039fa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	6999      	ldr	r1, [r3, #24]
 8003a02:	68bb      	ldr	r3, [r7, #8]
 8003a04:	691a      	ldr	r2, [r3, #16]
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	430a      	orrs	r2, r1
 8003a0c:	619a      	str	r2, [r3, #24]
      break;
 8003a0e:	e064      	b.n	8003ada <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	68b9      	ldr	r1, [r7, #8]
 8003a16:	4618      	mov	r0, r3
 8003a18:	f000 fa4c 	bl	8003eb4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	699a      	ldr	r2, [r3, #24]
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003a2a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	699a      	ldr	r2, [r3, #24]
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003a3a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	6999      	ldr	r1, [r3, #24]
 8003a42:	68bb      	ldr	r3, [r7, #8]
 8003a44:	691b      	ldr	r3, [r3, #16]
 8003a46:	021a      	lsls	r2, r3, #8
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	430a      	orrs	r2, r1
 8003a4e:	619a      	str	r2, [r3, #24]
      break;
 8003a50:	e043      	b.n	8003ada <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	68b9      	ldr	r1, [r7, #8]
 8003a58:	4618      	mov	r0, r3
 8003a5a:	f000 faa1 	bl	8003fa0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	69da      	ldr	r2, [r3, #28]
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f042 0208 	orr.w	r2, r2, #8
 8003a6c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	69da      	ldr	r2, [r3, #28]
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f022 0204 	bic.w	r2, r2, #4
 8003a7c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	69d9      	ldr	r1, [r3, #28]
 8003a84:	68bb      	ldr	r3, [r7, #8]
 8003a86:	691a      	ldr	r2, [r3, #16]
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	430a      	orrs	r2, r1
 8003a8e:	61da      	str	r2, [r3, #28]
      break;
 8003a90:	e023      	b.n	8003ada <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	68b9      	ldr	r1, [r7, #8]
 8003a98:	4618      	mov	r0, r3
 8003a9a:	f000 faf5 	bl	8004088 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	69da      	ldr	r2, [r3, #28]
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003aac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	69da      	ldr	r2, [r3, #28]
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003abc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	69d9      	ldr	r1, [r3, #28]
 8003ac4:	68bb      	ldr	r3, [r7, #8]
 8003ac6:	691b      	ldr	r3, [r3, #16]
 8003ac8:	021a      	lsls	r2, r3, #8
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	430a      	orrs	r2, r1
 8003ad0:	61da      	str	r2, [r3, #28]
      break;
 8003ad2:	e002      	b.n	8003ada <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003ad4:	2301      	movs	r3, #1
 8003ad6:	75fb      	strb	r3, [r7, #23]
      break;
 8003ad8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	2200      	movs	r2, #0
 8003ade:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003ae2:	7dfb      	ldrb	r3, [r7, #23]
}
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	3718      	adds	r7, #24
 8003ae8:	46bd      	mov	sp, r7
 8003aea:	bd80      	pop	{r7, pc}

08003aec <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	b084      	sub	sp, #16
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]
 8003af4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003af6:	2300      	movs	r3, #0
 8003af8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003b00:	2b01      	cmp	r3, #1
 8003b02:	d101      	bne.n	8003b08 <HAL_TIM_ConfigClockSource+0x1c>
 8003b04:	2302      	movs	r3, #2
 8003b06:	e0b4      	b.n	8003c72 <HAL_TIM_ConfigClockSource+0x186>
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2201      	movs	r2, #1
 8003b0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2202      	movs	r2, #2
 8003b14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	689b      	ldr	r3, [r3, #8]
 8003b1e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003b20:	68bb      	ldr	r3, [r7, #8]
 8003b22:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003b26:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003b28:	68bb      	ldr	r3, [r7, #8]
 8003b2a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003b2e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	68ba      	ldr	r2, [r7, #8]
 8003b36:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003b40:	d03e      	beq.n	8003bc0 <HAL_TIM_ConfigClockSource+0xd4>
 8003b42:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003b46:	f200 8087 	bhi.w	8003c58 <HAL_TIM_ConfigClockSource+0x16c>
 8003b4a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b4e:	f000 8086 	beq.w	8003c5e <HAL_TIM_ConfigClockSource+0x172>
 8003b52:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b56:	d87f      	bhi.n	8003c58 <HAL_TIM_ConfigClockSource+0x16c>
 8003b58:	2b70      	cmp	r3, #112	@ 0x70
 8003b5a:	d01a      	beq.n	8003b92 <HAL_TIM_ConfigClockSource+0xa6>
 8003b5c:	2b70      	cmp	r3, #112	@ 0x70
 8003b5e:	d87b      	bhi.n	8003c58 <HAL_TIM_ConfigClockSource+0x16c>
 8003b60:	2b60      	cmp	r3, #96	@ 0x60
 8003b62:	d050      	beq.n	8003c06 <HAL_TIM_ConfigClockSource+0x11a>
 8003b64:	2b60      	cmp	r3, #96	@ 0x60
 8003b66:	d877      	bhi.n	8003c58 <HAL_TIM_ConfigClockSource+0x16c>
 8003b68:	2b50      	cmp	r3, #80	@ 0x50
 8003b6a:	d03c      	beq.n	8003be6 <HAL_TIM_ConfigClockSource+0xfa>
 8003b6c:	2b50      	cmp	r3, #80	@ 0x50
 8003b6e:	d873      	bhi.n	8003c58 <HAL_TIM_ConfigClockSource+0x16c>
 8003b70:	2b40      	cmp	r3, #64	@ 0x40
 8003b72:	d058      	beq.n	8003c26 <HAL_TIM_ConfigClockSource+0x13a>
 8003b74:	2b40      	cmp	r3, #64	@ 0x40
 8003b76:	d86f      	bhi.n	8003c58 <HAL_TIM_ConfigClockSource+0x16c>
 8003b78:	2b30      	cmp	r3, #48	@ 0x30
 8003b7a:	d064      	beq.n	8003c46 <HAL_TIM_ConfigClockSource+0x15a>
 8003b7c:	2b30      	cmp	r3, #48	@ 0x30
 8003b7e:	d86b      	bhi.n	8003c58 <HAL_TIM_ConfigClockSource+0x16c>
 8003b80:	2b20      	cmp	r3, #32
 8003b82:	d060      	beq.n	8003c46 <HAL_TIM_ConfigClockSource+0x15a>
 8003b84:	2b20      	cmp	r3, #32
 8003b86:	d867      	bhi.n	8003c58 <HAL_TIM_ConfigClockSource+0x16c>
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d05c      	beq.n	8003c46 <HAL_TIM_ConfigClockSource+0x15a>
 8003b8c:	2b10      	cmp	r3, #16
 8003b8e:	d05a      	beq.n	8003c46 <HAL_TIM_ConfigClockSource+0x15a>
 8003b90:	e062      	b.n	8003c58 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003b96:	683b      	ldr	r3, [r7, #0]
 8003b98:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003b9a:	683b      	ldr	r3, [r7, #0]
 8003b9c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003ba2:	f000 fb41 	bl	8004228 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	689b      	ldr	r3, [r3, #8]
 8003bac:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003bae:	68bb      	ldr	r3, [r7, #8]
 8003bb0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003bb4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	68ba      	ldr	r2, [r7, #8]
 8003bbc:	609a      	str	r2, [r3, #8]
      break;
 8003bbe:	e04f      	b.n	8003c60 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003bc8:	683b      	ldr	r3, [r7, #0]
 8003bca:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003bcc:	683b      	ldr	r3, [r7, #0]
 8003bce:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003bd0:	f000 fb2a 	bl	8004228 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	689a      	ldr	r2, [r3, #8]
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003be2:	609a      	str	r2, [r3, #8]
      break;
 8003be4:	e03c      	b.n	8003c60 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003bea:	683b      	ldr	r3, [r7, #0]
 8003bec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003bee:	683b      	ldr	r3, [r7, #0]
 8003bf0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003bf2:	461a      	mov	r2, r3
 8003bf4:	f000 fa9e 	bl	8004134 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	2150      	movs	r1, #80	@ 0x50
 8003bfe:	4618      	mov	r0, r3
 8003c00:	f000 faf7 	bl	80041f2 <TIM_ITRx_SetConfig>
      break;
 8003c04:	e02c      	b.n	8003c60 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003c0a:	683b      	ldr	r3, [r7, #0]
 8003c0c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003c0e:	683b      	ldr	r3, [r7, #0]
 8003c10:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003c12:	461a      	mov	r2, r3
 8003c14:	f000 fabd 	bl	8004192 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	2160      	movs	r1, #96	@ 0x60
 8003c1e:	4618      	mov	r0, r3
 8003c20:	f000 fae7 	bl	80041f2 <TIM_ITRx_SetConfig>
      break;
 8003c24:	e01c      	b.n	8003c60 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003c2a:	683b      	ldr	r3, [r7, #0]
 8003c2c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c32:	461a      	mov	r2, r3
 8003c34:	f000 fa7e 	bl	8004134 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	2140      	movs	r1, #64	@ 0x40
 8003c3e:	4618      	mov	r0, r3
 8003c40:	f000 fad7 	bl	80041f2 <TIM_ITRx_SetConfig>
      break;
 8003c44:	e00c      	b.n	8003c60 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681a      	ldr	r2, [r3, #0]
 8003c4a:	683b      	ldr	r3, [r7, #0]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	4619      	mov	r1, r3
 8003c50:	4610      	mov	r0, r2
 8003c52:	f000 face 	bl	80041f2 <TIM_ITRx_SetConfig>
      break;
 8003c56:	e003      	b.n	8003c60 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003c58:	2301      	movs	r3, #1
 8003c5a:	73fb      	strb	r3, [r7, #15]
      break;
 8003c5c:	e000      	b.n	8003c60 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003c5e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	2201      	movs	r2, #1
 8003c64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003c70:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c72:	4618      	mov	r0, r3
 8003c74:	3710      	adds	r7, #16
 8003c76:	46bd      	mov	sp, r7
 8003c78:	bd80      	pop	{r7, pc}
	...

08003c7c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003c7c:	b480      	push	{r7}
 8003c7e:	b085      	sub	sp, #20
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]
 8003c84:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	4a46      	ldr	r2, [pc, #280]	@ (8003da8 <TIM_Base_SetConfig+0x12c>)
 8003c90:	4293      	cmp	r3, r2
 8003c92:	d013      	beq.n	8003cbc <TIM_Base_SetConfig+0x40>
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c9a:	d00f      	beq.n	8003cbc <TIM_Base_SetConfig+0x40>
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	4a43      	ldr	r2, [pc, #268]	@ (8003dac <TIM_Base_SetConfig+0x130>)
 8003ca0:	4293      	cmp	r3, r2
 8003ca2:	d00b      	beq.n	8003cbc <TIM_Base_SetConfig+0x40>
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	4a42      	ldr	r2, [pc, #264]	@ (8003db0 <TIM_Base_SetConfig+0x134>)
 8003ca8:	4293      	cmp	r3, r2
 8003caa:	d007      	beq.n	8003cbc <TIM_Base_SetConfig+0x40>
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	4a41      	ldr	r2, [pc, #260]	@ (8003db4 <TIM_Base_SetConfig+0x138>)
 8003cb0:	4293      	cmp	r3, r2
 8003cb2:	d003      	beq.n	8003cbc <TIM_Base_SetConfig+0x40>
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	4a40      	ldr	r2, [pc, #256]	@ (8003db8 <TIM_Base_SetConfig+0x13c>)
 8003cb8:	4293      	cmp	r3, r2
 8003cba:	d108      	bne.n	8003cce <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003cc2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003cc4:	683b      	ldr	r3, [r7, #0]
 8003cc6:	685b      	ldr	r3, [r3, #4]
 8003cc8:	68fa      	ldr	r2, [r7, #12]
 8003cca:	4313      	orrs	r3, r2
 8003ccc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	4a35      	ldr	r2, [pc, #212]	@ (8003da8 <TIM_Base_SetConfig+0x12c>)
 8003cd2:	4293      	cmp	r3, r2
 8003cd4:	d02b      	beq.n	8003d2e <TIM_Base_SetConfig+0xb2>
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003cdc:	d027      	beq.n	8003d2e <TIM_Base_SetConfig+0xb2>
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	4a32      	ldr	r2, [pc, #200]	@ (8003dac <TIM_Base_SetConfig+0x130>)
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d023      	beq.n	8003d2e <TIM_Base_SetConfig+0xb2>
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	4a31      	ldr	r2, [pc, #196]	@ (8003db0 <TIM_Base_SetConfig+0x134>)
 8003cea:	4293      	cmp	r3, r2
 8003cec:	d01f      	beq.n	8003d2e <TIM_Base_SetConfig+0xb2>
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	4a30      	ldr	r2, [pc, #192]	@ (8003db4 <TIM_Base_SetConfig+0x138>)
 8003cf2:	4293      	cmp	r3, r2
 8003cf4:	d01b      	beq.n	8003d2e <TIM_Base_SetConfig+0xb2>
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	4a2f      	ldr	r2, [pc, #188]	@ (8003db8 <TIM_Base_SetConfig+0x13c>)
 8003cfa:	4293      	cmp	r3, r2
 8003cfc:	d017      	beq.n	8003d2e <TIM_Base_SetConfig+0xb2>
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	4a2e      	ldr	r2, [pc, #184]	@ (8003dbc <TIM_Base_SetConfig+0x140>)
 8003d02:	4293      	cmp	r3, r2
 8003d04:	d013      	beq.n	8003d2e <TIM_Base_SetConfig+0xb2>
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	4a2d      	ldr	r2, [pc, #180]	@ (8003dc0 <TIM_Base_SetConfig+0x144>)
 8003d0a:	4293      	cmp	r3, r2
 8003d0c:	d00f      	beq.n	8003d2e <TIM_Base_SetConfig+0xb2>
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	4a2c      	ldr	r2, [pc, #176]	@ (8003dc4 <TIM_Base_SetConfig+0x148>)
 8003d12:	4293      	cmp	r3, r2
 8003d14:	d00b      	beq.n	8003d2e <TIM_Base_SetConfig+0xb2>
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	4a2b      	ldr	r2, [pc, #172]	@ (8003dc8 <TIM_Base_SetConfig+0x14c>)
 8003d1a:	4293      	cmp	r3, r2
 8003d1c:	d007      	beq.n	8003d2e <TIM_Base_SetConfig+0xb2>
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	4a2a      	ldr	r2, [pc, #168]	@ (8003dcc <TIM_Base_SetConfig+0x150>)
 8003d22:	4293      	cmp	r3, r2
 8003d24:	d003      	beq.n	8003d2e <TIM_Base_SetConfig+0xb2>
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	4a29      	ldr	r2, [pc, #164]	@ (8003dd0 <TIM_Base_SetConfig+0x154>)
 8003d2a:	4293      	cmp	r3, r2
 8003d2c:	d108      	bne.n	8003d40 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003d34:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003d36:	683b      	ldr	r3, [r7, #0]
 8003d38:	68db      	ldr	r3, [r3, #12]
 8003d3a:	68fa      	ldr	r2, [r7, #12]
 8003d3c:	4313      	orrs	r3, r2
 8003d3e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003d46:	683b      	ldr	r3, [r7, #0]
 8003d48:	695b      	ldr	r3, [r3, #20]
 8003d4a:	4313      	orrs	r3, r2
 8003d4c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	68fa      	ldr	r2, [r7, #12]
 8003d52:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003d54:	683b      	ldr	r3, [r7, #0]
 8003d56:	689a      	ldr	r2, [r3, #8]
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003d5c:	683b      	ldr	r3, [r7, #0]
 8003d5e:	681a      	ldr	r2, [r3, #0]
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	4a10      	ldr	r2, [pc, #64]	@ (8003da8 <TIM_Base_SetConfig+0x12c>)
 8003d68:	4293      	cmp	r3, r2
 8003d6a:	d003      	beq.n	8003d74 <TIM_Base_SetConfig+0xf8>
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	4a12      	ldr	r2, [pc, #72]	@ (8003db8 <TIM_Base_SetConfig+0x13c>)
 8003d70:	4293      	cmp	r3, r2
 8003d72:	d103      	bne.n	8003d7c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003d74:	683b      	ldr	r3, [r7, #0]
 8003d76:	691a      	ldr	r2, [r3, #16]
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2201      	movs	r2, #1
 8003d80:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	691b      	ldr	r3, [r3, #16]
 8003d86:	f003 0301 	and.w	r3, r3, #1
 8003d8a:	2b01      	cmp	r3, #1
 8003d8c:	d105      	bne.n	8003d9a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	691b      	ldr	r3, [r3, #16]
 8003d92:	f023 0201 	bic.w	r2, r3, #1
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	611a      	str	r2, [r3, #16]
  }
}
 8003d9a:	bf00      	nop
 8003d9c:	3714      	adds	r7, #20
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da4:	4770      	bx	lr
 8003da6:	bf00      	nop
 8003da8:	40010000 	.word	0x40010000
 8003dac:	40000400 	.word	0x40000400
 8003db0:	40000800 	.word	0x40000800
 8003db4:	40000c00 	.word	0x40000c00
 8003db8:	40010400 	.word	0x40010400
 8003dbc:	40014000 	.word	0x40014000
 8003dc0:	40014400 	.word	0x40014400
 8003dc4:	40014800 	.word	0x40014800
 8003dc8:	40001800 	.word	0x40001800
 8003dcc:	40001c00 	.word	0x40001c00
 8003dd0:	40002000 	.word	0x40002000

08003dd4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003dd4:	b480      	push	{r7}
 8003dd6:	b087      	sub	sp, #28
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	6078      	str	r0, [r7, #4]
 8003ddc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	6a1b      	ldr	r3, [r3, #32]
 8003de2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6a1b      	ldr	r3, [r3, #32]
 8003de8:	f023 0201 	bic.w	r2, r3, #1
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	685b      	ldr	r3, [r3, #4]
 8003df4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	699b      	ldr	r3, [r3, #24]
 8003dfa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	f023 0303 	bic.w	r3, r3, #3
 8003e0a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003e0c:	683b      	ldr	r3, [r7, #0]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	68fa      	ldr	r2, [r7, #12]
 8003e12:	4313      	orrs	r3, r2
 8003e14:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003e16:	697b      	ldr	r3, [r7, #20]
 8003e18:	f023 0302 	bic.w	r3, r3, #2
 8003e1c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003e1e:	683b      	ldr	r3, [r7, #0]
 8003e20:	689b      	ldr	r3, [r3, #8]
 8003e22:	697a      	ldr	r2, [r7, #20]
 8003e24:	4313      	orrs	r3, r2
 8003e26:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	4a20      	ldr	r2, [pc, #128]	@ (8003eac <TIM_OC1_SetConfig+0xd8>)
 8003e2c:	4293      	cmp	r3, r2
 8003e2e:	d003      	beq.n	8003e38 <TIM_OC1_SetConfig+0x64>
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	4a1f      	ldr	r2, [pc, #124]	@ (8003eb0 <TIM_OC1_SetConfig+0xdc>)
 8003e34:	4293      	cmp	r3, r2
 8003e36:	d10c      	bne.n	8003e52 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003e38:	697b      	ldr	r3, [r7, #20]
 8003e3a:	f023 0308 	bic.w	r3, r3, #8
 8003e3e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003e40:	683b      	ldr	r3, [r7, #0]
 8003e42:	68db      	ldr	r3, [r3, #12]
 8003e44:	697a      	ldr	r2, [r7, #20]
 8003e46:	4313      	orrs	r3, r2
 8003e48:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003e4a:	697b      	ldr	r3, [r7, #20]
 8003e4c:	f023 0304 	bic.w	r3, r3, #4
 8003e50:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	4a15      	ldr	r2, [pc, #84]	@ (8003eac <TIM_OC1_SetConfig+0xd8>)
 8003e56:	4293      	cmp	r3, r2
 8003e58:	d003      	beq.n	8003e62 <TIM_OC1_SetConfig+0x8e>
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	4a14      	ldr	r2, [pc, #80]	@ (8003eb0 <TIM_OC1_SetConfig+0xdc>)
 8003e5e:	4293      	cmp	r3, r2
 8003e60:	d111      	bne.n	8003e86 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003e62:	693b      	ldr	r3, [r7, #16]
 8003e64:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003e68:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003e6a:	693b      	ldr	r3, [r7, #16]
 8003e6c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003e70:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	695b      	ldr	r3, [r3, #20]
 8003e76:	693a      	ldr	r2, [r7, #16]
 8003e78:	4313      	orrs	r3, r2
 8003e7a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003e7c:	683b      	ldr	r3, [r7, #0]
 8003e7e:	699b      	ldr	r3, [r3, #24]
 8003e80:	693a      	ldr	r2, [r7, #16]
 8003e82:	4313      	orrs	r3, r2
 8003e84:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	693a      	ldr	r2, [r7, #16]
 8003e8a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	68fa      	ldr	r2, [r7, #12]
 8003e90:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	685a      	ldr	r2, [r3, #4]
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	697a      	ldr	r2, [r7, #20]
 8003e9e:	621a      	str	r2, [r3, #32]
}
 8003ea0:	bf00      	nop
 8003ea2:	371c      	adds	r7, #28
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eaa:	4770      	bx	lr
 8003eac:	40010000 	.word	0x40010000
 8003eb0:	40010400 	.word	0x40010400

08003eb4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003eb4:	b480      	push	{r7}
 8003eb6:	b087      	sub	sp, #28
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	6078      	str	r0, [r7, #4]
 8003ebc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6a1b      	ldr	r3, [r3, #32]
 8003ec2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	6a1b      	ldr	r3, [r3, #32]
 8003ec8:	f023 0210 	bic.w	r2, r3, #16
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	685b      	ldr	r3, [r3, #4]
 8003ed4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	699b      	ldr	r3, [r3, #24]
 8003eda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003ee2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003eea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003eec:	683b      	ldr	r3, [r7, #0]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	021b      	lsls	r3, r3, #8
 8003ef2:	68fa      	ldr	r2, [r7, #12]
 8003ef4:	4313      	orrs	r3, r2
 8003ef6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003ef8:	697b      	ldr	r3, [r7, #20]
 8003efa:	f023 0320 	bic.w	r3, r3, #32
 8003efe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003f00:	683b      	ldr	r3, [r7, #0]
 8003f02:	689b      	ldr	r3, [r3, #8]
 8003f04:	011b      	lsls	r3, r3, #4
 8003f06:	697a      	ldr	r2, [r7, #20]
 8003f08:	4313      	orrs	r3, r2
 8003f0a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	4a22      	ldr	r2, [pc, #136]	@ (8003f98 <TIM_OC2_SetConfig+0xe4>)
 8003f10:	4293      	cmp	r3, r2
 8003f12:	d003      	beq.n	8003f1c <TIM_OC2_SetConfig+0x68>
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	4a21      	ldr	r2, [pc, #132]	@ (8003f9c <TIM_OC2_SetConfig+0xe8>)
 8003f18:	4293      	cmp	r3, r2
 8003f1a:	d10d      	bne.n	8003f38 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003f1c:	697b      	ldr	r3, [r7, #20]
 8003f1e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003f22:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003f24:	683b      	ldr	r3, [r7, #0]
 8003f26:	68db      	ldr	r3, [r3, #12]
 8003f28:	011b      	lsls	r3, r3, #4
 8003f2a:	697a      	ldr	r2, [r7, #20]
 8003f2c:	4313      	orrs	r3, r2
 8003f2e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003f30:	697b      	ldr	r3, [r7, #20]
 8003f32:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003f36:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	4a17      	ldr	r2, [pc, #92]	@ (8003f98 <TIM_OC2_SetConfig+0xe4>)
 8003f3c:	4293      	cmp	r3, r2
 8003f3e:	d003      	beq.n	8003f48 <TIM_OC2_SetConfig+0x94>
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	4a16      	ldr	r2, [pc, #88]	@ (8003f9c <TIM_OC2_SetConfig+0xe8>)
 8003f44:	4293      	cmp	r3, r2
 8003f46:	d113      	bne.n	8003f70 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003f48:	693b      	ldr	r3, [r7, #16]
 8003f4a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003f4e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003f50:	693b      	ldr	r3, [r7, #16]
 8003f52:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003f56:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003f58:	683b      	ldr	r3, [r7, #0]
 8003f5a:	695b      	ldr	r3, [r3, #20]
 8003f5c:	009b      	lsls	r3, r3, #2
 8003f5e:	693a      	ldr	r2, [r7, #16]
 8003f60:	4313      	orrs	r3, r2
 8003f62:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003f64:	683b      	ldr	r3, [r7, #0]
 8003f66:	699b      	ldr	r3, [r3, #24]
 8003f68:	009b      	lsls	r3, r3, #2
 8003f6a:	693a      	ldr	r2, [r7, #16]
 8003f6c:	4313      	orrs	r3, r2
 8003f6e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	693a      	ldr	r2, [r7, #16]
 8003f74:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	68fa      	ldr	r2, [r7, #12]
 8003f7a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003f7c:	683b      	ldr	r3, [r7, #0]
 8003f7e:	685a      	ldr	r2, [r3, #4]
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	697a      	ldr	r2, [r7, #20]
 8003f88:	621a      	str	r2, [r3, #32]
}
 8003f8a:	bf00      	nop
 8003f8c:	371c      	adds	r7, #28
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f94:	4770      	bx	lr
 8003f96:	bf00      	nop
 8003f98:	40010000 	.word	0x40010000
 8003f9c:	40010400 	.word	0x40010400

08003fa0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003fa0:	b480      	push	{r7}
 8003fa2:	b087      	sub	sp, #28
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
 8003fa8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6a1b      	ldr	r3, [r3, #32]
 8003fae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	6a1b      	ldr	r3, [r3, #32]
 8003fb4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	685b      	ldr	r3, [r3, #4]
 8003fc0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	69db      	ldr	r3, [r3, #28]
 8003fc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003fce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	f023 0303 	bic.w	r3, r3, #3
 8003fd6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003fd8:	683b      	ldr	r3, [r7, #0]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	68fa      	ldr	r2, [r7, #12]
 8003fde:	4313      	orrs	r3, r2
 8003fe0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003fe2:	697b      	ldr	r3, [r7, #20]
 8003fe4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003fe8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	689b      	ldr	r3, [r3, #8]
 8003fee:	021b      	lsls	r3, r3, #8
 8003ff0:	697a      	ldr	r2, [r7, #20]
 8003ff2:	4313      	orrs	r3, r2
 8003ff4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	4a21      	ldr	r2, [pc, #132]	@ (8004080 <TIM_OC3_SetConfig+0xe0>)
 8003ffa:	4293      	cmp	r3, r2
 8003ffc:	d003      	beq.n	8004006 <TIM_OC3_SetConfig+0x66>
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	4a20      	ldr	r2, [pc, #128]	@ (8004084 <TIM_OC3_SetConfig+0xe4>)
 8004002:	4293      	cmp	r3, r2
 8004004:	d10d      	bne.n	8004022 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004006:	697b      	ldr	r3, [r7, #20]
 8004008:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800400c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800400e:	683b      	ldr	r3, [r7, #0]
 8004010:	68db      	ldr	r3, [r3, #12]
 8004012:	021b      	lsls	r3, r3, #8
 8004014:	697a      	ldr	r2, [r7, #20]
 8004016:	4313      	orrs	r3, r2
 8004018:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800401a:	697b      	ldr	r3, [r7, #20]
 800401c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004020:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	4a16      	ldr	r2, [pc, #88]	@ (8004080 <TIM_OC3_SetConfig+0xe0>)
 8004026:	4293      	cmp	r3, r2
 8004028:	d003      	beq.n	8004032 <TIM_OC3_SetConfig+0x92>
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	4a15      	ldr	r2, [pc, #84]	@ (8004084 <TIM_OC3_SetConfig+0xe4>)
 800402e:	4293      	cmp	r3, r2
 8004030:	d113      	bne.n	800405a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004032:	693b      	ldr	r3, [r7, #16]
 8004034:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004038:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800403a:	693b      	ldr	r3, [r7, #16]
 800403c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004040:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004042:	683b      	ldr	r3, [r7, #0]
 8004044:	695b      	ldr	r3, [r3, #20]
 8004046:	011b      	lsls	r3, r3, #4
 8004048:	693a      	ldr	r2, [r7, #16]
 800404a:	4313      	orrs	r3, r2
 800404c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800404e:	683b      	ldr	r3, [r7, #0]
 8004050:	699b      	ldr	r3, [r3, #24]
 8004052:	011b      	lsls	r3, r3, #4
 8004054:	693a      	ldr	r2, [r7, #16]
 8004056:	4313      	orrs	r3, r2
 8004058:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	693a      	ldr	r2, [r7, #16]
 800405e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	68fa      	ldr	r2, [r7, #12]
 8004064:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004066:	683b      	ldr	r3, [r7, #0]
 8004068:	685a      	ldr	r2, [r3, #4]
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	697a      	ldr	r2, [r7, #20]
 8004072:	621a      	str	r2, [r3, #32]
}
 8004074:	bf00      	nop
 8004076:	371c      	adds	r7, #28
 8004078:	46bd      	mov	sp, r7
 800407a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800407e:	4770      	bx	lr
 8004080:	40010000 	.word	0x40010000
 8004084:	40010400 	.word	0x40010400

08004088 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004088:	b480      	push	{r7}
 800408a:	b087      	sub	sp, #28
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
 8004090:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6a1b      	ldr	r3, [r3, #32]
 8004096:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	6a1b      	ldr	r3, [r3, #32]
 800409c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	685b      	ldr	r3, [r3, #4]
 80040a8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	69db      	ldr	r3, [r3, #28]
 80040ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80040b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80040be:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80040c0:	683b      	ldr	r3, [r7, #0]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	021b      	lsls	r3, r3, #8
 80040c6:	68fa      	ldr	r2, [r7, #12]
 80040c8:	4313      	orrs	r3, r2
 80040ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80040cc:	693b      	ldr	r3, [r7, #16]
 80040ce:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80040d2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80040d4:	683b      	ldr	r3, [r7, #0]
 80040d6:	689b      	ldr	r3, [r3, #8]
 80040d8:	031b      	lsls	r3, r3, #12
 80040da:	693a      	ldr	r2, [r7, #16]
 80040dc:	4313      	orrs	r3, r2
 80040de:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	4a12      	ldr	r2, [pc, #72]	@ (800412c <TIM_OC4_SetConfig+0xa4>)
 80040e4:	4293      	cmp	r3, r2
 80040e6:	d003      	beq.n	80040f0 <TIM_OC4_SetConfig+0x68>
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	4a11      	ldr	r2, [pc, #68]	@ (8004130 <TIM_OC4_SetConfig+0xa8>)
 80040ec:	4293      	cmp	r3, r2
 80040ee:	d109      	bne.n	8004104 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80040f0:	697b      	ldr	r3, [r7, #20]
 80040f2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80040f6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80040f8:	683b      	ldr	r3, [r7, #0]
 80040fa:	695b      	ldr	r3, [r3, #20]
 80040fc:	019b      	lsls	r3, r3, #6
 80040fe:	697a      	ldr	r2, [r7, #20]
 8004100:	4313      	orrs	r3, r2
 8004102:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	697a      	ldr	r2, [r7, #20]
 8004108:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	68fa      	ldr	r2, [r7, #12]
 800410e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004110:	683b      	ldr	r3, [r7, #0]
 8004112:	685a      	ldr	r2, [r3, #4]
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	693a      	ldr	r2, [r7, #16]
 800411c:	621a      	str	r2, [r3, #32]
}
 800411e:	bf00      	nop
 8004120:	371c      	adds	r7, #28
 8004122:	46bd      	mov	sp, r7
 8004124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004128:	4770      	bx	lr
 800412a:	bf00      	nop
 800412c:	40010000 	.word	0x40010000
 8004130:	40010400 	.word	0x40010400

08004134 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004134:	b480      	push	{r7}
 8004136:	b087      	sub	sp, #28
 8004138:	af00      	add	r7, sp, #0
 800413a:	60f8      	str	r0, [r7, #12]
 800413c:	60b9      	str	r1, [r7, #8]
 800413e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	6a1b      	ldr	r3, [r3, #32]
 8004144:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	6a1b      	ldr	r3, [r3, #32]
 800414a:	f023 0201 	bic.w	r2, r3, #1
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	699b      	ldr	r3, [r3, #24]
 8004156:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004158:	693b      	ldr	r3, [r7, #16]
 800415a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800415e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	011b      	lsls	r3, r3, #4
 8004164:	693a      	ldr	r2, [r7, #16]
 8004166:	4313      	orrs	r3, r2
 8004168:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800416a:	697b      	ldr	r3, [r7, #20]
 800416c:	f023 030a 	bic.w	r3, r3, #10
 8004170:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004172:	697a      	ldr	r2, [r7, #20]
 8004174:	68bb      	ldr	r3, [r7, #8]
 8004176:	4313      	orrs	r3, r2
 8004178:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	693a      	ldr	r2, [r7, #16]
 800417e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	697a      	ldr	r2, [r7, #20]
 8004184:	621a      	str	r2, [r3, #32]
}
 8004186:	bf00      	nop
 8004188:	371c      	adds	r7, #28
 800418a:	46bd      	mov	sp, r7
 800418c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004190:	4770      	bx	lr

08004192 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004192:	b480      	push	{r7}
 8004194:	b087      	sub	sp, #28
 8004196:	af00      	add	r7, sp, #0
 8004198:	60f8      	str	r0, [r7, #12]
 800419a:	60b9      	str	r1, [r7, #8]
 800419c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	6a1b      	ldr	r3, [r3, #32]
 80041a2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	6a1b      	ldr	r3, [r3, #32]
 80041a8:	f023 0210 	bic.w	r2, r3, #16
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	699b      	ldr	r3, [r3, #24]
 80041b4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80041b6:	693b      	ldr	r3, [r7, #16]
 80041b8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80041bc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	031b      	lsls	r3, r3, #12
 80041c2:	693a      	ldr	r2, [r7, #16]
 80041c4:	4313      	orrs	r3, r2
 80041c6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80041c8:	697b      	ldr	r3, [r7, #20]
 80041ca:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80041ce:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80041d0:	68bb      	ldr	r3, [r7, #8]
 80041d2:	011b      	lsls	r3, r3, #4
 80041d4:	697a      	ldr	r2, [r7, #20]
 80041d6:	4313      	orrs	r3, r2
 80041d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	693a      	ldr	r2, [r7, #16]
 80041de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	697a      	ldr	r2, [r7, #20]
 80041e4:	621a      	str	r2, [r3, #32]
}
 80041e6:	bf00      	nop
 80041e8:	371c      	adds	r7, #28
 80041ea:	46bd      	mov	sp, r7
 80041ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f0:	4770      	bx	lr

080041f2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80041f2:	b480      	push	{r7}
 80041f4:	b085      	sub	sp, #20
 80041f6:	af00      	add	r7, sp, #0
 80041f8:	6078      	str	r0, [r7, #4]
 80041fa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	689b      	ldr	r3, [r3, #8]
 8004200:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004208:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800420a:	683a      	ldr	r2, [r7, #0]
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	4313      	orrs	r3, r2
 8004210:	f043 0307 	orr.w	r3, r3, #7
 8004214:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	68fa      	ldr	r2, [r7, #12]
 800421a:	609a      	str	r2, [r3, #8]
}
 800421c:	bf00      	nop
 800421e:	3714      	adds	r7, #20
 8004220:	46bd      	mov	sp, r7
 8004222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004226:	4770      	bx	lr

08004228 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004228:	b480      	push	{r7}
 800422a:	b087      	sub	sp, #28
 800422c:	af00      	add	r7, sp, #0
 800422e:	60f8      	str	r0, [r7, #12]
 8004230:	60b9      	str	r1, [r7, #8]
 8004232:	607a      	str	r2, [r7, #4]
 8004234:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	689b      	ldr	r3, [r3, #8]
 800423a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800423c:	697b      	ldr	r3, [r7, #20]
 800423e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004242:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	021a      	lsls	r2, r3, #8
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	431a      	orrs	r2, r3
 800424c:	68bb      	ldr	r3, [r7, #8]
 800424e:	4313      	orrs	r3, r2
 8004250:	697a      	ldr	r2, [r7, #20]
 8004252:	4313      	orrs	r3, r2
 8004254:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	697a      	ldr	r2, [r7, #20]
 800425a:	609a      	str	r2, [r3, #8]
}
 800425c:	bf00      	nop
 800425e:	371c      	adds	r7, #28
 8004260:	46bd      	mov	sp, r7
 8004262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004266:	4770      	bx	lr

08004268 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004268:	b480      	push	{r7}
 800426a:	b087      	sub	sp, #28
 800426c:	af00      	add	r7, sp, #0
 800426e:	60f8      	str	r0, [r7, #12]
 8004270:	60b9      	str	r1, [r7, #8]
 8004272:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004274:	68bb      	ldr	r3, [r7, #8]
 8004276:	f003 031f 	and.w	r3, r3, #31
 800427a:	2201      	movs	r2, #1
 800427c:	fa02 f303 	lsl.w	r3, r2, r3
 8004280:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	6a1a      	ldr	r2, [r3, #32]
 8004286:	697b      	ldr	r3, [r7, #20]
 8004288:	43db      	mvns	r3, r3
 800428a:	401a      	ands	r2, r3
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	6a1a      	ldr	r2, [r3, #32]
 8004294:	68bb      	ldr	r3, [r7, #8]
 8004296:	f003 031f 	and.w	r3, r3, #31
 800429a:	6879      	ldr	r1, [r7, #4]
 800429c:	fa01 f303 	lsl.w	r3, r1, r3
 80042a0:	431a      	orrs	r2, r3
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	621a      	str	r2, [r3, #32]
}
 80042a6:	bf00      	nop
 80042a8:	371c      	adds	r7, #28
 80042aa:	46bd      	mov	sp, r7
 80042ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b0:	4770      	bx	lr
	...

080042b4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80042b4:	b480      	push	{r7}
 80042b6:	b085      	sub	sp, #20
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
 80042bc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80042c4:	2b01      	cmp	r3, #1
 80042c6:	d101      	bne.n	80042cc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80042c8:	2302      	movs	r3, #2
 80042ca:	e05a      	b.n	8004382 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2201      	movs	r2, #1
 80042d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2202      	movs	r2, #2
 80042d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	685b      	ldr	r3, [r3, #4]
 80042e2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	689b      	ldr	r3, [r3, #8]
 80042ea:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80042f2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	68fa      	ldr	r2, [r7, #12]
 80042fa:	4313      	orrs	r3, r2
 80042fc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	68fa      	ldr	r2, [r7, #12]
 8004304:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	4a21      	ldr	r2, [pc, #132]	@ (8004390 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800430c:	4293      	cmp	r3, r2
 800430e:	d022      	beq.n	8004356 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004318:	d01d      	beq.n	8004356 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	4a1d      	ldr	r2, [pc, #116]	@ (8004394 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004320:	4293      	cmp	r3, r2
 8004322:	d018      	beq.n	8004356 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	4a1b      	ldr	r2, [pc, #108]	@ (8004398 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800432a:	4293      	cmp	r3, r2
 800432c:	d013      	beq.n	8004356 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	4a1a      	ldr	r2, [pc, #104]	@ (800439c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004334:	4293      	cmp	r3, r2
 8004336:	d00e      	beq.n	8004356 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	4a18      	ldr	r2, [pc, #96]	@ (80043a0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800433e:	4293      	cmp	r3, r2
 8004340:	d009      	beq.n	8004356 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	4a17      	ldr	r2, [pc, #92]	@ (80043a4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004348:	4293      	cmp	r3, r2
 800434a:	d004      	beq.n	8004356 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	4a15      	ldr	r2, [pc, #84]	@ (80043a8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004352:	4293      	cmp	r3, r2
 8004354:	d10c      	bne.n	8004370 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004356:	68bb      	ldr	r3, [r7, #8]
 8004358:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800435c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800435e:	683b      	ldr	r3, [r7, #0]
 8004360:	685b      	ldr	r3, [r3, #4]
 8004362:	68ba      	ldr	r2, [r7, #8]
 8004364:	4313      	orrs	r3, r2
 8004366:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	68ba      	ldr	r2, [r7, #8]
 800436e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2201      	movs	r2, #1
 8004374:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2200      	movs	r2, #0
 800437c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004380:	2300      	movs	r3, #0
}
 8004382:	4618      	mov	r0, r3
 8004384:	3714      	adds	r7, #20
 8004386:	46bd      	mov	sp, r7
 8004388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800438c:	4770      	bx	lr
 800438e:	bf00      	nop
 8004390:	40010000 	.word	0x40010000
 8004394:	40000400 	.word	0x40000400
 8004398:	40000800 	.word	0x40000800
 800439c:	40000c00 	.word	0x40000c00
 80043a0:	40010400 	.word	0x40010400
 80043a4:	40014000 	.word	0x40014000
 80043a8:	40001800 	.word	0x40001800

080043ac <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80043ac:	b580      	push	{r7, lr}
 80043ae:	b082      	sub	sp, #8
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d101      	bne.n	80043be <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80043ba:	2301      	movs	r3, #1
 80043bc:	e042      	b.n	8004444 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80043c4:	b2db      	uxtb	r3, r3
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d106      	bne.n	80043d8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	2200      	movs	r2, #0
 80043ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80043d2:	6878      	ldr	r0, [r7, #4]
 80043d4:	f7fd ff56 	bl	8002284 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	2224      	movs	r2, #36	@ 0x24
 80043dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	68da      	ldr	r2, [r3, #12]
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80043ee:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80043f0:	6878      	ldr	r0, [r7, #4]
 80043f2:	f000 fa09 	bl	8004808 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	691a      	ldr	r2, [r3, #16]
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004404:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	695a      	ldr	r2, [r3, #20]
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004414:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	68da      	ldr	r2, [r3, #12]
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004424:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	2200      	movs	r2, #0
 800442a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2220      	movs	r2, #32
 8004430:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2220      	movs	r2, #32
 8004438:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	2200      	movs	r2, #0
 8004440:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004442:	2300      	movs	r3, #0
}
 8004444:	4618      	mov	r0, r3
 8004446:	3708      	adds	r7, #8
 8004448:	46bd      	mov	sp, r7
 800444a:	bd80      	pop	{r7, pc}

0800444c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800444c:	b580      	push	{r7, lr}
 800444e:	b08a      	sub	sp, #40	@ 0x28
 8004450:	af02      	add	r7, sp, #8
 8004452:	60f8      	str	r0, [r7, #12]
 8004454:	60b9      	str	r1, [r7, #8]
 8004456:	603b      	str	r3, [r7, #0]
 8004458:	4613      	mov	r3, r2
 800445a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800445c:	2300      	movs	r3, #0
 800445e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004466:	b2db      	uxtb	r3, r3
 8004468:	2b20      	cmp	r3, #32
 800446a:	d175      	bne.n	8004558 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800446c:	68bb      	ldr	r3, [r7, #8]
 800446e:	2b00      	cmp	r3, #0
 8004470:	d002      	beq.n	8004478 <HAL_UART_Transmit+0x2c>
 8004472:	88fb      	ldrh	r3, [r7, #6]
 8004474:	2b00      	cmp	r3, #0
 8004476:	d101      	bne.n	800447c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004478:	2301      	movs	r3, #1
 800447a:	e06e      	b.n	800455a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	2200      	movs	r2, #0
 8004480:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	2221      	movs	r2, #33	@ 0x21
 8004486:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800448a:	f7fe f8bf 	bl	800260c <HAL_GetTick>
 800448e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	88fa      	ldrh	r2, [r7, #6]
 8004494:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	88fa      	ldrh	r2, [r7, #6]
 800449a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	689b      	ldr	r3, [r3, #8]
 80044a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80044a4:	d108      	bne.n	80044b8 <HAL_UART_Transmit+0x6c>
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	691b      	ldr	r3, [r3, #16]
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d104      	bne.n	80044b8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80044ae:	2300      	movs	r3, #0
 80044b0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80044b2:	68bb      	ldr	r3, [r7, #8]
 80044b4:	61bb      	str	r3, [r7, #24]
 80044b6:	e003      	b.n	80044c0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80044b8:	68bb      	ldr	r3, [r7, #8]
 80044ba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80044bc:	2300      	movs	r3, #0
 80044be:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80044c0:	e02e      	b.n	8004520 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80044c2:	683b      	ldr	r3, [r7, #0]
 80044c4:	9300      	str	r3, [sp, #0]
 80044c6:	697b      	ldr	r3, [r7, #20]
 80044c8:	2200      	movs	r2, #0
 80044ca:	2180      	movs	r1, #128	@ 0x80
 80044cc:	68f8      	ldr	r0, [r7, #12]
 80044ce:	f000 f8df 	bl	8004690 <UART_WaitOnFlagUntilTimeout>
 80044d2:	4603      	mov	r3, r0
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d005      	beq.n	80044e4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	2220      	movs	r2, #32
 80044dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80044e0:	2303      	movs	r3, #3
 80044e2:	e03a      	b.n	800455a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80044e4:	69fb      	ldr	r3, [r7, #28]
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d10b      	bne.n	8004502 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80044ea:	69bb      	ldr	r3, [r7, #24]
 80044ec:	881b      	ldrh	r3, [r3, #0]
 80044ee:	461a      	mov	r2, r3
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80044f8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80044fa:	69bb      	ldr	r3, [r7, #24]
 80044fc:	3302      	adds	r3, #2
 80044fe:	61bb      	str	r3, [r7, #24]
 8004500:	e007      	b.n	8004512 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004502:	69fb      	ldr	r3, [r7, #28]
 8004504:	781a      	ldrb	r2, [r3, #0]
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800450c:	69fb      	ldr	r3, [r7, #28]
 800450e:	3301      	adds	r3, #1
 8004510:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004516:	b29b      	uxth	r3, r3
 8004518:	3b01      	subs	r3, #1
 800451a:	b29a      	uxth	r2, r3
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004524:	b29b      	uxth	r3, r3
 8004526:	2b00      	cmp	r3, #0
 8004528:	d1cb      	bne.n	80044c2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800452a:	683b      	ldr	r3, [r7, #0]
 800452c:	9300      	str	r3, [sp, #0]
 800452e:	697b      	ldr	r3, [r7, #20]
 8004530:	2200      	movs	r2, #0
 8004532:	2140      	movs	r1, #64	@ 0x40
 8004534:	68f8      	ldr	r0, [r7, #12]
 8004536:	f000 f8ab 	bl	8004690 <UART_WaitOnFlagUntilTimeout>
 800453a:	4603      	mov	r3, r0
 800453c:	2b00      	cmp	r3, #0
 800453e:	d005      	beq.n	800454c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	2220      	movs	r2, #32
 8004544:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004548:	2303      	movs	r3, #3
 800454a:	e006      	b.n	800455a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	2220      	movs	r2, #32
 8004550:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004554:	2300      	movs	r3, #0
 8004556:	e000      	b.n	800455a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004558:	2302      	movs	r3, #2
  }
}
 800455a:	4618      	mov	r0, r3
 800455c:	3720      	adds	r7, #32
 800455e:	46bd      	mov	sp, r7
 8004560:	bd80      	pop	{r7, pc}

08004562 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004562:	b580      	push	{r7, lr}
 8004564:	b08a      	sub	sp, #40	@ 0x28
 8004566:	af02      	add	r7, sp, #8
 8004568:	60f8      	str	r0, [r7, #12]
 800456a:	60b9      	str	r1, [r7, #8]
 800456c:	603b      	str	r3, [r7, #0]
 800456e:	4613      	mov	r3, r2
 8004570:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004572:	2300      	movs	r3, #0
 8004574:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800457c:	b2db      	uxtb	r3, r3
 800457e:	2b20      	cmp	r3, #32
 8004580:	f040 8081 	bne.w	8004686 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8004584:	68bb      	ldr	r3, [r7, #8]
 8004586:	2b00      	cmp	r3, #0
 8004588:	d002      	beq.n	8004590 <HAL_UART_Receive+0x2e>
 800458a:	88fb      	ldrh	r3, [r7, #6]
 800458c:	2b00      	cmp	r3, #0
 800458e:	d101      	bne.n	8004594 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8004590:	2301      	movs	r3, #1
 8004592:	e079      	b.n	8004688 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	2200      	movs	r2, #0
 8004598:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	2222      	movs	r2, #34	@ 0x22
 800459e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	2200      	movs	r2, #0
 80045a6:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80045a8:	f7fe f830 	bl	800260c <HAL_GetTick>
 80045ac:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	88fa      	ldrh	r2, [r7, #6]
 80045b2:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	88fa      	ldrh	r2, [r7, #6]
 80045b8:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	689b      	ldr	r3, [r3, #8]
 80045be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80045c2:	d108      	bne.n	80045d6 <HAL_UART_Receive+0x74>
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	691b      	ldr	r3, [r3, #16]
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d104      	bne.n	80045d6 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 80045cc:	2300      	movs	r3, #0
 80045ce:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80045d0:	68bb      	ldr	r3, [r7, #8]
 80045d2:	61bb      	str	r3, [r7, #24]
 80045d4:	e003      	b.n	80045de <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 80045d6:	68bb      	ldr	r3, [r7, #8]
 80045d8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80045da:	2300      	movs	r3, #0
 80045dc:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80045de:	e047      	b.n	8004670 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80045e0:	683b      	ldr	r3, [r7, #0]
 80045e2:	9300      	str	r3, [sp, #0]
 80045e4:	697b      	ldr	r3, [r7, #20]
 80045e6:	2200      	movs	r2, #0
 80045e8:	2120      	movs	r1, #32
 80045ea:	68f8      	ldr	r0, [r7, #12]
 80045ec:	f000 f850 	bl	8004690 <UART_WaitOnFlagUntilTimeout>
 80045f0:	4603      	mov	r3, r0
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d005      	beq.n	8004602 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	2220      	movs	r2, #32
 80045fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 80045fe:	2303      	movs	r3, #3
 8004600:	e042      	b.n	8004688 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8004602:	69fb      	ldr	r3, [r7, #28]
 8004604:	2b00      	cmp	r3, #0
 8004606:	d10c      	bne.n	8004622 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	685b      	ldr	r3, [r3, #4]
 800460e:	b29b      	uxth	r3, r3
 8004610:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004614:	b29a      	uxth	r2, r3
 8004616:	69bb      	ldr	r3, [r7, #24]
 8004618:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800461a:	69bb      	ldr	r3, [r7, #24]
 800461c:	3302      	adds	r3, #2
 800461e:	61bb      	str	r3, [r7, #24]
 8004620:	e01f      	b.n	8004662 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	689b      	ldr	r3, [r3, #8]
 8004626:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800462a:	d007      	beq.n	800463c <HAL_UART_Receive+0xda>
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	689b      	ldr	r3, [r3, #8]
 8004630:	2b00      	cmp	r3, #0
 8004632:	d10a      	bne.n	800464a <HAL_UART_Receive+0xe8>
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	691b      	ldr	r3, [r3, #16]
 8004638:	2b00      	cmp	r3, #0
 800463a:	d106      	bne.n	800464a <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	685b      	ldr	r3, [r3, #4]
 8004642:	b2da      	uxtb	r2, r3
 8004644:	69fb      	ldr	r3, [r7, #28]
 8004646:	701a      	strb	r2, [r3, #0]
 8004648:	e008      	b.n	800465c <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	685b      	ldr	r3, [r3, #4]
 8004650:	b2db      	uxtb	r3, r3
 8004652:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004656:	b2da      	uxtb	r2, r3
 8004658:	69fb      	ldr	r3, [r7, #28]
 800465a:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800465c:	69fb      	ldr	r3, [r7, #28]
 800465e:	3301      	adds	r3, #1
 8004660:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004666:	b29b      	uxth	r3, r3
 8004668:	3b01      	subs	r3, #1
 800466a:	b29a      	uxth	r2, r3
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004674:	b29b      	uxth	r3, r3
 8004676:	2b00      	cmp	r3, #0
 8004678:	d1b2      	bne.n	80045e0 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	2220      	movs	r2, #32
 800467e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8004682:	2300      	movs	r3, #0
 8004684:	e000      	b.n	8004688 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8004686:	2302      	movs	r3, #2
  }
}
 8004688:	4618      	mov	r0, r3
 800468a:	3720      	adds	r7, #32
 800468c:	46bd      	mov	sp, r7
 800468e:	bd80      	pop	{r7, pc}

08004690 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b086      	sub	sp, #24
 8004694:	af00      	add	r7, sp, #0
 8004696:	60f8      	str	r0, [r7, #12]
 8004698:	60b9      	str	r1, [r7, #8]
 800469a:	603b      	str	r3, [r7, #0]
 800469c:	4613      	mov	r3, r2
 800469e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80046a0:	e03b      	b.n	800471a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046a2:	6a3b      	ldr	r3, [r7, #32]
 80046a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046a8:	d037      	beq.n	800471a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046aa:	f7fd ffaf 	bl	800260c <HAL_GetTick>
 80046ae:	4602      	mov	r2, r0
 80046b0:	683b      	ldr	r3, [r7, #0]
 80046b2:	1ad3      	subs	r3, r2, r3
 80046b4:	6a3a      	ldr	r2, [r7, #32]
 80046b6:	429a      	cmp	r2, r3
 80046b8:	d302      	bcc.n	80046c0 <UART_WaitOnFlagUntilTimeout+0x30>
 80046ba:	6a3b      	ldr	r3, [r7, #32]
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d101      	bne.n	80046c4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80046c0:	2303      	movs	r3, #3
 80046c2:	e03a      	b.n	800473a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	68db      	ldr	r3, [r3, #12]
 80046ca:	f003 0304 	and.w	r3, r3, #4
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d023      	beq.n	800471a <UART_WaitOnFlagUntilTimeout+0x8a>
 80046d2:	68bb      	ldr	r3, [r7, #8]
 80046d4:	2b80      	cmp	r3, #128	@ 0x80
 80046d6:	d020      	beq.n	800471a <UART_WaitOnFlagUntilTimeout+0x8a>
 80046d8:	68bb      	ldr	r3, [r7, #8]
 80046da:	2b40      	cmp	r3, #64	@ 0x40
 80046dc:	d01d      	beq.n	800471a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f003 0308 	and.w	r3, r3, #8
 80046e8:	2b08      	cmp	r3, #8
 80046ea:	d116      	bne.n	800471a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80046ec:	2300      	movs	r3, #0
 80046ee:	617b      	str	r3, [r7, #20]
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	617b      	str	r3, [r7, #20]
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	685b      	ldr	r3, [r3, #4]
 80046fe:	617b      	str	r3, [r7, #20]
 8004700:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004702:	68f8      	ldr	r0, [r7, #12]
 8004704:	f000 f81d 	bl	8004742 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	2208      	movs	r2, #8
 800470c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	2200      	movs	r2, #0
 8004712:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004716:	2301      	movs	r3, #1
 8004718:	e00f      	b.n	800473a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	681a      	ldr	r2, [r3, #0]
 8004720:	68bb      	ldr	r3, [r7, #8]
 8004722:	4013      	ands	r3, r2
 8004724:	68ba      	ldr	r2, [r7, #8]
 8004726:	429a      	cmp	r2, r3
 8004728:	bf0c      	ite	eq
 800472a:	2301      	moveq	r3, #1
 800472c:	2300      	movne	r3, #0
 800472e:	b2db      	uxtb	r3, r3
 8004730:	461a      	mov	r2, r3
 8004732:	79fb      	ldrb	r3, [r7, #7]
 8004734:	429a      	cmp	r2, r3
 8004736:	d0b4      	beq.n	80046a2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004738:	2300      	movs	r3, #0
}
 800473a:	4618      	mov	r0, r3
 800473c:	3718      	adds	r7, #24
 800473e:	46bd      	mov	sp, r7
 8004740:	bd80      	pop	{r7, pc}

08004742 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004742:	b480      	push	{r7}
 8004744:	b095      	sub	sp, #84	@ 0x54
 8004746:	af00      	add	r7, sp, #0
 8004748:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	330c      	adds	r3, #12
 8004750:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004752:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004754:	e853 3f00 	ldrex	r3, [r3]
 8004758:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800475a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800475c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004760:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	330c      	adds	r3, #12
 8004768:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800476a:	643a      	str	r2, [r7, #64]	@ 0x40
 800476c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800476e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004770:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004772:	e841 2300 	strex	r3, r2, [r1]
 8004776:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004778:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800477a:	2b00      	cmp	r3, #0
 800477c:	d1e5      	bne.n	800474a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	3314      	adds	r3, #20
 8004784:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004786:	6a3b      	ldr	r3, [r7, #32]
 8004788:	e853 3f00 	ldrex	r3, [r3]
 800478c:	61fb      	str	r3, [r7, #28]
   return(result);
 800478e:	69fb      	ldr	r3, [r7, #28]
 8004790:	f023 0301 	bic.w	r3, r3, #1
 8004794:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	3314      	adds	r3, #20
 800479c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800479e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80047a0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047a2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80047a4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80047a6:	e841 2300 	strex	r3, r2, [r1]
 80047aa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80047ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d1e5      	bne.n	800477e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047b6:	2b01      	cmp	r3, #1
 80047b8:	d119      	bne.n	80047ee <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	330c      	adds	r3, #12
 80047c0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	e853 3f00 	ldrex	r3, [r3]
 80047c8:	60bb      	str	r3, [r7, #8]
   return(result);
 80047ca:	68bb      	ldr	r3, [r7, #8]
 80047cc:	f023 0310 	bic.w	r3, r3, #16
 80047d0:	647b      	str	r3, [r7, #68]	@ 0x44
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	330c      	adds	r3, #12
 80047d8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80047da:	61ba      	str	r2, [r7, #24]
 80047dc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047de:	6979      	ldr	r1, [r7, #20]
 80047e0:	69ba      	ldr	r2, [r7, #24]
 80047e2:	e841 2300 	strex	r3, r2, [r1]
 80047e6:	613b      	str	r3, [r7, #16]
   return(result);
 80047e8:	693b      	ldr	r3, [r7, #16]
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d1e5      	bne.n	80047ba <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	2220      	movs	r2, #32
 80047f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	2200      	movs	r2, #0
 80047fa:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80047fc:	bf00      	nop
 80047fe:	3754      	adds	r7, #84	@ 0x54
 8004800:	46bd      	mov	sp, r7
 8004802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004806:	4770      	bx	lr

08004808 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004808:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800480c:	b0c0      	sub	sp, #256	@ 0x100
 800480e:	af00      	add	r7, sp, #0
 8004810:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004814:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	691b      	ldr	r3, [r3, #16]
 800481c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004820:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004824:	68d9      	ldr	r1, [r3, #12]
 8004826:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800482a:	681a      	ldr	r2, [r3, #0]
 800482c:	ea40 0301 	orr.w	r3, r0, r1
 8004830:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004832:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004836:	689a      	ldr	r2, [r3, #8]
 8004838:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800483c:	691b      	ldr	r3, [r3, #16]
 800483e:	431a      	orrs	r2, r3
 8004840:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004844:	695b      	ldr	r3, [r3, #20]
 8004846:	431a      	orrs	r2, r3
 8004848:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800484c:	69db      	ldr	r3, [r3, #28]
 800484e:	4313      	orrs	r3, r2
 8004850:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004854:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	68db      	ldr	r3, [r3, #12]
 800485c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004860:	f021 010c 	bic.w	r1, r1, #12
 8004864:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004868:	681a      	ldr	r2, [r3, #0]
 800486a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800486e:	430b      	orrs	r3, r1
 8004870:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004872:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	695b      	ldr	r3, [r3, #20]
 800487a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800487e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004882:	6999      	ldr	r1, [r3, #24]
 8004884:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004888:	681a      	ldr	r2, [r3, #0]
 800488a:	ea40 0301 	orr.w	r3, r0, r1
 800488e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004890:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004894:	681a      	ldr	r2, [r3, #0]
 8004896:	4b8f      	ldr	r3, [pc, #572]	@ (8004ad4 <UART_SetConfig+0x2cc>)
 8004898:	429a      	cmp	r2, r3
 800489a:	d005      	beq.n	80048a8 <UART_SetConfig+0xa0>
 800489c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048a0:	681a      	ldr	r2, [r3, #0]
 80048a2:	4b8d      	ldr	r3, [pc, #564]	@ (8004ad8 <UART_SetConfig+0x2d0>)
 80048a4:	429a      	cmp	r2, r3
 80048a6:	d104      	bne.n	80048b2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80048a8:	f7fe fda6 	bl	80033f8 <HAL_RCC_GetPCLK2Freq>
 80048ac:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80048b0:	e003      	b.n	80048ba <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80048b2:	f7fe fd8d 	bl	80033d0 <HAL_RCC_GetPCLK1Freq>
 80048b6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80048ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048be:	69db      	ldr	r3, [r3, #28]
 80048c0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80048c4:	f040 810c 	bne.w	8004ae0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80048c8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80048cc:	2200      	movs	r2, #0
 80048ce:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80048d2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80048d6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80048da:	4622      	mov	r2, r4
 80048dc:	462b      	mov	r3, r5
 80048de:	1891      	adds	r1, r2, r2
 80048e0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80048e2:	415b      	adcs	r3, r3
 80048e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80048e6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80048ea:	4621      	mov	r1, r4
 80048ec:	eb12 0801 	adds.w	r8, r2, r1
 80048f0:	4629      	mov	r1, r5
 80048f2:	eb43 0901 	adc.w	r9, r3, r1
 80048f6:	f04f 0200 	mov.w	r2, #0
 80048fa:	f04f 0300 	mov.w	r3, #0
 80048fe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004902:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004906:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800490a:	4690      	mov	r8, r2
 800490c:	4699      	mov	r9, r3
 800490e:	4623      	mov	r3, r4
 8004910:	eb18 0303 	adds.w	r3, r8, r3
 8004914:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004918:	462b      	mov	r3, r5
 800491a:	eb49 0303 	adc.w	r3, r9, r3
 800491e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004922:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004926:	685b      	ldr	r3, [r3, #4]
 8004928:	2200      	movs	r2, #0
 800492a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800492e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004932:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004936:	460b      	mov	r3, r1
 8004938:	18db      	adds	r3, r3, r3
 800493a:	653b      	str	r3, [r7, #80]	@ 0x50
 800493c:	4613      	mov	r3, r2
 800493e:	eb42 0303 	adc.w	r3, r2, r3
 8004942:	657b      	str	r3, [r7, #84]	@ 0x54
 8004944:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004948:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800494c:	f7fc f99c 	bl	8000c88 <__aeabi_uldivmod>
 8004950:	4602      	mov	r2, r0
 8004952:	460b      	mov	r3, r1
 8004954:	4b61      	ldr	r3, [pc, #388]	@ (8004adc <UART_SetConfig+0x2d4>)
 8004956:	fba3 2302 	umull	r2, r3, r3, r2
 800495a:	095b      	lsrs	r3, r3, #5
 800495c:	011c      	lsls	r4, r3, #4
 800495e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004962:	2200      	movs	r2, #0
 8004964:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004968:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800496c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004970:	4642      	mov	r2, r8
 8004972:	464b      	mov	r3, r9
 8004974:	1891      	adds	r1, r2, r2
 8004976:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004978:	415b      	adcs	r3, r3
 800497a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800497c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004980:	4641      	mov	r1, r8
 8004982:	eb12 0a01 	adds.w	sl, r2, r1
 8004986:	4649      	mov	r1, r9
 8004988:	eb43 0b01 	adc.w	fp, r3, r1
 800498c:	f04f 0200 	mov.w	r2, #0
 8004990:	f04f 0300 	mov.w	r3, #0
 8004994:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004998:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800499c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80049a0:	4692      	mov	sl, r2
 80049a2:	469b      	mov	fp, r3
 80049a4:	4643      	mov	r3, r8
 80049a6:	eb1a 0303 	adds.w	r3, sl, r3
 80049aa:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80049ae:	464b      	mov	r3, r9
 80049b0:	eb4b 0303 	adc.w	r3, fp, r3
 80049b4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80049b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049bc:	685b      	ldr	r3, [r3, #4]
 80049be:	2200      	movs	r2, #0
 80049c0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80049c4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80049c8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80049cc:	460b      	mov	r3, r1
 80049ce:	18db      	adds	r3, r3, r3
 80049d0:	643b      	str	r3, [r7, #64]	@ 0x40
 80049d2:	4613      	mov	r3, r2
 80049d4:	eb42 0303 	adc.w	r3, r2, r3
 80049d8:	647b      	str	r3, [r7, #68]	@ 0x44
 80049da:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80049de:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80049e2:	f7fc f951 	bl	8000c88 <__aeabi_uldivmod>
 80049e6:	4602      	mov	r2, r0
 80049e8:	460b      	mov	r3, r1
 80049ea:	4611      	mov	r1, r2
 80049ec:	4b3b      	ldr	r3, [pc, #236]	@ (8004adc <UART_SetConfig+0x2d4>)
 80049ee:	fba3 2301 	umull	r2, r3, r3, r1
 80049f2:	095b      	lsrs	r3, r3, #5
 80049f4:	2264      	movs	r2, #100	@ 0x64
 80049f6:	fb02 f303 	mul.w	r3, r2, r3
 80049fa:	1acb      	subs	r3, r1, r3
 80049fc:	00db      	lsls	r3, r3, #3
 80049fe:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004a02:	4b36      	ldr	r3, [pc, #216]	@ (8004adc <UART_SetConfig+0x2d4>)
 8004a04:	fba3 2302 	umull	r2, r3, r3, r2
 8004a08:	095b      	lsrs	r3, r3, #5
 8004a0a:	005b      	lsls	r3, r3, #1
 8004a0c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004a10:	441c      	add	r4, r3
 8004a12:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004a16:	2200      	movs	r2, #0
 8004a18:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004a1c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004a20:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004a24:	4642      	mov	r2, r8
 8004a26:	464b      	mov	r3, r9
 8004a28:	1891      	adds	r1, r2, r2
 8004a2a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004a2c:	415b      	adcs	r3, r3
 8004a2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004a30:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004a34:	4641      	mov	r1, r8
 8004a36:	1851      	adds	r1, r2, r1
 8004a38:	6339      	str	r1, [r7, #48]	@ 0x30
 8004a3a:	4649      	mov	r1, r9
 8004a3c:	414b      	adcs	r3, r1
 8004a3e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004a40:	f04f 0200 	mov.w	r2, #0
 8004a44:	f04f 0300 	mov.w	r3, #0
 8004a48:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004a4c:	4659      	mov	r1, fp
 8004a4e:	00cb      	lsls	r3, r1, #3
 8004a50:	4651      	mov	r1, sl
 8004a52:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004a56:	4651      	mov	r1, sl
 8004a58:	00ca      	lsls	r2, r1, #3
 8004a5a:	4610      	mov	r0, r2
 8004a5c:	4619      	mov	r1, r3
 8004a5e:	4603      	mov	r3, r0
 8004a60:	4642      	mov	r2, r8
 8004a62:	189b      	adds	r3, r3, r2
 8004a64:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004a68:	464b      	mov	r3, r9
 8004a6a:	460a      	mov	r2, r1
 8004a6c:	eb42 0303 	adc.w	r3, r2, r3
 8004a70:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004a74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a78:	685b      	ldr	r3, [r3, #4]
 8004a7a:	2200      	movs	r2, #0
 8004a7c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004a80:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004a84:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004a88:	460b      	mov	r3, r1
 8004a8a:	18db      	adds	r3, r3, r3
 8004a8c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004a8e:	4613      	mov	r3, r2
 8004a90:	eb42 0303 	adc.w	r3, r2, r3
 8004a94:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004a96:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004a9a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004a9e:	f7fc f8f3 	bl	8000c88 <__aeabi_uldivmod>
 8004aa2:	4602      	mov	r2, r0
 8004aa4:	460b      	mov	r3, r1
 8004aa6:	4b0d      	ldr	r3, [pc, #52]	@ (8004adc <UART_SetConfig+0x2d4>)
 8004aa8:	fba3 1302 	umull	r1, r3, r3, r2
 8004aac:	095b      	lsrs	r3, r3, #5
 8004aae:	2164      	movs	r1, #100	@ 0x64
 8004ab0:	fb01 f303 	mul.w	r3, r1, r3
 8004ab4:	1ad3      	subs	r3, r2, r3
 8004ab6:	00db      	lsls	r3, r3, #3
 8004ab8:	3332      	adds	r3, #50	@ 0x32
 8004aba:	4a08      	ldr	r2, [pc, #32]	@ (8004adc <UART_SetConfig+0x2d4>)
 8004abc:	fba2 2303 	umull	r2, r3, r2, r3
 8004ac0:	095b      	lsrs	r3, r3, #5
 8004ac2:	f003 0207 	and.w	r2, r3, #7
 8004ac6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	4422      	add	r2, r4
 8004ace:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004ad0:	e106      	b.n	8004ce0 <UART_SetConfig+0x4d8>
 8004ad2:	bf00      	nop
 8004ad4:	40011000 	.word	0x40011000
 8004ad8:	40011400 	.word	0x40011400
 8004adc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004ae0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004aea:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004aee:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004af2:	4642      	mov	r2, r8
 8004af4:	464b      	mov	r3, r9
 8004af6:	1891      	adds	r1, r2, r2
 8004af8:	6239      	str	r1, [r7, #32]
 8004afa:	415b      	adcs	r3, r3
 8004afc:	627b      	str	r3, [r7, #36]	@ 0x24
 8004afe:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004b02:	4641      	mov	r1, r8
 8004b04:	1854      	adds	r4, r2, r1
 8004b06:	4649      	mov	r1, r9
 8004b08:	eb43 0501 	adc.w	r5, r3, r1
 8004b0c:	f04f 0200 	mov.w	r2, #0
 8004b10:	f04f 0300 	mov.w	r3, #0
 8004b14:	00eb      	lsls	r3, r5, #3
 8004b16:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004b1a:	00e2      	lsls	r2, r4, #3
 8004b1c:	4614      	mov	r4, r2
 8004b1e:	461d      	mov	r5, r3
 8004b20:	4643      	mov	r3, r8
 8004b22:	18e3      	adds	r3, r4, r3
 8004b24:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004b28:	464b      	mov	r3, r9
 8004b2a:	eb45 0303 	adc.w	r3, r5, r3
 8004b2e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004b32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b36:	685b      	ldr	r3, [r3, #4]
 8004b38:	2200      	movs	r2, #0
 8004b3a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004b3e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004b42:	f04f 0200 	mov.w	r2, #0
 8004b46:	f04f 0300 	mov.w	r3, #0
 8004b4a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004b4e:	4629      	mov	r1, r5
 8004b50:	008b      	lsls	r3, r1, #2
 8004b52:	4621      	mov	r1, r4
 8004b54:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004b58:	4621      	mov	r1, r4
 8004b5a:	008a      	lsls	r2, r1, #2
 8004b5c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004b60:	f7fc f892 	bl	8000c88 <__aeabi_uldivmod>
 8004b64:	4602      	mov	r2, r0
 8004b66:	460b      	mov	r3, r1
 8004b68:	4b60      	ldr	r3, [pc, #384]	@ (8004cec <UART_SetConfig+0x4e4>)
 8004b6a:	fba3 2302 	umull	r2, r3, r3, r2
 8004b6e:	095b      	lsrs	r3, r3, #5
 8004b70:	011c      	lsls	r4, r3, #4
 8004b72:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004b76:	2200      	movs	r2, #0
 8004b78:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004b7c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004b80:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004b84:	4642      	mov	r2, r8
 8004b86:	464b      	mov	r3, r9
 8004b88:	1891      	adds	r1, r2, r2
 8004b8a:	61b9      	str	r1, [r7, #24]
 8004b8c:	415b      	adcs	r3, r3
 8004b8e:	61fb      	str	r3, [r7, #28]
 8004b90:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004b94:	4641      	mov	r1, r8
 8004b96:	1851      	adds	r1, r2, r1
 8004b98:	6139      	str	r1, [r7, #16]
 8004b9a:	4649      	mov	r1, r9
 8004b9c:	414b      	adcs	r3, r1
 8004b9e:	617b      	str	r3, [r7, #20]
 8004ba0:	f04f 0200 	mov.w	r2, #0
 8004ba4:	f04f 0300 	mov.w	r3, #0
 8004ba8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004bac:	4659      	mov	r1, fp
 8004bae:	00cb      	lsls	r3, r1, #3
 8004bb0:	4651      	mov	r1, sl
 8004bb2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004bb6:	4651      	mov	r1, sl
 8004bb8:	00ca      	lsls	r2, r1, #3
 8004bba:	4610      	mov	r0, r2
 8004bbc:	4619      	mov	r1, r3
 8004bbe:	4603      	mov	r3, r0
 8004bc0:	4642      	mov	r2, r8
 8004bc2:	189b      	adds	r3, r3, r2
 8004bc4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004bc8:	464b      	mov	r3, r9
 8004bca:	460a      	mov	r2, r1
 8004bcc:	eb42 0303 	adc.w	r3, r2, r3
 8004bd0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004bd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004bd8:	685b      	ldr	r3, [r3, #4]
 8004bda:	2200      	movs	r2, #0
 8004bdc:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004bde:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004be0:	f04f 0200 	mov.w	r2, #0
 8004be4:	f04f 0300 	mov.w	r3, #0
 8004be8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004bec:	4649      	mov	r1, r9
 8004bee:	008b      	lsls	r3, r1, #2
 8004bf0:	4641      	mov	r1, r8
 8004bf2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004bf6:	4641      	mov	r1, r8
 8004bf8:	008a      	lsls	r2, r1, #2
 8004bfa:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004bfe:	f7fc f843 	bl	8000c88 <__aeabi_uldivmod>
 8004c02:	4602      	mov	r2, r0
 8004c04:	460b      	mov	r3, r1
 8004c06:	4611      	mov	r1, r2
 8004c08:	4b38      	ldr	r3, [pc, #224]	@ (8004cec <UART_SetConfig+0x4e4>)
 8004c0a:	fba3 2301 	umull	r2, r3, r3, r1
 8004c0e:	095b      	lsrs	r3, r3, #5
 8004c10:	2264      	movs	r2, #100	@ 0x64
 8004c12:	fb02 f303 	mul.w	r3, r2, r3
 8004c16:	1acb      	subs	r3, r1, r3
 8004c18:	011b      	lsls	r3, r3, #4
 8004c1a:	3332      	adds	r3, #50	@ 0x32
 8004c1c:	4a33      	ldr	r2, [pc, #204]	@ (8004cec <UART_SetConfig+0x4e4>)
 8004c1e:	fba2 2303 	umull	r2, r3, r2, r3
 8004c22:	095b      	lsrs	r3, r3, #5
 8004c24:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004c28:	441c      	add	r4, r3
 8004c2a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004c2e:	2200      	movs	r2, #0
 8004c30:	673b      	str	r3, [r7, #112]	@ 0x70
 8004c32:	677a      	str	r2, [r7, #116]	@ 0x74
 8004c34:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004c38:	4642      	mov	r2, r8
 8004c3a:	464b      	mov	r3, r9
 8004c3c:	1891      	adds	r1, r2, r2
 8004c3e:	60b9      	str	r1, [r7, #8]
 8004c40:	415b      	adcs	r3, r3
 8004c42:	60fb      	str	r3, [r7, #12]
 8004c44:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004c48:	4641      	mov	r1, r8
 8004c4a:	1851      	adds	r1, r2, r1
 8004c4c:	6039      	str	r1, [r7, #0]
 8004c4e:	4649      	mov	r1, r9
 8004c50:	414b      	adcs	r3, r1
 8004c52:	607b      	str	r3, [r7, #4]
 8004c54:	f04f 0200 	mov.w	r2, #0
 8004c58:	f04f 0300 	mov.w	r3, #0
 8004c5c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004c60:	4659      	mov	r1, fp
 8004c62:	00cb      	lsls	r3, r1, #3
 8004c64:	4651      	mov	r1, sl
 8004c66:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004c6a:	4651      	mov	r1, sl
 8004c6c:	00ca      	lsls	r2, r1, #3
 8004c6e:	4610      	mov	r0, r2
 8004c70:	4619      	mov	r1, r3
 8004c72:	4603      	mov	r3, r0
 8004c74:	4642      	mov	r2, r8
 8004c76:	189b      	adds	r3, r3, r2
 8004c78:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004c7a:	464b      	mov	r3, r9
 8004c7c:	460a      	mov	r2, r1
 8004c7e:	eb42 0303 	adc.w	r3, r2, r3
 8004c82:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004c84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c88:	685b      	ldr	r3, [r3, #4]
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	663b      	str	r3, [r7, #96]	@ 0x60
 8004c8e:	667a      	str	r2, [r7, #100]	@ 0x64
 8004c90:	f04f 0200 	mov.w	r2, #0
 8004c94:	f04f 0300 	mov.w	r3, #0
 8004c98:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004c9c:	4649      	mov	r1, r9
 8004c9e:	008b      	lsls	r3, r1, #2
 8004ca0:	4641      	mov	r1, r8
 8004ca2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004ca6:	4641      	mov	r1, r8
 8004ca8:	008a      	lsls	r2, r1, #2
 8004caa:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004cae:	f7fb ffeb 	bl	8000c88 <__aeabi_uldivmod>
 8004cb2:	4602      	mov	r2, r0
 8004cb4:	460b      	mov	r3, r1
 8004cb6:	4b0d      	ldr	r3, [pc, #52]	@ (8004cec <UART_SetConfig+0x4e4>)
 8004cb8:	fba3 1302 	umull	r1, r3, r3, r2
 8004cbc:	095b      	lsrs	r3, r3, #5
 8004cbe:	2164      	movs	r1, #100	@ 0x64
 8004cc0:	fb01 f303 	mul.w	r3, r1, r3
 8004cc4:	1ad3      	subs	r3, r2, r3
 8004cc6:	011b      	lsls	r3, r3, #4
 8004cc8:	3332      	adds	r3, #50	@ 0x32
 8004cca:	4a08      	ldr	r2, [pc, #32]	@ (8004cec <UART_SetConfig+0x4e4>)
 8004ccc:	fba2 2303 	umull	r2, r3, r2, r3
 8004cd0:	095b      	lsrs	r3, r3, #5
 8004cd2:	f003 020f 	and.w	r2, r3, #15
 8004cd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	4422      	add	r2, r4
 8004cde:	609a      	str	r2, [r3, #8]
}
 8004ce0:	bf00      	nop
 8004ce2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004ce6:	46bd      	mov	sp, r7
 8004ce8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004cec:	51eb851f 	.word	0x51eb851f

08004cf0 <sulp>:
 8004cf0:	b570      	push	{r4, r5, r6, lr}
 8004cf2:	4604      	mov	r4, r0
 8004cf4:	460d      	mov	r5, r1
 8004cf6:	ec45 4b10 	vmov	d0, r4, r5
 8004cfa:	4616      	mov	r6, r2
 8004cfc:	f003 fd60 	bl	80087c0 <__ulp>
 8004d00:	ec51 0b10 	vmov	r0, r1, d0
 8004d04:	b17e      	cbz	r6, 8004d26 <sulp+0x36>
 8004d06:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8004d0a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	dd09      	ble.n	8004d26 <sulp+0x36>
 8004d12:	051b      	lsls	r3, r3, #20
 8004d14:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8004d18:	2400      	movs	r4, #0
 8004d1a:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8004d1e:	4622      	mov	r2, r4
 8004d20:	462b      	mov	r3, r5
 8004d22:	f7fb fc69 	bl	80005f8 <__aeabi_dmul>
 8004d26:	ec41 0b10 	vmov	d0, r0, r1
 8004d2a:	bd70      	pop	{r4, r5, r6, pc}
 8004d2c:	0000      	movs	r0, r0
	...

08004d30 <_strtod_l>:
 8004d30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d34:	b09f      	sub	sp, #124	@ 0x7c
 8004d36:	460c      	mov	r4, r1
 8004d38:	9217      	str	r2, [sp, #92]	@ 0x5c
 8004d3a:	2200      	movs	r2, #0
 8004d3c:	921a      	str	r2, [sp, #104]	@ 0x68
 8004d3e:	9005      	str	r0, [sp, #20]
 8004d40:	f04f 0a00 	mov.w	sl, #0
 8004d44:	f04f 0b00 	mov.w	fp, #0
 8004d48:	460a      	mov	r2, r1
 8004d4a:	9219      	str	r2, [sp, #100]	@ 0x64
 8004d4c:	7811      	ldrb	r1, [r2, #0]
 8004d4e:	292b      	cmp	r1, #43	@ 0x2b
 8004d50:	d04a      	beq.n	8004de8 <_strtod_l+0xb8>
 8004d52:	d838      	bhi.n	8004dc6 <_strtod_l+0x96>
 8004d54:	290d      	cmp	r1, #13
 8004d56:	d832      	bhi.n	8004dbe <_strtod_l+0x8e>
 8004d58:	2908      	cmp	r1, #8
 8004d5a:	d832      	bhi.n	8004dc2 <_strtod_l+0x92>
 8004d5c:	2900      	cmp	r1, #0
 8004d5e:	d03b      	beq.n	8004dd8 <_strtod_l+0xa8>
 8004d60:	2200      	movs	r2, #0
 8004d62:	920b      	str	r2, [sp, #44]	@ 0x2c
 8004d64:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8004d66:	782a      	ldrb	r2, [r5, #0]
 8004d68:	2a30      	cmp	r2, #48	@ 0x30
 8004d6a:	f040 80b3 	bne.w	8004ed4 <_strtod_l+0x1a4>
 8004d6e:	786a      	ldrb	r2, [r5, #1]
 8004d70:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8004d74:	2a58      	cmp	r2, #88	@ 0x58
 8004d76:	d16e      	bne.n	8004e56 <_strtod_l+0x126>
 8004d78:	9302      	str	r3, [sp, #8]
 8004d7a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004d7c:	9301      	str	r3, [sp, #4]
 8004d7e:	ab1a      	add	r3, sp, #104	@ 0x68
 8004d80:	9300      	str	r3, [sp, #0]
 8004d82:	4a8e      	ldr	r2, [pc, #568]	@ (8004fbc <_strtod_l+0x28c>)
 8004d84:	9805      	ldr	r0, [sp, #20]
 8004d86:	ab1b      	add	r3, sp, #108	@ 0x6c
 8004d88:	a919      	add	r1, sp, #100	@ 0x64
 8004d8a:	f002 fe0b 	bl	80079a4 <__gethex>
 8004d8e:	f010 060f 	ands.w	r6, r0, #15
 8004d92:	4604      	mov	r4, r0
 8004d94:	d005      	beq.n	8004da2 <_strtod_l+0x72>
 8004d96:	2e06      	cmp	r6, #6
 8004d98:	d128      	bne.n	8004dec <_strtod_l+0xbc>
 8004d9a:	3501      	adds	r5, #1
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	9519      	str	r5, [sp, #100]	@ 0x64
 8004da0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004da2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	f040 858e 	bne.w	80058c6 <_strtod_l+0xb96>
 8004daa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004dac:	b1cb      	cbz	r3, 8004de2 <_strtod_l+0xb2>
 8004dae:	4652      	mov	r2, sl
 8004db0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8004db4:	ec43 2b10 	vmov	d0, r2, r3
 8004db8:	b01f      	add	sp, #124	@ 0x7c
 8004dba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004dbe:	2920      	cmp	r1, #32
 8004dc0:	d1ce      	bne.n	8004d60 <_strtod_l+0x30>
 8004dc2:	3201      	adds	r2, #1
 8004dc4:	e7c1      	b.n	8004d4a <_strtod_l+0x1a>
 8004dc6:	292d      	cmp	r1, #45	@ 0x2d
 8004dc8:	d1ca      	bne.n	8004d60 <_strtod_l+0x30>
 8004dca:	2101      	movs	r1, #1
 8004dcc:	910b      	str	r1, [sp, #44]	@ 0x2c
 8004dce:	1c51      	adds	r1, r2, #1
 8004dd0:	9119      	str	r1, [sp, #100]	@ 0x64
 8004dd2:	7852      	ldrb	r2, [r2, #1]
 8004dd4:	2a00      	cmp	r2, #0
 8004dd6:	d1c5      	bne.n	8004d64 <_strtod_l+0x34>
 8004dd8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8004dda:	9419      	str	r4, [sp, #100]	@ 0x64
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	f040 8570 	bne.w	80058c2 <_strtod_l+0xb92>
 8004de2:	4652      	mov	r2, sl
 8004de4:	465b      	mov	r3, fp
 8004de6:	e7e5      	b.n	8004db4 <_strtod_l+0x84>
 8004de8:	2100      	movs	r1, #0
 8004dea:	e7ef      	b.n	8004dcc <_strtod_l+0x9c>
 8004dec:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8004dee:	b13a      	cbz	r2, 8004e00 <_strtod_l+0xd0>
 8004df0:	2135      	movs	r1, #53	@ 0x35
 8004df2:	a81c      	add	r0, sp, #112	@ 0x70
 8004df4:	f003 fdde 	bl	80089b4 <__copybits>
 8004df8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8004dfa:	9805      	ldr	r0, [sp, #20]
 8004dfc:	f003 f9ac 	bl	8008158 <_Bfree>
 8004e00:	3e01      	subs	r6, #1
 8004e02:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8004e04:	2e04      	cmp	r6, #4
 8004e06:	d806      	bhi.n	8004e16 <_strtod_l+0xe6>
 8004e08:	e8df f006 	tbb	[pc, r6]
 8004e0c:	201d0314 	.word	0x201d0314
 8004e10:	14          	.byte	0x14
 8004e11:	00          	.byte	0x00
 8004e12:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8004e16:	05e1      	lsls	r1, r4, #23
 8004e18:	bf48      	it	mi
 8004e1a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8004e1e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8004e22:	0d1b      	lsrs	r3, r3, #20
 8004e24:	051b      	lsls	r3, r3, #20
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d1bb      	bne.n	8004da2 <_strtod_l+0x72>
 8004e2a:	f001 fe55 	bl	8006ad8 <__errno>
 8004e2e:	2322      	movs	r3, #34	@ 0x22
 8004e30:	6003      	str	r3, [r0, #0]
 8004e32:	e7b6      	b.n	8004da2 <_strtod_l+0x72>
 8004e34:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8004e38:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8004e3c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8004e40:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8004e44:	e7e7      	b.n	8004e16 <_strtod_l+0xe6>
 8004e46:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8004fc4 <_strtod_l+0x294>
 8004e4a:	e7e4      	b.n	8004e16 <_strtod_l+0xe6>
 8004e4c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8004e50:	f04f 3aff 	mov.w	sl, #4294967295
 8004e54:	e7df      	b.n	8004e16 <_strtod_l+0xe6>
 8004e56:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004e58:	1c5a      	adds	r2, r3, #1
 8004e5a:	9219      	str	r2, [sp, #100]	@ 0x64
 8004e5c:	785b      	ldrb	r3, [r3, #1]
 8004e5e:	2b30      	cmp	r3, #48	@ 0x30
 8004e60:	d0f9      	beq.n	8004e56 <_strtod_l+0x126>
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d09d      	beq.n	8004da2 <_strtod_l+0x72>
 8004e66:	2301      	movs	r3, #1
 8004e68:	9309      	str	r3, [sp, #36]	@ 0x24
 8004e6a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004e6c:	930c      	str	r3, [sp, #48]	@ 0x30
 8004e6e:	2300      	movs	r3, #0
 8004e70:	9308      	str	r3, [sp, #32]
 8004e72:	930a      	str	r3, [sp, #40]	@ 0x28
 8004e74:	461f      	mov	r7, r3
 8004e76:	220a      	movs	r2, #10
 8004e78:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8004e7a:	7805      	ldrb	r5, [r0, #0]
 8004e7c:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8004e80:	b2d9      	uxtb	r1, r3
 8004e82:	2909      	cmp	r1, #9
 8004e84:	d928      	bls.n	8004ed8 <_strtod_l+0x1a8>
 8004e86:	494e      	ldr	r1, [pc, #312]	@ (8004fc0 <_strtod_l+0x290>)
 8004e88:	2201      	movs	r2, #1
 8004e8a:	f001 fd6c 	bl	8006966 <strncmp>
 8004e8e:	2800      	cmp	r0, #0
 8004e90:	d032      	beq.n	8004ef8 <_strtod_l+0x1c8>
 8004e92:	2000      	movs	r0, #0
 8004e94:	462a      	mov	r2, r5
 8004e96:	4681      	mov	r9, r0
 8004e98:	463d      	mov	r5, r7
 8004e9a:	4603      	mov	r3, r0
 8004e9c:	2a65      	cmp	r2, #101	@ 0x65
 8004e9e:	d001      	beq.n	8004ea4 <_strtod_l+0x174>
 8004ea0:	2a45      	cmp	r2, #69	@ 0x45
 8004ea2:	d114      	bne.n	8004ece <_strtod_l+0x19e>
 8004ea4:	b91d      	cbnz	r5, 8004eae <_strtod_l+0x17e>
 8004ea6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004ea8:	4302      	orrs	r2, r0
 8004eaa:	d095      	beq.n	8004dd8 <_strtod_l+0xa8>
 8004eac:	2500      	movs	r5, #0
 8004eae:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8004eb0:	1c62      	adds	r2, r4, #1
 8004eb2:	9219      	str	r2, [sp, #100]	@ 0x64
 8004eb4:	7862      	ldrb	r2, [r4, #1]
 8004eb6:	2a2b      	cmp	r2, #43	@ 0x2b
 8004eb8:	d077      	beq.n	8004faa <_strtod_l+0x27a>
 8004eba:	2a2d      	cmp	r2, #45	@ 0x2d
 8004ebc:	d07b      	beq.n	8004fb6 <_strtod_l+0x286>
 8004ebe:	f04f 0c00 	mov.w	ip, #0
 8004ec2:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8004ec6:	2909      	cmp	r1, #9
 8004ec8:	f240 8082 	bls.w	8004fd0 <_strtod_l+0x2a0>
 8004ecc:	9419      	str	r4, [sp, #100]	@ 0x64
 8004ece:	f04f 0800 	mov.w	r8, #0
 8004ed2:	e0a2      	b.n	800501a <_strtod_l+0x2ea>
 8004ed4:	2300      	movs	r3, #0
 8004ed6:	e7c7      	b.n	8004e68 <_strtod_l+0x138>
 8004ed8:	2f08      	cmp	r7, #8
 8004eda:	bfd5      	itete	le
 8004edc:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8004ede:	9908      	ldrgt	r1, [sp, #32]
 8004ee0:	fb02 3301 	mlale	r3, r2, r1, r3
 8004ee4:	fb02 3301 	mlagt	r3, r2, r1, r3
 8004ee8:	f100 0001 	add.w	r0, r0, #1
 8004eec:	bfd4      	ite	le
 8004eee:	930a      	strle	r3, [sp, #40]	@ 0x28
 8004ef0:	9308      	strgt	r3, [sp, #32]
 8004ef2:	3701      	adds	r7, #1
 8004ef4:	9019      	str	r0, [sp, #100]	@ 0x64
 8004ef6:	e7bf      	b.n	8004e78 <_strtod_l+0x148>
 8004ef8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004efa:	1c5a      	adds	r2, r3, #1
 8004efc:	9219      	str	r2, [sp, #100]	@ 0x64
 8004efe:	785a      	ldrb	r2, [r3, #1]
 8004f00:	b37f      	cbz	r7, 8004f62 <_strtod_l+0x232>
 8004f02:	4681      	mov	r9, r0
 8004f04:	463d      	mov	r5, r7
 8004f06:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8004f0a:	2b09      	cmp	r3, #9
 8004f0c:	d912      	bls.n	8004f34 <_strtod_l+0x204>
 8004f0e:	2301      	movs	r3, #1
 8004f10:	e7c4      	b.n	8004e9c <_strtod_l+0x16c>
 8004f12:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004f14:	1c5a      	adds	r2, r3, #1
 8004f16:	9219      	str	r2, [sp, #100]	@ 0x64
 8004f18:	785a      	ldrb	r2, [r3, #1]
 8004f1a:	3001      	adds	r0, #1
 8004f1c:	2a30      	cmp	r2, #48	@ 0x30
 8004f1e:	d0f8      	beq.n	8004f12 <_strtod_l+0x1e2>
 8004f20:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8004f24:	2b08      	cmp	r3, #8
 8004f26:	f200 84d3 	bhi.w	80058d0 <_strtod_l+0xba0>
 8004f2a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004f2c:	930c      	str	r3, [sp, #48]	@ 0x30
 8004f2e:	4681      	mov	r9, r0
 8004f30:	2000      	movs	r0, #0
 8004f32:	4605      	mov	r5, r0
 8004f34:	3a30      	subs	r2, #48	@ 0x30
 8004f36:	f100 0301 	add.w	r3, r0, #1
 8004f3a:	d02a      	beq.n	8004f92 <_strtod_l+0x262>
 8004f3c:	4499      	add	r9, r3
 8004f3e:	eb00 0c05 	add.w	ip, r0, r5
 8004f42:	462b      	mov	r3, r5
 8004f44:	210a      	movs	r1, #10
 8004f46:	4563      	cmp	r3, ip
 8004f48:	d10d      	bne.n	8004f66 <_strtod_l+0x236>
 8004f4a:	1c69      	adds	r1, r5, #1
 8004f4c:	4401      	add	r1, r0
 8004f4e:	4428      	add	r0, r5
 8004f50:	2808      	cmp	r0, #8
 8004f52:	dc16      	bgt.n	8004f82 <_strtod_l+0x252>
 8004f54:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8004f56:	230a      	movs	r3, #10
 8004f58:	fb03 2300 	mla	r3, r3, r0, r2
 8004f5c:	930a      	str	r3, [sp, #40]	@ 0x28
 8004f5e:	2300      	movs	r3, #0
 8004f60:	e018      	b.n	8004f94 <_strtod_l+0x264>
 8004f62:	4638      	mov	r0, r7
 8004f64:	e7da      	b.n	8004f1c <_strtod_l+0x1ec>
 8004f66:	2b08      	cmp	r3, #8
 8004f68:	f103 0301 	add.w	r3, r3, #1
 8004f6c:	dc03      	bgt.n	8004f76 <_strtod_l+0x246>
 8004f6e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8004f70:	434e      	muls	r6, r1
 8004f72:	960a      	str	r6, [sp, #40]	@ 0x28
 8004f74:	e7e7      	b.n	8004f46 <_strtod_l+0x216>
 8004f76:	2b10      	cmp	r3, #16
 8004f78:	bfde      	ittt	le
 8004f7a:	9e08      	ldrle	r6, [sp, #32]
 8004f7c:	434e      	mulle	r6, r1
 8004f7e:	9608      	strle	r6, [sp, #32]
 8004f80:	e7e1      	b.n	8004f46 <_strtod_l+0x216>
 8004f82:	280f      	cmp	r0, #15
 8004f84:	dceb      	bgt.n	8004f5e <_strtod_l+0x22e>
 8004f86:	9808      	ldr	r0, [sp, #32]
 8004f88:	230a      	movs	r3, #10
 8004f8a:	fb03 2300 	mla	r3, r3, r0, r2
 8004f8e:	9308      	str	r3, [sp, #32]
 8004f90:	e7e5      	b.n	8004f5e <_strtod_l+0x22e>
 8004f92:	4629      	mov	r1, r5
 8004f94:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8004f96:	1c50      	adds	r0, r2, #1
 8004f98:	9019      	str	r0, [sp, #100]	@ 0x64
 8004f9a:	7852      	ldrb	r2, [r2, #1]
 8004f9c:	4618      	mov	r0, r3
 8004f9e:	460d      	mov	r5, r1
 8004fa0:	e7b1      	b.n	8004f06 <_strtod_l+0x1d6>
 8004fa2:	f04f 0900 	mov.w	r9, #0
 8004fa6:	2301      	movs	r3, #1
 8004fa8:	e77d      	b.n	8004ea6 <_strtod_l+0x176>
 8004faa:	f04f 0c00 	mov.w	ip, #0
 8004fae:	1ca2      	adds	r2, r4, #2
 8004fb0:	9219      	str	r2, [sp, #100]	@ 0x64
 8004fb2:	78a2      	ldrb	r2, [r4, #2]
 8004fb4:	e785      	b.n	8004ec2 <_strtod_l+0x192>
 8004fb6:	f04f 0c01 	mov.w	ip, #1
 8004fba:	e7f8      	b.n	8004fae <_strtod_l+0x27e>
 8004fbc:	0800965c 	.word	0x0800965c
 8004fc0:	08009644 	.word	0x08009644
 8004fc4:	7ff00000 	.word	0x7ff00000
 8004fc8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8004fca:	1c51      	adds	r1, r2, #1
 8004fcc:	9119      	str	r1, [sp, #100]	@ 0x64
 8004fce:	7852      	ldrb	r2, [r2, #1]
 8004fd0:	2a30      	cmp	r2, #48	@ 0x30
 8004fd2:	d0f9      	beq.n	8004fc8 <_strtod_l+0x298>
 8004fd4:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8004fd8:	2908      	cmp	r1, #8
 8004fda:	f63f af78 	bhi.w	8004ece <_strtod_l+0x19e>
 8004fde:	3a30      	subs	r2, #48	@ 0x30
 8004fe0:	920e      	str	r2, [sp, #56]	@ 0x38
 8004fe2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8004fe4:	920f      	str	r2, [sp, #60]	@ 0x3c
 8004fe6:	f04f 080a 	mov.w	r8, #10
 8004fea:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8004fec:	1c56      	adds	r6, r2, #1
 8004fee:	9619      	str	r6, [sp, #100]	@ 0x64
 8004ff0:	7852      	ldrb	r2, [r2, #1]
 8004ff2:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8004ff6:	f1be 0f09 	cmp.w	lr, #9
 8004ffa:	d939      	bls.n	8005070 <_strtod_l+0x340>
 8004ffc:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8004ffe:	1a76      	subs	r6, r6, r1
 8005000:	2e08      	cmp	r6, #8
 8005002:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8005006:	dc03      	bgt.n	8005010 <_strtod_l+0x2e0>
 8005008:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800500a:	4588      	cmp	r8, r1
 800500c:	bfa8      	it	ge
 800500e:	4688      	movge	r8, r1
 8005010:	f1bc 0f00 	cmp.w	ip, #0
 8005014:	d001      	beq.n	800501a <_strtod_l+0x2ea>
 8005016:	f1c8 0800 	rsb	r8, r8, #0
 800501a:	2d00      	cmp	r5, #0
 800501c:	d14e      	bne.n	80050bc <_strtod_l+0x38c>
 800501e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005020:	4308      	orrs	r0, r1
 8005022:	f47f aebe 	bne.w	8004da2 <_strtod_l+0x72>
 8005026:	2b00      	cmp	r3, #0
 8005028:	f47f aed6 	bne.w	8004dd8 <_strtod_l+0xa8>
 800502c:	2a69      	cmp	r2, #105	@ 0x69
 800502e:	d028      	beq.n	8005082 <_strtod_l+0x352>
 8005030:	dc25      	bgt.n	800507e <_strtod_l+0x34e>
 8005032:	2a49      	cmp	r2, #73	@ 0x49
 8005034:	d025      	beq.n	8005082 <_strtod_l+0x352>
 8005036:	2a4e      	cmp	r2, #78	@ 0x4e
 8005038:	f47f aece 	bne.w	8004dd8 <_strtod_l+0xa8>
 800503c:	499b      	ldr	r1, [pc, #620]	@ (80052ac <_strtod_l+0x57c>)
 800503e:	a819      	add	r0, sp, #100	@ 0x64
 8005040:	f002 fed2 	bl	8007de8 <__match>
 8005044:	2800      	cmp	r0, #0
 8005046:	f43f aec7 	beq.w	8004dd8 <_strtod_l+0xa8>
 800504a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800504c:	781b      	ldrb	r3, [r3, #0]
 800504e:	2b28      	cmp	r3, #40	@ 0x28
 8005050:	d12e      	bne.n	80050b0 <_strtod_l+0x380>
 8005052:	4997      	ldr	r1, [pc, #604]	@ (80052b0 <_strtod_l+0x580>)
 8005054:	aa1c      	add	r2, sp, #112	@ 0x70
 8005056:	a819      	add	r0, sp, #100	@ 0x64
 8005058:	f002 feda 	bl	8007e10 <__hexnan>
 800505c:	2805      	cmp	r0, #5
 800505e:	d127      	bne.n	80050b0 <_strtod_l+0x380>
 8005060:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8005062:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8005066:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800506a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800506e:	e698      	b.n	8004da2 <_strtod_l+0x72>
 8005070:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8005072:	fb08 2101 	mla	r1, r8, r1, r2
 8005076:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800507a:	920e      	str	r2, [sp, #56]	@ 0x38
 800507c:	e7b5      	b.n	8004fea <_strtod_l+0x2ba>
 800507e:	2a6e      	cmp	r2, #110	@ 0x6e
 8005080:	e7da      	b.n	8005038 <_strtod_l+0x308>
 8005082:	498c      	ldr	r1, [pc, #560]	@ (80052b4 <_strtod_l+0x584>)
 8005084:	a819      	add	r0, sp, #100	@ 0x64
 8005086:	f002 feaf 	bl	8007de8 <__match>
 800508a:	2800      	cmp	r0, #0
 800508c:	f43f aea4 	beq.w	8004dd8 <_strtod_l+0xa8>
 8005090:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005092:	4989      	ldr	r1, [pc, #548]	@ (80052b8 <_strtod_l+0x588>)
 8005094:	3b01      	subs	r3, #1
 8005096:	a819      	add	r0, sp, #100	@ 0x64
 8005098:	9319      	str	r3, [sp, #100]	@ 0x64
 800509a:	f002 fea5 	bl	8007de8 <__match>
 800509e:	b910      	cbnz	r0, 80050a6 <_strtod_l+0x376>
 80050a0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80050a2:	3301      	adds	r3, #1
 80050a4:	9319      	str	r3, [sp, #100]	@ 0x64
 80050a6:	f8df b220 	ldr.w	fp, [pc, #544]	@ 80052c8 <_strtod_l+0x598>
 80050aa:	f04f 0a00 	mov.w	sl, #0
 80050ae:	e678      	b.n	8004da2 <_strtod_l+0x72>
 80050b0:	4882      	ldr	r0, [pc, #520]	@ (80052bc <_strtod_l+0x58c>)
 80050b2:	f001 fd4d 	bl	8006b50 <nan>
 80050b6:	ec5b ab10 	vmov	sl, fp, d0
 80050ba:	e672      	b.n	8004da2 <_strtod_l+0x72>
 80050bc:	eba8 0309 	sub.w	r3, r8, r9
 80050c0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80050c2:	9309      	str	r3, [sp, #36]	@ 0x24
 80050c4:	2f00      	cmp	r7, #0
 80050c6:	bf08      	it	eq
 80050c8:	462f      	moveq	r7, r5
 80050ca:	2d10      	cmp	r5, #16
 80050cc:	462c      	mov	r4, r5
 80050ce:	bfa8      	it	ge
 80050d0:	2410      	movge	r4, #16
 80050d2:	f7fb fa17 	bl	8000504 <__aeabi_ui2d>
 80050d6:	2d09      	cmp	r5, #9
 80050d8:	4682      	mov	sl, r0
 80050da:	468b      	mov	fp, r1
 80050dc:	dc13      	bgt.n	8005106 <_strtod_l+0x3d6>
 80050de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	f43f ae5e 	beq.w	8004da2 <_strtod_l+0x72>
 80050e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80050e8:	dd78      	ble.n	80051dc <_strtod_l+0x4ac>
 80050ea:	2b16      	cmp	r3, #22
 80050ec:	dc5f      	bgt.n	80051ae <_strtod_l+0x47e>
 80050ee:	4974      	ldr	r1, [pc, #464]	@ (80052c0 <_strtod_l+0x590>)
 80050f0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80050f4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80050f8:	4652      	mov	r2, sl
 80050fa:	465b      	mov	r3, fp
 80050fc:	f7fb fa7c 	bl	80005f8 <__aeabi_dmul>
 8005100:	4682      	mov	sl, r0
 8005102:	468b      	mov	fp, r1
 8005104:	e64d      	b.n	8004da2 <_strtod_l+0x72>
 8005106:	4b6e      	ldr	r3, [pc, #440]	@ (80052c0 <_strtod_l+0x590>)
 8005108:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800510c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8005110:	f7fb fa72 	bl	80005f8 <__aeabi_dmul>
 8005114:	4682      	mov	sl, r0
 8005116:	9808      	ldr	r0, [sp, #32]
 8005118:	468b      	mov	fp, r1
 800511a:	f7fb f9f3 	bl	8000504 <__aeabi_ui2d>
 800511e:	4602      	mov	r2, r0
 8005120:	460b      	mov	r3, r1
 8005122:	4650      	mov	r0, sl
 8005124:	4659      	mov	r1, fp
 8005126:	f7fb f8b1 	bl	800028c <__adddf3>
 800512a:	2d0f      	cmp	r5, #15
 800512c:	4682      	mov	sl, r0
 800512e:	468b      	mov	fp, r1
 8005130:	ddd5      	ble.n	80050de <_strtod_l+0x3ae>
 8005132:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005134:	1b2c      	subs	r4, r5, r4
 8005136:	441c      	add	r4, r3
 8005138:	2c00      	cmp	r4, #0
 800513a:	f340 8096 	ble.w	800526a <_strtod_l+0x53a>
 800513e:	f014 030f 	ands.w	r3, r4, #15
 8005142:	d00a      	beq.n	800515a <_strtod_l+0x42a>
 8005144:	495e      	ldr	r1, [pc, #376]	@ (80052c0 <_strtod_l+0x590>)
 8005146:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800514a:	4652      	mov	r2, sl
 800514c:	465b      	mov	r3, fp
 800514e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005152:	f7fb fa51 	bl	80005f8 <__aeabi_dmul>
 8005156:	4682      	mov	sl, r0
 8005158:	468b      	mov	fp, r1
 800515a:	f034 040f 	bics.w	r4, r4, #15
 800515e:	d073      	beq.n	8005248 <_strtod_l+0x518>
 8005160:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8005164:	dd48      	ble.n	80051f8 <_strtod_l+0x4c8>
 8005166:	2400      	movs	r4, #0
 8005168:	46a0      	mov	r8, r4
 800516a:	940a      	str	r4, [sp, #40]	@ 0x28
 800516c:	46a1      	mov	r9, r4
 800516e:	9a05      	ldr	r2, [sp, #20]
 8005170:	f8df b154 	ldr.w	fp, [pc, #340]	@ 80052c8 <_strtod_l+0x598>
 8005174:	2322      	movs	r3, #34	@ 0x22
 8005176:	6013      	str	r3, [r2, #0]
 8005178:	f04f 0a00 	mov.w	sl, #0
 800517c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800517e:	2b00      	cmp	r3, #0
 8005180:	f43f ae0f 	beq.w	8004da2 <_strtod_l+0x72>
 8005184:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005186:	9805      	ldr	r0, [sp, #20]
 8005188:	f002 ffe6 	bl	8008158 <_Bfree>
 800518c:	9805      	ldr	r0, [sp, #20]
 800518e:	4649      	mov	r1, r9
 8005190:	f002 ffe2 	bl	8008158 <_Bfree>
 8005194:	9805      	ldr	r0, [sp, #20]
 8005196:	4641      	mov	r1, r8
 8005198:	f002 ffde 	bl	8008158 <_Bfree>
 800519c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800519e:	9805      	ldr	r0, [sp, #20]
 80051a0:	f002 ffda 	bl	8008158 <_Bfree>
 80051a4:	9805      	ldr	r0, [sp, #20]
 80051a6:	4621      	mov	r1, r4
 80051a8:	f002 ffd6 	bl	8008158 <_Bfree>
 80051ac:	e5f9      	b.n	8004da2 <_strtod_l+0x72>
 80051ae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80051b0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80051b4:	4293      	cmp	r3, r2
 80051b6:	dbbc      	blt.n	8005132 <_strtod_l+0x402>
 80051b8:	4c41      	ldr	r4, [pc, #260]	@ (80052c0 <_strtod_l+0x590>)
 80051ba:	f1c5 050f 	rsb	r5, r5, #15
 80051be:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80051c2:	4652      	mov	r2, sl
 80051c4:	465b      	mov	r3, fp
 80051c6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80051ca:	f7fb fa15 	bl	80005f8 <__aeabi_dmul>
 80051ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80051d0:	1b5d      	subs	r5, r3, r5
 80051d2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80051d6:	e9d4 2300 	ldrd	r2, r3, [r4]
 80051da:	e78f      	b.n	80050fc <_strtod_l+0x3cc>
 80051dc:	3316      	adds	r3, #22
 80051de:	dba8      	blt.n	8005132 <_strtod_l+0x402>
 80051e0:	4b37      	ldr	r3, [pc, #220]	@ (80052c0 <_strtod_l+0x590>)
 80051e2:	eba9 0808 	sub.w	r8, r9, r8
 80051e6:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 80051ea:	e9d8 2300 	ldrd	r2, r3, [r8]
 80051ee:	4650      	mov	r0, sl
 80051f0:	4659      	mov	r1, fp
 80051f2:	f7fb fb2b 	bl	800084c <__aeabi_ddiv>
 80051f6:	e783      	b.n	8005100 <_strtod_l+0x3d0>
 80051f8:	4b32      	ldr	r3, [pc, #200]	@ (80052c4 <_strtod_l+0x594>)
 80051fa:	9308      	str	r3, [sp, #32]
 80051fc:	2300      	movs	r3, #0
 80051fe:	1124      	asrs	r4, r4, #4
 8005200:	4650      	mov	r0, sl
 8005202:	4659      	mov	r1, fp
 8005204:	461e      	mov	r6, r3
 8005206:	2c01      	cmp	r4, #1
 8005208:	dc21      	bgt.n	800524e <_strtod_l+0x51e>
 800520a:	b10b      	cbz	r3, 8005210 <_strtod_l+0x4e0>
 800520c:	4682      	mov	sl, r0
 800520e:	468b      	mov	fp, r1
 8005210:	492c      	ldr	r1, [pc, #176]	@ (80052c4 <_strtod_l+0x594>)
 8005212:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8005216:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800521a:	4652      	mov	r2, sl
 800521c:	465b      	mov	r3, fp
 800521e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005222:	f7fb f9e9 	bl	80005f8 <__aeabi_dmul>
 8005226:	4b28      	ldr	r3, [pc, #160]	@ (80052c8 <_strtod_l+0x598>)
 8005228:	460a      	mov	r2, r1
 800522a:	400b      	ands	r3, r1
 800522c:	4927      	ldr	r1, [pc, #156]	@ (80052cc <_strtod_l+0x59c>)
 800522e:	428b      	cmp	r3, r1
 8005230:	4682      	mov	sl, r0
 8005232:	d898      	bhi.n	8005166 <_strtod_l+0x436>
 8005234:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8005238:	428b      	cmp	r3, r1
 800523a:	bf86      	itte	hi
 800523c:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 80052d0 <_strtod_l+0x5a0>
 8005240:	f04f 3aff 	movhi.w	sl, #4294967295
 8005244:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8005248:	2300      	movs	r3, #0
 800524a:	9308      	str	r3, [sp, #32]
 800524c:	e07a      	b.n	8005344 <_strtod_l+0x614>
 800524e:	07e2      	lsls	r2, r4, #31
 8005250:	d505      	bpl.n	800525e <_strtod_l+0x52e>
 8005252:	9b08      	ldr	r3, [sp, #32]
 8005254:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005258:	f7fb f9ce 	bl	80005f8 <__aeabi_dmul>
 800525c:	2301      	movs	r3, #1
 800525e:	9a08      	ldr	r2, [sp, #32]
 8005260:	3208      	adds	r2, #8
 8005262:	3601      	adds	r6, #1
 8005264:	1064      	asrs	r4, r4, #1
 8005266:	9208      	str	r2, [sp, #32]
 8005268:	e7cd      	b.n	8005206 <_strtod_l+0x4d6>
 800526a:	d0ed      	beq.n	8005248 <_strtod_l+0x518>
 800526c:	4264      	negs	r4, r4
 800526e:	f014 020f 	ands.w	r2, r4, #15
 8005272:	d00a      	beq.n	800528a <_strtod_l+0x55a>
 8005274:	4b12      	ldr	r3, [pc, #72]	@ (80052c0 <_strtod_l+0x590>)
 8005276:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800527a:	4650      	mov	r0, sl
 800527c:	4659      	mov	r1, fp
 800527e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005282:	f7fb fae3 	bl	800084c <__aeabi_ddiv>
 8005286:	4682      	mov	sl, r0
 8005288:	468b      	mov	fp, r1
 800528a:	1124      	asrs	r4, r4, #4
 800528c:	d0dc      	beq.n	8005248 <_strtod_l+0x518>
 800528e:	2c1f      	cmp	r4, #31
 8005290:	dd20      	ble.n	80052d4 <_strtod_l+0x5a4>
 8005292:	2400      	movs	r4, #0
 8005294:	46a0      	mov	r8, r4
 8005296:	940a      	str	r4, [sp, #40]	@ 0x28
 8005298:	46a1      	mov	r9, r4
 800529a:	9a05      	ldr	r2, [sp, #20]
 800529c:	2322      	movs	r3, #34	@ 0x22
 800529e:	f04f 0a00 	mov.w	sl, #0
 80052a2:	f04f 0b00 	mov.w	fp, #0
 80052a6:	6013      	str	r3, [r2, #0]
 80052a8:	e768      	b.n	800517c <_strtod_l+0x44c>
 80052aa:	bf00      	nop
 80052ac:	080096a5 	.word	0x080096a5
 80052b0:	08009648 	.word	0x08009648
 80052b4:	0800969d 	.word	0x0800969d
 80052b8:	08009789 	.word	0x08009789
 80052bc:	08009785 	.word	0x08009785
 80052c0:	080098f0 	.word	0x080098f0
 80052c4:	080098c8 	.word	0x080098c8
 80052c8:	7ff00000 	.word	0x7ff00000
 80052cc:	7ca00000 	.word	0x7ca00000
 80052d0:	7fefffff 	.word	0x7fefffff
 80052d4:	f014 0310 	ands.w	r3, r4, #16
 80052d8:	bf18      	it	ne
 80052da:	236a      	movne	r3, #106	@ 0x6a
 80052dc:	4ea9      	ldr	r6, [pc, #676]	@ (8005584 <_strtod_l+0x854>)
 80052de:	9308      	str	r3, [sp, #32]
 80052e0:	4650      	mov	r0, sl
 80052e2:	4659      	mov	r1, fp
 80052e4:	2300      	movs	r3, #0
 80052e6:	07e2      	lsls	r2, r4, #31
 80052e8:	d504      	bpl.n	80052f4 <_strtod_l+0x5c4>
 80052ea:	e9d6 2300 	ldrd	r2, r3, [r6]
 80052ee:	f7fb f983 	bl	80005f8 <__aeabi_dmul>
 80052f2:	2301      	movs	r3, #1
 80052f4:	1064      	asrs	r4, r4, #1
 80052f6:	f106 0608 	add.w	r6, r6, #8
 80052fa:	d1f4      	bne.n	80052e6 <_strtod_l+0x5b6>
 80052fc:	b10b      	cbz	r3, 8005302 <_strtod_l+0x5d2>
 80052fe:	4682      	mov	sl, r0
 8005300:	468b      	mov	fp, r1
 8005302:	9b08      	ldr	r3, [sp, #32]
 8005304:	b1b3      	cbz	r3, 8005334 <_strtod_l+0x604>
 8005306:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800530a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800530e:	2b00      	cmp	r3, #0
 8005310:	4659      	mov	r1, fp
 8005312:	dd0f      	ble.n	8005334 <_strtod_l+0x604>
 8005314:	2b1f      	cmp	r3, #31
 8005316:	dd55      	ble.n	80053c4 <_strtod_l+0x694>
 8005318:	2b34      	cmp	r3, #52	@ 0x34
 800531a:	bfde      	ittt	le
 800531c:	f04f 33ff 	movle.w	r3, #4294967295
 8005320:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8005324:	4093      	lslle	r3, r2
 8005326:	f04f 0a00 	mov.w	sl, #0
 800532a:	bfcc      	ite	gt
 800532c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8005330:	ea03 0b01 	andle.w	fp, r3, r1
 8005334:	2200      	movs	r2, #0
 8005336:	2300      	movs	r3, #0
 8005338:	4650      	mov	r0, sl
 800533a:	4659      	mov	r1, fp
 800533c:	f7fb fbc4 	bl	8000ac8 <__aeabi_dcmpeq>
 8005340:	2800      	cmp	r0, #0
 8005342:	d1a6      	bne.n	8005292 <_strtod_l+0x562>
 8005344:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005346:	9300      	str	r3, [sp, #0]
 8005348:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800534a:	9805      	ldr	r0, [sp, #20]
 800534c:	462b      	mov	r3, r5
 800534e:	463a      	mov	r2, r7
 8005350:	f002 ff6a 	bl	8008228 <__s2b>
 8005354:	900a      	str	r0, [sp, #40]	@ 0x28
 8005356:	2800      	cmp	r0, #0
 8005358:	f43f af05 	beq.w	8005166 <_strtod_l+0x436>
 800535c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800535e:	2a00      	cmp	r2, #0
 8005360:	eba9 0308 	sub.w	r3, r9, r8
 8005364:	bfa8      	it	ge
 8005366:	2300      	movge	r3, #0
 8005368:	9312      	str	r3, [sp, #72]	@ 0x48
 800536a:	2400      	movs	r4, #0
 800536c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8005370:	9316      	str	r3, [sp, #88]	@ 0x58
 8005372:	46a0      	mov	r8, r4
 8005374:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005376:	9805      	ldr	r0, [sp, #20]
 8005378:	6859      	ldr	r1, [r3, #4]
 800537a:	f002 fead 	bl	80080d8 <_Balloc>
 800537e:	4681      	mov	r9, r0
 8005380:	2800      	cmp	r0, #0
 8005382:	f43f aef4 	beq.w	800516e <_strtod_l+0x43e>
 8005386:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005388:	691a      	ldr	r2, [r3, #16]
 800538a:	3202      	adds	r2, #2
 800538c:	f103 010c 	add.w	r1, r3, #12
 8005390:	0092      	lsls	r2, r2, #2
 8005392:	300c      	adds	r0, #12
 8005394:	f001 fbcd 	bl	8006b32 <memcpy>
 8005398:	ec4b ab10 	vmov	d0, sl, fp
 800539c:	9805      	ldr	r0, [sp, #20]
 800539e:	aa1c      	add	r2, sp, #112	@ 0x70
 80053a0:	a91b      	add	r1, sp, #108	@ 0x6c
 80053a2:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80053a6:	f003 fa7b 	bl	80088a0 <__d2b>
 80053aa:	901a      	str	r0, [sp, #104]	@ 0x68
 80053ac:	2800      	cmp	r0, #0
 80053ae:	f43f aede 	beq.w	800516e <_strtod_l+0x43e>
 80053b2:	9805      	ldr	r0, [sp, #20]
 80053b4:	2101      	movs	r1, #1
 80053b6:	f002 ffcd 	bl	8008354 <__i2b>
 80053ba:	4680      	mov	r8, r0
 80053bc:	b948      	cbnz	r0, 80053d2 <_strtod_l+0x6a2>
 80053be:	f04f 0800 	mov.w	r8, #0
 80053c2:	e6d4      	b.n	800516e <_strtod_l+0x43e>
 80053c4:	f04f 32ff 	mov.w	r2, #4294967295
 80053c8:	fa02 f303 	lsl.w	r3, r2, r3
 80053cc:	ea03 0a0a 	and.w	sl, r3, sl
 80053d0:	e7b0      	b.n	8005334 <_strtod_l+0x604>
 80053d2:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 80053d4:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80053d6:	2d00      	cmp	r5, #0
 80053d8:	bfab      	itete	ge
 80053da:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 80053dc:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 80053de:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 80053e0:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 80053e2:	bfac      	ite	ge
 80053e4:	18ef      	addge	r7, r5, r3
 80053e6:	1b5e      	sublt	r6, r3, r5
 80053e8:	9b08      	ldr	r3, [sp, #32]
 80053ea:	1aed      	subs	r5, r5, r3
 80053ec:	4415      	add	r5, r2
 80053ee:	4b66      	ldr	r3, [pc, #408]	@ (8005588 <_strtod_l+0x858>)
 80053f0:	3d01      	subs	r5, #1
 80053f2:	429d      	cmp	r5, r3
 80053f4:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80053f8:	da50      	bge.n	800549c <_strtod_l+0x76c>
 80053fa:	1b5b      	subs	r3, r3, r5
 80053fc:	2b1f      	cmp	r3, #31
 80053fe:	eba2 0203 	sub.w	r2, r2, r3
 8005402:	f04f 0101 	mov.w	r1, #1
 8005406:	dc3d      	bgt.n	8005484 <_strtod_l+0x754>
 8005408:	fa01 f303 	lsl.w	r3, r1, r3
 800540c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800540e:	2300      	movs	r3, #0
 8005410:	9310      	str	r3, [sp, #64]	@ 0x40
 8005412:	18bd      	adds	r5, r7, r2
 8005414:	9b08      	ldr	r3, [sp, #32]
 8005416:	42af      	cmp	r7, r5
 8005418:	4416      	add	r6, r2
 800541a:	441e      	add	r6, r3
 800541c:	463b      	mov	r3, r7
 800541e:	bfa8      	it	ge
 8005420:	462b      	movge	r3, r5
 8005422:	42b3      	cmp	r3, r6
 8005424:	bfa8      	it	ge
 8005426:	4633      	movge	r3, r6
 8005428:	2b00      	cmp	r3, #0
 800542a:	bfc2      	ittt	gt
 800542c:	1aed      	subgt	r5, r5, r3
 800542e:	1af6      	subgt	r6, r6, r3
 8005430:	1aff      	subgt	r7, r7, r3
 8005432:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005434:	2b00      	cmp	r3, #0
 8005436:	dd16      	ble.n	8005466 <_strtod_l+0x736>
 8005438:	4641      	mov	r1, r8
 800543a:	9805      	ldr	r0, [sp, #20]
 800543c:	461a      	mov	r2, r3
 800543e:	f003 f849 	bl	80084d4 <__pow5mult>
 8005442:	4680      	mov	r8, r0
 8005444:	2800      	cmp	r0, #0
 8005446:	d0ba      	beq.n	80053be <_strtod_l+0x68e>
 8005448:	4601      	mov	r1, r0
 800544a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800544c:	9805      	ldr	r0, [sp, #20]
 800544e:	f002 ff97 	bl	8008380 <__multiply>
 8005452:	900e      	str	r0, [sp, #56]	@ 0x38
 8005454:	2800      	cmp	r0, #0
 8005456:	f43f ae8a 	beq.w	800516e <_strtod_l+0x43e>
 800545a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800545c:	9805      	ldr	r0, [sp, #20]
 800545e:	f002 fe7b 	bl	8008158 <_Bfree>
 8005462:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005464:	931a      	str	r3, [sp, #104]	@ 0x68
 8005466:	2d00      	cmp	r5, #0
 8005468:	dc1d      	bgt.n	80054a6 <_strtod_l+0x776>
 800546a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800546c:	2b00      	cmp	r3, #0
 800546e:	dd23      	ble.n	80054b8 <_strtod_l+0x788>
 8005470:	4649      	mov	r1, r9
 8005472:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8005474:	9805      	ldr	r0, [sp, #20]
 8005476:	f003 f82d 	bl	80084d4 <__pow5mult>
 800547a:	4681      	mov	r9, r0
 800547c:	b9e0      	cbnz	r0, 80054b8 <_strtod_l+0x788>
 800547e:	f04f 0900 	mov.w	r9, #0
 8005482:	e674      	b.n	800516e <_strtod_l+0x43e>
 8005484:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8005488:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800548c:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8005490:	35e2      	adds	r5, #226	@ 0xe2
 8005492:	fa01 f305 	lsl.w	r3, r1, r5
 8005496:	9310      	str	r3, [sp, #64]	@ 0x40
 8005498:	9113      	str	r1, [sp, #76]	@ 0x4c
 800549a:	e7ba      	b.n	8005412 <_strtod_l+0x6e2>
 800549c:	2300      	movs	r3, #0
 800549e:	9310      	str	r3, [sp, #64]	@ 0x40
 80054a0:	2301      	movs	r3, #1
 80054a2:	9313      	str	r3, [sp, #76]	@ 0x4c
 80054a4:	e7b5      	b.n	8005412 <_strtod_l+0x6e2>
 80054a6:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80054a8:	9805      	ldr	r0, [sp, #20]
 80054aa:	462a      	mov	r2, r5
 80054ac:	f003 f86c 	bl	8008588 <__lshift>
 80054b0:	901a      	str	r0, [sp, #104]	@ 0x68
 80054b2:	2800      	cmp	r0, #0
 80054b4:	d1d9      	bne.n	800546a <_strtod_l+0x73a>
 80054b6:	e65a      	b.n	800516e <_strtod_l+0x43e>
 80054b8:	2e00      	cmp	r6, #0
 80054ba:	dd07      	ble.n	80054cc <_strtod_l+0x79c>
 80054bc:	4649      	mov	r1, r9
 80054be:	9805      	ldr	r0, [sp, #20]
 80054c0:	4632      	mov	r2, r6
 80054c2:	f003 f861 	bl	8008588 <__lshift>
 80054c6:	4681      	mov	r9, r0
 80054c8:	2800      	cmp	r0, #0
 80054ca:	d0d8      	beq.n	800547e <_strtod_l+0x74e>
 80054cc:	2f00      	cmp	r7, #0
 80054ce:	dd08      	ble.n	80054e2 <_strtod_l+0x7b2>
 80054d0:	4641      	mov	r1, r8
 80054d2:	9805      	ldr	r0, [sp, #20]
 80054d4:	463a      	mov	r2, r7
 80054d6:	f003 f857 	bl	8008588 <__lshift>
 80054da:	4680      	mov	r8, r0
 80054dc:	2800      	cmp	r0, #0
 80054de:	f43f ae46 	beq.w	800516e <_strtod_l+0x43e>
 80054e2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80054e4:	9805      	ldr	r0, [sp, #20]
 80054e6:	464a      	mov	r2, r9
 80054e8:	f003 f8d6 	bl	8008698 <__mdiff>
 80054ec:	4604      	mov	r4, r0
 80054ee:	2800      	cmp	r0, #0
 80054f0:	f43f ae3d 	beq.w	800516e <_strtod_l+0x43e>
 80054f4:	68c3      	ldr	r3, [r0, #12]
 80054f6:	930f      	str	r3, [sp, #60]	@ 0x3c
 80054f8:	2300      	movs	r3, #0
 80054fa:	60c3      	str	r3, [r0, #12]
 80054fc:	4641      	mov	r1, r8
 80054fe:	f003 f8af 	bl	8008660 <__mcmp>
 8005502:	2800      	cmp	r0, #0
 8005504:	da46      	bge.n	8005594 <_strtod_l+0x864>
 8005506:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005508:	ea53 030a 	orrs.w	r3, r3, sl
 800550c:	d16c      	bne.n	80055e8 <_strtod_l+0x8b8>
 800550e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005512:	2b00      	cmp	r3, #0
 8005514:	d168      	bne.n	80055e8 <_strtod_l+0x8b8>
 8005516:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800551a:	0d1b      	lsrs	r3, r3, #20
 800551c:	051b      	lsls	r3, r3, #20
 800551e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8005522:	d961      	bls.n	80055e8 <_strtod_l+0x8b8>
 8005524:	6963      	ldr	r3, [r4, #20]
 8005526:	b913      	cbnz	r3, 800552e <_strtod_l+0x7fe>
 8005528:	6923      	ldr	r3, [r4, #16]
 800552a:	2b01      	cmp	r3, #1
 800552c:	dd5c      	ble.n	80055e8 <_strtod_l+0x8b8>
 800552e:	4621      	mov	r1, r4
 8005530:	2201      	movs	r2, #1
 8005532:	9805      	ldr	r0, [sp, #20]
 8005534:	f003 f828 	bl	8008588 <__lshift>
 8005538:	4641      	mov	r1, r8
 800553a:	4604      	mov	r4, r0
 800553c:	f003 f890 	bl	8008660 <__mcmp>
 8005540:	2800      	cmp	r0, #0
 8005542:	dd51      	ble.n	80055e8 <_strtod_l+0x8b8>
 8005544:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8005548:	9a08      	ldr	r2, [sp, #32]
 800554a:	0d1b      	lsrs	r3, r3, #20
 800554c:	051b      	lsls	r3, r3, #20
 800554e:	2a00      	cmp	r2, #0
 8005550:	d06b      	beq.n	800562a <_strtod_l+0x8fa>
 8005552:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8005556:	d868      	bhi.n	800562a <_strtod_l+0x8fa>
 8005558:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800555c:	f67f ae9d 	bls.w	800529a <_strtod_l+0x56a>
 8005560:	4b0a      	ldr	r3, [pc, #40]	@ (800558c <_strtod_l+0x85c>)
 8005562:	4650      	mov	r0, sl
 8005564:	4659      	mov	r1, fp
 8005566:	2200      	movs	r2, #0
 8005568:	f7fb f846 	bl	80005f8 <__aeabi_dmul>
 800556c:	4b08      	ldr	r3, [pc, #32]	@ (8005590 <_strtod_l+0x860>)
 800556e:	400b      	ands	r3, r1
 8005570:	4682      	mov	sl, r0
 8005572:	468b      	mov	fp, r1
 8005574:	2b00      	cmp	r3, #0
 8005576:	f47f ae05 	bne.w	8005184 <_strtod_l+0x454>
 800557a:	9a05      	ldr	r2, [sp, #20]
 800557c:	2322      	movs	r3, #34	@ 0x22
 800557e:	6013      	str	r3, [r2, #0]
 8005580:	e600      	b.n	8005184 <_strtod_l+0x454>
 8005582:	bf00      	nop
 8005584:	08009670 	.word	0x08009670
 8005588:	fffffc02 	.word	0xfffffc02
 800558c:	39500000 	.word	0x39500000
 8005590:	7ff00000 	.word	0x7ff00000
 8005594:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8005598:	d165      	bne.n	8005666 <_strtod_l+0x936>
 800559a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800559c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80055a0:	b35a      	cbz	r2, 80055fa <_strtod_l+0x8ca>
 80055a2:	4a9f      	ldr	r2, [pc, #636]	@ (8005820 <_strtod_l+0xaf0>)
 80055a4:	4293      	cmp	r3, r2
 80055a6:	d12b      	bne.n	8005600 <_strtod_l+0x8d0>
 80055a8:	9b08      	ldr	r3, [sp, #32]
 80055aa:	4651      	mov	r1, sl
 80055ac:	b303      	cbz	r3, 80055f0 <_strtod_l+0x8c0>
 80055ae:	4b9d      	ldr	r3, [pc, #628]	@ (8005824 <_strtod_l+0xaf4>)
 80055b0:	465a      	mov	r2, fp
 80055b2:	4013      	ands	r3, r2
 80055b4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80055b8:	f04f 32ff 	mov.w	r2, #4294967295
 80055bc:	d81b      	bhi.n	80055f6 <_strtod_l+0x8c6>
 80055be:	0d1b      	lsrs	r3, r3, #20
 80055c0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80055c4:	fa02 f303 	lsl.w	r3, r2, r3
 80055c8:	4299      	cmp	r1, r3
 80055ca:	d119      	bne.n	8005600 <_strtod_l+0x8d0>
 80055cc:	4b96      	ldr	r3, [pc, #600]	@ (8005828 <_strtod_l+0xaf8>)
 80055ce:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80055d0:	429a      	cmp	r2, r3
 80055d2:	d102      	bne.n	80055da <_strtod_l+0x8aa>
 80055d4:	3101      	adds	r1, #1
 80055d6:	f43f adca 	beq.w	800516e <_strtod_l+0x43e>
 80055da:	4b92      	ldr	r3, [pc, #584]	@ (8005824 <_strtod_l+0xaf4>)
 80055dc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80055de:	401a      	ands	r2, r3
 80055e0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 80055e4:	f04f 0a00 	mov.w	sl, #0
 80055e8:	9b08      	ldr	r3, [sp, #32]
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d1b8      	bne.n	8005560 <_strtod_l+0x830>
 80055ee:	e5c9      	b.n	8005184 <_strtod_l+0x454>
 80055f0:	f04f 33ff 	mov.w	r3, #4294967295
 80055f4:	e7e8      	b.n	80055c8 <_strtod_l+0x898>
 80055f6:	4613      	mov	r3, r2
 80055f8:	e7e6      	b.n	80055c8 <_strtod_l+0x898>
 80055fa:	ea53 030a 	orrs.w	r3, r3, sl
 80055fe:	d0a1      	beq.n	8005544 <_strtod_l+0x814>
 8005600:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005602:	b1db      	cbz	r3, 800563c <_strtod_l+0x90c>
 8005604:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005606:	4213      	tst	r3, r2
 8005608:	d0ee      	beq.n	80055e8 <_strtod_l+0x8b8>
 800560a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800560c:	9a08      	ldr	r2, [sp, #32]
 800560e:	4650      	mov	r0, sl
 8005610:	4659      	mov	r1, fp
 8005612:	b1bb      	cbz	r3, 8005644 <_strtod_l+0x914>
 8005614:	f7ff fb6c 	bl	8004cf0 <sulp>
 8005618:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800561c:	ec53 2b10 	vmov	r2, r3, d0
 8005620:	f7fa fe34 	bl	800028c <__adddf3>
 8005624:	4682      	mov	sl, r0
 8005626:	468b      	mov	fp, r1
 8005628:	e7de      	b.n	80055e8 <_strtod_l+0x8b8>
 800562a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800562e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8005632:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8005636:	f04f 3aff 	mov.w	sl, #4294967295
 800563a:	e7d5      	b.n	80055e8 <_strtod_l+0x8b8>
 800563c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800563e:	ea13 0f0a 	tst.w	r3, sl
 8005642:	e7e1      	b.n	8005608 <_strtod_l+0x8d8>
 8005644:	f7ff fb54 	bl	8004cf0 <sulp>
 8005648:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800564c:	ec53 2b10 	vmov	r2, r3, d0
 8005650:	f7fa fe1a 	bl	8000288 <__aeabi_dsub>
 8005654:	2200      	movs	r2, #0
 8005656:	2300      	movs	r3, #0
 8005658:	4682      	mov	sl, r0
 800565a:	468b      	mov	fp, r1
 800565c:	f7fb fa34 	bl	8000ac8 <__aeabi_dcmpeq>
 8005660:	2800      	cmp	r0, #0
 8005662:	d0c1      	beq.n	80055e8 <_strtod_l+0x8b8>
 8005664:	e619      	b.n	800529a <_strtod_l+0x56a>
 8005666:	4641      	mov	r1, r8
 8005668:	4620      	mov	r0, r4
 800566a:	f003 f971 	bl	8008950 <__ratio>
 800566e:	ec57 6b10 	vmov	r6, r7, d0
 8005672:	2200      	movs	r2, #0
 8005674:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8005678:	4630      	mov	r0, r6
 800567a:	4639      	mov	r1, r7
 800567c:	f7fb fa38 	bl	8000af0 <__aeabi_dcmple>
 8005680:	2800      	cmp	r0, #0
 8005682:	d06f      	beq.n	8005764 <_strtod_l+0xa34>
 8005684:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005686:	2b00      	cmp	r3, #0
 8005688:	d17a      	bne.n	8005780 <_strtod_l+0xa50>
 800568a:	f1ba 0f00 	cmp.w	sl, #0
 800568e:	d158      	bne.n	8005742 <_strtod_l+0xa12>
 8005690:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005692:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005696:	2b00      	cmp	r3, #0
 8005698:	d15a      	bne.n	8005750 <_strtod_l+0xa20>
 800569a:	4b64      	ldr	r3, [pc, #400]	@ (800582c <_strtod_l+0xafc>)
 800569c:	2200      	movs	r2, #0
 800569e:	4630      	mov	r0, r6
 80056a0:	4639      	mov	r1, r7
 80056a2:	f7fb fa1b 	bl	8000adc <__aeabi_dcmplt>
 80056a6:	2800      	cmp	r0, #0
 80056a8:	d159      	bne.n	800575e <_strtod_l+0xa2e>
 80056aa:	4630      	mov	r0, r6
 80056ac:	4639      	mov	r1, r7
 80056ae:	4b60      	ldr	r3, [pc, #384]	@ (8005830 <_strtod_l+0xb00>)
 80056b0:	2200      	movs	r2, #0
 80056b2:	f7fa ffa1 	bl	80005f8 <__aeabi_dmul>
 80056b6:	4606      	mov	r6, r0
 80056b8:	460f      	mov	r7, r1
 80056ba:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80056be:	9606      	str	r6, [sp, #24]
 80056c0:	9307      	str	r3, [sp, #28]
 80056c2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80056c6:	4d57      	ldr	r5, [pc, #348]	@ (8005824 <_strtod_l+0xaf4>)
 80056c8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80056cc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80056ce:	401d      	ands	r5, r3
 80056d0:	4b58      	ldr	r3, [pc, #352]	@ (8005834 <_strtod_l+0xb04>)
 80056d2:	429d      	cmp	r5, r3
 80056d4:	f040 80b2 	bne.w	800583c <_strtod_l+0xb0c>
 80056d8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80056da:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 80056de:	ec4b ab10 	vmov	d0, sl, fp
 80056e2:	f003 f86d 	bl	80087c0 <__ulp>
 80056e6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80056ea:	ec51 0b10 	vmov	r0, r1, d0
 80056ee:	f7fa ff83 	bl	80005f8 <__aeabi_dmul>
 80056f2:	4652      	mov	r2, sl
 80056f4:	465b      	mov	r3, fp
 80056f6:	f7fa fdc9 	bl	800028c <__adddf3>
 80056fa:	460b      	mov	r3, r1
 80056fc:	4949      	ldr	r1, [pc, #292]	@ (8005824 <_strtod_l+0xaf4>)
 80056fe:	4a4e      	ldr	r2, [pc, #312]	@ (8005838 <_strtod_l+0xb08>)
 8005700:	4019      	ands	r1, r3
 8005702:	4291      	cmp	r1, r2
 8005704:	4682      	mov	sl, r0
 8005706:	d942      	bls.n	800578e <_strtod_l+0xa5e>
 8005708:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800570a:	4b47      	ldr	r3, [pc, #284]	@ (8005828 <_strtod_l+0xaf8>)
 800570c:	429a      	cmp	r2, r3
 800570e:	d103      	bne.n	8005718 <_strtod_l+0x9e8>
 8005710:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005712:	3301      	adds	r3, #1
 8005714:	f43f ad2b 	beq.w	800516e <_strtod_l+0x43e>
 8005718:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8005828 <_strtod_l+0xaf8>
 800571c:	f04f 3aff 	mov.w	sl, #4294967295
 8005720:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005722:	9805      	ldr	r0, [sp, #20]
 8005724:	f002 fd18 	bl	8008158 <_Bfree>
 8005728:	9805      	ldr	r0, [sp, #20]
 800572a:	4649      	mov	r1, r9
 800572c:	f002 fd14 	bl	8008158 <_Bfree>
 8005730:	9805      	ldr	r0, [sp, #20]
 8005732:	4641      	mov	r1, r8
 8005734:	f002 fd10 	bl	8008158 <_Bfree>
 8005738:	9805      	ldr	r0, [sp, #20]
 800573a:	4621      	mov	r1, r4
 800573c:	f002 fd0c 	bl	8008158 <_Bfree>
 8005740:	e618      	b.n	8005374 <_strtod_l+0x644>
 8005742:	f1ba 0f01 	cmp.w	sl, #1
 8005746:	d103      	bne.n	8005750 <_strtod_l+0xa20>
 8005748:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800574a:	2b00      	cmp	r3, #0
 800574c:	f43f ada5 	beq.w	800529a <_strtod_l+0x56a>
 8005750:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8005800 <_strtod_l+0xad0>
 8005754:	4f35      	ldr	r7, [pc, #212]	@ (800582c <_strtod_l+0xafc>)
 8005756:	ed8d 7b06 	vstr	d7, [sp, #24]
 800575a:	2600      	movs	r6, #0
 800575c:	e7b1      	b.n	80056c2 <_strtod_l+0x992>
 800575e:	4f34      	ldr	r7, [pc, #208]	@ (8005830 <_strtod_l+0xb00>)
 8005760:	2600      	movs	r6, #0
 8005762:	e7aa      	b.n	80056ba <_strtod_l+0x98a>
 8005764:	4b32      	ldr	r3, [pc, #200]	@ (8005830 <_strtod_l+0xb00>)
 8005766:	4630      	mov	r0, r6
 8005768:	4639      	mov	r1, r7
 800576a:	2200      	movs	r2, #0
 800576c:	f7fa ff44 	bl	80005f8 <__aeabi_dmul>
 8005770:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005772:	4606      	mov	r6, r0
 8005774:	460f      	mov	r7, r1
 8005776:	2b00      	cmp	r3, #0
 8005778:	d09f      	beq.n	80056ba <_strtod_l+0x98a>
 800577a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800577e:	e7a0      	b.n	80056c2 <_strtod_l+0x992>
 8005780:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8005808 <_strtod_l+0xad8>
 8005784:	ed8d 7b06 	vstr	d7, [sp, #24]
 8005788:	ec57 6b17 	vmov	r6, r7, d7
 800578c:	e799      	b.n	80056c2 <_strtod_l+0x992>
 800578e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8005792:	9b08      	ldr	r3, [sp, #32]
 8005794:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8005798:	2b00      	cmp	r3, #0
 800579a:	d1c1      	bne.n	8005720 <_strtod_l+0x9f0>
 800579c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80057a0:	0d1b      	lsrs	r3, r3, #20
 80057a2:	051b      	lsls	r3, r3, #20
 80057a4:	429d      	cmp	r5, r3
 80057a6:	d1bb      	bne.n	8005720 <_strtod_l+0x9f0>
 80057a8:	4630      	mov	r0, r6
 80057aa:	4639      	mov	r1, r7
 80057ac:	f7fb fa84 	bl	8000cb8 <__aeabi_d2lz>
 80057b0:	f7fa fef4 	bl	800059c <__aeabi_l2d>
 80057b4:	4602      	mov	r2, r0
 80057b6:	460b      	mov	r3, r1
 80057b8:	4630      	mov	r0, r6
 80057ba:	4639      	mov	r1, r7
 80057bc:	f7fa fd64 	bl	8000288 <__aeabi_dsub>
 80057c0:	460b      	mov	r3, r1
 80057c2:	4602      	mov	r2, r0
 80057c4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80057c8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80057cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80057ce:	ea46 060a 	orr.w	r6, r6, sl
 80057d2:	431e      	orrs	r6, r3
 80057d4:	d06f      	beq.n	80058b6 <_strtod_l+0xb86>
 80057d6:	a30e      	add	r3, pc, #56	@ (adr r3, 8005810 <_strtod_l+0xae0>)
 80057d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057dc:	f7fb f97e 	bl	8000adc <__aeabi_dcmplt>
 80057e0:	2800      	cmp	r0, #0
 80057e2:	f47f accf 	bne.w	8005184 <_strtod_l+0x454>
 80057e6:	a30c      	add	r3, pc, #48	@ (adr r3, 8005818 <_strtod_l+0xae8>)
 80057e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057ec:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80057f0:	f7fb f992 	bl	8000b18 <__aeabi_dcmpgt>
 80057f4:	2800      	cmp	r0, #0
 80057f6:	d093      	beq.n	8005720 <_strtod_l+0x9f0>
 80057f8:	e4c4      	b.n	8005184 <_strtod_l+0x454>
 80057fa:	bf00      	nop
 80057fc:	f3af 8000 	nop.w
 8005800:	00000000 	.word	0x00000000
 8005804:	bff00000 	.word	0xbff00000
 8005808:	00000000 	.word	0x00000000
 800580c:	3ff00000 	.word	0x3ff00000
 8005810:	94a03595 	.word	0x94a03595
 8005814:	3fdfffff 	.word	0x3fdfffff
 8005818:	35afe535 	.word	0x35afe535
 800581c:	3fe00000 	.word	0x3fe00000
 8005820:	000fffff 	.word	0x000fffff
 8005824:	7ff00000 	.word	0x7ff00000
 8005828:	7fefffff 	.word	0x7fefffff
 800582c:	3ff00000 	.word	0x3ff00000
 8005830:	3fe00000 	.word	0x3fe00000
 8005834:	7fe00000 	.word	0x7fe00000
 8005838:	7c9fffff 	.word	0x7c9fffff
 800583c:	9b08      	ldr	r3, [sp, #32]
 800583e:	b323      	cbz	r3, 800588a <_strtod_l+0xb5a>
 8005840:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8005844:	d821      	bhi.n	800588a <_strtod_l+0xb5a>
 8005846:	a328      	add	r3, pc, #160	@ (adr r3, 80058e8 <_strtod_l+0xbb8>)
 8005848:	e9d3 2300 	ldrd	r2, r3, [r3]
 800584c:	4630      	mov	r0, r6
 800584e:	4639      	mov	r1, r7
 8005850:	f7fb f94e 	bl	8000af0 <__aeabi_dcmple>
 8005854:	b1a0      	cbz	r0, 8005880 <_strtod_l+0xb50>
 8005856:	4639      	mov	r1, r7
 8005858:	4630      	mov	r0, r6
 800585a:	f7fb f9a5 	bl	8000ba8 <__aeabi_d2uiz>
 800585e:	2801      	cmp	r0, #1
 8005860:	bf38      	it	cc
 8005862:	2001      	movcc	r0, #1
 8005864:	f7fa fe4e 	bl	8000504 <__aeabi_ui2d>
 8005868:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800586a:	4606      	mov	r6, r0
 800586c:	460f      	mov	r7, r1
 800586e:	b9fb      	cbnz	r3, 80058b0 <_strtod_l+0xb80>
 8005870:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8005874:	9014      	str	r0, [sp, #80]	@ 0x50
 8005876:	9315      	str	r3, [sp, #84]	@ 0x54
 8005878:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800587c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8005880:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005882:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8005886:	1b5b      	subs	r3, r3, r5
 8005888:	9311      	str	r3, [sp, #68]	@ 0x44
 800588a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800588e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8005892:	f002 ff95 	bl	80087c0 <__ulp>
 8005896:	4650      	mov	r0, sl
 8005898:	ec53 2b10 	vmov	r2, r3, d0
 800589c:	4659      	mov	r1, fp
 800589e:	f7fa feab 	bl	80005f8 <__aeabi_dmul>
 80058a2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80058a6:	f7fa fcf1 	bl	800028c <__adddf3>
 80058aa:	4682      	mov	sl, r0
 80058ac:	468b      	mov	fp, r1
 80058ae:	e770      	b.n	8005792 <_strtod_l+0xa62>
 80058b0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80058b4:	e7e0      	b.n	8005878 <_strtod_l+0xb48>
 80058b6:	a30e      	add	r3, pc, #56	@ (adr r3, 80058f0 <_strtod_l+0xbc0>)
 80058b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058bc:	f7fb f90e 	bl	8000adc <__aeabi_dcmplt>
 80058c0:	e798      	b.n	80057f4 <_strtod_l+0xac4>
 80058c2:	2300      	movs	r3, #0
 80058c4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80058c6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80058c8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80058ca:	6013      	str	r3, [r2, #0]
 80058cc:	f7ff ba6d 	b.w	8004daa <_strtod_l+0x7a>
 80058d0:	2a65      	cmp	r2, #101	@ 0x65
 80058d2:	f43f ab66 	beq.w	8004fa2 <_strtod_l+0x272>
 80058d6:	2a45      	cmp	r2, #69	@ 0x45
 80058d8:	f43f ab63 	beq.w	8004fa2 <_strtod_l+0x272>
 80058dc:	2301      	movs	r3, #1
 80058de:	f7ff bb9e 	b.w	800501e <_strtod_l+0x2ee>
 80058e2:	bf00      	nop
 80058e4:	f3af 8000 	nop.w
 80058e8:	ffc00000 	.word	0xffc00000
 80058ec:	41dfffff 	.word	0x41dfffff
 80058f0:	94a03595 	.word	0x94a03595
 80058f4:	3fcfffff 	.word	0x3fcfffff

080058f8 <_strtod_r>:
 80058f8:	4b01      	ldr	r3, [pc, #4]	@ (8005900 <_strtod_r+0x8>)
 80058fa:	f7ff ba19 	b.w	8004d30 <_strtod_l>
 80058fe:	bf00      	nop
 8005900:	20000020 	.word	0x20000020

08005904 <strtof>:
 8005904:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005908:	f8df 80bc 	ldr.w	r8, [pc, #188]	@ 80059c8 <strtof+0xc4>
 800590c:	4b29      	ldr	r3, [pc, #164]	@ (80059b4 <strtof+0xb0>)
 800590e:	460a      	mov	r2, r1
 8005910:	ed2d 8b02 	vpush	{d8}
 8005914:	4601      	mov	r1, r0
 8005916:	f8d8 0000 	ldr.w	r0, [r8]
 800591a:	f7ff fa09 	bl	8004d30 <_strtod_l>
 800591e:	ec55 4b10 	vmov	r4, r5, d0
 8005922:	4622      	mov	r2, r4
 8005924:	462b      	mov	r3, r5
 8005926:	4620      	mov	r0, r4
 8005928:	4629      	mov	r1, r5
 800592a:	f7fb f8ff 	bl	8000b2c <__aeabi_dcmpun>
 800592e:	b190      	cbz	r0, 8005956 <strtof+0x52>
 8005930:	2d00      	cmp	r5, #0
 8005932:	4821      	ldr	r0, [pc, #132]	@ (80059b8 <strtof+0xb4>)
 8005934:	da09      	bge.n	800594a <strtof+0x46>
 8005936:	f001 f913 	bl	8006b60 <nanf>
 800593a:	eeb1 8a40 	vneg.f32	s16, s0
 800593e:	eeb0 0a48 	vmov.f32	s0, s16
 8005942:	ecbd 8b02 	vpop	{d8}
 8005946:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800594a:	ecbd 8b02 	vpop	{d8}
 800594e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005952:	f001 b905 	b.w	8006b60 <nanf>
 8005956:	4620      	mov	r0, r4
 8005958:	4629      	mov	r1, r5
 800595a:	f7fb f945 	bl	8000be8 <__aeabi_d2f>
 800595e:	ee08 0a10 	vmov	s16, r0
 8005962:	eddf 7a16 	vldr	s15, [pc, #88]	@ 80059bc <strtof+0xb8>
 8005966:	eeb0 7ac8 	vabs.f32	s14, s16
 800596a:	eeb4 7a67 	vcmp.f32	s14, s15
 800596e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005972:	dd11      	ble.n	8005998 <strtof+0x94>
 8005974:	f025 4700 	bic.w	r7, r5, #2147483648	@ 0x80000000
 8005978:	4b11      	ldr	r3, [pc, #68]	@ (80059c0 <strtof+0xbc>)
 800597a:	f04f 32ff 	mov.w	r2, #4294967295
 800597e:	4620      	mov	r0, r4
 8005980:	4639      	mov	r1, r7
 8005982:	f7fb f8d3 	bl	8000b2c <__aeabi_dcmpun>
 8005986:	b980      	cbnz	r0, 80059aa <strtof+0xa6>
 8005988:	4b0d      	ldr	r3, [pc, #52]	@ (80059c0 <strtof+0xbc>)
 800598a:	f04f 32ff 	mov.w	r2, #4294967295
 800598e:	4620      	mov	r0, r4
 8005990:	4639      	mov	r1, r7
 8005992:	f7fb f8ad 	bl	8000af0 <__aeabi_dcmple>
 8005996:	b940      	cbnz	r0, 80059aa <strtof+0xa6>
 8005998:	ee18 3a10 	vmov	r3, s16
 800599c:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 80059a0:	d1cd      	bne.n	800593e <strtof+0x3a>
 80059a2:	4b08      	ldr	r3, [pc, #32]	@ (80059c4 <strtof+0xc0>)
 80059a4:	402b      	ands	r3, r5
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d0c9      	beq.n	800593e <strtof+0x3a>
 80059aa:	f8d8 3000 	ldr.w	r3, [r8]
 80059ae:	2222      	movs	r2, #34	@ 0x22
 80059b0:	601a      	str	r2, [r3, #0]
 80059b2:	e7c4      	b.n	800593e <strtof+0x3a>
 80059b4:	20000020 	.word	0x20000020
 80059b8:	08009785 	.word	0x08009785
 80059bc:	7f7fffff 	.word	0x7f7fffff
 80059c0:	7fefffff 	.word	0x7fefffff
 80059c4:	7ff00000 	.word	0x7ff00000
 80059c8:	2000018c 	.word	0x2000018c

080059cc <__cvt>:
 80059cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80059d0:	ec57 6b10 	vmov	r6, r7, d0
 80059d4:	2f00      	cmp	r7, #0
 80059d6:	460c      	mov	r4, r1
 80059d8:	4619      	mov	r1, r3
 80059da:	463b      	mov	r3, r7
 80059dc:	bfbb      	ittet	lt
 80059de:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80059e2:	461f      	movlt	r7, r3
 80059e4:	2300      	movge	r3, #0
 80059e6:	232d      	movlt	r3, #45	@ 0x2d
 80059e8:	700b      	strb	r3, [r1, #0]
 80059ea:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80059ec:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80059f0:	4691      	mov	r9, r2
 80059f2:	f023 0820 	bic.w	r8, r3, #32
 80059f6:	bfbc      	itt	lt
 80059f8:	4632      	movlt	r2, r6
 80059fa:	4616      	movlt	r6, r2
 80059fc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005a00:	d005      	beq.n	8005a0e <__cvt+0x42>
 8005a02:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005a06:	d100      	bne.n	8005a0a <__cvt+0x3e>
 8005a08:	3401      	adds	r4, #1
 8005a0a:	2102      	movs	r1, #2
 8005a0c:	e000      	b.n	8005a10 <__cvt+0x44>
 8005a0e:	2103      	movs	r1, #3
 8005a10:	ab03      	add	r3, sp, #12
 8005a12:	9301      	str	r3, [sp, #4]
 8005a14:	ab02      	add	r3, sp, #8
 8005a16:	9300      	str	r3, [sp, #0]
 8005a18:	ec47 6b10 	vmov	d0, r6, r7
 8005a1c:	4653      	mov	r3, sl
 8005a1e:	4622      	mov	r2, r4
 8005a20:	f001 f94a 	bl	8006cb8 <_dtoa_r>
 8005a24:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005a28:	4605      	mov	r5, r0
 8005a2a:	d119      	bne.n	8005a60 <__cvt+0x94>
 8005a2c:	f019 0f01 	tst.w	r9, #1
 8005a30:	d00e      	beq.n	8005a50 <__cvt+0x84>
 8005a32:	eb00 0904 	add.w	r9, r0, r4
 8005a36:	2200      	movs	r2, #0
 8005a38:	2300      	movs	r3, #0
 8005a3a:	4630      	mov	r0, r6
 8005a3c:	4639      	mov	r1, r7
 8005a3e:	f7fb f843 	bl	8000ac8 <__aeabi_dcmpeq>
 8005a42:	b108      	cbz	r0, 8005a48 <__cvt+0x7c>
 8005a44:	f8cd 900c 	str.w	r9, [sp, #12]
 8005a48:	2230      	movs	r2, #48	@ 0x30
 8005a4a:	9b03      	ldr	r3, [sp, #12]
 8005a4c:	454b      	cmp	r3, r9
 8005a4e:	d31e      	bcc.n	8005a8e <__cvt+0xc2>
 8005a50:	9b03      	ldr	r3, [sp, #12]
 8005a52:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005a54:	1b5b      	subs	r3, r3, r5
 8005a56:	4628      	mov	r0, r5
 8005a58:	6013      	str	r3, [r2, #0]
 8005a5a:	b004      	add	sp, #16
 8005a5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a60:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005a64:	eb00 0904 	add.w	r9, r0, r4
 8005a68:	d1e5      	bne.n	8005a36 <__cvt+0x6a>
 8005a6a:	7803      	ldrb	r3, [r0, #0]
 8005a6c:	2b30      	cmp	r3, #48	@ 0x30
 8005a6e:	d10a      	bne.n	8005a86 <__cvt+0xba>
 8005a70:	2200      	movs	r2, #0
 8005a72:	2300      	movs	r3, #0
 8005a74:	4630      	mov	r0, r6
 8005a76:	4639      	mov	r1, r7
 8005a78:	f7fb f826 	bl	8000ac8 <__aeabi_dcmpeq>
 8005a7c:	b918      	cbnz	r0, 8005a86 <__cvt+0xba>
 8005a7e:	f1c4 0401 	rsb	r4, r4, #1
 8005a82:	f8ca 4000 	str.w	r4, [sl]
 8005a86:	f8da 3000 	ldr.w	r3, [sl]
 8005a8a:	4499      	add	r9, r3
 8005a8c:	e7d3      	b.n	8005a36 <__cvt+0x6a>
 8005a8e:	1c59      	adds	r1, r3, #1
 8005a90:	9103      	str	r1, [sp, #12]
 8005a92:	701a      	strb	r2, [r3, #0]
 8005a94:	e7d9      	b.n	8005a4a <__cvt+0x7e>

08005a96 <__exponent>:
 8005a96:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005a98:	2900      	cmp	r1, #0
 8005a9a:	bfba      	itte	lt
 8005a9c:	4249      	neglt	r1, r1
 8005a9e:	232d      	movlt	r3, #45	@ 0x2d
 8005aa0:	232b      	movge	r3, #43	@ 0x2b
 8005aa2:	2909      	cmp	r1, #9
 8005aa4:	7002      	strb	r2, [r0, #0]
 8005aa6:	7043      	strb	r3, [r0, #1]
 8005aa8:	dd29      	ble.n	8005afe <__exponent+0x68>
 8005aaa:	f10d 0307 	add.w	r3, sp, #7
 8005aae:	461d      	mov	r5, r3
 8005ab0:	270a      	movs	r7, #10
 8005ab2:	461a      	mov	r2, r3
 8005ab4:	fbb1 f6f7 	udiv	r6, r1, r7
 8005ab8:	fb07 1416 	mls	r4, r7, r6, r1
 8005abc:	3430      	adds	r4, #48	@ 0x30
 8005abe:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005ac2:	460c      	mov	r4, r1
 8005ac4:	2c63      	cmp	r4, #99	@ 0x63
 8005ac6:	f103 33ff 	add.w	r3, r3, #4294967295
 8005aca:	4631      	mov	r1, r6
 8005acc:	dcf1      	bgt.n	8005ab2 <__exponent+0x1c>
 8005ace:	3130      	adds	r1, #48	@ 0x30
 8005ad0:	1e94      	subs	r4, r2, #2
 8005ad2:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005ad6:	1c41      	adds	r1, r0, #1
 8005ad8:	4623      	mov	r3, r4
 8005ada:	42ab      	cmp	r3, r5
 8005adc:	d30a      	bcc.n	8005af4 <__exponent+0x5e>
 8005ade:	f10d 0309 	add.w	r3, sp, #9
 8005ae2:	1a9b      	subs	r3, r3, r2
 8005ae4:	42ac      	cmp	r4, r5
 8005ae6:	bf88      	it	hi
 8005ae8:	2300      	movhi	r3, #0
 8005aea:	3302      	adds	r3, #2
 8005aec:	4403      	add	r3, r0
 8005aee:	1a18      	subs	r0, r3, r0
 8005af0:	b003      	add	sp, #12
 8005af2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005af4:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005af8:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005afc:	e7ed      	b.n	8005ada <__exponent+0x44>
 8005afe:	2330      	movs	r3, #48	@ 0x30
 8005b00:	3130      	adds	r1, #48	@ 0x30
 8005b02:	7083      	strb	r3, [r0, #2]
 8005b04:	70c1      	strb	r1, [r0, #3]
 8005b06:	1d03      	adds	r3, r0, #4
 8005b08:	e7f1      	b.n	8005aee <__exponent+0x58>
	...

08005b0c <_printf_float>:
 8005b0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b10:	b08d      	sub	sp, #52	@ 0x34
 8005b12:	460c      	mov	r4, r1
 8005b14:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005b18:	4616      	mov	r6, r2
 8005b1a:	461f      	mov	r7, r3
 8005b1c:	4605      	mov	r5, r0
 8005b1e:	f000 ff91 	bl	8006a44 <_localeconv_r>
 8005b22:	6803      	ldr	r3, [r0, #0]
 8005b24:	9304      	str	r3, [sp, #16]
 8005b26:	4618      	mov	r0, r3
 8005b28:	f7fa fba2 	bl	8000270 <strlen>
 8005b2c:	2300      	movs	r3, #0
 8005b2e:	930a      	str	r3, [sp, #40]	@ 0x28
 8005b30:	f8d8 3000 	ldr.w	r3, [r8]
 8005b34:	9005      	str	r0, [sp, #20]
 8005b36:	3307      	adds	r3, #7
 8005b38:	f023 0307 	bic.w	r3, r3, #7
 8005b3c:	f103 0208 	add.w	r2, r3, #8
 8005b40:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005b44:	f8d4 b000 	ldr.w	fp, [r4]
 8005b48:	f8c8 2000 	str.w	r2, [r8]
 8005b4c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005b50:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005b54:	9307      	str	r3, [sp, #28]
 8005b56:	f8cd 8018 	str.w	r8, [sp, #24]
 8005b5a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005b5e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005b62:	4b9c      	ldr	r3, [pc, #624]	@ (8005dd4 <_printf_float+0x2c8>)
 8005b64:	f04f 32ff 	mov.w	r2, #4294967295
 8005b68:	f7fa ffe0 	bl	8000b2c <__aeabi_dcmpun>
 8005b6c:	bb70      	cbnz	r0, 8005bcc <_printf_float+0xc0>
 8005b6e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005b72:	4b98      	ldr	r3, [pc, #608]	@ (8005dd4 <_printf_float+0x2c8>)
 8005b74:	f04f 32ff 	mov.w	r2, #4294967295
 8005b78:	f7fa ffba 	bl	8000af0 <__aeabi_dcmple>
 8005b7c:	bb30      	cbnz	r0, 8005bcc <_printf_float+0xc0>
 8005b7e:	2200      	movs	r2, #0
 8005b80:	2300      	movs	r3, #0
 8005b82:	4640      	mov	r0, r8
 8005b84:	4649      	mov	r1, r9
 8005b86:	f7fa ffa9 	bl	8000adc <__aeabi_dcmplt>
 8005b8a:	b110      	cbz	r0, 8005b92 <_printf_float+0x86>
 8005b8c:	232d      	movs	r3, #45	@ 0x2d
 8005b8e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005b92:	4a91      	ldr	r2, [pc, #580]	@ (8005dd8 <_printf_float+0x2cc>)
 8005b94:	4b91      	ldr	r3, [pc, #580]	@ (8005ddc <_printf_float+0x2d0>)
 8005b96:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005b9a:	bf94      	ite	ls
 8005b9c:	4690      	movls	r8, r2
 8005b9e:	4698      	movhi	r8, r3
 8005ba0:	2303      	movs	r3, #3
 8005ba2:	6123      	str	r3, [r4, #16]
 8005ba4:	f02b 0304 	bic.w	r3, fp, #4
 8005ba8:	6023      	str	r3, [r4, #0]
 8005baa:	f04f 0900 	mov.w	r9, #0
 8005bae:	9700      	str	r7, [sp, #0]
 8005bb0:	4633      	mov	r3, r6
 8005bb2:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005bb4:	4621      	mov	r1, r4
 8005bb6:	4628      	mov	r0, r5
 8005bb8:	f000 f9d2 	bl	8005f60 <_printf_common>
 8005bbc:	3001      	adds	r0, #1
 8005bbe:	f040 808d 	bne.w	8005cdc <_printf_float+0x1d0>
 8005bc2:	f04f 30ff 	mov.w	r0, #4294967295
 8005bc6:	b00d      	add	sp, #52	@ 0x34
 8005bc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005bcc:	4642      	mov	r2, r8
 8005bce:	464b      	mov	r3, r9
 8005bd0:	4640      	mov	r0, r8
 8005bd2:	4649      	mov	r1, r9
 8005bd4:	f7fa ffaa 	bl	8000b2c <__aeabi_dcmpun>
 8005bd8:	b140      	cbz	r0, 8005bec <_printf_float+0xe0>
 8005bda:	464b      	mov	r3, r9
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	bfbc      	itt	lt
 8005be0:	232d      	movlt	r3, #45	@ 0x2d
 8005be2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005be6:	4a7e      	ldr	r2, [pc, #504]	@ (8005de0 <_printf_float+0x2d4>)
 8005be8:	4b7e      	ldr	r3, [pc, #504]	@ (8005de4 <_printf_float+0x2d8>)
 8005bea:	e7d4      	b.n	8005b96 <_printf_float+0x8a>
 8005bec:	6863      	ldr	r3, [r4, #4]
 8005bee:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005bf2:	9206      	str	r2, [sp, #24]
 8005bf4:	1c5a      	adds	r2, r3, #1
 8005bf6:	d13b      	bne.n	8005c70 <_printf_float+0x164>
 8005bf8:	2306      	movs	r3, #6
 8005bfa:	6063      	str	r3, [r4, #4]
 8005bfc:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005c00:	2300      	movs	r3, #0
 8005c02:	6022      	str	r2, [r4, #0]
 8005c04:	9303      	str	r3, [sp, #12]
 8005c06:	ab0a      	add	r3, sp, #40	@ 0x28
 8005c08:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005c0c:	ab09      	add	r3, sp, #36	@ 0x24
 8005c0e:	9300      	str	r3, [sp, #0]
 8005c10:	6861      	ldr	r1, [r4, #4]
 8005c12:	ec49 8b10 	vmov	d0, r8, r9
 8005c16:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005c1a:	4628      	mov	r0, r5
 8005c1c:	f7ff fed6 	bl	80059cc <__cvt>
 8005c20:	9b06      	ldr	r3, [sp, #24]
 8005c22:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005c24:	2b47      	cmp	r3, #71	@ 0x47
 8005c26:	4680      	mov	r8, r0
 8005c28:	d129      	bne.n	8005c7e <_printf_float+0x172>
 8005c2a:	1cc8      	adds	r0, r1, #3
 8005c2c:	db02      	blt.n	8005c34 <_printf_float+0x128>
 8005c2e:	6863      	ldr	r3, [r4, #4]
 8005c30:	4299      	cmp	r1, r3
 8005c32:	dd41      	ble.n	8005cb8 <_printf_float+0x1ac>
 8005c34:	f1aa 0a02 	sub.w	sl, sl, #2
 8005c38:	fa5f fa8a 	uxtb.w	sl, sl
 8005c3c:	3901      	subs	r1, #1
 8005c3e:	4652      	mov	r2, sl
 8005c40:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005c44:	9109      	str	r1, [sp, #36]	@ 0x24
 8005c46:	f7ff ff26 	bl	8005a96 <__exponent>
 8005c4a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005c4c:	1813      	adds	r3, r2, r0
 8005c4e:	2a01      	cmp	r2, #1
 8005c50:	4681      	mov	r9, r0
 8005c52:	6123      	str	r3, [r4, #16]
 8005c54:	dc02      	bgt.n	8005c5c <_printf_float+0x150>
 8005c56:	6822      	ldr	r2, [r4, #0]
 8005c58:	07d2      	lsls	r2, r2, #31
 8005c5a:	d501      	bpl.n	8005c60 <_printf_float+0x154>
 8005c5c:	3301      	adds	r3, #1
 8005c5e:	6123      	str	r3, [r4, #16]
 8005c60:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d0a2      	beq.n	8005bae <_printf_float+0xa2>
 8005c68:	232d      	movs	r3, #45	@ 0x2d
 8005c6a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005c6e:	e79e      	b.n	8005bae <_printf_float+0xa2>
 8005c70:	9a06      	ldr	r2, [sp, #24]
 8005c72:	2a47      	cmp	r2, #71	@ 0x47
 8005c74:	d1c2      	bne.n	8005bfc <_printf_float+0xf0>
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d1c0      	bne.n	8005bfc <_printf_float+0xf0>
 8005c7a:	2301      	movs	r3, #1
 8005c7c:	e7bd      	b.n	8005bfa <_printf_float+0xee>
 8005c7e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005c82:	d9db      	bls.n	8005c3c <_printf_float+0x130>
 8005c84:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005c88:	d118      	bne.n	8005cbc <_printf_float+0x1b0>
 8005c8a:	2900      	cmp	r1, #0
 8005c8c:	6863      	ldr	r3, [r4, #4]
 8005c8e:	dd0b      	ble.n	8005ca8 <_printf_float+0x19c>
 8005c90:	6121      	str	r1, [r4, #16]
 8005c92:	b913      	cbnz	r3, 8005c9a <_printf_float+0x18e>
 8005c94:	6822      	ldr	r2, [r4, #0]
 8005c96:	07d0      	lsls	r0, r2, #31
 8005c98:	d502      	bpl.n	8005ca0 <_printf_float+0x194>
 8005c9a:	3301      	adds	r3, #1
 8005c9c:	440b      	add	r3, r1
 8005c9e:	6123      	str	r3, [r4, #16]
 8005ca0:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005ca2:	f04f 0900 	mov.w	r9, #0
 8005ca6:	e7db      	b.n	8005c60 <_printf_float+0x154>
 8005ca8:	b913      	cbnz	r3, 8005cb0 <_printf_float+0x1a4>
 8005caa:	6822      	ldr	r2, [r4, #0]
 8005cac:	07d2      	lsls	r2, r2, #31
 8005cae:	d501      	bpl.n	8005cb4 <_printf_float+0x1a8>
 8005cb0:	3302      	adds	r3, #2
 8005cb2:	e7f4      	b.n	8005c9e <_printf_float+0x192>
 8005cb4:	2301      	movs	r3, #1
 8005cb6:	e7f2      	b.n	8005c9e <_printf_float+0x192>
 8005cb8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005cbc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005cbe:	4299      	cmp	r1, r3
 8005cc0:	db05      	blt.n	8005cce <_printf_float+0x1c2>
 8005cc2:	6823      	ldr	r3, [r4, #0]
 8005cc4:	6121      	str	r1, [r4, #16]
 8005cc6:	07d8      	lsls	r0, r3, #31
 8005cc8:	d5ea      	bpl.n	8005ca0 <_printf_float+0x194>
 8005cca:	1c4b      	adds	r3, r1, #1
 8005ccc:	e7e7      	b.n	8005c9e <_printf_float+0x192>
 8005cce:	2900      	cmp	r1, #0
 8005cd0:	bfd4      	ite	le
 8005cd2:	f1c1 0202 	rsble	r2, r1, #2
 8005cd6:	2201      	movgt	r2, #1
 8005cd8:	4413      	add	r3, r2
 8005cda:	e7e0      	b.n	8005c9e <_printf_float+0x192>
 8005cdc:	6823      	ldr	r3, [r4, #0]
 8005cde:	055a      	lsls	r2, r3, #21
 8005ce0:	d407      	bmi.n	8005cf2 <_printf_float+0x1e6>
 8005ce2:	6923      	ldr	r3, [r4, #16]
 8005ce4:	4642      	mov	r2, r8
 8005ce6:	4631      	mov	r1, r6
 8005ce8:	4628      	mov	r0, r5
 8005cea:	47b8      	blx	r7
 8005cec:	3001      	adds	r0, #1
 8005cee:	d12b      	bne.n	8005d48 <_printf_float+0x23c>
 8005cf0:	e767      	b.n	8005bc2 <_printf_float+0xb6>
 8005cf2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005cf6:	f240 80dd 	bls.w	8005eb4 <_printf_float+0x3a8>
 8005cfa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005cfe:	2200      	movs	r2, #0
 8005d00:	2300      	movs	r3, #0
 8005d02:	f7fa fee1 	bl	8000ac8 <__aeabi_dcmpeq>
 8005d06:	2800      	cmp	r0, #0
 8005d08:	d033      	beq.n	8005d72 <_printf_float+0x266>
 8005d0a:	4a37      	ldr	r2, [pc, #220]	@ (8005de8 <_printf_float+0x2dc>)
 8005d0c:	2301      	movs	r3, #1
 8005d0e:	4631      	mov	r1, r6
 8005d10:	4628      	mov	r0, r5
 8005d12:	47b8      	blx	r7
 8005d14:	3001      	adds	r0, #1
 8005d16:	f43f af54 	beq.w	8005bc2 <_printf_float+0xb6>
 8005d1a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005d1e:	4543      	cmp	r3, r8
 8005d20:	db02      	blt.n	8005d28 <_printf_float+0x21c>
 8005d22:	6823      	ldr	r3, [r4, #0]
 8005d24:	07d8      	lsls	r0, r3, #31
 8005d26:	d50f      	bpl.n	8005d48 <_printf_float+0x23c>
 8005d28:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005d2c:	4631      	mov	r1, r6
 8005d2e:	4628      	mov	r0, r5
 8005d30:	47b8      	blx	r7
 8005d32:	3001      	adds	r0, #1
 8005d34:	f43f af45 	beq.w	8005bc2 <_printf_float+0xb6>
 8005d38:	f04f 0900 	mov.w	r9, #0
 8005d3c:	f108 38ff 	add.w	r8, r8, #4294967295
 8005d40:	f104 0a1a 	add.w	sl, r4, #26
 8005d44:	45c8      	cmp	r8, r9
 8005d46:	dc09      	bgt.n	8005d5c <_printf_float+0x250>
 8005d48:	6823      	ldr	r3, [r4, #0]
 8005d4a:	079b      	lsls	r3, r3, #30
 8005d4c:	f100 8103 	bmi.w	8005f56 <_printf_float+0x44a>
 8005d50:	68e0      	ldr	r0, [r4, #12]
 8005d52:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005d54:	4298      	cmp	r0, r3
 8005d56:	bfb8      	it	lt
 8005d58:	4618      	movlt	r0, r3
 8005d5a:	e734      	b.n	8005bc6 <_printf_float+0xba>
 8005d5c:	2301      	movs	r3, #1
 8005d5e:	4652      	mov	r2, sl
 8005d60:	4631      	mov	r1, r6
 8005d62:	4628      	mov	r0, r5
 8005d64:	47b8      	blx	r7
 8005d66:	3001      	adds	r0, #1
 8005d68:	f43f af2b 	beq.w	8005bc2 <_printf_float+0xb6>
 8005d6c:	f109 0901 	add.w	r9, r9, #1
 8005d70:	e7e8      	b.n	8005d44 <_printf_float+0x238>
 8005d72:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	dc39      	bgt.n	8005dec <_printf_float+0x2e0>
 8005d78:	4a1b      	ldr	r2, [pc, #108]	@ (8005de8 <_printf_float+0x2dc>)
 8005d7a:	2301      	movs	r3, #1
 8005d7c:	4631      	mov	r1, r6
 8005d7e:	4628      	mov	r0, r5
 8005d80:	47b8      	blx	r7
 8005d82:	3001      	adds	r0, #1
 8005d84:	f43f af1d 	beq.w	8005bc2 <_printf_float+0xb6>
 8005d88:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005d8c:	ea59 0303 	orrs.w	r3, r9, r3
 8005d90:	d102      	bne.n	8005d98 <_printf_float+0x28c>
 8005d92:	6823      	ldr	r3, [r4, #0]
 8005d94:	07d9      	lsls	r1, r3, #31
 8005d96:	d5d7      	bpl.n	8005d48 <_printf_float+0x23c>
 8005d98:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005d9c:	4631      	mov	r1, r6
 8005d9e:	4628      	mov	r0, r5
 8005da0:	47b8      	blx	r7
 8005da2:	3001      	adds	r0, #1
 8005da4:	f43f af0d 	beq.w	8005bc2 <_printf_float+0xb6>
 8005da8:	f04f 0a00 	mov.w	sl, #0
 8005dac:	f104 0b1a 	add.w	fp, r4, #26
 8005db0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005db2:	425b      	negs	r3, r3
 8005db4:	4553      	cmp	r3, sl
 8005db6:	dc01      	bgt.n	8005dbc <_printf_float+0x2b0>
 8005db8:	464b      	mov	r3, r9
 8005dba:	e793      	b.n	8005ce4 <_printf_float+0x1d8>
 8005dbc:	2301      	movs	r3, #1
 8005dbe:	465a      	mov	r2, fp
 8005dc0:	4631      	mov	r1, r6
 8005dc2:	4628      	mov	r0, r5
 8005dc4:	47b8      	blx	r7
 8005dc6:	3001      	adds	r0, #1
 8005dc8:	f43f aefb 	beq.w	8005bc2 <_printf_float+0xb6>
 8005dcc:	f10a 0a01 	add.w	sl, sl, #1
 8005dd0:	e7ee      	b.n	8005db0 <_printf_float+0x2a4>
 8005dd2:	bf00      	nop
 8005dd4:	7fefffff 	.word	0x7fefffff
 8005dd8:	08009698 	.word	0x08009698
 8005ddc:	0800969c 	.word	0x0800969c
 8005de0:	080096a0 	.word	0x080096a0
 8005de4:	080096a4 	.word	0x080096a4
 8005de8:	080096a8 	.word	0x080096a8
 8005dec:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005dee:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005df2:	4553      	cmp	r3, sl
 8005df4:	bfa8      	it	ge
 8005df6:	4653      	movge	r3, sl
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	4699      	mov	r9, r3
 8005dfc:	dc36      	bgt.n	8005e6c <_printf_float+0x360>
 8005dfe:	f04f 0b00 	mov.w	fp, #0
 8005e02:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005e06:	f104 021a 	add.w	r2, r4, #26
 8005e0a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005e0c:	9306      	str	r3, [sp, #24]
 8005e0e:	eba3 0309 	sub.w	r3, r3, r9
 8005e12:	455b      	cmp	r3, fp
 8005e14:	dc31      	bgt.n	8005e7a <_printf_float+0x36e>
 8005e16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e18:	459a      	cmp	sl, r3
 8005e1a:	dc3a      	bgt.n	8005e92 <_printf_float+0x386>
 8005e1c:	6823      	ldr	r3, [r4, #0]
 8005e1e:	07da      	lsls	r2, r3, #31
 8005e20:	d437      	bmi.n	8005e92 <_printf_float+0x386>
 8005e22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e24:	ebaa 0903 	sub.w	r9, sl, r3
 8005e28:	9b06      	ldr	r3, [sp, #24]
 8005e2a:	ebaa 0303 	sub.w	r3, sl, r3
 8005e2e:	4599      	cmp	r9, r3
 8005e30:	bfa8      	it	ge
 8005e32:	4699      	movge	r9, r3
 8005e34:	f1b9 0f00 	cmp.w	r9, #0
 8005e38:	dc33      	bgt.n	8005ea2 <_printf_float+0x396>
 8005e3a:	f04f 0800 	mov.w	r8, #0
 8005e3e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005e42:	f104 0b1a 	add.w	fp, r4, #26
 8005e46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e48:	ebaa 0303 	sub.w	r3, sl, r3
 8005e4c:	eba3 0309 	sub.w	r3, r3, r9
 8005e50:	4543      	cmp	r3, r8
 8005e52:	f77f af79 	ble.w	8005d48 <_printf_float+0x23c>
 8005e56:	2301      	movs	r3, #1
 8005e58:	465a      	mov	r2, fp
 8005e5a:	4631      	mov	r1, r6
 8005e5c:	4628      	mov	r0, r5
 8005e5e:	47b8      	blx	r7
 8005e60:	3001      	adds	r0, #1
 8005e62:	f43f aeae 	beq.w	8005bc2 <_printf_float+0xb6>
 8005e66:	f108 0801 	add.w	r8, r8, #1
 8005e6a:	e7ec      	b.n	8005e46 <_printf_float+0x33a>
 8005e6c:	4642      	mov	r2, r8
 8005e6e:	4631      	mov	r1, r6
 8005e70:	4628      	mov	r0, r5
 8005e72:	47b8      	blx	r7
 8005e74:	3001      	adds	r0, #1
 8005e76:	d1c2      	bne.n	8005dfe <_printf_float+0x2f2>
 8005e78:	e6a3      	b.n	8005bc2 <_printf_float+0xb6>
 8005e7a:	2301      	movs	r3, #1
 8005e7c:	4631      	mov	r1, r6
 8005e7e:	4628      	mov	r0, r5
 8005e80:	9206      	str	r2, [sp, #24]
 8005e82:	47b8      	blx	r7
 8005e84:	3001      	adds	r0, #1
 8005e86:	f43f ae9c 	beq.w	8005bc2 <_printf_float+0xb6>
 8005e8a:	9a06      	ldr	r2, [sp, #24]
 8005e8c:	f10b 0b01 	add.w	fp, fp, #1
 8005e90:	e7bb      	b.n	8005e0a <_printf_float+0x2fe>
 8005e92:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005e96:	4631      	mov	r1, r6
 8005e98:	4628      	mov	r0, r5
 8005e9a:	47b8      	blx	r7
 8005e9c:	3001      	adds	r0, #1
 8005e9e:	d1c0      	bne.n	8005e22 <_printf_float+0x316>
 8005ea0:	e68f      	b.n	8005bc2 <_printf_float+0xb6>
 8005ea2:	9a06      	ldr	r2, [sp, #24]
 8005ea4:	464b      	mov	r3, r9
 8005ea6:	4442      	add	r2, r8
 8005ea8:	4631      	mov	r1, r6
 8005eaa:	4628      	mov	r0, r5
 8005eac:	47b8      	blx	r7
 8005eae:	3001      	adds	r0, #1
 8005eb0:	d1c3      	bne.n	8005e3a <_printf_float+0x32e>
 8005eb2:	e686      	b.n	8005bc2 <_printf_float+0xb6>
 8005eb4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005eb8:	f1ba 0f01 	cmp.w	sl, #1
 8005ebc:	dc01      	bgt.n	8005ec2 <_printf_float+0x3b6>
 8005ebe:	07db      	lsls	r3, r3, #31
 8005ec0:	d536      	bpl.n	8005f30 <_printf_float+0x424>
 8005ec2:	2301      	movs	r3, #1
 8005ec4:	4642      	mov	r2, r8
 8005ec6:	4631      	mov	r1, r6
 8005ec8:	4628      	mov	r0, r5
 8005eca:	47b8      	blx	r7
 8005ecc:	3001      	adds	r0, #1
 8005ece:	f43f ae78 	beq.w	8005bc2 <_printf_float+0xb6>
 8005ed2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005ed6:	4631      	mov	r1, r6
 8005ed8:	4628      	mov	r0, r5
 8005eda:	47b8      	blx	r7
 8005edc:	3001      	adds	r0, #1
 8005ede:	f43f ae70 	beq.w	8005bc2 <_printf_float+0xb6>
 8005ee2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005ee6:	2200      	movs	r2, #0
 8005ee8:	2300      	movs	r3, #0
 8005eea:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005eee:	f7fa fdeb 	bl	8000ac8 <__aeabi_dcmpeq>
 8005ef2:	b9c0      	cbnz	r0, 8005f26 <_printf_float+0x41a>
 8005ef4:	4653      	mov	r3, sl
 8005ef6:	f108 0201 	add.w	r2, r8, #1
 8005efa:	4631      	mov	r1, r6
 8005efc:	4628      	mov	r0, r5
 8005efe:	47b8      	blx	r7
 8005f00:	3001      	adds	r0, #1
 8005f02:	d10c      	bne.n	8005f1e <_printf_float+0x412>
 8005f04:	e65d      	b.n	8005bc2 <_printf_float+0xb6>
 8005f06:	2301      	movs	r3, #1
 8005f08:	465a      	mov	r2, fp
 8005f0a:	4631      	mov	r1, r6
 8005f0c:	4628      	mov	r0, r5
 8005f0e:	47b8      	blx	r7
 8005f10:	3001      	adds	r0, #1
 8005f12:	f43f ae56 	beq.w	8005bc2 <_printf_float+0xb6>
 8005f16:	f108 0801 	add.w	r8, r8, #1
 8005f1a:	45d0      	cmp	r8, sl
 8005f1c:	dbf3      	blt.n	8005f06 <_printf_float+0x3fa>
 8005f1e:	464b      	mov	r3, r9
 8005f20:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005f24:	e6df      	b.n	8005ce6 <_printf_float+0x1da>
 8005f26:	f04f 0800 	mov.w	r8, #0
 8005f2a:	f104 0b1a 	add.w	fp, r4, #26
 8005f2e:	e7f4      	b.n	8005f1a <_printf_float+0x40e>
 8005f30:	2301      	movs	r3, #1
 8005f32:	4642      	mov	r2, r8
 8005f34:	e7e1      	b.n	8005efa <_printf_float+0x3ee>
 8005f36:	2301      	movs	r3, #1
 8005f38:	464a      	mov	r2, r9
 8005f3a:	4631      	mov	r1, r6
 8005f3c:	4628      	mov	r0, r5
 8005f3e:	47b8      	blx	r7
 8005f40:	3001      	adds	r0, #1
 8005f42:	f43f ae3e 	beq.w	8005bc2 <_printf_float+0xb6>
 8005f46:	f108 0801 	add.w	r8, r8, #1
 8005f4a:	68e3      	ldr	r3, [r4, #12]
 8005f4c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005f4e:	1a5b      	subs	r3, r3, r1
 8005f50:	4543      	cmp	r3, r8
 8005f52:	dcf0      	bgt.n	8005f36 <_printf_float+0x42a>
 8005f54:	e6fc      	b.n	8005d50 <_printf_float+0x244>
 8005f56:	f04f 0800 	mov.w	r8, #0
 8005f5a:	f104 0919 	add.w	r9, r4, #25
 8005f5e:	e7f4      	b.n	8005f4a <_printf_float+0x43e>

08005f60 <_printf_common>:
 8005f60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005f64:	4616      	mov	r6, r2
 8005f66:	4698      	mov	r8, r3
 8005f68:	688a      	ldr	r2, [r1, #8]
 8005f6a:	690b      	ldr	r3, [r1, #16]
 8005f6c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005f70:	4293      	cmp	r3, r2
 8005f72:	bfb8      	it	lt
 8005f74:	4613      	movlt	r3, r2
 8005f76:	6033      	str	r3, [r6, #0]
 8005f78:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005f7c:	4607      	mov	r7, r0
 8005f7e:	460c      	mov	r4, r1
 8005f80:	b10a      	cbz	r2, 8005f86 <_printf_common+0x26>
 8005f82:	3301      	adds	r3, #1
 8005f84:	6033      	str	r3, [r6, #0]
 8005f86:	6823      	ldr	r3, [r4, #0]
 8005f88:	0699      	lsls	r1, r3, #26
 8005f8a:	bf42      	ittt	mi
 8005f8c:	6833      	ldrmi	r3, [r6, #0]
 8005f8e:	3302      	addmi	r3, #2
 8005f90:	6033      	strmi	r3, [r6, #0]
 8005f92:	6825      	ldr	r5, [r4, #0]
 8005f94:	f015 0506 	ands.w	r5, r5, #6
 8005f98:	d106      	bne.n	8005fa8 <_printf_common+0x48>
 8005f9a:	f104 0a19 	add.w	sl, r4, #25
 8005f9e:	68e3      	ldr	r3, [r4, #12]
 8005fa0:	6832      	ldr	r2, [r6, #0]
 8005fa2:	1a9b      	subs	r3, r3, r2
 8005fa4:	42ab      	cmp	r3, r5
 8005fa6:	dc26      	bgt.n	8005ff6 <_printf_common+0x96>
 8005fa8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005fac:	6822      	ldr	r2, [r4, #0]
 8005fae:	3b00      	subs	r3, #0
 8005fb0:	bf18      	it	ne
 8005fb2:	2301      	movne	r3, #1
 8005fb4:	0692      	lsls	r2, r2, #26
 8005fb6:	d42b      	bmi.n	8006010 <_printf_common+0xb0>
 8005fb8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005fbc:	4641      	mov	r1, r8
 8005fbe:	4638      	mov	r0, r7
 8005fc0:	47c8      	blx	r9
 8005fc2:	3001      	adds	r0, #1
 8005fc4:	d01e      	beq.n	8006004 <_printf_common+0xa4>
 8005fc6:	6823      	ldr	r3, [r4, #0]
 8005fc8:	6922      	ldr	r2, [r4, #16]
 8005fca:	f003 0306 	and.w	r3, r3, #6
 8005fce:	2b04      	cmp	r3, #4
 8005fd0:	bf02      	ittt	eq
 8005fd2:	68e5      	ldreq	r5, [r4, #12]
 8005fd4:	6833      	ldreq	r3, [r6, #0]
 8005fd6:	1aed      	subeq	r5, r5, r3
 8005fd8:	68a3      	ldr	r3, [r4, #8]
 8005fda:	bf0c      	ite	eq
 8005fdc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005fe0:	2500      	movne	r5, #0
 8005fe2:	4293      	cmp	r3, r2
 8005fe4:	bfc4      	itt	gt
 8005fe6:	1a9b      	subgt	r3, r3, r2
 8005fe8:	18ed      	addgt	r5, r5, r3
 8005fea:	2600      	movs	r6, #0
 8005fec:	341a      	adds	r4, #26
 8005fee:	42b5      	cmp	r5, r6
 8005ff0:	d11a      	bne.n	8006028 <_printf_common+0xc8>
 8005ff2:	2000      	movs	r0, #0
 8005ff4:	e008      	b.n	8006008 <_printf_common+0xa8>
 8005ff6:	2301      	movs	r3, #1
 8005ff8:	4652      	mov	r2, sl
 8005ffa:	4641      	mov	r1, r8
 8005ffc:	4638      	mov	r0, r7
 8005ffe:	47c8      	blx	r9
 8006000:	3001      	adds	r0, #1
 8006002:	d103      	bne.n	800600c <_printf_common+0xac>
 8006004:	f04f 30ff 	mov.w	r0, #4294967295
 8006008:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800600c:	3501      	adds	r5, #1
 800600e:	e7c6      	b.n	8005f9e <_printf_common+0x3e>
 8006010:	18e1      	adds	r1, r4, r3
 8006012:	1c5a      	adds	r2, r3, #1
 8006014:	2030      	movs	r0, #48	@ 0x30
 8006016:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800601a:	4422      	add	r2, r4
 800601c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006020:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006024:	3302      	adds	r3, #2
 8006026:	e7c7      	b.n	8005fb8 <_printf_common+0x58>
 8006028:	2301      	movs	r3, #1
 800602a:	4622      	mov	r2, r4
 800602c:	4641      	mov	r1, r8
 800602e:	4638      	mov	r0, r7
 8006030:	47c8      	blx	r9
 8006032:	3001      	adds	r0, #1
 8006034:	d0e6      	beq.n	8006004 <_printf_common+0xa4>
 8006036:	3601      	adds	r6, #1
 8006038:	e7d9      	b.n	8005fee <_printf_common+0x8e>
	...

0800603c <_printf_i>:
 800603c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006040:	7e0f      	ldrb	r7, [r1, #24]
 8006042:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006044:	2f78      	cmp	r7, #120	@ 0x78
 8006046:	4691      	mov	r9, r2
 8006048:	4680      	mov	r8, r0
 800604a:	460c      	mov	r4, r1
 800604c:	469a      	mov	sl, r3
 800604e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006052:	d807      	bhi.n	8006064 <_printf_i+0x28>
 8006054:	2f62      	cmp	r7, #98	@ 0x62
 8006056:	d80a      	bhi.n	800606e <_printf_i+0x32>
 8006058:	2f00      	cmp	r7, #0
 800605a:	f000 80d2 	beq.w	8006202 <_printf_i+0x1c6>
 800605e:	2f58      	cmp	r7, #88	@ 0x58
 8006060:	f000 80b9 	beq.w	80061d6 <_printf_i+0x19a>
 8006064:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006068:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800606c:	e03a      	b.n	80060e4 <_printf_i+0xa8>
 800606e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006072:	2b15      	cmp	r3, #21
 8006074:	d8f6      	bhi.n	8006064 <_printf_i+0x28>
 8006076:	a101      	add	r1, pc, #4	@ (adr r1, 800607c <_printf_i+0x40>)
 8006078:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800607c:	080060d5 	.word	0x080060d5
 8006080:	080060e9 	.word	0x080060e9
 8006084:	08006065 	.word	0x08006065
 8006088:	08006065 	.word	0x08006065
 800608c:	08006065 	.word	0x08006065
 8006090:	08006065 	.word	0x08006065
 8006094:	080060e9 	.word	0x080060e9
 8006098:	08006065 	.word	0x08006065
 800609c:	08006065 	.word	0x08006065
 80060a0:	08006065 	.word	0x08006065
 80060a4:	08006065 	.word	0x08006065
 80060a8:	080061e9 	.word	0x080061e9
 80060ac:	08006113 	.word	0x08006113
 80060b0:	080061a3 	.word	0x080061a3
 80060b4:	08006065 	.word	0x08006065
 80060b8:	08006065 	.word	0x08006065
 80060bc:	0800620b 	.word	0x0800620b
 80060c0:	08006065 	.word	0x08006065
 80060c4:	08006113 	.word	0x08006113
 80060c8:	08006065 	.word	0x08006065
 80060cc:	08006065 	.word	0x08006065
 80060d0:	080061ab 	.word	0x080061ab
 80060d4:	6833      	ldr	r3, [r6, #0]
 80060d6:	1d1a      	adds	r2, r3, #4
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	6032      	str	r2, [r6, #0]
 80060dc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80060e0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80060e4:	2301      	movs	r3, #1
 80060e6:	e09d      	b.n	8006224 <_printf_i+0x1e8>
 80060e8:	6833      	ldr	r3, [r6, #0]
 80060ea:	6820      	ldr	r0, [r4, #0]
 80060ec:	1d19      	adds	r1, r3, #4
 80060ee:	6031      	str	r1, [r6, #0]
 80060f0:	0606      	lsls	r6, r0, #24
 80060f2:	d501      	bpl.n	80060f8 <_printf_i+0xbc>
 80060f4:	681d      	ldr	r5, [r3, #0]
 80060f6:	e003      	b.n	8006100 <_printf_i+0xc4>
 80060f8:	0645      	lsls	r5, r0, #25
 80060fa:	d5fb      	bpl.n	80060f4 <_printf_i+0xb8>
 80060fc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006100:	2d00      	cmp	r5, #0
 8006102:	da03      	bge.n	800610c <_printf_i+0xd0>
 8006104:	232d      	movs	r3, #45	@ 0x2d
 8006106:	426d      	negs	r5, r5
 8006108:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800610c:	4859      	ldr	r0, [pc, #356]	@ (8006274 <_printf_i+0x238>)
 800610e:	230a      	movs	r3, #10
 8006110:	e011      	b.n	8006136 <_printf_i+0xfa>
 8006112:	6821      	ldr	r1, [r4, #0]
 8006114:	6833      	ldr	r3, [r6, #0]
 8006116:	0608      	lsls	r0, r1, #24
 8006118:	f853 5b04 	ldr.w	r5, [r3], #4
 800611c:	d402      	bmi.n	8006124 <_printf_i+0xe8>
 800611e:	0649      	lsls	r1, r1, #25
 8006120:	bf48      	it	mi
 8006122:	b2ad      	uxthmi	r5, r5
 8006124:	2f6f      	cmp	r7, #111	@ 0x6f
 8006126:	4853      	ldr	r0, [pc, #332]	@ (8006274 <_printf_i+0x238>)
 8006128:	6033      	str	r3, [r6, #0]
 800612a:	bf14      	ite	ne
 800612c:	230a      	movne	r3, #10
 800612e:	2308      	moveq	r3, #8
 8006130:	2100      	movs	r1, #0
 8006132:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006136:	6866      	ldr	r6, [r4, #4]
 8006138:	60a6      	str	r6, [r4, #8]
 800613a:	2e00      	cmp	r6, #0
 800613c:	bfa2      	ittt	ge
 800613e:	6821      	ldrge	r1, [r4, #0]
 8006140:	f021 0104 	bicge.w	r1, r1, #4
 8006144:	6021      	strge	r1, [r4, #0]
 8006146:	b90d      	cbnz	r5, 800614c <_printf_i+0x110>
 8006148:	2e00      	cmp	r6, #0
 800614a:	d04b      	beq.n	80061e4 <_printf_i+0x1a8>
 800614c:	4616      	mov	r6, r2
 800614e:	fbb5 f1f3 	udiv	r1, r5, r3
 8006152:	fb03 5711 	mls	r7, r3, r1, r5
 8006156:	5dc7      	ldrb	r7, [r0, r7]
 8006158:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800615c:	462f      	mov	r7, r5
 800615e:	42bb      	cmp	r3, r7
 8006160:	460d      	mov	r5, r1
 8006162:	d9f4      	bls.n	800614e <_printf_i+0x112>
 8006164:	2b08      	cmp	r3, #8
 8006166:	d10b      	bne.n	8006180 <_printf_i+0x144>
 8006168:	6823      	ldr	r3, [r4, #0]
 800616a:	07df      	lsls	r7, r3, #31
 800616c:	d508      	bpl.n	8006180 <_printf_i+0x144>
 800616e:	6923      	ldr	r3, [r4, #16]
 8006170:	6861      	ldr	r1, [r4, #4]
 8006172:	4299      	cmp	r1, r3
 8006174:	bfde      	ittt	le
 8006176:	2330      	movle	r3, #48	@ 0x30
 8006178:	f806 3c01 	strble.w	r3, [r6, #-1]
 800617c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006180:	1b92      	subs	r2, r2, r6
 8006182:	6122      	str	r2, [r4, #16]
 8006184:	f8cd a000 	str.w	sl, [sp]
 8006188:	464b      	mov	r3, r9
 800618a:	aa03      	add	r2, sp, #12
 800618c:	4621      	mov	r1, r4
 800618e:	4640      	mov	r0, r8
 8006190:	f7ff fee6 	bl	8005f60 <_printf_common>
 8006194:	3001      	adds	r0, #1
 8006196:	d14a      	bne.n	800622e <_printf_i+0x1f2>
 8006198:	f04f 30ff 	mov.w	r0, #4294967295
 800619c:	b004      	add	sp, #16
 800619e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80061a2:	6823      	ldr	r3, [r4, #0]
 80061a4:	f043 0320 	orr.w	r3, r3, #32
 80061a8:	6023      	str	r3, [r4, #0]
 80061aa:	4833      	ldr	r0, [pc, #204]	@ (8006278 <_printf_i+0x23c>)
 80061ac:	2778      	movs	r7, #120	@ 0x78
 80061ae:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80061b2:	6823      	ldr	r3, [r4, #0]
 80061b4:	6831      	ldr	r1, [r6, #0]
 80061b6:	061f      	lsls	r7, r3, #24
 80061b8:	f851 5b04 	ldr.w	r5, [r1], #4
 80061bc:	d402      	bmi.n	80061c4 <_printf_i+0x188>
 80061be:	065f      	lsls	r7, r3, #25
 80061c0:	bf48      	it	mi
 80061c2:	b2ad      	uxthmi	r5, r5
 80061c4:	6031      	str	r1, [r6, #0]
 80061c6:	07d9      	lsls	r1, r3, #31
 80061c8:	bf44      	itt	mi
 80061ca:	f043 0320 	orrmi.w	r3, r3, #32
 80061ce:	6023      	strmi	r3, [r4, #0]
 80061d0:	b11d      	cbz	r5, 80061da <_printf_i+0x19e>
 80061d2:	2310      	movs	r3, #16
 80061d4:	e7ac      	b.n	8006130 <_printf_i+0xf4>
 80061d6:	4827      	ldr	r0, [pc, #156]	@ (8006274 <_printf_i+0x238>)
 80061d8:	e7e9      	b.n	80061ae <_printf_i+0x172>
 80061da:	6823      	ldr	r3, [r4, #0]
 80061dc:	f023 0320 	bic.w	r3, r3, #32
 80061e0:	6023      	str	r3, [r4, #0]
 80061e2:	e7f6      	b.n	80061d2 <_printf_i+0x196>
 80061e4:	4616      	mov	r6, r2
 80061e6:	e7bd      	b.n	8006164 <_printf_i+0x128>
 80061e8:	6833      	ldr	r3, [r6, #0]
 80061ea:	6825      	ldr	r5, [r4, #0]
 80061ec:	6961      	ldr	r1, [r4, #20]
 80061ee:	1d18      	adds	r0, r3, #4
 80061f0:	6030      	str	r0, [r6, #0]
 80061f2:	062e      	lsls	r6, r5, #24
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	d501      	bpl.n	80061fc <_printf_i+0x1c0>
 80061f8:	6019      	str	r1, [r3, #0]
 80061fa:	e002      	b.n	8006202 <_printf_i+0x1c6>
 80061fc:	0668      	lsls	r0, r5, #25
 80061fe:	d5fb      	bpl.n	80061f8 <_printf_i+0x1bc>
 8006200:	8019      	strh	r1, [r3, #0]
 8006202:	2300      	movs	r3, #0
 8006204:	6123      	str	r3, [r4, #16]
 8006206:	4616      	mov	r6, r2
 8006208:	e7bc      	b.n	8006184 <_printf_i+0x148>
 800620a:	6833      	ldr	r3, [r6, #0]
 800620c:	1d1a      	adds	r2, r3, #4
 800620e:	6032      	str	r2, [r6, #0]
 8006210:	681e      	ldr	r6, [r3, #0]
 8006212:	6862      	ldr	r2, [r4, #4]
 8006214:	2100      	movs	r1, #0
 8006216:	4630      	mov	r0, r6
 8006218:	f7f9 ffda 	bl	80001d0 <memchr>
 800621c:	b108      	cbz	r0, 8006222 <_printf_i+0x1e6>
 800621e:	1b80      	subs	r0, r0, r6
 8006220:	6060      	str	r0, [r4, #4]
 8006222:	6863      	ldr	r3, [r4, #4]
 8006224:	6123      	str	r3, [r4, #16]
 8006226:	2300      	movs	r3, #0
 8006228:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800622c:	e7aa      	b.n	8006184 <_printf_i+0x148>
 800622e:	6923      	ldr	r3, [r4, #16]
 8006230:	4632      	mov	r2, r6
 8006232:	4649      	mov	r1, r9
 8006234:	4640      	mov	r0, r8
 8006236:	47d0      	blx	sl
 8006238:	3001      	adds	r0, #1
 800623a:	d0ad      	beq.n	8006198 <_printf_i+0x15c>
 800623c:	6823      	ldr	r3, [r4, #0]
 800623e:	079b      	lsls	r3, r3, #30
 8006240:	d413      	bmi.n	800626a <_printf_i+0x22e>
 8006242:	68e0      	ldr	r0, [r4, #12]
 8006244:	9b03      	ldr	r3, [sp, #12]
 8006246:	4298      	cmp	r0, r3
 8006248:	bfb8      	it	lt
 800624a:	4618      	movlt	r0, r3
 800624c:	e7a6      	b.n	800619c <_printf_i+0x160>
 800624e:	2301      	movs	r3, #1
 8006250:	4632      	mov	r2, r6
 8006252:	4649      	mov	r1, r9
 8006254:	4640      	mov	r0, r8
 8006256:	47d0      	blx	sl
 8006258:	3001      	adds	r0, #1
 800625a:	d09d      	beq.n	8006198 <_printf_i+0x15c>
 800625c:	3501      	adds	r5, #1
 800625e:	68e3      	ldr	r3, [r4, #12]
 8006260:	9903      	ldr	r1, [sp, #12]
 8006262:	1a5b      	subs	r3, r3, r1
 8006264:	42ab      	cmp	r3, r5
 8006266:	dcf2      	bgt.n	800624e <_printf_i+0x212>
 8006268:	e7eb      	b.n	8006242 <_printf_i+0x206>
 800626a:	2500      	movs	r5, #0
 800626c:	f104 0619 	add.w	r6, r4, #25
 8006270:	e7f5      	b.n	800625e <_printf_i+0x222>
 8006272:	bf00      	nop
 8006274:	080096aa 	.word	0x080096aa
 8006278:	080096bb 	.word	0x080096bb

0800627c <_scanf_float>:
 800627c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006280:	b087      	sub	sp, #28
 8006282:	4617      	mov	r7, r2
 8006284:	9303      	str	r3, [sp, #12]
 8006286:	688b      	ldr	r3, [r1, #8]
 8006288:	1e5a      	subs	r2, r3, #1
 800628a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800628e:	bf81      	itttt	hi
 8006290:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8006294:	eb03 0b05 	addhi.w	fp, r3, r5
 8006298:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800629c:	608b      	strhi	r3, [r1, #8]
 800629e:	680b      	ldr	r3, [r1, #0]
 80062a0:	460a      	mov	r2, r1
 80062a2:	f04f 0500 	mov.w	r5, #0
 80062a6:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80062aa:	f842 3b1c 	str.w	r3, [r2], #28
 80062ae:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80062b2:	4680      	mov	r8, r0
 80062b4:	460c      	mov	r4, r1
 80062b6:	bf98      	it	ls
 80062b8:	f04f 0b00 	movls.w	fp, #0
 80062bc:	9201      	str	r2, [sp, #4]
 80062be:	4616      	mov	r6, r2
 80062c0:	46aa      	mov	sl, r5
 80062c2:	46a9      	mov	r9, r5
 80062c4:	9502      	str	r5, [sp, #8]
 80062c6:	68a2      	ldr	r2, [r4, #8]
 80062c8:	b152      	cbz	r2, 80062e0 <_scanf_float+0x64>
 80062ca:	683b      	ldr	r3, [r7, #0]
 80062cc:	781b      	ldrb	r3, [r3, #0]
 80062ce:	2b4e      	cmp	r3, #78	@ 0x4e
 80062d0:	d864      	bhi.n	800639c <_scanf_float+0x120>
 80062d2:	2b40      	cmp	r3, #64	@ 0x40
 80062d4:	d83c      	bhi.n	8006350 <_scanf_float+0xd4>
 80062d6:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80062da:	b2c8      	uxtb	r0, r1
 80062dc:	280e      	cmp	r0, #14
 80062de:	d93a      	bls.n	8006356 <_scanf_float+0xda>
 80062e0:	f1b9 0f00 	cmp.w	r9, #0
 80062e4:	d003      	beq.n	80062ee <_scanf_float+0x72>
 80062e6:	6823      	ldr	r3, [r4, #0]
 80062e8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80062ec:	6023      	str	r3, [r4, #0]
 80062ee:	f10a 3aff 	add.w	sl, sl, #4294967295
 80062f2:	f1ba 0f01 	cmp.w	sl, #1
 80062f6:	f200 8117 	bhi.w	8006528 <_scanf_float+0x2ac>
 80062fa:	9b01      	ldr	r3, [sp, #4]
 80062fc:	429e      	cmp	r6, r3
 80062fe:	f200 8108 	bhi.w	8006512 <_scanf_float+0x296>
 8006302:	2001      	movs	r0, #1
 8006304:	b007      	add	sp, #28
 8006306:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800630a:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800630e:	2a0d      	cmp	r2, #13
 8006310:	d8e6      	bhi.n	80062e0 <_scanf_float+0x64>
 8006312:	a101      	add	r1, pc, #4	@ (adr r1, 8006318 <_scanf_float+0x9c>)
 8006314:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006318:	0800645f 	.word	0x0800645f
 800631c:	080062e1 	.word	0x080062e1
 8006320:	080062e1 	.word	0x080062e1
 8006324:	080062e1 	.word	0x080062e1
 8006328:	080064bf 	.word	0x080064bf
 800632c:	08006497 	.word	0x08006497
 8006330:	080062e1 	.word	0x080062e1
 8006334:	080062e1 	.word	0x080062e1
 8006338:	0800646d 	.word	0x0800646d
 800633c:	080062e1 	.word	0x080062e1
 8006340:	080062e1 	.word	0x080062e1
 8006344:	080062e1 	.word	0x080062e1
 8006348:	080062e1 	.word	0x080062e1
 800634c:	08006425 	.word	0x08006425
 8006350:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8006354:	e7db      	b.n	800630e <_scanf_float+0x92>
 8006356:	290e      	cmp	r1, #14
 8006358:	d8c2      	bhi.n	80062e0 <_scanf_float+0x64>
 800635a:	a001      	add	r0, pc, #4	@ (adr r0, 8006360 <_scanf_float+0xe4>)
 800635c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006360:	08006415 	.word	0x08006415
 8006364:	080062e1 	.word	0x080062e1
 8006368:	08006415 	.word	0x08006415
 800636c:	080064ab 	.word	0x080064ab
 8006370:	080062e1 	.word	0x080062e1
 8006374:	080063bd 	.word	0x080063bd
 8006378:	080063fb 	.word	0x080063fb
 800637c:	080063fb 	.word	0x080063fb
 8006380:	080063fb 	.word	0x080063fb
 8006384:	080063fb 	.word	0x080063fb
 8006388:	080063fb 	.word	0x080063fb
 800638c:	080063fb 	.word	0x080063fb
 8006390:	080063fb 	.word	0x080063fb
 8006394:	080063fb 	.word	0x080063fb
 8006398:	080063fb 	.word	0x080063fb
 800639c:	2b6e      	cmp	r3, #110	@ 0x6e
 800639e:	d809      	bhi.n	80063b4 <_scanf_float+0x138>
 80063a0:	2b60      	cmp	r3, #96	@ 0x60
 80063a2:	d8b2      	bhi.n	800630a <_scanf_float+0x8e>
 80063a4:	2b54      	cmp	r3, #84	@ 0x54
 80063a6:	d07b      	beq.n	80064a0 <_scanf_float+0x224>
 80063a8:	2b59      	cmp	r3, #89	@ 0x59
 80063aa:	d199      	bne.n	80062e0 <_scanf_float+0x64>
 80063ac:	2d07      	cmp	r5, #7
 80063ae:	d197      	bne.n	80062e0 <_scanf_float+0x64>
 80063b0:	2508      	movs	r5, #8
 80063b2:	e02c      	b.n	800640e <_scanf_float+0x192>
 80063b4:	2b74      	cmp	r3, #116	@ 0x74
 80063b6:	d073      	beq.n	80064a0 <_scanf_float+0x224>
 80063b8:	2b79      	cmp	r3, #121	@ 0x79
 80063ba:	e7f6      	b.n	80063aa <_scanf_float+0x12e>
 80063bc:	6821      	ldr	r1, [r4, #0]
 80063be:	05c8      	lsls	r0, r1, #23
 80063c0:	d51b      	bpl.n	80063fa <_scanf_float+0x17e>
 80063c2:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80063c6:	6021      	str	r1, [r4, #0]
 80063c8:	f109 0901 	add.w	r9, r9, #1
 80063cc:	f1bb 0f00 	cmp.w	fp, #0
 80063d0:	d003      	beq.n	80063da <_scanf_float+0x15e>
 80063d2:	3201      	adds	r2, #1
 80063d4:	f10b 3bff 	add.w	fp, fp, #4294967295
 80063d8:	60a2      	str	r2, [r4, #8]
 80063da:	68a3      	ldr	r3, [r4, #8]
 80063dc:	3b01      	subs	r3, #1
 80063de:	60a3      	str	r3, [r4, #8]
 80063e0:	6923      	ldr	r3, [r4, #16]
 80063e2:	3301      	adds	r3, #1
 80063e4:	6123      	str	r3, [r4, #16]
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	3b01      	subs	r3, #1
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	607b      	str	r3, [r7, #4]
 80063ee:	f340 8087 	ble.w	8006500 <_scanf_float+0x284>
 80063f2:	683b      	ldr	r3, [r7, #0]
 80063f4:	3301      	adds	r3, #1
 80063f6:	603b      	str	r3, [r7, #0]
 80063f8:	e765      	b.n	80062c6 <_scanf_float+0x4a>
 80063fa:	eb1a 0105 	adds.w	r1, sl, r5
 80063fe:	f47f af6f 	bne.w	80062e0 <_scanf_float+0x64>
 8006402:	6822      	ldr	r2, [r4, #0]
 8006404:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8006408:	6022      	str	r2, [r4, #0]
 800640a:	460d      	mov	r5, r1
 800640c:	468a      	mov	sl, r1
 800640e:	f806 3b01 	strb.w	r3, [r6], #1
 8006412:	e7e2      	b.n	80063da <_scanf_float+0x15e>
 8006414:	6822      	ldr	r2, [r4, #0]
 8006416:	0610      	lsls	r0, r2, #24
 8006418:	f57f af62 	bpl.w	80062e0 <_scanf_float+0x64>
 800641c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006420:	6022      	str	r2, [r4, #0]
 8006422:	e7f4      	b.n	800640e <_scanf_float+0x192>
 8006424:	f1ba 0f00 	cmp.w	sl, #0
 8006428:	d10e      	bne.n	8006448 <_scanf_float+0x1cc>
 800642a:	f1b9 0f00 	cmp.w	r9, #0
 800642e:	d10e      	bne.n	800644e <_scanf_float+0x1d2>
 8006430:	6822      	ldr	r2, [r4, #0]
 8006432:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8006436:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800643a:	d108      	bne.n	800644e <_scanf_float+0x1d2>
 800643c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006440:	6022      	str	r2, [r4, #0]
 8006442:	f04f 0a01 	mov.w	sl, #1
 8006446:	e7e2      	b.n	800640e <_scanf_float+0x192>
 8006448:	f1ba 0f02 	cmp.w	sl, #2
 800644c:	d055      	beq.n	80064fa <_scanf_float+0x27e>
 800644e:	2d01      	cmp	r5, #1
 8006450:	d002      	beq.n	8006458 <_scanf_float+0x1dc>
 8006452:	2d04      	cmp	r5, #4
 8006454:	f47f af44 	bne.w	80062e0 <_scanf_float+0x64>
 8006458:	3501      	adds	r5, #1
 800645a:	b2ed      	uxtb	r5, r5
 800645c:	e7d7      	b.n	800640e <_scanf_float+0x192>
 800645e:	f1ba 0f01 	cmp.w	sl, #1
 8006462:	f47f af3d 	bne.w	80062e0 <_scanf_float+0x64>
 8006466:	f04f 0a02 	mov.w	sl, #2
 800646a:	e7d0      	b.n	800640e <_scanf_float+0x192>
 800646c:	b97d      	cbnz	r5, 800648e <_scanf_float+0x212>
 800646e:	f1b9 0f00 	cmp.w	r9, #0
 8006472:	f47f af38 	bne.w	80062e6 <_scanf_float+0x6a>
 8006476:	6822      	ldr	r2, [r4, #0]
 8006478:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800647c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006480:	f040 8108 	bne.w	8006694 <_scanf_float+0x418>
 8006484:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006488:	6022      	str	r2, [r4, #0]
 800648a:	2501      	movs	r5, #1
 800648c:	e7bf      	b.n	800640e <_scanf_float+0x192>
 800648e:	2d03      	cmp	r5, #3
 8006490:	d0e2      	beq.n	8006458 <_scanf_float+0x1dc>
 8006492:	2d05      	cmp	r5, #5
 8006494:	e7de      	b.n	8006454 <_scanf_float+0x1d8>
 8006496:	2d02      	cmp	r5, #2
 8006498:	f47f af22 	bne.w	80062e0 <_scanf_float+0x64>
 800649c:	2503      	movs	r5, #3
 800649e:	e7b6      	b.n	800640e <_scanf_float+0x192>
 80064a0:	2d06      	cmp	r5, #6
 80064a2:	f47f af1d 	bne.w	80062e0 <_scanf_float+0x64>
 80064a6:	2507      	movs	r5, #7
 80064a8:	e7b1      	b.n	800640e <_scanf_float+0x192>
 80064aa:	6822      	ldr	r2, [r4, #0]
 80064ac:	0591      	lsls	r1, r2, #22
 80064ae:	f57f af17 	bpl.w	80062e0 <_scanf_float+0x64>
 80064b2:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80064b6:	6022      	str	r2, [r4, #0]
 80064b8:	f8cd 9008 	str.w	r9, [sp, #8]
 80064bc:	e7a7      	b.n	800640e <_scanf_float+0x192>
 80064be:	6822      	ldr	r2, [r4, #0]
 80064c0:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80064c4:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80064c8:	d006      	beq.n	80064d8 <_scanf_float+0x25c>
 80064ca:	0550      	lsls	r0, r2, #21
 80064cc:	f57f af08 	bpl.w	80062e0 <_scanf_float+0x64>
 80064d0:	f1b9 0f00 	cmp.w	r9, #0
 80064d4:	f000 80de 	beq.w	8006694 <_scanf_float+0x418>
 80064d8:	0591      	lsls	r1, r2, #22
 80064da:	bf58      	it	pl
 80064dc:	9902      	ldrpl	r1, [sp, #8]
 80064de:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80064e2:	bf58      	it	pl
 80064e4:	eba9 0101 	subpl.w	r1, r9, r1
 80064e8:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80064ec:	bf58      	it	pl
 80064ee:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80064f2:	6022      	str	r2, [r4, #0]
 80064f4:	f04f 0900 	mov.w	r9, #0
 80064f8:	e789      	b.n	800640e <_scanf_float+0x192>
 80064fa:	f04f 0a03 	mov.w	sl, #3
 80064fe:	e786      	b.n	800640e <_scanf_float+0x192>
 8006500:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8006504:	4639      	mov	r1, r7
 8006506:	4640      	mov	r0, r8
 8006508:	4798      	blx	r3
 800650a:	2800      	cmp	r0, #0
 800650c:	f43f aedb 	beq.w	80062c6 <_scanf_float+0x4a>
 8006510:	e6e6      	b.n	80062e0 <_scanf_float+0x64>
 8006512:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006516:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800651a:	463a      	mov	r2, r7
 800651c:	4640      	mov	r0, r8
 800651e:	4798      	blx	r3
 8006520:	6923      	ldr	r3, [r4, #16]
 8006522:	3b01      	subs	r3, #1
 8006524:	6123      	str	r3, [r4, #16]
 8006526:	e6e8      	b.n	80062fa <_scanf_float+0x7e>
 8006528:	1e6b      	subs	r3, r5, #1
 800652a:	2b06      	cmp	r3, #6
 800652c:	d824      	bhi.n	8006578 <_scanf_float+0x2fc>
 800652e:	2d02      	cmp	r5, #2
 8006530:	d836      	bhi.n	80065a0 <_scanf_float+0x324>
 8006532:	9b01      	ldr	r3, [sp, #4]
 8006534:	429e      	cmp	r6, r3
 8006536:	f67f aee4 	bls.w	8006302 <_scanf_float+0x86>
 800653a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800653e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006542:	463a      	mov	r2, r7
 8006544:	4640      	mov	r0, r8
 8006546:	4798      	blx	r3
 8006548:	6923      	ldr	r3, [r4, #16]
 800654a:	3b01      	subs	r3, #1
 800654c:	6123      	str	r3, [r4, #16]
 800654e:	e7f0      	b.n	8006532 <_scanf_float+0x2b6>
 8006550:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006554:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8006558:	463a      	mov	r2, r7
 800655a:	4640      	mov	r0, r8
 800655c:	4798      	blx	r3
 800655e:	6923      	ldr	r3, [r4, #16]
 8006560:	3b01      	subs	r3, #1
 8006562:	6123      	str	r3, [r4, #16]
 8006564:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006568:	fa5f fa8a 	uxtb.w	sl, sl
 800656c:	f1ba 0f02 	cmp.w	sl, #2
 8006570:	d1ee      	bne.n	8006550 <_scanf_float+0x2d4>
 8006572:	3d03      	subs	r5, #3
 8006574:	b2ed      	uxtb	r5, r5
 8006576:	1b76      	subs	r6, r6, r5
 8006578:	6823      	ldr	r3, [r4, #0]
 800657a:	05da      	lsls	r2, r3, #23
 800657c:	d530      	bpl.n	80065e0 <_scanf_float+0x364>
 800657e:	055b      	lsls	r3, r3, #21
 8006580:	d511      	bpl.n	80065a6 <_scanf_float+0x32a>
 8006582:	9b01      	ldr	r3, [sp, #4]
 8006584:	429e      	cmp	r6, r3
 8006586:	f67f aebc 	bls.w	8006302 <_scanf_float+0x86>
 800658a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800658e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006592:	463a      	mov	r2, r7
 8006594:	4640      	mov	r0, r8
 8006596:	4798      	blx	r3
 8006598:	6923      	ldr	r3, [r4, #16]
 800659a:	3b01      	subs	r3, #1
 800659c:	6123      	str	r3, [r4, #16]
 800659e:	e7f0      	b.n	8006582 <_scanf_float+0x306>
 80065a0:	46aa      	mov	sl, r5
 80065a2:	46b3      	mov	fp, r6
 80065a4:	e7de      	b.n	8006564 <_scanf_float+0x2e8>
 80065a6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80065aa:	6923      	ldr	r3, [r4, #16]
 80065ac:	2965      	cmp	r1, #101	@ 0x65
 80065ae:	f103 33ff 	add.w	r3, r3, #4294967295
 80065b2:	f106 35ff 	add.w	r5, r6, #4294967295
 80065b6:	6123      	str	r3, [r4, #16]
 80065b8:	d00c      	beq.n	80065d4 <_scanf_float+0x358>
 80065ba:	2945      	cmp	r1, #69	@ 0x45
 80065bc:	d00a      	beq.n	80065d4 <_scanf_float+0x358>
 80065be:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80065c2:	463a      	mov	r2, r7
 80065c4:	4640      	mov	r0, r8
 80065c6:	4798      	blx	r3
 80065c8:	6923      	ldr	r3, [r4, #16]
 80065ca:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80065ce:	3b01      	subs	r3, #1
 80065d0:	1eb5      	subs	r5, r6, #2
 80065d2:	6123      	str	r3, [r4, #16]
 80065d4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80065d8:	463a      	mov	r2, r7
 80065da:	4640      	mov	r0, r8
 80065dc:	4798      	blx	r3
 80065de:	462e      	mov	r6, r5
 80065e0:	6822      	ldr	r2, [r4, #0]
 80065e2:	f012 0210 	ands.w	r2, r2, #16
 80065e6:	d001      	beq.n	80065ec <_scanf_float+0x370>
 80065e8:	2000      	movs	r0, #0
 80065ea:	e68b      	b.n	8006304 <_scanf_float+0x88>
 80065ec:	7032      	strb	r2, [r6, #0]
 80065ee:	6823      	ldr	r3, [r4, #0]
 80065f0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80065f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80065f8:	d11c      	bne.n	8006634 <_scanf_float+0x3b8>
 80065fa:	9b02      	ldr	r3, [sp, #8]
 80065fc:	454b      	cmp	r3, r9
 80065fe:	eba3 0209 	sub.w	r2, r3, r9
 8006602:	d123      	bne.n	800664c <_scanf_float+0x3d0>
 8006604:	9901      	ldr	r1, [sp, #4]
 8006606:	2200      	movs	r2, #0
 8006608:	4640      	mov	r0, r8
 800660a:	f7ff f975 	bl	80058f8 <_strtod_r>
 800660e:	9b03      	ldr	r3, [sp, #12]
 8006610:	6821      	ldr	r1, [r4, #0]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	f011 0f02 	tst.w	r1, #2
 8006618:	ec57 6b10 	vmov	r6, r7, d0
 800661c:	f103 0204 	add.w	r2, r3, #4
 8006620:	d01f      	beq.n	8006662 <_scanf_float+0x3e6>
 8006622:	9903      	ldr	r1, [sp, #12]
 8006624:	600a      	str	r2, [r1, #0]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	e9c3 6700 	strd	r6, r7, [r3]
 800662c:	68e3      	ldr	r3, [r4, #12]
 800662e:	3301      	adds	r3, #1
 8006630:	60e3      	str	r3, [r4, #12]
 8006632:	e7d9      	b.n	80065e8 <_scanf_float+0x36c>
 8006634:	9b04      	ldr	r3, [sp, #16]
 8006636:	2b00      	cmp	r3, #0
 8006638:	d0e4      	beq.n	8006604 <_scanf_float+0x388>
 800663a:	9905      	ldr	r1, [sp, #20]
 800663c:	230a      	movs	r3, #10
 800663e:	3101      	adds	r1, #1
 8006640:	4640      	mov	r0, r8
 8006642:	f002 fa75 	bl	8008b30 <_strtol_r>
 8006646:	9b04      	ldr	r3, [sp, #16]
 8006648:	9e05      	ldr	r6, [sp, #20]
 800664a:	1ac2      	subs	r2, r0, r3
 800664c:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8006650:	429e      	cmp	r6, r3
 8006652:	bf28      	it	cs
 8006654:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8006658:	4910      	ldr	r1, [pc, #64]	@ (800669c <_scanf_float+0x420>)
 800665a:	4630      	mov	r0, r6
 800665c:	f000 f918 	bl	8006890 <siprintf>
 8006660:	e7d0      	b.n	8006604 <_scanf_float+0x388>
 8006662:	f011 0f04 	tst.w	r1, #4
 8006666:	9903      	ldr	r1, [sp, #12]
 8006668:	600a      	str	r2, [r1, #0]
 800666a:	d1dc      	bne.n	8006626 <_scanf_float+0x3aa>
 800666c:	681d      	ldr	r5, [r3, #0]
 800666e:	4632      	mov	r2, r6
 8006670:	463b      	mov	r3, r7
 8006672:	4630      	mov	r0, r6
 8006674:	4639      	mov	r1, r7
 8006676:	f7fa fa59 	bl	8000b2c <__aeabi_dcmpun>
 800667a:	b128      	cbz	r0, 8006688 <_scanf_float+0x40c>
 800667c:	4808      	ldr	r0, [pc, #32]	@ (80066a0 <_scanf_float+0x424>)
 800667e:	f000 fa6f 	bl	8006b60 <nanf>
 8006682:	ed85 0a00 	vstr	s0, [r5]
 8006686:	e7d1      	b.n	800662c <_scanf_float+0x3b0>
 8006688:	4630      	mov	r0, r6
 800668a:	4639      	mov	r1, r7
 800668c:	f7fa faac 	bl	8000be8 <__aeabi_d2f>
 8006690:	6028      	str	r0, [r5, #0]
 8006692:	e7cb      	b.n	800662c <_scanf_float+0x3b0>
 8006694:	f04f 0900 	mov.w	r9, #0
 8006698:	e629      	b.n	80062ee <_scanf_float+0x72>
 800669a:	bf00      	nop
 800669c:	080096cc 	.word	0x080096cc
 80066a0:	08009785 	.word	0x08009785

080066a4 <std>:
 80066a4:	2300      	movs	r3, #0
 80066a6:	b510      	push	{r4, lr}
 80066a8:	4604      	mov	r4, r0
 80066aa:	e9c0 3300 	strd	r3, r3, [r0]
 80066ae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80066b2:	6083      	str	r3, [r0, #8]
 80066b4:	8181      	strh	r1, [r0, #12]
 80066b6:	6643      	str	r3, [r0, #100]	@ 0x64
 80066b8:	81c2      	strh	r2, [r0, #14]
 80066ba:	6183      	str	r3, [r0, #24]
 80066bc:	4619      	mov	r1, r3
 80066be:	2208      	movs	r2, #8
 80066c0:	305c      	adds	r0, #92	@ 0x5c
 80066c2:	f000 f948 	bl	8006956 <memset>
 80066c6:	4b0d      	ldr	r3, [pc, #52]	@ (80066fc <std+0x58>)
 80066c8:	6263      	str	r3, [r4, #36]	@ 0x24
 80066ca:	4b0d      	ldr	r3, [pc, #52]	@ (8006700 <std+0x5c>)
 80066cc:	62a3      	str	r3, [r4, #40]	@ 0x28
 80066ce:	4b0d      	ldr	r3, [pc, #52]	@ (8006704 <std+0x60>)
 80066d0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80066d2:	4b0d      	ldr	r3, [pc, #52]	@ (8006708 <std+0x64>)
 80066d4:	6323      	str	r3, [r4, #48]	@ 0x30
 80066d6:	4b0d      	ldr	r3, [pc, #52]	@ (800670c <std+0x68>)
 80066d8:	6224      	str	r4, [r4, #32]
 80066da:	429c      	cmp	r4, r3
 80066dc:	d006      	beq.n	80066ec <std+0x48>
 80066de:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80066e2:	4294      	cmp	r4, r2
 80066e4:	d002      	beq.n	80066ec <std+0x48>
 80066e6:	33d0      	adds	r3, #208	@ 0xd0
 80066e8:	429c      	cmp	r4, r3
 80066ea:	d105      	bne.n	80066f8 <std+0x54>
 80066ec:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80066f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80066f4:	f000 ba1a 	b.w	8006b2c <__retarget_lock_init_recursive>
 80066f8:	bd10      	pop	{r4, pc}
 80066fa:	bf00      	nop
 80066fc:	080068d1 	.word	0x080068d1
 8006700:	080068f3 	.word	0x080068f3
 8006704:	0800692b 	.word	0x0800692b
 8006708:	0800694f 	.word	0x0800694f
 800670c:	200005bc 	.word	0x200005bc

08006710 <stdio_exit_handler>:
 8006710:	4a02      	ldr	r2, [pc, #8]	@ (800671c <stdio_exit_handler+0xc>)
 8006712:	4903      	ldr	r1, [pc, #12]	@ (8006720 <stdio_exit_handler+0x10>)
 8006714:	4803      	ldr	r0, [pc, #12]	@ (8006724 <stdio_exit_handler+0x14>)
 8006716:	f000 b869 	b.w	80067ec <_fwalk_sglue>
 800671a:	bf00      	nop
 800671c:	20000014 	.word	0x20000014
 8006720:	08009189 	.word	0x08009189
 8006724:	20000190 	.word	0x20000190

08006728 <cleanup_stdio>:
 8006728:	6841      	ldr	r1, [r0, #4]
 800672a:	4b0c      	ldr	r3, [pc, #48]	@ (800675c <cleanup_stdio+0x34>)
 800672c:	4299      	cmp	r1, r3
 800672e:	b510      	push	{r4, lr}
 8006730:	4604      	mov	r4, r0
 8006732:	d001      	beq.n	8006738 <cleanup_stdio+0x10>
 8006734:	f002 fd28 	bl	8009188 <_fflush_r>
 8006738:	68a1      	ldr	r1, [r4, #8]
 800673a:	4b09      	ldr	r3, [pc, #36]	@ (8006760 <cleanup_stdio+0x38>)
 800673c:	4299      	cmp	r1, r3
 800673e:	d002      	beq.n	8006746 <cleanup_stdio+0x1e>
 8006740:	4620      	mov	r0, r4
 8006742:	f002 fd21 	bl	8009188 <_fflush_r>
 8006746:	68e1      	ldr	r1, [r4, #12]
 8006748:	4b06      	ldr	r3, [pc, #24]	@ (8006764 <cleanup_stdio+0x3c>)
 800674a:	4299      	cmp	r1, r3
 800674c:	d004      	beq.n	8006758 <cleanup_stdio+0x30>
 800674e:	4620      	mov	r0, r4
 8006750:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006754:	f002 bd18 	b.w	8009188 <_fflush_r>
 8006758:	bd10      	pop	{r4, pc}
 800675a:	bf00      	nop
 800675c:	200005bc 	.word	0x200005bc
 8006760:	20000624 	.word	0x20000624
 8006764:	2000068c 	.word	0x2000068c

08006768 <global_stdio_init.part.0>:
 8006768:	b510      	push	{r4, lr}
 800676a:	4b0b      	ldr	r3, [pc, #44]	@ (8006798 <global_stdio_init.part.0+0x30>)
 800676c:	4c0b      	ldr	r4, [pc, #44]	@ (800679c <global_stdio_init.part.0+0x34>)
 800676e:	4a0c      	ldr	r2, [pc, #48]	@ (80067a0 <global_stdio_init.part.0+0x38>)
 8006770:	601a      	str	r2, [r3, #0]
 8006772:	4620      	mov	r0, r4
 8006774:	2200      	movs	r2, #0
 8006776:	2104      	movs	r1, #4
 8006778:	f7ff ff94 	bl	80066a4 <std>
 800677c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006780:	2201      	movs	r2, #1
 8006782:	2109      	movs	r1, #9
 8006784:	f7ff ff8e 	bl	80066a4 <std>
 8006788:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800678c:	2202      	movs	r2, #2
 800678e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006792:	2112      	movs	r1, #18
 8006794:	f7ff bf86 	b.w	80066a4 <std>
 8006798:	200006f4 	.word	0x200006f4
 800679c:	200005bc 	.word	0x200005bc
 80067a0:	08006711 	.word	0x08006711

080067a4 <__sfp_lock_acquire>:
 80067a4:	4801      	ldr	r0, [pc, #4]	@ (80067ac <__sfp_lock_acquire+0x8>)
 80067a6:	f000 b9c2 	b.w	8006b2e <__retarget_lock_acquire_recursive>
 80067aa:	bf00      	nop
 80067ac:	200006fd 	.word	0x200006fd

080067b0 <__sfp_lock_release>:
 80067b0:	4801      	ldr	r0, [pc, #4]	@ (80067b8 <__sfp_lock_release+0x8>)
 80067b2:	f000 b9bd 	b.w	8006b30 <__retarget_lock_release_recursive>
 80067b6:	bf00      	nop
 80067b8:	200006fd 	.word	0x200006fd

080067bc <__sinit>:
 80067bc:	b510      	push	{r4, lr}
 80067be:	4604      	mov	r4, r0
 80067c0:	f7ff fff0 	bl	80067a4 <__sfp_lock_acquire>
 80067c4:	6a23      	ldr	r3, [r4, #32]
 80067c6:	b11b      	cbz	r3, 80067d0 <__sinit+0x14>
 80067c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80067cc:	f7ff bff0 	b.w	80067b0 <__sfp_lock_release>
 80067d0:	4b04      	ldr	r3, [pc, #16]	@ (80067e4 <__sinit+0x28>)
 80067d2:	6223      	str	r3, [r4, #32]
 80067d4:	4b04      	ldr	r3, [pc, #16]	@ (80067e8 <__sinit+0x2c>)
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d1f5      	bne.n	80067c8 <__sinit+0xc>
 80067dc:	f7ff ffc4 	bl	8006768 <global_stdio_init.part.0>
 80067e0:	e7f2      	b.n	80067c8 <__sinit+0xc>
 80067e2:	bf00      	nop
 80067e4:	08006729 	.word	0x08006729
 80067e8:	200006f4 	.word	0x200006f4

080067ec <_fwalk_sglue>:
 80067ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80067f0:	4607      	mov	r7, r0
 80067f2:	4688      	mov	r8, r1
 80067f4:	4614      	mov	r4, r2
 80067f6:	2600      	movs	r6, #0
 80067f8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80067fc:	f1b9 0901 	subs.w	r9, r9, #1
 8006800:	d505      	bpl.n	800680e <_fwalk_sglue+0x22>
 8006802:	6824      	ldr	r4, [r4, #0]
 8006804:	2c00      	cmp	r4, #0
 8006806:	d1f7      	bne.n	80067f8 <_fwalk_sglue+0xc>
 8006808:	4630      	mov	r0, r6
 800680a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800680e:	89ab      	ldrh	r3, [r5, #12]
 8006810:	2b01      	cmp	r3, #1
 8006812:	d907      	bls.n	8006824 <_fwalk_sglue+0x38>
 8006814:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006818:	3301      	adds	r3, #1
 800681a:	d003      	beq.n	8006824 <_fwalk_sglue+0x38>
 800681c:	4629      	mov	r1, r5
 800681e:	4638      	mov	r0, r7
 8006820:	47c0      	blx	r8
 8006822:	4306      	orrs	r6, r0
 8006824:	3568      	adds	r5, #104	@ 0x68
 8006826:	e7e9      	b.n	80067fc <_fwalk_sglue+0x10>

08006828 <sniprintf>:
 8006828:	b40c      	push	{r2, r3}
 800682a:	b530      	push	{r4, r5, lr}
 800682c:	4b17      	ldr	r3, [pc, #92]	@ (800688c <sniprintf+0x64>)
 800682e:	1e0c      	subs	r4, r1, #0
 8006830:	681d      	ldr	r5, [r3, #0]
 8006832:	b09d      	sub	sp, #116	@ 0x74
 8006834:	da08      	bge.n	8006848 <sniprintf+0x20>
 8006836:	238b      	movs	r3, #139	@ 0x8b
 8006838:	602b      	str	r3, [r5, #0]
 800683a:	f04f 30ff 	mov.w	r0, #4294967295
 800683e:	b01d      	add	sp, #116	@ 0x74
 8006840:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006844:	b002      	add	sp, #8
 8006846:	4770      	bx	lr
 8006848:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800684c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006850:	bf14      	ite	ne
 8006852:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006856:	4623      	moveq	r3, r4
 8006858:	9304      	str	r3, [sp, #16]
 800685a:	9307      	str	r3, [sp, #28]
 800685c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006860:	9002      	str	r0, [sp, #8]
 8006862:	9006      	str	r0, [sp, #24]
 8006864:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006868:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800686a:	ab21      	add	r3, sp, #132	@ 0x84
 800686c:	a902      	add	r1, sp, #8
 800686e:	4628      	mov	r0, r5
 8006870:	9301      	str	r3, [sp, #4]
 8006872:	f002 f9c7 	bl	8008c04 <_svfiprintf_r>
 8006876:	1c43      	adds	r3, r0, #1
 8006878:	bfbc      	itt	lt
 800687a:	238b      	movlt	r3, #139	@ 0x8b
 800687c:	602b      	strlt	r3, [r5, #0]
 800687e:	2c00      	cmp	r4, #0
 8006880:	d0dd      	beq.n	800683e <sniprintf+0x16>
 8006882:	9b02      	ldr	r3, [sp, #8]
 8006884:	2200      	movs	r2, #0
 8006886:	701a      	strb	r2, [r3, #0]
 8006888:	e7d9      	b.n	800683e <sniprintf+0x16>
 800688a:	bf00      	nop
 800688c:	2000018c 	.word	0x2000018c

08006890 <siprintf>:
 8006890:	b40e      	push	{r1, r2, r3}
 8006892:	b500      	push	{lr}
 8006894:	b09c      	sub	sp, #112	@ 0x70
 8006896:	ab1d      	add	r3, sp, #116	@ 0x74
 8006898:	9002      	str	r0, [sp, #8]
 800689a:	9006      	str	r0, [sp, #24]
 800689c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80068a0:	4809      	ldr	r0, [pc, #36]	@ (80068c8 <siprintf+0x38>)
 80068a2:	9107      	str	r1, [sp, #28]
 80068a4:	9104      	str	r1, [sp, #16]
 80068a6:	4909      	ldr	r1, [pc, #36]	@ (80068cc <siprintf+0x3c>)
 80068a8:	f853 2b04 	ldr.w	r2, [r3], #4
 80068ac:	9105      	str	r1, [sp, #20]
 80068ae:	6800      	ldr	r0, [r0, #0]
 80068b0:	9301      	str	r3, [sp, #4]
 80068b2:	a902      	add	r1, sp, #8
 80068b4:	f002 f9a6 	bl	8008c04 <_svfiprintf_r>
 80068b8:	9b02      	ldr	r3, [sp, #8]
 80068ba:	2200      	movs	r2, #0
 80068bc:	701a      	strb	r2, [r3, #0]
 80068be:	b01c      	add	sp, #112	@ 0x70
 80068c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80068c4:	b003      	add	sp, #12
 80068c6:	4770      	bx	lr
 80068c8:	2000018c 	.word	0x2000018c
 80068cc:	ffff0208 	.word	0xffff0208

080068d0 <__sread>:
 80068d0:	b510      	push	{r4, lr}
 80068d2:	460c      	mov	r4, r1
 80068d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80068d8:	f000 f8da 	bl	8006a90 <_read_r>
 80068dc:	2800      	cmp	r0, #0
 80068de:	bfab      	itete	ge
 80068e0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80068e2:	89a3      	ldrhlt	r3, [r4, #12]
 80068e4:	181b      	addge	r3, r3, r0
 80068e6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80068ea:	bfac      	ite	ge
 80068ec:	6563      	strge	r3, [r4, #84]	@ 0x54
 80068ee:	81a3      	strhlt	r3, [r4, #12]
 80068f0:	bd10      	pop	{r4, pc}

080068f2 <__swrite>:
 80068f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80068f6:	461f      	mov	r7, r3
 80068f8:	898b      	ldrh	r3, [r1, #12]
 80068fa:	05db      	lsls	r3, r3, #23
 80068fc:	4605      	mov	r5, r0
 80068fe:	460c      	mov	r4, r1
 8006900:	4616      	mov	r6, r2
 8006902:	d505      	bpl.n	8006910 <__swrite+0x1e>
 8006904:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006908:	2302      	movs	r3, #2
 800690a:	2200      	movs	r2, #0
 800690c:	f000 f8ae 	bl	8006a6c <_lseek_r>
 8006910:	89a3      	ldrh	r3, [r4, #12]
 8006912:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006916:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800691a:	81a3      	strh	r3, [r4, #12]
 800691c:	4632      	mov	r2, r6
 800691e:	463b      	mov	r3, r7
 8006920:	4628      	mov	r0, r5
 8006922:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006926:	f000 b8c5 	b.w	8006ab4 <_write_r>

0800692a <__sseek>:
 800692a:	b510      	push	{r4, lr}
 800692c:	460c      	mov	r4, r1
 800692e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006932:	f000 f89b 	bl	8006a6c <_lseek_r>
 8006936:	1c43      	adds	r3, r0, #1
 8006938:	89a3      	ldrh	r3, [r4, #12]
 800693a:	bf15      	itete	ne
 800693c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800693e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006942:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006946:	81a3      	strheq	r3, [r4, #12]
 8006948:	bf18      	it	ne
 800694a:	81a3      	strhne	r3, [r4, #12]
 800694c:	bd10      	pop	{r4, pc}

0800694e <__sclose>:
 800694e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006952:	f000 b87b 	b.w	8006a4c <_close_r>

08006956 <memset>:
 8006956:	4402      	add	r2, r0
 8006958:	4603      	mov	r3, r0
 800695a:	4293      	cmp	r3, r2
 800695c:	d100      	bne.n	8006960 <memset+0xa>
 800695e:	4770      	bx	lr
 8006960:	f803 1b01 	strb.w	r1, [r3], #1
 8006964:	e7f9      	b.n	800695a <memset+0x4>

08006966 <strncmp>:
 8006966:	b510      	push	{r4, lr}
 8006968:	b16a      	cbz	r2, 8006986 <strncmp+0x20>
 800696a:	3901      	subs	r1, #1
 800696c:	1884      	adds	r4, r0, r2
 800696e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006972:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8006976:	429a      	cmp	r2, r3
 8006978:	d103      	bne.n	8006982 <strncmp+0x1c>
 800697a:	42a0      	cmp	r0, r4
 800697c:	d001      	beq.n	8006982 <strncmp+0x1c>
 800697e:	2a00      	cmp	r2, #0
 8006980:	d1f5      	bne.n	800696e <strncmp+0x8>
 8006982:	1ad0      	subs	r0, r2, r3
 8006984:	bd10      	pop	{r4, pc}
 8006986:	4610      	mov	r0, r2
 8006988:	e7fc      	b.n	8006984 <strncmp+0x1e>
	...

0800698c <strtok>:
 800698c:	4b16      	ldr	r3, [pc, #88]	@ (80069e8 <strtok+0x5c>)
 800698e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006992:	681f      	ldr	r7, [r3, #0]
 8006994:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8006996:	4605      	mov	r5, r0
 8006998:	460e      	mov	r6, r1
 800699a:	b9ec      	cbnz	r4, 80069d8 <strtok+0x4c>
 800699c:	2050      	movs	r0, #80	@ 0x50
 800699e:	f001 fad3 	bl	8007f48 <malloc>
 80069a2:	4602      	mov	r2, r0
 80069a4:	6478      	str	r0, [r7, #68]	@ 0x44
 80069a6:	b920      	cbnz	r0, 80069b2 <strtok+0x26>
 80069a8:	4b10      	ldr	r3, [pc, #64]	@ (80069ec <strtok+0x60>)
 80069aa:	4811      	ldr	r0, [pc, #68]	@ (80069f0 <strtok+0x64>)
 80069ac:	215b      	movs	r1, #91	@ 0x5b
 80069ae:	f000 f8dd 	bl	8006b6c <__assert_func>
 80069b2:	e9c0 4400 	strd	r4, r4, [r0]
 80069b6:	e9c0 4402 	strd	r4, r4, [r0, #8]
 80069ba:	e9c0 4404 	strd	r4, r4, [r0, #16]
 80069be:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 80069c2:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 80069c6:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 80069ca:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 80069ce:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 80069d2:	6184      	str	r4, [r0, #24]
 80069d4:	7704      	strb	r4, [r0, #28]
 80069d6:	6244      	str	r4, [r0, #36]	@ 0x24
 80069d8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80069da:	4631      	mov	r1, r6
 80069dc:	4628      	mov	r0, r5
 80069de:	2301      	movs	r3, #1
 80069e0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80069e4:	f000 b806 	b.w	80069f4 <__strtok_r>
 80069e8:	2000018c 	.word	0x2000018c
 80069ec:	080096d1 	.word	0x080096d1
 80069f0:	080096e8 	.word	0x080096e8

080069f4 <__strtok_r>:
 80069f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80069f6:	4604      	mov	r4, r0
 80069f8:	b908      	cbnz	r0, 80069fe <__strtok_r+0xa>
 80069fa:	6814      	ldr	r4, [r2, #0]
 80069fc:	b144      	cbz	r4, 8006a10 <__strtok_r+0x1c>
 80069fe:	4620      	mov	r0, r4
 8006a00:	f814 5b01 	ldrb.w	r5, [r4], #1
 8006a04:	460f      	mov	r7, r1
 8006a06:	f817 6b01 	ldrb.w	r6, [r7], #1
 8006a0a:	b91e      	cbnz	r6, 8006a14 <__strtok_r+0x20>
 8006a0c:	b965      	cbnz	r5, 8006a28 <__strtok_r+0x34>
 8006a0e:	6015      	str	r5, [r2, #0]
 8006a10:	2000      	movs	r0, #0
 8006a12:	e005      	b.n	8006a20 <__strtok_r+0x2c>
 8006a14:	42b5      	cmp	r5, r6
 8006a16:	d1f6      	bne.n	8006a06 <__strtok_r+0x12>
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d1f0      	bne.n	80069fe <__strtok_r+0xa>
 8006a1c:	6014      	str	r4, [r2, #0]
 8006a1e:	7003      	strb	r3, [r0, #0]
 8006a20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006a22:	461c      	mov	r4, r3
 8006a24:	e00c      	b.n	8006a40 <__strtok_r+0x4c>
 8006a26:	b915      	cbnz	r5, 8006a2e <__strtok_r+0x3a>
 8006a28:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006a2c:	460e      	mov	r6, r1
 8006a2e:	f816 5b01 	ldrb.w	r5, [r6], #1
 8006a32:	42ab      	cmp	r3, r5
 8006a34:	d1f7      	bne.n	8006a26 <__strtok_r+0x32>
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d0f3      	beq.n	8006a22 <__strtok_r+0x2e>
 8006a3a:	2300      	movs	r3, #0
 8006a3c:	f804 3c01 	strb.w	r3, [r4, #-1]
 8006a40:	6014      	str	r4, [r2, #0]
 8006a42:	e7ed      	b.n	8006a20 <__strtok_r+0x2c>

08006a44 <_localeconv_r>:
 8006a44:	4800      	ldr	r0, [pc, #0]	@ (8006a48 <_localeconv_r+0x4>)
 8006a46:	4770      	bx	lr
 8006a48:	20000110 	.word	0x20000110

08006a4c <_close_r>:
 8006a4c:	b538      	push	{r3, r4, r5, lr}
 8006a4e:	4d06      	ldr	r5, [pc, #24]	@ (8006a68 <_close_r+0x1c>)
 8006a50:	2300      	movs	r3, #0
 8006a52:	4604      	mov	r4, r0
 8006a54:	4608      	mov	r0, r1
 8006a56:	602b      	str	r3, [r5, #0]
 8006a58:	f7fb fccb 	bl	80023f2 <_close>
 8006a5c:	1c43      	adds	r3, r0, #1
 8006a5e:	d102      	bne.n	8006a66 <_close_r+0x1a>
 8006a60:	682b      	ldr	r3, [r5, #0]
 8006a62:	b103      	cbz	r3, 8006a66 <_close_r+0x1a>
 8006a64:	6023      	str	r3, [r4, #0]
 8006a66:	bd38      	pop	{r3, r4, r5, pc}
 8006a68:	200006f8 	.word	0x200006f8

08006a6c <_lseek_r>:
 8006a6c:	b538      	push	{r3, r4, r5, lr}
 8006a6e:	4d07      	ldr	r5, [pc, #28]	@ (8006a8c <_lseek_r+0x20>)
 8006a70:	4604      	mov	r4, r0
 8006a72:	4608      	mov	r0, r1
 8006a74:	4611      	mov	r1, r2
 8006a76:	2200      	movs	r2, #0
 8006a78:	602a      	str	r2, [r5, #0]
 8006a7a:	461a      	mov	r2, r3
 8006a7c:	f7fb fce0 	bl	8002440 <_lseek>
 8006a80:	1c43      	adds	r3, r0, #1
 8006a82:	d102      	bne.n	8006a8a <_lseek_r+0x1e>
 8006a84:	682b      	ldr	r3, [r5, #0]
 8006a86:	b103      	cbz	r3, 8006a8a <_lseek_r+0x1e>
 8006a88:	6023      	str	r3, [r4, #0]
 8006a8a:	bd38      	pop	{r3, r4, r5, pc}
 8006a8c:	200006f8 	.word	0x200006f8

08006a90 <_read_r>:
 8006a90:	b538      	push	{r3, r4, r5, lr}
 8006a92:	4d07      	ldr	r5, [pc, #28]	@ (8006ab0 <_read_r+0x20>)
 8006a94:	4604      	mov	r4, r0
 8006a96:	4608      	mov	r0, r1
 8006a98:	4611      	mov	r1, r2
 8006a9a:	2200      	movs	r2, #0
 8006a9c:	602a      	str	r2, [r5, #0]
 8006a9e:	461a      	mov	r2, r3
 8006aa0:	f7fb fc8a 	bl	80023b8 <_read>
 8006aa4:	1c43      	adds	r3, r0, #1
 8006aa6:	d102      	bne.n	8006aae <_read_r+0x1e>
 8006aa8:	682b      	ldr	r3, [r5, #0]
 8006aaa:	b103      	cbz	r3, 8006aae <_read_r+0x1e>
 8006aac:	6023      	str	r3, [r4, #0]
 8006aae:	bd38      	pop	{r3, r4, r5, pc}
 8006ab0:	200006f8 	.word	0x200006f8

08006ab4 <_write_r>:
 8006ab4:	b538      	push	{r3, r4, r5, lr}
 8006ab6:	4d07      	ldr	r5, [pc, #28]	@ (8006ad4 <_write_r+0x20>)
 8006ab8:	4604      	mov	r4, r0
 8006aba:	4608      	mov	r0, r1
 8006abc:	4611      	mov	r1, r2
 8006abe:	2200      	movs	r2, #0
 8006ac0:	602a      	str	r2, [r5, #0]
 8006ac2:	461a      	mov	r2, r3
 8006ac4:	f7fb f99a 	bl	8001dfc <_write>
 8006ac8:	1c43      	adds	r3, r0, #1
 8006aca:	d102      	bne.n	8006ad2 <_write_r+0x1e>
 8006acc:	682b      	ldr	r3, [r5, #0]
 8006ace:	b103      	cbz	r3, 8006ad2 <_write_r+0x1e>
 8006ad0:	6023      	str	r3, [r4, #0]
 8006ad2:	bd38      	pop	{r3, r4, r5, pc}
 8006ad4:	200006f8 	.word	0x200006f8

08006ad8 <__errno>:
 8006ad8:	4b01      	ldr	r3, [pc, #4]	@ (8006ae0 <__errno+0x8>)
 8006ada:	6818      	ldr	r0, [r3, #0]
 8006adc:	4770      	bx	lr
 8006ade:	bf00      	nop
 8006ae0:	2000018c 	.word	0x2000018c

08006ae4 <__libc_init_array>:
 8006ae4:	b570      	push	{r4, r5, r6, lr}
 8006ae6:	4d0d      	ldr	r5, [pc, #52]	@ (8006b1c <__libc_init_array+0x38>)
 8006ae8:	4c0d      	ldr	r4, [pc, #52]	@ (8006b20 <__libc_init_array+0x3c>)
 8006aea:	1b64      	subs	r4, r4, r5
 8006aec:	10a4      	asrs	r4, r4, #2
 8006aee:	2600      	movs	r6, #0
 8006af0:	42a6      	cmp	r6, r4
 8006af2:	d109      	bne.n	8006b08 <__libc_init_array+0x24>
 8006af4:	4d0b      	ldr	r5, [pc, #44]	@ (8006b24 <__libc_init_array+0x40>)
 8006af6:	4c0c      	ldr	r4, [pc, #48]	@ (8006b28 <__libc_init_array+0x44>)
 8006af8:	f002 fd58 	bl	80095ac <_init>
 8006afc:	1b64      	subs	r4, r4, r5
 8006afe:	10a4      	asrs	r4, r4, #2
 8006b00:	2600      	movs	r6, #0
 8006b02:	42a6      	cmp	r6, r4
 8006b04:	d105      	bne.n	8006b12 <__libc_init_array+0x2e>
 8006b06:	bd70      	pop	{r4, r5, r6, pc}
 8006b08:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b0c:	4798      	blx	r3
 8006b0e:	3601      	adds	r6, #1
 8006b10:	e7ee      	b.n	8006af0 <__libc_init_array+0xc>
 8006b12:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b16:	4798      	blx	r3
 8006b18:	3601      	adds	r6, #1
 8006b1a:	e7f2      	b.n	8006b02 <__libc_init_array+0x1e>
 8006b1c:	08009ad4 	.word	0x08009ad4
 8006b20:	08009ad4 	.word	0x08009ad4
 8006b24:	08009ad4 	.word	0x08009ad4
 8006b28:	08009ad8 	.word	0x08009ad8

08006b2c <__retarget_lock_init_recursive>:
 8006b2c:	4770      	bx	lr

08006b2e <__retarget_lock_acquire_recursive>:
 8006b2e:	4770      	bx	lr

08006b30 <__retarget_lock_release_recursive>:
 8006b30:	4770      	bx	lr

08006b32 <memcpy>:
 8006b32:	440a      	add	r2, r1
 8006b34:	4291      	cmp	r1, r2
 8006b36:	f100 33ff 	add.w	r3, r0, #4294967295
 8006b3a:	d100      	bne.n	8006b3e <memcpy+0xc>
 8006b3c:	4770      	bx	lr
 8006b3e:	b510      	push	{r4, lr}
 8006b40:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006b44:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006b48:	4291      	cmp	r1, r2
 8006b4a:	d1f9      	bne.n	8006b40 <memcpy+0xe>
 8006b4c:	bd10      	pop	{r4, pc}
	...

08006b50 <nan>:
 8006b50:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8006b58 <nan+0x8>
 8006b54:	4770      	bx	lr
 8006b56:	bf00      	nop
 8006b58:	00000000 	.word	0x00000000
 8006b5c:	7ff80000 	.word	0x7ff80000

08006b60 <nanf>:
 8006b60:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8006b68 <nanf+0x8>
 8006b64:	4770      	bx	lr
 8006b66:	bf00      	nop
 8006b68:	7fc00000 	.word	0x7fc00000

08006b6c <__assert_func>:
 8006b6c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006b6e:	4614      	mov	r4, r2
 8006b70:	461a      	mov	r2, r3
 8006b72:	4b09      	ldr	r3, [pc, #36]	@ (8006b98 <__assert_func+0x2c>)
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	4605      	mov	r5, r0
 8006b78:	68d8      	ldr	r0, [r3, #12]
 8006b7a:	b954      	cbnz	r4, 8006b92 <__assert_func+0x26>
 8006b7c:	4b07      	ldr	r3, [pc, #28]	@ (8006b9c <__assert_func+0x30>)
 8006b7e:	461c      	mov	r4, r3
 8006b80:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006b84:	9100      	str	r1, [sp, #0]
 8006b86:	462b      	mov	r3, r5
 8006b88:	4905      	ldr	r1, [pc, #20]	@ (8006ba0 <__assert_func+0x34>)
 8006b8a:	f002 fb25 	bl	80091d8 <fiprintf>
 8006b8e:	f002 fbf3 	bl	8009378 <abort>
 8006b92:	4b04      	ldr	r3, [pc, #16]	@ (8006ba4 <__assert_func+0x38>)
 8006b94:	e7f4      	b.n	8006b80 <__assert_func+0x14>
 8006b96:	bf00      	nop
 8006b98:	2000018c 	.word	0x2000018c
 8006b9c:	08009785 	.word	0x08009785
 8006ba0:	08009757 	.word	0x08009757
 8006ba4:	0800974a 	.word	0x0800974a

08006ba8 <quorem>:
 8006ba8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bac:	6903      	ldr	r3, [r0, #16]
 8006bae:	690c      	ldr	r4, [r1, #16]
 8006bb0:	42a3      	cmp	r3, r4
 8006bb2:	4607      	mov	r7, r0
 8006bb4:	db7e      	blt.n	8006cb4 <quorem+0x10c>
 8006bb6:	3c01      	subs	r4, #1
 8006bb8:	f101 0814 	add.w	r8, r1, #20
 8006bbc:	00a3      	lsls	r3, r4, #2
 8006bbe:	f100 0514 	add.w	r5, r0, #20
 8006bc2:	9300      	str	r3, [sp, #0]
 8006bc4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006bc8:	9301      	str	r3, [sp, #4]
 8006bca:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006bce:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006bd2:	3301      	adds	r3, #1
 8006bd4:	429a      	cmp	r2, r3
 8006bd6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006bda:	fbb2 f6f3 	udiv	r6, r2, r3
 8006bde:	d32e      	bcc.n	8006c3e <quorem+0x96>
 8006be0:	f04f 0a00 	mov.w	sl, #0
 8006be4:	46c4      	mov	ip, r8
 8006be6:	46ae      	mov	lr, r5
 8006be8:	46d3      	mov	fp, sl
 8006bea:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006bee:	b298      	uxth	r0, r3
 8006bf0:	fb06 a000 	mla	r0, r6, r0, sl
 8006bf4:	0c02      	lsrs	r2, r0, #16
 8006bf6:	0c1b      	lsrs	r3, r3, #16
 8006bf8:	fb06 2303 	mla	r3, r6, r3, r2
 8006bfc:	f8de 2000 	ldr.w	r2, [lr]
 8006c00:	b280      	uxth	r0, r0
 8006c02:	b292      	uxth	r2, r2
 8006c04:	1a12      	subs	r2, r2, r0
 8006c06:	445a      	add	r2, fp
 8006c08:	f8de 0000 	ldr.w	r0, [lr]
 8006c0c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006c10:	b29b      	uxth	r3, r3
 8006c12:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006c16:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006c1a:	b292      	uxth	r2, r2
 8006c1c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006c20:	45e1      	cmp	r9, ip
 8006c22:	f84e 2b04 	str.w	r2, [lr], #4
 8006c26:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006c2a:	d2de      	bcs.n	8006bea <quorem+0x42>
 8006c2c:	9b00      	ldr	r3, [sp, #0]
 8006c2e:	58eb      	ldr	r3, [r5, r3]
 8006c30:	b92b      	cbnz	r3, 8006c3e <quorem+0x96>
 8006c32:	9b01      	ldr	r3, [sp, #4]
 8006c34:	3b04      	subs	r3, #4
 8006c36:	429d      	cmp	r5, r3
 8006c38:	461a      	mov	r2, r3
 8006c3a:	d32f      	bcc.n	8006c9c <quorem+0xf4>
 8006c3c:	613c      	str	r4, [r7, #16]
 8006c3e:	4638      	mov	r0, r7
 8006c40:	f001 fd0e 	bl	8008660 <__mcmp>
 8006c44:	2800      	cmp	r0, #0
 8006c46:	db25      	blt.n	8006c94 <quorem+0xec>
 8006c48:	4629      	mov	r1, r5
 8006c4a:	2000      	movs	r0, #0
 8006c4c:	f858 2b04 	ldr.w	r2, [r8], #4
 8006c50:	f8d1 c000 	ldr.w	ip, [r1]
 8006c54:	fa1f fe82 	uxth.w	lr, r2
 8006c58:	fa1f f38c 	uxth.w	r3, ip
 8006c5c:	eba3 030e 	sub.w	r3, r3, lr
 8006c60:	4403      	add	r3, r0
 8006c62:	0c12      	lsrs	r2, r2, #16
 8006c64:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006c68:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006c6c:	b29b      	uxth	r3, r3
 8006c6e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006c72:	45c1      	cmp	r9, r8
 8006c74:	f841 3b04 	str.w	r3, [r1], #4
 8006c78:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006c7c:	d2e6      	bcs.n	8006c4c <quorem+0xa4>
 8006c7e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006c82:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006c86:	b922      	cbnz	r2, 8006c92 <quorem+0xea>
 8006c88:	3b04      	subs	r3, #4
 8006c8a:	429d      	cmp	r5, r3
 8006c8c:	461a      	mov	r2, r3
 8006c8e:	d30b      	bcc.n	8006ca8 <quorem+0x100>
 8006c90:	613c      	str	r4, [r7, #16]
 8006c92:	3601      	adds	r6, #1
 8006c94:	4630      	mov	r0, r6
 8006c96:	b003      	add	sp, #12
 8006c98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c9c:	6812      	ldr	r2, [r2, #0]
 8006c9e:	3b04      	subs	r3, #4
 8006ca0:	2a00      	cmp	r2, #0
 8006ca2:	d1cb      	bne.n	8006c3c <quorem+0x94>
 8006ca4:	3c01      	subs	r4, #1
 8006ca6:	e7c6      	b.n	8006c36 <quorem+0x8e>
 8006ca8:	6812      	ldr	r2, [r2, #0]
 8006caa:	3b04      	subs	r3, #4
 8006cac:	2a00      	cmp	r2, #0
 8006cae:	d1ef      	bne.n	8006c90 <quorem+0xe8>
 8006cb0:	3c01      	subs	r4, #1
 8006cb2:	e7ea      	b.n	8006c8a <quorem+0xe2>
 8006cb4:	2000      	movs	r0, #0
 8006cb6:	e7ee      	b.n	8006c96 <quorem+0xee>

08006cb8 <_dtoa_r>:
 8006cb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cbc:	69c7      	ldr	r7, [r0, #28]
 8006cbe:	b099      	sub	sp, #100	@ 0x64
 8006cc0:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006cc4:	ec55 4b10 	vmov	r4, r5, d0
 8006cc8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8006cca:	9109      	str	r1, [sp, #36]	@ 0x24
 8006ccc:	4683      	mov	fp, r0
 8006cce:	920e      	str	r2, [sp, #56]	@ 0x38
 8006cd0:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006cd2:	b97f      	cbnz	r7, 8006cf4 <_dtoa_r+0x3c>
 8006cd4:	2010      	movs	r0, #16
 8006cd6:	f001 f937 	bl	8007f48 <malloc>
 8006cda:	4602      	mov	r2, r0
 8006cdc:	f8cb 001c 	str.w	r0, [fp, #28]
 8006ce0:	b920      	cbnz	r0, 8006cec <_dtoa_r+0x34>
 8006ce2:	4ba7      	ldr	r3, [pc, #668]	@ (8006f80 <_dtoa_r+0x2c8>)
 8006ce4:	21ef      	movs	r1, #239	@ 0xef
 8006ce6:	48a7      	ldr	r0, [pc, #668]	@ (8006f84 <_dtoa_r+0x2cc>)
 8006ce8:	f7ff ff40 	bl	8006b6c <__assert_func>
 8006cec:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006cf0:	6007      	str	r7, [r0, #0]
 8006cf2:	60c7      	str	r7, [r0, #12]
 8006cf4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006cf8:	6819      	ldr	r1, [r3, #0]
 8006cfa:	b159      	cbz	r1, 8006d14 <_dtoa_r+0x5c>
 8006cfc:	685a      	ldr	r2, [r3, #4]
 8006cfe:	604a      	str	r2, [r1, #4]
 8006d00:	2301      	movs	r3, #1
 8006d02:	4093      	lsls	r3, r2
 8006d04:	608b      	str	r3, [r1, #8]
 8006d06:	4658      	mov	r0, fp
 8006d08:	f001 fa26 	bl	8008158 <_Bfree>
 8006d0c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006d10:	2200      	movs	r2, #0
 8006d12:	601a      	str	r2, [r3, #0]
 8006d14:	1e2b      	subs	r3, r5, #0
 8006d16:	bfb9      	ittee	lt
 8006d18:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006d1c:	9303      	strlt	r3, [sp, #12]
 8006d1e:	2300      	movge	r3, #0
 8006d20:	6033      	strge	r3, [r6, #0]
 8006d22:	9f03      	ldr	r7, [sp, #12]
 8006d24:	4b98      	ldr	r3, [pc, #608]	@ (8006f88 <_dtoa_r+0x2d0>)
 8006d26:	bfbc      	itt	lt
 8006d28:	2201      	movlt	r2, #1
 8006d2a:	6032      	strlt	r2, [r6, #0]
 8006d2c:	43bb      	bics	r3, r7
 8006d2e:	d112      	bne.n	8006d56 <_dtoa_r+0x9e>
 8006d30:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006d32:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006d36:	6013      	str	r3, [r2, #0]
 8006d38:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006d3c:	4323      	orrs	r3, r4
 8006d3e:	f000 854d 	beq.w	80077dc <_dtoa_r+0xb24>
 8006d42:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006d44:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8006f9c <_dtoa_r+0x2e4>
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	f000 854f 	beq.w	80077ec <_dtoa_r+0xb34>
 8006d4e:	f10a 0303 	add.w	r3, sl, #3
 8006d52:	f000 bd49 	b.w	80077e8 <_dtoa_r+0xb30>
 8006d56:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006d5a:	2200      	movs	r2, #0
 8006d5c:	ec51 0b17 	vmov	r0, r1, d7
 8006d60:	2300      	movs	r3, #0
 8006d62:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8006d66:	f7f9 feaf 	bl	8000ac8 <__aeabi_dcmpeq>
 8006d6a:	4680      	mov	r8, r0
 8006d6c:	b158      	cbz	r0, 8006d86 <_dtoa_r+0xce>
 8006d6e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006d70:	2301      	movs	r3, #1
 8006d72:	6013      	str	r3, [r2, #0]
 8006d74:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006d76:	b113      	cbz	r3, 8006d7e <_dtoa_r+0xc6>
 8006d78:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8006d7a:	4b84      	ldr	r3, [pc, #528]	@ (8006f8c <_dtoa_r+0x2d4>)
 8006d7c:	6013      	str	r3, [r2, #0]
 8006d7e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8006fa0 <_dtoa_r+0x2e8>
 8006d82:	f000 bd33 	b.w	80077ec <_dtoa_r+0xb34>
 8006d86:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8006d8a:	aa16      	add	r2, sp, #88	@ 0x58
 8006d8c:	a917      	add	r1, sp, #92	@ 0x5c
 8006d8e:	4658      	mov	r0, fp
 8006d90:	f001 fd86 	bl	80088a0 <__d2b>
 8006d94:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006d98:	4681      	mov	r9, r0
 8006d9a:	2e00      	cmp	r6, #0
 8006d9c:	d077      	beq.n	8006e8e <_dtoa_r+0x1d6>
 8006d9e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006da0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8006da4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006da8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006dac:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006db0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006db4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006db8:	4619      	mov	r1, r3
 8006dba:	2200      	movs	r2, #0
 8006dbc:	4b74      	ldr	r3, [pc, #464]	@ (8006f90 <_dtoa_r+0x2d8>)
 8006dbe:	f7f9 fa63 	bl	8000288 <__aeabi_dsub>
 8006dc2:	a369      	add	r3, pc, #420	@ (adr r3, 8006f68 <_dtoa_r+0x2b0>)
 8006dc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dc8:	f7f9 fc16 	bl	80005f8 <__aeabi_dmul>
 8006dcc:	a368      	add	r3, pc, #416	@ (adr r3, 8006f70 <_dtoa_r+0x2b8>)
 8006dce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dd2:	f7f9 fa5b 	bl	800028c <__adddf3>
 8006dd6:	4604      	mov	r4, r0
 8006dd8:	4630      	mov	r0, r6
 8006dda:	460d      	mov	r5, r1
 8006ddc:	f7f9 fba2 	bl	8000524 <__aeabi_i2d>
 8006de0:	a365      	add	r3, pc, #404	@ (adr r3, 8006f78 <_dtoa_r+0x2c0>)
 8006de2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006de6:	f7f9 fc07 	bl	80005f8 <__aeabi_dmul>
 8006dea:	4602      	mov	r2, r0
 8006dec:	460b      	mov	r3, r1
 8006dee:	4620      	mov	r0, r4
 8006df0:	4629      	mov	r1, r5
 8006df2:	f7f9 fa4b 	bl	800028c <__adddf3>
 8006df6:	4604      	mov	r4, r0
 8006df8:	460d      	mov	r5, r1
 8006dfa:	f7f9 fead 	bl	8000b58 <__aeabi_d2iz>
 8006dfe:	2200      	movs	r2, #0
 8006e00:	4607      	mov	r7, r0
 8006e02:	2300      	movs	r3, #0
 8006e04:	4620      	mov	r0, r4
 8006e06:	4629      	mov	r1, r5
 8006e08:	f7f9 fe68 	bl	8000adc <__aeabi_dcmplt>
 8006e0c:	b140      	cbz	r0, 8006e20 <_dtoa_r+0x168>
 8006e0e:	4638      	mov	r0, r7
 8006e10:	f7f9 fb88 	bl	8000524 <__aeabi_i2d>
 8006e14:	4622      	mov	r2, r4
 8006e16:	462b      	mov	r3, r5
 8006e18:	f7f9 fe56 	bl	8000ac8 <__aeabi_dcmpeq>
 8006e1c:	b900      	cbnz	r0, 8006e20 <_dtoa_r+0x168>
 8006e1e:	3f01      	subs	r7, #1
 8006e20:	2f16      	cmp	r7, #22
 8006e22:	d851      	bhi.n	8006ec8 <_dtoa_r+0x210>
 8006e24:	4b5b      	ldr	r3, [pc, #364]	@ (8006f94 <_dtoa_r+0x2dc>)
 8006e26:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006e2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e2e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006e32:	f7f9 fe53 	bl	8000adc <__aeabi_dcmplt>
 8006e36:	2800      	cmp	r0, #0
 8006e38:	d048      	beq.n	8006ecc <_dtoa_r+0x214>
 8006e3a:	3f01      	subs	r7, #1
 8006e3c:	2300      	movs	r3, #0
 8006e3e:	9312      	str	r3, [sp, #72]	@ 0x48
 8006e40:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006e42:	1b9b      	subs	r3, r3, r6
 8006e44:	1e5a      	subs	r2, r3, #1
 8006e46:	bf44      	itt	mi
 8006e48:	f1c3 0801 	rsbmi	r8, r3, #1
 8006e4c:	2300      	movmi	r3, #0
 8006e4e:	9208      	str	r2, [sp, #32]
 8006e50:	bf54      	ite	pl
 8006e52:	f04f 0800 	movpl.w	r8, #0
 8006e56:	9308      	strmi	r3, [sp, #32]
 8006e58:	2f00      	cmp	r7, #0
 8006e5a:	db39      	blt.n	8006ed0 <_dtoa_r+0x218>
 8006e5c:	9b08      	ldr	r3, [sp, #32]
 8006e5e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8006e60:	443b      	add	r3, r7
 8006e62:	9308      	str	r3, [sp, #32]
 8006e64:	2300      	movs	r3, #0
 8006e66:	930a      	str	r3, [sp, #40]	@ 0x28
 8006e68:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e6a:	2b09      	cmp	r3, #9
 8006e6c:	d864      	bhi.n	8006f38 <_dtoa_r+0x280>
 8006e6e:	2b05      	cmp	r3, #5
 8006e70:	bfc4      	itt	gt
 8006e72:	3b04      	subgt	r3, #4
 8006e74:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8006e76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e78:	f1a3 0302 	sub.w	r3, r3, #2
 8006e7c:	bfcc      	ite	gt
 8006e7e:	2400      	movgt	r4, #0
 8006e80:	2401      	movle	r4, #1
 8006e82:	2b03      	cmp	r3, #3
 8006e84:	d863      	bhi.n	8006f4e <_dtoa_r+0x296>
 8006e86:	e8df f003 	tbb	[pc, r3]
 8006e8a:	372a      	.short	0x372a
 8006e8c:	5535      	.short	0x5535
 8006e8e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8006e92:	441e      	add	r6, r3
 8006e94:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006e98:	2b20      	cmp	r3, #32
 8006e9a:	bfc1      	itttt	gt
 8006e9c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006ea0:	409f      	lslgt	r7, r3
 8006ea2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006ea6:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006eaa:	bfd6      	itet	le
 8006eac:	f1c3 0320 	rsble	r3, r3, #32
 8006eb0:	ea47 0003 	orrgt.w	r0, r7, r3
 8006eb4:	fa04 f003 	lslle.w	r0, r4, r3
 8006eb8:	f7f9 fb24 	bl	8000504 <__aeabi_ui2d>
 8006ebc:	2201      	movs	r2, #1
 8006ebe:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006ec2:	3e01      	subs	r6, #1
 8006ec4:	9214      	str	r2, [sp, #80]	@ 0x50
 8006ec6:	e777      	b.n	8006db8 <_dtoa_r+0x100>
 8006ec8:	2301      	movs	r3, #1
 8006eca:	e7b8      	b.n	8006e3e <_dtoa_r+0x186>
 8006ecc:	9012      	str	r0, [sp, #72]	@ 0x48
 8006ece:	e7b7      	b.n	8006e40 <_dtoa_r+0x188>
 8006ed0:	427b      	negs	r3, r7
 8006ed2:	930a      	str	r3, [sp, #40]	@ 0x28
 8006ed4:	2300      	movs	r3, #0
 8006ed6:	eba8 0807 	sub.w	r8, r8, r7
 8006eda:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006edc:	e7c4      	b.n	8006e68 <_dtoa_r+0x1b0>
 8006ede:	2300      	movs	r3, #0
 8006ee0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006ee2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	dc35      	bgt.n	8006f54 <_dtoa_r+0x29c>
 8006ee8:	2301      	movs	r3, #1
 8006eea:	9300      	str	r3, [sp, #0]
 8006eec:	9307      	str	r3, [sp, #28]
 8006eee:	461a      	mov	r2, r3
 8006ef0:	920e      	str	r2, [sp, #56]	@ 0x38
 8006ef2:	e00b      	b.n	8006f0c <_dtoa_r+0x254>
 8006ef4:	2301      	movs	r3, #1
 8006ef6:	e7f3      	b.n	8006ee0 <_dtoa_r+0x228>
 8006ef8:	2300      	movs	r3, #0
 8006efa:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006efc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006efe:	18fb      	adds	r3, r7, r3
 8006f00:	9300      	str	r3, [sp, #0]
 8006f02:	3301      	adds	r3, #1
 8006f04:	2b01      	cmp	r3, #1
 8006f06:	9307      	str	r3, [sp, #28]
 8006f08:	bfb8      	it	lt
 8006f0a:	2301      	movlt	r3, #1
 8006f0c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8006f10:	2100      	movs	r1, #0
 8006f12:	2204      	movs	r2, #4
 8006f14:	f102 0514 	add.w	r5, r2, #20
 8006f18:	429d      	cmp	r5, r3
 8006f1a:	d91f      	bls.n	8006f5c <_dtoa_r+0x2a4>
 8006f1c:	6041      	str	r1, [r0, #4]
 8006f1e:	4658      	mov	r0, fp
 8006f20:	f001 f8da 	bl	80080d8 <_Balloc>
 8006f24:	4682      	mov	sl, r0
 8006f26:	2800      	cmp	r0, #0
 8006f28:	d13c      	bne.n	8006fa4 <_dtoa_r+0x2ec>
 8006f2a:	4b1b      	ldr	r3, [pc, #108]	@ (8006f98 <_dtoa_r+0x2e0>)
 8006f2c:	4602      	mov	r2, r0
 8006f2e:	f240 11af 	movw	r1, #431	@ 0x1af
 8006f32:	e6d8      	b.n	8006ce6 <_dtoa_r+0x2e>
 8006f34:	2301      	movs	r3, #1
 8006f36:	e7e0      	b.n	8006efa <_dtoa_r+0x242>
 8006f38:	2401      	movs	r4, #1
 8006f3a:	2300      	movs	r3, #0
 8006f3c:	9309      	str	r3, [sp, #36]	@ 0x24
 8006f3e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006f40:	f04f 33ff 	mov.w	r3, #4294967295
 8006f44:	9300      	str	r3, [sp, #0]
 8006f46:	9307      	str	r3, [sp, #28]
 8006f48:	2200      	movs	r2, #0
 8006f4a:	2312      	movs	r3, #18
 8006f4c:	e7d0      	b.n	8006ef0 <_dtoa_r+0x238>
 8006f4e:	2301      	movs	r3, #1
 8006f50:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006f52:	e7f5      	b.n	8006f40 <_dtoa_r+0x288>
 8006f54:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006f56:	9300      	str	r3, [sp, #0]
 8006f58:	9307      	str	r3, [sp, #28]
 8006f5a:	e7d7      	b.n	8006f0c <_dtoa_r+0x254>
 8006f5c:	3101      	adds	r1, #1
 8006f5e:	0052      	lsls	r2, r2, #1
 8006f60:	e7d8      	b.n	8006f14 <_dtoa_r+0x25c>
 8006f62:	bf00      	nop
 8006f64:	f3af 8000 	nop.w
 8006f68:	636f4361 	.word	0x636f4361
 8006f6c:	3fd287a7 	.word	0x3fd287a7
 8006f70:	8b60c8b3 	.word	0x8b60c8b3
 8006f74:	3fc68a28 	.word	0x3fc68a28
 8006f78:	509f79fb 	.word	0x509f79fb
 8006f7c:	3fd34413 	.word	0x3fd34413
 8006f80:	080096d1 	.word	0x080096d1
 8006f84:	08009793 	.word	0x08009793
 8006f88:	7ff00000 	.word	0x7ff00000
 8006f8c:	080096a9 	.word	0x080096a9
 8006f90:	3ff80000 	.word	0x3ff80000
 8006f94:	080098f0 	.word	0x080098f0
 8006f98:	080097eb 	.word	0x080097eb
 8006f9c:	0800978f 	.word	0x0800978f
 8006fa0:	080096a8 	.word	0x080096a8
 8006fa4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006fa8:	6018      	str	r0, [r3, #0]
 8006faa:	9b07      	ldr	r3, [sp, #28]
 8006fac:	2b0e      	cmp	r3, #14
 8006fae:	f200 80a4 	bhi.w	80070fa <_dtoa_r+0x442>
 8006fb2:	2c00      	cmp	r4, #0
 8006fb4:	f000 80a1 	beq.w	80070fa <_dtoa_r+0x442>
 8006fb8:	2f00      	cmp	r7, #0
 8006fba:	dd33      	ble.n	8007024 <_dtoa_r+0x36c>
 8006fbc:	4bad      	ldr	r3, [pc, #692]	@ (8007274 <_dtoa_r+0x5bc>)
 8006fbe:	f007 020f 	and.w	r2, r7, #15
 8006fc2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006fc6:	ed93 7b00 	vldr	d7, [r3]
 8006fca:	05f8      	lsls	r0, r7, #23
 8006fcc:	ed8d 7b04 	vstr	d7, [sp, #16]
 8006fd0:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006fd4:	d516      	bpl.n	8007004 <_dtoa_r+0x34c>
 8006fd6:	4ba8      	ldr	r3, [pc, #672]	@ (8007278 <_dtoa_r+0x5c0>)
 8006fd8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006fdc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006fe0:	f7f9 fc34 	bl	800084c <__aeabi_ddiv>
 8006fe4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006fe8:	f004 040f 	and.w	r4, r4, #15
 8006fec:	2603      	movs	r6, #3
 8006fee:	4da2      	ldr	r5, [pc, #648]	@ (8007278 <_dtoa_r+0x5c0>)
 8006ff0:	b954      	cbnz	r4, 8007008 <_dtoa_r+0x350>
 8006ff2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006ff6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006ffa:	f7f9 fc27 	bl	800084c <__aeabi_ddiv>
 8006ffe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007002:	e028      	b.n	8007056 <_dtoa_r+0x39e>
 8007004:	2602      	movs	r6, #2
 8007006:	e7f2      	b.n	8006fee <_dtoa_r+0x336>
 8007008:	07e1      	lsls	r1, r4, #31
 800700a:	d508      	bpl.n	800701e <_dtoa_r+0x366>
 800700c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007010:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007014:	f7f9 faf0 	bl	80005f8 <__aeabi_dmul>
 8007018:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800701c:	3601      	adds	r6, #1
 800701e:	1064      	asrs	r4, r4, #1
 8007020:	3508      	adds	r5, #8
 8007022:	e7e5      	b.n	8006ff0 <_dtoa_r+0x338>
 8007024:	f000 80d2 	beq.w	80071cc <_dtoa_r+0x514>
 8007028:	427c      	negs	r4, r7
 800702a:	4b92      	ldr	r3, [pc, #584]	@ (8007274 <_dtoa_r+0x5bc>)
 800702c:	4d92      	ldr	r5, [pc, #584]	@ (8007278 <_dtoa_r+0x5c0>)
 800702e:	f004 020f 	and.w	r2, r4, #15
 8007032:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007036:	e9d3 2300 	ldrd	r2, r3, [r3]
 800703a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800703e:	f7f9 fadb 	bl	80005f8 <__aeabi_dmul>
 8007042:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007046:	1124      	asrs	r4, r4, #4
 8007048:	2300      	movs	r3, #0
 800704a:	2602      	movs	r6, #2
 800704c:	2c00      	cmp	r4, #0
 800704e:	f040 80b2 	bne.w	80071b6 <_dtoa_r+0x4fe>
 8007052:	2b00      	cmp	r3, #0
 8007054:	d1d3      	bne.n	8006ffe <_dtoa_r+0x346>
 8007056:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007058:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800705c:	2b00      	cmp	r3, #0
 800705e:	f000 80b7 	beq.w	80071d0 <_dtoa_r+0x518>
 8007062:	4b86      	ldr	r3, [pc, #536]	@ (800727c <_dtoa_r+0x5c4>)
 8007064:	2200      	movs	r2, #0
 8007066:	4620      	mov	r0, r4
 8007068:	4629      	mov	r1, r5
 800706a:	f7f9 fd37 	bl	8000adc <__aeabi_dcmplt>
 800706e:	2800      	cmp	r0, #0
 8007070:	f000 80ae 	beq.w	80071d0 <_dtoa_r+0x518>
 8007074:	9b07      	ldr	r3, [sp, #28]
 8007076:	2b00      	cmp	r3, #0
 8007078:	f000 80aa 	beq.w	80071d0 <_dtoa_r+0x518>
 800707c:	9b00      	ldr	r3, [sp, #0]
 800707e:	2b00      	cmp	r3, #0
 8007080:	dd37      	ble.n	80070f2 <_dtoa_r+0x43a>
 8007082:	1e7b      	subs	r3, r7, #1
 8007084:	9304      	str	r3, [sp, #16]
 8007086:	4620      	mov	r0, r4
 8007088:	4b7d      	ldr	r3, [pc, #500]	@ (8007280 <_dtoa_r+0x5c8>)
 800708a:	2200      	movs	r2, #0
 800708c:	4629      	mov	r1, r5
 800708e:	f7f9 fab3 	bl	80005f8 <__aeabi_dmul>
 8007092:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007096:	9c00      	ldr	r4, [sp, #0]
 8007098:	3601      	adds	r6, #1
 800709a:	4630      	mov	r0, r6
 800709c:	f7f9 fa42 	bl	8000524 <__aeabi_i2d>
 80070a0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80070a4:	f7f9 faa8 	bl	80005f8 <__aeabi_dmul>
 80070a8:	4b76      	ldr	r3, [pc, #472]	@ (8007284 <_dtoa_r+0x5cc>)
 80070aa:	2200      	movs	r2, #0
 80070ac:	f7f9 f8ee 	bl	800028c <__adddf3>
 80070b0:	4605      	mov	r5, r0
 80070b2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80070b6:	2c00      	cmp	r4, #0
 80070b8:	f040 808d 	bne.w	80071d6 <_dtoa_r+0x51e>
 80070bc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80070c0:	4b71      	ldr	r3, [pc, #452]	@ (8007288 <_dtoa_r+0x5d0>)
 80070c2:	2200      	movs	r2, #0
 80070c4:	f7f9 f8e0 	bl	8000288 <__aeabi_dsub>
 80070c8:	4602      	mov	r2, r0
 80070ca:	460b      	mov	r3, r1
 80070cc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80070d0:	462a      	mov	r2, r5
 80070d2:	4633      	mov	r3, r6
 80070d4:	f7f9 fd20 	bl	8000b18 <__aeabi_dcmpgt>
 80070d8:	2800      	cmp	r0, #0
 80070da:	f040 828b 	bne.w	80075f4 <_dtoa_r+0x93c>
 80070de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80070e2:	462a      	mov	r2, r5
 80070e4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80070e8:	f7f9 fcf8 	bl	8000adc <__aeabi_dcmplt>
 80070ec:	2800      	cmp	r0, #0
 80070ee:	f040 8128 	bne.w	8007342 <_dtoa_r+0x68a>
 80070f2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80070f6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80070fa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	f2c0 815a 	blt.w	80073b6 <_dtoa_r+0x6fe>
 8007102:	2f0e      	cmp	r7, #14
 8007104:	f300 8157 	bgt.w	80073b6 <_dtoa_r+0x6fe>
 8007108:	4b5a      	ldr	r3, [pc, #360]	@ (8007274 <_dtoa_r+0x5bc>)
 800710a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800710e:	ed93 7b00 	vldr	d7, [r3]
 8007112:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007114:	2b00      	cmp	r3, #0
 8007116:	ed8d 7b00 	vstr	d7, [sp]
 800711a:	da03      	bge.n	8007124 <_dtoa_r+0x46c>
 800711c:	9b07      	ldr	r3, [sp, #28]
 800711e:	2b00      	cmp	r3, #0
 8007120:	f340 8101 	ble.w	8007326 <_dtoa_r+0x66e>
 8007124:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007128:	4656      	mov	r6, sl
 800712a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800712e:	4620      	mov	r0, r4
 8007130:	4629      	mov	r1, r5
 8007132:	f7f9 fb8b 	bl	800084c <__aeabi_ddiv>
 8007136:	f7f9 fd0f 	bl	8000b58 <__aeabi_d2iz>
 800713a:	4680      	mov	r8, r0
 800713c:	f7f9 f9f2 	bl	8000524 <__aeabi_i2d>
 8007140:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007144:	f7f9 fa58 	bl	80005f8 <__aeabi_dmul>
 8007148:	4602      	mov	r2, r0
 800714a:	460b      	mov	r3, r1
 800714c:	4620      	mov	r0, r4
 800714e:	4629      	mov	r1, r5
 8007150:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007154:	f7f9 f898 	bl	8000288 <__aeabi_dsub>
 8007158:	f806 4b01 	strb.w	r4, [r6], #1
 800715c:	9d07      	ldr	r5, [sp, #28]
 800715e:	eba6 040a 	sub.w	r4, r6, sl
 8007162:	42a5      	cmp	r5, r4
 8007164:	4602      	mov	r2, r0
 8007166:	460b      	mov	r3, r1
 8007168:	f040 8117 	bne.w	800739a <_dtoa_r+0x6e2>
 800716c:	f7f9 f88e 	bl	800028c <__adddf3>
 8007170:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007174:	4604      	mov	r4, r0
 8007176:	460d      	mov	r5, r1
 8007178:	f7f9 fcce 	bl	8000b18 <__aeabi_dcmpgt>
 800717c:	2800      	cmp	r0, #0
 800717e:	f040 80f9 	bne.w	8007374 <_dtoa_r+0x6bc>
 8007182:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007186:	4620      	mov	r0, r4
 8007188:	4629      	mov	r1, r5
 800718a:	f7f9 fc9d 	bl	8000ac8 <__aeabi_dcmpeq>
 800718e:	b118      	cbz	r0, 8007198 <_dtoa_r+0x4e0>
 8007190:	f018 0f01 	tst.w	r8, #1
 8007194:	f040 80ee 	bne.w	8007374 <_dtoa_r+0x6bc>
 8007198:	4649      	mov	r1, r9
 800719a:	4658      	mov	r0, fp
 800719c:	f000 ffdc 	bl	8008158 <_Bfree>
 80071a0:	2300      	movs	r3, #0
 80071a2:	7033      	strb	r3, [r6, #0]
 80071a4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80071a6:	3701      	adds	r7, #1
 80071a8:	601f      	str	r7, [r3, #0]
 80071aa:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	f000 831d 	beq.w	80077ec <_dtoa_r+0xb34>
 80071b2:	601e      	str	r6, [r3, #0]
 80071b4:	e31a      	b.n	80077ec <_dtoa_r+0xb34>
 80071b6:	07e2      	lsls	r2, r4, #31
 80071b8:	d505      	bpl.n	80071c6 <_dtoa_r+0x50e>
 80071ba:	e9d5 2300 	ldrd	r2, r3, [r5]
 80071be:	f7f9 fa1b 	bl	80005f8 <__aeabi_dmul>
 80071c2:	3601      	adds	r6, #1
 80071c4:	2301      	movs	r3, #1
 80071c6:	1064      	asrs	r4, r4, #1
 80071c8:	3508      	adds	r5, #8
 80071ca:	e73f      	b.n	800704c <_dtoa_r+0x394>
 80071cc:	2602      	movs	r6, #2
 80071ce:	e742      	b.n	8007056 <_dtoa_r+0x39e>
 80071d0:	9c07      	ldr	r4, [sp, #28]
 80071d2:	9704      	str	r7, [sp, #16]
 80071d4:	e761      	b.n	800709a <_dtoa_r+0x3e2>
 80071d6:	4b27      	ldr	r3, [pc, #156]	@ (8007274 <_dtoa_r+0x5bc>)
 80071d8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80071da:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80071de:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80071e2:	4454      	add	r4, sl
 80071e4:	2900      	cmp	r1, #0
 80071e6:	d053      	beq.n	8007290 <_dtoa_r+0x5d8>
 80071e8:	4928      	ldr	r1, [pc, #160]	@ (800728c <_dtoa_r+0x5d4>)
 80071ea:	2000      	movs	r0, #0
 80071ec:	f7f9 fb2e 	bl	800084c <__aeabi_ddiv>
 80071f0:	4633      	mov	r3, r6
 80071f2:	462a      	mov	r2, r5
 80071f4:	f7f9 f848 	bl	8000288 <__aeabi_dsub>
 80071f8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80071fc:	4656      	mov	r6, sl
 80071fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007202:	f7f9 fca9 	bl	8000b58 <__aeabi_d2iz>
 8007206:	4605      	mov	r5, r0
 8007208:	f7f9 f98c 	bl	8000524 <__aeabi_i2d>
 800720c:	4602      	mov	r2, r0
 800720e:	460b      	mov	r3, r1
 8007210:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007214:	f7f9 f838 	bl	8000288 <__aeabi_dsub>
 8007218:	3530      	adds	r5, #48	@ 0x30
 800721a:	4602      	mov	r2, r0
 800721c:	460b      	mov	r3, r1
 800721e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007222:	f806 5b01 	strb.w	r5, [r6], #1
 8007226:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800722a:	f7f9 fc57 	bl	8000adc <__aeabi_dcmplt>
 800722e:	2800      	cmp	r0, #0
 8007230:	d171      	bne.n	8007316 <_dtoa_r+0x65e>
 8007232:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007236:	4911      	ldr	r1, [pc, #68]	@ (800727c <_dtoa_r+0x5c4>)
 8007238:	2000      	movs	r0, #0
 800723a:	f7f9 f825 	bl	8000288 <__aeabi_dsub>
 800723e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007242:	f7f9 fc4b 	bl	8000adc <__aeabi_dcmplt>
 8007246:	2800      	cmp	r0, #0
 8007248:	f040 8095 	bne.w	8007376 <_dtoa_r+0x6be>
 800724c:	42a6      	cmp	r6, r4
 800724e:	f43f af50 	beq.w	80070f2 <_dtoa_r+0x43a>
 8007252:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007256:	4b0a      	ldr	r3, [pc, #40]	@ (8007280 <_dtoa_r+0x5c8>)
 8007258:	2200      	movs	r2, #0
 800725a:	f7f9 f9cd 	bl	80005f8 <__aeabi_dmul>
 800725e:	4b08      	ldr	r3, [pc, #32]	@ (8007280 <_dtoa_r+0x5c8>)
 8007260:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007264:	2200      	movs	r2, #0
 8007266:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800726a:	f7f9 f9c5 	bl	80005f8 <__aeabi_dmul>
 800726e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007272:	e7c4      	b.n	80071fe <_dtoa_r+0x546>
 8007274:	080098f0 	.word	0x080098f0
 8007278:	080098c8 	.word	0x080098c8
 800727c:	3ff00000 	.word	0x3ff00000
 8007280:	40240000 	.word	0x40240000
 8007284:	401c0000 	.word	0x401c0000
 8007288:	40140000 	.word	0x40140000
 800728c:	3fe00000 	.word	0x3fe00000
 8007290:	4631      	mov	r1, r6
 8007292:	4628      	mov	r0, r5
 8007294:	f7f9 f9b0 	bl	80005f8 <__aeabi_dmul>
 8007298:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800729c:	9415      	str	r4, [sp, #84]	@ 0x54
 800729e:	4656      	mov	r6, sl
 80072a0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80072a4:	f7f9 fc58 	bl	8000b58 <__aeabi_d2iz>
 80072a8:	4605      	mov	r5, r0
 80072aa:	f7f9 f93b 	bl	8000524 <__aeabi_i2d>
 80072ae:	4602      	mov	r2, r0
 80072b0:	460b      	mov	r3, r1
 80072b2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80072b6:	f7f8 ffe7 	bl	8000288 <__aeabi_dsub>
 80072ba:	3530      	adds	r5, #48	@ 0x30
 80072bc:	f806 5b01 	strb.w	r5, [r6], #1
 80072c0:	4602      	mov	r2, r0
 80072c2:	460b      	mov	r3, r1
 80072c4:	42a6      	cmp	r6, r4
 80072c6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80072ca:	f04f 0200 	mov.w	r2, #0
 80072ce:	d124      	bne.n	800731a <_dtoa_r+0x662>
 80072d0:	4bac      	ldr	r3, [pc, #688]	@ (8007584 <_dtoa_r+0x8cc>)
 80072d2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80072d6:	f7f8 ffd9 	bl	800028c <__adddf3>
 80072da:	4602      	mov	r2, r0
 80072dc:	460b      	mov	r3, r1
 80072de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80072e2:	f7f9 fc19 	bl	8000b18 <__aeabi_dcmpgt>
 80072e6:	2800      	cmp	r0, #0
 80072e8:	d145      	bne.n	8007376 <_dtoa_r+0x6be>
 80072ea:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80072ee:	49a5      	ldr	r1, [pc, #660]	@ (8007584 <_dtoa_r+0x8cc>)
 80072f0:	2000      	movs	r0, #0
 80072f2:	f7f8 ffc9 	bl	8000288 <__aeabi_dsub>
 80072f6:	4602      	mov	r2, r0
 80072f8:	460b      	mov	r3, r1
 80072fa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80072fe:	f7f9 fbed 	bl	8000adc <__aeabi_dcmplt>
 8007302:	2800      	cmp	r0, #0
 8007304:	f43f aef5 	beq.w	80070f2 <_dtoa_r+0x43a>
 8007308:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800730a:	1e73      	subs	r3, r6, #1
 800730c:	9315      	str	r3, [sp, #84]	@ 0x54
 800730e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007312:	2b30      	cmp	r3, #48	@ 0x30
 8007314:	d0f8      	beq.n	8007308 <_dtoa_r+0x650>
 8007316:	9f04      	ldr	r7, [sp, #16]
 8007318:	e73e      	b.n	8007198 <_dtoa_r+0x4e0>
 800731a:	4b9b      	ldr	r3, [pc, #620]	@ (8007588 <_dtoa_r+0x8d0>)
 800731c:	f7f9 f96c 	bl	80005f8 <__aeabi_dmul>
 8007320:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007324:	e7bc      	b.n	80072a0 <_dtoa_r+0x5e8>
 8007326:	d10c      	bne.n	8007342 <_dtoa_r+0x68a>
 8007328:	4b98      	ldr	r3, [pc, #608]	@ (800758c <_dtoa_r+0x8d4>)
 800732a:	2200      	movs	r2, #0
 800732c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007330:	f7f9 f962 	bl	80005f8 <__aeabi_dmul>
 8007334:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007338:	f7f9 fbe4 	bl	8000b04 <__aeabi_dcmpge>
 800733c:	2800      	cmp	r0, #0
 800733e:	f000 8157 	beq.w	80075f0 <_dtoa_r+0x938>
 8007342:	2400      	movs	r4, #0
 8007344:	4625      	mov	r5, r4
 8007346:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007348:	43db      	mvns	r3, r3
 800734a:	9304      	str	r3, [sp, #16]
 800734c:	4656      	mov	r6, sl
 800734e:	2700      	movs	r7, #0
 8007350:	4621      	mov	r1, r4
 8007352:	4658      	mov	r0, fp
 8007354:	f000 ff00 	bl	8008158 <_Bfree>
 8007358:	2d00      	cmp	r5, #0
 800735a:	d0dc      	beq.n	8007316 <_dtoa_r+0x65e>
 800735c:	b12f      	cbz	r7, 800736a <_dtoa_r+0x6b2>
 800735e:	42af      	cmp	r7, r5
 8007360:	d003      	beq.n	800736a <_dtoa_r+0x6b2>
 8007362:	4639      	mov	r1, r7
 8007364:	4658      	mov	r0, fp
 8007366:	f000 fef7 	bl	8008158 <_Bfree>
 800736a:	4629      	mov	r1, r5
 800736c:	4658      	mov	r0, fp
 800736e:	f000 fef3 	bl	8008158 <_Bfree>
 8007372:	e7d0      	b.n	8007316 <_dtoa_r+0x65e>
 8007374:	9704      	str	r7, [sp, #16]
 8007376:	4633      	mov	r3, r6
 8007378:	461e      	mov	r6, r3
 800737a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800737e:	2a39      	cmp	r2, #57	@ 0x39
 8007380:	d107      	bne.n	8007392 <_dtoa_r+0x6da>
 8007382:	459a      	cmp	sl, r3
 8007384:	d1f8      	bne.n	8007378 <_dtoa_r+0x6c0>
 8007386:	9a04      	ldr	r2, [sp, #16]
 8007388:	3201      	adds	r2, #1
 800738a:	9204      	str	r2, [sp, #16]
 800738c:	2230      	movs	r2, #48	@ 0x30
 800738e:	f88a 2000 	strb.w	r2, [sl]
 8007392:	781a      	ldrb	r2, [r3, #0]
 8007394:	3201      	adds	r2, #1
 8007396:	701a      	strb	r2, [r3, #0]
 8007398:	e7bd      	b.n	8007316 <_dtoa_r+0x65e>
 800739a:	4b7b      	ldr	r3, [pc, #492]	@ (8007588 <_dtoa_r+0x8d0>)
 800739c:	2200      	movs	r2, #0
 800739e:	f7f9 f92b 	bl	80005f8 <__aeabi_dmul>
 80073a2:	2200      	movs	r2, #0
 80073a4:	2300      	movs	r3, #0
 80073a6:	4604      	mov	r4, r0
 80073a8:	460d      	mov	r5, r1
 80073aa:	f7f9 fb8d 	bl	8000ac8 <__aeabi_dcmpeq>
 80073ae:	2800      	cmp	r0, #0
 80073b0:	f43f aebb 	beq.w	800712a <_dtoa_r+0x472>
 80073b4:	e6f0      	b.n	8007198 <_dtoa_r+0x4e0>
 80073b6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80073b8:	2a00      	cmp	r2, #0
 80073ba:	f000 80db 	beq.w	8007574 <_dtoa_r+0x8bc>
 80073be:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80073c0:	2a01      	cmp	r2, #1
 80073c2:	f300 80bf 	bgt.w	8007544 <_dtoa_r+0x88c>
 80073c6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80073c8:	2a00      	cmp	r2, #0
 80073ca:	f000 80b7 	beq.w	800753c <_dtoa_r+0x884>
 80073ce:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80073d2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80073d4:	4646      	mov	r6, r8
 80073d6:	9a08      	ldr	r2, [sp, #32]
 80073d8:	2101      	movs	r1, #1
 80073da:	441a      	add	r2, r3
 80073dc:	4658      	mov	r0, fp
 80073de:	4498      	add	r8, r3
 80073e0:	9208      	str	r2, [sp, #32]
 80073e2:	f000 ffb7 	bl	8008354 <__i2b>
 80073e6:	4605      	mov	r5, r0
 80073e8:	b15e      	cbz	r6, 8007402 <_dtoa_r+0x74a>
 80073ea:	9b08      	ldr	r3, [sp, #32]
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	dd08      	ble.n	8007402 <_dtoa_r+0x74a>
 80073f0:	42b3      	cmp	r3, r6
 80073f2:	9a08      	ldr	r2, [sp, #32]
 80073f4:	bfa8      	it	ge
 80073f6:	4633      	movge	r3, r6
 80073f8:	eba8 0803 	sub.w	r8, r8, r3
 80073fc:	1af6      	subs	r6, r6, r3
 80073fe:	1ad3      	subs	r3, r2, r3
 8007400:	9308      	str	r3, [sp, #32]
 8007402:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007404:	b1f3      	cbz	r3, 8007444 <_dtoa_r+0x78c>
 8007406:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007408:	2b00      	cmp	r3, #0
 800740a:	f000 80b7 	beq.w	800757c <_dtoa_r+0x8c4>
 800740e:	b18c      	cbz	r4, 8007434 <_dtoa_r+0x77c>
 8007410:	4629      	mov	r1, r5
 8007412:	4622      	mov	r2, r4
 8007414:	4658      	mov	r0, fp
 8007416:	f001 f85d 	bl	80084d4 <__pow5mult>
 800741a:	464a      	mov	r2, r9
 800741c:	4601      	mov	r1, r0
 800741e:	4605      	mov	r5, r0
 8007420:	4658      	mov	r0, fp
 8007422:	f000 ffad 	bl	8008380 <__multiply>
 8007426:	4649      	mov	r1, r9
 8007428:	9004      	str	r0, [sp, #16]
 800742a:	4658      	mov	r0, fp
 800742c:	f000 fe94 	bl	8008158 <_Bfree>
 8007430:	9b04      	ldr	r3, [sp, #16]
 8007432:	4699      	mov	r9, r3
 8007434:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007436:	1b1a      	subs	r2, r3, r4
 8007438:	d004      	beq.n	8007444 <_dtoa_r+0x78c>
 800743a:	4649      	mov	r1, r9
 800743c:	4658      	mov	r0, fp
 800743e:	f001 f849 	bl	80084d4 <__pow5mult>
 8007442:	4681      	mov	r9, r0
 8007444:	2101      	movs	r1, #1
 8007446:	4658      	mov	r0, fp
 8007448:	f000 ff84 	bl	8008354 <__i2b>
 800744c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800744e:	4604      	mov	r4, r0
 8007450:	2b00      	cmp	r3, #0
 8007452:	f000 81cf 	beq.w	80077f4 <_dtoa_r+0xb3c>
 8007456:	461a      	mov	r2, r3
 8007458:	4601      	mov	r1, r0
 800745a:	4658      	mov	r0, fp
 800745c:	f001 f83a 	bl	80084d4 <__pow5mult>
 8007460:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007462:	2b01      	cmp	r3, #1
 8007464:	4604      	mov	r4, r0
 8007466:	f300 8095 	bgt.w	8007594 <_dtoa_r+0x8dc>
 800746a:	9b02      	ldr	r3, [sp, #8]
 800746c:	2b00      	cmp	r3, #0
 800746e:	f040 8087 	bne.w	8007580 <_dtoa_r+0x8c8>
 8007472:	9b03      	ldr	r3, [sp, #12]
 8007474:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007478:	2b00      	cmp	r3, #0
 800747a:	f040 8089 	bne.w	8007590 <_dtoa_r+0x8d8>
 800747e:	9b03      	ldr	r3, [sp, #12]
 8007480:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007484:	0d1b      	lsrs	r3, r3, #20
 8007486:	051b      	lsls	r3, r3, #20
 8007488:	b12b      	cbz	r3, 8007496 <_dtoa_r+0x7de>
 800748a:	9b08      	ldr	r3, [sp, #32]
 800748c:	3301      	adds	r3, #1
 800748e:	9308      	str	r3, [sp, #32]
 8007490:	f108 0801 	add.w	r8, r8, #1
 8007494:	2301      	movs	r3, #1
 8007496:	930a      	str	r3, [sp, #40]	@ 0x28
 8007498:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800749a:	2b00      	cmp	r3, #0
 800749c:	f000 81b0 	beq.w	8007800 <_dtoa_r+0xb48>
 80074a0:	6923      	ldr	r3, [r4, #16]
 80074a2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80074a6:	6918      	ldr	r0, [r3, #16]
 80074a8:	f000 ff08 	bl	80082bc <__hi0bits>
 80074ac:	f1c0 0020 	rsb	r0, r0, #32
 80074b0:	9b08      	ldr	r3, [sp, #32]
 80074b2:	4418      	add	r0, r3
 80074b4:	f010 001f 	ands.w	r0, r0, #31
 80074b8:	d077      	beq.n	80075aa <_dtoa_r+0x8f2>
 80074ba:	f1c0 0320 	rsb	r3, r0, #32
 80074be:	2b04      	cmp	r3, #4
 80074c0:	dd6b      	ble.n	800759a <_dtoa_r+0x8e2>
 80074c2:	9b08      	ldr	r3, [sp, #32]
 80074c4:	f1c0 001c 	rsb	r0, r0, #28
 80074c8:	4403      	add	r3, r0
 80074ca:	4480      	add	r8, r0
 80074cc:	4406      	add	r6, r0
 80074ce:	9308      	str	r3, [sp, #32]
 80074d0:	f1b8 0f00 	cmp.w	r8, #0
 80074d4:	dd05      	ble.n	80074e2 <_dtoa_r+0x82a>
 80074d6:	4649      	mov	r1, r9
 80074d8:	4642      	mov	r2, r8
 80074da:	4658      	mov	r0, fp
 80074dc:	f001 f854 	bl	8008588 <__lshift>
 80074e0:	4681      	mov	r9, r0
 80074e2:	9b08      	ldr	r3, [sp, #32]
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	dd05      	ble.n	80074f4 <_dtoa_r+0x83c>
 80074e8:	4621      	mov	r1, r4
 80074ea:	461a      	mov	r2, r3
 80074ec:	4658      	mov	r0, fp
 80074ee:	f001 f84b 	bl	8008588 <__lshift>
 80074f2:	4604      	mov	r4, r0
 80074f4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d059      	beq.n	80075ae <_dtoa_r+0x8f6>
 80074fa:	4621      	mov	r1, r4
 80074fc:	4648      	mov	r0, r9
 80074fe:	f001 f8af 	bl	8008660 <__mcmp>
 8007502:	2800      	cmp	r0, #0
 8007504:	da53      	bge.n	80075ae <_dtoa_r+0x8f6>
 8007506:	1e7b      	subs	r3, r7, #1
 8007508:	9304      	str	r3, [sp, #16]
 800750a:	4649      	mov	r1, r9
 800750c:	2300      	movs	r3, #0
 800750e:	220a      	movs	r2, #10
 8007510:	4658      	mov	r0, fp
 8007512:	f000 fe43 	bl	800819c <__multadd>
 8007516:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007518:	4681      	mov	r9, r0
 800751a:	2b00      	cmp	r3, #0
 800751c:	f000 8172 	beq.w	8007804 <_dtoa_r+0xb4c>
 8007520:	2300      	movs	r3, #0
 8007522:	4629      	mov	r1, r5
 8007524:	220a      	movs	r2, #10
 8007526:	4658      	mov	r0, fp
 8007528:	f000 fe38 	bl	800819c <__multadd>
 800752c:	9b00      	ldr	r3, [sp, #0]
 800752e:	2b00      	cmp	r3, #0
 8007530:	4605      	mov	r5, r0
 8007532:	dc67      	bgt.n	8007604 <_dtoa_r+0x94c>
 8007534:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007536:	2b02      	cmp	r3, #2
 8007538:	dc41      	bgt.n	80075be <_dtoa_r+0x906>
 800753a:	e063      	b.n	8007604 <_dtoa_r+0x94c>
 800753c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800753e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007542:	e746      	b.n	80073d2 <_dtoa_r+0x71a>
 8007544:	9b07      	ldr	r3, [sp, #28]
 8007546:	1e5c      	subs	r4, r3, #1
 8007548:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800754a:	42a3      	cmp	r3, r4
 800754c:	bfbf      	itttt	lt
 800754e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8007550:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8007552:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8007554:	1ae3      	sublt	r3, r4, r3
 8007556:	bfb4      	ite	lt
 8007558:	18d2      	addlt	r2, r2, r3
 800755a:	1b1c      	subge	r4, r3, r4
 800755c:	9b07      	ldr	r3, [sp, #28]
 800755e:	bfbc      	itt	lt
 8007560:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8007562:	2400      	movlt	r4, #0
 8007564:	2b00      	cmp	r3, #0
 8007566:	bfb5      	itete	lt
 8007568:	eba8 0603 	sublt.w	r6, r8, r3
 800756c:	9b07      	ldrge	r3, [sp, #28]
 800756e:	2300      	movlt	r3, #0
 8007570:	4646      	movge	r6, r8
 8007572:	e730      	b.n	80073d6 <_dtoa_r+0x71e>
 8007574:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007576:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007578:	4646      	mov	r6, r8
 800757a:	e735      	b.n	80073e8 <_dtoa_r+0x730>
 800757c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800757e:	e75c      	b.n	800743a <_dtoa_r+0x782>
 8007580:	2300      	movs	r3, #0
 8007582:	e788      	b.n	8007496 <_dtoa_r+0x7de>
 8007584:	3fe00000 	.word	0x3fe00000
 8007588:	40240000 	.word	0x40240000
 800758c:	40140000 	.word	0x40140000
 8007590:	9b02      	ldr	r3, [sp, #8]
 8007592:	e780      	b.n	8007496 <_dtoa_r+0x7de>
 8007594:	2300      	movs	r3, #0
 8007596:	930a      	str	r3, [sp, #40]	@ 0x28
 8007598:	e782      	b.n	80074a0 <_dtoa_r+0x7e8>
 800759a:	d099      	beq.n	80074d0 <_dtoa_r+0x818>
 800759c:	9a08      	ldr	r2, [sp, #32]
 800759e:	331c      	adds	r3, #28
 80075a0:	441a      	add	r2, r3
 80075a2:	4498      	add	r8, r3
 80075a4:	441e      	add	r6, r3
 80075a6:	9208      	str	r2, [sp, #32]
 80075a8:	e792      	b.n	80074d0 <_dtoa_r+0x818>
 80075aa:	4603      	mov	r3, r0
 80075ac:	e7f6      	b.n	800759c <_dtoa_r+0x8e4>
 80075ae:	9b07      	ldr	r3, [sp, #28]
 80075b0:	9704      	str	r7, [sp, #16]
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	dc20      	bgt.n	80075f8 <_dtoa_r+0x940>
 80075b6:	9300      	str	r3, [sp, #0]
 80075b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80075ba:	2b02      	cmp	r3, #2
 80075bc:	dd1e      	ble.n	80075fc <_dtoa_r+0x944>
 80075be:	9b00      	ldr	r3, [sp, #0]
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	f47f aec0 	bne.w	8007346 <_dtoa_r+0x68e>
 80075c6:	4621      	mov	r1, r4
 80075c8:	2205      	movs	r2, #5
 80075ca:	4658      	mov	r0, fp
 80075cc:	f000 fde6 	bl	800819c <__multadd>
 80075d0:	4601      	mov	r1, r0
 80075d2:	4604      	mov	r4, r0
 80075d4:	4648      	mov	r0, r9
 80075d6:	f001 f843 	bl	8008660 <__mcmp>
 80075da:	2800      	cmp	r0, #0
 80075dc:	f77f aeb3 	ble.w	8007346 <_dtoa_r+0x68e>
 80075e0:	4656      	mov	r6, sl
 80075e2:	2331      	movs	r3, #49	@ 0x31
 80075e4:	f806 3b01 	strb.w	r3, [r6], #1
 80075e8:	9b04      	ldr	r3, [sp, #16]
 80075ea:	3301      	adds	r3, #1
 80075ec:	9304      	str	r3, [sp, #16]
 80075ee:	e6ae      	b.n	800734e <_dtoa_r+0x696>
 80075f0:	9c07      	ldr	r4, [sp, #28]
 80075f2:	9704      	str	r7, [sp, #16]
 80075f4:	4625      	mov	r5, r4
 80075f6:	e7f3      	b.n	80075e0 <_dtoa_r+0x928>
 80075f8:	9b07      	ldr	r3, [sp, #28]
 80075fa:	9300      	str	r3, [sp, #0]
 80075fc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80075fe:	2b00      	cmp	r3, #0
 8007600:	f000 8104 	beq.w	800780c <_dtoa_r+0xb54>
 8007604:	2e00      	cmp	r6, #0
 8007606:	dd05      	ble.n	8007614 <_dtoa_r+0x95c>
 8007608:	4629      	mov	r1, r5
 800760a:	4632      	mov	r2, r6
 800760c:	4658      	mov	r0, fp
 800760e:	f000 ffbb 	bl	8008588 <__lshift>
 8007612:	4605      	mov	r5, r0
 8007614:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007616:	2b00      	cmp	r3, #0
 8007618:	d05a      	beq.n	80076d0 <_dtoa_r+0xa18>
 800761a:	6869      	ldr	r1, [r5, #4]
 800761c:	4658      	mov	r0, fp
 800761e:	f000 fd5b 	bl	80080d8 <_Balloc>
 8007622:	4606      	mov	r6, r0
 8007624:	b928      	cbnz	r0, 8007632 <_dtoa_r+0x97a>
 8007626:	4b84      	ldr	r3, [pc, #528]	@ (8007838 <_dtoa_r+0xb80>)
 8007628:	4602      	mov	r2, r0
 800762a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800762e:	f7ff bb5a 	b.w	8006ce6 <_dtoa_r+0x2e>
 8007632:	692a      	ldr	r2, [r5, #16]
 8007634:	3202      	adds	r2, #2
 8007636:	0092      	lsls	r2, r2, #2
 8007638:	f105 010c 	add.w	r1, r5, #12
 800763c:	300c      	adds	r0, #12
 800763e:	f7ff fa78 	bl	8006b32 <memcpy>
 8007642:	2201      	movs	r2, #1
 8007644:	4631      	mov	r1, r6
 8007646:	4658      	mov	r0, fp
 8007648:	f000 ff9e 	bl	8008588 <__lshift>
 800764c:	f10a 0301 	add.w	r3, sl, #1
 8007650:	9307      	str	r3, [sp, #28]
 8007652:	9b00      	ldr	r3, [sp, #0]
 8007654:	4453      	add	r3, sl
 8007656:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007658:	9b02      	ldr	r3, [sp, #8]
 800765a:	f003 0301 	and.w	r3, r3, #1
 800765e:	462f      	mov	r7, r5
 8007660:	930a      	str	r3, [sp, #40]	@ 0x28
 8007662:	4605      	mov	r5, r0
 8007664:	9b07      	ldr	r3, [sp, #28]
 8007666:	4621      	mov	r1, r4
 8007668:	3b01      	subs	r3, #1
 800766a:	4648      	mov	r0, r9
 800766c:	9300      	str	r3, [sp, #0]
 800766e:	f7ff fa9b 	bl	8006ba8 <quorem>
 8007672:	4639      	mov	r1, r7
 8007674:	9002      	str	r0, [sp, #8]
 8007676:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800767a:	4648      	mov	r0, r9
 800767c:	f000 fff0 	bl	8008660 <__mcmp>
 8007680:	462a      	mov	r2, r5
 8007682:	9008      	str	r0, [sp, #32]
 8007684:	4621      	mov	r1, r4
 8007686:	4658      	mov	r0, fp
 8007688:	f001 f806 	bl	8008698 <__mdiff>
 800768c:	68c2      	ldr	r2, [r0, #12]
 800768e:	4606      	mov	r6, r0
 8007690:	bb02      	cbnz	r2, 80076d4 <_dtoa_r+0xa1c>
 8007692:	4601      	mov	r1, r0
 8007694:	4648      	mov	r0, r9
 8007696:	f000 ffe3 	bl	8008660 <__mcmp>
 800769a:	4602      	mov	r2, r0
 800769c:	4631      	mov	r1, r6
 800769e:	4658      	mov	r0, fp
 80076a0:	920e      	str	r2, [sp, #56]	@ 0x38
 80076a2:	f000 fd59 	bl	8008158 <_Bfree>
 80076a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80076a8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80076aa:	9e07      	ldr	r6, [sp, #28]
 80076ac:	ea43 0102 	orr.w	r1, r3, r2
 80076b0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80076b2:	4319      	orrs	r1, r3
 80076b4:	d110      	bne.n	80076d8 <_dtoa_r+0xa20>
 80076b6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80076ba:	d029      	beq.n	8007710 <_dtoa_r+0xa58>
 80076bc:	9b08      	ldr	r3, [sp, #32]
 80076be:	2b00      	cmp	r3, #0
 80076c0:	dd02      	ble.n	80076c8 <_dtoa_r+0xa10>
 80076c2:	9b02      	ldr	r3, [sp, #8]
 80076c4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80076c8:	9b00      	ldr	r3, [sp, #0]
 80076ca:	f883 8000 	strb.w	r8, [r3]
 80076ce:	e63f      	b.n	8007350 <_dtoa_r+0x698>
 80076d0:	4628      	mov	r0, r5
 80076d2:	e7bb      	b.n	800764c <_dtoa_r+0x994>
 80076d4:	2201      	movs	r2, #1
 80076d6:	e7e1      	b.n	800769c <_dtoa_r+0x9e4>
 80076d8:	9b08      	ldr	r3, [sp, #32]
 80076da:	2b00      	cmp	r3, #0
 80076dc:	db04      	blt.n	80076e8 <_dtoa_r+0xa30>
 80076de:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80076e0:	430b      	orrs	r3, r1
 80076e2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80076e4:	430b      	orrs	r3, r1
 80076e6:	d120      	bne.n	800772a <_dtoa_r+0xa72>
 80076e8:	2a00      	cmp	r2, #0
 80076ea:	dded      	ble.n	80076c8 <_dtoa_r+0xa10>
 80076ec:	4649      	mov	r1, r9
 80076ee:	2201      	movs	r2, #1
 80076f0:	4658      	mov	r0, fp
 80076f2:	f000 ff49 	bl	8008588 <__lshift>
 80076f6:	4621      	mov	r1, r4
 80076f8:	4681      	mov	r9, r0
 80076fa:	f000 ffb1 	bl	8008660 <__mcmp>
 80076fe:	2800      	cmp	r0, #0
 8007700:	dc03      	bgt.n	800770a <_dtoa_r+0xa52>
 8007702:	d1e1      	bne.n	80076c8 <_dtoa_r+0xa10>
 8007704:	f018 0f01 	tst.w	r8, #1
 8007708:	d0de      	beq.n	80076c8 <_dtoa_r+0xa10>
 800770a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800770e:	d1d8      	bne.n	80076c2 <_dtoa_r+0xa0a>
 8007710:	9a00      	ldr	r2, [sp, #0]
 8007712:	2339      	movs	r3, #57	@ 0x39
 8007714:	7013      	strb	r3, [r2, #0]
 8007716:	4633      	mov	r3, r6
 8007718:	461e      	mov	r6, r3
 800771a:	3b01      	subs	r3, #1
 800771c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007720:	2a39      	cmp	r2, #57	@ 0x39
 8007722:	d052      	beq.n	80077ca <_dtoa_r+0xb12>
 8007724:	3201      	adds	r2, #1
 8007726:	701a      	strb	r2, [r3, #0]
 8007728:	e612      	b.n	8007350 <_dtoa_r+0x698>
 800772a:	2a00      	cmp	r2, #0
 800772c:	dd07      	ble.n	800773e <_dtoa_r+0xa86>
 800772e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007732:	d0ed      	beq.n	8007710 <_dtoa_r+0xa58>
 8007734:	9a00      	ldr	r2, [sp, #0]
 8007736:	f108 0301 	add.w	r3, r8, #1
 800773a:	7013      	strb	r3, [r2, #0]
 800773c:	e608      	b.n	8007350 <_dtoa_r+0x698>
 800773e:	9b07      	ldr	r3, [sp, #28]
 8007740:	9a07      	ldr	r2, [sp, #28]
 8007742:	f803 8c01 	strb.w	r8, [r3, #-1]
 8007746:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007748:	4293      	cmp	r3, r2
 800774a:	d028      	beq.n	800779e <_dtoa_r+0xae6>
 800774c:	4649      	mov	r1, r9
 800774e:	2300      	movs	r3, #0
 8007750:	220a      	movs	r2, #10
 8007752:	4658      	mov	r0, fp
 8007754:	f000 fd22 	bl	800819c <__multadd>
 8007758:	42af      	cmp	r7, r5
 800775a:	4681      	mov	r9, r0
 800775c:	f04f 0300 	mov.w	r3, #0
 8007760:	f04f 020a 	mov.w	r2, #10
 8007764:	4639      	mov	r1, r7
 8007766:	4658      	mov	r0, fp
 8007768:	d107      	bne.n	800777a <_dtoa_r+0xac2>
 800776a:	f000 fd17 	bl	800819c <__multadd>
 800776e:	4607      	mov	r7, r0
 8007770:	4605      	mov	r5, r0
 8007772:	9b07      	ldr	r3, [sp, #28]
 8007774:	3301      	adds	r3, #1
 8007776:	9307      	str	r3, [sp, #28]
 8007778:	e774      	b.n	8007664 <_dtoa_r+0x9ac>
 800777a:	f000 fd0f 	bl	800819c <__multadd>
 800777e:	4629      	mov	r1, r5
 8007780:	4607      	mov	r7, r0
 8007782:	2300      	movs	r3, #0
 8007784:	220a      	movs	r2, #10
 8007786:	4658      	mov	r0, fp
 8007788:	f000 fd08 	bl	800819c <__multadd>
 800778c:	4605      	mov	r5, r0
 800778e:	e7f0      	b.n	8007772 <_dtoa_r+0xaba>
 8007790:	9b00      	ldr	r3, [sp, #0]
 8007792:	2b00      	cmp	r3, #0
 8007794:	bfcc      	ite	gt
 8007796:	461e      	movgt	r6, r3
 8007798:	2601      	movle	r6, #1
 800779a:	4456      	add	r6, sl
 800779c:	2700      	movs	r7, #0
 800779e:	4649      	mov	r1, r9
 80077a0:	2201      	movs	r2, #1
 80077a2:	4658      	mov	r0, fp
 80077a4:	f000 fef0 	bl	8008588 <__lshift>
 80077a8:	4621      	mov	r1, r4
 80077aa:	4681      	mov	r9, r0
 80077ac:	f000 ff58 	bl	8008660 <__mcmp>
 80077b0:	2800      	cmp	r0, #0
 80077b2:	dcb0      	bgt.n	8007716 <_dtoa_r+0xa5e>
 80077b4:	d102      	bne.n	80077bc <_dtoa_r+0xb04>
 80077b6:	f018 0f01 	tst.w	r8, #1
 80077ba:	d1ac      	bne.n	8007716 <_dtoa_r+0xa5e>
 80077bc:	4633      	mov	r3, r6
 80077be:	461e      	mov	r6, r3
 80077c0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80077c4:	2a30      	cmp	r2, #48	@ 0x30
 80077c6:	d0fa      	beq.n	80077be <_dtoa_r+0xb06>
 80077c8:	e5c2      	b.n	8007350 <_dtoa_r+0x698>
 80077ca:	459a      	cmp	sl, r3
 80077cc:	d1a4      	bne.n	8007718 <_dtoa_r+0xa60>
 80077ce:	9b04      	ldr	r3, [sp, #16]
 80077d0:	3301      	adds	r3, #1
 80077d2:	9304      	str	r3, [sp, #16]
 80077d4:	2331      	movs	r3, #49	@ 0x31
 80077d6:	f88a 3000 	strb.w	r3, [sl]
 80077da:	e5b9      	b.n	8007350 <_dtoa_r+0x698>
 80077dc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80077de:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800783c <_dtoa_r+0xb84>
 80077e2:	b11b      	cbz	r3, 80077ec <_dtoa_r+0xb34>
 80077e4:	f10a 0308 	add.w	r3, sl, #8
 80077e8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80077ea:	6013      	str	r3, [r2, #0]
 80077ec:	4650      	mov	r0, sl
 80077ee:	b019      	add	sp, #100	@ 0x64
 80077f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80077f6:	2b01      	cmp	r3, #1
 80077f8:	f77f ae37 	ble.w	800746a <_dtoa_r+0x7b2>
 80077fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80077fe:	930a      	str	r3, [sp, #40]	@ 0x28
 8007800:	2001      	movs	r0, #1
 8007802:	e655      	b.n	80074b0 <_dtoa_r+0x7f8>
 8007804:	9b00      	ldr	r3, [sp, #0]
 8007806:	2b00      	cmp	r3, #0
 8007808:	f77f aed6 	ble.w	80075b8 <_dtoa_r+0x900>
 800780c:	4656      	mov	r6, sl
 800780e:	4621      	mov	r1, r4
 8007810:	4648      	mov	r0, r9
 8007812:	f7ff f9c9 	bl	8006ba8 <quorem>
 8007816:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800781a:	f806 8b01 	strb.w	r8, [r6], #1
 800781e:	9b00      	ldr	r3, [sp, #0]
 8007820:	eba6 020a 	sub.w	r2, r6, sl
 8007824:	4293      	cmp	r3, r2
 8007826:	ddb3      	ble.n	8007790 <_dtoa_r+0xad8>
 8007828:	4649      	mov	r1, r9
 800782a:	2300      	movs	r3, #0
 800782c:	220a      	movs	r2, #10
 800782e:	4658      	mov	r0, fp
 8007830:	f000 fcb4 	bl	800819c <__multadd>
 8007834:	4681      	mov	r9, r0
 8007836:	e7ea      	b.n	800780e <_dtoa_r+0xb56>
 8007838:	080097eb 	.word	0x080097eb
 800783c:	08009786 	.word	0x08009786

08007840 <_free_r>:
 8007840:	b538      	push	{r3, r4, r5, lr}
 8007842:	4605      	mov	r5, r0
 8007844:	2900      	cmp	r1, #0
 8007846:	d041      	beq.n	80078cc <_free_r+0x8c>
 8007848:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800784c:	1f0c      	subs	r4, r1, #4
 800784e:	2b00      	cmp	r3, #0
 8007850:	bfb8      	it	lt
 8007852:	18e4      	addlt	r4, r4, r3
 8007854:	f000 fc34 	bl	80080c0 <__malloc_lock>
 8007858:	4a1d      	ldr	r2, [pc, #116]	@ (80078d0 <_free_r+0x90>)
 800785a:	6813      	ldr	r3, [r2, #0]
 800785c:	b933      	cbnz	r3, 800786c <_free_r+0x2c>
 800785e:	6063      	str	r3, [r4, #4]
 8007860:	6014      	str	r4, [r2, #0]
 8007862:	4628      	mov	r0, r5
 8007864:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007868:	f000 bc30 	b.w	80080cc <__malloc_unlock>
 800786c:	42a3      	cmp	r3, r4
 800786e:	d908      	bls.n	8007882 <_free_r+0x42>
 8007870:	6820      	ldr	r0, [r4, #0]
 8007872:	1821      	adds	r1, r4, r0
 8007874:	428b      	cmp	r3, r1
 8007876:	bf01      	itttt	eq
 8007878:	6819      	ldreq	r1, [r3, #0]
 800787a:	685b      	ldreq	r3, [r3, #4]
 800787c:	1809      	addeq	r1, r1, r0
 800787e:	6021      	streq	r1, [r4, #0]
 8007880:	e7ed      	b.n	800785e <_free_r+0x1e>
 8007882:	461a      	mov	r2, r3
 8007884:	685b      	ldr	r3, [r3, #4]
 8007886:	b10b      	cbz	r3, 800788c <_free_r+0x4c>
 8007888:	42a3      	cmp	r3, r4
 800788a:	d9fa      	bls.n	8007882 <_free_r+0x42>
 800788c:	6811      	ldr	r1, [r2, #0]
 800788e:	1850      	adds	r0, r2, r1
 8007890:	42a0      	cmp	r0, r4
 8007892:	d10b      	bne.n	80078ac <_free_r+0x6c>
 8007894:	6820      	ldr	r0, [r4, #0]
 8007896:	4401      	add	r1, r0
 8007898:	1850      	adds	r0, r2, r1
 800789a:	4283      	cmp	r3, r0
 800789c:	6011      	str	r1, [r2, #0]
 800789e:	d1e0      	bne.n	8007862 <_free_r+0x22>
 80078a0:	6818      	ldr	r0, [r3, #0]
 80078a2:	685b      	ldr	r3, [r3, #4]
 80078a4:	6053      	str	r3, [r2, #4]
 80078a6:	4408      	add	r0, r1
 80078a8:	6010      	str	r0, [r2, #0]
 80078aa:	e7da      	b.n	8007862 <_free_r+0x22>
 80078ac:	d902      	bls.n	80078b4 <_free_r+0x74>
 80078ae:	230c      	movs	r3, #12
 80078b0:	602b      	str	r3, [r5, #0]
 80078b2:	e7d6      	b.n	8007862 <_free_r+0x22>
 80078b4:	6820      	ldr	r0, [r4, #0]
 80078b6:	1821      	adds	r1, r4, r0
 80078b8:	428b      	cmp	r3, r1
 80078ba:	bf04      	itt	eq
 80078bc:	6819      	ldreq	r1, [r3, #0]
 80078be:	685b      	ldreq	r3, [r3, #4]
 80078c0:	6063      	str	r3, [r4, #4]
 80078c2:	bf04      	itt	eq
 80078c4:	1809      	addeq	r1, r1, r0
 80078c6:	6021      	streq	r1, [r4, #0]
 80078c8:	6054      	str	r4, [r2, #4]
 80078ca:	e7ca      	b.n	8007862 <_free_r+0x22>
 80078cc:	bd38      	pop	{r3, r4, r5, pc}
 80078ce:	bf00      	nop
 80078d0:	20000704 	.word	0x20000704

080078d4 <rshift>:
 80078d4:	6903      	ldr	r3, [r0, #16]
 80078d6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80078da:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80078de:	ea4f 1261 	mov.w	r2, r1, asr #5
 80078e2:	f100 0414 	add.w	r4, r0, #20
 80078e6:	dd45      	ble.n	8007974 <rshift+0xa0>
 80078e8:	f011 011f 	ands.w	r1, r1, #31
 80078ec:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80078f0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80078f4:	d10c      	bne.n	8007910 <rshift+0x3c>
 80078f6:	f100 0710 	add.w	r7, r0, #16
 80078fa:	4629      	mov	r1, r5
 80078fc:	42b1      	cmp	r1, r6
 80078fe:	d334      	bcc.n	800796a <rshift+0x96>
 8007900:	1a9b      	subs	r3, r3, r2
 8007902:	009b      	lsls	r3, r3, #2
 8007904:	1eea      	subs	r2, r5, #3
 8007906:	4296      	cmp	r6, r2
 8007908:	bf38      	it	cc
 800790a:	2300      	movcc	r3, #0
 800790c:	4423      	add	r3, r4
 800790e:	e015      	b.n	800793c <rshift+0x68>
 8007910:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8007914:	f1c1 0820 	rsb	r8, r1, #32
 8007918:	40cf      	lsrs	r7, r1
 800791a:	f105 0e04 	add.w	lr, r5, #4
 800791e:	46a1      	mov	r9, r4
 8007920:	4576      	cmp	r6, lr
 8007922:	46f4      	mov	ip, lr
 8007924:	d815      	bhi.n	8007952 <rshift+0x7e>
 8007926:	1a9a      	subs	r2, r3, r2
 8007928:	0092      	lsls	r2, r2, #2
 800792a:	3a04      	subs	r2, #4
 800792c:	3501      	adds	r5, #1
 800792e:	42ae      	cmp	r6, r5
 8007930:	bf38      	it	cc
 8007932:	2200      	movcc	r2, #0
 8007934:	18a3      	adds	r3, r4, r2
 8007936:	50a7      	str	r7, [r4, r2]
 8007938:	b107      	cbz	r7, 800793c <rshift+0x68>
 800793a:	3304      	adds	r3, #4
 800793c:	1b1a      	subs	r2, r3, r4
 800793e:	42a3      	cmp	r3, r4
 8007940:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007944:	bf08      	it	eq
 8007946:	2300      	moveq	r3, #0
 8007948:	6102      	str	r2, [r0, #16]
 800794a:	bf08      	it	eq
 800794c:	6143      	streq	r3, [r0, #20]
 800794e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007952:	f8dc c000 	ldr.w	ip, [ip]
 8007956:	fa0c fc08 	lsl.w	ip, ip, r8
 800795a:	ea4c 0707 	orr.w	r7, ip, r7
 800795e:	f849 7b04 	str.w	r7, [r9], #4
 8007962:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007966:	40cf      	lsrs	r7, r1
 8007968:	e7da      	b.n	8007920 <rshift+0x4c>
 800796a:	f851 cb04 	ldr.w	ip, [r1], #4
 800796e:	f847 cf04 	str.w	ip, [r7, #4]!
 8007972:	e7c3      	b.n	80078fc <rshift+0x28>
 8007974:	4623      	mov	r3, r4
 8007976:	e7e1      	b.n	800793c <rshift+0x68>

08007978 <__hexdig_fun>:
 8007978:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800797c:	2b09      	cmp	r3, #9
 800797e:	d802      	bhi.n	8007986 <__hexdig_fun+0xe>
 8007980:	3820      	subs	r0, #32
 8007982:	b2c0      	uxtb	r0, r0
 8007984:	4770      	bx	lr
 8007986:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800798a:	2b05      	cmp	r3, #5
 800798c:	d801      	bhi.n	8007992 <__hexdig_fun+0x1a>
 800798e:	3847      	subs	r0, #71	@ 0x47
 8007990:	e7f7      	b.n	8007982 <__hexdig_fun+0xa>
 8007992:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8007996:	2b05      	cmp	r3, #5
 8007998:	d801      	bhi.n	800799e <__hexdig_fun+0x26>
 800799a:	3827      	subs	r0, #39	@ 0x27
 800799c:	e7f1      	b.n	8007982 <__hexdig_fun+0xa>
 800799e:	2000      	movs	r0, #0
 80079a0:	4770      	bx	lr
	...

080079a4 <__gethex>:
 80079a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079a8:	b085      	sub	sp, #20
 80079aa:	468a      	mov	sl, r1
 80079ac:	9302      	str	r3, [sp, #8]
 80079ae:	680b      	ldr	r3, [r1, #0]
 80079b0:	9001      	str	r0, [sp, #4]
 80079b2:	4690      	mov	r8, r2
 80079b4:	1c9c      	adds	r4, r3, #2
 80079b6:	46a1      	mov	r9, r4
 80079b8:	f814 0b01 	ldrb.w	r0, [r4], #1
 80079bc:	2830      	cmp	r0, #48	@ 0x30
 80079be:	d0fa      	beq.n	80079b6 <__gethex+0x12>
 80079c0:	eba9 0303 	sub.w	r3, r9, r3
 80079c4:	f1a3 0b02 	sub.w	fp, r3, #2
 80079c8:	f7ff ffd6 	bl	8007978 <__hexdig_fun>
 80079cc:	4605      	mov	r5, r0
 80079ce:	2800      	cmp	r0, #0
 80079d0:	d168      	bne.n	8007aa4 <__gethex+0x100>
 80079d2:	49a0      	ldr	r1, [pc, #640]	@ (8007c54 <__gethex+0x2b0>)
 80079d4:	2201      	movs	r2, #1
 80079d6:	4648      	mov	r0, r9
 80079d8:	f7fe ffc5 	bl	8006966 <strncmp>
 80079dc:	4607      	mov	r7, r0
 80079de:	2800      	cmp	r0, #0
 80079e0:	d167      	bne.n	8007ab2 <__gethex+0x10e>
 80079e2:	f899 0001 	ldrb.w	r0, [r9, #1]
 80079e6:	4626      	mov	r6, r4
 80079e8:	f7ff ffc6 	bl	8007978 <__hexdig_fun>
 80079ec:	2800      	cmp	r0, #0
 80079ee:	d062      	beq.n	8007ab6 <__gethex+0x112>
 80079f0:	4623      	mov	r3, r4
 80079f2:	7818      	ldrb	r0, [r3, #0]
 80079f4:	2830      	cmp	r0, #48	@ 0x30
 80079f6:	4699      	mov	r9, r3
 80079f8:	f103 0301 	add.w	r3, r3, #1
 80079fc:	d0f9      	beq.n	80079f2 <__gethex+0x4e>
 80079fe:	f7ff ffbb 	bl	8007978 <__hexdig_fun>
 8007a02:	fab0 f580 	clz	r5, r0
 8007a06:	096d      	lsrs	r5, r5, #5
 8007a08:	f04f 0b01 	mov.w	fp, #1
 8007a0c:	464a      	mov	r2, r9
 8007a0e:	4616      	mov	r6, r2
 8007a10:	3201      	adds	r2, #1
 8007a12:	7830      	ldrb	r0, [r6, #0]
 8007a14:	f7ff ffb0 	bl	8007978 <__hexdig_fun>
 8007a18:	2800      	cmp	r0, #0
 8007a1a:	d1f8      	bne.n	8007a0e <__gethex+0x6a>
 8007a1c:	498d      	ldr	r1, [pc, #564]	@ (8007c54 <__gethex+0x2b0>)
 8007a1e:	2201      	movs	r2, #1
 8007a20:	4630      	mov	r0, r6
 8007a22:	f7fe ffa0 	bl	8006966 <strncmp>
 8007a26:	2800      	cmp	r0, #0
 8007a28:	d13f      	bne.n	8007aaa <__gethex+0x106>
 8007a2a:	b944      	cbnz	r4, 8007a3e <__gethex+0x9a>
 8007a2c:	1c74      	adds	r4, r6, #1
 8007a2e:	4622      	mov	r2, r4
 8007a30:	4616      	mov	r6, r2
 8007a32:	3201      	adds	r2, #1
 8007a34:	7830      	ldrb	r0, [r6, #0]
 8007a36:	f7ff ff9f 	bl	8007978 <__hexdig_fun>
 8007a3a:	2800      	cmp	r0, #0
 8007a3c:	d1f8      	bne.n	8007a30 <__gethex+0x8c>
 8007a3e:	1ba4      	subs	r4, r4, r6
 8007a40:	00a7      	lsls	r7, r4, #2
 8007a42:	7833      	ldrb	r3, [r6, #0]
 8007a44:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8007a48:	2b50      	cmp	r3, #80	@ 0x50
 8007a4a:	d13e      	bne.n	8007aca <__gethex+0x126>
 8007a4c:	7873      	ldrb	r3, [r6, #1]
 8007a4e:	2b2b      	cmp	r3, #43	@ 0x2b
 8007a50:	d033      	beq.n	8007aba <__gethex+0x116>
 8007a52:	2b2d      	cmp	r3, #45	@ 0x2d
 8007a54:	d034      	beq.n	8007ac0 <__gethex+0x11c>
 8007a56:	1c71      	adds	r1, r6, #1
 8007a58:	2400      	movs	r4, #0
 8007a5a:	7808      	ldrb	r0, [r1, #0]
 8007a5c:	f7ff ff8c 	bl	8007978 <__hexdig_fun>
 8007a60:	1e43      	subs	r3, r0, #1
 8007a62:	b2db      	uxtb	r3, r3
 8007a64:	2b18      	cmp	r3, #24
 8007a66:	d830      	bhi.n	8007aca <__gethex+0x126>
 8007a68:	f1a0 0210 	sub.w	r2, r0, #16
 8007a6c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8007a70:	f7ff ff82 	bl	8007978 <__hexdig_fun>
 8007a74:	f100 3cff 	add.w	ip, r0, #4294967295
 8007a78:	fa5f fc8c 	uxtb.w	ip, ip
 8007a7c:	f1bc 0f18 	cmp.w	ip, #24
 8007a80:	f04f 030a 	mov.w	r3, #10
 8007a84:	d91e      	bls.n	8007ac4 <__gethex+0x120>
 8007a86:	b104      	cbz	r4, 8007a8a <__gethex+0xe6>
 8007a88:	4252      	negs	r2, r2
 8007a8a:	4417      	add	r7, r2
 8007a8c:	f8ca 1000 	str.w	r1, [sl]
 8007a90:	b1ed      	cbz	r5, 8007ace <__gethex+0x12a>
 8007a92:	f1bb 0f00 	cmp.w	fp, #0
 8007a96:	bf0c      	ite	eq
 8007a98:	2506      	moveq	r5, #6
 8007a9a:	2500      	movne	r5, #0
 8007a9c:	4628      	mov	r0, r5
 8007a9e:	b005      	add	sp, #20
 8007aa0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007aa4:	2500      	movs	r5, #0
 8007aa6:	462c      	mov	r4, r5
 8007aa8:	e7b0      	b.n	8007a0c <__gethex+0x68>
 8007aaa:	2c00      	cmp	r4, #0
 8007aac:	d1c7      	bne.n	8007a3e <__gethex+0x9a>
 8007aae:	4627      	mov	r7, r4
 8007ab0:	e7c7      	b.n	8007a42 <__gethex+0x9e>
 8007ab2:	464e      	mov	r6, r9
 8007ab4:	462f      	mov	r7, r5
 8007ab6:	2501      	movs	r5, #1
 8007ab8:	e7c3      	b.n	8007a42 <__gethex+0x9e>
 8007aba:	2400      	movs	r4, #0
 8007abc:	1cb1      	adds	r1, r6, #2
 8007abe:	e7cc      	b.n	8007a5a <__gethex+0xb6>
 8007ac0:	2401      	movs	r4, #1
 8007ac2:	e7fb      	b.n	8007abc <__gethex+0x118>
 8007ac4:	fb03 0002 	mla	r0, r3, r2, r0
 8007ac8:	e7ce      	b.n	8007a68 <__gethex+0xc4>
 8007aca:	4631      	mov	r1, r6
 8007acc:	e7de      	b.n	8007a8c <__gethex+0xe8>
 8007ace:	eba6 0309 	sub.w	r3, r6, r9
 8007ad2:	3b01      	subs	r3, #1
 8007ad4:	4629      	mov	r1, r5
 8007ad6:	2b07      	cmp	r3, #7
 8007ad8:	dc0a      	bgt.n	8007af0 <__gethex+0x14c>
 8007ada:	9801      	ldr	r0, [sp, #4]
 8007adc:	f000 fafc 	bl	80080d8 <_Balloc>
 8007ae0:	4604      	mov	r4, r0
 8007ae2:	b940      	cbnz	r0, 8007af6 <__gethex+0x152>
 8007ae4:	4b5c      	ldr	r3, [pc, #368]	@ (8007c58 <__gethex+0x2b4>)
 8007ae6:	4602      	mov	r2, r0
 8007ae8:	21e4      	movs	r1, #228	@ 0xe4
 8007aea:	485c      	ldr	r0, [pc, #368]	@ (8007c5c <__gethex+0x2b8>)
 8007aec:	f7ff f83e 	bl	8006b6c <__assert_func>
 8007af0:	3101      	adds	r1, #1
 8007af2:	105b      	asrs	r3, r3, #1
 8007af4:	e7ef      	b.n	8007ad6 <__gethex+0x132>
 8007af6:	f100 0a14 	add.w	sl, r0, #20
 8007afa:	2300      	movs	r3, #0
 8007afc:	4655      	mov	r5, sl
 8007afe:	469b      	mov	fp, r3
 8007b00:	45b1      	cmp	r9, r6
 8007b02:	d337      	bcc.n	8007b74 <__gethex+0x1d0>
 8007b04:	f845 bb04 	str.w	fp, [r5], #4
 8007b08:	eba5 050a 	sub.w	r5, r5, sl
 8007b0c:	10ad      	asrs	r5, r5, #2
 8007b0e:	6125      	str	r5, [r4, #16]
 8007b10:	4658      	mov	r0, fp
 8007b12:	f000 fbd3 	bl	80082bc <__hi0bits>
 8007b16:	016d      	lsls	r5, r5, #5
 8007b18:	f8d8 6000 	ldr.w	r6, [r8]
 8007b1c:	1a2d      	subs	r5, r5, r0
 8007b1e:	42b5      	cmp	r5, r6
 8007b20:	dd54      	ble.n	8007bcc <__gethex+0x228>
 8007b22:	1bad      	subs	r5, r5, r6
 8007b24:	4629      	mov	r1, r5
 8007b26:	4620      	mov	r0, r4
 8007b28:	f000 ff67 	bl	80089fa <__any_on>
 8007b2c:	4681      	mov	r9, r0
 8007b2e:	b178      	cbz	r0, 8007b50 <__gethex+0x1ac>
 8007b30:	1e6b      	subs	r3, r5, #1
 8007b32:	1159      	asrs	r1, r3, #5
 8007b34:	f003 021f 	and.w	r2, r3, #31
 8007b38:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8007b3c:	f04f 0901 	mov.w	r9, #1
 8007b40:	fa09 f202 	lsl.w	r2, r9, r2
 8007b44:	420a      	tst	r2, r1
 8007b46:	d003      	beq.n	8007b50 <__gethex+0x1ac>
 8007b48:	454b      	cmp	r3, r9
 8007b4a:	dc36      	bgt.n	8007bba <__gethex+0x216>
 8007b4c:	f04f 0902 	mov.w	r9, #2
 8007b50:	4629      	mov	r1, r5
 8007b52:	4620      	mov	r0, r4
 8007b54:	f7ff febe 	bl	80078d4 <rshift>
 8007b58:	442f      	add	r7, r5
 8007b5a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007b5e:	42bb      	cmp	r3, r7
 8007b60:	da42      	bge.n	8007be8 <__gethex+0x244>
 8007b62:	9801      	ldr	r0, [sp, #4]
 8007b64:	4621      	mov	r1, r4
 8007b66:	f000 faf7 	bl	8008158 <_Bfree>
 8007b6a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007b6c:	2300      	movs	r3, #0
 8007b6e:	6013      	str	r3, [r2, #0]
 8007b70:	25a3      	movs	r5, #163	@ 0xa3
 8007b72:	e793      	b.n	8007a9c <__gethex+0xf8>
 8007b74:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8007b78:	2a2e      	cmp	r2, #46	@ 0x2e
 8007b7a:	d012      	beq.n	8007ba2 <__gethex+0x1fe>
 8007b7c:	2b20      	cmp	r3, #32
 8007b7e:	d104      	bne.n	8007b8a <__gethex+0x1e6>
 8007b80:	f845 bb04 	str.w	fp, [r5], #4
 8007b84:	f04f 0b00 	mov.w	fp, #0
 8007b88:	465b      	mov	r3, fp
 8007b8a:	7830      	ldrb	r0, [r6, #0]
 8007b8c:	9303      	str	r3, [sp, #12]
 8007b8e:	f7ff fef3 	bl	8007978 <__hexdig_fun>
 8007b92:	9b03      	ldr	r3, [sp, #12]
 8007b94:	f000 000f 	and.w	r0, r0, #15
 8007b98:	4098      	lsls	r0, r3
 8007b9a:	ea4b 0b00 	orr.w	fp, fp, r0
 8007b9e:	3304      	adds	r3, #4
 8007ba0:	e7ae      	b.n	8007b00 <__gethex+0x15c>
 8007ba2:	45b1      	cmp	r9, r6
 8007ba4:	d8ea      	bhi.n	8007b7c <__gethex+0x1d8>
 8007ba6:	492b      	ldr	r1, [pc, #172]	@ (8007c54 <__gethex+0x2b0>)
 8007ba8:	9303      	str	r3, [sp, #12]
 8007baa:	2201      	movs	r2, #1
 8007bac:	4630      	mov	r0, r6
 8007bae:	f7fe feda 	bl	8006966 <strncmp>
 8007bb2:	9b03      	ldr	r3, [sp, #12]
 8007bb4:	2800      	cmp	r0, #0
 8007bb6:	d1e1      	bne.n	8007b7c <__gethex+0x1d8>
 8007bb8:	e7a2      	b.n	8007b00 <__gethex+0x15c>
 8007bba:	1ea9      	subs	r1, r5, #2
 8007bbc:	4620      	mov	r0, r4
 8007bbe:	f000 ff1c 	bl	80089fa <__any_on>
 8007bc2:	2800      	cmp	r0, #0
 8007bc4:	d0c2      	beq.n	8007b4c <__gethex+0x1a8>
 8007bc6:	f04f 0903 	mov.w	r9, #3
 8007bca:	e7c1      	b.n	8007b50 <__gethex+0x1ac>
 8007bcc:	da09      	bge.n	8007be2 <__gethex+0x23e>
 8007bce:	1b75      	subs	r5, r6, r5
 8007bd0:	4621      	mov	r1, r4
 8007bd2:	9801      	ldr	r0, [sp, #4]
 8007bd4:	462a      	mov	r2, r5
 8007bd6:	f000 fcd7 	bl	8008588 <__lshift>
 8007bda:	1b7f      	subs	r7, r7, r5
 8007bdc:	4604      	mov	r4, r0
 8007bde:	f100 0a14 	add.w	sl, r0, #20
 8007be2:	f04f 0900 	mov.w	r9, #0
 8007be6:	e7b8      	b.n	8007b5a <__gethex+0x1b6>
 8007be8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8007bec:	42bd      	cmp	r5, r7
 8007bee:	dd6f      	ble.n	8007cd0 <__gethex+0x32c>
 8007bf0:	1bed      	subs	r5, r5, r7
 8007bf2:	42ae      	cmp	r6, r5
 8007bf4:	dc34      	bgt.n	8007c60 <__gethex+0x2bc>
 8007bf6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007bfa:	2b02      	cmp	r3, #2
 8007bfc:	d022      	beq.n	8007c44 <__gethex+0x2a0>
 8007bfe:	2b03      	cmp	r3, #3
 8007c00:	d024      	beq.n	8007c4c <__gethex+0x2a8>
 8007c02:	2b01      	cmp	r3, #1
 8007c04:	d115      	bne.n	8007c32 <__gethex+0x28e>
 8007c06:	42ae      	cmp	r6, r5
 8007c08:	d113      	bne.n	8007c32 <__gethex+0x28e>
 8007c0a:	2e01      	cmp	r6, #1
 8007c0c:	d10b      	bne.n	8007c26 <__gethex+0x282>
 8007c0e:	9a02      	ldr	r2, [sp, #8]
 8007c10:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8007c14:	6013      	str	r3, [r2, #0]
 8007c16:	2301      	movs	r3, #1
 8007c18:	6123      	str	r3, [r4, #16]
 8007c1a:	f8ca 3000 	str.w	r3, [sl]
 8007c1e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007c20:	2562      	movs	r5, #98	@ 0x62
 8007c22:	601c      	str	r4, [r3, #0]
 8007c24:	e73a      	b.n	8007a9c <__gethex+0xf8>
 8007c26:	1e71      	subs	r1, r6, #1
 8007c28:	4620      	mov	r0, r4
 8007c2a:	f000 fee6 	bl	80089fa <__any_on>
 8007c2e:	2800      	cmp	r0, #0
 8007c30:	d1ed      	bne.n	8007c0e <__gethex+0x26a>
 8007c32:	9801      	ldr	r0, [sp, #4]
 8007c34:	4621      	mov	r1, r4
 8007c36:	f000 fa8f 	bl	8008158 <_Bfree>
 8007c3a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007c3c:	2300      	movs	r3, #0
 8007c3e:	6013      	str	r3, [r2, #0]
 8007c40:	2550      	movs	r5, #80	@ 0x50
 8007c42:	e72b      	b.n	8007a9c <__gethex+0xf8>
 8007c44:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d1f3      	bne.n	8007c32 <__gethex+0x28e>
 8007c4a:	e7e0      	b.n	8007c0e <__gethex+0x26a>
 8007c4c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d1dd      	bne.n	8007c0e <__gethex+0x26a>
 8007c52:	e7ee      	b.n	8007c32 <__gethex+0x28e>
 8007c54:	08009644 	.word	0x08009644
 8007c58:	080097eb 	.word	0x080097eb
 8007c5c:	080097fc 	.word	0x080097fc
 8007c60:	1e6f      	subs	r7, r5, #1
 8007c62:	f1b9 0f00 	cmp.w	r9, #0
 8007c66:	d130      	bne.n	8007cca <__gethex+0x326>
 8007c68:	b127      	cbz	r7, 8007c74 <__gethex+0x2d0>
 8007c6a:	4639      	mov	r1, r7
 8007c6c:	4620      	mov	r0, r4
 8007c6e:	f000 fec4 	bl	80089fa <__any_on>
 8007c72:	4681      	mov	r9, r0
 8007c74:	117a      	asrs	r2, r7, #5
 8007c76:	2301      	movs	r3, #1
 8007c78:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8007c7c:	f007 071f 	and.w	r7, r7, #31
 8007c80:	40bb      	lsls	r3, r7
 8007c82:	4213      	tst	r3, r2
 8007c84:	4629      	mov	r1, r5
 8007c86:	4620      	mov	r0, r4
 8007c88:	bf18      	it	ne
 8007c8a:	f049 0902 	orrne.w	r9, r9, #2
 8007c8e:	f7ff fe21 	bl	80078d4 <rshift>
 8007c92:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8007c96:	1b76      	subs	r6, r6, r5
 8007c98:	2502      	movs	r5, #2
 8007c9a:	f1b9 0f00 	cmp.w	r9, #0
 8007c9e:	d047      	beq.n	8007d30 <__gethex+0x38c>
 8007ca0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007ca4:	2b02      	cmp	r3, #2
 8007ca6:	d015      	beq.n	8007cd4 <__gethex+0x330>
 8007ca8:	2b03      	cmp	r3, #3
 8007caa:	d017      	beq.n	8007cdc <__gethex+0x338>
 8007cac:	2b01      	cmp	r3, #1
 8007cae:	d109      	bne.n	8007cc4 <__gethex+0x320>
 8007cb0:	f019 0f02 	tst.w	r9, #2
 8007cb4:	d006      	beq.n	8007cc4 <__gethex+0x320>
 8007cb6:	f8da 3000 	ldr.w	r3, [sl]
 8007cba:	ea49 0903 	orr.w	r9, r9, r3
 8007cbe:	f019 0f01 	tst.w	r9, #1
 8007cc2:	d10e      	bne.n	8007ce2 <__gethex+0x33e>
 8007cc4:	f045 0510 	orr.w	r5, r5, #16
 8007cc8:	e032      	b.n	8007d30 <__gethex+0x38c>
 8007cca:	f04f 0901 	mov.w	r9, #1
 8007cce:	e7d1      	b.n	8007c74 <__gethex+0x2d0>
 8007cd0:	2501      	movs	r5, #1
 8007cd2:	e7e2      	b.n	8007c9a <__gethex+0x2f6>
 8007cd4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007cd6:	f1c3 0301 	rsb	r3, r3, #1
 8007cda:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007cdc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d0f0      	beq.n	8007cc4 <__gethex+0x320>
 8007ce2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8007ce6:	f104 0314 	add.w	r3, r4, #20
 8007cea:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8007cee:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8007cf2:	f04f 0c00 	mov.w	ip, #0
 8007cf6:	4618      	mov	r0, r3
 8007cf8:	f853 2b04 	ldr.w	r2, [r3], #4
 8007cfc:	f1b2 3fff 	cmp.w	r2, #4294967295
 8007d00:	d01b      	beq.n	8007d3a <__gethex+0x396>
 8007d02:	3201      	adds	r2, #1
 8007d04:	6002      	str	r2, [r0, #0]
 8007d06:	2d02      	cmp	r5, #2
 8007d08:	f104 0314 	add.w	r3, r4, #20
 8007d0c:	d13c      	bne.n	8007d88 <__gethex+0x3e4>
 8007d0e:	f8d8 2000 	ldr.w	r2, [r8]
 8007d12:	3a01      	subs	r2, #1
 8007d14:	42b2      	cmp	r2, r6
 8007d16:	d109      	bne.n	8007d2c <__gethex+0x388>
 8007d18:	1171      	asrs	r1, r6, #5
 8007d1a:	2201      	movs	r2, #1
 8007d1c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007d20:	f006 061f 	and.w	r6, r6, #31
 8007d24:	fa02 f606 	lsl.w	r6, r2, r6
 8007d28:	421e      	tst	r6, r3
 8007d2a:	d13a      	bne.n	8007da2 <__gethex+0x3fe>
 8007d2c:	f045 0520 	orr.w	r5, r5, #32
 8007d30:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007d32:	601c      	str	r4, [r3, #0]
 8007d34:	9b02      	ldr	r3, [sp, #8]
 8007d36:	601f      	str	r7, [r3, #0]
 8007d38:	e6b0      	b.n	8007a9c <__gethex+0xf8>
 8007d3a:	4299      	cmp	r1, r3
 8007d3c:	f843 cc04 	str.w	ip, [r3, #-4]
 8007d40:	d8d9      	bhi.n	8007cf6 <__gethex+0x352>
 8007d42:	68a3      	ldr	r3, [r4, #8]
 8007d44:	459b      	cmp	fp, r3
 8007d46:	db17      	blt.n	8007d78 <__gethex+0x3d4>
 8007d48:	6861      	ldr	r1, [r4, #4]
 8007d4a:	9801      	ldr	r0, [sp, #4]
 8007d4c:	3101      	adds	r1, #1
 8007d4e:	f000 f9c3 	bl	80080d8 <_Balloc>
 8007d52:	4681      	mov	r9, r0
 8007d54:	b918      	cbnz	r0, 8007d5e <__gethex+0x3ba>
 8007d56:	4b1a      	ldr	r3, [pc, #104]	@ (8007dc0 <__gethex+0x41c>)
 8007d58:	4602      	mov	r2, r0
 8007d5a:	2184      	movs	r1, #132	@ 0x84
 8007d5c:	e6c5      	b.n	8007aea <__gethex+0x146>
 8007d5e:	6922      	ldr	r2, [r4, #16]
 8007d60:	3202      	adds	r2, #2
 8007d62:	f104 010c 	add.w	r1, r4, #12
 8007d66:	0092      	lsls	r2, r2, #2
 8007d68:	300c      	adds	r0, #12
 8007d6a:	f7fe fee2 	bl	8006b32 <memcpy>
 8007d6e:	4621      	mov	r1, r4
 8007d70:	9801      	ldr	r0, [sp, #4]
 8007d72:	f000 f9f1 	bl	8008158 <_Bfree>
 8007d76:	464c      	mov	r4, r9
 8007d78:	6923      	ldr	r3, [r4, #16]
 8007d7a:	1c5a      	adds	r2, r3, #1
 8007d7c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007d80:	6122      	str	r2, [r4, #16]
 8007d82:	2201      	movs	r2, #1
 8007d84:	615a      	str	r2, [r3, #20]
 8007d86:	e7be      	b.n	8007d06 <__gethex+0x362>
 8007d88:	6922      	ldr	r2, [r4, #16]
 8007d8a:	455a      	cmp	r2, fp
 8007d8c:	dd0b      	ble.n	8007da6 <__gethex+0x402>
 8007d8e:	2101      	movs	r1, #1
 8007d90:	4620      	mov	r0, r4
 8007d92:	f7ff fd9f 	bl	80078d4 <rshift>
 8007d96:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007d9a:	3701      	adds	r7, #1
 8007d9c:	42bb      	cmp	r3, r7
 8007d9e:	f6ff aee0 	blt.w	8007b62 <__gethex+0x1be>
 8007da2:	2501      	movs	r5, #1
 8007da4:	e7c2      	b.n	8007d2c <__gethex+0x388>
 8007da6:	f016 061f 	ands.w	r6, r6, #31
 8007daa:	d0fa      	beq.n	8007da2 <__gethex+0x3fe>
 8007dac:	4453      	add	r3, sl
 8007dae:	f1c6 0620 	rsb	r6, r6, #32
 8007db2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8007db6:	f000 fa81 	bl	80082bc <__hi0bits>
 8007dba:	42b0      	cmp	r0, r6
 8007dbc:	dbe7      	blt.n	8007d8e <__gethex+0x3ea>
 8007dbe:	e7f0      	b.n	8007da2 <__gethex+0x3fe>
 8007dc0:	080097eb 	.word	0x080097eb

08007dc4 <L_shift>:
 8007dc4:	f1c2 0208 	rsb	r2, r2, #8
 8007dc8:	0092      	lsls	r2, r2, #2
 8007dca:	b570      	push	{r4, r5, r6, lr}
 8007dcc:	f1c2 0620 	rsb	r6, r2, #32
 8007dd0:	6843      	ldr	r3, [r0, #4]
 8007dd2:	6804      	ldr	r4, [r0, #0]
 8007dd4:	fa03 f506 	lsl.w	r5, r3, r6
 8007dd8:	432c      	orrs	r4, r5
 8007dda:	40d3      	lsrs	r3, r2
 8007ddc:	6004      	str	r4, [r0, #0]
 8007dde:	f840 3f04 	str.w	r3, [r0, #4]!
 8007de2:	4288      	cmp	r0, r1
 8007de4:	d3f4      	bcc.n	8007dd0 <L_shift+0xc>
 8007de6:	bd70      	pop	{r4, r5, r6, pc}

08007de8 <__match>:
 8007de8:	b530      	push	{r4, r5, lr}
 8007dea:	6803      	ldr	r3, [r0, #0]
 8007dec:	3301      	adds	r3, #1
 8007dee:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007df2:	b914      	cbnz	r4, 8007dfa <__match+0x12>
 8007df4:	6003      	str	r3, [r0, #0]
 8007df6:	2001      	movs	r0, #1
 8007df8:	bd30      	pop	{r4, r5, pc}
 8007dfa:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007dfe:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8007e02:	2d19      	cmp	r5, #25
 8007e04:	bf98      	it	ls
 8007e06:	3220      	addls	r2, #32
 8007e08:	42a2      	cmp	r2, r4
 8007e0a:	d0f0      	beq.n	8007dee <__match+0x6>
 8007e0c:	2000      	movs	r0, #0
 8007e0e:	e7f3      	b.n	8007df8 <__match+0x10>

08007e10 <__hexnan>:
 8007e10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e14:	680b      	ldr	r3, [r1, #0]
 8007e16:	6801      	ldr	r1, [r0, #0]
 8007e18:	115e      	asrs	r6, r3, #5
 8007e1a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8007e1e:	f013 031f 	ands.w	r3, r3, #31
 8007e22:	b087      	sub	sp, #28
 8007e24:	bf18      	it	ne
 8007e26:	3604      	addne	r6, #4
 8007e28:	2500      	movs	r5, #0
 8007e2a:	1f37      	subs	r7, r6, #4
 8007e2c:	4682      	mov	sl, r0
 8007e2e:	4690      	mov	r8, r2
 8007e30:	9301      	str	r3, [sp, #4]
 8007e32:	f846 5c04 	str.w	r5, [r6, #-4]
 8007e36:	46b9      	mov	r9, r7
 8007e38:	463c      	mov	r4, r7
 8007e3a:	9502      	str	r5, [sp, #8]
 8007e3c:	46ab      	mov	fp, r5
 8007e3e:	784a      	ldrb	r2, [r1, #1]
 8007e40:	1c4b      	adds	r3, r1, #1
 8007e42:	9303      	str	r3, [sp, #12]
 8007e44:	b342      	cbz	r2, 8007e98 <__hexnan+0x88>
 8007e46:	4610      	mov	r0, r2
 8007e48:	9105      	str	r1, [sp, #20]
 8007e4a:	9204      	str	r2, [sp, #16]
 8007e4c:	f7ff fd94 	bl	8007978 <__hexdig_fun>
 8007e50:	2800      	cmp	r0, #0
 8007e52:	d151      	bne.n	8007ef8 <__hexnan+0xe8>
 8007e54:	9a04      	ldr	r2, [sp, #16]
 8007e56:	9905      	ldr	r1, [sp, #20]
 8007e58:	2a20      	cmp	r2, #32
 8007e5a:	d818      	bhi.n	8007e8e <__hexnan+0x7e>
 8007e5c:	9b02      	ldr	r3, [sp, #8]
 8007e5e:	459b      	cmp	fp, r3
 8007e60:	dd13      	ble.n	8007e8a <__hexnan+0x7a>
 8007e62:	454c      	cmp	r4, r9
 8007e64:	d206      	bcs.n	8007e74 <__hexnan+0x64>
 8007e66:	2d07      	cmp	r5, #7
 8007e68:	dc04      	bgt.n	8007e74 <__hexnan+0x64>
 8007e6a:	462a      	mov	r2, r5
 8007e6c:	4649      	mov	r1, r9
 8007e6e:	4620      	mov	r0, r4
 8007e70:	f7ff ffa8 	bl	8007dc4 <L_shift>
 8007e74:	4544      	cmp	r4, r8
 8007e76:	d952      	bls.n	8007f1e <__hexnan+0x10e>
 8007e78:	2300      	movs	r3, #0
 8007e7a:	f1a4 0904 	sub.w	r9, r4, #4
 8007e7e:	f844 3c04 	str.w	r3, [r4, #-4]
 8007e82:	f8cd b008 	str.w	fp, [sp, #8]
 8007e86:	464c      	mov	r4, r9
 8007e88:	461d      	mov	r5, r3
 8007e8a:	9903      	ldr	r1, [sp, #12]
 8007e8c:	e7d7      	b.n	8007e3e <__hexnan+0x2e>
 8007e8e:	2a29      	cmp	r2, #41	@ 0x29
 8007e90:	d157      	bne.n	8007f42 <__hexnan+0x132>
 8007e92:	3102      	adds	r1, #2
 8007e94:	f8ca 1000 	str.w	r1, [sl]
 8007e98:	f1bb 0f00 	cmp.w	fp, #0
 8007e9c:	d051      	beq.n	8007f42 <__hexnan+0x132>
 8007e9e:	454c      	cmp	r4, r9
 8007ea0:	d206      	bcs.n	8007eb0 <__hexnan+0xa0>
 8007ea2:	2d07      	cmp	r5, #7
 8007ea4:	dc04      	bgt.n	8007eb0 <__hexnan+0xa0>
 8007ea6:	462a      	mov	r2, r5
 8007ea8:	4649      	mov	r1, r9
 8007eaa:	4620      	mov	r0, r4
 8007eac:	f7ff ff8a 	bl	8007dc4 <L_shift>
 8007eb0:	4544      	cmp	r4, r8
 8007eb2:	d936      	bls.n	8007f22 <__hexnan+0x112>
 8007eb4:	f1a8 0204 	sub.w	r2, r8, #4
 8007eb8:	4623      	mov	r3, r4
 8007eba:	f853 1b04 	ldr.w	r1, [r3], #4
 8007ebe:	f842 1f04 	str.w	r1, [r2, #4]!
 8007ec2:	429f      	cmp	r7, r3
 8007ec4:	d2f9      	bcs.n	8007eba <__hexnan+0xaa>
 8007ec6:	1b3b      	subs	r3, r7, r4
 8007ec8:	f023 0303 	bic.w	r3, r3, #3
 8007ecc:	3304      	adds	r3, #4
 8007ece:	3401      	adds	r4, #1
 8007ed0:	3e03      	subs	r6, #3
 8007ed2:	42b4      	cmp	r4, r6
 8007ed4:	bf88      	it	hi
 8007ed6:	2304      	movhi	r3, #4
 8007ed8:	4443      	add	r3, r8
 8007eda:	2200      	movs	r2, #0
 8007edc:	f843 2b04 	str.w	r2, [r3], #4
 8007ee0:	429f      	cmp	r7, r3
 8007ee2:	d2fb      	bcs.n	8007edc <__hexnan+0xcc>
 8007ee4:	683b      	ldr	r3, [r7, #0]
 8007ee6:	b91b      	cbnz	r3, 8007ef0 <__hexnan+0xe0>
 8007ee8:	4547      	cmp	r7, r8
 8007eea:	d128      	bne.n	8007f3e <__hexnan+0x12e>
 8007eec:	2301      	movs	r3, #1
 8007eee:	603b      	str	r3, [r7, #0]
 8007ef0:	2005      	movs	r0, #5
 8007ef2:	b007      	add	sp, #28
 8007ef4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ef8:	3501      	adds	r5, #1
 8007efa:	2d08      	cmp	r5, #8
 8007efc:	f10b 0b01 	add.w	fp, fp, #1
 8007f00:	dd06      	ble.n	8007f10 <__hexnan+0x100>
 8007f02:	4544      	cmp	r4, r8
 8007f04:	d9c1      	bls.n	8007e8a <__hexnan+0x7a>
 8007f06:	2300      	movs	r3, #0
 8007f08:	f844 3c04 	str.w	r3, [r4, #-4]
 8007f0c:	2501      	movs	r5, #1
 8007f0e:	3c04      	subs	r4, #4
 8007f10:	6822      	ldr	r2, [r4, #0]
 8007f12:	f000 000f 	and.w	r0, r0, #15
 8007f16:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8007f1a:	6020      	str	r0, [r4, #0]
 8007f1c:	e7b5      	b.n	8007e8a <__hexnan+0x7a>
 8007f1e:	2508      	movs	r5, #8
 8007f20:	e7b3      	b.n	8007e8a <__hexnan+0x7a>
 8007f22:	9b01      	ldr	r3, [sp, #4]
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d0dd      	beq.n	8007ee4 <__hexnan+0xd4>
 8007f28:	f1c3 0320 	rsb	r3, r3, #32
 8007f2c:	f04f 32ff 	mov.w	r2, #4294967295
 8007f30:	40da      	lsrs	r2, r3
 8007f32:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8007f36:	4013      	ands	r3, r2
 8007f38:	f846 3c04 	str.w	r3, [r6, #-4]
 8007f3c:	e7d2      	b.n	8007ee4 <__hexnan+0xd4>
 8007f3e:	3f04      	subs	r7, #4
 8007f40:	e7d0      	b.n	8007ee4 <__hexnan+0xd4>
 8007f42:	2004      	movs	r0, #4
 8007f44:	e7d5      	b.n	8007ef2 <__hexnan+0xe2>
	...

08007f48 <malloc>:
 8007f48:	4b02      	ldr	r3, [pc, #8]	@ (8007f54 <malloc+0xc>)
 8007f4a:	4601      	mov	r1, r0
 8007f4c:	6818      	ldr	r0, [r3, #0]
 8007f4e:	f000 b825 	b.w	8007f9c <_malloc_r>
 8007f52:	bf00      	nop
 8007f54:	2000018c 	.word	0x2000018c

08007f58 <sbrk_aligned>:
 8007f58:	b570      	push	{r4, r5, r6, lr}
 8007f5a:	4e0f      	ldr	r6, [pc, #60]	@ (8007f98 <sbrk_aligned+0x40>)
 8007f5c:	460c      	mov	r4, r1
 8007f5e:	6831      	ldr	r1, [r6, #0]
 8007f60:	4605      	mov	r5, r0
 8007f62:	b911      	cbnz	r1, 8007f6a <sbrk_aligned+0x12>
 8007f64:	f001 f9f8 	bl	8009358 <_sbrk_r>
 8007f68:	6030      	str	r0, [r6, #0]
 8007f6a:	4621      	mov	r1, r4
 8007f6c:	4628      	mov	r0, r5
 8007f6e:	f001 f9f3 	bl	8009358 <_sbrk_r>
 8007f72:	1c43      	adds	r3, r0, #1
 8007f74:	d103      	bne.n	8007f7e <sbrk_aligned+0x26>
 8007f76:	f04f 34ff 	mov.w	r4, #4294967295
 8007f7a:	4620      	mov	r0, r4
 8007f7c:	bd70      	pop	{r4, r5, r6, pc}
 8007f7e:	1cc4      	adds	r4, r0, #3
 8007f80:	f024 0403 	bic.w	r4, r4, #3
 8007f84:	42a0      	cmp	r0, r4
 8007f86:	d0f8      	beq.n	8007f7a <sbrk_aligned+0x22>
 8007f88:	1a21      	subs	r1, r4, r0
 8007f8a:	4628      	mov	r0, r5
 8007f8c:	f001 f9e4 	bl	8009358 <_sbrk_r>
 8007f90:	3001      	adds	r0, #1
 8007f92:	d1f2      	bne.n	8007f7a <sbrk_aligned+0x22>
 8007f94:	e7ef      	b.n	8007f76 <sbrk_aligned+0x1e>
 8007f96:	bf00      	nop
 8007f98:	20000700 	.word	0x20000700

08007f9c <_malloc_r>:
 8007f9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007fa0:	1ccd      	adds	r5, r1, #3
 8007fa2:	f025 0503 	bic.w	r5, r5, #3
 8007fa6:	3508      	adds	r5, #8
 8007fa8:	2d0c      	cmp	r5, #12
 8007faa:	bf38      	it	cc
 8007fac:	250c      	movcc	r5, #12
 8007fae:	2d00      	cmp	r5, #0
 8007fb0:	4606      	mov	r6, r0
 8007fb2:	db01      	blt.n	8007fb8 <_malloc_r+0x1c>
 8007fb4:	42a9      	cmp	r1, r5
 8007fb6:	d904      	bls.n	8007fc2 <_malloc_r+0x26>
 8007fb8:	230c      	movs	r3, #12
 8007fba:	6033      	str	r3, [r6, #0]
 8007fbc:	2000      	movs	r0, #0
 8007fbe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007fc2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008098 <_malloc_r+0xfc>
 8007fc6:	f000 f87b 	bl	80080c0 <__malloc_lock>
 8007fca:	f8d8 3000 	ldr.w	r3, [r8]
 8007fce:	461c      	mov	r4, r3
 8007fd0:	bb44      	cbnz	r4, 8008024 <_malloc_r+0x88>
 8007fd2:	4629      	mov	r1, r5
 8007fd4:	4630      	mov	r0, r6
 8007fd6:	f7ff ffbf 	bl	8007f58 <sbrk_aligned>
 8007fda:	1c43      	adds	r3, r0, #1
 8007fdc:	4604      	mov	r4, r0
 8007fde:	d158      	bne.n	8008092 <_malloc_r+0xf6>
 8007fe0:	f8d8 4000 	ldr.w	r4, [r8]
 8007fe4:	4627      	mov	r7, r4
 8007fe6:	2f00      	cmp	r7, #0
 8007fe8:	d143      	bne.n	8008072 <_malloc_r+0xd6>
 8007fea:	2c00      	cmp	r4, #0
 8007fec:	d04b      	beq.n	8008086 <_malloc_r+0xea>
 8007fee:	6823      	ldr	r3, [r4, #0]
 8007ff0:	4639      	mov	r1, r7
 8007ff2:	4630      	mov	r0, r6
 8007ff4:	eb04 0903 	add.w	r9, r4, r3
 8007ff8:	f001 f9ae 	bl	8009358 <_sbrk_r>
 8007ffc:	4581      	cmp	r9, r0
 8007ffe:	d142      	bne.n	8008086 <_malloc_r+0xea>
 8008000:	6821      	ldr	r1, [r4, #0]
 8008002:	1a6d      	subs	r5, r5, r1
 8008004:	4629      	mov	r1, r5
 8008006:	4630      	mov	r0, r6
 8008008:	f7ff ffa6 	bl	8007f58 <sbrk_aligned>
 800800c:	3001      	adds	r0, #1
 800800e:	d03a      	beq.n	8008086 <_malloc_r+0xea>
 8008010:	6823      	ldr	r3, [r4, #0]
 8008012:	442b      	add	r3, r5
 8008014:	6023      	str	r3, [r4, #0]
 8008016:	f8d8 3000 	ldr.w	r3, [r8]
 800801a:	685a      	ldr	r2, [r3, #4]
 800801c:	bb62      	cbnz	r2, 8008078 <_malloc_r+0xdc>
 800801e:	f8c8 7000 	str.w	r7, [r8]
 8008022:	e00f      	b.n	8008044 <_malloc_r+0xa8>
 8008024:	6822      	ldr	r2, [r4, #0]
 8008026:	1b52      	subs	r2, r2, r5
 8008028:	d420      	bmi.n	800806c <_malloc_r+0xd0>
 800802a:	2a0b      	cmp	r2, #11
 800802c:	d917      	bls.n	800805e <_malloc_r+0xc2>
 800802e:	1961      	adds	r1, r4, r5
 8008030:	42a3      	cmp	r3, r4
 8008032:	6025      	str	r5, [r4, #0]
 8008034:	bf18      	it	ne
 8008036:	6059      	strne	r1, [r3, #4]
 8008038:	6863      	ldr	r3, [r4, #4]
 800803a:	bf08      	it	eq
 800803c:	f8c8 1000 	streq.w	r1, [r8]
 8008040:	5162      	str	r2, [r4, r5]
 8008042:	604b      	str	r3, [r1, #4]
 8008044:	4630      	mov	r0, r6
 8008046:	f000 f841 	bl	80080cc <__malloc_unlock>
 800804a:	f104 000b 	add.w	r0, r4, #11
 800804e:	1d23      	adds	r3, r4, #4
 8008050:	f020 0007 	bic.w	r0, r0, #7
 8008054:	1ac2      	subs	r2, r0, r3
 8008056:	bf1c      	itt	ne
 8008058:	1a1b      	subne	r3, r3, r0
 800805a:	50a3      	strne	r3, [r4, r2]
 800805c:	e7af      	b.n	8007fbe <_malloc_r+0x22>
 800805e:	6862      	ldr	r2, [r4, #4]
 8008060:	42a3      	cmp	r3, r4
 8008062:	bf0c      	ite	eq
 8008064:	f8c8 2000 	streq.w	r2, [r8]
 8008068:	605a      	strne	r2, [r3, #4]
 800806a:	e7eb      	b.n	8008044 <_malloc_r+0xa8>
 800806c:	4623      	mov	r3, r4
 800806e:	6864      	ldr	r4, [r4, #4]
 8008070:	e7ae      	b.n	8007fd0 <_malloc_r+0x34>
 8008072:	463c      	mov	r4, r7
 8008074:	687f      	ldr	r7, [r7, #4]
 8008076:	e7b6      	b.n	8007fe6 <_malloc_r+0x4a>
 8008078:	461a      	mov	r2, r3
 800807a:	685b      	ldr	r3, [r3, #4]
 800807c:	42a3      	cmp	r3, r4
 800807e:	d1fb      	bne.n	8008078 <_malloc_r+0xdc>
 8008080:	2300      	movs	r3, #0
 8008082:	6053      	str	r3, [r2, #4]
 8008084:	e7de      	b.n	8008044 <_malloc_r+0xa8>
 8008086:	230c      	movs	r3, #12
 8008088:	6033      	str	r3, [r6, #0]
 800808a:	4630      	mov	r0, r6
 800808c:	f000 f81e 	bl	80080cc <__malloc_unlock>
 8008090:	e794      	b.n	8007fbc <_malloc_r+0x20>
 8008092:	6005      	str	r5, [r0, #0]
 8008094:	e7d6      	b.n	8008044 <_malloc_r+0xa8>
 8008096:	bf00      	nop
 8008098:	20000704 	.word	0x20000704

0800809c <__ascii_mbtowc>:
 800809c:	b082      	sub	sp, #8
 800809e:	b901      	cbnz	r1, 80080a2 <__ascii_mbtowc+0x6>
 80080a0:	a901      	add	r1, sp, #4
 80080a2:	b142      	cbz	r2, 80080b6 <__ascii_mbtowc+0x1a>
 80080a4:	b14b      	cbz	r3, 80080ba <__ascii_mbtowc+0x1e>
 80080a6:	7813      	ldrb	r3, [r2, #0]
 80080a8:	600b      	str	r3, [r1, #0]
 80080aa:	7812      	ldrb	r2, [r2, #0]
 80080ac:	1e10      	subs	r0, r2, #0
 80080ae:	bf18      	it	ne
 80080b0:	2001      	movne	r0, #1
 80080b2:	b002      	add	sp, #8
 80080b4:	4770      	bx	lr
 80080b6:	4610      	mov	r0, r2
 80080b8:	e7fb      	b.n	80080b2 <__ascii_mbtowc+0x16>
 80080ba:	f06f 0001 	mvn.w	r0, #1
 80080be:	e7f8      	b.n	80080b2 <__ascii_mbtowc+0x16>

080080c0 <__malloc_lock>:
 80080c0:	4801      	ldr	r0, [pc, #4]	@ (80080c8 <__malloc_lock+0x8>)
 80080c2:	f7fe bd34 	b.w	8006b2e <__retarget_lock_acquire_recursive>
 80080c6:	bf00      	nop
 80080c8:	200006fc 	.word	0x200006fc

080080cc <__malloc_unlock>:
 80080cc:	4801      	ldr	r0, [pc, #4]	@ (80080d4 <__malloc_unlock+0x8>)
 80080ce:	f7fe bd2f 	b.w	8006b30 <__retarget_lock_release_recursive>
 80080d2:	bf00      	nop
 80080d4:	200006fc 	.word	0x200006fc

080080d8 <_Balloc>:
 80080d8:	b570      	push	{r4, r5, r6, lr}
 80080da:	69c6      	ldr	r6, [r0, #28]
 80080dc:	4604      	mov	r4, r0
 80080de:	460d      	mov	r5, r1
 80080e0:	b976      	cbnz	r6, 8008100 <_Balloc+0x28>
 80080e2:	2010      	movs	r0, #16
 80080e4:	f7ff ff30 	bl	8007f48 <malloc>
 80080e8:	4602      	mov	r2, r0
 80080ea:	61e0      	str	r0, [r4, #28]
 80080ec:	b920      	cbnz	r0, 80080f8 <_Balloc+0x20>
 80080ee:	4b18      	ldr	r3, [pc, #96]	@ (8008150 <_Balloc+0x78>)
 80080f0:	4818      	ldr	r0, [pc, #96]	@ (8008154 <_Balloc+0x7c>)
 80080f2:	216b      	movs	r1, #107	@ 0x6b
 80080f4:	f7fe fd3a 	bl	8006b6c <__assert_func>
 80080f8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80080fc:	6006      	str	r6, [r0, #0]
 80080fe:	60c6      	str	r6, [r0, #12]
 8008100:	69e6      	ldr	r6, [r4, #28]
 8008102:	68f3      	ldr	r3, [r6, #12]
 8008104:	b183      	cbz	r3, 8008128 <_Balloc+0x50>
 8008106:	69e3      	ldr	r3, [r4, #28]
 8008108:	68db      	ldr	r3, [r3, #12]
 800810a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800810e:	b9b8      	cbnz	r0, 8008140 <_Balloc+0x68>
 8008110:	2101      	movs	r1, #1
 8008112:	fa01 f605 	lsl.w	r6, r1, r5
 8008116:	1d72      	adds	r2, r6, #5
 8008118:	0092      	lsls	r2, r2, #2
 800811a:	4620      	mov	r0, r4
 800811c:	f001 f933 	bl	8009386 <_calloc_r>
 8008120:	b160      	cbz	r0, 800813c <_Balloc+0x64>
 8008122:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008126:	e00e      	b.n	8008146 <_Balloc+0x6e>
 8008128:	2221      	movs	r2, #33	@ 0x21
 800812a:	2104      	movs	r1, #4
 800812c:	4620      	mov	r0, r4
 800812e:	f001 f92a 	bl	8009386 <_calloc_r>
 8008132:	69e3      	ldr	r3, [r4, #28]
 8008134:	60f0      	str	r0, [r6, #12]
 8008136:	68db      	ldr	r3, [r3, #12]
 8008138:	2b00      	cmp	r3, #0
 800813a:	d1e4      	bne.n	8008106 <_Balloc+0x2e>
 800813c:	2000      	movs	r0, #0
 800813e:	bd70      	pop	{r4, r5, r6, pc}
 8008140:	6802      	ldr	r2, [r0, #0]
 8008142:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008146:	2300      	movs	r3, #0
 8008148:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800814c:	e7f7      	b.n	800813e <_Balloc+0x66>
 800814e:	bf00      	nop
 8008150:	080096d1 	.word	0x080096d1
 8008154:	0800985c 	.word	0x0800985c

08008158 <_Bfree>:
 8008158:	b570      	push	{r4, r5, r6, lr}
 800815a:	69c6      	ldr	r6, [r0, #28]
 800815c:	4605      	mov	r5, r0
 800815e:	460c      	mov	r4, r1
 8008160:	b976      	cbnz	r6, 8008180 <_Bfree+0x28>
 8008162:	2010      	movs	r0, #16
 8008164:	f7ff fef0 	bl	8007f48 <malloc>
 8008168:	4602      	mov	r2, r0
 800816a:	61e8      	str	r0, [r5, #28]
 800816c:	b920      	cbnz	r0, 8008178 <_Bfree+0x20>
 800816e:	4b09      	ldr	r3, [pc, #36]	@ (8008194 <_Bfree+0x3c>)
 8008170:	4809      	ldr	r0, [pc, #36]	@ (8008198 <_Bfree+0x40>)
 8008172:	218f      	movs	r1, #143	@ 0x8f
 8008174:	f7fe fcfa 	bl	8006b6c <__assert_func>
 8008178:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800817c:	6006      	str	r6, [r0, #0]
 800817e:	60c6      	str	r6, [r0, #12]
 8008180:	b13c      	cbz	r4, 8008192 <_Bfree+0x3a>
 8008182:	69eb      	ldr	r3, [r5, #28]
 8008184:	6862      	ldr	r2, [r4, #4]
 8008186:	68db      	ldr	r3, [r3, #12]
 8008188:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800818c:	6021      	str	r1, [r4, #0]
 800818e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008192:	bd70      	pop	{r4, r5, r6, pc}
 8008194:	080096d1 	.word	0x080096d1
 8008198:	0800985c 	.word	0x0800985c

0800819c <__multadd>:
 800819c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80081a0:	690d      	ldr	r5, [r1, #16]
 80081a2:	4607      	mov	r7, r0
 80081a4:	460c      	mov	r4, r1
 80081a6:	461e      	mov	r6, r3
 80081a8:	f101 0c14 	add.w	ip, r1, #20
 80081ac:	2000      	movs	r0, #0
 80081ae:	f8dc 3000 	ldr.w	r3, [ip]
 80081b2:	b299      	uxth	r1, r3
 80081b4:	fb02 6101 	mla	r1, r2, r1, r6
 80081b8:	0c1e      	lsrs	r6, r3, #16
 80081ba:	0c0b      	lsrs	r3, r1, #16
 80081bc:	fb02 3306 	mla	r3, r2, r6, r3
 80081c0:	b289      	uxth	r1, r1
 80081c2:	3001      	adds	r0, #1
 80081c4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80081c8:	4285      	cmp	r5, r0
 80081ca:	f84c 1b04 	str.w	r1, [ip], #4
 80081ce:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80081d2:	dcec      	bgt.n	80081ae <__multadd+0x12>
 80081d4:	b30e      	cbz	r6, 800821a <__multadd+0x7e>
 80081d6:	68a3      	ldr	r3, [r4, #8]
 80081d8:	42ab      	cmp	r3, r5
 80081da:	dc19      	bgt.n	8008210 <__multadd+0x74>
 80081dc:	6861      	ldr	r1, [r4, #4]
 80081de:	4638      	mov	r0, r7
 80081e0:	3101      	adds	r1, #1
 80081e2:	f7ff ff79 	bl	80080d8 <_Balloc>
 80081e6:	4680      	mov	r8, r0
 80081e8:	b928      	cbnz	r0, 80081f6 <__multadd+0x5a>
 80081ea:	4602      	mov	r2, r0
 80081ec:	4b0c      	ldr	r3, [pc, #48]	@ (8008220 <__multadd+0x84>)
 80081ee:	480d      	ldr	r0, [pc, #52]	@ (8008224 <__multadd+0x88>)
 80081f0:	21ba      	movs	r1, #186	@ 0xba
 80081f2:	f7fe fcbb 	bl	8006b6c <__assert_func>
 80081f6:	6922      	ldr	r2, [r4, #16]
 80081f8:	3202      	adds	r2, #2
 80081fa:	f104 010c 	add.w	r1, r4, #12
 80081fe:	0092      	lsls	r2, r2, #2
 8008200:	300c      	adds	r0, #12
 8008202:	f7fe fc96 	bl	8006b32 <memcpy>
 8008206:	4621      	mov	r1, r4
 8008208:	4638      	mov	r0, r7
 800820a:	f7ff ffa5 	bl	8008158 <_Bfree>
 800820e:	4644      	mov	r4, r8
 8008210:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008214:	3501      	adds	r5, #1
 8008216:	615e      	str	r6, [r3, #20]
 8008218:	6125      	str	r5, [r4, #16]
 800821a:	4620      	mov	r0, r4
 800821c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008220:	080097eb 	.word	0x080097eb
 8008224:	0800985c 	.word	0x0800985c

08008228 <__s2b>:
 8008228:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800822c:	460c      	mov	r4, r1
 800822e:	4615      	mov	r5, r2
 8008230:	461f      	mov	r7, r3
 8008232:	2209      	movs	r2, #9
 8008234:	3308      	adds	r3, #8
 8008236:	4606      	mov	r6, r0
 8008238:	fb93 f3f2 	sdiv	r3, r3, r2
 800823c:	2100      	movs	r1, #0
 800823e:	2201      	movs	r2, #1
 8008240:	429a      	cmp	r2, r3
 8008242:	db09      	blt.n	8008258 <__s2b+0x30>
 8008244:	4630      	mov	r0, r6
 8008246:	f7ff ff47 	bl	80080d8 <_Balloc>
 800824a:	b940      	cbnz	r0, 800825e <__s2b+0x36>
 800824c:	4602      	mov	r2, r0
 800824e:	4b19      	ldr	r3, [pc, #100]	@ (80082b4 <__s2b+0x8c>)
 8008250:	4819      	ldr	r0, [pc, #100]	@ (80082b8 <__s2b+0x90>)
 8008252:	21d3      	movs	r1, #211	@ 0xd3
 8008254:	f7fe fc8a 	bl	8006b6c <__assert_func>
 8008258:	0052      	lsls	r2, r2, #1
 800825a:	3101      	adds	r1, #1
 800825c:	e7f0      	b.n	8008240 <__s2b+0x18>
 800825e:	9b08      	ldr	r3, [sp, #32]
 8008260:	6143      	str	r3, [r0, #20]
 8008262:	2d09      	cmp	r5, #9
 8008264:	f04f 0301 	mov.w	r3, #1
 8008268:	6103      	str	r3, [r0, #16]
 800826a:	dd16      	ble.n	800829a <__s2b+0x72>
 800826c:	f104 0909 	add.w	r9, r4, #9
 8008270:	46c8      	mov	r8, r9
 8008272:	442c      	add	r4, r5
 8008274:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008278:	4601      	mov	r1, r0
 800827a:	3b30      	subs	r3, #48	@ 0x30
 800827c:	220a      	movs	r2, #10
 800827e:	4630      	mov	r0, r6
 8008280:	f7ff ff8c 	bl	800819c <__multadd>
 8008284:	45a0      	cmp	r8, r4
 8008286:	d1f5      	bne.n	8008274 <__s2b+0x4c>
 8008288:	f1a5 0408 	sub.w	r4, r5, #8
 800828c:	444c      	add	r4, r9
 800828e:	1b2d      	subs	r5, r5, r4
 8008290:	1963      	adds	r3, r4, r5
 8008292:	42bb      	cmp	r3, r7
 8008294:	db04      	blt.n	80082a0 <__s2b+0x78>
 8008296:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800829a:	340a      	adds	r4, #10
 800829c:	2509      	movs	r5, #9
 800829e:	e7f6      	b.n	800828e <__s2b+0x66>
 80082a0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80082a4:	4601      	mov	r1, r0
 80082a6:	3b30      	subs	r3, #48	@ 0x30
 80082a8:	220a      	movs	r2, #10
 80082aa:	4630      	mov	r0, r6
 80082ac:	f7ff ff76 	bl	800819c <__multadd>
 80082b0:	e7ee      	b.n	8008290 <__s2b+0x68>
 80082b2:	bf00      	nop
 80082b4:	080097eb 	.word	0x080097eb
 80082b8:	0800985c 	.word	0x0800985c

080082bc <__hi0bits>:
 80082bc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80082c0:	4603      	mov	r3, r0
 80082c2:	bf36      	itet	cc
 80082c4:	0403      	lslcc	r3, r0, #16
 80082c6:	2000      	movcs	r0, #0
 80082c8:	2010      	movcc	r0, #16
 80082ca:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80082ce:	bf3c      	itt	cc
 80082d0:	021b      	lslcc	r3, r3, #8
 80082d2:	3008      	addcc	r0, #8
 80082d4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80082d8:	bf3c      	itt	cc
 80082da:	011b      	lslcc	r3, r3, #4
 80082dc:	3004      	addcc	r0, #4
 80082de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80082e2:	bf3c      	itt	cc
 80082e4:	009b      	lslcc	r3, r3, #2
 80082e6:	3002      	addcc	r0, #2
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	db05      	blt.n	80082f8 <__hi0bits+0x3c>
 80082ec:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80082f0:	f100 0001 	add.w	r0, r0, #1
 80082f4:	bf08      	it	eq
 80082f6:	2020      	moveq	r0, #32
 80082f8:	4770      	bx	lr

080082fa <__lo0bits>:
 80082fa:	6803      	ldr	r3, [r0, #0]
 80082fc:	4602      	mov	r2, r0
 80082fe:	f013 0007 	ands.w	r0, r3, #7
 8008302:	d00b      	beq.n	800831c <__lo0bits+0x22>
 8008304:	07d9      	lsls	r1, r3, #31
 8008306:	d421      	bmi.n	800834c <__lo0bits+0x52>
 8008308:	0798      	lsls	r0, r3, #30
 800830a:	bf49      	itett	mi
 800830c:	085b      	lsrmi	r3, r3, #1
 800830e:	089b      	lsrpl	r3, r3, #2
 8008310:	2001      	movmi	r0, #1
 8008312:	6013      	strmi	r3, [r2, #0]
 8008314:	bf5c      	itt	pl
 8008316:	6013      	strpl	r3, [r2, #0]
 8008318:	2002      	movpl	r0, #2
 800831a:	4770      	bx	lr
 800831c:	b299      	uxth	r1, r3
 800831e:	b909      	cbnz	r1, 8008324 <__lo0bits+0x2a>
 8008320:	0c1b      	lsrs	r3, r3, #16
 8008322:	2010      	movs	r0, #16
 8008324:	b2d9      	uxtb	r1, r3
 8008326:	b909      	cbnz	r1, 800832c <__lo0bits+0x32>
 8008328:	3008      	adds	r0, #8
 800832a:	0a1b      	lsrs	r3, r3, #8
 800832c:	0719      	lsls	r1, r3, #28
 800832e:	bf04      	itt	eq
 8008330:	091b      	lsreq	r3, r3, #4
 8008332:	3004      	addeq	r0, #4
 8008334:	0799      	lsls	r1, r3, #30
 8008336:	bf04      	itt	eq
 8008338:	089b      	lsreq	r3, r3, #2
 800833a:	3002      	addeq	r0, #2
 800833c:	07d9      	lsls	r1, r3, #31
 800833e:	d403      	bmi.n	8008348 <__lo0bits+0x4e>
 8008340:	085b      	lsrs	r3, r3, #1
 8008342:	f100 0001 	add.w	r0, r0, #1
 8008346:	d003      	beq.n	8008350 <__lo0bits+0x56>
 8008348:	6013      	str	r3, [r2, #0]
 800834a:	4770      	bx	lr
 800834c:	2000      	movs	r0, #0
 800834e:	4770      	bx	lr
 8008350:	2020      	movs	r0, #32
 8008352:	4770      	bx	lr

08008354 <__i2b>:
 8008354:	b510      	push	{r4, lr}
 8008356:	460c      	mov	r4, r1
 8008358:	2101      	movs	r1, #1
 800835a:	f7ff febd 	bl	80080d8 <_Balloc>
 800835e:	4602      	mov	r2, r0
 8008360:	b928      	cbnz	r0, 800836e <__i2b+0x1a>
 8008362:	4b05      	ldr	r3, [pc, #20]	@ (8008378 <__i2b+0x24>)
 8008364:	4805      	ldr	r0, [pc, #20]	@ (800837c <__i2b+0x28>)
 8008366:	f240 1145 	movw	r1, #325	@ 0x145
 800836a:	f7fe fbff 	bl	8006b6c <__assert_func>
 800836e:	2301      	movs	r3, #1
 8008370:	6144      	str	r4, [r0, #20]
 8008372:	6103      	str	r3, [r0, #16]
 8008374:	bd10      	pop	{r4, pc}
 8008376:	bf00      	nop
 8008378:	080097eb 	.word	0x080097eb
 800837c:	0800985c 	.word	0x0800985c

08008380 <__multiply>:
 8008380:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008384:	4614      	mov	r4, r2
 8008386:	690a      	ldr	r2, [r1, #16]
 8008388:	6923      	ldr	r3, [r4, #16]
 800838a:	429a      	cmp	r2, r3
 800838c:	bfa8      	it	ge
 800838e:	4623      	movge	r3, r4
 8008390:	460f      	mov	r7, r1
 8008392:	bfa4      	itt	ge
 8008394:	460c      	movge	r4, r1
 8008396:	461f      	movge	r7, r3
 8008398:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800839c:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80083a0:	68a3      	ldr	r3, [r4, #8]
 80083a2:	6861      	ldr	r1, [r4, #4]
 80083a4:	eb0a 0609 	add.w	r6, sl, r9
 80083a8:	42b3      	cmp	r3, r6
 80083aa:	b085      	sub	sp, #20
 80083ac:	bfb8      	it	lt
 80083ae:	3101      	addlt	r1, #1
 80083b0:	f7ff fe92 	bl	80080d8 <_Balloc>
 80083b4:	b930      	cbnz	r0, 80083c4 <__multiply+0x44>
 80083b6:	4602      	mov	r2, r0
 80083b8:	4b44      	ldr	r3, [pc, #272]	@ (80084cc <__multiply+0x14c>)
 80083ba:	4845      	ldr	r0, [pc, #276]	@ (80084d0 <__multiply+0x150>)
 80083bc:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80083c0:	f7fe fbd4 	bl	8006b6c <__assert_func>
 80083c4:	f100 0514 	add.w	r5, r0, #20
 80083c8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80083cc:	462b      	mov	r3, r5
 80083ce:	2200      	movs	r2, #0
 80083d0:	4543      	cmp	r3, r8
 80083d2:	d321      	bcc.n	8008418 <__multiply+0x98>
 80083d4:	f107 0114 	add.w	r1, r7, #20
 80083d8:	f104 0214 	add.w	r2, r4, #20
 80083dc:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80083e0:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80083e4:	9302      	str	r3, [sp, #8]
 80083e6:	1b13      	subs	r3, r2, r4
 80083e8:	3b15      	subs	r3, #21
 80083ea:	f023 0303 	bic.w	r3, r3, #3
 80083ee:	3304      	adds	r3, #4
 80083f0:	f104 0715 	add.w	r7, r4, #21
 80083f4:	42ba      	cmp	r2, r7
 80083f6:	bf38      	it	cc
 80083f8:	2304      	movcc	r3, #4
 80083fa:	9301      	str	r3, [sp, #4]
 80083fc:	9b02      	ldr	r3, [sp, #8]
 80083fe:	9103      	str	r1, [sp, #12]
 8008400:	428b      	cmp	r3, r1
 8008402:	d80c      	bhi.n	800841e <__multiply+0x9e>
 8008404:	2e00      	cmp	r6, #0
 8008406:	dd03      	ble.n	8008410 <__multiply+0x90>
 8008408:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800840c:	2b00      	cmp	r3, #0
 800840e:	d05b      	beq.n	80084c8 <__multiply+0x148>
 8008410:	6106      	str	r6, [r0, #16]
 8008412:	b005      	add	sp, #20
 8008414:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008418:	f843 2b04 	str.w	r2, [r3], #4
 800841c:	e7d8      	b.n	80083d0 <__multiply+0x50>
 800841e:	f8b1 a000 	ldrh.w	sl, [r1]
 8008422:	f1ba 0f00 	cmp.w	sl, #0
 8008426:	d024      	beq.n	8008472 <__multiply+0xf2>
 8008428:	f104 0e14 	add.w	lr, r4, #20
 800842c:	46a9      	mov	r9, r5
 800842e:	f04f 0c00 	mov.w	ip, #0
 8008432:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008436:	f8d9 3000 	ldr.w	r3, [r9]
 800843a:	fa1f fb87 	uxth.w	fp, r7
 800843e:	b29b      	uxth	r3, r3
 8008440:	fb0a 330b 	mla	r3, sl, fp, r3
 8008444:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8008448:	f8d9 7000 	ldr.w	r7, [r9]
 800844c:	4463      	add	r3, ip
 800844e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8008452:	fb0a c70b 	mla	r7, sl, fp, ip
 8008456:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800845a:	b29b      	uxth	r3, r3
 800845c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008460:	4572      	cmp	r2, lr
 8008462:	f849 3b04 	str.w	r3, [r9], #4
 8008466:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800846a:	d8e2      	bhi.n	8008432 <__multiply+0xb2>
 800846c:	9b01      	ldr	r3, [sp, #4]
 800846e:	f845 c003 	str.w	ip, [r5, r3]
 8008472:	9b03      	ldr	r3, [sp, #12]
 8008474:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008478:	3104      	adds	r1, #4
 800847a:	f1b9 0f00 	cmp.w	r9, #0
 800847e:	d021      	beq.n	80084c4 <__multiply+0x144>
 8008480:	682b      	ldr	r3, [r5, #0]
 8008482:	f104 0c14 	add.w	ip, r4, #20
 8008486:	46ae      	mov	lr, r5
 8008488:	f04f 0a00 	mov.w	sl, #0
 800848c:	f8bc b000 	ldrh.w	fp, [ip]
 8008490:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8008494:	fb09 770b 	mla	r7, r9, fp, r7
 8008498:	4457      	add	r7, sl
 800849a:	b29b      	uxth	r3, r3
 800849c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80084a0:	f84e 3b04 	str.w	r3, [lr], #4
 80084a4:	f85c 3b04 	ldr.w	r3, [ip], #4
 80084a8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80084ac:	f8be 3000 	ldrh.w	r3, [lr]
 80084b0:	fb09 330a 	mla	r3, r9, sl, r3
 80084b4:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80084b8:	4562      	cmp	r2, ip
 80084ba:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80084be:	d8e5      	bhi.n	800848c <__multiply+0x10c>
 80084c0:	9f01      	ldr	r7, [sp, #4]
 80084c2:	51eb      	str	r3, [r5, r7]
 80084c4:	3504      	adds	r5, #4
 80084c6:	e799      	b.n	80083fc <__multiply+0x7c>
 80084c8:	3e01      	subs	r6, #1
 80084ca:	e79b      	b.n	8008404 <__multiply+0x84>
 80084cc:	080097eb 	.word	0x080097eb
 80084d0:	0800985c 	.word	0x0800985c

080084d4 <__pow5mult>:
 80084d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80084d8:	4615      	mov	r5, r2
 80084da:	f012 0203 	ands.w	r2, r2, #3
 80084de:	4607      	mov	r7, r0
 80084e0:	460e      	mov	r6, r1
 80084e2:	d007      	beq.n	80084f4 <__pow5mult+0x20>
 80084e4:	4c25      	ldr	r4, [pc, #148]	@ (800857c <__pow5mult+0xa8>)
 80084e6:	3a01      	subs	r2, #1
 80084e8:	2300      	movs	r3, #0
 80084ea:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80084ee:	f7ff fe55 	bl	800819c <__multadd>
 80084f2:	4606      	mov	r6, r0
 80084f4:	10ad      	asrs	r5, r5, #2
 80084f6:	d03d      	beq.n	8008574 <__pow5mult+0xa0>
 80084f8:	69fc      	ldr	r4, [r7, #28]
 80084fa:	b97c      	cbnz	r4, 800851c <__pow5mult+0x48>
 80084fc:	2010      	movs	r0, #16
 80084fe:	f7ff fd23 	bl	8007f48 <malloc>
 8008502:	4602      	mov	r2, r0
 8008504:	61f8      	str	r0, [r7, #28]
 8008506:	b928      	cbnz	r0, 8008514 <__pow5mult+0x40>
 8008508:	4b1d      	ldr	r3, [pc, #116]	@ (8008580 <__pow5mult+0xac>)
 800850a:	481e      	ldr	r0, [pc, #120]	@ (8008584 <__pow5mult+0xb0>)
 800850c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008510:	f7fe fb2c 	bl	8006b6c <__assert_func>
 8008514:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008518:	6004      	str	r4, [r0, #0]
 800851a:	60c4      	str	r4, [r0, #12]
 800851c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008520:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008524:	b94c      	cbnz	r4, 800853a <__pow5mult+0x66>
 8008526:	f240 2171 	movw	r1, #625	@ 0x271
 800852a:	4638      	mov	r0, r7
 800852c:	f7ff ff12 	bl	8008354 <__i2b>
 8008530:	2300      	movs	r3, #0
 8008532:	f8c8 0008 	str.w	r0, [r8, #8]
 8008536:	4604      	mov	r4, r0
 8008538:	6003      	str	r3, [r0, #0]
 800853a:	f04f 0900 	mov.w	r9, #0
 800853e:	07eb      	lsls	r3, r5, #31
 8008540:	d50a      	bpl.n	8008558 <__pow5mult+0x84>
 8008542:	4631      	mov	r1, r6
 8008544:	4622      	mov	r2, r4
 8008546:	4638      	mov	r0, r7
 8008548:	f7ff ff1a 	bl	8008380 <__multiply>
 800854c:	4631      	mov	r1, r6
 800854e:	4680      	mov	r8, r0
 8008550:	4638      	mov	r0, r7
 8008552:	f7ff fe01 	bl	8008158 <_Bfree>
 8008556:	4646      	mov	r6, r8
 8008558:	106d      	asrs	r5, r5, #1
 800855a:	d00b      	beq.n	8008574 <__pow5mult+0xa0>
 800855c:	6820      	ldr	r0, [r4, #0]
 800855e:	b938      	cbnz	r0, 8008570 <__pow5mult+0x9c>
 8008560:	4622      	mov	r2, r4
 8008562:	4621      	mov	r1, r4
 8008564:	4638      	mov	r0, r7
 8008566:	f7ff ff0b 	bl	8008380 <__multiply>
 800856a:	6020      	str	r0, [r4, #0]
 800856c:	f8c0 9000 	str.w	r9, [r0]
 8008570:	4604      	mov	r4, r0
 8008572:	e7e4      	b.n	800853e <__pow5mult+0x6a>
 8008574:	4630      	mov	r0, r6
 8008576:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800857a:	bf00      	nop
 800857c:	080098b8 	.word	0x080098b8
 8008580:	080096d1 	.word	0x080096d1
 8008584:	0800985c 	.word	0x0800985c

08008588 <__lshift>:
 8008588:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800858c:	460c      	mov	r4, r1
 800858e:	6849      	ldr	r1, [r1, #4]
 8008590:	6923      	ldr	r3, [r4, #16]
 8008592:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008596:	68a3      	ldr	r3, [r4, #8]
 8008598:	4607      	mov	r7, r0
 800859a:	4691      	mov	r9, r2
 800859c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80085a0:	f108 0601 	add.w	r6, r8, #1
 80085a4:	42b3      	cmp	r3, r6
 80085a6:	db0b      	blt.n	80085c0 <__lshift+0x38>
 80085a8:	4638      	mov	r0, r7
 80085aa:	f7ff fd95 	bl	80080d8 <_Balloc>
 80085ae:	4605      	mov	r5, r0
 80085b0:	b948      	cbnz	r0, 80085c6 <__lshift+0x3e>
 80085b2:	4602      	mov	r2, r0
 80085b4:	4b28      	ldr	r3, [pc, #160]	@ (8008658 <__lshift+0xd0>)
 80085b6:	4829      	ldr	r0, [pc, #164]	@ (800865c <__lshift+0xd4>)
 80085b8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80085bc:	f7fe fad6 	bl	8006b6c <__assert_func>
 80085c0:	3101      	adds	r1, #1
 80085c2:	005b      	lsls	r3, r3, #1
 80085c4:	e7ee      	b.n	80085a4 <__lshift+0x1c>
 80085c6:	2300      	movs	r3, #0
 80085c8:	f100 0114 	add.w	r1, r0, #20
 80085cc:	f100 0210 	add.w	r2, r0, #16
 80085d0:	4618      	mov	r0, r3
 80085d2:	4553      	cmp	r3, sl
 80085d4:	db33      	blt.n	800863e <__lshift+0xb6>
 80085d6:	6920      	ldr	r0, [r4, #16]
 80085d8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80085dc:	f104 0314 	add.w	r3, r4, #20
 80085e0:	f019 091f 	ands.w	r9, r9, #31
 80085e4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80085e8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80085ec:	d02b      	beq.n	8008646 <__lshift+0xbe>
 80085ee:	f1c9 0e20 	rsb	lr, r9, #32
 80085f2:	468a      	mov	sl, r1
 80085f4:	2200      	movs	r2, #0
 80085f6:	6818      	ldr	r0, [r3, #0]
 80085f8:	fa00 f009 	lsl.w	r0, r0, r9
 80085fc:	4310      	orrs	r0, r2
 80085fe:	f84a 0b04 	str.w	r0, [sl], #4
 8008602:	f853 2b04 	ldr.w	r2, [r3], #4
 8008606:	459c      	cmp	ip, r3
 8008608:	fa22 f20e 	lsr.w	r2, r2, lr
 800860c:	d8f3      	bhi.n	80085f6 <__lshift+0x6e>
 800860e:	ebac 0304 	sub.w	r3, ip, r4
 8008612:	3b15      	subs	r3, #21
 8008614:	f023 0303 	bic.w	r3, r3, #3
 8008618:	3304      	adds	r3, #4
 800861a:	f104 0015 	add.w	r0, r4, #21
 800861e:	4584      	cmp	ip, r0
 8008620:	bf38      	it	cc
 8008622:	2304      	movcc	r3, #4
 8008624:	50ca      	str	r2, [r1, r3]
 8008626:	b10a      	cbz	r2, 800862c <__lshift+0xa4>
 8008628:	f108 0602 	add.w	r6, r8, #2
 800862c:	3e01      	subs	r6, #1
 800862e:	4638      	mov	r0, r7
 8008630:	612e      	str	r6, [r5, #16]
 8008632:	4621      	mov	r1, r4
 8008634:	f7ff fd90 	bl	8008158 <_Bfree>
 8008638:	4628      	mov	r0, r5
 800863a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800863e:	f842 0f04 	str.w	r0, [r2, #4]!
 8008642:	3301      	adds	r3, #1
 8008644:	e7c5      	b.n	80085d2 <__lshift+0x4a>
 8008646:	3904      	subs	r1, #4
 8008648:	f853 2b04 	ldr.w	r2, [r3], #4
 800864c:	f841 2f04 	str.w	r2, [r1, #4]!
 8008650:	459c      	cmp	ip, r3
 8008652:	d8f9      	bhi.n	8008648 <__lshift+0xc0>
 8008654:	e7ea      	b.n	800862c <__lshift+0xa4>
 8008656:	bf00      	nop
 8008658:	080097eb 	.word	0x080097eb
 800865c:	0800985c 	.word	0x0800985c

08008660 <__mcmp>:
 8008660:	690a      	ldr	r2, [r1, #16]
 8008662:	4603      	mov	r3, r0
 8008664:	6900      	ldr	r0, [r0, #16]
 8008666:	1a80      	subs	r0, r0, r2
 8008668:	b530      	push	{r4, r5, lr}
 800866a:	d10e      	bne.n	800868a <__mcmp+0x2a>
 800866c:	3314      	adds	r3, #20
 800866e:	3114      	adds	r1, #20
 8008670:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008674:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008678:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800867c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008680:	4295      	cmp	r5, r2
 8008682:	d003      	beq.n	800868c <__mcmp+0x2c>
 8008684:	d205      	bcs.n	8008692 <__mcmp+0x32>
 8008686:	f04f 30ff 	mov.w	r0, #4294967295
 800868a:	bd30      	pop	{r4, r5, pc}
 800868c:	42a3      	cmp	r3, r4
 800868e:	d3f3      	bcc.n	8008678 <__mcmp+0x18>
 8008690:	e7fb      	b.n	800868a <__mcmp+0x2a>
 8008692:	2001      	movs	r0, #1
 8008694:	e7f9      	b.n	800868a <__mcmp+0x2a>
	...

08008698 <__mdiff>:
 8008698:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800869c:	4689      	mov	r9, r1
 800869e:	4606      	mov	r6, r0
 80086a0:	4611      	mov	r1, r2
 80086a2:	4648      	mov	r0, r9
 80086a4:	4614      	mov	r4, r2
 80086a6:	f7ff ffdb 	bl	8008660 <__mcmp>
 80086aa:	1e05      	subs	r5, r0, #0
 80086ac:	d112      	bne.n	80086d4 <__mdiff+0x3c>
 80086ae:	4629      	mov	r1, r5
 80086b0:	4630      	mov	r0, r6
 80086b2:	f7ff fd11 	bl	80080d8 <_Balloc>
 80086b6:	4602      	mov	r2, r0
 80086b8:	b928      	cbnz	r0, 80086c6 <__mdiff+0x2e>
 80086ba:	4b3f      	ldr	r3, [pc, #252]	@ (80087b8 <__mdiff+0x120>)
 80086bc:	f240 2137 	movw	r1, #567	@ 0x237
 80086c0:	483e      	ldr	r0, [pc, #248]	@ (80087bc <__mdiff+0x124>)
 80086c2:	f7fe fa53 	bl	8006b6c <__assert_func>
 80086c6:	2301      	movs	r3, #1
 80086c8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80086cc:	4610      	mov	r0, r2
 80086ce:	b003      	add	sp, #12
 80086d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086d4:	bfbc      	itt	lt
 80086d6:	464b      	movlt	r3, r9
 80086d8:	46a1      	movlt	r9, r4
 80086da:	4630      	mov	r0, r6
 80086dc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80086e0:	bfba      	itte	lt
 80086e2:	461c      	movlt	r4, r3
 80086e4:	2501      	movlt	r5, #1
 80086e6:	2500      	movge	r5, #0
 80086e8:	f7ff fcf6 	bl	80080d8 <_Balloc>
 80086ec:	4602      	mov	r2, r0
 80086ee:	b918      	cbnz	r0, 80086f8 <__mdiff+0x60>
 80086f0:	4b31      	ldr	r3, [pc, #196]	@ (80087b8 <__mdiff+0x120>)
 80086f2:	f240 2145 	movw	r1, #581	@ 0x245
 80086f6:	e7e3      	b.n	80086c0 <__mdiff+0x28>
 80086f8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80086fc:	6926      	ldr	r6, [r4, #16]
 80086fe:	60c5      	str	r5, [r0, #12]
 8008700:	f109 0310 	add.w	r3, r9, #16
 8008704:	f109 0514 	add.w	r5, r9, #20
 8008708:	f104 0e14 	add.w	lr, r4, #20
 800870c:	f100 0b14 	add.w	fp, r0, #20
 8008710:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008714:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008718:	9301      	str	r3, [sp, #4]
 800871a:	46d9      	mov	r9, fp
 800871c:	f04f 0c00 	mov.w	ip, #0
 8008720:	9b01      	ldr	r3, [sp, #4]
 8008722:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008726:	f853 af04 	ldr.w	sl, [r3, #4]!
 800872a:	9301      	str	r3, [sp, #4]
 800872c:	fa1f f38a 	uxth.w	r3, sl
 8008730:	4619      	mov	r1, r3
 8008732:	b283      	uxth	r3, r0
 8008734:	1acb      	subs	r3, r1, r3
 8008736:	0c00      	lsrs	r0, r0, #16
 8008738:	4463      	add	r3, ip
 800873a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800873e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008742:	b29b      	uxth	r3, r3
 8008744:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008748:	4576      	cmp	r6, lr
 800874a:	f849 3b04 	str.w	r3, [r9], #4
 800874e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008752:	d8e5      	bhi.n	8008720 <__mdiff+0x88>
 8008754:	1b33      	subs	r3, r6, r4
 8008756:	3b15      	subs	r3, #21
 8008758:	f023 0303 	bic.w	r3, r3, #3
 800875c:	3415      	adds	r4, #21
 800875e:	3304      	adds	r3, #4
 8008760:	42a6      	cmp	r6, r4
 8008762:	bf38      	it	cc
 8008764:	2304      	movcc	r3, #4
 8008766:	441d      	add	r5, r3
 8008768:	445b      	add	r3, fp
 800876a:	461e      	mov	r6, r3
 800876c:	462c      	mov	r4, r5
 800876e:	4544      	cmp	r4, r8
 8008770:	d30e      	bcc.n	8008790 <__mdiff+0xf8>
 8008772:	f108 0103 	add.w	r1, r8, #3
 8008776:	1b49      	subs	r1, r1, r5
 8008778:	f021 0103 	bic.w	r1, r1, #3
 800877c:	3d03      	subs	r5, #3
 800877e:	45a8      	cmp	r8, r5
 8008780:	bf38      	it	cc
 8008782:	2100      	movcc	r1, #0
 8008784:	440b      	add	r3, r1
 8008786:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800878a:	b191      	cbz	r1, 80087b2 <__mdiff+0x11a>
 800878c:	6117      	str	r7, [r2, #16]
 800878e:	e79d      	b.n	80086cc <__mdiff+0x34>
 8008790:	f854 1b04 	ldr.w	r1, [r4], #4
 8008794:	46e6      	mov	lr, ip
 8008796:	0c08      	lsrs	r0, r1, #16
 8008798:	fa1c fc81 	uxtah	ip, ip, r1
 800879c:	4471      	add	r1, lr
 800879e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80087a2:	b289      	uxth	r1, r1
 80087a4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80087a8:	f846 1b04 	str.w	r1, [r6], #4
 80087ac:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80087b0:	e7dd      	b.n	800876e <__mdiff+0xd6>
 80087b2:	3f01      	subs	r7, #1
 80087b4:	e7e7      	b.n	8008786 <__mdiff+0xee>
 80087b6:	bf00      	nop
 80087b8:	080097eb 	.word	0x080097eb
 80087bc:	0800985c 	.word	0x0800985c

080087c0 <__ulp>:
 80087c0:	b082      	sub	sp, #8
 80087c2:	ed8d 0b00 	vstr	d0, [sp]
 80087c6:	9a01      	ldr	r2, [sp, #4]
 80087c8:	4b0f      	ldr	r3, [pc, #60]	@ (8008808 <__ulp+0x48>)
 80087ca:	4013      	ands	r3, r2
 80087cc:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	dc08      	bgt.n	80087e6 <__ulp+0x26>
 80087d4:	425b      	negs	r3, r3
 80087d6:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80087da:	ea4f 5223 	mov.w	r2, r3, asr #20
 80087de:	da04      	bge.n	80087ea <__ulp+0x2a>
 80087e0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80087e4:	4113      	asrs	r3, r2
 80087e6:	2200      	movs	r2, #0
 80087e8:	e008      	b.n	80087fc <__ulp+0x3c>
 80087ea:	f1a2 0314 	sub.w	r3, r2, #20
 80087ee:	2b1e      	cmp	r3, #30
 80087f0:	bfda      	itte	le
 80087f2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80087f6:	40da      	lsrle	r2, r3
 80087f8:	2201      	movgt	r2, #1
 80087fa:	2300      	movs	r3, #0
 80087fc:	4619      	mov	r1, r3
 80087fe:	4610      	mov	r0, r2
 8008800:	ec41 0b10 	vmov	d0, r0, r1
 8008804:	b002      	add	sp, #8
 8008806:	4770      	bx	lr
 8008808:	7ff00000 	.word	0x7ff00000

0800880c <__b2d>:
 800880c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008810:	6906      	ldr	r6, [r0, #16]
 8008812:	f100 0814 	add.w	r8, r0, #20
 8008816:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800881a:	1f37      	subs	r7, r6, #4
 800881c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008820:	4610      	mov	r0, r2
 8008822:	f7ff fd4b 	bl	80082bc <__hi0bits>
 8008826:	f1c0 0320 	rsb	r3, r0, #32
 800882a:	280a      	cmp	r0, #10
 800882c:	600b      	str	r3, [r1, #0]
 800882e:	491b      	ldr	r1, [pc, #108]	@ (800889c <__b2d+0x90>)
 8008830:	dc15      	bgt.n	800885e <__b2d+0x52>
 8008832:	f1c0 0c0b 	rsb	ip, r0, #11
 8008836:	fa22 f30c 	lsr.w	r3, r2, ip
 800883a:	45b8      	cmp	r8, r7
 800883c:	ea43 0501 	orr.w	r5, r3, r1
 8008840:	bf34      	ite	cc
 8008842:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8008846:	2300      	movcs	r3, #0
 8008848:	3015      	adds	r0, #21
 800884a:	fa02 f000 	lsl.w	r0, r2, r0
 800884e:	fa23 f30c 	lsr.w	r3, r3, ip
 8008852:	4303      	orrs	r3, r0
 8008854:	461c      	mov	r4, r3
 8008856:	ec45 4b10 	vmov	d0, r4, r5
 800885a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800885e:	45b8      	cmp	r8, r7
 8008860:	bf3a      	itte	cc
 8008862:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8008866:	f1a6 0708 	subcc.w	r7, r6, #8
 800886a:	2300      	movcs	r3, #0
 800886c:	380b      	subs	r0, #11
 800886e:	d012      	beq.n	8008896 <__b2d+0x8a>
 8008870:	f1c0 0120 	rsb	r1, r0, #32
 8008874:	fa23 f401 	lsr.w	r4, r3, r1
 8008878:	4082      	lsls	r2, r0
 800887a:	4322      	orrs	r2, r4
 800887c:	4547      	cmp	r7, r8
 800887e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8008882:	bf8c      	ite	hi
 8008884:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8008888:	2200      	movls	r2, #0
 800888a:	4083      	lsls	r3, r0
 800888c:	40ca      	lsrs	r2, r1
 800888e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8008892:	4313      	orrs	r3, r2
 8008894:	e7de      	b.n	8008854 <__b2d+0x48>
 8008896:	ea42 0501 	orr.w	r5, r2, r1
 800889a:	e7db      	b.n	8008854 <__b2d+0x48>
 800889c:	3ff00000 	.word	0x3ff00000

080088a0 <__d2b>:
 80088a0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80088a4:	460f      	mov	r7, r1
 80088a6:	2101      	movs	r1, #1
 80088a8:	ec59 8b10 	vmov	r8, r9, d0
 80088ac:	4616      	mov	r6, r2
 80088ae:	f7ff fc13 	bl	80080d8 <_Balloc>
 80088b2:	4604      	mov	r4, r0
 80088b4:	b930      	cbnz	r0, 80088c4 <__d2b+0x24>
 80088b6:	4602      	mov	r2, r0
 80088b8:	4b23      	ldr	r3, [pc, #140]	@ (8008948 <__d2b+0xa8>)
 80088ba:	4824      	ldr	r0, [pc, #144]	@ (800894c <__d2b+0xac>)
 80088bc:	f240 310f 	movw	r1, #783	@ 0x30f
 80088c0:	f7fe f954 	bl	8006b6c <__assert_func>
 80088c4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80088c8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80088cc:	b10d      	cbz	r5, 80088d2 <__d2b+0x32>
 80088ce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80088d2:	9301      	str	r3, [sp, #4]
 80088d4:	f1b8 0300 	subs.w	r3, r8, #0
 80088d8:	d023      	beq.n	8008922 <__d2b+0x82>
 80088da:	4668      	mov	r0, sp
 80088dc:	9300      	str	r3, [sp, #0]
 80088de:	f7ff fd0c 	bl	80082fa <__lo0bits>
 80088e2:	e9dd 1200 	ldrd	r1, r2, [sp]
 80088e6:	b1d0      	cbz	r0, 800891e <__d2b+0x7e>
 80088e8:	f1c0 0320 	rsb	r3, r0, #32
 80088ec:	fa02 f303 	lsl.w	r3, r2, r3
 80088f0:	430b      	orrs	r3, r1
 80088f2:	40c2      	lsrs	r2, r0
 80088f4:	6163      	str	r3, [r4, #20]
 80088f6:	9201      	str	r2, [sp, #4]
 80088f8:	9b01      	ldr	r3, [sp, #4]
 80088fa:	61a3      	str	r3, [r4, #24]
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	bf0c      	ite	eq
 8008900:	2201      	moveq	r2, #1
 8008902:	2202      	movne	r2, #2
 8008904:	6122      	str	r2, [r4, #16]
 8008906:	b1a5      	cbz	r5, 8008932 <__d2b+0x92>
 8008908:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800890c:	4405      	add	r5, r0
 800890e:	603d      	str	r5, [r7, #0]
 8008910:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008914:	6030      	str	r0, [r6, #0]
 8008916:	4620      	mov	r0, r4
 8008918:	b003      	add	sp, #12
 800891a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800891e:	6161      	str	r1, [r4, #20]
 8008920:	e7ea      	b.n	80088f8 <__d2b+0x58>
 8008922:	a801      	add	r0, sp, #4
 8008924:	f7ff fce9 	bl	80082fa <__lo0bits>
 8008928:	9b01      	ldr	r3, [sp, #4]
 800892a:	6163      	str	r3, [r4, #20]
 800892c:	3020      	adds	r0, #32
 800892e:	2201      	movs	r2, #1
 8008930:	e7e8      	b.n	8008904 <__d2b+0x64>
 8008932:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008936:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800893a:	6038      	str	r0, [r7, #0]
 800893c:	6918      	ldr	r0, [r3, #16]
 800893e:	f7ff fcbd 	bl	80082bc <__hi0bits>
 8008942:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008946:	e7e5      	b.n	8008914 <__d2b+0x74>
 8008948:	080097eb 	.word	0x080097eb
 800894c:	0800985c 	.word	0x0800985c

08008950 <__ratio>:
 8008950:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008954:	b085      	sub	sp, #20
 8008956:	e9cd 1000 	strd	r1, r0, [sp]
 800895a:	a902      	add	r1, sp, #8
 800895c:	f7ff ff56 	bl	800880c <__b2d>
 8008960:	9800      	ldr	r0, [sp, #0]
 8008962:	a903      	add	r1, sp, #12
 8008964:	ec55 4b10 	vmov	r4, r5, d0
 8008968:	f7ff ff50 	bl	800880c <__b2d>
 800896c:	9b01      	ldr	r3, [sp, #4]
 800896e:	6919      	ldr	r1, [r3, #16]
 8008970:	9b00      	ldr	r3, [sp, #0]
 8008972:	691b      	ldr	r3, [r3, #16]
 8008974:	1ac9      	subs	r1, r1, r3
 8008976:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800897a:	1a9b      	subs	r3, r3, r2
 800897c:	ec5b ab10 	vmov	sl, fp, d0
 8008980:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8008984:	2b00      	cmp	r3, #0
 8008986:	bfce      	itee	gt
 8008988:	462a      	movgt	r2, r5
 800898a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800898e:	465a      	movle	r2, fp
 8008990:	462f      	mov	r7, r5
 8008992:	46d9      	mov	r9, fp
 8008994:	bfcc      	ite	gt
 8008996:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800899a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800899e:	464b      	mov	r3, r9
 80089a0:	4652      	mov	r2, sl
 80089a2:	4620      	mov	r0, r4
 80089a4:	4639      	mov	r1, r7
 80089a6:	f7f7 ff51 	bl	800084c <__aeabi_ddiv>
 80089aa:	ec41 0b10 	vmov	d0, r0, r1
 80089ae:	b005      	add	sp, #20
 80089b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080089b4 <__copybits>:
 80089b4:	3901      	subs	r1, #1
 80089b6:	b570      	push	{r4, r5, r6, lr}
 80089b8:	1149      	asrs	r1, r1, #5
 80089ba:	6914      	ldr	r4, [r2, #16]
 80089bc:	3101      	adds	r1, #1
 80089be:	f102 0314 	add.w	r3, r2, #20
 80089c2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80089c6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80089ca:	1f05      	subs	r5, r0, #4
 80089cc:	42a3      	cmp	r3, r4
 80089ce:	d30c      	bcc.n	80089ea <__copybits+0x36>
 80089d0:	1aa3      	subs	r3, r4, r2
 80089d2:	3b11      	subs	r3, #17
 80089d4:	f023 0303 	bic.w	r3, r3, #3
 80089d8:	3211      	adds	r2, #17
 80089da:	42a2      	cmp	r2, r4
 80089dc:	bf88      	it	hi
 80089de:	2300      	movhi	r3, #0
 80089e0:	4418      	add	r0, r3
 80089e2:	2300      	movs	r3, #0
 80089e4:	4288      	cmp	r0, r1
 80089e6:	d305      	bcc.n	80089f4 <__copybits+0x40>
 80089e8:	bd70      	pop	{r4, r5, r6, pc}
 80089ea:	f853 6b04 	ldr.w	r6, [r3], #4
 80089ee:	f845 6f04 	str.w	r6, [r5, #4]!
 80089f2:	e7eb      	b.n	80089cc <__copybits+0x18>
 80089f4:	f840 3b04 	str.w	r3, [r0], #4
 80089f8:	e7f4      	b.n	80089e4 <__copybits+0x30>

080089fa <__any_on>:
 80089fa:	f100 0214 	add.w	r2, r0, #20
 80089fe:	6900      	ldr	r0, [r0, #16]
 8008a00:	114b      	asrs	r3, r1, #5
 8008a02:	4298      	cmp	r0, r3
 8008a04:	b510      	push	{r4, lr}
 8008a06:	db11      	blt.n	8008a2c <__any_on+0x32>
 8008a08:	dd0a      	ble.n	8008a20 <__any_on+0x26>
 8008a0a:	f011 011f 	ands.w	r1, r1, #31
 8008a0e:	d007      	beq.n	8008a20 <__any_on+0x26>
 8008a10:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008a14:	fa24 f001 	lsr.w	r0, r4, r1
 8008a18:	fa00 f101 	lsl.w	r1, r0, r1
 8008a1c:	428c      	cmp	r4, r1
 8008a1e:	d10b      	bne.n	8008a38 <__any_on+0x3e>
 8008a20:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008a24:	4293      	cmp	r3, r2
 8008a26:	d803      	bhi.n	8008a30 <__any_on+0x36>
 8008a28:	2000      	movs	r0, #0
 8008a2a:	bd10      	pop	{r4, pc}
 8008a2c:	4603      	mov	r3, r0
 8008a2e:	e7f7      	b.n	8008a20 <__any_on+0x26>
 8008a30:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008a34:	2900      	cmp	r1, #0
 8008a36:	d0f5      	beq.n	8008a24 <__any_on+0x2a>
 8008a38:	2001      	movs	r0, #1
 8008a3a:	e7f6      	b.n	8008a2a <__any_on+0x30>

08008a3c <_strtol_l.constprop.0>:
 8008a3c:	2b24      	cmp	r3, #36	@ 0x24
 8008a3e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a42:	4686      	mov	lr, r0
 8008a44:	4690      	mov	r8, r2
 8008a46:	d801      	bhi.n	8008a4c <_strtol_l.constprop.0+0x10>
 8008a48:	2b01      	cmp	r3, #1
 8008a4a:	d106      	bne.n	8008a5a <_strtol_l.constprop.0+0x1e>
 8008a4c:	f7fe f844 	bl	8006ad8 <__errno>
 8008a50:	2316      	movs	r3, #22
 8008a52:	6003      	str	r3, [r0, #0]
 8008a54:	2000      	movs	r0, #0
 8008a56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a5a:	4834      	ldr	r0, [pc, #208]	@ (8008b2c <_strtol_l.constprop.0+0xf0>)
 8008a5c:	460d      	mov	r5, r1
 8008a5e:	462a      	mov	r2, r5
 8008a60:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008a64:	5d06      	ldrb	r6, [r0, r4]
 8008a66:	f016 0608 	ands.w	r6, r6, #8
 8008a6a:	d1f8      	bne.n	8008a5e <_strtol_l.constprop.0+0x22>
 8008a6c:	2c2d      	cmp	r4, #45	@ 0x2d
 8008a6e:	d12d      	bne.n	8008acc <_strtol_l.constprop.0+0x90>
 8008a70:	782c      	ldrb	r4, [r5, #0]
 8008a72:	2601      	movs	r6, #1
 8008a74:	1c95      	adds	r5, r2, #2
 8008a76:	f033 0210 	bics.w	r2, r3, #16
 8008a7a:	d109      	bne.n	8008a90 <_strtol_l.constprop.0+0x54>
 8008a7c:	2c30      	cmp	r4, #48	@ 0x30
 8008a7e:	d12a      	bne.n	8008ad6 <_strtol_l.constprop.0+0x9a>
 8008a80:	782a      	ldrb	r2, [r5, #0]
 8008a82:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008a86:	2a58      	cmp	r2, #88	@ 0x58
 8008a88:	d125      	bne.n	8008ad6 <_strtol_l.constprop.0+0x9a>
 8008a8a:	786c      	ldrb	r4, [r5, #1]
 8008a8c:	2310      	movs	r3, #16
 8008a8e:	3502      	adds	r5, #2
 8008a90:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8008a94:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008a98:	2200      	movs	r2, #0
 8008a9a:	fbbc f9f3 	udiv	r9, ip, r3
 8008a9e:	4610      	mov	r0, r2
 8008aa0:	fb03 ca19 	mls	sl, r3, r9, ip
 8008aa4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8008aa8:	2f09      	cmp	r7, #9
 8008aaa:	d81b      	bhi.n	8008ae4 <_strtol_l.constprop.0+0xa8>
 8008aac:	463c      	mov	r4, r7
 8008aae:	42a3      	cmp	r3, r4
 8008ab0:	dd27      	ble.n	8008b02 <_strtol_l.constprop.0+0xc6>
 8008ab2:	1c57      	adds	r7, r2, #1
 8008ab4:	d007      	beq.n	8008ac6 <_strtol_l.constprop.0+0x8a>
 8008ab6:	4581      	cmp	r9, r0
 8008ab8:	d320      	bcc.n	8008afc <_strtol_l.constprop.0+0xc0>
 8008aba:	d101      	bne.n	8008ac0 <_strtol_l.constprop.0+0x84>
 8008abc:	45a2      	cmp	sl, r4
 8008abe:	db1d      	blt.n	8008afc <_strtol_l.constprop.0+0xc0>
 8008ac0:	fb00 4003 	mla	r0, r0, r3, r4
 8008ac4:	2201      	movs	r2, #1
 8008ac6:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008aca:	e7eb      	b.n	8008aa4 <_strtol_l.constprop.0+0x68>
 8008acc:	2c2b      	cmp	r4, #43	@ 0x2b
 8008ace:	bf04      	itt	eq
 8008ad0:	782c      	ldrbeq	r4, [r5, #0]
 8008ad2:	1c95      	addeq	r5, r2, #2
 8008ad4:	e7cf      	b.n	8008a76 <_strtol_l.constprop.0+0x3a>
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d1da      	bne.n	8008a90 <_strtol_l.constprop.0+0x54>
 8008ada:	2c30      	cmp	r4, #48	@ 0x30
 8008adc:	bf0c      	ite	eq
 8008ade:	2308      	moveq	r3, #8
 8008ae0:	230a      	movne	r3, #10
 8008ae2:	e7d5      	b.n	8008a90 <_strtol_l.constprop.0+0x54>
 8008ae4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8008ae8:	2f19      	cmp	r7, #25
 8008aea:	d801      	bhi.n	8008af0 <_strtol_l.constprop.0+0xb4>
 8008aec:	3c37      	subs	r4, #55	@ 0x37
 8008aee:	e7de      	b.n	8008aae <_strtol_l.constprop.0+0x72>
 8008af0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8008af4:	2f19      	cmp	r7, #25
 8008af6:	d804      	bhi.n	8008b02 <_strtol_l.constprop.0+0xc6>
 8008af8:	3c57      	subs	r4, #87	@ 0x57
 8008afa:	e7d8      	b.n	8008aae <_strtol_l.constprop.0+0x72>
 8008afc:	f04f 32ff 	mov.w	r2, #4294967295
 8008b00:	e7e1      	b.n	8008ac6 <_strtol_l.constprop.0+0x8a>
 8008b02:	1c53      	adds	r3, r2, #1
 8008b04:	d108      	bne.n	8008b18 <_strtol_l.constprop.0+0xdc>
 8008b06:	2322      	movs	r3, #34	@ 0x22
 8008b08:	f8ce 3000 	str.w	r3, [lr]
 8008b0c:	4660      	mov	r0, ip
 8008b0e:	f1b8 0f00 	cmp.w	r8, #0
 8008b12:	d0a0      	beq.n	8008a56 <_strtol_l.constprop.0+0x1a>
 8008b14:	1e69      	subs	r1, r5, #1
 8008b16:	e006      	b.n	8008b26 <_strtol_l.constprop.0+0xea>
 8008b18:	b106      	cbz	r6, 8008b1c <_strtol_l.constprop.0+0xe0>
 8008b1a:	4240      	negs	r0, r0
 8008b1c:	f1b8 0f00 	cmp.w	r8, #0
 8008b20:	d099      	beq.n	8008a56 <_strtol_l.constprop.0+0x1a>
 8008b22:	2a00      	cmp	r2, #0
 8008b24:	d1f6      	bne.n	8008b14 <_strtol_l.constprop.0+0xd8>
 8008b26:	f8c8 1000 	str.w	r1, [r8]
 8008b2a:	e794      	b.n	8008a56 <_strtol_l.constprop.0+0x1a>
 8008b2c:	080099b9 	.word	0x080099b9

08008b30 <_strtol_r>:
 8008b30:	f7ff bf84 	b.w	8008a3c <_strtol_l.constprop.0>

08008b34 <__ascii_wctomb>:
 8008b34:	4603      	mov	r3, r0
 8008b36:	4608      	mov	r0, r1
 8008b38:	b141      	cbz	r1, 8008b4c <__ascii_wctomb+0x18>
 8008b3a:	2aff      	cmp	r2, #255	@ 0xff
 8008b3c:	d904      	bls.n	8008b48 <__ascii_wctomb+0x14>
 8008b3e:	228a      	movs	r2, #138	@ 0x8a
 8008b40:	601a      	str	r2, [r3, #0]
 8008b42:	f04f 30ff 	mov.w	r0, #4294967295
 8008b46:	4770      	bx	lr
 8008b48:	700a      	strb	r2, [r1, #0]
 8008b4a:	2001      	movs	r0, #1
 8008b4c:	4770      	bx	lr

08008b4e <__ssputs_r>:
 8008b4e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008b52:	688e      	ldr	r6, [r1, #8]
 8008b54:	461f      	mov	r7, r3
 8008b56:	42be      	cmp	r6, r7
 8008b58:	680b      	ldr	r3, [r1, #0]
 8008b5a:	4682      	mov	sl, r0
 8008b5c:	460c      	mov	r4, r1
 8008b5e:	4690      	mov	r8, r2
 8008b60:	d82d      	bhi.n	8008bbe <__ssputs_r+0x70>
 8008b62:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008b66:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008b6a:	d026      	beq.n	8008bba <__ssputs_r+0x6c>
 8008b6c:	6965      	ldr	r5, [r4, #20]
 8008b6e:	6909      	ldr	r1, [r1, #16]
 8008b70:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008b74:	eba3 0901 	sub.w	r9, r3, r1
 8008b78:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008b7c:	1c7b      	adds	r3, r7, #1
 8008b7e:	444b      	add	r3, r9
 8008b80:	106d      	asrs	r5, r5, #1
 8008b82:	429d      	cmp	r5, r3
 8008b84:	bf38      	it	cc
 8008b86:	461d      	movcc	r5, r3
 8008b88:	0553      	lsls	r3, r2, #21
 8008b8a:	d527      	bpl.n	8008bdc <__ssputs_r+0x8e>
 8008b8c:	4629      	mov	r1, r5
 8008b8e:	f7ff fa05 	bl	8007f9c <_malloc_r>
 8008b92:	4606      	mov	r6, r0
 8008b94:	b360      	cbz	r0, 8008bf0 <__ssputs_r+0xa2>
 8008b96:	6921      	ldr	r1, [r4, #16]
 8008b98:	464a      	mov	r2, r9
 8008b9a:	f7fd ffca 	bl	8006b32 <memcpy>
 8008b9e:	89a3      	ldrh	r3, [r4, #12]
 8008ba0:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008ba4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008ba8:	81a3      	strh	r3, [r4, #12]
 8008baa:	6126      	str	r6, [r4, #16]
 8008bac:	6165      	str	r5, [r4, #20]
 8008bae:	444e      	add	r6, r9
 8008bb0:	eba5 0509 	sub.w	r5, r5, r9
 8008bb4:	6026      	str	r6, [r4, #0]
 8008bb6:	60a5      	str	r5, [r4, #8]
 8008bb8:	463e      	mov	r6, r7
 8008bba:	42be      	cmp	r6, r7
 8008bbc:	d900      	bls.n	8008bc0 <__ssputs_r+0x72>
 8008bbe:	463e      	mov	r6, r7
 8008bc0:	6820      	ldr	r0, [r4, #0]
 8008bc2:	4632      	mov	r2, r6
 8008bc4:	4641      	mov	r1, r8
 8008bc6:	f000 fbad 	bl	8009324 <memmove>
 8008bca:	68a3      	ldr	r3, [r4, #8]
 8008bcc:	1b9b      	subs	r3, r3, r6
 8008bce:	60a3      	str	r3, [r4, #8]
 8008bd0:	6823      	ldr	r3, [r4, #0]
 8008bd2:	4433      	add	r3, r6
 8008bd4:	6023      	str	r3, [r4, #0]
 8008bd6:	2000      	movs	r0, #0
 8008bd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008bdc:	462a      	mov	r2, r5
 8008bde:	f000 fbe6 	bl	80093ae <_realloc_r>
 8008be2:	4606      	mov	r6, r0
 8008be4:	2800      	cmp	r0, #0
 8008be6:	d1e0      	bne.n	8008baa <__ssputs_r+0x5c>
 8008be8:	6921      	ldr	r1, [r4, #16]
 8008bea:	4650      	mov	r0, sl
 8008bec:	f7fe fe28 	bl	8007840 <_free_r>
 8008bf0:	230c      	movs	r3, #12
 8008bf2:	f8ca 3000 	str.w	r3, [sl]
 8008bf6:	89a3      	ldrh	r3, [r4, #12]
 8008bf8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008bfc:	81a3      	strh	r3, [r4, #12]
 8008bfe:	f04f 30ff 	mov.w	r0, #4294967295
 8008c02:	e7e9      	b.n	8008bd8 <__ssputs_r+0x8a>

08008c04 <_svfiprintf_r>:
 8008c04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c08:	4698      	mov	r8, r3
 8008c0a:	898b      	ldrh	r3, [r1, #12]
 8008c0c:	061b      	lsls	r3, r3, #24
 8008c0e:	b09d      	sub	sp, #116	@ 0x74
 8008c10:	4607      	mov	r7, r0
 8008c12:	460d      	mov	r5, r1
 8008c14:	4614      	mov	r4, r2
 8008c16:	d510      	bpl.n	8008c3a <_svfiprintf_r+0x36>
 8008c18:	690b      	ldr	r3, [r1, #16]
 8008c1a:	b973      	cbnz	r3, 8008c3a <_svfiprintf_r+0x36>
 8008c1c:	2140      	movs	r1, #64	@ 0x40
 8008c1e:	f7ff f9bd 	bl	8007f9c <_malloc_r>
 8008c22:	6028      	str	r0, [r5, #0]
 8008c24:	6128      	str	r0, [r5, #16]
 8008c26:	b930      	cbnz	r0, 8008c36 <_svfiprintf_r+0x32>
 8008c28:	230c      	movs	r3, #12
 8008c2a:	603b      	str	r3, [r7, #0]
 8008c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8008c30:	b01d      	add	sp, #116	@ 0x74
 8008c32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c36:	2340      	movs	r3, #64	@ 0x40
 8008c38:	616b      	str	r3, [r5, #20]
 8008c3a:	2300      	movs	r3, #0
 8008c3c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008c3e:	2320      	movs	r3, #32
 8008c40:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008c44:	f8cd 800c 	str.w	r8, [sp, #12]
 8008c48:	2330      	movs	r3, #48	@ 0x30
 8008c4a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008de8 <_svfiprintf_r+0x1e4>
 8008c4e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008c52:	f04f 0901 	mov.w	r9, #1
 8008c56:	4623      	mov	r3, r4
 8008c58:	469a      	mov	sl, r3
 8008c5a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008c5e:	b10a      	cbz	r2, 8008c64 <_svfiprintf_r+0x60>
 8008c60:	2a25      	cmp	r2, #37	@ 0x25
 8008c62:	d1f9      	bne.n	8008c58 <_svfiprintf_r+0x54>
 8008c64:	ebba 0b04 	subs.w	fp, sl, r4
 8008c68:	d00b      	beq.n	8008c82 <_svfiprintf_r+0x7e>
 8008c6a:	465b      	mov	r3, fp
 8008c6c:	4622      	mov	r2, r4
 8008c6e:	4629      	mov	r1, r5
 8008c70:	4638      	mov	r0, r7
 8008c72:	f7ff ff6c 	bl	8008b4e <__ssputs_r>
 8008c76:	3001      	adds	r0, #1
 8008c78:	f000 80a7 	beq.w	8008dca <_svfiprintf_r+0x1c6>
 8008c7c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008c7e:	445a      	add	r2, fp
 8008c80:	9209      	str	r2, [sp, #36]	@ 0x24
 8008c82:	f89a 3000 	ldrb.w	r3, [sl]
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	f000 809f 	beq.w	8008dca <_svfiprintf_r+0x1c6>
 8008c8c:	2300      	movs	r3, #0
 8008c8e:	f04f 32ff 	mov.w	r2, #4294967295
 8008c92:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008c96:	f10a 0a01 	add.w	sl, sl, #1
 8008c9a:	9304      	str	r3, [sp, #16]
 8008c9c:	9307      	str	r3, [sp, #28]
 8008c9e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008ca2:	931a      	str	r3, [sp, #104]	@ 0x68
 8008ca4:	4654      	mov	r4, sl
 8008ca6:	2205      	movs	r2, #5
 8008ca8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008cac:	484e      	ldr	r0, [pc, #312]	@ (8008de8 <_svfiprintf_r+0x1e4>)
 8008cae:	f7f7 fa8f 	bl	80001d0 <memchr>
 8008cb2:	9a04      	ldr	r2, [sp, #16]
 8008cb4:	b9d8      	cbnz	r0, 8008cee <_svfiprintf_r+0xea>
 8008cb6:	06d0      	lsls	r0, r2, #27
 8008cb8:	bf44      	itt	mi
 8008cba:	2320      	movmi	r3, #32
 8008cbc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008cc0:	0711      	lsls	r1, r2, #28
 8008cc2:	bf44      	itt	mi
 8008cc4:	232b      	movmi	r3, #43	@ 0x2b
 8008cc6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008cca:	f89a 3000 	ldrb.w	r3, [sl]
 8008cce:	2b2a      	cmp	r3, #42	@ 0x2a
 8008cd0:	d015      	beq.n	8008cfe <_svfiprintf_r+0xfa>
 8008cd2:	9a07      	ldr	r2, [sp, #28]
 8008cd4:	4654      	mov	r4, sl
 8008cd6:	2000      	movs	r0, #0
 8008cd8:	f04f 0c0a 	mov.w	ip, #10
 8008cdc:	4621      	mov	r1, r4
 8008cde:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008ce2:	3b30      	subs	r3, #48	@ 0x30
 8008ce4:	2b09      	cmp	r3, #9
 8008ce6:	d94b      	bls.n	8008d80 <_svfiprintf_r+0x17c>
 8008ce8:	b1b0      	cbz	r0, 8008d18 <_svfiprintf_r+0x114>
 8008cea:	9207      	str	r2, [sp, #28]
 8008cec:	e014      	b.n	8008d18 <_svfiprintf_r+0x114>
 8008cee:	eba0 0308 	sub.w	r3, r0, r8
 8008cf2:	fa09 f303 	lsl.w	r3, r9, r3
 8008cf6:	4313      	orrs	r3, r2
 8008cf8:	9304      	str	r3, [sp, #16]
 8008cfa:	46a2      	mov	sl, r4
 8008cfc:	e7d2      	b.n	8008ca4 <_svfiprintf_r+0xa0>
 8008cfe:	9b03      	ldr	r3, [sp, #12]
 8008d00:	1d19      	adds	r1, r3, #4
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	9103      	str	r1, [sp, #12]
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	bfbb      	ittet	lt
 8008d0a:	425b      	neglt	r3, r3
 8008d0c:	f042 0202 	orrlt.w	r2, r2, #2
 8008d10:	9307      	strge	r3, [sp, #28]
 8008d12:	9307      	strlt	r3, [sp, #28]
 8008d14:	bfb8      	it	lt
 8008d16:	9204      	strlt	r2, [sp, #16]
 8008d18:	7823      	ldrb	r3, [r4, #0]
 8008d1a:	2b2e      	cmp	r3, #46	@ 0x2e
 8008d1c:	d10a      	bne.n	8008d34 <_svfiprintf_r+0x130>
 8008d1e:	7863      	ldrb	r3, [r4, #1]
 8008d20:	2b2a      	cmp	r3, #42	@ 0x2a
 8008d22:	d132      	bne.n	8008d8a <_svfiprintf_r+0x186>
 8008d24:	9b03      	ldr	r3, [sp, #12]
 8008d26:	1d1a      	adds	r2, r3, #4
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	9203      	str	r2, [sp, #12]
 8008d2c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008d30:	3402      	adds	r4, #2
 8008d32:	9305      	str	r3, [sp, #20]
 8008d34:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008df8 <_svfiprintf_r+0x1f4>
 8008d38:	7821      	ldrb	r1, [r4, #0]
 8008d3a:	2203      	movs	r2, #3
 8008d3c:	4650      	mov	r0, sl
 8008d3e:	f7f7 fa47 	bl	80001d0 <memchr>
 8008d42:	b138      	cbz	r0, 8008d54 <_svfiprintf_r+0x150>
 8008d44:	9b04      	ldr	r3, [sp, #16]
 8008d46:	eba0 000a 	sub.w	r0, r0, sl
 8008d4a:	2240      	movs	r2, #64	@ 0x40
 8008d4c:	4082      	lsls	r2, r0
 8008d4e:	4313      	orrs	r3, r2
 8008d50:	3401      	adds	r4, #1
 8008d52:	9304      	str	r3, [sp, #16]
 8008d54:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d58:	4824      	ldr	r0, [pc, #144]	@ (8008dec <_svfiprintf_r+0x1e8>)
 8008d5a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008d5e:	2206      	movs	r2, #6
 8008d60:	f7f7 fa36 	bl	80001d0 <memchr>
 8008d64:	2800      	cmp	r0, #0
 8008d66:	d036      	beq.n	8008dd6 <_svfiprintf_r+0x1d2>
 8008d68:	4b21      	ldr	r3, [pc, #132]	@ (8008df0 <_svfiprintf_r+0x1ec>)
 8008d6a:	bb1b      	cbnz	r3, 8008db4 <_svfiprintf_r+0x1b0>
 8008d6c:	9b03      	ldr	r3, [sp, #12]
 8008d6e:	3307      	adds	r3, #7
 8008d70:	f023 0307 	bic.w	r3, r3, #7
 8008d74:	3308      	adds	r3, #8
 8008d76:	9303      	str	r3, [sp, #12]
 8008d78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d7a:	4433      	add	r3, r6
 8008d7c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008d7e:	e76a      	b.n	8008c56 <_svfiprintf_r+0x52>
 8008d80:	fb0c 3202 	mla	r2, ip, r2, r3
 8008d84:	460c      	mov	r4, r1
 8008d86:	2001      	movs	r0, #1
 8008d88:	e7a8      	b.n	8008cdc <_svfiprintf_r+0xd8>
 8008d8a:	2300      	movs	r3, #0
 8008d8c:	3401      	adds	r4, #1
 8008d8e:	9305      	str	r3, [sp, #20]
 8008d90:	4619      	mov	r1, r3
 8008d92:	f04f 0c0a 	mov.w	ip, #10
 8008d96:	4620      	mov	r0, r4
 8008d98:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008d9c:	3a30      	subs	r2, #48	@ 0x30
 8008d9e:	2a09      	cmp	r2, #9
 8008da0:	d903      	bls.n	8008daa <_svfiprintf_r+0x1a6>
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d0c6      	beq.n	8008d34 <_svfiprintf_r+0x130>
 8008da6:	9105      	str	r1, [sp, #20]
 8008da8:	e7c4      	b.n	8008d34 <_svfiprintf_r+0x130>
 8008daa:	fb0c 2101 	mla	r1, ip, r1, r2
 8008dae:	4604      	mov	r4, r0
 8008db0:	2301      	movs	r3, #1
 8008db2:	e7f0      	b.n	8008d96 <_svfiprintf_r+0x192>
 8008db4:	ab03      	add	r3, sp, #12
 8008db6:	9300      	str	r3, [sp, #0]
 8008db8:	462a      	mov	r2, r5
 8008dba:	4b0e      	ldr	r3, [pc, #56]	@ (8008df4 <_svfiprintf_r+0x1f0>)
 8008dbc:	a904      	add	r1, sp, #16
 8008dbe:	4638      	mov	r0, r7
 8008dc0:	f7fc fea4 	bl	8005b0c <_printf_float>
 8008dc4:	1c42      	adds	r2, r0, #1
 8008dc6:	4606      	mov	r6, r0
 8008dc8:	d1d6      	bne.n	8008d78 <_svfiprintf_r+0x174>
 8008dca:	89ab      	ldrh	r3, [r5, #12]
 8008dcc:	065b      	lsls	r3, r3, #25
 8008dce:	f53f af2d 	bmi.w	8008c2c <_svfiprintf_r+0x28>
 8008dd2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008dd4:	e72c      	b.n	8008c30 <_svfiprintf_r+0x2c>
 8008dd6:	ab03      	add	r3, sp, #12
 8008dd8:	9300      	str	r3, [sp, #0]
 8008dda:	462a      	mov	r2, r5
 8008ddc:	4b05      	ldr	r3, [pc, #20]	@ (8008df4 <_svfiprintf_r+0x1f0>)
 8008dde:	a904      	add	r1, sp, #16
 8008de0:	4638      	mov	r0, r7
 8008de2:	f7fd f92b 	bl	800603c <_printf_i>
 8008de6:	e7ed      	b.n	8008dc4 <_svfiprintf_r+0x1c0>
 8008de8:	08009ab9 	.word	0x08009ab9
 8008dec:	08009ac3 	.word	0x08009ac3
 8008df0:	08005b0d 	.word	0x08005b0d
 8008df4:	08008b4f 	.word	0x08008b4f
 8008df8:	08009abf 	.word	0x08009abf

08008dfc <__sfputc_r>:
 8008dfc:	6893      	ldr	r3, [r2, #8]
 8008dfe:	3b01      	subs	r3, #1
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	b410      	push	{r4}
 8008e04:	6093      	str	r3, [r2, #8]
 8008e06:	da08      	bge.n	8008e1a <__sfputc_r+0x1e>
 8008e08:	6994      	ldr	r4, [r2, #24]
 8008e0a:	42a3      	cmp	r3, r4
 8008e0c:	db01      	blt.n	8008e12 <__sfputc_r+0x16>
 8008e0e:	290a      	cmp	r1, #10
 8008e10:	d103      	bne.n	8008e1a <__sfputc_r+0x1e>
 8008e12:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008e16:	f000 b9f1 	b.w	80091fc <__swbuf_r>
 8008e1a:	6813      	ldr	r3, [r2, #0]
 8008e1c:	1c58      	adds	r0, r3, #1
 8008e1e:	6010      	str	r0, [r2, #0]
 8008e20:	7019      	strb	r1, [r3, #0]
 8008e22:	4608      	mov	r0, r1
 8008e24:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008e28:	4770      	bx	lr

08008e2a <__sfputs_r>:
 8008e2a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e2c:	4606      	mov	r6, r0
 8008e2e:	460f      	mov	r7, r1
 8008e30:	4614      	mov	r4, r2
 8008e32:	18d5      	adds	r5, r2, r3
 8008e34:	42ac      	cmp	r4, r5
 8008e36:	d101      	bne.n	8008e3c <__sfputs_r+0x12>
 8008e38:	2000      	movs	r0, #0
 8008e3a:	e007      	b.n	8008e4c <__sfputs_r+0x22>
 8008e3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e40:	463a      	mov	r2, r7
 8008e42:	4630      	mov	r0, r6
 8008e44:	f7ff ffda 	bl	8008dfc <__sfputc_r>
 8008e48:	1c43      	adds	r3, r0, #1
 8008e4a:	d1f3      	bne.n	8008e34 <__sfputs_r+0xa>
 8008e4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008e50 <_vfiprintf_r>:
 8008e50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e54:	460d      	mov	r5, r1
 8008e56:	b09d      	sub	sp, #116	@ 0x74
 8008e58:	4614      	mov	r4, r2
 8008e5a:	4698      	mov	r8, r3
 8008e5c:	4606      	mov	r6, r0
 8008e5e:	b118      	cbz	r0, 8008e68 <_vfiprintf_r+0x18>
 8008e60:	6a03      	ldr	r3, [r0, #32]
 8008e62:	b90b      	cbnz	r3, 8008e68 <_vfiprintf_r+0x18>
 8008e64:	f7fd fcaa 	bl	80067bc <__sinit>
 8008e68:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008e6a:	07d9      	lsls	r1, r3, #31
 8008e6c:	d405      	bmi.n	8008e7a <_vfiprintf_r+0x2a>
 8008e6e:	89ab      	ldrh	r3, [r5, #12]
 8008e70:	059a      	lsls	r2, r3, #22
 8008e72:	d402      	bmi.n	8008e7a <_vfiprintf_r+0x2a>
 8008e74:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008e76:	f7fd fe5a 	bl	8006b2e <__retarget_lock_acquire_recursive>
 8008e7a:	89ab      	ldrh	r3, [r5, #12]
 8008e7c:	071b      	lsls	r3, r3, #28
 8008e7e:	d501      	bpl.n	8008e84 <_vfiprintf_r+0x34>
 8008e80:	692b      	ldr	r3, [r5, #16]
 8008e82:	b99b      	cbnz	r3, 8008eac <_vfiprintf_r+0x5c>
 8008e84:	4629      	mov	r1, r5
 8008e86:	4630      	mov	r0, r6
 8008e88:	f000 f9f6 	bl	8009278 <__swsetup_r>
 8008e8c:	b170      	cbz	r0, 8008eac <_vfiprintf_r+0x5c>
 8008e8e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008e90:	07dc      	lsls	r4, r3, #31
 8008e92:	d504      	bpl.n	8008e9e <_vfiprintf_r+0x4e>
 8008e94:	f04f 30ff 	mov.w	r0, #4294967295
 8008e98:	b01d      	add	sp, #116	@ 0x74
 8008e9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e9e:	89ab      	ldrh	r3, [r5, #12]
 8008ea0:	0598      	lsls	r0, r3, #22
 8008ea2:	d4f7      	bmi.n	8008e94 <_vfiprintf_r+0x44>
 8008ea4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008ea6:	f7fd fe43 	bl	8006b30 <__retarget_lock_release_recursive>
 8008eaa:	e7f3      	b.n	8008e94 <_vfiprintf_r+0x44>
 8008eac:	2300      	movs	r3, #0
 8008eae:	9309      	str	r3, [sp, #36]	@ 0x24
 8008eb0:	2320      	movs	r3, #32
 8008eb2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008eb6:	f8cd 800c 	str.w	r8, [sp, #12]
 8008eba:	2330      	movs	r3, #48	@ 0x30
 8008ebc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800906c <_vfiprintf_r+0x21c>
 8008ec0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008ec4:	f04f 0901 	mov.w	r9, #1
 8008ec8:	4623      	mov	r3, r4
 8008eca:	469a      	mov	sl, r3
 8008ecc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008ed0:	b10a      	cbz	r2, 8008ed6 <_vfiprintf_r+0x86>
 8008ed2:	2a25      	cmp	r2, #37	@ 0x25
 8008ed4:	d1f9      	bne.n	8008eca <_vfiprintf_r+0x7a>
 8008ed6:	ebba 0b04 	subs.w	fp, sl, r4
 8008eda:	d00b      	beq.n	8008ef4 <_vfiprintf_r+0xa4>
 8008edc:	465b      	mov	r3, fp
 8008ede:	4622      	mov	r2, r4
 8008ee0:	4629      	mov	r1, r5
 8008ee2:	4630      	mov	r0, r6
 8008ee4:	f7ff ffa1 	bl	8008e2a <__sfputs_r>
 8008ee8:	3001      	adds	r0, #1
 8008eea:	f000 80a7 	beq.w	800903c <_vfiprintf_r+0x1ec>
 8008eee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008ef0:	445a      	add	r2, fp
 8008ef2:	9209      	str	r2, [sp, #36]	@ 0x24
 8008ef4:	f89a 3000 	ldrb.w	r3, [sl]
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	f000 809f 	beq.w	800903c <_vfiprintf_r+0x1ec>
 8008efe:	2300      	movs	r3, #0
 8008f00:	f04f 32ff 	mov.w	r2, #4294967295
 8008f04:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008f08:	f10a 0a01 	add.w	sl, sl, #1
 8008f0c:	9304      	str	r3, [sp, #16]
 8008f0e:	9307      	str	r3, [sp, #28]
 8008f10:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008f14:	931a      	str	r3, [sp, #104]	@ 0x68
 8008f16:	4654      	mov	r4, sl
 8008f18:	2205      	movs	r2, #5
 8008f1a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f1e:	4853      	ldr	r0, [pc, #332]	@ (800906c <_vfiprintf_r+0x21c>)
 8008f20:	f7f7 f956 	bl	80001d0 <memchr>
 8008f24:	9a04      	ldr	r2, [sp, #16]
 8008f26:	b9d8      	cbnz	r0, 8008f60 <_vfiprintf_r+0x110>
 8008f28:	06d1      	lsls	r1, r2, #27
 8008f2a:	bf44      	itt	mi
 8008f2c:	2320      	movmi	r3, #32
 8008f2e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008f32:	0713      	lsls	r3, r2, #28
 8008f34:	bf44      	itt	mi
 8008f36:	232b      	movmi	r3, #43	@ 0x2b
 8008f38:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008f3c:	f89a 3000 	ldrb.w	r3, [sl]
 8008f40:	2b2a      	cmp	r3, #42	@ 0x2a
 8008f42:	d015      	beq.n	8008f70 <_vfiprintf_r+0x120>
 8008f44:	9a07      	ldr	r2, [sp, #28]
 8008f46:	4654      	mov	r4, sl
 8008f48:	2000      	movs	r0, #0
 8008f4a:	f04f 0c0a 	mov.w	ip, #10
 8008f4e:	4621      	mov	r1, r4
 8008f50:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008f54:	3b30      	subs	r3, #48	@ 0x30
 8008f56:	2b09      	cmp	r3, #9
 8008f58:	d94b      	bls.n	8008ff2 <_vfiprintf_r+0x1a2>
 8008f5a:	b1b0      	cbz	r0, 8008f8a <_vfiprintf_r+0x13a>
 8008f5c:	9207      	str	r2, [sp, #28]
 8008f5e:	e014      	b.n	8008f8a <_vfiprintf_r+0x13a>
 8008f60:	eba0 0308 	sub.w	r3, r0, r8
 8008f64:	fa09 f303 	lsl.w	r3, r9, r3
 8008f68:	4313      	orrs	r3, r2
 8008f6a:	9304      	str	r3, [sp, #16]
 8008f6c:	46a2      	mov	sl, r4
 8008f6e:	e7d2      	b.n	8008f16 <_vfiprintf_r+0xc6>
 8008f70:	9b03      	ldr	r3, [sp, #12]
 8008f72:	1d19      	adds	r1, r3, #4
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	9103      	str	r1, [sp, #12]
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	bfbb      	ittet	lt
 8008f7c:	425b      	neglt	r3, r3
 8008f7e:	f042 0202 	orrlt.w	r2, r2, #2
 8008f82:	9307      	strge	r3, [sp, #28]
 8008f84:	9307      	strlt	r3, [sp, #28]
 8008f86:	bfb8      	it	lt
 8008f88:	9204      	strlt	r2, [sp, #16]
 8008f8a:	7823      	ldrb	r3, [r4, #0]
 8008f8c:	2b2e      	cmp	r3, #46	@ 0x2e
 8008f8e:	d10a      	bne.n	8008fa6 <_vfiprintf_r+0x156>
 8008f90:	7863      	ldrb	r3, [r4, #1]
 8008f92:	2b2a      	cmp	r3, #42	@ 0x2a
 8008f94:	d132      	bne.n	8008ffc <_vfiprintf_r+0x1ac>
 8008f96:	9b03      	ldr	r3, [sp, #12]
 8008f98:	1d1a      	adds	r2, r3, #4
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	9203      	str	r2, [sp, #12]
 8008f9e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008fa2:	3402      	adds	r4, #2
 8008fa4:	9305      	str	r3, [sp, #20]
 8008fa6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800907c <_vfiprintf_r+0x22c>
 8008faa:	7821      	ldrb	r1, [r4, #0]
 8008fac:	2203      	movs	r2, #3
 8008fae:	4650      	mov	r0, sl
 8008fb0:	f7f7 f90e 	bl	80001d0 <memchr>
 8008fb4:	b138      	cbz	r0, 8008fc6 <_vfiprintf_r+0x176>
 8008fb6:	9b04      	ldr	r3, [sp, #16]
 8008fb8:	eba0 000a 	sub.w	r0, r0, sl
 8008fbc:	2240      	movs	r2, #64	@ 0x40
 8008fbe:	4082      	lsls	r2, r0
 8008fc0:	4313      	orrs	r3, r2
 8008fc2:	3401      	adds	r4, #1
 8008fc4:	9304      	str	r3, [sp, #16]
 8008fc6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008fca:	4829      	ldr	r0, [pc, #164]	@ (8009070 <_vfiprintf_r+0x220>)
 8008fcc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008fd0:	2206      	movs	r2, #6
 8008fd2:	f7f7 f8fd 	bl	80001d0 <memchr>
 8008fd6:	2800      	cmp	r0, #0
 8008fd8:	d03f      	beq.n	800905a <_vfiprintf_r+0x20a>
 8008fda:	4b26      	ldr	r3, [pc, #152]	@ (8009074 <_vfiprintf_r+0x224>)
 8008fdc:	bb1b      	cbnz	r3, 8009026 <_vfiprintf_r+0x1d6>
 8008fde:	9b03      	ldr	r3, [sp, #12]
 8008fe0:	3307      	adds	r3, #7
 8008fe2:	f023 0307 	bic.w	r3, r3, #7
 8008fe6:	3308      	adds	r3, #8
 8008fe8:	9303      	str	r3, [sp, #12]
 8008fea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008fec:	443b      	add	r3, r7
 8008fee:	9309      	str	r3, [sp, #36]	@ 0x24
 8008ff0:	e76a      	b.n	8008ec8 <_vfiprintf_r+0x78>
 8008ff2:	fb0c 3202 	mla	r2, ip, r2, r3
 8008ff6:	460c      	mov	r4, r1
 8008ff8:	2001      	movs	r0, #1
 8008ffa:	e7a8      	b.n	8008f4e <_vfiprintf_r+0xfe>
 8008ffc:	2300      	movs	r3, #0
 8008ffe:	3401      	adds	r4, #1
 8009000:	9305      	str	r3, [sp, #20]
 8009002:	4619      	mov	r1, r3
 8009004:	f04f 0c0a 	mov.w	ip, #10
 8009008:	4620      	mov	r0, r4
 800900a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800900e:	3a30      	subs	r2, #48	@ 0x30
 8009010:	2a09      	cmp	r2, #9
 8009012:	d903      	bls.n	800901c <_vfiprintf_r+0x1cc>
 8009014:	2b00      	cmp	r3, #0
 8009016:	d0c6      	beq.n	8008fa6 <_vfiprintf_r+0x156>
 8009018:	9105      	str	r1, [sp, #20]
 800901a:	e7c4      	b.n	8008fa6 <_vfiprintf_r+0x156>
 800901c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009020:	4604      	mov	r4, r0
 8009022:	2301      	movs	r3, #1
 8009024:	e7f0      	b.n	8009008 <_vfiprintf_r+0x1b8>
 8009026:	ab03      	add	r3, sp, #12
 8009028:	9300      	str	r3, [sp, #0]
 800902a:	462a      	mov	r2, r5
 800902c:	4b12      	ldr	r3, [pc, #72]	@ (8009078 <_vfiprintf_r+0x228>)
 800902e:	a904      	add	r1, sp, #16
 8009030:	4630      	mov	r0, r6
 8009032:	f7fc fd6b 	bl	8005b0c <_printf_float>
 8009036:	4607      	mov	r7, r0
 8009038:	1c78      	adds	r0, r7, #1
 800903a:	d1d6      	bne.n	8008fea <_vfiprintf_r+0x19a>
 800903c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800903e:	07d9      	lsls	r1, r3, #31
 8009040:	d405      	bmi.n	800904e <_vfiprintf_r+0x1fe>
 8009042:	89ab      	ldrh	r3, [r5, #12]
 8009044:	059a      	lsls	r2, r3, #22
 8009046:	d402      	bmi.n	800904e <_vfiprintf_r+0x1fe>
 8009048:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800904a:	f7fd fd71 	bl	8006b30 <__retarget_lock_release_recursive>
 800904e:	89ab      	ldrh	r3, [r5, #12]
 8009050:	065b      	lsls	r3, r3, #25
 8009052:	f53f af1f 	bmi.w	8008e94 <_vfiprintf_r+0x44>
 8009056:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009058:	e71e      	b.n	8008e98 <_vfiprintf_r+0x48>
 800905a:	ab03      	add	r3, sp, #12
 800905c:	9300      	str	r3, [sp, #0]
 800905e:	462a      	mov	r2, r5
 8009060:	4b05      	ldr	r3, [pc, #20]	@ (8009078 <_vfiprintf_r+0x228>)
 8009062:	a904      	add	r1, sp, #16
 8009064:	4630      	mov	r0, r6
 8009066:	f7fc ffe9 	bl	800603c <_printf_i>
 800906a:	e7e4      	b.n	8009036 <_vfiprintf_r+0x1e6>
 800906c:	08009ab9 	.word	0x08009ab9
 8009070:	08009ac3 	.word	0x08009ac3
 8009074:	08005b0d 	.word	0x08005b0d
 8009078:	08008e2b 	.word	0x08008e2b
 800907c:	08009abf 	.word	0x08009abf

08009080 <__sflush_r>:
 8009080:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009084:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009088:	0716      	lsls	r6, r2, #28
 800908a:	4605      	mov	r5, r0
 800908c:	460c      	mov	r4, r1
 800908e:	d454      	bmi.n	800913a <__sflush_r+0xba>
 8009090:	684b      	ldr	r3, [r1, #4]
 8009092:	2b00      	cmp	r3, #0
 8009094:	dc02      	bgt.n	800909c <__sflush_r+0x1c>
 8009096:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009098:	2b00      	cmp	r3, #0
 800909a:	dd48      	ble.n	800912e <__sflush_r+0xae>
 800909c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800909e:	2e00      	cmp	r6, #0
 80090a0:	d045      	beq.n	800912e <__sflush_r+0xae>
 80090a2:	2300      	movs	r3, #0
 80090a4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80090a8:	682f      	ldr	r7, [r5, #0]
 80090aa:	6a21      	ldr	r1, [r4, #32]
 80090ac:	602b      	str	r3, [r5, #0]
 80090ae:	d030      	beq.n	8009112 <__sflush_r+0x92>
 80090b0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80090b2:	89a3      	ldrh	r3, [r4, #12]
 80090b4:	0759      	lsls	r1, r3, #29
 80090b6:	d505      	bpl.n	80090c4 <__sflush_r+0x44>
 80090b8:	6863      	ldr	r3, [r4, #4]
 80090ba:	1ad2      	subs	r2, r2, r3
 80090bc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80090be:	b10b      	cbz	r3, 80090c4 <__sflush_r+0x44>
 80090c0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80090c2:	1ad2      	subs	r2, r2, r3
 80090c4:	2300      	movs	r3, #0
 80090c6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80090c8:	6a21      	ldr	r1, [r4, #32]
 80090ca:	4628      	mov	r0, r5
 80090cc:	47b0      	blx	r6
 80090ce:	1c43      	adds	r3, r0, #1
 80090d0:	89a3      	ldrh	r3, [r4, #12]
 80090d2:	d106      	bne.n	80090e2 <__sflush_r+0x62>
 80090d4:	6829      	ldr	r1, [r5, #0]
 80090d6:	291d      	cmp	r1, #29
 80090d8:	d82b      	bhi.n	8009132 <__sflush_r+0xb2>
 80090da:	4a2a      	ldr	r2, [pc, #168]	@ (8009184 <__sflush_r+0x104>)
 80090dc:	410a      	asrs	r2, r1
 80090de:	07d6      	lsls	r6, r2, #31
 80090e0:	d427      	bmi.n	8009132 <__sflush_r+0xb2>
 80090e2:	2200      	movs	r2, #0
 80090e4:	6062      	str	r2, [r4, #4]
 80090e6:	04d9      	lsls	r1, r3, #19
 80090e8:	6922      	ldr	r2, [r4, #16]
 80090ea:	6022      	str	r2, [r4, #0]
 80090ec:	d504      	bpl.n	80090f8 <__sflush_r+0x78>
 80090ee:	1c42      	adds	r2, r0, #1
 80090f0:	d101      	bne.n	80090f6 <__sflush_r+0x76>
 80090f2:	682b      	ldr	r3, [r5, #0]
 80090f4:	b903      	cbnz	r3, 80090f8 <__sflush_r+0x78>
 80090f6:	6560      	str	r0, [r4, #84]	@ 0x54
 80090f8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80090fa:	602f      	str	r7, [r5, #0]
 80090fc:	b1b9      	cbz	r1, 800912e <__sflush_r+0xae>
 80090fe:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009102:	4299      	cmp	r1, r3
 8009104:	d002      	beq.n	800910c <__sflush_r+0x8c>
 8009106:	4628      	mov	r0, r5
 8009108:	f7fe fb9a 	bl	8007840 <_free_r>
 800910c:	2300      	movs	r3, #0
 800910e:	6363      	str	r3, [r4, #52]	@ 0x34
 8009110:	e00d      	b.n	800912e <__sflush_r+0xae>
 8009112:	2301      	movs	r3, #1
 8009114:	4628      	mov	r0, r5
 8009116:	47b0      	blx	r6
 8009118:	4602      	mov	r2, r0
 800911a:	1c50      	adds	r0, r2, #1
 800911c:	d1c9      	bne.n	80090b2 <__sflush_r+0x32>
 800911e:	682b      	ldr	r3, [r5, #0]
 8009120:	2b00      	cmp	r3, #0
 8009122:	d0c6      	beq.n	80090b2 <__sflush_r+0x32>
 8009124:	2b1d      	cmp	r3, #29
 8009126:	d001      	beq.n	800912c <__sflush_r+0xac>
 8009128:	2b16      	cmp	r3, #22
 800912a:	d11e      	bne.n	800916a <__sflush_r+0xea>
 800912c:	602f      	str	r7, [r5, #0]
 800912e:	2000      	movs	r0, #0
 8009130:	e022      	b.n	8009178 <__sflush_r+0xf8>
 8009132:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009136:	b21b      	sxth	r3, r3
 8009138:	e01b      	b.n	8009172 <__sflush_r+0xf2>
 800913a:	690f      	ldr	r7, [r1, #16]
 800913c:	2f00      	cmp	r7, #0
 800913e:	d0f6      	beq.n	800912e <__sflush_r+0xae>
 8009140:	0793      	lsls	r3, r2, #30
 8009142:	680e      	ldr	r6, [r1, #0]
 8009144:	bf08      	it	eq
 8009146:	694b      	ldreq	r3, [r1, #20]
 8009148:	600f      	str	r7, [r1, #0]
 800914a:	bf18      	it	ne
 800914c:	2300      	movne	r3, #0
 800914e:	eba6 0807 	sub.w	r8, r6, r7
 8009152:	608b      	str	r3, [r1, #8]
 8009154:	f1b8 0f00 	cmp.w	r8, #0
 8009158:	dde9      	ble.n	800912e <__sflush_r+0xae>
 800915a:	6a21      	ldr	r1, [r4, #32]
 800915c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800915e:	4643      	mov	r3, r8
 8009160:	463a      	mov	r2, r7
 8009162:	4628      	mov	r0, r5
 8009164:	47b0      	blx	r6
 8009166:	2800      	cmp	r0, #0
 8009168:	dc08      	bgt.n	800917c <__sflush_r+0xfc>
 800916a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800916e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009172:	81a3      	strh	r3, [r4, #12]
 8009174:	f04f 30ff 	mov.w	r0, #4294967295
 8009178:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800917c:	4407      	add	r7, r0
 800917e:	eba8 0800 	sub.w	r8, r8, r0
 8009182:	e7e7      	b.n	8009154 <__sflush_r+0xd4>
 8009184:	dfbffffe 	.word	0xdfbffffe

08009188 <_fflush_r>:
 8009188:	b538      	push	{r3, r4, r5, lr}
 800918a:	690b      	ldr	r3, [r1, #16]
 800918c:	4605      	mov	r5, r0
 800918e:	460c      	mov	r4, r1
 8009190:	b913      	cbnz	r3, 8009198 <_fflush_r+0x10>
 8009192:	2500      	movs	r5, #0
 8009194:	4628      	mov	r0, r5
 8009196:	bd38      	pop	{r3, r4, r5, pc}
 8009198:	b118      	cbz	r0, 80091a2 <_fflush_r+0x1a>
 800919a:	6a03      	ldr	r3, [r0, #32]
 800919c:	b90b      	cbnz	r3, 80091a2 <_fflush_r+0x1a>
 800919e:	f7fd fb0d 	bl	80067bc <__sinit>
 80091a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d0f3      	beq.n	8009192 <_fflush_r+0xa>
 80091aa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80091ac:	07d0      	lsls	r0, r2, #31
 80091ae:	d404      	bmi.n	80091ba <_fflush_r+0x32>
 80091b0:	0599      	lsls	r1, r3, #22
 80091b2:	d402      	bmi.n	80091ba <_fflush_r+0x32>
 80091b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80091b6:	f7fd fcba 	bl	8006b2e <__retarget_lock_acquire_recursive>
 80091ba:	4628      	mov	r0, r5
 80091bc:	4621      	mov	r1, r4
 80091be:	f7ff ff5f 	bl	8009080 <__sflush_r>
 80091c2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80091c4:	07da      	lsls	r2, r3, #31
 80091c6:	4605      	mov	r5, r0
 80091c8:	d4e4      	bmi.n	8009194 <_fflush_r+0xc>
 80091ca:	89a3      	ldrh	r3, [r4, #12]
 80091cc:	059b      	lsls	r3, r3, #22
 80091ce:	d4e1      	bmi.n	8009194 <_fflush_r+0xc>
 80091d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80091d2:	f7fd fcad 	bl	8006b30 <__retarget_lock_release_recursive>
 80091d6:	e7dd      	b.n	8009194 <_fflush_r+0xc>

080091d8 <fiprintf>:
 80091d8:	b40e      	push	{r1, r2, r3}
 80091da:	b503      	push	{r0, r1, lr}
 80091dc:	4601      	mov	r1, r0
 80091de:	ab03      	add	r3, sp, #12
 80091e0:	4805      	ldr	r0, [pc, #20]	@ (80091f8 <fiprintf+0x20>)
 80091e2:	f853 2b04 	ldr.w	r2, [r3], #4
 80091e6:	6800      	ldr	r0, [r0, #0]
 80091e8:	9301      	str	r3, [sp, #4]
 80091ea:	f7ff fe31 	bl	8008e50 <_vfiprintf_r>
 80091ee:	b002      	add	sp, #8
 80091f0:	f85d eb04 	ldr.w	lr, [sp], #4
 80091f4:	b003      	add	sp, #12
 80091f6:	4770      	bx	lr
 80091f8:	2000018c 	.word	0x2000018c

080091fc <__swbuf_r>:
 80091fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091fe:	460e      	mov	r6, r1
 8009200:	4614      	mov	r4, r2
 8009202:	4605      	mov	r5, r0
 8009204:	b118      	cbz	r0, 800920e <__swbuf_r+0x12>
 8009206:	6a03      	ldr	r3, [r0, #32]
 8009208:	b90b      	cbnz	r3, 800920e <__swbuf_r+0x12>
 800920a:	f7fd fad7 	bl	80067bc <__sinit>
 800920e:	69a3      	ldr	r3, [r4, #24]
 8009210:	60a3      	str	r3, [r4, #8]
 8009212:	89a3      	ldrh	r3, [r4, #12]
 8009214:	071a      	lsls	r2, r3, #28
 8009216:	d501      	bpl.n	800921c <__swbuf_r+0x20>
 8009218:	6923      	ldr	r3, [r4, #16]
 800921a:	b943      	cbnz	r3, 800922e <__swbuf_r+0x32>
 800921c:	4621      	mov	r1, r4
 800921e:	4628      	mov	r0, r5
 8009220:	f000 f82a 	bl	8009278 <__swsetup_r>
 8009224:	b118      	cbz	r0, 800922e <__swbuf_r+0x32>
 8009226:	f04f 37ff 	mov.w	r7, #4294967295
 800922a:	4638      	mov	r0, r7
 800922c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800922e:	6823      	ldr	r3, [r4, #0]
 8009230:	6922      	ldr	r2, [r4, #16]
 8009232:	1a98      	subs	r0, r3, r2
 8009234:	6963      	ldr	r3, [r4, #20]
 8009236:	b2f6      	uxtb	r6, r6
 8009238:	4283      	cmp	r3, r0
 800923a:	4637      	mov	r7, r6
 800923c:	dc05      	bgt.n	800924a <__swbuf_r+0x4e>
 800923e:	4621      	mov	r1, r4
 8009240:	4628      	mov	r0, r5
 8009242:	f7ff ffa1 	bl	8009188 <_fflush_r>
 8009246:	2800      	cmp	r0, #0
 8009248:	d1ed      	bne.n	8009226 <__swbuf_r+0x2a>
 800924a:	68a3      	ldr	r3, [r4, #8]
 800924c:	3b01      	subs	r3, #1
 800924e:	60a3      	str	r3, [r4, #8]
 8009250:	6823      	ldr	r3, [r4, #0]
 8009252:	1c5a      	adds	r2, r3, #1
 8009254:	6022      	str	r2, [r4, #0]
 8009256:	701e      	strb	r6, [r3, #0]
 8009258:	6962      	ldr	r2, [r4, #20]
 800925a:	1c43      	adds	r3, r0, #1
 800925c:	429a      	cmp	r2, r3
 800925e:	d004      	beq.n	800926a <__swbuf_r+0x6e>
 8009260:	89a3      	ldrh	r3, [r4, #12]
 8009262:	07db      	lsls	r3, r3, #31
 8009264:	d5e1      	bpl.n	800922a <__swbuf_r+0x2e>
 8009266:	2e0a      	cmp	r6, #10
 8009268:	d1df      	bne.n	800922a <__swbuf_r+0x2e>
 800926a:	4621      	mov	r1, r4
 800926c:	4628      	mov	r0, r5
 800926e:	f7ff ff8b 	bl	8009188 <_fflush_r>
 8009272:	2800      	cmp	r0, #0
 8009274:	d0d9      	beq.n	800922a <__swbuf_r+0x2e>
 8009276:	e7d6      	b.n	8009226 <__swbuf_r+0x2a>

08009278 <__swsetup_r>:
 8009278:	b538      	push	{r3, r4, r5, lr}
 800927a:	4b29      	ldr	r3, [pc, #164]	@ (8009320 <__swsetup_r+0xa8>)
 800927c:	4605      	mov	r5, r0
 800927e:	6818      	ldr	r0, [r3, #0]
 8009280:	460c      	mov	r4, r1
 8009282:	b118      	cbz	r0, 800928c <__swsetup_r+0x14>
 8009284:	6a03      	ldr	r3, [r0, #32]
 8009286:	b90b      	cbnz	r3, 800928c <__swsetup_r+0x14>
 8009288:	f7fd fa98 	bl	80067bc <__sinit>
 800928c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009290:	0719      	lsls	r1, r3, #28
 8009292:	d422      	bmi.n	80092da <__swsetup_r+0x62>
 8009294:	06da      	lsls	r2, r3, #27
 8009296:	d407      	bmi.n	80092a8 <__swsetup_r+0x30>
 8009298:	2209      	movs	r2, #9
 800929a:	602a      	str	r2, [r5, #0]
 800929c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80092a0:	81a3      	strh	r3, [r4, #12]
 80092a2:	f04f 30ff 	mov.w	r0, #4294967295
 80092a6:	e033      	b.n	8009310 <__swsetup_r+0x98>
 80092a8:	0758      	lsls	r0, r3, #29
 80092aa:	d512      	bpl.n	80092d2 <__swsetup_r+0x5a>
 80092ac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80092ae:	b141      	cbz	r1, 80092c2 <__swsetup_r+0x4a>
 80092b0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80092b4:	4299      	cmp	r1, r3
 80092b6:	d002      	beq.n	80092be <__swsetup_r+0x46>
 80092b8:	4628      	mov	r0, r5
 80092ba:	f7fe fac1 	bl	8007840 <_free_r>
 80092be:	2300      	movs	r3, #0
 80092c0:	6363      	str	r3, [r4, #52]	@ 0x34
 80092c2:	89a3      	ldrh	r3, [r4, #12]
 80092c4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80092c8:	81a3      	strh	r3, [r4, #12]
 80092ca:	2300      	movs	r3, #0
 80092cc:	6063      	str	r3, [r4, #4]
 80092ce:	6923      	ldr	r3, [r4, #16]
 80092d0:	6023      	str	r3, [r4, #0]
 80092d2:	89a3      	ldrh	r3, [r4, #12]
 80092d4:	f043 0308 	orr.w	r3, r3, #8
 80092d8:	81a3      	strh	r3, [r4, #12]
 80092da:	6923      	ldr	r3, [r4, #16]
 80092dc:	b94b      	cbnz	r3, 80092f2 <__swsetup_r+0x7a>
 80092de:	89a3      	ldrh	r3, [r4, #12]
 80092e0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80092e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80092e8:	d003      	beq.n	80092f2 <__swsetup_r+0x7a>
 80092ea:	4621      	mov	r1, r4
 80092ec:	4628      	mov	r0, r5
 80092ee:	f000 f8b2 	bl	8009456 <__smakebuf_r>
 80092f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80092f6:	f013 0201 	ands.w	r2, r3, #1
 80092fa:	d00a      	beq.n	8009312 <__swsetup_r+0x9a>
 80092fc:	2200      	movs	r2, #0
 80092fe:	60a2      	str	r2, [r4, #8]
 8009300:	6962      	ldr	r2, [r4, #20]
 8009302:	4252      	negs	r2, r2
 8009304:	61a2      	str	r2, [r4, #24]
 8009306:	6922      	ldr	r2, [r4, #16]
 8009308:	b942      	cbnz	r2, 800931c <__swsetup_r+0xa4>
 800930a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800930e:	d1c5      	bne.n	800929c <__swsetup_r+0x24>
 8009310:	bd38      	pop	{r3, r4, r5, pc}
 8009312:	0799      	lsls	r1, r3, #30
 8009314:	bf58      	it	pl
 8009316:	6962      	ldrpl	r2, [r4, #20]
 8009318:	60a2      	str	r2, [r4, #8]
 800931a:	e7f4      	b.n	8009306 <__swsetup_r+0x8e>
 800931c:	2000      	movs	r0, #0
 800931e:	e7f7      	b.n	8009310 <__swsetup_r+0x98>
 8009320:	2000018c 	.word	0x2000018c

08009324 <memmove>:
 8009324:	4288      	cmp	r0, r1
 8009326:	b510      	push	{r4, lr}
 8009328:	eb01 0402 	add.w	r4, r1, r2
 800932c:	d902      	bls.n	8009334 <memmove+0x10>
 800932e:	4284      	cmp	r4, r0
 8009330:	4623      	mov	r3, r4
 8009332:	d807      	bhi.n	8009344 <memmove+0x20>
 8009334:	1e43      	subs	r3, r0, #1
 8009336:	42a1      	cmp	r1, r4
 8009338:	d008      	beq.n	800934c <memmove+0x28>
 800933a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800933e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009342:	e7f8      	b.n	8009336 <memmove+0x12>
 8009344:	4402      	add	r2, r0
 8009346:	4601      	mov	r1, r0
 8009348:	428a      	cmp	r2, r1
 800934a:	d100      	bne.n	800934e <memmove+0x2a>
 800934c:	bd10      	pop	{r4, pc}
 800934e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009352:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009356:	e7f7      	b.n	8009348 <memmove+0x24>

08009358 <_sbrk_r>:
 8009358:	b538      	push	{r3, r4, r5, lr}
 800935a:	4d06      	ldr	r5, [pc, #24]	@ (8009374 <_sbrk_r+0x1c>)
 800935c:	2300      	movs	r3, #0
 800935e:	4604      	mov	r4, r0
 8009360:	4608      	mov	r0, r1
 8009362:	602b      	str	r3, [r5, #0]
 8009364:	f7f9 f87a 	bl	800245c <_sbrk>
 8009368:	1c43      	adds	r3, r0, #1
 800936a:	d102      	bne.n	8009372 <_sbrk_r+0x1a>
 800936c:	682b      	ldr	r3, [r5, #0]
 800936e:	b103      	cbz	r3, 8009372 <_sbrk_r+0x1a>
 8009370:	6023      	str	r3, [r4, #0]
 8009372:	bd38      	pop	{r3, r4, r5, pc}
 8009374:	200006f8 	.word	0x200006f8

08009378 <abort>:
 8009378:	b508      	push	{r3, lr}
 800937a:	2006      	movs	r0, #6
 800937c:	f000 f8d0 	bl	8009520 <raise>
 8009380:	2001      	movs	r0, #1
 8009382:	f7f9 f80e 	bl	80023a2 <_exit>

08009386 <_calloc_r>:
 8009386:	b570      	push	{r4, r5, r6, lr}
 8009388:	fba1 5402 	umull	r5, r4, r1, r2
 800938c:	b93c      	cbnz	r4, 800939e <_calloc_r+0x18>
 800938e:	4629      	mov	r1, r5
 8009390:	f7fe fe04 	bl	8007f9c <_malloc_r>
 8009394:	4606      	mov	r6, r0
 8009396:	b928      	cbnz	r0, 80093a4 <_calloc_r+0x1e>
 8009398:	2600      	movs	r6, #0
 800939a:	4630      	mov	r0, r6
 800939c:	bd70      	pop	{r4, r5, r6, pc}
 800939e:	220c      	movs	r2, #12
 80093a0:	6002      	str	r2, [r0, #0]
 80093a2:	e7f9      	b.n	8009398 <_calloc_r+0x12>
 80093a4:	462a      	mov	r2, r5
 80093a6:	4621      	mov	r1, r4
 80093a8:	f7fd fad5 	bl	8006956 <memset>
 80093ac:	e7f5      	b.n	800939a <_calloc_r+0x14>

080093ae <_realloc_r>:
 80093ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80093b2:	4680      	mov	r8, r0
 80093b4:	4615      	mov	r5, r2
 80093b6:	460c      	mov	r4, r1
 80093b8:	b921      	cbnz	r1, 80093c4 <_realloc_r+0x16>
 80093ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80093be:	4611      	mov	r1, r2
 80093c0:	f7fe bdec 	b.w	8007f9c <_malloc_r>
 80093c4:	b92a      	cbnz	r2, 80093d2 <_realloc_r+0x24>
 80093c6:	f7fe fa3b 	bl	8007840 <_free_r>
 80093ca:	2400      	movs	r4, #0
 80093cc:	4620      	mov	r0, r4
 80093ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80093d2:	f000 f8e3 	bl	800959c <_malloc_usable_size_r>
 80093d6:	4285      	cmp	r5, r0
 80093d8:	4606      	mov	r6, r0
 80093da:	d802      	bhi.n	80093e2 <_realloc_r+0x34>
 80093dc:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80093e0:	d8f4      	bhi.n	80093cc <_realloc_r+0x1e>
 80093e2:	4629      	mov	r1, r5
 80093e4:	4640      	mov	r0, r8
 80093e6:	f7fe fdd9 	bl	8007f9c <_malloc_r>
 80093ea:	4607      	mov	r7, r0
 80093ec:	2800      	cmp	r0, #0
 80093ee:	d0ec      	beq.n	80093ca <_realloc_r+0x1c>
 80093f0:	42b5      	cmp	r5, r6
 80093f2:	462a      	mov	r2, r5
 80093f4:	4621      	mov	r1, r4
 80093f6:	bf28      	it	cs
 80093f8:	4632      	movcs	r2, r6
 80093fa:	f7fd fb9a 	bl	8006b32 <memcpy>
 80093fe:	4621      	mov	r1, r4
 8009400:	4640      	mov	r0, r8
 8009402:	f7fe fa1d 	bl	8007840 <_free_r>
 8009406:	463c      	mov	r4, r7
 8009408:	e7e0      	b.n	80093cc <_realloc_r+0x1e>

0800940a <__swhatbuf_r>:
 800940a:	b570      	push	{r4, r5, r6, lr}
 800940c:	460c      	mov	r4, r1
 800940e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009412:	2900      	cmp	r1, #0
 8009414:	b096      	sub	sp, #88	@ 0x58
 8009416:	4615      	mov	r5, r2
 8009418:	461e      	mov	r6, r3
 800941a:	da0d      	bge.n	8009438 <__swhatbuf_r+0x2e>
 800941c:	89a3      	ldrh	r3, [r4, #12]
 800941e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009422:	f04f 0100 	mov.w	r1, #0
 8009426:	bf14      	ite	ne
 8009428:	2340      	movne	r3, #64	@ 0x40
 800942a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800942e:	2000      	movs	r0, #0
 8009430:	6031      	str	r1, [r6, #0]
 8009432:	602b      	str	r3, [r5, #0]
 8009434:	b016      	add	sp, #88	@ 0x58
 8009436:	bd70      	pop	{r4, r5, r6, pc}
 8009438:	466a      	mov	r2, sp
 800943a:	f000 f879 	bl	8009530 <_fstat_r>
 800943e:	2800      	cmp	r0, #0
 8009440:	dbec      	blt.n	800941c <__swhatbuf_r+0x12>
 8009442:	9901      	ldr	r1, [sp, #4]
 8009444:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009448:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800944c:	4259      	negs	r1, r3
 800944e:	4159      	adcs	r1, r3
 8009450:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009454:	e7eb      	b.n	800942e <__swhatbuf_r+0x24>

08009456 <__smakebuf_r>:
 8009456:	898b      	ldrh	r3, [r1, #12]
 8009458:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800945a:	079d      	lsls	r5, r3, #30
 800945c:	4606      	mov	r6, r0
 800945e:	460c      	mov	r4, r1
 8009460:	d507      	bpl.n	8009472 <__smakebuf_r+0x1c>
 8009462:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009466:	6023      	str	r3, [r4, #0]
 8009468:	6123      	str	r3, [r4, #16]
 800946a:	2301      	movs	r3, #1
 800946c:	6163      	str	r3, [r4, #20]
 800946e:	b003      	add	sp, #12
 8009470:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009472:	ab01      	add	r3, sp, #4
 8009474:	466a      	mov	r2, sp
 8009476:	f7ff ffc8 	bl	800940a <__swhatbuf_r>
 800947a:	9f00      	ldr	r7, [sp, #0]
 800947c:	4605      	mov	r5, r0
 800947e:	4639      	mov	r1, r7
 8009480:	4630      	mov	r0, r6
 8009482:	f7fe fd8b 	bl	8007f9c <_malloc_r>
 8009486:	b948      	cbnz	r0, 800949c <__smakebuf_r+0x46>
 8009488:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800948c:	059a      	lsls	r2, r3, #22
 800948e:	d4ee      	bmi.n	800946e <__smakebuf_r+0x18>
 8009490:	f023 0303 	bic.w	r3, r3, #3
 8009494:	f043 0302 	orr.w	r3, r3, #2
 8009498:	81a3      	strh	r3, [r4, #12]
 800949a:	e7e2      	b.n	8009462 <__smakebuf_r+0xc>
 800949c:	89a3      	ldrh	r3, [r4, #12]
 800949e:	6020      	str	r0, [r4, #0]
 80094a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80094a4:	81a3      	strh	r3, [r4, #12]
 80094a6:	9b01      	ldr	r3, [sp, #4]
 80094a8:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80094ac:	b15b      	cbz	r3, 80094c6 <__smakebuf_r+0x70>
 80094ae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80094b2:	4630      	mov	r0, r6
 80094b4:	f000 f84e 	bl	8009554 <_isatty_r>
 80094b8:	b128      	cbz	r0, 80094c6 <__smakebuf_r+0x70>
 80094ba:	89a3      	ldrh	r3, [r4, #12]
 80094bc:	f023 0303 	bic.w	r3, r3, #3
 80094c0:	f043 0301 	orr.w	r3, r3, #1
 80094c4:	81a3      	strh	r3, [r4, #12]
 80094c6:	89a3      	ldrh	r3, [r4, #12]
 80094c8:	431d      	orrs	r5, r3
 80094ca:	81a5      	strh	r5, [r4, #12]
 80094cc:	e7cf      	b.n	800946e <__smakebuf_r+0x18>

080094ce <_raise_r>:
 80094ce:	291f      	cmp	r1, #31
 80094d0:	b538      	push	{r3, r4, r5, lr}
 80094d2:	4605      	mov	r5, r0
 80094d4:	460c      	mov	r4, r1
 80094d6:	d904      	bls.n	80094e2 <_raise_r+0x14>
 80094d8:	2316      	movs	r3, #22
 80094da:	6003      	str	r3, [r0, #0]
 80094dc:	f04f 30ff 	mov.w	r0, #4294967295
 80094e0:	bd38      	pop	{r3, r4, r5, pc}
 80094e2:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80094e4:	b112      	cbz	r2, 80094ec <_raise_r+0x1e>
 80094e6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80094ea:	b94b      	cbnz	r3, 8009500 <_raise_r+0x32>
 80094ec:	4628      	mov	r0, r5
 80094ee:	f000 f853 	bl	8009598 <_getpid_r>
 80094f2:	4622      	mov	r2, r4
 80094f4:	4601      	mov	r1, r0
 80094f6:	4628      	mov	r0, r5
 80094f8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80094fc:	f000 b83a 	b.w	8009574 <_kill_r>
 8009500:	2b01      	cmp	r3, #1
 8009502:	d00a      	beq.n	800951a <_raise_r+0x4c>
 8009504:	1c59      	adds	r1, r3, #1
 8009506:	d103      	bne.n	8009510 <_raise_r+0x42>
 8009508:	2316      	movs	r3, #22
 800950a:	6003      	str	r3, [r0, #0]
 800950c:	2001      	movs	r0, #1
 800950e:	e7e7      	b.n	80094e0 <_raise_r+0x12>
 8009510:	2100      	movs	r1, #0
 8009512:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009516:	4620      	mov	r0, r4
 8009518:	4798      	blx	r3
 800951a:	2000      	movs	r0, #0
 800951c:	e7e0      	b.n	80094e0 <_raise_r+0x12>
	...

08009520 <raise>:
 8009520:	4b02      	ldr	r3, [pc, #8]	@ (800952c <raise+0xc>)
 8009522:	4601      	mov	r1, r0
 8009524:	6818      	ldr	r0, [r3, #0]
 8009526:	f7ff bfd2 	b.w	80094ce <_raise_r>
 800952a:	bf00      	nop
 800952c:	2000018c 	.word	0x2000018c

08009530 <_fstat_r>:
 8009530:	b538      	push	{r3, r4, r5, lr}
 8009532:	4d07      	ldr	r5, [pc, #28]	@ (8009550 <_fstat_r+0x20>)
 8009534:	2300      	movs	r3, #0
 8009536:	4604      	mov	r4, r0
 8009538:	4608      	mov	r0, r1
 800953a:	4611      	mov	r1, r2
 800953c:	602b      	str	r3, [r5, #0]
 800953e:	f7f8 ff64 	bl	800240a <_fstat>
 8009542:	1c43      	adds	r3, r0, #1
 8009544:	d102      	bne.n	800954c <_fstat_r+0x1c>
 8009546:	682b      	ldr	r3, [r5, #0]
 8009548:	b103      	cbz	r3, 800954c <_fstat_r+0x1c>
 800954a:	6023      	str	r3, [r4, #0]
 800954c:	bd38      	pop	{r3, r4, r5, pc}
 800954e:	bf00      	nop
 8009550:	200006f8 	.word	0x200006f8

08009554 <_isatty_r>:
 8009554:	b538      	push	{r3, r4, r5, lr}
 8009556:	4d06      	ldr	r5, [pc, #24]	@ (8009570 <_isatty_r+0x1c>)
 8009558:	2300      	movs	r3, #0
 800955a:	4604      	mov	r4, r0
 800955c:	4608      	mov	r0, r1
 800955e:	602b      	str	r3, [r5, #0]
 8009560:	f7f8 ff63 	bl	800242a <_isatty>
 8009564:	1c43      	adds	r3, r0, #1
 8009566:	d102      	bne.n	800956e <_isatty_r+0x1a>
 8009568:	682b      	ldr	r3, [r5, #0]
 800956a:	b103      	cbz	r3, 800956e <_isatty_r+0x1a>
 800956c:	6023      	str	r3, [r4, #0]
 800956e:	bd38      	pop	{r3, r4, r5, pc}
 8009570:	200006f8 	.word	0x200006f8

08009574 <_kill_r>:
 8009574:	b538      	push	{r3, r4, r5, lr}
 8009576:	4d07      	ldr	r5, [pc, #28]	@ (8009594 <_kill_r+0x20>)
 8009578:	2300      	movs	r3, #0
 800957a:	4604      	mov	r4, r0
 800957c:	4608      	mov	r0, r1
 800957e:	4611      	mov	r1, r2
 8009580:	602b      	str	r3, [r5, #0]
 8009582:	f7f8 fefe 	bl	8002382 <_kill>
 8009586:	1c43      	adds	r3, r0, #1
 8009588:	d102      	bne.n	8009590 <_kill_r+0x1c>
 800958a:	682b      	ldr	r3, [r5, #0]
 800958c:	b103      	cbz	r3, 8009590 <_kill_r+0x1c>
 800958e:	6023      	str	r3, [r4, #0]
 8009590:	bd38      	pop	{r3, r4, r5, pc}
 8009592:	bf00      	nop
 8009594:	200006f8 	.word	0x200006f8

08009598 <_getpid_r>:
 8009598:	f7f8 beeb 	b.w	8002372 <_getpid>

0800959c <_malloc_usable_size_r>:
 800959c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80095a0:	1f18      	subs	r0, r3, #4
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	bfbc      	itt	lt
 80095a6:	580b      	ldrlt	r3, [r1, r0]
 80095a8:	18c0      	addlt	r0, r0, r3
 80095aa:	4770      	bx	lr

080095ac <_init>:
 80095ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095ae:	bf00      	nop
 80095b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80095b2:	bc08      	pop	{r3}
 80095b4:	469e      	mov	lr, r3
 80095b6:	4770      	bx	lr

080095b8 <_fini>:
 80095b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095ba:	bf00      	nop
 80095bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80095be:	bc08      	pop	{r3}
 80095c0:	469e      	mov	lr, r3
 80095c2:	4770      	bx	lr
