# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../12_Esercizio_libero.srcs/sources_1/imports/src/RS232RefComp2.vhd" \
"../../../../12_Esercizio_libero.srcs/sources_1/new/bit_comparator.vhd" \
"../../../../12_Esercizio_libero.srcs/sources_1/new/byte_comparator.vhd" \
"../../../../12_Esercizio_libero.srcs/sources_1/imports/components/counter.vhd" \
"../../../../12_Esercizio_libero.srcs/sources_1/new/encoder.vhd" \
"../../../../12_Esercizio_libero.srcs/sources_1/imports/components/full_adder.vhd" \
"../../../../12_Esercizio_libero.srcs/sources_1/imports/components/memory.vhd" \
"../../../../12_Esercizio_libero.srcs/sources_1/imports/new/mux2to1.vhd" \
"../../../../12_Esercizio_libero.srcs/sources_1/imports/src/mux4to1.vhd" \
"../../../../12_Esercizio_libero.srcs/sources_1/imports/src/nodoA.vhd" \
"../../../../12_Esercizio_libero.srcs/sources_1/imports/src/nodoA_CU.vhd" \
"../../../../12_Esercizio_libero.srcs/sources_1/imports/components/rom.vhd" \
"../../../../12_Esercizio_libero.srcs/sources_1/imports/src/nodoA_datapath.vhd" \
"../../../../12_Esercizio_libero.srcs/sources_1/imports/src/nodoB_util.vhd" \
"../../../../12_Esercizio_libero.srcs/sources_1/imports/src/nodoB_ou.vhd" \
"../../../../12_Esercizio_libero.srcs/sources_1/imports/src/nodoB_cu.vhd" \
"../../../../12_Esercizio_libero.srcs/sources_1/imports/src/nodoB.vhd" \
"../../../../12_Esercizio_libero.srcs/sources_1/new/nodoC_cu.vhd" \
"../../../../12_Esercizio_libero.srcs/sources_1/imports/components/register_pp.vhd" \
"../../../../12_Esercizio_libero.srcs/sources_1/imports/components/ripple_carry_adder.vhd" \
"../../../../12_Esercizio_libero.srcs/sources_1/new/nodoC_ou.vhd" \
"../../../../12_Esercizio_libero.srcs/sources_1/new/nodoC.vhd" \
"../../../../12_Esercizio_libero.srcs/sources_1/new/system.vhd" \
"../../../../12_Esercizio_libero.srcs/sim_1/new/system_tb.vhd" \

# Do not sort compile order
nosort
