Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Feb 24 09:10:27 2026
| Host         : WycheSurfacePro running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab2_control_sets_placed.rpt
| Design       : lab2
| Device       : xc7a200t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    41 |
|    Minimum number of control sets                        |    41 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   168 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    41 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |    10 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |    15 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              93 |           34 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              77 |           27 |
| Yes          | No                    | No                     |              95 |           35 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             311 |           89 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+----------------+--------------+
|                           Clock Signal                          |                                      Enable Signal                                     |                                  Set/Reset Signal                                 | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                                                  | datapath/trigt_stepper/down_button_debounce_inst/prev_down0_out                        |                                                                                   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                  | datapath/trigt_stepper/down_button_debounce_inst/prev_up1_out                          |                                                                                   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                  | datapath/trigv_stepper/down_button_debounce_inst/prev_up1_out                          |                                                                                   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                  | datapath/trigv_stepper/down_button_debounce_inst/prev_down0_out                        |                                                                                   |                1 |              1 |         1.00 |
|  datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2     | datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1_n_0         |                                                                                   |                3 |              4 |         1.33 |
|  datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2     | datapath/Audio_Codec/initialize_audio/twi_controller/state_reg[0][0]                   | datapath/trigv_stepper/up_button_debounce_inst/delay_counter/SR[0]                |                1 |              4 |         4.00 |
|  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2 |                                                                                        | datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0                                |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                                                  | datapath/Audio_Codec/audio_inout/BCLK_Fall_int                                         | datapath/trigv_stepper/up_button_debounce_inst/delay_counter/SR[0]                |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                                                  |                                                                                        | datapath/Audio_Codec/audio_inout/Cnt_Bclk[4]_i_1_n_0                              |                1 |              5 |         5.00 |
|  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2 |                                                                                        | datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0                                |                3 |              6 |         2.00 |
|  datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2     |                                                                                        | datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt0_1                |                2 |              7 |         3.50 |
|  datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2     | datapath/Audio_Codec/initialize_audio/twi_controller/E[0]                              | datapath/trigv_stepper/up_button_debounce_inst/delay_counter/SR[0]                |                2 |              7 |         3.50 |
|  datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2     | datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_2_n_0                 | datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt0_0                    |                2 |              7 |         3.50 |
|  datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2     | datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_1_n_0               |                                                                                   |                2 |              8 |         4.00 |
|  datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2     | reset_n_IBUF                                                                           |                                                                                   |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG                                                  | datapath/trigt_stepper/down_button_debounce_inst/E[0]                                  | datapath/trigv_stepper/up_button_debounce_inst/delay_counter/SR[0]                |                3 |             10 |         3.33 |
|  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1 |                                                                                        | datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/processQ[9]_i_1__4_n_0 |                5 |             10 |         2.00 |
|  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1 | datapath/video_inst/Inst_vga/inst_vga_signal_gen/h_counter/E[0]                        | datapath/trigv_stepper/up_button_debounce_inst/delay_counter/SR[0]                |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG                                                  | datapath/trigv_stepper/down_button_debounce_inst/E[0]                                  | datapath/trigv_stepper/up_button_debounce_inst/delay_counter/SR[0]                |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG                                                  | datapath/trigt_stepper/down_button_debounce_inst/FSM_onehot_state[10]_i_1__2_n_0       | datapath/trigv_stepper/up_button_debounce_inst/delay_counter/SR[0]                |                2 |             11 |         5.50 |
|  clk_IBUF_BUFG                                                  | control/FSM_onehot_state_reg[2]_0                                                      | control/SS[0]                                                                     |                2 |             11 |         5.50 |
|  clk_IBUF_BUFG                                                  | datapath/trigv_stepper/down_button_debounce_inst/FSM_onehot_state[10]_i_1__0_n_0       | datapath/trigv_stepper/up_button_debounce_inst/delay_counter/SR[0]                |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG                                                  | datapath/trigv_stepper/up_button_debounce_inst/FSM_onehot_state[10]_i_1_n_0            | datapath/trigv_stepper/up_button_debounce_inst/delay_counter/SR[0]                |                4 |             11 |         2.75 |
|  clk_IBUF_BUFG                                                  | datapath/trigt_stepper/up_button_debounce_inst/FSM_onehot_state[10]_i_1__1_n_0         | datapath/trigv_stepper/up_button_debounce_inst/delay_counter/SR[0]                |                3 |             11 |         3.67 |
|  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1 |                                                                                        | datapath/video_inst/Inst_vga/inst_vga_signal_gen/SR[0]                            |                5 |             12 |         2.40 |
|  clk_IBUF_BUFG                                                  |                                                                                        |                                                                                   |                5 |             13 |         2.60 |
|  datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2     |                                                                                        |                                                                                   |               10 |             18 |         1.80 |
|  clk_IBUF_BUFG                                                  | datapath/Audio_Codec/audio_inout/D_L_O_int_0                                           | datapath/trigv_stepper/up_button_debounce_inst/delay_counter/SR[0]                |                5 |             18 |         3.60 |
|  datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2     | datapath/Audio_Codec/initialize_audio/initWord[30]_i_1_n_0                             |                                                                                   |                6 |             18 |         3.00 |
|  clk_IBUF_BUFG                                                  | datapath/Audio_Codec/audio_inout/D_R_O_int[23]_i_1_n_0                                 | datapath/trigv_stepper/up_button_debounce_inst/delay_counter/SR[0]                |                4 |             18 |         4.50 |
|  clk_IBUF_BUFG                                                  | datapath/Audio_Codec/audio_inout/Data_Out_int[31]_i_1_n_0                              |                                                                                   |                5 |             19 |         3.80 |
|  clk_IBUF_BUFG                                                  | datapath/trigt_stepper/up_button_debounce_inst/delay_counter/E[0]                      | datapath/trigv_stepper/up_button_debounce_inst/delay_counter/SR[0]                |                7 |             20 |         2.86 |
|  clk_IBUF_BUFG                                                  | datapath/trigv_stepper/down_button_debounce_inst/delay_counter/processQ[19]_i_1__0_n_0 | datapath/trigv_stepper/up_button_debounce_inst/delay_counter/SR[0]                |                7 |             20 |         2.86 |
|  clk_IBUF_BUFG                                                  | datapath/trigt_stepper/down_button_debounce_inst/delay_counter/processQ[19]_i_1__2_n_0 | datapath/trigv_stepper/up_button_debounce_inst/delay_counter/SR[0]                |                7 |             20 |         2.86 |
|  clk_IBUF_BUFG                                                  | datapath/trigv_stepper/up_button_debounce_inst/delay_counter/processQ[19]_i_1_n_0      | datapath/trigv_stepper/up_button_debounce_inst/delay_counter/SR[0]                |                7 |             20 |         2.86 |
|  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2 |                                                                                        |                                                                                   |                6 |             29 |         4.83 |
|  clk_IBUF_BUFG                                                  | datapath/Audio_Codec/ready_sig_reg_0[0]                                                |                                                                                   |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                                                  | datapath/Audio_Codec/audio_inout/p_17_in                                               | datapath/Audio_Codec/audio_inout/Data_In_int[31]_i_1_n_0                          |                8 |             32 |         4.00 |
|  datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2     |                                                                                        | datapath/Audio_Codec/initialize_audio/delaycnt0                                   |                9 |             32 |         3.56 |
|  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1 |                                                                                        |                                                                                   |               13 |             33 |         2.54 |
|  clk_IBUF_BUFG                                                  | datapath/Audio_Codec/E[0]                                                              | datapath/trigv_stepper/up_button_debounce_inst/delay_counter/SR[0]                |               12 |             55 |         4.58 |
+-----------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+----------------+--------------+


