$comment
	File created using the following command:
		vcd file aula8.msim.vcd -direction
$end
$date
	Tue May 03 19:07:58 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module contador_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " endRAM [5] $end
$var wire 1 # endRAM [4] $end
$var wire 1 $ endRAM [3] $end
$var wire 1 % endRAM [2] $end
$var wire 1 & endRAM [1] $end
$var wire 1 ' endRAM [0] $end
$var wire 1 ( endROM [8] $end
$var wire 1 ) endROM [7] $end
$var wire 1 * endROM [6] $end
$var wire 1 + endROM [5] $end
$var wire 1 , endROM [4] $end
$var wire 1 - endROM [3] $end
$var wire 1 . endROM [2] $end
$var wire 1 / endROM [1] $end
$var wire 1 0 endROM [0] $end
$var wire 1 1 flaginha $end
$var wire 1 2 FPGA_RESET_N $end
$var wire 1 3 HEX0 [6] $end
$var wire 1 4 HEX0 [5] $end
$var wire 1 5 HEX0 [4] $end
$var wire 1 6 HEX0 [3] $end
$var wire 1 7 HEX0 [2] $end
$var wire 1 8 HEX0 [1] $end
$var wire 1 9 HEX0 [0] $end
$var wire 1 : HEX1 [6] $end
$var wire 1 ; HEX1 [5] $end
$var wire 1 < HEX1 [4] $end
$var wire 1 = HEX1 [3] $end
$var wire 1 > HEX1 [2] $end
$var wire 1 ? HEX1 [1] $end
$var wire 1 @ HEX1 [0] $end
$var wire 1 A HEX2 [6] $end
$var wire 1 B HEX2 [5] $end
$var wire 1 C HEX2 [4] $end
$var wire 1 D HEX2 [3] $end
$var wire 1 E HEX2 [2] $end
$var wire 1 F HEX2 [1] $end
$var wire 1 G HEX2 [0] $end
$var wire 1 H HEX3 [6] $end
$var wire 1 I HEX3 [5] $end
$var wire 1 J HEX3 [4] $end
$var wire 1 K HEX3 [3] $end
$var wire 1 L HEX3 [2] $end
$var wire 1 M HEX3 [1] $end
$var wire 1 N HEX3 [0] $end
$var wire 1 O HEX4 [6] $end
$var wire 1 P HEX4 [5] $end
$var wire 1 Q HEX4 [4] $end
$var wire 1 R HEX4 [3] $end
$var wire 1 S HEX4 [2] $end
$var wire 1 T HEX4 [1] $end
$var wire 1 U HEX4 [0] $end
$var wire 1 V HEX5 [6] $end
$var wire 1 W HEX5 [5] $end
$var wire 1 X HEX5 [4] $end
$var wire 1 Y HEX5 [3] $end
$var wire 1 Z HEX5 [2] $end
$var wire 1 [ HEX5 [1] $end
$var wire 1 \ HEX5 [0] $end
$var wire 1 ] KEY [3] $end
$var wire 1 ^ KEY [2] $end
$var wire 1 _ KEY [1] $end
$var wire 1 ` KEY [0] $end
$var wire 1 a LEDR [9] $end
$var wire 1 b LEDR [8] $end
$var wire 1 c LEDR [7] $end
$var wire 1 d LEDR [6] $end
$var wire 1 e LEDR [5] $end
$var wire 1 f LEDR [4] $end
$var wire 1 g LEDR [3] $end
$var wire 1 h LEDR [2] $end
$var wire 1 i LEDR [1] $end
$var wire 1 j LEDR [0] $end
$var wire 1 k SW [9] $end
$var wire 1 l SW [8] $end
$var wire 1 m SW [7] $end
$var wire 1 n SW [6] $end
$var wire 1 o SW [5] $end
$var wire 1 p SW [4] $end
$var wire 1 q SW [3] $end
$var wire 1 r SW [2] $end
$var wire 1 s SW [1] $end
$var wire 1 t SW [0] $end
$var wire 1 u teste_datain [7] $end
$var wire 1 v teste_datain [6] $end
$var wire 1 w teste_datain [5] $end
$var wire 1 x teste_datain [4] $end
$var wire 1 y teste_datain [3] $end
$var wire 1 z teste_datain [2] $end
$var wire 1 { teste_datain [1] $end
$var wire 1 | teste_datain [0] $end
$var wire 1 } teste_hab $end
$var wire 1 ~ valorDado [7] $end
$var wire 1 !! valorDado [6] $end
$var wire 1 "! valorDado [5] $end
$var wire 1 #! valorDado [4] $end
$var wire 1 $! valorDado [3] $end
$var wire 1 %! valorDado [2] $end
$var wire 1 &! valorDado [1] $end
$var wire 1 '! valorDado [0] $end

$scope module i1 $end
$var wire 1 (! gnd $end
$var wire 1 )! vcc $end
$var wire 1 *! unknown $end
$var wire 1 +! devoe $end
$var wire 1 ,! devclrn $end
$var wire 1 -! devpor $end
$var wire 1 .! ww_devoe $end
$var wire 1 /! ww_devclrn $end
$var wire 1 0! ww_devpor $end
$var wire 1 1! ww_endROM [8] $end
$var wire 1 2! ww_endROM [7] $end
$var wire 1 3! ww_endROM [6] $end
$var wire 1 4! ww_endROM [5] $end
$var wire 1 5! ww_endROM [4] $end
$var wire 1 6! ww_endROM [3] $end
$var wire 1 7! ww_endROM [2] $end
$var wire 1 8! ww_endROM [1] $end
$var wire 1 9! ww_endROM [0] $end
$var wire 1 :! ww_endRAM [5] $end
$var wire 1 ;! ww_endRAM [4] $end
$var wire 1 <! ww_endRAM [3] $end
$var wire 1 =! ww_endRAM [2] $end
$var wire 1 >! ww_endRAM [1] $end
$var wire 1 ?! ww_endRAM [0] $end
$var wire 1 @! ww_valorDado [7] $end
$var wire 1 A! ww_valorDado [6] $end
$var wire 1 B! ww_valorDado [5] $end
$var wire 1 C! ww_valorDado [4] $end
$var wire 1 D! ww_valorDado [3] $end
$var wire 1 E! ww_valorDado [2] $end
$var wire 1 F! ww_valorDado [1] $end
$var wire 1 G! ww_valorDado [0] $end
$var wire 1 H! ww_LEDR [9] $end
$var wire 1 I! ww_LEDR [8] $end
$var wire 1 J! ww_LEDR [7] $end
$var wire 1 K! ww_LEDR [6] $end
$var wire 1 L! ww_LEDR [5] $end
$var wire 1 M! ww_LEDR [4] $end
$var wire 1 N! ww_LEDR [3] $end
$var wire 1 O! ww_LEDR [2] $end
$var wire 1 P! ww_LEDR [1] $end
$var wire 1 Q! ww_LEDR [0] $end
$var wire 1 R! ww_SW [9] $end
$var wire 1 S! ww_SW [8] $end
$var wire 1 T! ww_SW [7] $end
$var wire 1 U! ww_SW [6] $end
$var wire 1 V! ww_SW [5] $end
$var wire 1 W! ww_SW [4] $end
$var wire 1 X! ww_SW [3] $end
$var wire 1 Y! ww_SW [2] $end
$var wire 1 Z! ww_SW [1] $end
$var wire 1 [! ww_SW [0] $end
$var wire 1 \! ww_teste_datain [7] $end
$var wire 1 ]! ww_teste_datain [6] $end
$var wire 1 ^! ww_teste_datain [5] $end
$var wire 1 _! ww_teste_datain [4] $end
$var wire 1 `! ww_teste_datain [3] $end
$var wire 1 a! ww_teste_datain [2] $end
$var wire 1 b! ww_teste_datain [1] $end
$var wire 1 c! ww_teste_datain [0] $end
$var wire 1 d! ww_teste_hab $end
$var wire 1 e! ww_KEY [3] $end
$var wire 1 f! ww_KEY [2] $end
$var wire 1 g! ww_KEY [1] $end
$var wire 1 h! ww_KEY [0] $end
$var wire 1 i! ww_FPGA_RESET_N $end
$var wire 1 j! ww_HEX0 [6] $end
$var wire 1 k! ww_HEX0 [5] $end
$var wire 1 l! ww_HEX0 [4] $end
$var wire 1 m! ww_HEX0 [3] $end
$var wire 1 n! ww_HEX0 [2] $end
$var wire 1 o! ww_HEX0 [1] $end
$var wire 1 p! ww_HEX0 [0] $end
$var wire 1 q! ww_HEX1 [6] $end
$var wire 1 r! ww_HEX1 [5] $end
$var wire 1 s! ww_HEX1 [4] $end
$var wire 1 t! ww_HEX1 [3] $end
$var wire 1 u! ww_HEX1 [2] $end
$var wire 1 v! ww_HEX1 [1] $end
$var wire 1 w! ww_HEX1 [0] $end
$var wire 1 x! ww_HEX2 [6] $end
$var wire 1 y! ww_HEX2 [5] $end
$var wire 1 z! ww_HEX2 [4] $end
$var wire 1 {! ww_HEX2 [3] $end
$var wire 1 |! ww_HEX2 [2] $end
$var wire 1 }! ww_HEX2 [1] $end
$var wire 1 ~! ww_HEX2 [0] $end
$var wire 1 !" ww_HEX3 [6] $end
$var wire 1 "" ww_HEX3 [5] $end
$var wire 1 #" ww_HEX3 [4] $end
$var wire 1 $" ww_HEX3 [3] $end
$var wire 1 %" ww_HEX3 [2] $end
$var wire 1 &" ww_HEX3 [1] $end
$var wire 1 '" ww_HEX3 [0] $end
$var wire 1 (" ww_HEX4 [6] $end
$var wire 1 )" ww_HEX4 [5] $end
$var wire 1 *" ww_HEX4 [4] $end
$var wire 1 +" ww_HEX4 [3] $end
$var wire 1 ," ww_HEX4 [2] $end
$var wire 1 -" ww_HEX4 [1] $end
$var wire 1 ." ww_HEX4 [0] $end
$var wire 1 /" ww_HEX5 [6] $end
$var wire 1 0" ww_HEX5 [5] $end
$var wire 1 1" ww_HEX5 [4] $end
$var wire 1 2" ww_HEX5 [3] $end
$var wire 1 3" ww_HEX5 [2] $end
$var wire 1 4" ww_HEX5 [1] $end
$var wire 1 5" ww_HEX5 [0] $end
$var wire 1 6" ww_flaginha $end
$var wire 1 7" ww_CLOCK_50 $end
$var wire 1 8" \CLOCK_50~input_o\ $end
$var wire 1 9" \SW[0]~input_o\ $end
$var wire 1 :" \SW[8]~input_o\ $end
$var wire 1 ;" \SW[9]~input_o\ $end
$var wire 1 <" \KEY[1]~input_o\ $end
$var wire 1 =" \KEY[2]~input_o\ $end
$var wire 1 >" \KEY[3]~input_o\ $end
$var wire 1 ?" \FPGA_RESET_N~input_o\ $end
$var wire 1 @" \SW[1]~input_o\ $end
$var wire 1 A" \SW[2]~input_o\ $end
$var wire 1 B" \SW[3]~input_o\ $end
$var wire 1 C" \SW[4]~input_o\ $end
$var wire 1 D" \SW[5]~input_o\ $end
$var wire 1 E" \SW[6]~input_o\ $end
$var wire 1 F" \SW[7]~input_o\ $end
$var wire 1 G" \valorDado[0]~output_o\ $end
$var wire 1 H" \valorDado[1]~output_o\ $end
$var wire 1 I" \valorDado[2]~output_o\ $end
$var wire 1 J" \valorDado[3]~output_o\ $end
$var wire 1 K" \valorDado[4]~output_o\ $end
$var wire 1 L" \valorDado[5]~output_o\ $end
$var wire 1 M" \valorDado[6]~output_o\ $end
$var wire 1 N" \valorDado[7]~output_o\ $end
$var wire 1 O" \endROM[0]~output_o\ $end
$var wire 1 P" \endROM[1]~output_o\ $end
$var wire 1 Q" \endROM[2]~output_o\ $end
$var wire 1 R" \endROM[3]~output_o\ $end
$var wire 1 S" \endROM[4]~output_o\ $end
$var wire 1 T" \endROM[5]~output_o\ $end
$var wire 1 U" \endROM[6]~output_o\ $end
$var wire 1 V" \endROM[7]~output_o\ $end
$var wire 1 W" \endROM[8]~output_o\ $end
$var wire 1 X" \endRAM[0]~output_o\ $end
$var wire 1 Y" \endRAM[1]~output_o\ $end
$var wire 1 Z" \endRAM[2]~output_o\ $end
$var wire 1 [" \endRAM[3]~output_o\ $end
$var wire 1 \" \endRAM[4]~output_o\ $end
$var wire 1 ]" \endRAM[5]~output_o\ $end
$var wire 1 ^" \LEDR[0]~output_o\ $end
$var wire 1 _" \LEDR[1]~output_o\ $end
$var wire 1 `" \LEDR[2]~output_o\ $end
$var wire 1 a" \LEDR[3]~output_o\ $end
$var wire 1 b" \LEDR[4]~output_o\ $end
$var wire 1 c" \LEDR[5]~output_o\ $end
$var wire 1 d" \LEDR[6]~output_o\ $end
$var wire 1 e" \LEDR[7]~output_o\ $end
$var wire 1 f" \LEDR[8]~output_o\ $end
$var wire 1 g" \LEDR[9]~output_o\ $end
$var wire 1 h" \teste_datain[0]~output_o\ $end
$var wire 1 i" \teste_datain[1]~output_o\ $end
$var wire 1 j" \teste_datain[2]~output_o\ $end
$var wire 1 k" \teste_datain[3]~output_o\ $end
$var wire 1 l" \teste_datain[4]~output_o\ $end
$var wire 1 m" \teste_datain[5]~output_o\ $end
$var wire 1 n" \teste_datain[6]~output_o\ $end
$var wire 1 o" \teste_datain[7]~output_o\ $end
$var wire 1 p" \teste_hab~output_o\ $end
$var wire 1 q" \HEX0[0]~output_o\ $end
$var wire 1 r" \HEX0[1]~output_o\ $end
$var wire 1 s" \HEX0[2]~output_o\ $end
$var wire 1 t" \HEX0[3]~output_o\ $end
$var wire 1 u" \HEX0[4]~output_o\ $end
$var wire 1 v" \HEX0[5]~output_o\ $end
$var wire 1 w" \HEX0[6]~output_o\ $end
$var wire 1 x" \HEX1[0]~output_o\ $end
$var wire 1 y" \HEX1[1]~output_o\ $end
$var wire 1 z" \HEX1[2]~output_o\ $end
$var wire 1 {" \HEX1[3]~output_o\ $end
$var wire 1 |" \HEX1[4]~output_o\ $end
$var wire 1 }" \HEX1[5]~output_o\ $end
$var wire 1 ~" \HEX1[6]~output_o\ $end
$var wire 1 !# \HEX2[0]~output_o\ $end
$var wire 1 "# \HEX2[1]~output_o\ $end
$var wire 1 ## \HEX2[2]~output_o\ $end
$var wire 1 $# \HEX2[3]~output_o\ $end
$var wire 1 %# \HEX2[4]~output_o\ $end
$var wire 1 &# \HEX2[5]~output_o\ $end
$var wire 1 '# \HEX2[6]~output_o\ $end
$var wire 1 (# \HEX3[0]~output_o\ $end
$var wire 1 )# \HEX3[1]~output_o\ $end
$var wire 1 *# \HEX3[2]~output_o\ $end
$var wire 1 +# \HEX3[3]~output_o\ $end
$var wire 1 ,# \HEX3[4]~output_o\ $end
$var wire 1 -# \HEX3[5]~output_o\ $end
$var wire 1 .# \HEX3[6]~output_o\ $end
$var wire 1 /# \HEX4[0]~output_o\ $end
$var wire 1 0# \HEX4[1]~output_o\ $end
$var wire 1 1# \HEX4[2]~output_o\ $end
$var wire 1 2# \HEX4[3]~output_o\ $end
$var wire 1 3# \HEX4[4]~output_o\ $end
$var wire 1 4# \HEX4[5]~output_o\ $end
$var wire 1 5# \HEX4[6]~output_o\ $end
$var wire 1 6# \HEX5[0]~output_o\ $end
$var wire 1 7# \HEX5[1]~output_o\ $end
$var wire 1 8# \HEX5[2]~output_o\ $end
$var wire 1 9# \HEX5[3]~output_o\ $end
$var wire 1 :# \HEX5[4]~output_o\ $end
$var wire 1 ;# \HEX5[5]~output_o\ $end
$var wire 1 <# \HEX5[6]~output_o\ $end
$var wire 1 =# \flaginha~output_o\ $end
$var wire 1 ># \KEY[0]~input_o\ $end
$var wire 1 ?# \CPU|DECODER|saida[6]~2_wirecell_combout\ $end
$var wire 1 @# \CPU|PC_INC|Add0~2\ $end
$var wire 1 A# \CPU|PC_INC|Add0~6\ $end
$var wire 1 B# \CPU|PC_INC|Add0~10\ $end
$var wire 1 C# \CPU|PC_INC|Add0~14\ $end
$var wire 1 D# \CPU|PC_INC|Add0~18\ $end
$var wire 1 E# \CPU|PC_INC|Add0~22\ $end
$var wire 1 F# \CPU|PC_INC|Add0~25_sumout\ $end
$var wire 1 G# \ROM|memROM~8_combout\ $end
$var wire 1 H# \ROM|memROM~9_combout\ $end
$var wire 1 I# \CPU|DECODER|Equal8~0_combout\ $end
$var wire 1 J# \CPU|MUX_DESVIO|saida_MUX[6]~6_combout\ $end
$var wire 1 K# \CPU|PC_INC|Add0~26\ $end
$var wire 1 L# \CPU|PC_INC|Add0~29_sumout\ $end
$var wire 1 M# \CPU|MUX_DESVIO|saida_MUX[7]~7_combout\ $end
$var wire 1 N# \ROM|memROM~6_combout\ $end
$var wire 1 O# \CPU|DECODER|Equal6~0_combout\ $end
$var wire 1 P# \CPU|PC|DOUT[0]~0_combout\ $end
$var wire 1 Q# \CPU|PC|DOUT[0]~1_combout\ $end
$var wire 1 R# \CPU|PC_INC|Add0~30\ $end
$var wire 1 S# \CPU|PC_INC|Add0~33_sumout\ $end
$var wire 1 T# \ROM|memROM~10_combout\ $end
$var wire 1 U# \ROM|memROM~11_combout\ $end
$var wire 1 V# \CPU|MUX_DESVIO|saida_MUX[8]~8_combout\ $end
$var wire 1 W# \ROM|memROM~13_combout\ $end
$var wire 1 X# \ROM|memROM~4_combout\ $end
$var wire 1 Y# \CPU|PC_INC|Add0~13_sumout\ $end
$var wire 1 Z# \CPU|MUX_DESVIO|saida_MUX[3]~3_combout\ $end
$var wire 1 [# \ROM|memROM~3_combout\ $end
$var wire 1 \# \CPU|PC_INC|Add0~9_sumout\ $end
$var wire 1 ]# \CPU|MUX_DESVIO|saida_MUX[2]~2_combout\ $end
$var wire 1 ^# \ROM|memROM~7_combout\ $end
$var wire 1 _# \CPU|DECODER|saida[4]~3_combout\ $end
$var wire 1 `# \CPU|DECODER|saida[5]~4_combout\ $end
$var wire 1 a# \CPU|ULA|Add0~34_cout\ $end
$var wire 1 b# \CPU|ULA|Add0~2\ $end
$var wire 1 c# \CPU|ULA|Add0~5_sumout\ $end
$var wire 1 d# \CPU|MUX_ULA|saida_MUX[1]~1_combout\ $end
$var wire 1 e# \CPU|ULA|Add0~6\ $end
$var wire 1 f# \CPU|ULA|Add0~9_sumout\ $end
$var wire 1 g# \CPU|MUX_ULA|saida_MUX[2]~2_combout\ $end
$var wire 1 h# \CPU|ULA|Add0~10\ $end
$var wire 1 i# \CPU|ULA|Add0~13_sumout\ $end
$var wire 1 j# \CPU|MUX_ULA|saida_MUX[3]~3_combout\ $end
$var wire 1 k# \CPU|ULA|Add0~14\ $end
$var wire 1 l# \CPU|ULA|Add0~17_sumout\ $end
$var wire 1 m# \CPU|DECODER|saida~1_combout\ $end
$var wire 1 n# \CPU|ULA|Add0~18\ $end
$var wire 1 o# \CPU|ULA|Add0~21_sumout\ $end
$var wire 1 p# \CPU|ULA|Add0~22\ $end
$var wire 1 q# \CPU|ULA|Add0~25_sumout\ $end
$var wire 1 r# \CPU|ULA|Add0~26\ $end
$var wire 1 s# \CPU|ULA|Add0~29_sumout\ $end
$var wire 1 t# \CPU|FLAGer|DOUT~1_combout\ $end
$var wire 1 u# \CPU|FLAGer|DOUT~2_combout\ $end
$var wire 1 v# \CPU|FLAGer|DOUT~0_combout\ $end
$var wire 1 w# \CPU|FLAGer|DOUT~q\ $end
$var wire 1 x# \CPU|DESVIO|saida[0]~0_combout\ $end
$var wire 1 y# \CPU|PC_INC|Add0~21_sumout\ $end
$var wire 1 z# \CPU|MUX_DESVIO|saida_MUX[5]~5_combout\ $end
$var wire 1 {# \ROM|memROM~12_combout\ $end
$var wire 1 |# \ROM|memROM~2_combout\ $end
$var wire 1 }# \CPU|PC_INC|Add0~5_sumout\ $end
$var wire 1 ~# \CPU|MUX_DESVIO|saida_MUX[1]~1_combout\ $end
$var wire 1 !$ \ROM|memROM~1_combout\ $end
$var wire 1 "$ \CPU|PC_INC|Add0~1_sumout\ $end
$var wire 1 #$ \CPU|MUX_DESVIO|saida_MUX[0]~0_combout\ $end
$var wire 1 $$ \ROM|memROM~5_combout\ $end
$var wire 1 %$ \CPU|DECODER|Equal9~0_combout\ $end
$var wire 1 &$ \CPU|PC_INC|Add0~17_sumout\ $end
$var wire 1 '$ \CPU|MUX_DESVIO|saida_MUX[4]~4_combout\ $end
$var wire 1 ($ \ROM|memROM~0_combout\ $end
$var wire 1 )$ \CPU|DECODER|saida[3]~0_combout\ $end
$var wire 1 *$ \CPU|DECODER|saida[6]~2_combout\ $end
$var wire 1 +$ \CPU|ULA|Add0~1_sumout\ $end
$var wire 1 ,$ \CPU|MUX_ULA|saida_MUX[0]~0_combout\ $end
$var wire 1 -$ \RAM|process_0~0_combout\ $end
$var wire 1 .$ \RAM|ram~171_combout\ $end
$var wire 1 /$ \RAM|ram~95_q\ $end
$var wire 1 0$ \RAM|ram~172_combout\ $end
$var wire 1 1$ \RAM|ram~31_q\ $end
$var wire 1 2$ \RAM|ram~173_combout\ $end
$var wire 1 3$ \RAM|ram~79_q\ $end
$var wire 1 4$ \RAM|ram~174_combout\ $end
$var wire 1 5$ \RAM|ram~15_q\ $end
$var wire 1 6$ \RAM|ram~143_combout\ $end
$var wire 1 7$ \RAM|ram~144_combout\ $end
$var wire 1 8$ \RAM|ram~96_q\ $end
$var wire 1 9$ \RAM|ram~145_combout\ $end
$var wire 1 :$ \RAM|ram~32_q\ $end
$var wire 1 ;$ \RAM|ram~146_combout\ $end
$var wire 1 <$ \RAM|ram~80_q\ $end
$var wire 1 =$ \RAM|ram~147_combout\ $end
$var wire 1 >$ \RAM|ram~16_q\ $end
$var wire 1 ?$ \RAM|ram~148_combout\ $end
$var wire 1 @$ \RAM|ram~149_combout\ $end
$var wire 1 A$ \RAM|ram~97_q\ $end
$var wire 1 B$ \RAM|ram~33_q\ $end
$var wire 1 C$ \RAM|ram~81_q\ $end
$var wire 1 D$ \RAM|ram~17_q\ $end
$var wire 1 E$ \RAM|ram~150_combout\ $end
$var wire 1 F$ \RAM|ram~151_combout\ $end
$var wire 1 G$ \RAM|ram~98_q\ $end
$var wire 1 H$ \RAM|ram~152_combout\ $end
$var wire 1 I$ \RAM|ram~34_q\ $end
$var wire 1 J$ \RAM|ram~153_combout\ $end
$var wire 1 K$ \RAM|ram~82_q\ $end
$var wire 1 L$ \RAM|ram~154_combout\ $end
$var wire 1 M$ \RAM|ram~18_q\ $end
$var wire 1 N$ \RAM|ram~155_combout\ $end
$var wire 1 O$ \RAM|ram~156_combout\ $end
$var wire 1 P$ \RAM|ram~99_q\ $end
$var wire 1 Q$ \RAM|ram~35_q\ $end
$var wire 1 R$ \RAM|ram~83_q\ $end
$var wire 1 S$ \RAM|ram~19_q\ $end
$var wire 1 T$ \RAM|ram~157_combout\ $end
$var wire 1 U$ \RAM|ram~158_combout\ $end
$var wire 1 V$ \RAM|ram~100_q\ $end
$var wire 1 W$ \RAM|ram~159_combout\ $end
$var wire 1 X$ \RAM|ram~36_q\ $end
$var wire 1 Y$ \RAM|ram~160_combout\ $end
$var wire 1 Z$ \RAM|ram~84_q\ $end
$var wire 1 [$ \RAM|ram~161_combout\ $end
$var wire 1 \$ \RAM|ram~20_q\ $end
$var wire 1 ]$ \RAM|ram~162_combout\ $end
$var wire 1 ^$ \RAM|ram~163_combout\ $end
$var wire 1 _$ \RAM|ram~101_q\ $end
$var wire 1 `$ \RAM|ram~37_q\ $end
$var wire 1 a$ \RAM|ram~85_q\ $end
$var wire 1 b$ \RAM|ram~21_q\ $end
$var wire 1 c$ \RAM|ram~164_combout\ $end
$var wire 1 d$ \RAM|ram~165_combout\ $end
$var wire 1 e$ \RAM|ram~102_q\ $end
$var wire 1 f$ \RAM|ram~166_combout\ $end
$var wire 1 g$ \RAM|ram~38_q\ $end
$var wire 1 h$ \RAM|ram~167_combout\ $end
$var wire 1 i$ \RAM|ram~86_q\ $end
$var wire 1 j$ \RAM|ram~168_combout\ $end
$var wire 1 k$ \RAM|ram~22_q\ $end
$var wire 1 l$ \RAM|ram~169_combout\ $end
$var wire 1 m$ \RAM|ram~170_combout\ $end
$var wire 1 n$ \FFLED8|DOUT~q\ $end
$var wire 1 o$ \FFLED9|DOUT~q\ $end
$var wire 1 p$ \CPU|REG_A|DOUT\ [7] $end
$var wire 1 q$ \CPU|REG_A|DOUT\ [6] $end
$var wire 1 r$ \CPU|REG_A|DOUT\ [5] $end
$var wire 1 s$ \CPU|REG_A|DOUT\ [4] $end
$var wire 1 t$ \CPU|REG_A|DOUT\ [3] $end
$var wire 1 u$ \CPU|REG_A|DOUT\ [2] $end
$var wire 1 v$ \CPU|REG_A|DOUT\ [1] $end
$var wire 1 w$ \CPU|REG_A|DOUT\ [0] $end
$var wire 1 x$ \CPU|PC|DOUT\ [8] $end
$var wire 1 y$ \CPU|PC|DOUT\ [7] $end
$var wire 1 z$ \CPU|PC|DOUT\ [6] $end
$var wire 1 {$ \CPU|PC|DOUT\ [5] $end
$var wire 1 |$ \CPU|PC|DOUT\ [4] $end
$var wire 1 }$ \CPU|PC|DOUT\ [3] $end
$var wire 1 ~$ \CPU|PC|DOUT\ [2] $end
$var wire 1 !% \CPU|PC|DOUT\ [1] $end
$var wire 1 "% \CPU|PC|DOUT\ [0] $end
$var wire 1 #% \CPU|END_RETORNO|DOUT\ [8] $end
$var wire 1 $% \CPU|END_RETORNO|DOUT\ [7] $end
$var wire 1 %% \CPU|END_RETORNO|DOUT\ [6] $end
$var wire 1 &% \CPU|END_RETORNO|DOUT\ [5] $end
$var wire 1 '% \CPU|END_RETORNO|DOUT\ [4] $end
$var wire 1 (% \CPU|END_RETORNO|DOUT\ [3] $end
$var wire 1 )% \CPU|END_RETORNO|DOUT\ [2] $end
$var wire 1 *% \CPU|END_RETORNO|DOUT\ [1] $end
$var wire 1 +% \CPU|END_RETORNO|DOUT\ [0] $end
$var wire 1 ,% \RAM|ALT_INV_ram~81_q\ $end
$var wire 1 -% \RAM|ALT_INV_ram~33_q\ $end
$var wire 1 .% \RAM|ALT_INV_ram~97_q\ $end
$var wire 1 /% \RAM|ALT_INV_ram~148_combout\ $end
$var wire 1 0% \RAM|ALT_INV_ram~16_q\ $end
$var wire 1 1% \RAM|ALT_INV_ram~147_combout\ $end
$var wire 1 2% \RAM|ALT_INV_ram~80_q\ $end
$var wire 1 3% \RAM|ALT_INV_ram~146_combout\ $end
$var wire 1 4% \RAM|ALT_INV_ram~32_q\ $end
$var wire 1 5% \RAM|ALT_INV_ram~145_combout\ $end
$var wire 1 6% \RAM|ALT_INV_ram~96_q\ $end
$var wire 1 7% \RAM|ALT_INV_ram~143_combout\ $end
$var wire 1 8% \RAM|ALT_INV_ram~15_q\ $end
$var wire 1 9% \RAM|ALT_INV_ram~79_q\ $end
$var wire 1 :% \RAM|ALT_INV_ram~31_q\ $end
$var wire 1 ;% \RAM|ALT_INV_ram~95_q\ $end
$var wire 1 <% \CPU|END_RETORNO|ALT_INV_DOUT\ [8] $end
$var wire 1 =% \CPU|END_RETORNO|ALT_INV_DOUT\ [7] $end
$var wire 1 >% \CPU|END_RETORNO|ALT_INV_DOUT\ [6] $end
$var wire 1 ?% \CPU|END_RETORNO|ALT_INV_DOUT\ [5] $end
$var wire 1 @% \CPU|END_RETORNO|ALT_INV_DOUT\ [4] $end
$var wire 1 A% \CPU|END_RETORNO|ALT_INV_DOUT\ [3] $end
$var wire 1 B% \CPU|END_RETORNO|ALT_INV_DOUT\ [2] $end
$var wire 1 C% \CPU|END_RETORNO|ALT_INV_DOUT\ [1] $end
$var wire 1 D% \CPU|END_RETORNO|ALT_INV_DOUT\ [0] $end
$var wire 1 E% \ROM|ALT_INV_memROM~11_combout\ $end
$var wire 1 F% \ROM|ALT_INV_memROM~10_combout\ $end
$var wire 1 G% \CPU|DESVIO|ALT_INV_saida[0]~0_combout\ $end
$var wire 1 H% \CPU|PC|ALT_INV_DOUT[0]~1_combout\ $end
$var wire 1 I% \CPU|PC|ALT_INV_DOUT[0]~0_combout\ $end
$var wire 1 J% \CPU|DECODER|ALT_INV_Equal6~0_combout\ $end
$var wire 1 K% \CPU|DECODER|ALT_INV_Equal9~0_combout\ $end
$var wire 1 L% \CPU|DECODER|ALT_INV_Equal8~0_combout\ $end
$var wire 1 M% \ROM|ALT_INV_memROM~9_combout\ $end
$var wire 1 N% \ROM|ALT_INV_memROM~8_combout\ $end
$var wire 1 O% \ROM|ALT_INV_memROM~7_combout\ $end
$var wire 1 P% \ROM|ALT_INV_memROM~6_combout\ $end
$var wire 1 Q% \ROM|ALT_INV_memROM~5_combout\ $end
$var wire 1 R% \CPU|FLAGer|ALT_INV_DOUT~q\ $end
$var wire 1 S% \ROM|ALT_INV_memROM~4_combout\ $end
$var wire 1 T% \ROM|ALT_INV_memROM~3_combout\ $end
$var wire 1 U% \ROM|ALT_INV_memROM~2_combout\ $end
$var wire 1 V% \ROM|ALT_INV_memROM~1_combout\ $end
$var wire 1 W% \ROM|ALT_INV_memROM~0_combout\ $end
$var wire 1 X% \CPU|PC|ALT_INV_DOUT\ [8] $end
$var wire 1 Y% \CPU|PC|ALT_INV_DOUT\ [7] $end
$var wire 1 Z% \CPU|PC|ALT_INV_DOUT\ [6] $end
$var wire 1 [% \CPU|PC|ALT_INV_DOUT\ [5] $end
$var wire 1 \% \CPU|PC|ALT_INV_DOUT\ [4] $end
$var wire 1 ]% \CPU|PC|ALT_INV_DOUT\ [3] $end
$var wire 1 ^% \CPU|PC|ALT_INV_DOUT\ [2] $end
$var wire 1 _% \CPU|PC|ALT_INV_DOUT\ [1] $end
$var wire 1 `% \CPU|PC|ALT_INV_DOUT\ [0] $end
$var wire 1 a% \CPU|ULA|ALT_INV_Add0~29_sumout\ $end
$var wire 1 b% \CPU|ULA|ALT_INV_Add0~25_sumout\ $end
$var wire 1 c% \CPU|ULA|ALT_INV_Add0~21_sumout\ $end
$var wire 1 d% \CPU|ULA|ALT_INV_Add0~17_sumout\ $end
$var wire 1 e% \CPU|ULA|ALT_INV_Add0~13_sumout\ $end
$var wire 1 f% \CPU|ULA|ALT_INV_Add0~9_sumout\ $end
$var wire 1 g% \CPU|ULA|ALT_INV_Add0~5_sumout\ $end
$var wire 1 h% \CPU|ULA|ALT_INV_Add0~1_sumout\ $end
$var wire 1 i% \CPU|PC_INC|ALT_INV_Add0~33_sumout\ $end
$var wire 1 j% \CPU|PC_INC|ALT_INV_Add0~29_sumout\ $end
$var wire 1 k% \CPU|PC_INC|ALT_INV_Add0~25_sumout\ $end
$var wire 1 l% \CPU|PC_INC|ALT_INV_Add0~21_sumout\ $end
$var wire 1 m% \CPU|PC_INC|ALT_INV_Add0~17_sumout\ $end
$var wire 1 n% \CPU|PC_INC|ALT_INV_Add0~13_sumout\ $end
$var wire 1 o% \CPU|PC_INC|ALT_INV_Add0~9_sumout\ $end
$var wire 1 p% \CPU|PC_INC|ALT_INV_Add0~5_sumout\ $end
$var wire 1 q% \CPU|PC_INC|ALT_INV_Add0~1_sumout\ $end
$var wire 1 r% \CPU|REG_A|ALT_INV_DOUT\ [7] $end
$var wire 1 s% \CPU|REG_A|ALT_INV_DOUT\ [6] $end
$var wire 1 t% \CPU|REG_A|ALT_INV_DOUT\ [5] $end
$var wire 1 u% \CPU|REG_A|ALT_INV_DOUT\ [4] $end
$var wire 1 v% \CPU|REG_A|ALT_INV_DOUT\ [3] $end
$var wire 1 w% \CPU|REG_A|ALT_INV_DOUT\ [2] $end
$var wire 1 x% \CPU|REG_A|ALT_INV_DOUT\ [1] $end
$var wire 1 y% \CPU|REG_A|ALT_INV_DOUT\ [0] $end
$var wire 1 z% \CPU|FLAGer|ALT_INV_DOUT~2_combout\ $end
$var wire 1 {% \CPU|FLAGer|ALT_INV_DOUT~1_combout\ $end
$var wire 1 |% \ROM|ALT_INV_memROM~13_combout\ $end
$var wire 1 }% \ROM|ALT_INV_memROM~12_combout\ $end
$var wire 1 ~% \RAM|ALT_INV_process_0~0_combout\ $end
$var wire 1 !& \CPU|DECODER|ALT_INV_saida[6]~2_combout\ $end
$var wire 1 "& \CPU|DECODER|ALT_INV_saida~1_combout\ $end
$var wire 1 #& \CPU|DECODER|ALT_INV_saida[3]~0_combout\ $end
$var wire 1 $& \RAM|ALT_INV_ram~169_combout\ $end
$var wire 1 %& \RAM|ALT_INV_ram~22_q\ $end
$var wire 1 && \RAM|ALT_INV_ram~168_combout\ $end
$var wire 1 '& \RAM|ALT_INV_ram~86_q\ $end
$var wire 1 (& \RAM|ALT_INV_ram~167_combout\ $end
$var wire 1 )& \RAM|ALT_INV_ram~38_q\ $end
$var wire 1 *& \RAM|ALT_INV_ram~166_combout\ $end
$var wire 1 +& \RAM|ALT_INV_ram~102_q\ $end
$var wire 1 ,& \RAM|ALT_INV_ram~164_combout\ $end
$var wire 1 -& \RAM|ALT_INV_ram~21_q\ $end
$var wire 1 .& \RAM|ALT_INV_ram~85_q\ $end
$var wire 1 /& \RAM|ALT_INV_ram~37_q\ $end
$var wire 1 0& \RAM|ALT_INV_ram~101_q\ $end
$var wire 1 1& \RAM|ALT_INV_ram~162_combout\ $end
$var wire 1 2& \RAM|ALT_INV_ram~20_q\ $end
$var wire 1 3& \RAM|ALT_INV_ram~161_combout\ $end
$var wire 1 4& \RAM|ALT_INV_ram~84_q\ $end
$var wire 1 5& \RAM|ALT_INV_ram~160_combout\ $end
$var wire 1 6& \RAM|ALT_INV_ram~36_q\ $end
$var wire 1 7& \RAM|ALT_INV_ram~159_combout\ $end
$var wire 1 8& \RAM|ALT_INV_ram~100_q\ $end
$var wire 1 9& \RAM|ALT_INV_ram~157_combout\ $end
$var wire 1 :& \RAM|ALT_INV_ram~19_q\ $end
$var wire 1 ;& \RAM|ALT_INV_ram~83_q\ $end
$var wire 1 <& \RAM|ALT_INV_ram~35_q\ $end
$var wire 1 =& \RAM|ALT_INV_ram~99_q\ $end
$var wire 1 >& \RAM|ALT_INV_ram~155_combout\ $end
$var wire 1 ?& \RAM|ALT_INV_ram~18_q\ $end
$var wire 1 @& \RAM|ALT_INV_ram~154_combout\ $end
$var wire 1 A& \RAM|ALT_INV_ram~82_q\ $end
$var wire 1 B& \RAM|ALT_INV_ram~153_combout\ $end
$var wire 1 C& \RAM|ALT_INV_ram~34_q\ $end
$var wire 1 D& \RAM|ALT_INV_ram~152_combout\ $end
$var wire 1 E& \RAM|ALT_INV_ram~98_q\ $end
$var wire 1 F& \RAM|ALT_INV_ram~150_combout\ $end
$var wire 1 G& \RAM|ALT_INV_ram~17_q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
01
02
0}
0(!
1)!
x*!
1+!
1,!
1-!
1.!
1/!
10!
0d!
0i!
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
zG"
zH"
zI"
zJ"
zK"
zL"
zM"
zN"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
1Y"
1Z"
1["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
1w"
0x"
0y"
0z"
0{"
0|"
0}"
1~"
0!#
0"#
0##
0$#
0%#
0&#
1'#
0(#
0)#
0*#
0+#
0,#
0-#
1.#
0/#
00#
01#
02#
03#
04#
15#
06#
07#
08#
09#
0:#
0;#
1<#
0=#
1>#
1?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
1G#
0H#
1I#
0J#
0K#
0L#
0M#
1N#
0O#
0P#
1Q#
0R#
0S#
0T#
0U#
0V#
1W#
0X#
0Y#
1Z#
0[#
0\#
1]#
0^#
0_#
0`#
1a#
0b#
0c#
1d#
0e#
0f#
1g#
0h#
0i#
1j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
1x#
0y#
0z#
1{#
0|#
0}#
1~#
0!$
1"$
0#$
1$$
0%$
0&$
0'$
1($
1)$
0*$
1+$
1,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
0c$
0d$
0e$
0f$
0g$
0h$
0i$
0j$
0k$
0l$
0m$
0n$
0o$
1,%
1-%
1.%
1/%
10%
11%
12%
13%
14%
15%
16%
17%
18%
19%
1:%
1;%
1E%
1F%
0G%
0H%
1I%
1J%
1K%
0L%
1M%
0N%
1O%
0P%
0Q%
1R%
1S%
1T%
1U%
1V%
0W%
1a%
1b%
1c%
1d%
1e%
1f%
1g%
0h%
1i%
1j%
1k%
1l%
1m%
1n%
1o%
1p%
0q%
1z%
1{%
0|%
0}%
1~%
1!&
1"&
0#&
1$&
1%&
1&&
1'&
1(&
1)&
1*&
1+&
1,&
1-&
1.&
1/&
10&
11&
12&
13&
14&
15&
16&
17&
18&
19&
1:&
1;&
1<&
1=&
1>&
1?&
1@&
1A&
1B&
1C&
1D&
1E&
1F&
1G&
0]
0^
0_
1`
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
1<!
1=!
1>!
0?!
z@!
zA!
zB!
zC!
zD!
zE!
zF!
zG!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0e!
0f!
0g!
1h!
1j!
0k!
0l!
0m!
0n!
0o!
0p!
1q!
0r!
0s!
0t!
0u!
0v!
0w!
1x!
0y!
0z!
0{!
0|!
0}!
0~!
1!"
0""
0#"
0$"
0%"
0&"
0'"
1("
0)"
0*"
0+"
0,"
0-"
0."
1/"
00"
01"
02"
03"
04"
05"
0p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
0*%
0+%
1<%
1=%
1>%
1?%
1@%
1A%
1B%
1C%
1D%
1X%
1Y%
1Z%
1[%
1\%
1]%
1^%
1_%
1`%
1r%
1s%
1t%
1u%
1v%
1w%
1x%
1y%
0"
0#
1$
1%
1&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
13
04
05
06
07
08
09
1:
0;
0<
0=
0>
0?
0@
1A
0B
0C
0D
0E
0F
0G
1H
0I
0J
0K
0L
0M
0N
1O
0P
0Q
0R
0S
0T
0U
1V
0W
0X
0Y
0Z
0[
0\
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0u
0v
0w
0x
0y
0z
0{
0|
z~
z!!
z"!
z#!
z$!
z%!
z&!
z'!
$end
#30000
0`
0h!
0>#
#60000
1`
1h!
1>#
1}$
1~$
1!%
1+%
0D%
0_%
0^%
0]%
1Y#
1\#
1}#
0G#
0W#
1[#
0{#
0$$
1Q%
1}%
0T%
1|%
1N%
0p%
0o%
0n%
1P"
1Q"
1R"
1X#
0]#
1|#
0I#
0N#
0)$
18!
17!
16!
1#&
1P%
1L%
0U%
0S%
1/
1.
1-
0Z"
0Z#
0~#
1P#
0Q#
0x#
1G%
1H%
0I%
0=!
0%
0["
0Y"
1Z#
1]#
1~#
1#$
0<!
0>!
0&
0$
#90000
0`
0h!
0>#
#120000
1`
1h!
1>#
1"%
0`%
0"$
1@#
1G#
1^#
0O%
0N%
1q%
1O"
0}#
1A#
0#$
1%$
1)$
1p%
19!
0\#
1B#
0#&
0K%
10
0~#
1o%
0P#
0Y#
1C#
0]#
1n%
1I%
1&$
1#$
0Z#
0m%
#150000
0`
0h!
0>#
#180000
1`
1h!
1>#
0}$
0~$
0!%
1_%
1^%
1]%
1Y#
0C#
1\#
0B#
1}#
0A#
0G#
1H#
0[#
1!$
0V%
1T%
0M%
1N%
0p%
0o%
0n%
0P"
0Q"
0R"
0\#
0Y#
0&$
1O#
0%$
1m%
1n%
1o%
08!
07!
06!
1K%
0J%
0/
0.
0-
1X"
1Z"
1Q#
1x#
1?!
0G%
0H%
1=!
1'
1%
1]#
#210000
0`
0h!
0>#
#240000
1`
1h!
1>#
1~$
0^%
1\#
0^#
1O%
0o%
1Q"
0O#
1_#
1`#
1m#
0)$
17!
1#&
0"&
1J%
1.
1P#
0Q#
0x#
1o#
1q#
1s#
1*$
0!&
0a%
0b%
0c%
1G%
1H%
0I%
1~#
0#$
0?#
1c#
0d#
1i#
0j#
1l#
0d%
0e%
0g%
#270000
0`
0h!
0>#
#300000
1`
1h!
1>#
1u$
1!%
0"%
1w$
0y%
1`%
0_%
0w%
1f#
0}#
1A#
1"$
0@#
1[#
1{#
0!$
1$$
0+$
1b#
1h%
0Q%
1V%
0}%
0T%
0q%
1p%
0f%
1h"
0O"
1P"
1j"
0c#
1e#
1}#
0A#
0\#
1B#
0~#
0f#
1h#
0g#
0|#
1+$
1#$
0,$
1N#
0_#
0`#
0m#
1-$
1o%
0p%
1g%
1c!
09!
18!
1a!
1Y#
1\#
0B#
1f#
0~%
1"&
0P%
0h%
1U%
1f%
1|
1z
00
1/
0X"
1~#
0]#
0i#
1k#
0f%
0o%
0n%
0Z"
1c#
0e#
1d#
0o#
0q#
0s#
0*$
10$
0Y#
1e%
0?!
1Z#
1]#
0l#
1n#
1n%
1!&
1a%
1b%
1c%
0g%
0=!
0'
0f#
1d%
0%
1Y"
1?#
0+$
1f#
0h#
1g#
1i#
0k#
1j#
1l#
0n#
1,$
0Z#
1o#
1f%
0c%
0d%
0e%
0f%
1h%
1>!
0o#
0l#
0i#
1&
1e%
1d%
1c%
#330000
0`
0h!
0>#
#360000
1`
1h!
1>#
1"%
11$
1B$
0-%
0:%
0`%
0"$
1@#
1G#
0H#
0$$
16$
1E$
0F&
07%
1Q%
1M%
0N%
1q%
1O"
0}#
1A#
0#$
0N#
1t#
1)$
0-$
17$
1F$
1p%
19!
0\#
1B#
1~%
0#&
0{%
1P%
10
0~#
1o%
00$
1Y#
0]#
0n%
1Z#
#390000
0`
0h!
0>#
#420000
1`
1h!
1>#
1}$
0~$
0!%
0"%
1`%
1_%
1^%
0]%
0Y#
1C#
1\#
0B#
1}#
0A#
1"$
0@#
0G#
1H#
1^#
0O%
0M%
1N%
0q%
0p%
0o%
1n%
0O"
0P"
0Q"
1R"
0}#
0\#
1Y#
0C#
1&$
0Z#
1]#
1~#
1#$
1O#
0t#
0m%
0n%
1o%
1p%
09!
08!
07!
16!
0&$
1{%
0J%
00
0/
0.
1-
0~#
0]#
1Z#
1'$
1m%
0P#
1Q#
1x#
0'$
0G%
0H%
1I%
0Z#
1~#
0#$
#450000
0`
0h!
0>#
#480000
1`
1h!
1>#
0}$
1!%
0_%
1]%
0Y#
1}#
1W#
0{#
1!$
1$$
0Q%
0V%
1}%
0|%
0p%
1n%
1P"
0R"
0X#
1|#
1#$
07$
0F$
1N#
18!
06!
0P%
0U%
1S%
1/
0-
1X"
1Z#
0~#
06$
0E$
1P#
0Q#
0x#
1?!
1G%
1H%
0I%
1F&
17%
1'
1["
0Y"
0Z#
1~#
1<!
0>!
0&
1$
#510000
0`
0h!
0>#
#540000
1`
1h!
1>#
1"%
0`%
0"$
1@#
0H#
0W#
0^#
0!$
0$$
1Q%
1V%
1O%
1|%
1M%
1q%
1O"
0}#
1A#
1X#
0O#
0#$
0N#
0)$
1p%
19!
1\#
1#&
1P%
1J%
0S%
10
0X"
0~#
0o%
0?!
1]#
0'
0["
0<!
0$
#570000
0`
0h!
0>#
#600000
1`
1h!
1>#
1~$
0!%
0"%
1`%
1_%
0^%
0\#
1B#
1}#
0A#
1"$
0@#
0q%
0p%
1o%
0O"
0P"
1Q"
0}#
1\#
0B#
1Y#
0]#
1~#
1#$
0n%
0o%
1p%
09!
08!
17!
0Y#
00
0/
1.
0~#
1]#
1Z#
1n%
0Z#
#630000
0`
0h!
0>#
#660000
1`
1h!
1>#
1"%
0`%
0"$
1@#
1H#
0[#
1!$
0V%
1T%
0M%
1q%
1O"
1}#
1_#
1`#
1m#
0#$
0p%
19!
0"&
10
1X"
1~#
1Z"
1o#
1q#
1s#
1*$
1?!
0!&
0a%
0b%
0c%
1=!
1'
1%
0?#
0c#
1e#
0d#
1i#
0j#
1l#
0d%
0e%
1g%
0f#
1h#
1f%
0i#
1k#
1e%
0l#
1n#
1d%
0o#
1p#
1c%
0q#
1r#
1b%
0s#
1a%
#690000
0`
0h!
0>#
#720000
1`
1h!
1>#
1!%
0"%
1`%
0_%
0}#
1A#
1"$
0@#
1[#
1{#
0!$
1$$
0Q%
1V%
0}%
0T%
0q%
1p%
0O"
1P"
1}#
0A#
0\#
1B#
0~#
1f#
0g#
0|#
1+$
1#$
0,$
1N#
0_#
0`#
0m#
1-$
1o%
0p%
09!
18!
1Y#
1\#
0B#
0~%
1"&
0P%
0h%
1U%
0f%
00
1/
0X"
1~#
0]#
0o%
0n%
0Z"
1c#
0e#
1d#
16$
1E$
1o#
0p#
1q#
0r#
1s#
0*$
10$
0Y#
0?!
1Z#
1]#
1n%
1!&
0a%
0b%
0c%
0F&
07%
0g%
0=!
0'
0s#
0q#
0f#
0%
1Y"
17$
1F$
1?#
0+$
1f#
0h#
1g#
1i#
0k#
1j#
1l#
0n#
1,$
0Z#
1f%
1b%
1a%
0d%
0e%
0f%
1h%
1>!
0o#
0l#
0i#
1&
1e%
1d%
1c%
#750000
0`
0h!
0>#
#780000
1`
1h!
1>#
1"%
0`%
0"$
1@#
1G#
0H#
0$$
1Q%
1M%
0N%
1q%
1O"
0}#
1A#
0#$
0N#
1t#
1)$
0-$
1p%
19!
0\#
1B#
1~%
0#&
0{%
1P%
10
0~#
1o%
00$
1Y#
0]#
0n%
1Z#
#810000
0`
0h!
0>#
#840000
1`
1h!
1>#
1}$
0~$
0!%
0"%
1`%
1_%
1^%
0]%
0Y#
1C#
1\#
0B#
1}#
0A#
1"$
0@#
0G#
1H#
1^#
0O%
0M%
1N%
0q%
0p%
0o%
1n%
0O"
0P"
0Q"
1R"
0}#
0\#
1Y#
0C#
1&$
0Z#
1]#
1~#
1#$
1O#
0t#
0m%
0n%
1o%
1p%
09!
08!
07!
16!
0&$
1{%
0J%
00
0/
0.
1-
0~#
0]#
1Z#
1'$
1m%
0P#
1Q#
1x#
0'$
0G%
0H%
1I%
0Z#
1~#
0#$
#870000
0`
0h!
0>#
#900000
1`
1h!
1>#
0}$
1!%
0_%
1]%
0Y#
1}#
1W#
0{#
1!$
1$$
0Q%
0V%
1}%
0|%
0p%
1n%
1P"
0R"
0X#
1|#
1#$
07$
0F$
1N#
18!
06!
0P%
0U%
1S%
1/
0-
1X"
1Z#
0~#
06$
0E$
1P#
0Q#
0x#
1?!
1G%
1H%
0I%
1F&
17%
1'
1["
0Y"
0Z#
1~#
1<!
0>!
0&
1$
#930000
0`
0h!
0>#
#960000
1`
1h!
1>#
1"%
0`%
0"$
1@#
0H#
0W#
0^#
0!$
0$$
1Q%
1V%
1O%
1|%
1M%
1q%
1O"
0}#
1A#
1X#
0O#
0#$
0N#
0)$
1p%
19!
1\#
1#&
1P%
1J%
0S%
10
0X"
0~#
0o%
0?!
1]#
0'
0["
0<!
0$
#990000
0`
0h!
0>#
#1000000
