
Assignment.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004c5c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000084  08004d68  08004d68  00014d68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004dec  08004dec  000200a8  2**0
                  CONTENTS
  4 .ARM          00000000  08004dec  08004dec  000200a8  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004dec  08004dec  000200a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004dec  08004dec  00014dec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004df0  08004df0  00014df0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a8  20000000  08004df4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000184  200000a8  08004e9c  000200a8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000022c  08004e9c  0002022c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000121d0  00000000  00000000  000200d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002aab  00000000  00000000  000322a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e70  00000000  00000000  00034d50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d30  00000000  00000000  00035bc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018e7b  00000000  00000000  000368f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011a2b  00000000  00000000  0004f76b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008b8ff  00000000  00000000  00061196  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000eca95  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003d54  00000000  00000000  000ecae8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000a8 	.word	0x200000a8
 8000128:	00000000 	.word	0x00000000
 800012c:	08004d50 	.word	0x08004d50

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000ac 	.word	0x200000ac
 8000148:	08004d50 	.word	0x08004d50

0800014c <Button_Reading>:
// Defining  counter for automatically increasing the value
// After the button is pressed more than 1 second.

int buttonFlag[N0_OF_BUTTONS] = {0};
void Button_Reading(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
	for(int i = 0; i < N0_OF_BUTTONS; i ++)
 8000152:	2300      	movs	r3, #0
 8000154:	607b      	str	r3, [r7, #4]
 8000156:	e076      	b.n	8000246 <Button_Reading+0xfa>
	{
		debounceButtonBuffer3[i] =debounceButtonBuffer2[i];
 8000158:	4a3f      	ldr	r2, [pc, #252]	; (8000258 <Button_Reading+0x10c>)
 800015a:	687b      	ldr	r3, [r7, #4]
 800015c:	4413      	add	r3, r2
 800015e:	7819      	ldrb	r1, [r3, #0]
 8000160:	4a3e      	ldr	r2, [pc, #248]	; (800025c <Button_Reading+0x110>)
 8000162:	687b      	ldr	r3, [r7, #4]
 8000164:	4413      	add	r3, r2
 8000166:	460a      	mov	r2, r1
 8000168:	701a      	strb	r2, [r3, #0]
		debounceButtonBuffer2[i] =debounceButtonBuffer1[i];
 800016a:	4a3d      	ldr	r2, [pc, #244]	; (8000260 <Button_Reading+0x114>)
 800016c:	687b      	ldr	r3, [r7, #4]
 800016e:	4413      	add	r3, r2
 8000170:	7819      	ldrb	r1, [r3, #0]
 8000172:	4a39      	ldr	r2, [pc, #228]	; (8000258 <Button_Reading+0x10c>)
 8000174:	687b      	ldr	r3, [r7, #4]
 8000176:	4413      	add	r3, r2
 8000178:	460a      	mov	r2, r1
 800017a:	701a      	strb	r2, [r3, #0]
		debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(buttonGPIO[i], buttonPin[i]);
 800017c:	4a39      	ldr	r2, [pc, #228]	; (8000264 <Button_Reading+0x118>)
 800017e:	687b      	ldr	r3, [r7, #4]
 8000180:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000184:	4938      	ldr	r1, [pc, #224]	; (8000268 <Button_Reading+0x11c>)
 8000186:	687b      	ldr	r3, [r7, #4]
 8000188:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800018c:	b29b      	uxth	r3, r3
 800018e:	4619      	mov	r1, r3
 8000190:	4610      	mov	r0, r2
 8000192:	f001 ff65 	bl	8002060 <HAL_GPIO_ReadPin>
 8000196:	4603      	mov	r3, r0
 8000198:	4619      	mov	r1, r3
 800019a:	4a31      	ldr	r2, [pc, #196]	; (8000260 <Button_Reading+0x114>)
 800019c:	687b      	ldr	r3, [r7, #4]
 800019e:	4413      	add	r3, r2
 80001a0:	460a      	mov	r2, r1
 80001a2:	701a      	strb	r2, [r3, #0]
		if(debounceButtonBuffer1[i] == debounceButtonBuffer2[i] && debounceButtonBuffer2[i] == debounceButtonBuffer3[i])
 80001a4:	4a2e      	ldr	r2, [pc, #184]	; (8000260 <Button_Reading+0x114>)
 80001a6:	687b      	ldr	r3, [r7, #4]
 80001a8:	4413      	add	r3, r2
 80001aa:	781a      	ldrb	r2, [r3, #0]
 80001ac:	492a      	ldr	r1, [pc, #168]	; (8000258 <Button_Reading+0x10c>)
 80001ae:	687b      	ldr	r3, [r7, #4]
 80001b0:	440b      	add	r3, r1
 80001b2:	781b      	ldrb	r3, [r3, #0]
 80001b4:	429a      	cmp	r2, r3
 80001b6:	d12d      	bne.n	8000214 <Button_Reading+0xc8>
 80001b8:	4a27      	ldr	r2, [pc, #156]	; (8000258 <Button_Reading+0x10c>)
 80001ba:	687b      	ldr	r3, [r7, #4]
 80001bc:	4413      	add	r3, r2
 80001be:	781a      	ldrb	r2, [r3, #0]
 80001c0:	4926      	ldr	r1, [pc, #152]	; (800025c <Button_Reading+0x110>)
 80001c2:	687b      	ldr	r3, [r7, #4]
 80001c4:	440b      	add	r3, r1
 80001c6:	781b      	ldrb	r3, [r3, #0]
 80001c8:	429a      	cmp	r2, r3
 80001ca:	d123      	bne.n	8000214 <Button_Reading+0xc8>
		{
			if(debounceButtonBuffer1[i] != buttonBuffer[i])
 80001cc:	4a24      	ldr	r2, [pc, #144]	; (8000260 <Button_Reading+0x114>)
 80001ce:	687b      	ldr	r3, [r7, #4]
 80001d0:	4413      	add	r3, r2
 80001d2:	781a      	ldrb	r2, [r3, #0]
 80001d4:	4925      	ldr	r1, [pc, #148]	; (800026c <Button_Reading+0x120>)
 80001d6:	687b      	ldr	r3, [r7, #4]
 80001d8:	440b      	add	r3, r1
 80001da:	781b      	ldrb	r3, [r3, #0]
 80001dc:	429a      	cmp	r2, r3
 80001de:	d02e      	beq.n	800023e <Button_Reading+0xf2>
			{
				buttonBuffer[i] = debounceButtonBuffer1[i];
 80001e0:	4a1f      	ldr	r2, [pc, #124]	; (8000260 <Button_Reading+0x114>)
 80001e2:	687b      	ldr	r3, [r7, #4]
 80001e4:	4413      	add	r3, r2
 80001e6:	7819      	ldrb	r1, [r3, #0]
 80001e8:	4a20      	ldr	r2, [pc, #128]	; (800026c <Button_Reading+0x120>)
 80001ea:	687b      	ldr	r3, [r7, #4]
 80001ec:	4413      	add	r3, r2
 80001ee:	460a      	mov	r2, r1
 80001f0:	701a      	strb	r2, [r3, #0]
						if(buttonBuffer[i] == BUTTON_IS_PRESSED)
 80001f2:	4a1e      	ldr	r2, [pc, #120]	; (800026c <Button_Reading+0x120>)
 80001f4:	687b      	ldr	r3, [r7, #4]
 80001f6:	4413      	add	r3, r2
 80001f8:	781b      	ldrb	r3, [r3, #0]
 80001fa:	2b00      	cmp	r3, #0
 80001fc:	d11f      	bne.n	800023e <Button_Reading+0xf2>
						{
							buttonFlag[i] = 1;
 80001fe:	4a1c      	ldr	r2, [pc, #112]	; (8000270 <Button_Reading+0x124>)
 8000200:	687b      	ldr	r3, [r7, #4]
 8000202:	2101      	movs	r1, #1
 8000204:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
							buttonTimeOut[i] = DURATION_FOR_AUTO_INCREASING;
 8000208:	4a1a      	ldr	r2, [pc, #104]	; (8000274 <Button_Reading+0x128>)
 800020a:	687b      	ldr	r3, [r7, #4]
 800020c:	2164      	movs	r1, #100	; 0x64
 800020e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			if(debounceButtonBuffer1[i] != buttonBuffer[i])
 8000212:	e014      	b.n	800023e <Button_Reading+0xf2>
						}
			}
		}
		else
		{
			buttonTimeOut[i]--;
 8000214:	4a17      	ldr	r2, [pc, #92]	; (8000274 <Button_Reading+0x128>)
 8000216:	687b      	ldr	r3, [r7, #4]
 8000218:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800021c:	1e5a      	subs	r2, r3, #1
 800021e:	4915      	ldr	r1, [pc, #84]	; (8000274 <Button_Reading+0x128>)
 8000220:	687b      	ldr	r3, [r7, #4]
 8000222:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if(buttonTimeOut[i] <= 0)
 8000226:	4a13      	ldr	r2, [pc, #76]	; (8000274 <Button_Reading+0x128>)
 8000228:	687b      	ldr	r3, [r7, #4]
 800022a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800022e:	2b00      	cmp	r3, #0
 8000230:	dc06      	bgt.n	8000240 <Button_Reading+0xf4>
					buttonBuffer[i] = BUTTON_IS_RELEASED;
 8000232:	4a0e      	ldr	r2, [pc, #56]	; (800026c <Button_Reading+0x120>)
 8000234:	687b      	ldr	r3, [r7, #4]
 8000236:	4413      	add	r3, r2
 8000238:	2201      	movs	r2, #1
 800023a:	701a      	strb	r2, [r3, #0]
 800023c:	e000      	b.n	8000240 <Button_Reading+0xf4>
			if(debounceButtonBuffer1[i] != buttonBuffer[i])
 800023e:	bf00      	nop
	for(int i = 0; i < N0_OF_BUTTONS; i ++)
 8000240:	687b      	ldr	r3, [r7, #4]
 8000242:	3301      	adds	r3, #1
 8000244:	607b      	str	r3, [r7, #4]
 8000246:	687b      	ldr	r3, [r7, #4]
 8000248:	2b03      	cmp	r3, #3
 800024a:	dd85      	ble.n	8000158 <Button_Reading+0xc>
		}
	}
}
 800024c:	bf00      	nop
 800024e:	bf00      	nop
 8000250:	3708      	adds	r7, #8
 8000252:	46bd      	mov	sp, r7
 8000254:	bd80      	pop	{r7, pc}
 8000256:	bf00      	nop
 8000258:	200000d8 	.word	0x200000d8
 800025c:	200000dc 	.word	0x200000dc
 8000260:	200000d4 	.word	0x200000d4
 8000264:	20000004 	.word	0x20000004
 8000268:	20000014 	.word	0x20000014
 800026c:	20000000 	.word	0x20000000
 8000270:	200000e0 	.word	0x200000e0
 8000274:	200000c4 	.word	0x200000c4

08000278 <Is_Button_Pressed>:

int Is_Button_Pressed(int index)
{
 8000278:	b480      	push	{r7}
 800027a:	b083      	sub	sp, #12
 800027c:	af00      	add	r7, sp, #0
 800027e:	6078      	str	r0, [r7, #4]
	if(index >= N0_OF_BUTTONS || index < 0)	return 0;
 8000280:	687b      	ldr	r3, [r7, #4]
 8000282:	2b03      	cmp	r3, #3
 8000284:	dc02      	bgt.n	800028c <Is_Button_Pressed+0x14>
 8000286:	687b      	ldr	r3, [r7, #4]
 8000288:	2b00      	cmp	r3, #0
 800028a:	da01      	bge.n	8000290 <Is_Button_Pressed+0x18>
 800028c:	2300      	movs	r3, #0
 800028e:	e00d      	b.n	80002ac <Is_Button_Pressed+0x34>

		if(buttonFlag[index] == 1)
 8000290:	4a09      	ldr	r2, [pc, #36]	; (80002b8 <Is_Button_Pressed+0x40>)
 8000292:	687b      	ldr	r3, [r7, #4]
 8000294:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000298:	2b01      	cmp	r3, #1
 800029a:	d106      	bne.n	80002aa <Is_Button_Pressed+0x32>
		{
			buttonFlag[index] = 0;
 800029c:	4a06      	ldr	r2, [pc, #24]	; (80002b8 <Is_Button_Pressed+0x40>)
 800029e:	687b      	ldr	r3, [r7, #4]
 80002a0:	2100      	movs	r1, #0
 80002a2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			return 1;
 80002a6:	2301      	movs	r3, #1
 80002a8:	e000      	b.n	80002ac <Is_Button_Pressed+0x34>
		}
		return 0;
 80002aa:	2300      	movs	r3, #0
}
 80002ac:	4618      	mov	r0, r3
 80002ae:	370c      	adds	r7, #12
 80002b0:	46bd      	mov	sp, r7
 80002b2:	bc80      	pop	{r7}
 80002b4:	4770      	bx	lr
 80002b6:	bf00      	nop
 80002b8:	200000e0 	.word	0x200000e0

080002bc <buzzer>:
 */

#include "buzzer.h"

void buzzer(int duty_cycle)
{
 80002bc:	b480      	push	{r7}
 80002be:	b083      	sub	sp, #12
 80002c0:	af00      	add	r7, sp, #0
 80002c2:	6078      	str	r0, [r7, #4]
	 htim3.Instance->CCR1 = duty_cycle;
 80002c4:	4b04      	ldr	r3, [pc, #16]	; (80002d8 <buzzer+0x1c>)
 80002c6:	681b      	ldr	r3, [r3, #0]
 80002c8:	687a      	ldr	r2, [r7, #4]
 80002ca:	635a      	str	r2, [r3, #52]	; 0x34
//     __HAL_TIM_SET_AUTORELOAD(&htim3, buzzerValue*2); // Increasing frequency : Auto-Reload Register - ARR
//     __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, buzzerValue); // Increasing duty cycle: Capture/Compare Register - CCR
}
 80002cc:	bf00      	nop
 80002ce:	370c      	adds	r7, #12
 80002d0:	46bd      	mov	sp, r7
 80002d2:	bc80      	pop	{r7}
 80002d4:	4770      	bx	lr
 80002d6:	bf00      	nop
 80002d8:	20000110 	.word	0x20000110

080002dc <clearAllLed1>:
 */
#include "main.h"
#include "displayLed.h"

void clearAllLed1()
{
 80002dc:	b580      	push	{r7, lr}
 80002de:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, RESET);
 80002e0:	2200      	movs	r2, #0
 80002e2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80002e6:	4805      	ldr	r0, [pc, #20]	; (80002fc <clearAllLed1+0x20>)
 80002e8:	f001 fed1 	bl	800208e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, RESET);
 80002ec:	2200      	movs	r2, #0
 80002ee:	2108      	movs	r1, #8
 80002f0:	4803      	ldr	r0, [pc, #12]	; (8000300 <clearAllLed1+0x24>)
 80002f2:	f001 fecc 	bl	800208e <HAL_GPIO_WritePin>
}
 80002f6:	bf00      	nop
 80002f8:	bd80      	pop	{r7, pc}
 80002fa:	bf00      	nop
 80002fc:	40010800 	.word	0x40010800
 8000300:	40010c00 	.word	0x40010c00

08000304 <clearAllLed2>:

void clearAllLed2()
{
 8000304:	b580      	push	{r7, lr}
 8000306:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, RESET);
 8000308:	2200      	movs	r2, #0
 800030a:	2120      	movs	r1, #32
 800030c:	4804      	ldr	r0, [pc, #16]	; (8000320 <clearAllLed2+0x1c>)
 800030e:	f001 febe 	bl	800208e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, RESET);
 8000312:	2200      	movs	r2, #0
 8000314:	2110      	movs	r1, #16
 8000316:	4802      	ldr	r0, [pc, #8]	; (8000320 <clearAllLed2+0x1c>)
 8000318:	f001 feb9 	bl	800208e <HAL_GPIO_WritePin>
}
 800031c:	bf00      	nop
 800031e:	bd80      	pop	{r7, pc}
 8000320:	40010c00 	.word	0x40010c00

08000324 <displayRed1>:
void displayRed1()
{
 8000324:	b580      	push	{r7, lr}
 8000326:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, SET);
 8000328:	2201      	movs	r2, #1
 800032a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800032e:	4805      	ldr	r0, [pc, #20]	; (8000344 <displayRed1+0x20>)
 8000330:	f001 fead 	bl	800208e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, RESET);
 8000334:	2200      	movs	r2, #0
 8000336:	2108      	movs	r1, #8
 8000338:	4803      	ldr	r0, [pc, #12]	; (8000348 <displayRed1+0x24>)
 800033a:	f001 fea8 	bl	800208e <HAL_GPIO_WritePin>

}
 800033e:	bf00      	nop
 8000340:	bd80      	pop	{r7, pc}
 8000342:	bf00      	nop
 8000344:	40010800 	.word	0x40010800
 8000348:	40010c00 	.word	0x40010c00

0800034c <displayYellow1>:

void displayYellow1()
{
 800034c:	b580      	push	{r7, lr}
 800034e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, SET);
 8000350:	2201      	movs	r2, #1
 8000352:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000356:	4805      	ldr	r0, [pc, #20]	; (800036c <displayYellow1+0x20>)
 8000358:	f001 fe99 	bl	800208e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, SET);
 800035c:	2201      	movs	r2, #1
 800035e:	2108      	movs	r1, #8
 8000360:	4803      	ldr	r0, [pc, #12]	; (8000370 <displayYellow1+0x24>)
 8000362:	f001 fe94 	bl	800208e <HAL_GPIO_WritePin>
}
 8000366:	bf00      	nop
 8000368:	bd80      	pop	{r7, pc}
 800036a:	bf00      	nop
 800036c:	40010800 	.word	0x40010800
 8000370:	40010c00 	.word	0x40010c00

08000374 <displayGreen1>:

void displayGreen1()
{
 8000374:	b580      	push	{r7, lr}
 8000376:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, RESET);
 8000378:	2200      	movs	r2, #0
 800037a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800037e:	4805      	ldr	r0, [pc, #20]	; (8000394 <displayGreen1+0x20>)
 8000380:	f001 fe85 	bl	800208e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, SET);
 8000384:	2201      	movs	r2, #1
 8000386:	2108      	movs	r1, #8
 8000388:	4803      	ldr	r0, [pc, #12]	; (8000398 <displayGreen1+0x24>)
 800038a:	f001 fe80 	bl	800208e <HAL_GPIO_WritePin>
}
 800038e:	bf00      	nop
 8000390:	bd80      	pop	{r7, pc}
 8000392:	bf00      	nop
 8000394:	40010800 	.word	0x40010800
 8000398:	40010c00 	.word	0x40010c00

0800039c <displayRed2>:

void displayRed2()
{
 800039c:	b580      	push	{r7, lr}
 800039e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, SET);
 80003a0:	2201      	movs	r2, #1
 80003a2:	2120      	movs	r1, #32
 80003a4:	4804      	ldr	r0, [pc, #16]	; (80003b8 <displayRed2+0x1c>)
 80003a6:	f001 fe72 	bl	800208e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, RESET);
 80003aa:	2200      	movs	r2, #0
 80003ac:	2110      	movs	r1, #16
 80003ae:	4802      	ldr	r0, [pc, #8]	; (80003b8 <displayRed2+0x1c>)
 80003b0:	f001 fe6d 	bl	800208e <HAL_GPIO_WritePin>
}
 80003b4:	bf00      	nop
 80003b6:	bd80      	pop	{r7, pc}
 80003b8:	40010c00 	.word	0x40010c00

080003bc <displayYellow2>:


void displayYellow2()
{
 80003bc:	b580      	push	{r7, lr}
 80003be:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, SET);
 80003c0:	2201      	movs	r2, #1
 80003c2:	2120      	movs	r1, #32
 80003c4:	4804      	ldr	r0, [pc, #16]	; (80003d8 <displayYellow2+0x1c>)
 80003c6:	f001 fe62 	bl	800208e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, SET);
 80003ca:	2201      	movs	r2, #1
 80003cc:	2110      	movs	r1, #16
 80003ce:	4802      	ldr	r0, [pc, #8]	; (80003d8 <displayYellow2+0x1c>)
 80003d0:	f001 fe5d 	bl	800208e <HAL_GPIO_WritePin>
}
 80003d4:	bf00      	nop
 80003d6:	bd80      	pop	{r7, pc}
 80003d8:	40010c00 	.word	0x40010c00

080003dc <displayGreen2>:

void displayGreen2()
{
 80003dc:	b580      	push	{r7, lr}
 80003de:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, RESET);
 80003e0:	2200      	movs	r2, #0
 80003e2:	2120      	movs	r1, #32
 80003e4:	4804      	ldr	r0, [pc, #16]	; (80003f8 <displayGreen2+0x1c>)
 80003e6:	f001 fe52 	bl	800208e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, SET);
 80003ea:	2201      	movs	r2, #1
 80003ec:	2110      	movs	r1, #16
 80003ee:	4802      	ldr	r0, [pc, #8]	; (80003f8 <displayGreen2+0x1c>)
 80003f0:	f001 fe4d 	bl	800208e <HAL_GPIO_WritePin>
}
 80003f4:	bf00      	nop
 80003f6:	bd80      	pop	{r7, pc}
 80003f8:	40010c00 	.word	0x40010c00

080003fc <toggleRed>:

void toggleRed()
{	// Remember to clear all led before toggle
 80003fc:	b580      	push	{r7, lr}
 80003fe:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(D2_GPIO_Port, D2_Pin);
 8000400:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000404:	4804      	ldr	r0, [pc, #16]	; (8000418 <toggleRed+0x1c>)
 8000406:	f001 fe5a 	bl	80020be <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(D4_GPIO_Port, D4_Pin);
 800040a:	2120      	movs	r1, #32
 800040c:	4803      	ldr	r0, [pc, #12]	; (800041c <toggleRed+0x20>)
 800040e:	f001 fe56 	bl	80020be <HAL_GPIO_TogglePin>
}
 8000412:	bf00      	nop
 8000414:	bd80      	pop	{r7, pc}
 8000416:	bf00      	nop
 8000418:	40010800 	.word	0x40010800
 800041c:	40010c00 	.word	0x40010c00

08000420 <toggleYellow>:

void toggleYellow()
{	// Remember to clear all led before toggle
 8000420:	b580      	push	{r7, lr}
 8000422:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(D2_GPIO_Port, D2_Pin);
 8000424:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000428:	4808      	ldr	r0, [pc, #32]	; (800044c <toggleYellow+0x2c>)
 800042a:	f001 fe48 	bl	80020be <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(D3_GPIO_Port, D3_Pin);
 800042e:	2108      	movs	r1, #8
 8000430:	4807      	ldr	r0, [pc, #28]	; (8000450 <toggleYellow+0x30>)
 8000432:	f001 fe44 	bl	80020be <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(D4_GPIO_Port, D4_Pin);
 8000436:	2120      	movs	r1, #32
 8000438:	4805      	ldr	r0, [pc, #20]	; (8000450 <toggleYellow+0x30>)
 800043a:	f001 fe40 	bl	80020be <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(D5_GPIO_Port, D5_Pin);
 800043e:	2110      	movs	r1, #16
 8000440:	4803      	ldr	r0, [pc, #12]	; (8000450 <toggleYellow+0x30>)
 8000442:	f001 fe3c 	bl	80020be <HAL_GPIO_TogglePin>
}
 8000446:	bf00      	nop
 8000448:	bd80      	pop	{r7, pc}
 800044a:	bf00      	nop
 800044c:	40010800 	.word	0x40010800
 8000450:	40010c00 	.word	0x40010c00

08000454 <toggleGreen>:

void toggleGreen()
{	// Remember to clear all led before toggle
 8000454:	b580      	push	{r7, lr}
 8000456:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(D3_GPIO_Port, D3_Pin);
 8000458:	2108      	movs	r1, #8
 800045a:	4804      	ldr	r0, [pc, #16]	; (800046c <toggleGreen+0x18>)
 800045c:	f001 fe2f 	bl	80020be <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(D5_GPIO_Port, D5_Pin);
 8000460:	2110      	movs	r1, #16
 8000462:	4802      	ldr	r0, [pc, #8]	; (800046c <toggleGreen+0x18>)
 8000464:	f001 fe2b 	bl	80020be <HAL_GPIO_TogglePin>
}
 8000468:	bf00      	nop
 800046a:	bd80      	pop	{r7, pc}
 800046c:	40010c00 	.word	0x40010c00

08000470 <clearPedestrian>:

void clearPedestrian()
{
 8000470:	b580      	push	{r7, lr}
 8000472:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, RESET);
 8000474:	2200      	movs	r2, #0
 8000476:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800047a:	4805      	ldr	r0, [pc, #20]	; (8000490 <clearPedestrian+0x20>)
 800047c:	f001 fe07 	bl	800208e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, RESET);
 8000480:	2200      	movs	r2, #0
 8000482:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000486:	4803      	ldr	r0, [pc, #12]	; (8000494 <clearPedestrian+0x24>)
 8000488:	f001 fe01 	bl	800208e <HAL_GPIO_WritePin>
}
 800048c:	bf00      	nop
 800048e:	bd80      	pop	{r7, pc}
 8000490:	40010c00 	.word	0x40010c00
 8000494:	40010800 	.word	0x40010800

08000498 <displayPedestrianRed>:

void displayPedestrianRed()
{
 8000498:	b580      	push	{r7, lr}
 800049a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, SET);
 800049c:	2201      	movs	r2, #1
 800049e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80004a2:	4805      	ldr	r0, [pc, #20]	; (80004b8 <displayPedestrianRed+0x20>)
 80004a4:	f001 fdf3 	bl	800208e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, RESET);
 80004a8:	2200      	movs	r2, #0
 80004aa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80004ae:	4803      	ldr	r0, [pc, #12]	; (80004bc <displayPedestrianRed+0x24>)
 80004b0:	f001 fded 	bl	800208e <HAL_GPIO_WritePin>
}
 80004b4:	bf00      	nop
 80004b6:	bd80      	pop	{r7, pc}
 80004b8:	40010c00 	.word	0x40010c00
 80004bc:	40010800 	.word	0x40010800

080004c0 <displayPedestrianGreen>:
	HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, SET);
	HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, SET);
}

void displayPedestrianGreen()
{
 80004c0:	b580      	push	{r7, lr}
 80004c2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, RESET);
 80004c4:	2200      	movs	r2, #0
 80004c6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80004ca:	4805      	ldr	r0, [pc, #20]	; (80004e0 <displayPedestrianGreen+0x20>)
 80004cc:	f001 fddf 	bl	800208e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, SET);
 80004d0:	2201      	movs	r2, #1
 80004d2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80004d6:	4803      	ldr	r0, [pc, #12]	; (80004e4 <displayPedestrianGreen+0x24>)
 80004d8:	f001 fdd9 	bl	800208e <HAL_GPIO_WritePin>
}
 80004dc:	bf00      	nop
 80004de:	bd80      	pop	{r7, pc}
 80004e0:	40010c00 	.word	0x40010c00
 80004e4:	40010800 	.word	0x40010800

080004e8 <increase>:
 */

#include "global.h"

void increase()
{
 80004e8:	b480      	push	{r7}
 80004ea:	af00      	add	r7, sp, #0
	time1++;
 80004ec:	4b07      	ldr	r3, [pc, #28]	; (800050c <increase+0x24>)
 80004ee:	681b      	ldr	r3, [r3, #0]
 80004f0:	3301      	adds	r3, #1
 80004f2:	4a06      	ldr	r2, [pc, #24]	; (800050c <increase+0x24>)
 80004f4:	6013      	str	r3, [r2, #0]
	if(time1 > 99)
 80004f6:	4b05      	ldr	r3, [pc, #20]	; (800050c <increase+0x24>)
 80004f8:	681b      	ldr	r3, [r3, #0]
 80004fa:	2b63      	cmp	r3, #99	; 0x63
 80004fc:	dd02      	ble.n	8000504 <increase+0x1c>
		time1 = 1;
 80004fe:	4b03      	ldr	r3, [pc, #12]	; (800050c <increase+0x24>)
 8000500:	2201      	movs	r2, #1
 8000502:	601a      	str	r2, [r3, #0]
}
 8000504:	bf00      	nop
 8000506:	46bd      	mov	sp, r7
 8000508:	bc80      	pop	{r7}
 800050a:	4770      	bx	lr
 800050c:	2000010c 	.word	0x2000010c

08000510 <balance>:

void balance(int RED, int AMBER, int GREEN)
{
 8000510:	b480      	push	{r7}
 8000512:	b085      	sub	sp, #20
 8000514:	af00      	add	r7, sp, #0
 8000516:	60f8      	str	r0, [r7, #12]
 8000518:	60b9      	str	r1, [r7, #8]
 800051a:	607a      	str	r2, [r7, #4]
	if(RED > timeRed)
 800051c:	4b5c      	ldr	r3, [pc, #368]	; (8000690 <balance+0x180>)
 800051e:	681b      	ldr	r3, [r3, #0]
 8000520:	68fa      	ldr	r2, [r7, #12]
 8000522:	429a      	cmp	r2, r3
 8000524:	dd19      	ble.n	800055a <balance+0x4a>
	{
		timeYellow = timeYellow * (RED / timeRed);
 8000526:	4b5a      	ldr	r3, [pc, #360]	; (8000690 <balance+0x180>)
 8000528:	681b      	ldr	r3, [r3, #0]
 800052a:	68fa      	ldr	r2, [r7, #12]
 800052c:	fb92 f3f3 	sdiv	r3, r2, r3
 8000530:	4a58      	ldr	r2, [pc, #352]	; (8000694 <balance+0x184>)
 8000532:	6812      	ldr	r2, [r2, #0]
 8000534:	fb02 f303 	mul.w	r3, r2, r3
 8000538:	4a56      	ldr	r2, [pc, #344]	; (8000694 <balance+0x184>)
 800053a:	6013      	str	r3, [r2, #0]
		timeGreen = timeGreen * (RED / timeRed);
 800053c:	4b54      	ldr	r3, [pc, #336]	; (8000690 <balance+0x180>)
 800053e:	681b      	ldr	r3, [r3, #0]
 8000540:	68fa      	ldr	r2, [r7, #12]
 8000542:	fb92 f3f3 	sdiv	r3, r2, r3
 8000546:	4a54      	ldr	r2, [pc, #336]	; (8000698 <balance+0x188>)
 8000548:	6812      	ldr	r2, [r2, #0]
 800054a:	fb02 f303 	mul.w	r3, r2, r3
 800054e:	4a52      	ldr	r2, [pc, #328]	; (8000698 <balance+0x188>)
 8000550:	6013      	str	r3, [r2, #0]
		timeRed = RED;
 8000552:	4a4f      	ldr	r2, [pc, #316]	; (8000690 <balance+0x180>)
 8000554:	68fb      	ldr	r3, [r7, #12]
 8000556:	6013      	str	r3, [r2, #0]
	{
		timeRed = (GREEN / 3) * 5;
		timeYellow = (GREEN / 3) * 2;
		timeGreen = GREEN;
	}
}
 8000558:	e094      	b.n	8000684 <balance+0x174>
	else if(AMBER > timeYellow)
 800055a:	4b4e      	ldr	r3, [pc, #312]	; (8000694 <balance+0x184>)
 800055c:	681b      	ldr	r3, [r3, #0]
 800055e:	68ba      	ldr	r2, [r7, #8]
 8000560:	429a      	cmp	r2, r3
 8000562:	dd19      	ble.n	8000598 <balance+0x88>
		timeRed = timeRed * (AMBER / timeYellow);
 8000564:	4b4b      	ldr	r3, [pc, #300]	; (8000694 <balance+0x184>)
 8000566:	681b      	ldr	r3, [r3, #0]
 8000568:	68ba      	ldr	r2, [r7, #8]
 800056a:	fb92 f3f3 	sdiv	r3, r2, r3
 800056e:	4a48      	ldr	r2, [pc, #288]	; (8000690 <balance+0x180>)
 8000570:	6812      	ldr	r2, [r2, #0]
 8000572:	fb02 f303 	mul.w	r3, r2, r3
 8000576:	4a46      	ldr	r2, [pc, #280]	; (8000690 <balance+0x180>)
 8000578:	6013      	str	r3, [r2, #0]
		timeGreen = timeGreen * (AMBER / timeYellow);
 800057a:	4b46      	ldr	r3, [pc, #280]	; (8000694 <balance+0x184>)
 800057c:	681b      	ldr	r3, [r3, #0]
 800057e:	68ba      	ldr	r2, [r7, #8]
 8000580:	fb92 f3f3 	sdiv	r3, r2, r3
 8000584:	4a44      	ldr	r2, [pc, #272]	; (8000698 <balance+0x188>)
 8000586:	6812      	ldr	r2, [r2, #0]
 8000588:	fb02 f303 	mul.w	r3, r2, r3
 800058c:	4a42      	ldr	r2, [pc, #264]	; (8000698 <balance+0x188>)
 800058e:	6013      	str	r3, [r2, #0]
		timeYellow = AMBER;
 8000590:	4a40      	ldr	r2, [pc, #256]	; (8000694 <balance+0x184>)
 8000592:	68bb      	ldr	r3, [r7, #8]
 8000594:	6013      	str	r3, [r2, #0]
}
 8000596:	e075      	b.n	8000684 <balance+0x174>
	else if(GREEN > timeGreen)
 8000598:	4b3f      	ldr	r3, [pc, #252]	; (8000698 <balance+0x188>)
 800059a:	681b      	ldr	r3, [r3, #0]
 800059c:	687a      	ldr	r2, [r7, #4]
 800059e:	429a      	cmp	r2, r3
 80005a0:	dd18      	ble.n	80005d4 <balance+0xc4>
		timeRed = timeRed * (GREEN / timeGreen);
 80005a2:	4b3d      	ldr	r3, [pc, #244]	; (8000698 <balance+0x188>)
 80005a4:	681b      	ldr	r3, [r3, #0]
 80005a6:	687a      	ldr	r2, [r7, #4]
 80005a8:	fb92 f3f3 	sdiv	r3, r2, r3
 80005ac:	4a38      	ldr	r2, [pc, #224]	; (8000690 <balance+0x180>)
 80005ae:	6812      	ldr	r2, [r2, #0]
 80005b0:	fb02 f303 	mul.w	r3, r2, r3
 80005b4:	4a36      	ldr	r2, [pc, #216]	; (8000690 <balance+0x180>)
 80005b6:	6013      	str	r3, [r2, #0]
		timeYellow = AMBER * (GREEN / timeGreen);
 80005b8:	4b37      	ldr	r3, [pc, #220]	; (8000698 <balance+0x188>)
 80005ba:	681b      	ldr	r3, [r3, #0]
 80005bc:	687a      	ldr	r2, [r7, #4]
 80005be:	fb92 f3f3 	sdiv	r3, r2, r3
 80005c2:	68ba      	ldr	r2, [r7, #8]
 80005c4:	fb02 f303 	mul.w	r3, r2, r3
 80005c8:	4a32      	ldr	r2, [pc, #200]	; (8000694 <balance+0x184>)
 80005ca:	6013      	str	r3, [r2, #0]
		timeGreen = GREEN;
 80005cc:	4a32      	ldr	r2, [pc, #200]	; (8000698 <balance+0x188>)
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	6013      	str	r3, [r2, #0]
}
 80005d2:	e057      	b.n	8000684 <balance+0x174>
	else if(RED < timeRed)
 80005d4:	4b2e      	ldr	r3, [pc, #184]	; (8000690 <balance+0x180>)
 80005d6:	681b      	ldr	r3, [r3, #0]
 80005d8:	68fa      	ldr	r2, [r7, #12]
 80005da:	429a      	cmp	r2, r3
 80005dc:	da19      	bge.n	8000612 <balance+0x102>
		timeYellow = (RED / 5) * 2;
 80005de:	68fb      	ldr	r3, [r7, #12]
 80005e0:	4a2e      	ldr	r2, [pc, #184]	; (800069c <balance+0x18c>)
 80005e2:	fb82 1203 	smull	r1, r2, r2, r3
 80005e6:	1052      	asrs	r2, r2, #1
 80005e8:	17db      	asrs	r3, r3, #31
 80005ea:	1ad3      	subs	r3, r2, r3
 80005ec:	005b      	lsls	r3, r3, #1
 80005ee:	4a29      	ldr	r2, [pc, #164]	; (8000694 <balance+0x184>)
 80005f0:	6013      	str	r3, [r2, #0]
		timeGreen = (RED / 5) * 3;
 80005f2:	68fb      	ldr	r3, [r7, #12]
 80005f4:	4a29      	ldr	r2, [pc, #164]	; (800069c <balance+0x18c>)
 80005f6:	fb82 1203 	smull	r1, r2, r2, r3
 80005fa:	1052      	asrs	r2, r2, #1
 80005fc:	17db      	asrs	r3, r3, #31
 80005fe:	1ad2      	subs	r2, r2, r3
 8000600:	4613      	mov	r3, r2
 8000602:	005b      	lsls	r3, r3, #1
 8000604:	4413      	add	r3, r2
 8000606:	4a24      	ldr	r2, [pc, #144]	; (8000698 <balance+0x188>)
 8000608:	6013      	str	r3, [r2, #0]
		timeRed = RED;
 800060a:	4a21      	ldr	r2, [pc, #132]	; (8000690 <balance+0x180>)
 800060c:	68fb      	ldr	r3, [r7, #12]
 800060e:	6013      	str	r3, [r2, #0]
}
 8000610:	e038      	b.n	8000684 <balance+0x174>
	else if(AMBER < timeYellow)
 8000612:	4b20      	ldr	r3, [pc, #128]	; (8000694 <balance+0x184>)
 8000614:	681b      	ldr	r3, [r3, #0]
 8000616:	68ba      	ldr	r2, [r7, #8]
 8000618:	429a      	cmp	r2, r3
 800061a:	da17      	bge.n	800064c <balance+0x13c>
		timeRed = (AMBER / 2) * 5;
 800061c:	68bb      	ldr	r3, [r7, #8]
 800061e:	0fda      	lsrs	r2, r3, #31
 8000620:	4413      	add	r3, r2
 8000622:	105b      	asrs	r3, r3, #1
 8000624:	461a      	mov	r2, r3
 8000626:	4613      	mov	r3, r2
 8000628:	009b      	lsls	r3, r3, #2
 800062a:	4413      	add	r3, r2
 800062c:	4a18      	ldr	r2, [pc, #96]	; (8000690 <balance+0x180>)
 800062e:	6013      	str	r3, [r2, #0]
		timeGreen = (AMBER / 2) * 3;
 8000630:	68bb      	ldr	r3, [r7, #8]
 8000632:	0fda      	lsrs	r2, r3, #31
 8000634:	4413      	add	r3, r2
 8000636:	105b      	asrs	r3, r3, #1
 8000638:	461a      	mov	r2, r3
 800063a:	4613      	mov	r3, r2
 800063c:	005b      	lsls	r3, r3, #1
 800063e:	4413      	add	r3, r2
 8000640:	4a15      	ldr	r2, [pc, #84]	; (8000698 <balance+0x188>)
 8000642:	6013      	str	r3, [r2, #0]
		timeYellow = AMBER;
 8000644:	4a13      	ldr	r2, [pc, #76]	; (8000694 <balance+0x184>)
 8000646:	68bb      	ldr	r3, [r7, #8]
 8000648:	6013      	str	r3, [r2, #0]
}
 800064a:	e01b      	b.n	8000684 <balance+0x174>
	else if(GREEN < timeGreen)
 800064c:	4b12      	ldr	r3, [pc, #72]	; (8000698 <balance+0x188>)
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	687a      	ldr	r2, [r7, #4]
 8000652:	429a      	cmp	r2, r3
 8000654:	da16      	bge.n	8000684 <balance+0x174>
		timeRed = (GREEN / 3) * 5;
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	4a11      	ldr	r2, [pc, #68]	; (80006a0 <balance+0x190>)
 800065a:	fb82 1203 	smull	r1, r2, r2, r3
 800065e:	17db      	asrs	r3, r3, #31
 8000660:	1ad2      	subs	r2, r2, r3
 8000662:	4613      	mov	r3, r2
 8000664:	009b      	lsls	r3, r3, #2
 8000666:	4413      	add	r3, r2
 8000668:	4a09      	ldr	r2, [pc, #36]	; (8000690 <balance+0x180>)
 800066a:	6013      	str	r3, [r2, #0]
		timeYellow = (GREEN / 3) * 2;
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	4a0c      	ldr	r2, [pc, #48]	; (80006a0 <balance+0x190>)
 8000670:	fb82 1203 	smull	r1, r2, r2, r3
 8000674:	17db      	asrs	r3, r3, #31
 8000676:	1ad3      	subs	r3, r2, r3
 8000678:	005b      	lsls	r3, r3, #1
 800067a:	4a06      	ldr	r2, [pc, #24]	; (8000694 <balance+0x184>)
 800067c:	6013      	str	r3, [r2, #0]
		timeGreen = GREEN;
 800067e:	4a06      	ldr	r2, [pc, #24]	; (8000698 <balance+0x188>)
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	6013      	str	r3, [r2, #0]
}
 8000684:	bf00      	nop
 8000686:	3714      	adds	r7, #20
 8000688:	46bd      	mov	sp, r7
 800068a:	bc80      	pop	{r7}
 800068c:	4770      	bx	lr
 800068e:	bf00      	nop
 8000690:	20000024 	.word	0x20000024
 8000694:	20000028 	.word	0x20000028
 8000698:	2000002c 	.word	0x2000002c
 800069c:	66666667 	.word	0x66666667
 80006a0:	55555556 	.word	0x55555556

080006a4 <normalState>:

void normalState(void)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	b08e      	sub	sp, #56	; 0x38
 80006a8:	af00      	add	r7, sp, #0
	char str[50];
	switch(status)
 80006aa:	4ba6      	ldr	r3, [pc, #664]	; (8000944 <normalState+0x2a0>)
 80006ac:	681b      	ldr	r3, [r3, #0]
 80006ae:	2b0c      	cmp	r3, #12
 80006b0:	f200 83e2 	bhi.w	8000e78 <normalState+0x7d4>
 80006b4:	a201      	add	r2, pc, #4	; (adr r2, 80006bc <normalState+0x18>)
 80006b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006ba:	bf00      	nop
 80006bc:	080006f1 	.word	0x080006f1
 80006c0:	0800072b 	.word	0x0800072b
 80006c4:	08000831 	.word	0x08000831
 80006c8:	0800096d 	.word	0x0800096d
 80006cc:	08000abf 	.word	0x08000abf
 80006d0:	08000e79 	.word	0x08000e79
 80006d4:	08000e79 	.word	0x08000e79
 80006d8:	08000e79 	.word	0x08000e79
 80006dc:	08000e79 	.word	0x08000e79
 80006e0:	08000e79 	.word	0x08000e79
 80006e4:	08000c51 	.word	0x08000c51
 80006e8:	08000d05 	.word	0x08000d05
 80006ec:	08000db9 	.word	0x08000db9
	{
	case INIT:
		clearAllLed1();
 80006f0:	f7ff fdf4 	bl	80002dc <clearAllLed1>
		clearAllLed2();
 80006f4:	f7ff fe06 	bl	8000304 <clearAllLed2>
		status = RedGreen;
 80006f8:	4b92      	ldr	r3, [pc, #584]	; (8000944 <normalState+0x2a0>)
 80006fa:	2201      	movs	r2, #1
 80006fc:	601a      	str	r2, [r3, #0]
		setTimer(0, timeGreen * 100);
 80006fe:	4b92      	ldr	r3, [pc, #584]	; (8000948 <normalState+0x2a4>)
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	2264      	movs	r2, #100	; 0x64
 8000704:	fb02 f303 	mul.w	r3, r2, r3
 8000708:	4619      	mov	r1, r3
 800070a:	2000      	movs	r0, #0
 800070c:	f000 ff1c 	bl	8001548 <setTimer>
		setTimer(1, 1);
 8000710:	2101      	movs	r1, #1
 8000712:	2001      	movs	r0, #1
 8000714:	f000 ff18 	bl	8001548 <setTimer>
		time1 = timeRed;
 8000718:	4b8c      	ldr	r3, [pc, #560]	; (800094c <normalState+0x2a8>)
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	4a8c      	ldr	r2, [pc, #560]	; (8000950 <normalState+0x2ac>)
 800071e:	6013      	str	r3, [r2, #0]
		time2 = timeGreen;
 8000720:	4b89      	ldr	r3, [pc, #548]	; (8000948 <normalState+0x2a4>)
 8000722:	681b      	ldr	r3, [r3, #0]
 8000724:	4a8b      	ldr	r2, [pc, #556]	; (8000954 <normalState+0x2b0>)
 8000726:	6013      	str	r3, [r2, #0]
		break;
 8000728:	e3af      	b.n	8000e8a <normalState+0x7e6>
	case RedGreen:
		displayRed1();
 800072a:	f7ff fdfb 	bl	8000324 <displayRed1>
		displayGreen2();
 800072e:	f7ff fe55 	bl	80003dc <displayGreen2>

		if(isTimerUp(1) == 1)
 8000732:	2001      	movs	r0, #1
 8000734:	f000 fef4 	bl	8001520 <isTimerUp>
 8000738:	4603      	mov	r3, r0
 800073a:	2b01      	cmp	r3, #1
 800073c:	d12b      	bne.n	8000796 <normalState+0xf2>
		{	// Update Time
			HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "\r\n!7SEG1: %d#\r\n",time1), 500);
 800073e:	4b84      	ldr	r3, [pc, #528]	; (8000950 <normalState+0x2ac>)
 8000740:	681a      	ldr	r2, [r3, #0]
 8000742:	1d3b      	adds	r3, r7, #4
 8000744:	4984      	ldr	r1, [pc, #528]	; (8000958 <normalState+0x2b4>)
 8000746:	4618      	mov	r0, r3
 8000748:	f003 ff7e 	bl	8004648 <siprintf>
 800074c:	4603      	mov	r3, r0
 800074e:	b29a      	uxth	r2, r3
 8000750:	1d39      	adds	r1, r7, #4
 8000752:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000756:	4881      	ldr	r0, [pc, #516]	; (800095c <normalState+0x2b8>)
 8000758:	f003 f8aa 	bl	80038b0 <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "\r\n!7SEG2: %d#\r\n\n\n",time2), 500);
 800075c:	4b7d      	ldr	r3, [pc, #500]	; (8000954 <normalState+0x2b0>)
 800075e:	681a      	ldr	r2, [r3, #0]
 8000760:	1d3b      	adds	r3, r7, #4
 8000762:	497f      	ldr	r1, [pc, #508]	; (8000960 <normalState+0x2bc>)
 8000764:	4618      	mov	r0, r3
 8000766:	f003 ff6f 	bl	8004648 <siprintf>
 800076a:	4603      	mov	r3, r0
 800076c:	b29a      	uxth	r2, r3
 800076e:	1d39      	adds	r1, r7, #4
 8000770:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000774:	4879      	ldr	r0, [pc, #484]	; (800095c <normalState+0x2b8>)
 8000776:	f003 f89b 	bl	80038b0 <HAL_UART_Transmit>
			setTimer(1, 100);
 800077a:	2164      	movs	r1, #100	; 0x64
 800077c:	2001      	movs	r0, #1
 800077e:	f000 fee3 	bl	8001548 <setTimer>
			time1--;
 8000782:	4b73      	ldr	r3, [pc, #460]	; (8000950 <normalState+0x2ac>)
 8000784:	681b      	ldr	r3, [r3, #0]
 8000786:	3b01      	subs	r3, #1
 8000788:	4a71      	ldr	r2, [pc, #452]	; (8000950 <normalState+0x2ac>)
 800078a:	6013      	str	r3, [r2, #0]
			time2--;
 800078c:	4b71      	ldr	r3, [pc, #452]	; (8000954 <normalState+0x2b0>)
 800078e:	681b      	ldr	r3, [r3, #0]
 8000790:	3b01      	subs	r3, #1
 8000792:	4a70      	ldr	r2, [pc, #448]	; (8000954 <normalState+0x2b0>)
 8000794:	6013      	str	r3, [r2, #0]
		}

		if(isTimerUp(0) == 1)
 8000796:	2000      	movs	r0, #0
 8000798:	f000 fec2 	bl	8001520 <isTimerUp>
 800079c:	4603      	mov	r3, r0
 800079e:	2b01      	cmp	r3, #1
 80007a0:	d117      	bne.n	80007d2 <normalState+0x12e>
		{	// Transit State
			status = RedAmber;
 80007a2:	4b68      	ldr	r3, [pc, #416]	; (8000944 <normalState+0x2a0>)
 80007a4:	2202      	movs	r2, #2
 80007a6:	601a      	str	r2, [r3, #0]
			setTimer(0, timeYellow * 100);
 80007a8:	4b6e      	ldr	r3, [pc, #440]	; (8000964 <normalState+0x2c0>)
 80007aa:	681b      	ldr	r3, [r3, #0]
 80007ac:	2264      	movs	r2, #100	; 0x64
 80007ae:	fb02 f303 	mul.w	r3, r2, r3
 80007b2:	4619      	mov	r1, r3
 80007b4:	2000      	movs	r0, #0
 80007b6:	f000 fec7 	bl	8001548 <setTimer>
			setTimer(1, 1);
 80007ba:	2101      	movs	r1, #1
 80007bc:	2001      	movs	r0, #1
 80007be:	f000 fec3 	bl	8001548 <setTimer>
			time1 = timeYellow;
 80007c2:	4b68      	ldr	r3, [pc, #416]	; (8000964 <normalState+0x2c0>)
 80007c4:	681b      	ldr	r3, [r3, #0]
 80007c6:	4a62      	ldr	r2, [pc, #392]	; (8000950 <normalState+0x2ac>)
 80007c8:	6013      	str	r3, [r2, #0]
			time2 = timeYellow;
 80007ca:	4b66      	ldr	r3, [pc, #408]	; (8000964 <normalState+0x2c0>)
 80007cc:	681b      	ldr	r3, [r3, #0]
 80007ce:	4a61      	ldr	r2, [pc, #388]	; (8000954 <normalState+0x2b0>)
 80007d0:	6013      	str	r3, [r2, #0]
		}


		if(Is_Button_Pressed(1))
 80007d2:	2001      	movs	r0, #1
 80007d4:	f7ff fd50 	bl	8000278 <Is_Button_Pressed>
 80007d8:	4603      	mov	r3, r0
 80007da:	2b00      	cmp	r3, #0
 80007dc:	d011      	beq.n	8000802 <normalState+0x15e>
		{
			status = ManRed;
 80007de:	4b59      	ldr	r3, [pc, #356]	; (8000944 <normalState+0x2a0>)
 80007e0:	220a      	movs	r2, #10
 80007e2:	601a      	str	r2, [r3, #0]
			time1 = timeRed;
 80007e4:	4b59      	ldr	r3, [pc, #356]	; (800094c <normalState+0x2a8>)
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	4a59      	ldr	r2, [pc, #356]	; (8000950 <normalState+0x2ac>)
 80007ea:	6013      	str	r3, [r2, #0]
			time2 = 2;
 80007ec:	4b59      	ldr	r3, [pc, #356]	; (8000954 <normalState+0x2b0>)
 80007ee:	2202      	movs	r2, #2
 80007f0:	601a      	str	r2, [r3, #0]
			clearAllLed1();
 80007f2:	f7ff fd73 	bl	80002dc <clearAllLed1>
			clearAllLed2();
 80007f6:	f7ff fd85 	bl	8000304 <clearAllLed2>
			setTimer(2, 25);
 80007fa:	2119      	movs	r1, #25
 80007fc:	2002      	movs	r0, #2
 80007fe:	f000 fea3 	bl	8001548 <setTimer>
		}
		if(Is_Button_Pressed(0))
 8000802:	2000      	movs	r0, #0
 8000804:	f7ff fd38 	bl	8000278 <Is_Button_Pressed>
 8000808:	4603      	mov	r3, r0
 800080a:	2b00      	cmp	r3, #0
 800080c:	f000 8336 	beq.w	8000e7c <normalState+0x7d8>
		{
			pedestrian_flag = Pedestrian_RED;
 8000810:	4b55      	ldr	r3, [pc, #340]	; (8000968 <normalState+0x2c4>)
 8000812:	2208      	movs	r2, #8
 8000814:	601a      	str	r2, [r3, #0]
			setTimer(3, (timeRed + timeGreen) * 100);
 8000816:	4b4d      	ldr	r3, [pc, #308]	; (800094c <normalState+0x2a8>)
 8000818:	681a      	ldr	r2, [r3, #0]
 800081a:	4b4b      	ldr	r3, [pc, #300]	; (8000948 <normalState+0x2a4>)
 800081c:	681b      	ldr	r3, [r3, #0]
 800081e:	4413      	add	r3, r2
 8000820:	2264      	movs	r2, #100	; 0x64
 8000822:	fb02 f303 	mul.w	r3, r2, r3
 8000826:	4619      	mov	r1, r3
 8000828:	2003      	movs	r0, #3
 800082a:	f000 fe8d 	bl	8001548 <setTimer>
		}

		break;
 800082e:	e325      	b.n	8000e7c <normalState+0x7d8>
	case RedAmber:
		displayRed1();
 8000830:	f7ff fd78 	bl	8000324 <displayRed1>
		displayYellow2();
 8000834:	f7ff fdc2 	bl	80003bc <displayYellow2>

		if(isTimerUp(1) == 1)
 8000838:	2001      	movs	r0, #1
 800083a:	f000 fe71 	bl	8001520 <isTimerUp>
 800083e:	4603      	mov	r3, r0
 8000840:	2b01      	cmp	r3, #1
 8000842:	d12b      	bne.n	800089c <normalState+0x1f8>
		{	// Update Time
			HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "\r\n!7SEG1: %d#\r\n",time1), 500);
 8000844:	4b42      	ldr	r3, [pc, #264]	; (8000950 <normalState+0x2ac>)
 8000846:	681a      	ldr	r2, [r3, #0]
 8000848:	1d3b      	adds	r3, r7, #4
 800084a:	4943      	ldr	r1, [pc, #268]	; (8000958 <normalState+0x2b4>)
 800084c:	4618      	mov	r0, r3
 800084e:	f003 fefb 	bl	8004648 <siprintf>
 8000852:	4603      	mov	r3, r0
 8000854:	b29a      	uxth	r2, r3
 8000856:	1d39      	adds	r1, r7, #4
 8000858:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800085c:	483f      	ldr	r0, [pc, #252]	; (800095c <normalState+0x2b8>)
 800085e:	f003 f827 	bl	80038b0 <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "\r\n!7SEG2: %d#\r\n\n\n",time2), 500);
 8000862:	4b3c      	ldr	r3, [pc, #240]	; (8000954 <normalState+0x2b0>)
 8000864:	681a      	ldr	r2, [r3, #0]
 8000866:	1d3b      	adds	r3, r7, #4
 8000868:	493d      	ldr	r1, [pc, #244]	; (8000960 <normalState+0x2bc>)
 800086a:	4618      	mov	r0, r3
 800086c:	f003 feec 	bl	8004648 <siprintf>
 8000870:	4603      	mov	r3, r0
 8000872:	b29a      	uxth	r2, r3
 8000874:	1d39      	adds	r1, r7, #4
 8000876:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800087a:	4838      	ldr	r0, [pc, #224]	; (800095c <normalState+0x2b8>)
 800087c:	f003 f818 	bl	80038b0 <HAL_UART_Transmit>
			time1--;
 8000880:	4b33      	ldr	r3, [pc, #204]	; (8000950 <normalState+0x2ac>)
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	3b01      	subs	r3, #1
 8000886:	4a32      	ldr	r2, [pc, #200]	; (8000950 <normalState+0x2ac>)
 8000888:	6013      	str	r3, [r2, #0]
			time2--;
 800088a:	4b32      	ldr	r3, [pc, #200]	; (8000954 <normalState+0x2b0>)
 800088c:	681b      	ldr	r3, [r3, #0]
 800088e:	3b01      	subs	r3, #1
 8000890:	4a30      	ldr	r2, [pc, #192]	; (8000954 <normalState+0x2b0>)
 8000892:	6013      	str	r3, [r2, #0]
			setTimer(1, 100);
 8000894:	2164      	movs	r1, #100	; 0x64
 8000896:	2001      	movs	r0, #1
 8000898:	f000 fe56 	bl	8001548 <setTimer>
		}

		if(isTimerUp(0)==1)
 800089c:	2000      	movs	r0, #0
 800089e:	f000 fe3f 	bl	8001520 <isTimerUp>
 80008a2:	4603      	mov	r3, r0
 80008a4:	2b01      	cmp	r3, #1
 80008a6:	d11e      	bne.n	80008e6 <normalState+0x242>
		{	// Transit State
			status = GreenRed;
 80008a8:	4b26      	ldr	r3, [pc, #152]	; (8000944 <normalState+0x2a0>)
 80008aa:	2203      	movs	r2, #3
 80008ac:	601a      	str	r2, [r3, #0]
			setTimer(0, timeGreen * 100);
 80008ae:	4b26      	ldr	r3, [pc, #152]	; (8000948 <normalState+0x2a4>)
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	2264      	movs	r2, #100	; 0x64
 80008b4:	fb02 f303 	mul.w	r3, r2, r3
 80008b8:	4619      	mov	r1, r3
 80008ba:	2000      	movs	r0, #0
 80008bc:	f000 fe44 	bl	8001548 <setTimer>
			setTimer(1, 1);
 80008c0:	2101      	movs	r1, #1
 80008c2:	2001      	movs	r0, #1
 80008c4:	f000 fe40 	bl	8001548 <setTimer>
			time1 = timeGreen;
 80008c8:	4b1f      	ldr	r3, [pc, #124]	; (8000948 <normalState+0x2a4>)
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	4a20      	ldr	r2, [pc, #128]	; (8000950 <normalState+0x2ac>)
 80008ce:	6013      	str	r3, [r2, #0]
			time2 = timeRed;
 80008d0:	4b1e      	ldr	r3, [pc, #120]	; (800094c <normalState+0x2a8>)
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	4a1f      	ldr	r2, [pc, #124]	; (8000954 <normalState+0x2b0>)
 80008d6:	6013      	str	r3, [r2, #0]
			if(pedestrian_flag == Pedestrian_RED)
 80008d8:	4b23      	ldr	r3, [pc, #140]	; (8000968 <normalState+0x2c4>)
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	2b08      	cmp	r3, #8
 80008de:	d102      	bne.n	80008e6 <normalState+0x242>
				pedestrian_flag = Pedestrian_GREEN;
 80008e0:	4b21      	ldr	r3, [pc, #132]	; (8000968 <normalState+0x2c4>)
 80008e2:	2209      	movs	r2, #9
 80008e4:	601a      	str	r2, [r3, #0]
		}


		if(Is_Button_Pressed(1))
 80008e6:	2001      	movs	r0, #1
 80008e8:	f7ff fcc6 	bl	8000278 <Is_Button_Pressed>
 80008ec:	4603      	mov	r3, r0
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	d011      	beq.n	8000916 <normalState+0x272>
		{
			status = ManRed;
 80008f2:	4b14      	ldr	r3, [pc, #80]	; (8000944 <normalState+0x2a0>)
 80008f4:	220a      	movs	r2, #10
 80008f6:	601a      	str	r2, [r3, #0]
			time1 = timeRed;
 80008f8:	4b14      	ldr	r3, [pc, #80]	; (800094c <normalState+0x2a8>)
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	4a14      	ldr	r2, [pc, #80]	; (8000950 <normalState+0x2ac>)
 80008fe:	6013      	str	r3, [r2, #0]
			time2 = 2;
 8000900:	4b14      	ldr	r3, [pc, #80]	; (8000954 <normalState+0x2b0>)
 8000902:	2202      	movs	r2, #2
 8000904:	601a      	str	r2, [r3, #0]
			clearAllLed1();
 8000906:	f7ff fce9 	bl	80002dc <clearAllLed1>
			clearAllLed2();
 800090a:	f7ff fcfb 	bl	8000304 <clearAllLed2>
			setTimer(2, 25);
 800090e:	2119      	movs	r1, #25
 8000910:	2002      	movs	r0, #2
 8000912:	f000 fe19 	bl	8001548 <setTimer>
		}

		if(Is_Button_Pressed(0))
 8000916:	2000      	movs	r0, #0
 8000918:	f7ff fcae 	bl	8000278 <Is_Button_Pressed>
 800091c:	4603      	mov	r3, r0
 800091e:	2b00      	cmp	r3, #0
 8000920:	f000 82ae 	beq.w	8000e80 <normalState+0x7dc>
		{
			pedestrian_flag = Pedestrian_RED;
 8000924:	4b10      	ldr	r3, [pc, #64]	; (8000968 <normalState+0x2c4>)
 8000926:	2208      	movs	r2, #8
 8000928:	601a      	str	r2, [r3, #0]
			setTimer(3, (timeRed + timeGreen) * 100);
 800092a:	4b08      	ldr	r3, [pc, #32]	; (800094c <normalState+0x2a8>)
 800092c:	681a      	ldr	r2, [r3, #0]
 800092e:	4b06      	ldr	r3, [pc, #24]	; (8000948 <normalState+0x2a4>)
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	4413      	add	r3, r2
 8000934:	2264      	movs	r2, #100	; 0x64
 8000936:	fb02 f303 	mul.w	r3, r2, r3
 800093a:	4619      	mov	r1, r3
 800093c:	2003      	movs	r0, #3
 800093e:	f000 fe03 	bl	8001548 <setTimer>
		}

		break;
 8000942:	e29d      	b.n	8000e80 <normalState+0x7dc>
 8000944:	200000f0 	.word	0x200000f0
 8000948:	2000002c 	.word	0x2000002c
 800094c:	20000024 	.word	0x20000024
 8000950:	2000010c 	.word	0x2000010c
 8000954:	200000f4 	.word	0x200000f4
 8000958:	08004d68 	.word	0x08004d68
 800095c:	200001a0 	.word	0x200001a0
 8000960:	08004d78 	.word	0x08004d78
 8000964:	20000028 	.word	0x20000028
 8000968:	20000030 	.word	0x20000030
	case GreenRed:
		displayGreen1();
 800096c:	f7ff fd02 	bl	8000374 <displayGreen1>
		displayRed2();
 8000970:	f7ff fd14 	bl	800039c <displayRed2>
		if(isTimerUp(1)==1)
 8000974:	2001      	movs	r0, #1
 8000976:	f000 fdd3 	bl	8001520 <isTimerUp>
 800097a:	4603      	mov	r3, r0
 800097c:	2b01      	cmp	r3, #1
 800097e:	d12b      	bne.n	80009d8 <normalState+0x334>
		{	// Update Time
			HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "\r\n!7SEG1: %d#\r\n",time1), 500);
 8000980:	4ba8      	ldr	r3, [pc, #672]	; (8000c24 <normalState+0x580>)
 8000982:	681a      	ldr	r2, [r3, #0]
 8000984:	1d3b      	adds	r3, r7, #4
 8000986:	49a8      	ldr	r1, [pc, #672]	; (8000c28 <normalState+0x584>)
 8000988:	4618      	mov	r0, r3
 800098a:	f003 fe5d 	bl	8004648 <siprintf>
 800098e:	4603      	mov	r3, r0
 8000990:	b29a      	uxth	r2, r3
 8000992:	1d39      	adds	r1, r7, #4
 8000994:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000998:	48a4      	ldr	r0, [pc, #656]	; (8000c2c <normalState+0x588>)
 800099a:	f002 ff89 	bl	80038b0 <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "\r\n!7SEG2: %d#\r\n\n\n",time2), 500);
 800099e:	4ba4      	ldr	r3, [pc, #656]	; (8000c30 <normalState+0x58c>)
 80009a0:	681a      	ldr	r2, [r3, #0]
 80009a2:	1d3b      	adds	r3, r7, #4
 80009a4:	49a3      	ldr	r1, [pc, #652]	; (8000c34 <normalState+0x590>)
 80009a6:	4618      	mov	r0, r3
 80009a8:	f003 fe4e 	bl	8004648 <siprintf>
 80009ac:	4603      	mov	r3, r0
 80009ae:	b29a      	uxth	r2, r3
 80009b0:	1d39      	adds	r1, r7, #4
 80009b2:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80009b6:	489d      	ldr	r0, [pc, #628]	; (8000c2c <normalState+0x588>)
 80009b8:	f002 ff7a 	bl	80038b0 <HAL_UART_Transmit>
			setTimer(1, 100);
 80009bc:	2164      	movs	r1, #100	; 0x64
 80009be:	2001      	movs	r0, #1
 80009c0:	f000 fdc2 	bl	8001548 <setTimer>
			time1--;
 80009c4:	4b97      	ldr	r3, [pc, #604]	; (8000c24 <normalState+0x580>)
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	3b01      	subs	r3, #1
 80009ca:	4a96      	ldr	r2, [pc, #600]	; (8000c24 <normalState+0x580>)
 80009cc:	6013      	str	r3, [r2, #0]
			time2--;
 80009ce:	4b98      	ldr	r3, [pc, #608]	; (8000c30 <normalState+0x58c>)
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	3b01      	subs	r3, #1
 80009d4:	4a96      	ldr	r2, [pc, #600]	; (8000c30 <normalState+0x58c>)
 80009d6:	6013      	str	r3, [r2, #0]
		}

		if(isTimerUp(0) == 1)
 80009d8:	2000      	movs	r0, #0
 80009da:	f000 fda1 	bl	8001520 <isTimerUp>
 80009de:	4603      	mov	r3, r0
 80009e0:	2b01      	cmp	r3, #1
 80009e2:	d117      	bne.n	8000a14 <normalState+0x370>
		{	// Transit State
			status = AmberRed;
 80009e4:	4b94      	ldr	r3, [pc, #592]	; (8000c38 <normalState+0x594>)
 80009e6:	2204      	movs	r2, #4
 80009e8:	601a      	str	r2, [r3, #0]
			setTimer(0, timeYellow * 100);
 80009ea:	4b94      	ldr	r3, [pc, #592]	; (8000c3c <normalState+0x598>)
 80009ec:	681b      	ldr	r3, [r3, #0]
 80009ee:	2264      	movs	r2, #100	; 0x64
 80009f0:	fb02 f303 	mul.w	r3, r2, r3
 80009f4:	4619      	mov	r1, r3
 80009f6:	2000      	movs	r0, #0
 80009f8:	f000 fda6 	bl	8001548 <setTimer>
			setTimer(1, 1);
 80009fc:	2101      	movs	r1, #1
 80009fe:	2001      	movs	r0, #1
 8000a00:	f000 fda2 	bl	8001548 <setTimer>
			time1 = timeYellow;
 8000a04:	4b8d      	ldr	r3, [pc, #564]	; (8000c3c <normalState+0x598>)
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	4a86      	ldr	r2, [pc, #536]	; (8000c24 <normalState+0x580>)
 8000a0a:	6013      	str	r3, [r2, #0]
			time2 = timeYellow;
 8000a0c:	4b8b      	ldr	r3, [pc, #556]	; (8000c3c <normalState+0x598>)
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	4a87      	ldr	r2, [pc, #540]	; (8000c30 <normalState+0x58c>)
 8000a12:	6013      	str	r3, [r2, #0]
		}

		if(timeYellow < 5 && time1 == 5 - timeYellow)
 8000a14:	4b89      	ldr	r3, [pc, #548]	; (8000c3c <normalState+0x598>)
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	2b04      	cmp	r3, #4
 8000a1a:	dc0b      	bgt.n	8000a34 <normalState+0x390>
 8000a1c:	4b87      	ldr	r3, [pc, #540]	; (8000c3c <normalState+0x598>)
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	f1c3 0205 	rsb	r2, r3, #5
 8000a24:	4b7f      	ldr	r3, [pc, #508]	; (8000c24 <normalState+0x580>)
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	429a      	cmp	r2, r3
 8000a2a:	d103      	bne.n	8000a34 <normalState+0x390>
		{
			setTimer(4, 0);
 8000a2c:	2100      	movs	r1, #0
 8000a2e:	2004      	movs	r0, #4
 8000a30:	f000 fd8a 	bl	8001548 <setTimer>
		}

		if(timeYellow < 5 && time1 <= 5 - timeYellow) {
 8000a34:	4b81      	ldr	r3, [pc, #516]	; (8000c3c <normalState+0x598>)
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	2b04      	cmp	r3, #4
 8000a3a:	dc11      	bgt.n	8000a60 <normalState+0x3bc>
 8000a3c:	4b7f      	ldr	r3, [pc, #508]	; (8000c3c <normalState+0x598>)
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	f1c3 0205 	rsb	r2, r3, #5
 8000a44:	4b77      	ldr	r3, [pc, #476]	; (8000c24 <normalState+0x580>)
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	429a      	cmp	r2, r3
 8000a4a:	db09      	blt.n	8000a60 <normalState+0x3bc>
				buzzerValue= 512*(5- timeYellow - time1);
 8000a4c:	4b7b      	ldr	r3, [pc, #492]	; (8000c3c <normalState+0x598>)
 8000a4e:	681b      	ldr	r3, [r3, #0]
 8000a50:	f1c3 0205 	rsb	r2, r3, #5
 8000a54:	4b73      	ldr	r3, [pc, #460]	; (8000c24 <normalState+0x580>)
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	1ad3      	subs	r3, r2, r3
 8000a5a:	025b      	lsls	r3, r3, #9
 8000a5c:	4a78      	ldr	r2, [pc, #480]	; (8000c40 <normalState+0x59c>)
 8000a5e:	6013      	str	r3, [r2, #0]
		}

		if(Is_Button_Pressed(1))
 8000a60:	2001      	movs	r0, #1
 8000a62:	f7ff fc09 	bl	8000278 <Is_Button_Pressed>
 8000a66:	4603      	mov	r3, r0
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d011      	beq.n	8000a90 <normalState+0x3ec>
		{
			status = ManRed;
 8000a6c:	4b72      	ldr	r3, [pc, #456]	; (8000c38 <normalState+0x594>)
 8000a6e:	220a      	movs	r2, #10
 8000a70:	601a      	str	r2, [r3, #0]
			time1 = timeRed;
 8000a72:	4b74      	ldr	r3, [pc, #464]	; (8000c44 <normalState+0x5a0>)
 8000a74:	681b      	ldr	r3, [r3, #0]
 8000a76:	4a6b      	ldr	r2, [pc, #428]	; (8000c24 <normalState+0x580>)
 8000a78:	6013      	str	r3, [r2, #0]
			time2 = 2;
 8000a7a:	4b6d      	ldr	r3, [pc, #436]	; (8000c30 <normalState+0x58c>)
 8000a7c:	2202      	movs	r2, #2
 8000a7e:	601a      	str	r2, [r3, #0]
			clearAllLed1();
 8000a80:	f7ff fc2c 	bl	80002dc <clearAllLed1>
			clearAllLed2();
 8000a84:	f7ff fc3e 	bl	8000304 <clearAllLed2>
			setTimer(2, 25);
 8000a88:	2119      	movs	r1, #25
 8000a8a:	2002      	movs	r0, #2
 8000a8c:	f000 fd5c 	bl	8001548 <setTimer>
		}

		if(Is_Button_Pressed(0))
 8000a90:	2000      	movs	r0, #0
 8000a92:	f7ff fbf1 	bl	8000278 <Is_Button_Pressed>
 8000a96:	4603      	mov	r3, r0
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	f000 81f3 	beq.w	8000e84 <normalState+0x7e0>
		{
			pedestrian_flag = Pedestrian_GREEN;
 8000a9e:	4b6a      	ldr	r3, [pc, #424]	; (8000c48 <normalState+0x5a4>)
 8000aa0:	2209      	movs	r2, #9
 8000aa2:	601a      	str	r2, [r3, #0]
			setTimer(3, (timeRed + timeGreen) * 100);
 8000aa4:	4b67      	ldr	r3, [pc, #412]	; (8000c44 <normalState+0x5a0>)
 8000aa6:	681a      	ldr	r2, [r3, #0]
 8000aa8:	4b68      	ldr	r3, [pc, #416]	; (8000c4c <normalState+0x5a8>)
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	4413      	add	r3, r2
 8000aae:	2264      	movs	r2, #100	; 0x64
 8000ab0:	fb02 f303 	mul.w	r3, r2, r3
 8000ab4:	4619      	mov	r1, r3
 8000ab6:	2003      	movs	r0, #3
 8000ab8:	f000 fd46 	bl	8001548 <setTimer>
		}

		break;
 8000abc:	e1e2      	b.n	8000e84 <normalState+0x7e0>
	case AmberRed:
		displayYellow1();
 8000abe:	f7ff fc45 	bl	800034c <displayYellow1>
		displayRed2();
 8000ac2:	f7ff fc6b 	bl	800039c <displayRed2>
		if(isTimerUp(1) == 1)
 8000ac6:	2001      	movs	r0, #1
 8000ac8:	f000 fd2a 	bl	8001520 <isTimerUp>
 8000acc:	4603      	mov	r3, r0
 8000ace:	2b01      	cmp	r3, #1
 8000ad0:	d12b      	bne.n	8000b2a <normalState+0x486>
		{	// Update Time
			HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "\r\n!7SEG1: %d#\r\n",time1), 500);
 8000ad2:	4b54      	ldr	r3, [pc, #336]	; (8000c24 <normalState+0x580>)
 8000ad4:	681a      	ldr	r2, [r3, #0]
 8000ad6:	1d3b      	adds	r3, r7, #4
 8000ad8:	4953      	ldr	r1, [pc, #332]	; (8000c28 <normalState+0x584>)
 8000ada:	4618      	mov	r0, r3
 8000adc:	f003 fdb4 	bl	8004648 <siprintf>
 8000ae0:	4603      	mov	r3, r0
 8000ae2:	b29a      	uxth	r2, r3
 8000ae4:	1d39      	adds	r1, r7, #4
 8000ae6:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000aea:	4850      	ldr	r0, [pc, #320]	; (8000c2c <normalState+0x588>)
 8000aec:	f002 fee0 	bl	80038b0 <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "\r\n!7SEG2: %d#\r\n\n\n",time2), 500);
 8000af0:	4b4f      	ldr	r3, [pc, #316]	; (8000c30 <normalState+0x58c>)
 8000af2:	681a      	ldr	r2, [r3, #0]
 8000af4:	1d3b      	adds	r3, r7, #4
 8000af6:	494f      	ldr	r1, [pc, #316]	; (8000c34 <normalState+0x590>)
 8000af8:	4618      	mov	r0, r3
 8000afa:	f003 fda5 	bl	8004648 <siprintf>
 8000afe:	4603      	mov	r3, r0
 8000b00:	b29a      	uxth	r2, r3
 8000b02:	1d39      	adds	r1, r7, #4
 8000b04:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000b08:	4848      	ldr	r0, [pc, #288]	; (8000c2c <normalState+0x588>)
 8000b0a:	f002 fed1 	bl	80038b0 <HAL_UART_Transmit>
			time1--;
 8000b0e:	4b45      	ldr	r3, [pc, #276]	; (8000c24 <normalState+0x580>)
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	3b01      	subs	r3, #1
 8000b14:	4a43      	ldr	r2, [pc, #268]	; (8000c24 <normalState+0x580>)
 8000b16:	6013      	str	r3, [r2, #0]
			time2--;
 8000b18:	4b45      	ldr	r3, [pc, #276]	; (8000c30 <normalState+0x58c>)
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	3b01      	subs	r3, #1
 8000b1e:	4a44      	ldr	r2, [pc, #272]	; (8000c30 <normalState+0x58c>)
 8000b20:	6013      	str	r3, [r2, #0]
			setTimer(1, 100);
 8000b22:	2164      	movs	r1, #100	; 0x64
 8000b24:	2001      	movs	r0, #1
 8000b26:	f000 fd0f 	bl	8001548 <setTimer>
		}

		if(isTimerUp(0) == 1)
 8000b2a:	2000      	movs	r0, #0
 8000b2c:	f000 fcf8 	bl	8001520 <isTimerUp>
 8000b30:	4603      	mov	r3, r0
 8000b32:	2b01      	cmp	r3, #1
 8000b34:	d11e      	bne.n	8000b74 <normalState+0x4d0>
		{	// Transit State
			status = RedGreen;
 8000b36:	4b40      	ldr	r3, [pc, #256]	; (8000c38 <normalState+0x594>)
 8000b38:	2201      	movs	r2, #1
 8000b3a:	601a      	str	r2, [r3, #0]
			setTimer(0, timeGreen * 100);
 8000b3c:	4b43      	ldr	r3, [pc, #268]	; (8000c4c <normalState+0x5a8>)
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	2264      	movs	r2, #100	; 0x64
 8000b42:	fb02 f303 	mul.w	r3, r2, r3
 8000b46:	4619      	mov	r1, r3
 8000b48:	2000      	movs	r0, #0
 8000b4a:	f000 fcfd 	bl	8001548 <setTimer>
			setTimer(1, 1);
 8000b4e:	2101      	movs	r1, #1
 8000b50:	2001      	movs	r0, #1
 8000b52:	f000 fcf9 	bl	8001548 <setTimer>
			time1 = timeRed;
 8000b56:	4b3b      	ldr	r3, [pc, #236]	; (8000c44 <normalState+0x5a0>)
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	4a32      	ldr	r2, [pc, #200]	; (8000c24 <normalState+0x580>)
 8000b5c:	6013      	str	r3, [r2, #0]
			time2 = timeGreen;
 8000b5e:	4b3b      	ldr	r3, [pc, #236]	; (8000c4c <normalState+0x5a8>)
 8000b60:	681b      	ldr	r3, [r3, #0]
 8000b62:	4a33      	ldr	r2, [pc, #204]	; (8000c30 <normalState+0x58c>)
 8000b64:	6013      	str	r3, [r2, #0]
			if(pedestrian_flag == Pedestrian_GREEN)
 8000b66:	4b38      	ldr	r3, [pc, #224]	; (8000c48 <normalState+0x5a4>)
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	2b09      	cmp	r3, #9
 8000b6c:	d102      	bne.n	8000b74 <normalState+0x4d0>
				pedestrian_flag = Pedestrian_RED;
 8000b6e:	4b36      	ldr	r3, [pc, #216]	; (8000c48 <normalState+0x5a4>)
 8000b70:	2208      	movs	r2, #8
 8000b72:	601a      	str	r2, [r3, #0]
		}

		if (timeYellow >= 5 && time1 == 5)
 8000b74:	4b31      	ldr	r3, [pc, #196]	; (8000c3c <normalState+0x598>)
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	2b04      	cmp	r3, #4
 8000b7a:	dd07      	ble.n	8000b8c <normalState+0x4e8>
 8000b7c:	4b29      	ldr	r3, [pc, #164]	; (8000c24 <normalState+0x580>)
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	2b05      	cmp	r3, #5
 8000b82:	d103      	bne.n	8000b8c <normalState+0x4e8>
		{
			setTimer(4, 0);
 8000b84:	2100      	movs	r1, #0
 8000b86:	2004      	movs	r0, #4
 8000b88:	f000 fcde 	bl	8001548 <setTimer>
		}

		if (timeYellow >=5 && time1 <=5) {
 8000b8c:	4b2b      	ldr	r3, [pc, #172]	; (8000c3c <normalState+0x598>)
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	2b04      	cmp	r3, #4
 8000b92:	dd0a      	ble.n	8000baa <normalState+0x506>
 8000b94:	4b23      	ldr	r3, [pc, #140]	; (8000c24 <normalState+0x580>)
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	2b05      	cmp	r3, #5
 8000b9a:	dc06      	bgt.n	8000baa <normalState+0x506>
			buzzerValue= 512*(5 - time1);
 8000b9c:	4b21      	ldr	r3, [pc, #132]	; (8000c24 <normalState+0x580>)
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	f1c3 0305 	rsb	r3, r3, #5
 8000ba4:	025b      	lsls	r3, r3, #9
 8000ba6:	4a26      	ldr	r2, [pc, #152]	; (8000c40 <normalState+0x59c>)
 8000ba8:	6013      	str	r3, [r2, #0]
		}

		if(timeYellow < 5) {
 8000baa:	4b24      	ldr	r3, [pc, #144]	; (8000c3c <normalState+0x598>)
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	2b04      	cmp	r3, #4
 8000bb0:	dc09      	bgt.n	8000bc6 <normalState+0x522>
			buzzerValue+=256*(5 - time1);
 8000bb2:	4b1c      	ldr	r3, [pc, #112]	; (8000c24 <normalState+0x580>)
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	f1c3 0305 	rsb	r3, r3, #5
 8000bba:	021a      	lsls	r2, r3, #8
 8000bbc:	4b20      	ldr	r3, [pc, #128]	; (8000c40 <normalState+0x59c>)
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	4413      	add	r3, r2
 8000bc2:	4a1f      	ldr	r2, [pc, #124]	; (8000c40 <normalState+0x59c>)
 8000bc4:	6013      	str	r3, [r2, #0]
		}


		if(Is_Button_Pressed(1))
 8000bc6:	2001      	movs	r0, #1
 8000bc8:	f7ff fb56 	bl	8000278 <Is_Button_Pressed>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d011      	beq.n	8000bf6 <normalState+0x552>
		{
			status = ManRed;
 8000bd2:	4b19      	ldr	r3, [pc, #100]	; (8000c38 <normalState+0x594>)
 8000bd4:	220a      	movs	r2, #10
 8000bd6:	601a      	str	r2, [r3, #0]
			time1 = timeRed;
 8000bd8:	4b1a      	ldr	r3, [pc, #104]	; (8000c44 <normalState+0x5a0>)
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	4a11      	ldr	r2, [pc, #68]	; (8000c24 <normalState+0x580>)
 8000bde:	6013      	str	r3, [r2, #0]
			time2 = 2;
 8000be0:	4b13      	ldr	r3, [pc, #76]	; (8000c30 <normalState+0x58c>)
 8000be2:	2202      	movs	r2, #2
 8000be4:	601a      	str	r2, [r3, #0]
			clearAllLed1();
 8000be6:	f7ff fb79 	bl	80002dc <clearAllLed1>
			clearAllLed2();
 8000bea:	f7ff fb8b 	bl	8000304 <clearAllLed2>
			setTimer(2, 25);
 8000bee:	2119      	movs	r1, #25
 8000bf0:	2002      	movs	r0, #2
 8000bf2:	f000 fca9 	bl	8001548 <setTimer>
		}

		if(Is_Button_Pressed(0))
 8000bf6:	2000      	movs	r0, #0
 8000bf8:	f7ff fb3e 	bl	8000278 <Is_Button_Pressed>
 8000bfc:	4603      	mov	r3, r0
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	f000 8142 	beq.w	8000e88 <normalState+0x7e4>
		{
			pedestrian_flag = Pedestrian_GREEN;
 8000c04:	4b10      	ldr	r3, [pc, #64]	; (8000c48 <normalState+0x5a4>)
 8000c06:	2209      	movs	r2, #9
 8000c08:	601a      	str	r2, [r3, #0]
			setTimer(3, (timeRed + timeGreen) * 100);
 8000c0a:	4b0e      	ldr	r3, [pc, #56]	; (8000c44 <normalState+0x5a0>)
 8000c0c:	681a      	ldr	r2, [r3, #0]
 8000c0e:	4b0f      	ldr	r3, [pc, #60]	; (8000c4c <normalState+0x5a8>)
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	4413      	add	r3, r2
 8000c14:	2264      	movs	r2, #100	; 0x64
 8000c16:	fb02 f303 	mul.w	r3, r2, r3
 8000c1a:	4619      	mov	r1, r3
 8000c1c:	2003      	movs	r0, #3
 8000c1e:	f000 fc93 	bl	8001548 <setTimer>
		}

		break;
 8000c22:	e131      	b.n	8000e88 <normalState+0x7e4>
 8000c24:	2000010c 	.word	0x2000010c
 8000c28:	08004d68 	.word	0x08004d68
 8000c2c:	200001a0 	.word	0x200001a0
 8000c30:	200000f4 	.word	0x200000f4
 8000c34:	08004d78 	.word	0x08004d78
 8000c38:	200000f0 	.word	0x200000f0
 8000c3c:	20000028 	.word	0x20000028
 8000c40:	200000f8 	.word	0x200000f8
 8000c44:	20000024 	.word	0x20000024
 8000c48:	20000030 	.word	0x20000030
 8000c4c:	2000002c 	.word	0x2000002c
	case ManRed:
		if(isTimerUp(2) == 1)
 8000c50:	2002      	movs	r0, #2
 8000c52:	f000 fc65 	bl	8001520 <isTimerUp>
 8000c56:	4603      	mov	r3, r0
 8000c58:	2b01      	cmp	r3, #1
 8000c5a:	d105      	bne.n	8000c68 <normalState+0x5c4>
		{
			setTimer(2, 25);
 8000c5c:	2119      	movs	r1, #25
 8000c5e:	2002      	movs	r0, #2
 8000c60:	f000 fc72 	bl	8001548 <setTimer>
			toggleRed();
 8000c64:	f7ff fbca 	bl	80003fc <toggleRed>
		}
		if(Is_Button_Pressed(2))
 8000c68:	2002      	movs	r0, #2
 8000c6a:	f7ff fb05 	bl	8000278 <Is_Button_Pressed>
 8000c6e:	4603      	mov	r3, r0
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d001      	beq.n	8000c78 <normalState+0x5d4>
			increase();
 8000c74:	f7ff fc38 	bl	80004e8 <increase>

		if(Is_Button_Pressed(3))
 8000c78:	2003      	movs	r0, #3
 8000c7a:	f7ff fafd 	bl	8000278 <Is_Button_Pressed>
 8000c7e:	4603      	mov	r3, r0
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d008      	beq.n	8000c96 <normalState+0x5f2>
			balance(time1, timeYellow, timeGreen);
 8000c84:	4b83      	ldr	r3, [pc, #524]	; (8000e94 <normalState+0x7f0>)
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	4a83      	ldr	r2, [pc, #524]	; (8000e98 <normalState+0x7f4>)
 8000c8a:	6811      	ldr	r1, [r2, #0]
 8000c8c:	4a83      	ldr	r2, [pc, #524]	; (8000e9c <normalState+0x7f8>)
 8000c8e:	6812      	ldr	r2, [r2, #0]
 8000c90:	4618      	mov	r0, r3
 8000c92:	f7ff fc3d 	bl	8000510 <balance>

		if(Is_Button_Pressed(1))
 8000c96:	2001      	movs	r0, #1
 8000c98:	f7ff faee 	bl	8000278 <Is_Button_Pressed>
 8000c9c:	4603      	mov	r3, r0
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d011      	beq.n	8000cc6 <normalState+0x622>
		{
			status = ManAmber;
 8000ca2:	4b7f      	ldr	r3, [pc, #508]	; (8000ea0 <normalState+0x7fc>)
 8000ca4:	220b      	movs	r2, #11
 8000ca6:	601a      	str	r2, [r3, #0]
			time1 = timeYellow;
 8000ca8:	4b7b      	ldr	r3, [pc, #492]	; (8000e98 <normalState+0x7f4>)
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	4a79      	ldr	r2, [pc, #484]	; (8000e94 <normalState+0x7f0>)
 8000cae:	6013      	str	r3, [r2, #0]
			time2 = 3;
 8000cb0:	4b7c      	ldr	r3, [pc, #496]	; (8000ea4 <normalState+0x800>)
 8000cb2:	2203      	movs	r2, #3
 8000cb4:	601a      	str	r2, [r3, #0]
			clearAllLed1();
 8000cb6:	f7ff fb11 	bl	80002dc <clearAllLed1>
			clearAllLed2();
 8000cba:	f7ff fb23 	bl	8000304 <clearAllLed2>
			setTimer(2, 25);
 8000cbe:	2119      	movs	r1, #25
 8000cc0:	2002      	movs	r0, #2
 8000cc2:	f000 fc41 	bl	8001548 <setTimer>
		}
		HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "\r\n!7SEG1: %d#\r\n",time1), 500);
 8000cc6:	4b73      	ldr	r3, [pc, #460]	; (8000e94 <normalState+0x7f0>)
 8000cc8:	681a      	ldr	r2, [r3, #0]
 8000cca:	1d3b      	adds	r3, r7, #4
 8000ccc:	4976      	ldr	r1, [pc, #472]	; (8000ea8 <normalState+0x804>)
 8000cce:	4618      	mov	r0, r3
 8000cd0:	f003 fcba 	bl	8004648 <siprintf>
 8000cd4:	4603      	mov	r3, r0
 8000cd6:	b29a      	uxth	r2, r3
 8000cd8:	1d39      	adds	r1, r7, #4
 8000cda:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000cde:	4873      	ldr	r0, [pc, #460]	; (8000eac <normalState+0x808>)
 8000ce0:	f002 fde6 	bl	80038b0 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "\r\n!7SEG2: %d#\r\n\n\n",time2), 500);
 8000ce4:	4b6f      	ldr	r3, [pc, #444]	; (8000ea4 <normalState+0x800>)
 8000ce6:	681a      	ldr	r2, [r3, #0]
 8000ce8:	1d3b      	adds	r3, r7, #4
 8000cea:	4971      	ldr	r1, [pc, #452]	; (8000eb0 <normalState+0x80c>)
 8000cec:	4618      	mov	r0, r3
 8000cee:	f003 fcab 	bl	8004648 <siprintf>
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	b29a      	uxth	r2, r3
 8000cf6:	1d39      	adds	r1, r7, #4
 8000cf8:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000cfc:	486b      	ldr	r0, [pc, #428]	; (8000eac <normalState+0x808>)
 8000cfe:	f002 fdd7 	bl	80038b0 <HAL_UART_Transmit>
		break;
 8000d02:	e0c2      	b.n	8000e8a <normalState+0x7e6>
	case ManAmber:
		if(isTimerUp(2) == 1)
 8000d04:	2002      	movs	r0, #2
 8000d06:	f000 fc0b 	bl	8001520 <isTimerUp>
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	2b01      	cmp	r3, #1
 8000d0e:	d105      	bne.n	8000d1c <normalState+0x678>
		{
			setTimer(2, 25);
 8000d10:	2119      	movs	r1, #25
 8000d12:	2002      	movs	r0, #2
 8000d14:	f000 fc18 	bl	8001548 <setTimer>
			toggleYellow();
 8000d18:	f7ff fb82 	bl	8000420 <toggleYellow>
		}
		if(Is_Button_Pressed(2))
 8000d1c:	2002      	movs	r0, #2
 8000d1e:	f7ff faab 	bl	8000278 <Is_Button_Pressed>
 8000d22:	4603      	mov	r3, r0
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d001      	beq.n	8000d2c <normalState+0x688>
			increase();
 8000d28:	f7ff fbde 	bl	80004e8 <increase>

		if(Is_Button_Pressed(3))
 8000d2c:	2003      	movs	r0, #3
 8000d2e:	f7ff faa3 	bl	8000278 <Is_Button_Pressed>
 8000d32:	4603      	mov	r3, r0
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d008      	beq.n	8000d4a <normalState+0x6a6>
			balance(timeRed, time1, timeGreen);
 8000d38:	4b5e      	ldr	r3, [pc, #376]	; (8000eb4 <normalState+0x810>)
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	4a55      	ldr	r2, [pc, #340]	; (8000e94 <normalState+0x7f0>)
 8000d3e:	6811      	ldr	r1, [r2, #0]
 8000d40:	4a56      	ldr	r2, [pc, #344]	; (8000e9c <normalState+0x7f8>)
 8000d42:	6812      	ldr	r2, [r2, #0]
 8000d44:	4618      	mov	r0, r3
 8000d46:	f7ff fbe3 	bl	8000510 <balance>

		if(Is_Button_Pressed(1))
 8000d4a:	2001      	movs	r0, #1
 8000d4c:	f7ff fa94 	bl	8000278 <Is_Button_Pressed>
 8000d50:	4603      	mov	r3, r0
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d011      	beq.n	8000d7a <normalState+0x6d6>
		{
			status = ManGreen;
 8000d56:	4b52      	ldr	r3, [pc, #328]	; (8000ea0 <normalState+0x7fc>)
 8000d58:	220c      	movs	r2, #12
 8000d5a:	601a      	str	r2, [r3, #0]
			time1 = timeGreen;
 8000d5c:	4b4f      	ldr	r3, [pc, #316]	; (8000e9c <normalState+0x7f8>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	4a4c      	ldr	r2, [pc, #304]	; (8000e94 <normalState+0x7f0>)
 8000d62:	6013      	str	r3, [r2, #0]
			time2 = 4;
 8000d64:	4b4f      	ldr	r3, [pc, #316]	; (8000ea4 <normalState+0x800>)
 8000d66:	2204      	movs	r2, #4
 8000d68:	601a      	str	r2, [r3, #0]
			clearAllLed1();
 8000d6a:	f7ff fab7 	bl	80002dc <clearAllLed1>
			clearAllLed2();
 8000d6e:	f7ff fac9 	bl	8000304 <clearAllLed2>
			setTimer(2, 25);
 8000d72:	2119      	movs	r1, #25
 8000d74:	2002      	movs	r0, #2
 8000d76:	f000 fbe7 	bl	8001548 <setTimer>
		}
		HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "\r\n!7SEG1: %d#\r\n",time1), 500);
 8000d7a:	4b46      	ldr	r3, [pc, #280]	; (8000e94 <normalState+0x7f0>)
 8000d7c:	681a      	ldr	r2, [r3, #0]
 8000d7e:	1d3b      	adds	r3, r7, #4
 8000d80:	4949      	ldr	r1, [pc, #292]	; (8000ea8 <normalState+0x804>)
 8000d82:	4618      	mov	r0, r3
 8000d84:	f003 fc60 	bl	8004648 <siprintf>
 8000d88:	4603      	mov	r3, r0
 8000d8a:	b29a      	uxth	r2, r3
 8000d8c:	1d39      	adds	r1, r7, #4
 8000d8e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000d92:	4846      	ldr	r0, [pc, #280]	; (8000eac <normalState+0x808>)
 8000d94:	f002 fd8c 	bl	80038b0 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "\r\n!7SEG2: %d#\r\n\n\n",time2), 500);
 8000d98:	4b42      	ldr	r3, [pc, #264]	; (8000ea4 <normalState+0x800>)
 8000d9a:	681a      	ldr	r2, [r3, #0]
 8000d9c:	1d3b      	adds	r3, r7, #4
 8000d9e:	4944      	ldr	r1, [pc, #272]	; (8000eb0 <normalState+0x80c>)
 8000da0:	4618      	mov	r0, r3
 8000da2:	f003 fc51 	bl	8004648 <siprintf>
 8000da6:	4603      	mov	r3, r0
 8000da8:	b29a      	uxth	r2, r3
 8000daa:	1d39      	adds	r1, r7, #4
 8000dac:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000db0:	483e      	ldr	r0, [pc, #248]	; (8000eac <normalState+0x808>)
 8000db2:	f002 fd7d 	bl	80038b0 <HAL_UART_Transmit>
		break;
 8000db6:	e068      	b.n	8000e8a <normalState+0x7e6>
	case ManGreen:
		if(isTimerUp(2) == 1)
 8000db8:	2002      	movs	r0, #2
 8000dba:	f000 fbb1 	bl	8001520 <isTimerUp>
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	2b01      	cmp	r3, #1
 8000dc2:	d105      	bne.n	8000dd0 <normalState+0x72c>
		{
			setTimer(2, 25);
 8000dc4:	2119      	movs	r1, #25
 8000dc6:	2002      	movs	r0, #2
 8000dc8:	f000 fbbe 	bl	8001548 <setTimer>
			toggleGreen();
 8000dcc:	f7ff fb42 	bl	8000454 <toggleGreen>
		}
		if(Is_Button_Pressed(2))
 8000dd0:	2002      	movs	r0, #2
 8000dd2:	f7ff fa51 	bl	8000278 <Is_Button_Pressed>
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d001      	beq.n	8000de0 <normalState+0x73c>
			increase();
 8000ddc:	f7ff fb84 	bl	80004e8 <increase>

		if(Is_Button_Pressed(3))
 8000de0:	2003      	movs	r0, #3
 8000de2:	f7ff fa49 	bl	8000278 <Is_Button_Pressed>
 8000de6:	4603      	mov	r3, r0
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d008      	beq.n	8000dfe <normalState+0x75a>
			balance(timeRed, timeYellow, time1);
 8000dec:	4b31      	ldr	r3, [pc, #196]	; (8000eb4 <normalState+0x810>)
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	4a29      	ldr	r2, [pc, #164]	; (8000e98 <normalState+0x7f4>)
 8000df2:	6811      	ldr	r1, [r2, #0]
 8000df4:	4a27      	ldr	r2, [pc, #156]	; (8000e94 <normalState+0x7f0>)
 8000df6:	6812      	ldr	r2, [r2, #0]
 8000df8:	4618      	mov	r0, r3
 8000dfa:	f7ff fb89 	bl	8000510 <balance>

		if(Is_Button_Pressed(1))
 8000dfe:	2001      	movs	r0, #1
 8000e00:	f7ff fa3a 	bl	8000278 <Is_Button_Pressed>
 8000e04:	4603      	mov	r3, r0
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d017      	beq.n	8000e3a <normalState+0x796>
		{
			status = RedGreen;
 8000e0a:	4b25      	ldr	r3, [pc, #148]	; (8000ea0 <normalState+0x7fc>)
 8000e0c:	2201      	movs	r2, #1
 8000e0e:	601a      	str	r2, [r3, #0]
			setTimer(0, timeGreen * 100);
 8000e10:	4b22      	ldr	r3, [pc, #136]	; (8000e9c <normalState+0x7f8>)
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	2264      	movs	r2, #100	; 0x64
 8000e16:	fb02 f303 	mul.w	r3, r2, r3
 8000e1a:	4619      	mov	r1, r3
 8000e1c:	2000      	movs	r0, #0
 8000e1e:	f000 fb93 	bl	8001548 <setTimer>
			setTimer(1, 1);
 8000e22:	2101      	movs	r1, #1
 8000e24:	2001      	movs	r0, #1
 8000e26:	f000 fb8f 	bl	8001548 <setTimer>
			time1 = timeRed;
 8000e2a:	4b22      	ldr	r3, [pc, #136]	; (8000eb4 <normalState+0x810>)
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	4a19      	ldr	r2, [pc, #100]	; (8000e94 <normalState+0x7f0>)
 8000e30:	6013      	str	r3, [r2, #0]
			time2 = timeGreen;
 8000e32:	4b1a      	ldr	r3, [pc, #104]	; (8000e9c <normalState+0x7f8>)
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	4a1b      	ldr	r2, [pc, #108]	; (8000ea4 <normalState+0x800>)
 8000e38:	6013      	str	r3, [r2, #0]
		}
		HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "\r\n!7SEG1: %d#\r\n",time1), 500);
 8000e3a:	4b16      	ldr	r3, [pc, #88]	; (8000e94 <normalState+0x7f0>)
 8000e3c:	681a      	ldr	r2, [r3, #0]
 8000e3e:	1d3b      	adds	r3, r7, #4
 8000e40:	4919      	ldr	r1, [pc, #100]	; (8000ea8 <normalState+0x804>)
 8000e42:	4618      	mov	r0, r3
 8000e44:	f003 fc00 	bl	8004648 <siprintf>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	b29a      	uxth	r2, r3
 8000e4c:	1d39      	adds	r1, r7, #4
 8000e4e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000e52:	4816      	ldr	r0, [pc, #88]	; (8000eac <normalState+0x808>)
 8000e54:	f002 fd2c 	bl	80038b0 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart2, (void *)str, sprintf(str, "\r\n!7SEG2: %d#\r\n\n\n",time2), 500);
 8000e58:	4b12      	ldr	r3, [pc, #72]	; (8000ea4 <normalState+0x800>)
 8000e5a:	681a      	ldr	r2, [r3, #0]
 8000e5c:	1d3b      	adds	r3, r7, #4
 8000e5e:	4914      	ldr	r1, [pc, #80]	; (8000eb0 <normalState+0x80c>)
 8000e60:	4618      	mov	r0, r3
 8000e62:	f003 fbf1 	bl	8004648 <siprintf>
 8000e66:	4603      	mov	r3, r0
 8000e68:	b29a      	uxth	r2, r3
 8000e6a:	1d39      	adds	r1, r7, #4
 8000e6c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000e70:	480e      	ldr	r0, [pc, #56]	; (8000eac <normalState+0x808>)
 8000e72:	f002 fd1d 	bl	80038b0 <HAL_UART_Transmit>
		break;
 8000e76:	e008      	b.n	8000e8a <normalState+0x7e6>
	default:
		break;
 8000e78:	bf00      	nop
 8000e7a:	e006      	b.n	8000e8a <normalState+0x7e6>
		break;
 8000e7c:	bf00      	nop
 8000e7e:	e004      	b.n	8000e8a <normalState+0x7e6>
		break;
 8000e80:	bf00      	nop
 8000e82:	e002      	b.n	8000e8a <normalState+0x7e6>
		break;
 8000e84:	bf00      	nop
 8000e86:	e000      	b.n	8000e8a <normalState+0x7e6>
		break;
 8000e88:	bf00      	nop
	}
}
 8000e8a:	bf00      	nop
 8000e8c:	3738      	adds	r7, #56	; 0x38
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bd80      	pop	{r7, pc}
 8000e92:	bf00      	nop
 8000e94:	2000010c 	.word	0x2000010c
 8000e98:	20000028 	.word	0x20000028
 8000e9c:	2000002c 	.word	0x2000002c
 8000ea0:	200000f0 	.word	0x200000f0
 8000ea4:	200000f4 	.word	0x200000f4
 8000ea8:	08004d68 	.word	0x08004d68
 8000eac:	200001a0 	.word	0x200001a0
 8000eb0:	08004d78 	.word	0x08004d78
 8000eb4:	20000024 	.word	0x20000024

08000eb8 <fsm_pedestrian>:
 */

#include "global.h"

void fsm_pedestrian(void)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	af00      	add	r7, sp, #0
	switch(pedestrian_flag)
 8000ebc:	4b2c      	ldr	r3, [pc, #176]	; (8000f70 <fsm_pedestrian+0xb8>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	2b09      	cmp	r3, #9
 8000ec2:	d01e      	beq.n	8000f02 <fsm_pedestrian+0x4a>
 8000ec4:	2b09      	cmp	r3, #9
 8000ec6:	dc51      	bgt.n	8000f6c <fsm_pedestrian+0xb4>
 8000ec8:	2b07      	cmp	r3, #7
 8000eca:	d002      	beq.n	8000ed2 <fsm_pedestrian+0x1a>
 8000ecc:	2b08      	cmp	r3, #8
 8000ece:	d006      	beq.n	8000ede <fsm_pedestrian+0x26>
			if(isTimerUp(5) == 1)
				buzzer(0);

			break;
	}
}
 8000ed0:	e04c      	b.n	8000f6c <fsm_pedestrian+0xb4>
			clearPedestrian();
 8000ed2:	f7ff facd 	bl	8000470 <clearPedestrian>
			buzzer(0);
 8000ed6:	2000      	movs	r0, #0
 8000ed8:	f7ff f9f0 	bl	80002bc <buzzer>
			break;
 8000edc:	e046      	b.n	8000f6c <fsm_pedestrian+0xb4>
			freq = 30;
 8000ede:	4b25      	ldr	r3, [pc, #148]	; (8000f74 <fsm_pedestrian+0xbc>)
 8000ee0:	221e      	movs	r2, #30
 8000ee2:	601a      	str	r2, [r3, #0]
			if(isTimerUp(3) == 1)
 8000ee4:	2003      	movs	r0, #3
 8000ee6:	f000 fb1b 	bl	8001520 <isTimerUp>
 8000eea:	4603      	mov	r3, r0
 8000eec:	2b01      	cmp	r3, #1
 8000eee:	d102      	bne.n	8000ef6 <fsm_pedestrian+0x3e>
				pedestrian_flag = Pedestrian_INIT;
 8000ef0:	4b1f      	ldr	r3, [pc, #124]	; (8000f70 <fsm_pedestrian+0xb8>)
 8000ef2:	2207      	movs	r2, #7
 8000ef4:	601a      	str	r2, [r3, #0]
			displayPedestrianRed();
 8000ef6:	f7ff facf 	bl	8000498 <displayPedestrianRed>
			buzzer(0);
 8000efa:	2000      	movs	r0, #0
 8000efc:	f7ff f9de 	bl	80002bc <buzzer>
			break;
 8000f00:	e034      	b.n	8000f6c <fsm_pedestrian+0xb4>
			if(isTimerUp(3) == 1)
 8000f02:	2003      	movs	r0, #3
 8000f04:	f000 fb0c 	bl	8001520 <isTimerUp>
 8000f08:	4603      	mov	r3, r0
 8000f0a:	2b01      	cmp	r3, #1
 8000f0c:	d102      	bne.n	8000f14 <fsm_pedestrian+0x5c>
				pedestrian_flag = Pedestrian_INIT;
 8000f0e:	4b18      	ldr	r3, [pc, #96]	; (8000f70 <fsm_pedestrian+0xb8>)
 8000f10:	2207      	movs	r2, #7
 8000f12:	601a      	str	r2, [r3, #0]
			displayPedestrianGreen();
 8000f14:	f7ff fad4 	bl	80004c0 <displayPedestrianGreen>
			if(isTimerUp(4) == 1)
 8000f18:	2004      	movs	r0, #4
 8000f1a:	f000 fb01 	bl	8001520 <isTimerUp>
 8000f1e:	4603      	mov	r3, r0
 8000f20:	2b01      	cmp	r3, #1
 8000f22:	d10e      	bne.n	8000f42 <fsm_pedestrian+0x8a>
				setTimer(5, freq);
 8000f24:	4b13      	ldr	r3, [pc, #76]	; (8000f74 <fsm_pedestrian+0xbc>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	4619      	mov	r1, r3
 8000f2a:	2005      	movs	r0, #5
 8000f2c:	f000 fb0c 	bl	8001548 <setTimer>
				setTimer(4, 100);
 8000f30:	2164      	movs	r1, #100	; 0x64
 8000f32:	2004      	movs	r0, #4
 8000f34:	f000 fb08 	bl	8001548 <setTimer>
				freq += 10;
 8000f38:	4b0e      	ldr	r3, [pc, #56]	; (8000f74 <fsm_pedestrian+0xbc>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	330a      	adds	r3, #10
 8000f3e:	4a0d      	ldr	r2, [pc, #52]	; (8000f74 <fsm_pedestrian+0xbc>)
 8000f40:	6013      	str	r3, [r2, #0]
			if(isTimerUp(5) == 0)
 8000f42:	2005      	movs	r0, #5
 8000f44:	f000 faec 	bl	8001520 <isTimerUp>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d104      	bne.n	8000f58 <fsm_pedestrian+0xa0>
				buzzer(buzzerValue);
 8000f4e:	4b0a      	ldr	r3, [pc, #40]	; (8000f78 <fsm_pedestrian+0xc0>)
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	4618      	mov	r0, r3
 8000f54:	f7ff f9b2 	bl	80002bc <buzzer>
			if(isTimerUp(5) == 1)
 8000f58:	2005      	movs	r0, #5
 8000f5a:	f000 fae1 	bl	8001520 <isTimerUp>
 8000f5e:	4603      	mov	r3, r0
 8000f60:	2b01      	cmp	r3, #1
 8000f62:	d102      	bne.n	8000f6a <fsm_pedestrian+0xb2>
				buzzer(0);
 8000f64:	2000      	movs	r0, #0
 8000f66:	f7ff f9a9 	bl	80002bc <buzzer>
			break;
 8000f6a:	bf00      	nop
}
 8000f6c:	bf00      	nop
 8000f6e:	bd80      	pop	{r7, pc}
 8000f70:	20000030 	.word	0x20000030
 8000f74:	20000034 	.word	0x20000034
 8000f78:	200000f8 	.word	0x200000f8

08000f7c <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b082      	sub	sp, #8
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
	//timerRun();
	SCH_Update();
 8000f84:	f000 fa84 	bl	8001490 <SCH_Update>
	Button_Reading();
 8000f88:	f7ff f8e0 	bl	800014c <Button_Reading>
}
 8000f8c:	bf00      	nop
 8000f8e:	3708      	adds	r7, #8
 8000f90:	46bd      	mov	sp, r7
 8000f92:	bd80      	pop	{r7, pc}

08000f94 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f98:	f000 fcbc 	bl	8001914 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f9c:	f000 f82c 	bl	8000ff8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fa0:	f000 f958 	bl	8001254 <MX_GPIO_Init>
  MX_TIM3_Init();
 8000fa4:	f000 f8b6 	bl	8001114 <MX_TIM3_Init>
  MX_TIM2_Init();
 8000fa8:	f000 f868 	bl	800107c <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8000fac:	f000 f928 	bl	8001200 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

 HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000fb0:	2100      	movs	r1, #0
 8000fb2:	480c      	ldr	r0, [pc, #48]	; (8000fe4 <main+0x50>)
 8000fb4:	f001 fdc0 	bl	8002b38 <HAL_TIM_PWM_Start>
 HAL_TIM_Base_Start_IT(&htim2);
 8000fb8:	480b      	ldr	r0, [pc, #44]	; (8000fe8 <main+0x54>)
 8000fba:	f001 fd13 	bl	80029e4 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

 SCH_Add_Task(timerRun, 0, 1);
 8000fbe:	2201      	movs	r2, #1
 8000fc0:	2100      	movs	r1, #0
 8000fc2:	480a      	ldr	r0, [pc, #40]	; (8000fec <main+0x58>)
 8000fc4:	f000 fa46 	bl	8001454 <SCH_Add_Task>
 SCH_Add_Task(normalState, 1, 1);
 8000fc8:	2201      	movs	r2, #1
 8000fca:	2101      	movs	r1, #1
 8000fcc:	4808      	ldr	r0, [pc, #32]	; (8000ff0 <main+0x5c>)
 8000fce:	f000 fa41 	bl	8001454 <SCH_Add_Task>
 SCH_Add_Task(fsm_pedestrian, 1, 1);
 8000fd2:	2201      	movs	r2, #1
 8000fd4:	2101      	movs	r1, #1
 8000fd6:	4807      	ldr	r0, [pc, #28]	; (8000ff4 <main+0x60>)
 8000fd8:	f000 fa3c 	bl	8001454 <SCH_Add_Task>

  while (1)
  {
    /* USER CODE END WHILE */
	  SCH_Dispatch_Tasks();
 8000fdc:	f000 fa74 	bl	80014c8 <SCH_Dispatch_Tasks>
 8000fe0:	e7fc      	b.n	8000fdc <main+0x48>
 8000fe2:	bf00      	nop
 8000fe4:	20000110 	.word	0x20000110
 8000fe8:	20000158 	.word	0x20000158
 8000fec:	08001579 	.word	0x08001579
 8000ff0:	080006a5 	.word	0x080006a5
 8000ff4:	08000eb9 	.word	0x08000eb9

08000ff8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b090      	sub	sp, #64	; 0x40
 8000ffc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ffe:	f107 0318 	add.w	r3, r7, #24
 8001002:	2228      	movs	r2, #40	; 0x28
 8001004:	2100      	movs	r1, #0
 8001006:	4618      	mov	r0, r3
 8001008:	f003 fa60 	bl	80044cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800100c:	1d3b      	adds	r3, r7, #4
 800100e:	2200      	movs	r2, #0
 8001010:	601a      	str	r2, [r3, #0]
 8001012:	605a      	str	r2, [r3, #4]
 8001014:	609a      	str	r2, [r3, #8]
 8001016:	60da      	str	r2, [r3, #12]
 8001018:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800101a:	2302      	movs	r3, #2
 800101c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800101e:	2301      	movs	r3, #1
 8001020:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001022:	2310      	movs	r3, #16
 8001024:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001026:	2302      	movs	r3, #2
 8001028:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800102a:	2300      	movs	r3, #0
 800102c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 800102e:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8001032:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001034:	f107 0318 	add.w	r3, r7, #24
 8001038:	4618      	mov	r0, r3
 800103a:	f001 f875 	bl	8002128 <HAL_RCC_OscConfig>
 800103e:	4603      	mov	r3, r0
 8001040:	2b00      	cmp	r3, #0
 8001042:	d001      	beq.n	8001048 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8001044:	f000 f974 	bl	8001330 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001048:	230f      	movs	r3, #15
 800104a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800104c:	2302      	movs	r3, #2
 800104e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001050:	2300      	movs	r3, #0
 8001052:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001054:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001058:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800105a:	2300      	movs	r3, #0
 800105c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800105e:	1d3b      	adds	r3, r7, #4
 8001060:	2102      	movs	r1, #2
 8001062:	4618      	mov	r0, r3
 8001064:	f001 fae0 	bl	8002628 <HAL_RCC_ClockConfig>
 8001068:	4603      	mov	r3, r0
 800106a:	2b00      	cmp	r3, #0
 800106c:	d001      	beq.n	8001072 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 800106e:	f000 f95f 	bl	8001330 <Error_Handler>
  }
}
 8001072:	bf00      	nop
 8001074:	3740      	adds	r7, #64	; 0x40
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}
	...

0800107c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b086      	sub	sp, #24
 8001080:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001082:	f107 0308 	add.w	r3, r7, #8
 8001086:	2200      	movs	r2, #0
 8001088:	601a      	str	r2, [r3, #0]
 800108a:	605a      	str	r2, [r3, #4]
 800108c:	609a      	str	r2, [r3, #8]
 800108e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001090:	463b      	mov	r3, r7
 8001092:	2200      	movs	r2, #0
 8001094:	601a      	str	r2, [r3, #0]
 8001096:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001098:	4b1d      	ldr	r3, [pc, #116]	; (8001110 <MX_TIM2_Init+0x94>)
 800109a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800109e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 6399;
 80010a0:	4b1b      	ldr	r3, [pc, #108]	; (8001110 <MX_TIM2_Init+0x94>)
 80010a2:	f641 02ff 	movw	r2, #6399	; 0x18ff
 80010a6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010a8:	4b19      	ldr	r3, [pc, #100]	; (8001110 <MX_TIM2_Init+0x94>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 80010ae:	4b18      	ldr	r3, [pc, #96]	; (8001110 <MX_TIM2_Init+0x94>)
 80010b0:	2263      	movs	r2, #99	; 0x63
 80010b2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010b4:	4b16      	ldr	r3, [pc, #88]	; (8001110 <MX_TIM2_Init+0x94>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010ba:	4b15      	ldr	r3, [pc, #84]	; (8001110 <MX_TIM2_Init+0x94>)
 80010bc:	2200      	movs	r2, #0
 80010be:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80010c0:	4813      	ldr	r0, [pc, #76]	; (8001110 <MX_TIM2_Init+0x94>)
 80010c2:	f001 fc3f 	bl	8002944 <HAL_TIM_Base_Init>
 80010c6:	4603      	mov	r3, r0
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d001      	beq.n	80010d0 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80010cc:	f000 f930 	bl	8001330 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80010d0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010d4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80010d6:	f107 0308 	add.w	r3, r7, #8
 80010da:	4619      	mov	r1, r3
 80010dc:	480c      	ldr	r0, [pc, #48]	; (8001110 <MX_TIM2_Init+0x94>)
 80010de:	f001 ff97 	bl	8003010 <HAL_TIM_ConfigClockSource>
 80010e2:	4603      	mov	r3, r0
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d001      	beq.n	80010ec <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80010e8:	f000 f922 	bl	8001330 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010ec:	2300      	movs	r3, #0
 80010ee:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010f0:	2300      	movs	r3, #0
 80010f2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80010f4:	463b      	mov	r3, r7
 80010f6:	4619      	mov	r1, r3
 80010f8:	4805      	ldr	r0, [pc, #20]	; (8001110 <MX_TIM2_Init+0x94>)
 80010fa:	f002 fb19 	bl	8003730 <HAL_TIMEx_MasterConfigSynchronization>
 80010fe:	4603      	mov	r3, r0
 8001100:	2b00      	cmp	r3, #0
 8001102:	d001      	beq.n	8001108 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001104:	f000 f914 	bl	8001330 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001108:	bf00      	nop
 800110a:	3718      	adds	r7, #24
 800110c:	46bd      	mov	sp, r7
 800110e:	bd80      	pop	{r7, pc}
 8001110:	20000158 	.word	0x20000158

08001114 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b08e      	sub	sp, #56	; 0x38
 8001118:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800111a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800111e:	2200      	movs	r2, #0
 8001120:	601a      	str	r2, [r3, #0]
 8001122:	605a      	str	r2, [r3, #4]
 8001124:	609a      	str	r2, [r3, #8]
 8001126:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001128:	f107 0320 	add.w	r3, r7, #32
 800112c:	2200      	movs	r2, #0
 800112e:	601a      	str	r2, [r3, #0]
 8001130:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001132:	1d3b      	adds	r3, r7, #4
 8001134:	2200      	movs	r2, #0
 8001136:	601a      	str	r2, [r3, #0]
 8001138:	605a      	str	r2, [r3, #4]
 800113a:	609a      	str	r2, [r3, #8]
 800113c:	60da      	str	r2, [r3, #12]
 800113e:	611a      	str	r2, [r3, #16]
 8001140:	615a      	str	r2, [r3, #20]
 8001142:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001144:	4b2c      	ldr	r3, [pc, #176]	; (80011f8 <MX_TIM3_Init+0xe4>)
 8001146:	4a2d      	ldr	r2, [pc, #180]	; (80011fc <MX_TIM3_Init+0xe8>)
 8001148:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 63;
 800114a:	4b2b      	ldr	r3, [pc, #172]	; (80011f8 <MX_TIM3_Init+0xe4>)
 800114c:	223f      	movs	r2, #63	; 0x3f
 800114e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001150:	4b29      	ldr	r3, [pc, #164]	; (80011f8 <MX_TIM3_Init+0xe4>)
 8001152:	2200      	movs	r2, #0
 8001154:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8001156:	4b28      	ldr	r3, [pc, #160]	; (80011f8 <MX_TIM3_Init+0xe4>)
 8001158:	f240 32e7 	movw	r2, #999	; 0x3e7
 800115c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800115e:	4b26      	ldr	r3, [pc, #152]	; (80011f8 <MX_TIM3_Init+0xe4>)
 8001160:	2200      	movs	r2, #0
 8001162:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001164:	4b24      	ldr	r3, [pc, #144]	; (80011f8 <MX_TIM3_Init+0xe4>)
 8001166:	2200      	movs	r2, #0
 8001168:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800116a:	4823      	ldr	r0, [pc, #140]	; (80011f8 <MX_TIM3_Init+0xe4>)
 800116c:	f001 fbea 	bl	8002944 <HAL_TIM_Base_Init>
 8001170:	4603      	mov	r3, r0
 8001172:	2b00      	cmp	r3, #0
 8001174:	d001      	beq.n	800117a <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8001176:	f000 f8db 	bl	8001330 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800117a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800117e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001180:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001184:	4619      	mov	r1, r3
 8001186:	481c      	ldr	r0, [pc, #112]	; (80011f8 <MX_TIM3_Init+0xe4>)
 8001188:	f001 ff42 	bl	8003010 <HAL_TIM_ConfigClockSource>
 800118c:	4603      	mov	r3, r0
 800118e:	2b00      	cmp	r3, #0
 8001190:	d001      	beq.n	8001196 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8001192:	f000 f8cd 	bl	8001330 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001196:	4818      	ldr	r0, [pc, #96]	; (80011f8 <MX_TIM3_Init+0xe4>)
 8001198:	f001 fc76 	bl	8002a88 <HAL_TIM_PWM_Init>
 800119c:	4603      	mov	r3, r0
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d001      	beq.n	80011a6 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80011a2:	f000 f8c5 	bl	8001330 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011a6:	2300      	movs	r3, #0
 80011a8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011aa:	2300      	movs	r3, #0
 80011ac:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80011ae:	f107 0320 	add.w	r3, r7, #32
 80011b2:	4619      	mov	r1, r3
 80011b4:	4810      	ldr	r0, [pc, #64]	; (80011f8 <MX_TIM3_Init+0xe4>)
 80011b6:	f002 fabb 	bl	8003730 <HAL_TIMEx_MasterConfigSynchronization>
 80011ba:	4603      	mov	r3, r0
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d001      	beq.n	80011c4 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80011c0:	f000 f8b6 	bl	8001330 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80011c4:	2360      	movs	r3, #96	; 0x60
 80011c6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80011c8:	2300      	movs	r3, #0
 80011ca:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80011cc:	2300      	movs	r3, #0
 80011ce:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80011d0:	2300      	movs	r3, #0
 80011d2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80011d4:	1d3b      	adds	r3, r7, #4
 80011d6:	2200      	movs	r2, #0
 80011d8:	4619      	mov	r1, r3
 80011da:	4807      	ldr	r0, [pc, #28]	; (80011f8 <MX_TIM3_Init+0xe4>)
 80011dc:	f001 fe56 	bl	8002e8c <HAL_TIM_PWM_ConfigChannel>
 80011e0:	4603      	mov	r3, r0
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d001      	beq.n	80011ea <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80011e6:	f000 f8a3 	bl	8001330 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80011ea:	4803      	ldr	r0, [pc, #12]	; (80011f8 <MX_TIM3_Init+0xe4>)
 80011ec:	f000 fa66 	bl	80016bc <HAL_TIM_MspPostInit>

}
 80011f0:	bf00      	nop
 80011f2:	3738      	adds	r7, #56	; 0x38
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	20000110 	.word	0x20000110
 80011fc:	40000400 	.word	0x40000400

08001200 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001204:	4b11      	ldr	r3, [pc, #68]	; (800124c <MX_USART2_UART_Init+0x4c>)
 8001206:	4a12      	ldr	r2, [pc, #72]	; (8001250 <MX_USART2_UART_Init+0x50>)
 8001208:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800120a:	4b10      	ldr	r3, [pc, #64]	; (800124c <MX_USART2_UART_Init+0x4c>)
 800120c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001210:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001212:	4b0e      	ldr	r3, [pc, #56]	; (800124c <MX_USART2_UART_Init+0x4c>)
 8001214:	2200      	movs	r2, #0
 8001216:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001218:	4b0c      	ldr	r3, [pc, #48]	; (800124c <MX_USART2_UART_Init+0x4c>)
 800121a:	2200      	movs	r2, #0
 800121c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800121e:	4b0b      	ldr	r3, [pc, #44]	; (800124c <MX_USART2_UART_Init+0x4c>)
 8001220:	2200      	movs	r2, #0
 8001222:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001224:	4b09      	ldr	r3, [pc, #36]	; (800124c <MX_USART2_UART_Init+0x4c>)
 8001226:	220c      	movs	r2, #12
 8001228:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800122a:	4b08      	ldr	r3, [pc, #32]	; (800124c <MX_USART2_UART_Init+0x4c>)
 800122c:	2200      	movs	r2, #0
 800122e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001230:	4b06      	ldr	r3, [pc, #24]	; (800124c <MX_USART2_UART_Init+0x4c>)
 8001232:	2200      	movs	r2, #0
 8001234:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001236:	4805      	ldr	r0, [pc, #20]	; (800124c <MX_USART2_UART_Init+0x4c>)
 8001238:	f002 faea 	bl	8003810 <HAL_UART_Init>
 800123c:	4603      	mov	r3, r0
 800123e:	2b00      	cmp	r3, #0
 8001240:	d001      	beq.n	8001246 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001242:	f000 f875 	bl	8001330 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001246:	bf00      	nop
 8001248:	bd80      	pop	{r7, pc}
 800124a:	bf00      	nop
 800124c:	200001a0 	.word	0x200001a0
 8001250:	40004400 	.word	0x40004400

08001254 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b086      	sub	sp, #24
 8001258:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800125a:	f107 0308 	add.w	r3, r7, #8
 800125e:	2200      	movs	r2, #0
 8001260:	601a      	str	r2, [r3, #0]
 8001262:	605a      	str	r2, [r3, #4]
 8001264:	609a      	str	r2, [r3, #8]
 8001266:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001268:	4b2e      	ldr	r3, [pc, #184]	; (8001324 <MX_GPIO_Init+0xd0>)
 800126a:	699b      	ldr	r3, [r3, #24]
 800126c:	4a2d      	ldr	r2, [pc, #180]	; (8001324 <MX_GPIO_Init+0xd0>)
 800126e:	f043 0304 	orr.w	r3, r3, #4
 8001272:	6193      	str	r3, [r2, #24]
 8001274:	4b2b      	ldr	r3, [pc, #172]	; (8001324 <MX_GPIO_Init+0xd0>)
 8001276:	699b      	ldr	r3, [r3, #24]
 8001278:	f003 0304 	and.w	r3, r3, #4
 800127c:	607b      	str	r3, [r7, #4]
 800127e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001280:	4b28      	ldr	r3, [pc, #160]	; (8001324 <MX_GPIO_Init+0xd0>)
 8001282:	699b      	ldr	r3, [r3, #24]
 8001284:	4a27      	ldr	r2, [pc, #156]	; (8001324 <MX_GPIO_Init+0xd0>)
 8001286:	f043 0308 	orr.w	r3, r3, #8
 800128a:	6193      	str	r3, [r2, #24]
 800128c:	4b25      	ldr	r3, [pc, #148]	; (8001324 <MX_GPIO_Init+0xd0>)
 800128e:	699b      	ldr	r3, [r3, #24]
 8001290:	f003 0308 	and.w	r3, r3, #8
 8001294:	603b      	str	r3, [r7, #0]
 8001296:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, D6_Pin|D5_Pin|D4_Pin, GPIO_PIN_RESET);
 8001298:	2200      	movs	r2, #0
 800129a:	f44f 6186 	mov.w	r1, #1072	; 0x430
 800129e:	4822      	ldr	r0, [pc, #136]	; (8001328 <MX_GPIO_Init+0xd4>)
 80012a0:	f000 fef5 	bl	800208e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, D7_Pin|D2_Pin, GPIO_PIN_RESET);
 80012a4:	2200      	movs	r2, #0
 80012a6:	f44f 61a0 	mov.w	r1, #1280	; 0x500
 80012aa:	4820      	ldr	r0, [pc, #128]	; (800132c <MX_GPIO_Init+0xd8>)
 80012ac:	f000 feef 	bl	800208e <HAL_GPIO_WritePin>

  /*Configure GPIO pins : A0_Pin A1_Pin A2_Pin */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin;
 80012b0:	2313      	movs	r3, #19
 80012b2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012b4:	2300      	movs	r3, #0
 80012b6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b8:	2300      	movs	r3, #0
 80012ba:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012bc:	f107 0308 	add.w	r3, r7, #8
 80012c0:	4619      	mov	r1, r3
 80012c2:	481a      	ldr	r0, [pc, #104]	; (800132c <MX_GPIO_Init+0xd8>)
 80012c4:	f000 fd48 	bl	8001d58 <HAL_GPIO_Init>

  /*Configure GPIO pins : A3_Pin D3_Pin */
  GPIO_InitStruct.Pin = A3_Pin|D3_Pin;
 80012c8:	2309      	movs	r3, #9
 80012ca:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012cc:	2300      	movs	r3, #0
 80012ce:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d0:	2300      	movs	r3, #0
 80012d2:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012d4:	f107 0308 	add.w	r3, r7, #8
 80012d8:	4619      	mov	r1, r3
 80012da:	4813      	ldr	r0, [pc, #76]	; (8001328 <MX_GPIO_Init+0xd4>)
 80012dc:	f000 fd3c 	bl	8001d58 <HAL_GPIO_Init>

  /*Configure GPIO pins : D6_Pin D5_Pin D4_Pin */
  GPIO_InitStruct.Pin = D6_Pin|D5_Pin|D4_Pin;
 80012e0:	f44f 6386 	mov.w	r3, #1072	; 0x430
 80012e4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012e6:	2301      	movs	r3, #1
 80012e8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ea:	2300      	movs	r3, #0
 80012ec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ee:	2302      	movs	r3, #2
 80012f0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012f2:	f107 0308 	add.w	r3, r7, #8
 80012f6:	4619      	mov	r1, r3
 80012f8:	480b      	ldr	r0, [pc, #44]	; (8001328 <MX_GPIO_Init+0xd4>)
 80012fa:	f000 fd2d 	bl	8001d58 <HAL_GPIO_Init>

  /*Configure GPIO pins : D7_Pin D2_Pin */
  GPIO_InitStruct.Pin = D7_Pin|D2_Pin;
 80012fe:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8001302:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001304:	2301      	movs	r3, #1
 8001306:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001308:	2300      	movs	r3, #0
 800130a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800130c:	2302      	movs	r3, #2
 800130e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001310:	f107 0308 	add.w	r3, r7, #8
 8001314:	4619      	mov	r1, r3
 8001316:	4805      	ldr	r0, [pc, #20]	; (800132c <MX_GPIO_Init+0xd8>)
 8001318:	f000 fd1e 	bl	8001d58 <HAL_GPIO_Init>

}
 800131c:	bf00      	nop
 800131e:	3718      	adds	r7, #24
 8001320:	46bd      	mov	sp, r7
 8001322:	bd80      	pop	{r7, pc}
 8001324:	40021000 	.word	0x40021000
 8001328:	40010c00 	.word	0x40010c00
 800132c:	40010800 	.word	0x40010800

08001330 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001330:	b480      	push	{r7}
 8001332:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001334:	b672      	cpsid	i
}
 8001336:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001338:	e7fe      	b.n	8001338 <Error_Handler+0x8>
	...

0800133c <AddNode>:
{
	head = NULL;
}

void AddNode(sTask NewTask)
{
 800133c:	b590      	push	{r4, r7, lr}
 800133e:	b087      	sub	sp, #28
 8001340:	af00      	add	r7, sp, #0
 8001342:	463c      	mov	r4, r7
 8001344:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	struct Node* NewNode = (struct Node*)malloc(sizeof(struct Node));
 8001348:	2014      	movs	r0, #20
 800134a:	f003 f8af 	bl	80044ac <malloc>
 800134e:	4603      	mov	r3, r0
 8001350:	613b      	str	r3, [r7, #16]
	NewNode -> data.pTask = NewTask.pTask;
 8001352:	683a      	ldr	r2, [r7, #0]
 8001354:	693b      	ldr	r3, [r7, #16]
 8001356:	601a      	str	r2, [r3, #0]
	NewNode -> data.Delay = NewTask.Delay;
 8001358:	687a      	ldr	r2, [r7, #4]
 800135a:	693b      	ldr	r3, [r7, #16]
 800135c:	605a      	str	r2, [r3, #4]
	NewNode -> data.Period = NewTask.Period;
 800135e:	68ba      	ldr	r2, [r7, #8]
 8001360:	693b      	ldr	r3, [r7, #16]
 8001362:	609a      	str	r2, [r3, #8]
	NewNode -> data.RunMe = NewTask.RunMe;
 8001364:	7b3a      	ldrb	r2, [r7, #12]
 8001366:	693b      	ldr	r3, [r7, #16]
 8001368:	731a      	strb	r2, [r3, #12]
	NewNode -> next = NULL;
 800136a:	693b      	ldr	r3, [r7, #16]
 800136c:	2200      	movs	r2, #0
 800136e:	611a      	str	r2, [r3, #16]

	// List is empty, just addNode
	if(head == NULL)
 8001370:	4b2b      	ldr	r3, [pc, #172]	; (8001420 <AddNode+0xe4>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	2b00      	cmp	r3, #0
 8001376:	d103      	bne.n	8001380 <AddNode+0x44>
	{
		head = NewNode;
 8001378:	4a29      	ldr	r2, [pc, #164]	; (8001420 <AddNode+0xe4>)
 800137a:	693b      	ldr	r3, [r7, #16]
 800137c:	6013      	str	r3, [r2, #0]
		return;
 800137e:	e04c      	b.n	800141a <AddNode+0xde>
	}
	struct Node* temp = head;
 8001380:	4b27      	ldr	r3, [pc, #156]	; (8001420 <AddNode+0xe4>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	617b      	str	r3, [r7, #20]

	// If the list has A5 B3 C2 Adding D3  ->  D3 A2 B3 C2
	if(NewNode -> data.Delay < temp -> data.Delay )
 8001386:	693b      	ldr	r3, [r7, #16]
 8001388:	685a      	ldr	r2, [r3, #4]
 800138a:	697b      	ldr	r3, [r7, #20]
 800138c:	685b      	ldr	r3, [r3, #4]
 800138e:	429a      	cmp	r2, r3
 8001390:	d21e      	bcs.n	80013d0 <AddNode+0x94>
	{
		temp -> data.Delay -= NewNode -> data.Delay;
 8001392:	697b      	ldr	r3, [r7, #20]
 8001394:	685a      	ldr	r2, [r3, #4]
 8001396:	693b      	ldr	r3, [r7, #16]
 8001398:	685b      	ldr	r3, [r3, #4]
 800139a:	1ad2      	subs	r2, r2, r3
 800139c:	697b      	ldr	r3, [r7, #20]
 800139e:	605a      	str	r2, [r3, #4]
		NewNode -> next = temp;
 80013a0:	693b      	ldr	r3, [r7, #16]
 80013a2:	697a      	ldr	r2, [r7, #20]
 80013a4:	611a      	str	r2, [r3, #16]
		head = NewNode;
 80013a6:	4a1e      	ldr	r2, [pc, #120]	; (8001420 <AddNode+0xe4>)
 80013a8:	693b      	ldr	r3, [r7, #16]
 80013aa:	6013      	str	r3, [r2, #0]
		return;
 80013ac:	e035      	b.n	800141a <AddNode+0xde>
	}

	// If the list has A5 B3 C2 Adding D9  ->  A5 B3 D1 C1
	while(temp -> next != NULL)
	{
		NewNode -> data.Delay -= temp -> data.Delay;
 80013ae:	693b      	ldr	r3, [r7, #16]
 80013b0:	685a      	ldr	r2, [r3, #4]
 80013b2:	697b      	ldr	r3, [r7, #20]
 80013b4:	685b      	ldr	r3, [r3, #4]
 80013b6:	1ad2      	subs	r2, r2, r3
 80013b8:	693b      	ldr	r3, [r7, #16]
 80013ba:	605a      	str	r2, [r3, #4]
		if(NewNode -> data.Delay <= temp -> next -> data.Delay)
 80013bc:	693b      	ldr	r3, [r7, #16]
 80013be:	685a      	ldr	r2, [r3, #4]
 80013c0:	697b      	ldr	r3, [r7, #20]
 80013c2:	691b      	ldr	r3, [r3, #16]
 80013c4:	685b      	ldr	r3, [r3, #4]
 80013c6:	429a      	cmp	r2, r3
 80013c8:	d907      	bls.n	80013da <AddNode+0x9e>
			break;

		temp = temp -> next;
 80013ca:	697b      	ldr	r3, [r7, #20]
 80013cc:	691b      	ldr	r3, [r3, #16]
 80013ce:	617b      	str	r3, [r7, #20]
	while(temp -> next != NULL)
 80013d0:	697b      	ldr	r3, [r7, #20]
 80013d2:	691b      	ldr	r3, [r3, #16]
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d1ea      	bne.n	80013ae <AddNode+0x72>
 80013d8:	e000      	b.n	80013dc <AddNode+0xa0>
			break;
 80013da:	bf00      	nop
	}

	// temp current in B3 and D become D1
	if(temp -> next == NULL)
 80013dc:	697b      	ldr	r3, [r7, #20]
 80013de:	691b      	ldr	r3, [r3, #16]
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d10a      	bne.n	80013fa <AddNode+0xbe>
	{
		NewNode -> data.Delay -= temp -> data.Delay;
 80013e4:	693b      	ldr	r3, [r7, #16]
 80013e6:	685a      	ldr	r2, [r3, #4]
 80013e8:	697b      	ldr	r3, [r7, #20]
 80013ea:	685b      	ldr	r3, [r3, #4]
 80013ec:	1ad2      	subs	r2, r2, r3
 80013ee:	693b      	ldr	r3, [r7, #16]
 80013f0:	605a      	str	r2, [r3, #4]
		temp -> next = NewNode;
 80013f2:	697b      	ldr	r3, [r7, #20]
 80013f4:	693a      	ldr	r2, [r7, #16]
 80013f6:	611a      	str	r2, [r3, #16]
 80013f8:	e00f      	b.n	800141a <AddNode+0xde>
	}
	else
	{
		temp -> next -> data.Delay -= NewNode -> data.Delay; // convert C2 to C1
 80013fa:	697b      	ldr	r3, [r7, #20]
 80013fc:	691b      	ldr	r3, [r3, #16]
 80013fe:	6859      	ldr	r1, [r3, #4]
 8001400:	693b      	ldr	r3, [r7, #16]
 8001402:	685a      	ldr	r2, [r3, #4]
 8001404:	697b      	ldr	r3, [r7, #20]
 8001406:	691b      	ldr	r3, [r3, #16]
 8001408:	1a8a      	subs	r2, r1, r2
 800140a:	605a      	str	r2, [r3, #4]
		NewNode -> next = temp -> next;
 800140c:	697b      	ldr	r3, [r7, #20]
 800140e:	691a      	ldr	r2, [r3, #16]
 8001410:	693b      	ldr	r3, [r7, #16]
 8001412:	611a      	str	r2, [r3, #16]
		temp -> next = NewNode;
 8001414:	697b      	ldr	r3, [r7, #20]
 8001416:	693a      	ldr	r2, [r7, #16]
 8001418:	611a      	str	r2, [r3, #16]
	}
}
 800141a:	371c      	adds	r7, #28
 800141c:	46bd      	mov	sp, r7
 800141e:	bd90      	pop	{r4, r7, pc}
 8001420:	200000fc 	.word	0x200000fc

08001424 <DeleteBegin>:

void DeleteBegin()
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b082      	sub	sp, #8
 8001428:	af00      	add	r7, sp, #0
	struct Node* temp = head;
 800142a:	4b09      	ldr	r3, [pc, #36]	; (8001450 <DeleteBegin+0x2c>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	607b      	str	r3, [r7, #4]
	if(temp == NULL) return;
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	2b00      	cmp	r3, #0
 8001434:	d008      	beq.n	8001448 <DeleteBegin+0x24>
	head = head -> next;
 8001436:	4b06      	ldr	r3, [pc, #24]	; (8001450 <DeleteBegin+0x2c>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	691b      	ldr	r3, [r3, #16]
 800143c:	4a04      	ldr	r2, [pc, #16]	; (8001450 <DeleteBegin+0x2c>)
 800143e:	6013      	str	r3, [r2, #0]
	free(temp);
 8001440:	6878      	ldr	r0, [r7, #4]
 8001442:	f003 f83b 	bl	80044bc <free>
 8001446:	e000      	b.n	800144a <DeleteBegin+0x26>
	if(temp == NULL) return;
 8001448:	bf00      	nop
}
 800144a:	3708      	adds	r7, #8
 800144c:	46bd      	mov	sp, r7
 800144e:	bd80      	pop	{r7, pc}
 8001450:	200000fc 	.word	0x200000fc

08001454 <SCH_Add_Task>:

void SCH_Add_Task(void (*p_function)(), uint32_t DELAY, uint32_t PERIOD)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b088      	sub	sp, #32
 8001458:	af00      	add	r7, sp, #0
 800145a:	60f8      	str	r0, [r7, #12]
 800145c:	60b9      	str	r1, [r7, #8]
 800145e:	607a      	str	r2, [r7, #4]
	sTask NewTask;
	NewTask.pTask = p_function;
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	613b      	str	r3, [r7, #16]
	NewTask.Delay = DELAY;
 8001464:	68bb      	ldr	r3, [r7, #8]
 8001466:	617b      	str	r3, [r7, #20]
	NewTask.Period = PERIOD;
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	61bb      	str	r3, [r7, #24]

	if(NewTask.Delay == 0)
 800146c:	697b      	ldr	r3, [r7, #20]
 800146e:	2b00      	cmp	r3, #0
 8001470:	d102      	bne.n	8001478 <SCH_Add_Task+0x24>
		NewTask.RunMe = 1;
 8001472:	2301      	movs	r3, #1
 8001474:	773b      	strb	r3, [r7, #28]
 8001476:	e001      	b.n	800147c <SCH_Add_Task+0x28>
	else
		NewTask.RunMe = 0;
 8001478:	2300      	movs	r3, #0
 800147a:	773b      	strb	r3, [r7, #28]

	AddNode(NewTask);
 800147c:	f107 0310 	add.w	r3, r7, #16
 8001480:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001482:	f7ff ff5b 	bl	800133c <AddNode>
}
 8001486:	bf00      	nop
 8001488:	3720      	adds	r7, #32
 800148a:	46bd      	mov	sp, r7
 800148c:	bd80      	pop	{r7, pc}
	...

08001490 <SCH_Update>:

void SCH_Update(void)
{
 8001490:	b480      	push	{r7}
 8001492:	af00      	add	r7, sp, #0
	if(head == NULL) return;
 8001494:	4b0b      	ldr	r3, [pc, #44]	; (80014c4 <SCH_Update+0x34>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	2b00      	cmp	r3, #0
 800149a:	d00f      	beq.n	80014bc <SCH_Update+0x2c>

	if(head -> data.Delay <= 0)
 800149c:	4b09      	ldr	r3, [pc, #36]	; (80014c4 <SCH_Update+0x34>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	685b      	ldr	r3, [r3, #4]
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d104      	bne.n	80014b0 <SCH_Update+0x20>
		head -> data.RunMe = 1;
 80014a6:	4b07      	ldr	r3, [pc, #28]	; (80014c4 <SCH_Update+0x34>)
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	2201      	movs	r2, #1
 80014ac:	731a      	strb	r2, [r3, #12]
 80014ae:	e006      	b.n	80014be <SCH_Update+0x2e>
	else
		head -> data.Delay--;
 80014b0:	4b04      	ldr	r3, [pc, #16]	; (80014c4 <SCH_Update+0x34>)
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	685a      	ldr	r2, [r3, #4]
 80014b6:	3a01      	subs	r2, #1
 80014b8:	605a      	str	r2, [r3, #4]
 80014ba:	e000      	b.n	80014be <SCH_Update+0x2e>
	if(head == NULL) return;
 80014bc:	bf00      	nop
}
 80014be:	46bd      	mov	sp, r7
 80014c0:	bc80      	pop	{r7}
 80014c2:	4770      	bx	lr
 80014c4:	200000fc 	.word	0x200000fc

080014c8 <SCH_Dispatch_Tasks>:

void SCH_Dispatch_Tasks(void)
{
 80014c8:	b590      	push	{r4, r7, lr}
 80014ca:	b085      	sub	sp, #20
 80014cc:	af00      	add	r7, sp, #0
	if(head == NULL) return;
 80014ce:	4b13      	ldr	r3, [pc, #76]	; (800151c <SCH_Dispatch_Tasks+0x54>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d01e      	beq.n	8001514 <SCH_Dispatch_Tasks+0x4c>

	if(head -> data.RunMe > 0)
 80014d6:	4b11      	ldr	r3, [pc, #68]	; (800151c <SCH_Dispatch_Tasks+0x54>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	7b1b      	ldrb	r3, [r3, #12]
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d014      	beq.n	800150a <SCH_Dispatch_Tasks+0x42>
	{
		(*head -> data.pTask)();
 80014e0:	4b0e      	ldr	r3, [pc, #56]	; (800151c <SCH_Dispatch_Tasks+0x54>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	4798      	blx	r3
		sTask NewTask = head -> data;
 80014e8:	4b0c      	ldr	r3, [pc, #48]	; (800151c <SCH_Dispatch_Tasks+0x54>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	463c      	mov	r4, r7
 80014ee:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80014f0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		DeleteBegin();
 80014f4:	f7ff ff96 	bl	8001424 <DeleteBegin>

		if(NewTask.Period != 0)
 80014f8:	68bb      	ldr	r3, [r7, #8]
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d005      	beq.n	800150a <SCH_Dispatch_Tasks+0x42>
			SCH_Add_Task(NewTask.pTask, NewTask.Period, NewTask.Period);
 80014fe:	683b      	ldr	r3, [r7, #0]
 8001500:	68b9      	ldr	r1, [r7, #8]
 8001502:	68ba      	ldr	r2, [r7, #8]
 8001504:	4618      	mov	r0, r3
 8001506:	f7ff ffa5 	bl	8001454 <SCH_Add_Task>
	}

	 HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 800150a:	2101      	movs	r1, #1
 800150c:	2000      	movs	r0, #0
 800150e:	f000 fdef 	bl	80020f0 <HAL_PWR_EnterSLEEPMode>
 8001512:	e000      	b.n	8001516 <SCH_Dispatch_Tasks+0x4e>
	if(head == NULL) return;
 8001514:	bf00      	nop
}
 8001516:	3714      	adds	r7, #20
 8001518:	46bd      	mov	sp, r7
 800151a:	bd90      	pop	{r4, r7, pc}
 800151c:	200000fc 	.word	0x200000fc

08001520 <isTimerUp>:

int timer_counter[TIMER];
int timer_flag[TIMER];

int isTimerUp(int timer)
{
 8001520:	b480      	push	{r7}
 8001522:	b083      	sub	sp, #12
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
	return (timer_flag[timer] == 1);
 8001528:	4a06      	ldr	r2, [pc, #24]	; (8001544 <isTimerUp+0x24>)
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001530:	2b01      	cmp	r3, #1
 8001532:	bf0c      	ite	eq
 8001534:	2301      	moveq	r3, #1
 8001536:	2300      	movne	r3, #0
 8001538:	b2db      	uxtb	r3, r3
}
 800153a:	4618      	mov	r0, r3
 800153c:	370c      	adds	r7, #12
 800153e:	46bd      	mov	sp, r7
 8001540:	bc80      	pop	{r7}
 8001542:	4770      	bx	lr
 8001544:	20000200 	.word	0x20000200

08001548 <setTimer>:

void setTimer(int timer, int duration)
{
 8001548:	b480      	push	{r7}
 800154a:	b083      	sub	sp, #12
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
 8001550:	6039      	str	r1, [r7, #0]
	timer_counter[timer] = duration;
 8001552:	4907      	ldr	r1, [pc, #28]	; (8001570 <setTimer+0x28>)
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	683a      	ldr	r2, [r7, #0]
 8001558:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	timer_flag[timer] = 0;
 800155c:	4a05      	ldr	r2, [pc, #20]	; (8001574 <setTimer+0x2c>)
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	2100      	movs	r1, #0
 8001562:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8001566:	bf00      	nop
 8001568:	370c      	adds	r7, #12
 800156a:	46bd      	mov	sp, r7
 800156c:	bc80      	pop	{r7}
 800156e:	4770      	bx	lr
 8001570:	200001e8 	.word	0x200001e8
 8001574:	20000200 	.word	0x20000200

08001578 <timerRun>:
void timerRun(void)
{
 8001578:	b480      	push	{r7}
 800157a:	b083      	sub	sp, #12
 800157c:	af00      	add	r7, sp, #0
	for (int timer = 0; timer < TIMER; timer++)
 800157e:	2300      	movs	r3, #0
 8001580:	607b      	str	r3, [r7, #4]
 8001582:	e01c      	b.n	80015be <timerRun+0x46>
	{
		if(timer_counter[timer] > 0)
 8001584:	4a12      	ldr	r2, [pc, #72]	; (80015d0 <timerRun+0x58>)
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800158c:	2b00      	cmp	r3, #0
 800158e:	dd13      	ble.n	80015b8 <timerRun+0x40>
		{
			timer_counter[timer]--;
 8001590:	4a0f      	ldr	r2, [pc, #60]	; (80015d0 <timerRun+0x58>)
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001598:	1e5a      	subs	r2, r3, #1
 800159a:	490d      	ldr	r1, [pc, #52]	; (80015d0 <timerRun+0x58>)
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if(timer_counter[timer] == 0)
 80015a2:	4a0b      	ldr	r2, [pc, #44]	; (80015d0 <timerRun+0x58>)
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d104      	bne.n	80015b8 <timerRun+0x40>
				timer_flag[timer] = 1;
 80015ae:	4a09      	ldr	r2, [pc, #36]	; (80015d4 <timerRun+0x5c>)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	2101      	movs	r1, #1
 80015b4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int timer = 0; timer < TIMER; timer++)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	3301      	adds	r3, #1
 80015bc:	607b      	str	r3, [r7, #4]
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	2b05      	cmp	r3, #5
 80015c2:	dddf      	ble.n	8001584 <timerRun+0xc>
		}
	}
}
 80015c4:	bf00      	nop
 80015c6:	bf00      	nop
 80015c8:	370c      	adds	r7, #12
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bc80      	pop	{r7}
 80015ce:	4770      	bx	lr
 80015d0:	200001e8 	.word	0x200001e8
 80015d4:	20000200 	.word	0x20000200

080015d8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015d8:	b480      	push	{r7}
 80015da:	b085      	sub	sp, #20
 80015dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80015de:	4b15      	ldr	r3, [pc, #84]	; (8001634 <HAL_MspInit+0x5c>)
 80015e0:	699b      	ldr	r3, [r3, #24]
 80015e2:	4a14      	ldr	r2, [pc, #80]	; (8001634 <HAL_MspInit+0x5c>)
 80015e4:	f043 0301 	orr.w	r3, r3, #1
 80015e8:	6193      	str	r3, [r2, #24]
 80015ea:	4b12      	ldr	r3, [pc, #72]	; (8001634 <HAL_MspInit+0x5c>)
 80015ec:	699b      	ldr	r3, [r3, #24]
 80015ee:	f003 0301 	and.w	r3, r3, #1
 80015f2:	60bb      	str	r3, [r7, #8]
 80015f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015f6:	4b0f      	ldr	r3, [pc, #60]	; (8001634 <HAL_MspInit+0x5c>)
 80015f8:	69db      	ldr	r3, [r3, #28]
 80015fa:	4a0e      	ldr	r2, [pc, #56]	; (8001634 <HAL_MspInit+0x5c>)
 80015fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001600:	61d3      	str	r3, [r2, #28]
 8001602:	4b0c      	ldr	r3, [pc, #48]	; (8001634 <HAL_MspInit+0x5c>)
 8001604:	69db      	ldr	r3, [r3, #28]
 8001606:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800160a:	607b      	str	r3, [r7, #4]
 800160c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800160e:	4b0a      	ldr	r3, [pc, #40]	; (8001638 <HAL_MspInit+0x60>)
 8001610:	685b      	ldr	r3, [r3, #4]
 8001612:	60fb      	str	r3, [r7, #12]
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800161a:	60fb      	str	r3, [r7, #12]
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001622:	60fb      	str	r3, [r7, #12]
 8001624:	4a04      	ldr	r2, [pc, #16]	; (8001638 <HAL_MspInit+0x60>)
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800162a:	bf00      	nop
 800162c:	3714      	adds	r7, #20
 800162e:	46bd      	mov	sp, r7
 8001630:	bc80      	pop	{r7}
 8001632:	4770      	bx	lr
 8001634:	40021000 	.word	0x40021000
 8001638:	40010000 	.word	0x40010000

0800163c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b084      	sub	sp, #16
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800164c:	d114      	bne.n	8001678 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800164e:	4b19      	ldr	r3, [pc, #100]	; (80016b4 <HAL_TIM_Base_MspInit+0x78>)
 8001650:	69db      	ldr	r3, [r3, #28]
 8001652:	4a18      	ldr	r2, [pc, #96]	; (80016b4 <HAL_TIM_Base_MspInit+0x78>)
 8001654:	f043 0301 	orr.w	r3, r3, #1
 8001658:	61d3      	str	r3, [r2, #28]
 800165a:	4b16      	ldr	r3, [pc, #88]	; (80016b4 <HAL_TIM_Base_MspInit+0x78>)
 800165c:	69db      	ldr	r3, [r3, #28]
 800165e:	f003 0301 	and.w	r3, r3, #1
 8001662:	60fb      	str	r3, [r7, #12]
 8001664:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001666:	2200      	movs	r2, #0
 8001668:	2100      	movs	r1, #0
 800166a:	201c      	movs	r0, #28
 800166c:	f000 fa8b 	bl	8001b86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001670:	201c      	movs	r0, #28
 8001672:	f000 faa4 	bl	8001bbe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001676:	e018      	b.n	80016aa <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM3)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	4a0e      	ldr	r2, [pc, #56]	; (80016b8 <HAL_TIM_Base_MspInit+0x7c>)
 800167e:	4293      	cmp	r3, r2
 8001680:	d113      	bne.n	80016aa <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001682:	4b0c      	ldr	r3, [pc, #48]	; (80016b4 <HAL_TIM_Base_MspInit+0x78>)
 8001684:	69db      	ldr	r3, [r3, #28]
 8001686:	4a0b      	ldr	r2, [pc, #44]	; (80016b4 <HAL_TIM_Base_MspInit+0x78>)
 8001688:	f043 0302 	orr.w	r3, r3, #2
 800168c:	61d3      	str	r3, [r2, #28]
 800168e:	4b09      	ldr	r3, [pc, #36]	; (80016b4 <HAL_TIM_Base_MspInit+0x78>)
 8001690:	69db      	ldr	r3, [r3, #28]
 8001692:	f003 0302 	and.w	r3, r3, #2
 8001696:	60bb      	str	r3, [r7, #8]
 8001698:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800169a:	2200      	movs	r2, #0
 800169c:	2100      	movs	r1, #0
 800169e:	201d      	movs	r0, #29
 80016a0:	f000 fa71 	bl	8001b86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80016a4:	201d      	movs	r0, #29
 80016a6:	f000 fa8a 	bl	8001bbe <HAL_NVIC_EnableIRQ>
}
 80016aa:	bf00      	nop
 80016ac:	3710      	adds	r7, #16
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	bf00      	nop
 80016b4:	40021000 	.word	0x40021000
 80016b8:	40000400 	.word	0x40000400

080016bc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b088      	sub	sp, #32
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016c4:	f107 0310 	add.w	r3, r7, #16
 80016c8:	2200      	movs	r2, #0
 80016ca:	601a      	str	r2, [r3, #0]
 80016cc:	605a      	str	r2, [r3, #4]
 80016ce:	609a      	str	r2, [r3, #8]
 80016d0:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	4a0f      	ldr	r2, [pc, #60]	; (8001714 <HAL_TIM_MspPostInit+0x58>)
 80016d8:	4293      	cmp	r3, r2
 80016da:	d117      	bne.n	800170c <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016dc:	4b0e      	ldr	r3, [pc, #56]	; (8001718 <HAL_TIM_MspPostInit+0x5c>)
 80016de:	699b      	ldr	r3, [r3, #24]
 80016e0:	4a0d      	ldr	r2, [pc, #52]	; (8001718 <HAL_TIM_MspPostInit+0x5c>)
 80016e2:	f043 0304 	orr.w	r3, r3, #4
 80016e6:	6193      	str	r3, [r2, #24]
 80016e8:	4b0b      	ldr	r3, [pc, #44]	; (8001718 <HAL_TIM_MspPostInit+0x5c>)
 80016ea:	699b      	ldr	r3, [r3, #24]
 80016ec:	f003 0304 	and.w	r3, r3, #4
 80016f0:	60fb      	str	r3, [r7, #12]
 80016f2:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80016f4:	2340      	movs	r3, #64	; 0x40
 80016f6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016f8:	2302      	movs	r3, #2
 80016fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016fc:	2302      	movs	r3, #2
 80016fe:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001700:	f107 0310 	add.w	r3, r7, #16
 8001704:	4619      	mov	r1, r3
 8001706:	4805      	ldr	r0, [pc, #20]	; (800171c <HAL_TIM_MspPostInit+0x60>)
 8001708:	f000 fb26 	bl	8001d58 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800170c:	bf00      	nop
 800170e:	3720      	adds	r7, #32
 8001710:	46bd      	mov	sp, r7
 8001712:	bd80      	pop	{r7, pc}
 8001714:	40000400 	.word	0x40000400
 8001718:	40021000 	.word	0x40021000
 800171c:	40010800 	.word	0x40010800

08001720 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b088      	sub	sp, #32
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001728:	f107 0310 	add.w	r3, r7, #16
 800172c:	2200      	movs	r2, #0
 800172e:	601a      	str	r2, [r3, #0]
 8001730:	605a      	str	r2, [r3, #4]
 8001732:	609a      	str	r2, [r3, #8]
 8001734:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	4a1f      	ldr	r2, [pc, #124]	; (80017b8 <HAL_UART_MspInit+0x98>)
 800173c:	4293      	cmp	r3, r2
 800173e:	d137      	bne.n	80017b0 <HAL_UART_MspInit+0x90>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001740:	4b1e      	ldr	r3, [pc, #120]	; (80017bc <HAL_UART_MspInit+0x9c>)
 8001742:	69db      	ldr	r3, [r3, #28]
 8001744:	4a1d      	ldr	r2, [pc, #116]	; (80017bc <HAL_UART_MspInit+0x9c>)
 8001746:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800174a:	61d3      	str	r3, [r2, #28]
 800174c:	4b1b      	ldr	r3, [pc, #108]	; (80017bc <HAL_UART_MspInit+0x9c>)
 800174e:	69db      	ldr	r3, [r3, #28]
 8001750:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001754:	60fb      	str	r3, [r7, #12]
 8001756:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001758:	4b18      	ldr	r3, [pc, #96]	; (80017bc <HAL_UART_MspInit+0x9c>)
 800175a:	699b      	ldr	r3, [r3, #24]
 800175c:	4a17      	ldr	r2, [pc, #92]	; (80017bc <HAL_UART_MspInit+0x9c>)
 800175e:	f043 0304 	orr.w	r3, r3, #4
 8001762:	6193      	str	r3, [r2, #24]
 8001764:	4b15      	ldr	r3, [pc, #84]	; (80017bc <HAL_UART_MspInit+0x9c>)
 8001766:	699b      	ldr	r3, [r3, #24]
 8001768:	f003 0304 	and.w	r3, r3, #4
 800176c:	60bb      	str	r3, [r7, #8]
 800176e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001770:	2304      	movs	r3, #4
 8001772:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001774:	2302      	movs	r3, #2
 8001776:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001778:	2303      	movs	r3, #3
 800177a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800177c:	f107 0310 	add.w	r3, r7, #16
 8001780:	4619      	mov	r1, r3
 8001782:	480f      	ldr	r0, [pc, #60]	; (80017c0 <HAL_UART_MspInit+0xa0>)
 8001784:	f000 fae8 	bl	8001d58 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001788:	2308      	movs	r3, #8
 800178a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800178c:	2300      	movs	r3, #0
 800178e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001790:	2300      	movs	r3, #0
 8001792:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001794:	f107 0310 	add.w	r3, r7, #16
 8001798:	4619      	mov	r1, r3
 800179a:	4809      	ldr	r0, [pc, #36]	; (80017c0 <HAL_UART_MspInit+0xa0>)
 800179c:	f000 fadc 	bl	8001d58 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80017a0:	2200      	movs	r2, #0
 80017a2:	2100      	movs	r1, #0
 80017a4:	2026      	movs	r0, #38	; 0x26
 80017a6:	f000 f9ee 	bl	8001b86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80017aa:	2026      	movs	r0, #38	; 0x26
 80017ac:	f000 fa07 	bl	8001bbe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80017b0:	bf00      	nop
 80017b2:	3720      	adds	r7, #32
 80017b4:	46bd      	mov	sp, r7
 80017b6:	bd80      	pop	{r7, pc}
 80017b8:	40004400 	.word	0x40004400
 80017bc:	40021000 	.word	0x40021000
 80017c0:	40010800 	.word	0x40010800

080017c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017c4:	b480      	push	{r7}
 80017c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80017c8:	e7fe      	b.n	80017c8 <NMI_Handler+0x4>

080017ca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017ca:	b480      	push	{r7}
 80017cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017ce:	e7fe      	b.n	80017ce <HardFault_Handler+0x4>

080017d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017d0:	b480      	push	{r7}
 80017d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017d4:	e7fe      	b.n	80017d4 <MemManage_Handler+0x4>

080017d6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017d6:	b480      	push	{r7}
 80017d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017da:	e7fe      	b.n	80017da <BusFault_Handler+0x4>

080017dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017dc:	b480      	push	{r7}
 80017de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017e0:	e7fe      	b.n	80017e0 <UsageFault_Handler+0x4>

080017e2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80017e2:	b480      	push	{r7}
 80017e4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80017e6:	bf00      	nop
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bc80      	pop	{r7}
 80017ec:	4770      	bx	lr

080017ee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017ee:	b480      	push	{r7}
 80017f0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017f2:	bf00      	nop
 80017f4:	46bd      	mov	sp, r7
 80017f6:	bc80      	pop	{r7}
 80017f8:	4770      	bx	lr

080017fa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80017fa:	b480      	push	{r7}
 80017fc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80017fe:	bf00      	nop
 8001800:	46bd      	mov	sp, r7
 8001802:	bc80      	pop	{r7}
 8001804:	4770      	bx	lr

08001806 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001806:	b580      	push	{r7, lr}
 8001808:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800180a:	f000 f8c9 	bl	80019a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800180e:	bf00      	nop
 8001810:	bd80      	pop	{r7, pc}
	...

08001814 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001818:	4802      	ldr	r0, [pc, #8]	; (8001824 <TIM2_IRQHandler+0x10>)
 800181a:	f001 fa2f 	bl	8002c7c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800181e:	bf00      	nop
 8001820:	bd80      	pop	{r7, pc}
 8001822:	bf00      	nop
 8001824:	20000158 	.word	0x20000158

08001828 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800182c:	4802      	ldr	r0, [pc, #8]	; (8001838 <TIM3_IRQHandler+0x10>)
 800182e:	f001 fa25 	bl	8002c7c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001832:	bf00      	nop
 8001834:	bd80      	pop	{r7, pc}
 8001836:	bf00      	nop
 8001838:	20000110 	.word	0x20000110

0800183c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001840:	4802      	ldr	r0, [pc, #8]	; (800184c <USART2_IRQHandler+0x10>)
 8001842:	f002 f8b9 	bl	80039b8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001846:	bf00      	nop
 8001848:	bd80      	pop	{r7, pc}
 800184a:	bf00      	nop
 800184c:	200001a0 	.word	0x200001a0

08001850 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b086      	sub	sp, #24
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001858:	4a14      	ldr	r2, [pc, #80]	; (80018ac <_sbrk+0x5c>)
 800185a:	4b15      	ldr	r3, [pc, #84]	; (80018b0 <_sbrk+0x60>)
 800185c:	1ad3      	subs	r3, r2, r3
 800185e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001860:	697b      	ldr	r3, [r7, #20]
 8001862:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001864:	4b13      	ldr	r3, [pc, #76]	; (80018b4 <_sbrk+0x64>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	2b00      	cmp	r3, #0
 800186a:	d102      	bne.n	8001872 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800186c:	4b11      	ldr	r3, [pc, #68]	; (80018b4 <_sbrk+0x64>)
 800186e:	4a12      	ldr	r2, [pc, #72]	; (80018b8 <_sbrk+0x68>)
 8001870:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001872:	4b10      	ldr	r3, [pc, #64]	; (80018b4 <_sbrk+0x64>)
 8001874:	681a      	ldr	r2, [r3, #0]
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	4413      	add	r3, r2
 800187a:	693a      	ldr	r2, [r7, #16]
 800187c:	429a      	cmp	r2, r3
 800187e:	d207      	bcs.n	8001890 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001880:	f002 fdea 	bl	8004458 <__errno>
 8001884:	4603      	mov	r3, r0
 8001886:	220c      	movs	r2, #12
 8001888:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800188a:	f04f 33ff 	mov.w	r3, #4294967295
 800188e:	e009      	b.n	80018a4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001890:	4b08      	ldr	r3, [pc, #32]	; (80018b4 <_sbrk+0x64>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001896:	4b07      	ldr	r3, [pc, #28]	; (80018b4 <_sbrk+0x64>)
 8001898:	681a      	ldr	r2, [r3, #0]
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	4413      	add	r3, r2
 800189e:	4a05      	ldr	r2, [pc, #20]	; (80018b4 <_sbrk+0x64>)
 80018a0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80018a2:	68fb      	ldr	r3, [r7, #12]
}
 80018a4:	4618      	mov	r0, r3
 80018a6:	3718      	adds	r7, #24
 80018a8:	46bd      	mov	sp, r7
 80018aa:	bd80      	pop	{r7, pc}
 80018ac:	20005000 	.word	0x20005000
 80018b0:	00000400 	.word	0x00000400
 80018b4:	20000100 	.word	0x20000100
 80018b8:	20000230 	.word	0x20000230

080018bc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80018bc:	b480      	push	{r7}
 80018be:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018c0:	bf00      	nop
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bc80      	pop	{r7}
 80018c6:	4770      	bx	lr

080018c8 <Reset_Handler>:
 80018c8:	f7ff fff8 	bl	80018bc <SystemInit>
 80018cc:	480b      	ldr	r0, [pc, #44]	; (80018fc <LoopFillZerobss+0xe>)
 80018ce:	490c      	ldr	r1, [pc, #48]	; (8001900 <LoopFillZerobss+0x12>)
 80018d0:	4a0c      	ldr	r2, [pc, #48]	; (8001904 <LoopFillZerobss+0x16>)
 80018d2:	2300      	movs	r3, #0
 80018d4:	e002      	b.n	80018dc <LoopCopyDataInit>

080018d6 <CopyDataInit>:
 80018d6:	58d4      	ldr	r4, [r2, r3]
 80018d8:	50c4      	str	r4, [r0, r3]
 80018da:	3304      	adds	r3, #4

080018dc <LoopCopyDataInit>:
 80018dc:	18c4      	adds	r4, r0, r3
 80018de:	428c      	cmp	r4, r1
 80018e0:	d3f9      	bcc.n	80018d6 <CopyDataInit>
 80018e2:	4a09      	ldr	r2, [pc, #36]	; (8001908 <LoopFillZerobss+0x1a>)
 80018e4:	4c09      	ldr	r4, [pc, #36]	; (800190c <LoopFillZerobss+0x1e>)
 80018e6:	2300      	movs	r3, #0
 80018e8:	e001      	b.n	80018ee <LoopFillZerobss>

080018ea <FillZerobss>:
 80018ea:	6013      	str	r3, [r2, #0]
 80018ec:	3204      	adds	r2, #4

080018ee <LoopFillZerobss>:
 80018ee:	42a2      	cmp	r2, r4
 80018f0:	d3fb      	bcc.n	80018ea <FillZerobss>
 80018f2:	f002 fdb7 	bl	8004464 <__libc_init_array>
 80018f6:	f7ff fb4d 	bl	8000f94 <main>
 80018fa:	4770      	bx	lr
 80018fc:	20000000 	.word	0x20000000
 8001900:	200000a8 	.word	0x200000a8
 8001904:	08004df4 	.word	0x08004df4
 8001908:	200000a8 	.word	0x200000a8
 800190c:	2000022c 	.word	0x2000022c

08001910 <ADC1_2_IRQHandler>:
 8001910:	e7fe      	b.n	8001910 <ADC1_2_IRQHandler>
	...

08001914 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001918:	4b08      	ldr	r3, [pc, #32]	; (800193c <HAL_Init+0x28>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	4a07      	ldr	r2, [pc, #28]	; (800193c <HAL_Init+0x28>)
 800191e:	f043 0310 	orr.w	r3, r3, #16
 8001922:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001924:	2003      	movs	r0, #3
 8001926:	f000 f923 	bl	8001b70 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800192a:	200f      	movs	r0, #15
 800192c:	f000 f808 	bl	8001940 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001930:	f7ff fe52 	bl	80015d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001934:	2300      	movs	r3, #0
}
 8001936:	4618      	mov	r0, r3
 8001938:	bd80      	pop	{r7, pc}
 800193a:	bf00      	nop
 800193c:	40022000 	.word	0x40022000

08001940 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b082      	sub	sp, #8
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001948:	4b12      	ldr	r3, [pc, #72]	; (8001994 <HAL_InitTick+0x54>)
 800194a:	681a      	ldr	r2, [r3, #0]
 800194c:	4b12      	ldr	r3, [pc, #72]	; (8001998 <HAL_InitTick+0x58>)
 800194e:	781b      	ldrb	r3, [r3, #0]
 8001950:	4619      	mov	r1, r3
 8001952:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001956:	fbb3 f3f1 	udiv	r3, r3, r1
 800195a:	fbb2 f3f3 	udiv	r3, r2, r3
 800195e:	4618      	mov	r0, r3
 8001960:	f000 f93b 	bl	8001bda <HAL_SYSTICK_Config>
 8001964:	4603      	mov	r3, r0
 8001966:	2b00      	cmp	r3, #0
 8001968:	d001      	beq.n	800196e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800196a:	2301      	movs	r3, #1
 800196c:	e00e      	b.n	800198c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	2b0f      	cmp	r3, #15
 8001972:	d80a      	bhi.n	800198a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001974:	2200      	movs	r2, #0
 8001976:	6879      	ldr	r1, [r7, #4]
 8001978:	f04f 30ff 	mov.w	r0, #4294967295
 800197c:	f000 f903 	bl	8001b86 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001980:	4a06      	ldr	r2, [pc, #24]	; (800199c <HAL_InitTick+0x5c>)
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001986:	2300      	movs	r3, #0
 8001988:	e000      	b.n	800198c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800198a:	2301      	movs	r3, #1
}
 800198c:	4618      	mov	r0, r3
 800198e:	3708      	adds	r7, #8
 8001990:	46bd      	mov	sp, r7
 8001992:	bd80      	pop	{r7, pc}
 8001994:	20000038 	.word	0x20000038
 8001998:	20000040 	.word	0x20000040
 800199c:	2000003c 	.word	0x2000003c

080019a0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019a0:	b480      	push	{r7}
 80019a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80019a4:	4b05      	ldr	r3, [pc, #20]	; (80019bc <HAL_IncTick+0x1c>)
 80019a6:	781b      	ldrb	r3, [r3, #0]
 80019a8:	461a      	mov	r2, r3
 80019aa:	4b05      	ldr	r3, [pc, #20]	; (80019c0 <HAL_IncTick+0x20>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	4413      	add	r3, r2
 80019b0:	4a03      	ldr	r2, [pc, #12]	; (80019c0 <HAL_IncTick+0x20>)
 80019b2:	6013      	str	r3, [r2, #0]
}
 80019b4:	bf00      	nop
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bc80      	pop	{r7}
 80019ba:	4770      	bx	lr
 80019bc:	20000040 	.word	0x20000040
 80019c0:	20000218 	.word	0x20000218

080019c4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019c4:	b480      	push	{r7}
 80019c6:	af00      	add	r7, sp, #0
  return uwTick;
 80019c8:	4b02      	ldr	r3, [pc, #8]	; (80019d4 <HAL_GetTick+0x10>)
 80019ca:	681b      	ldr	r3, [r3, #0]
}
 80019cc:	4618      	mov	r0, r3
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bc80      	pop	{r7}
 80019d2:	4770      	bx	lr
 80019d4:	20000218 	.word	0x20000218

080019d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019d8:	b480      	push	{r7}
 80019da:	b085      	sub	sp, #20
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	f003 0307 	and.w	r3, r3, #7
 80019e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019e8:	4b0c      	ldr	r3, [pc, #48]	; (8001a1c <__NVIC_SetPriorityGrouping+0x44>)
 80019ea:	68db      	ldr	r3, [r3, #12]
 80019ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019ee:	68ba      	ldr	r2, [r7, #8]
 80019f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80019f4:	4013      	ands	r3, r2
 80019f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019fc:	68bb      	ldr	r3, [r7, #8]
 80019fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a00:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001a04:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a08:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a0a:	4a04      	ldr	r2, [pc, #16]	; (8001a1c <__NVIC_SetPriorityGrouping+0x44>)
 8001a0c:	68bb      	ldr	r3, [r7, #8]
 8001a0e:	60d3      	str	r3, [r2, #12]
}
 8001a10:	bf00      	nop
 8001a12:	3714      	adds	r7, #20
 8001a14:	46bd      	mov	sp, r7
 8001a16:	bc80      	pop	{r7}
 8001a18:	4770      	bx	lr
 8001a1a:	bf00      	nop
 8001a1c:	e000ed00 	.word	0xe000ed00

08001a20 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a20:	b480      	push	{r7}
 8001a22:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a24:	4b04      	ldr	r3, [pc, #16]	; (8001a38 <__NVIC_GetPriorityGrouping+0x18>)
 8001a26:	68db      	ldr	r3, [r3, #12]
 8001a28:	0a1b      	lsrs	r3, r3, #8
 8001a2a:	f003 0307 	and.w	r3, r3, #7
}
 8001a2e:	4618      	mov	r0, r3
 8001a30:	46bd      	mov	sp, r7
 8001a32:	bc80      	pop	{r7}
 8001a34:	4770      	bx	lr
 8001a36:	bf00      	nop
 8001a38:	e000ed00 	.word	0xe000ed00

08001a3c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	b083      	sub	sp, #12
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	4603      	mov	r3, r0
 8001a44:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	db0b      	blt.n	8001a66 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a4e:	79fb      	ldrb	r3, [r7, #7]
 8001a50:	f003 021f 	and.w	r2, r3, #31
 8001a54:	4906      	ldr	r1, [pc, #24]	; (8001a70 <__NVIC_EnableIRQ+0x34>)
 8001a56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a5a:	095b      	lsrs	r3, r3, #5
 8001a5c:	2001      	movs	r0, #1
 8001a5e:	fa00 f202 	lsl.w	r2, r0, r2
 8001a62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001a66:	bf00      	nop
 8001a68:	370c      	adds	r7, #12
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bc80      	pop	{r7}
 8001a6e:	4770      	bx	lr
 8001a70:	e000e100 	.word	0xe000e100

08001a74 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a74:	b480      	push	{r7}
 8001a76:	b083      	sub	sp, #12
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	6039      	str	r1, [r7, #0]
 8001a7e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	db0a      	blt.n	8001a9e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a88:	683b      	ldr	r3, [r7, #0]
 8001a8a:	b2da      	uxtb	r2, r3
 8001a8c:	490c      	ldr	r1, [pc, #48]	; (8001ac0 <__NVIC_SetPriority+0x4c>)
 8001a8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a92:	0112      	lsls	r2, r2, #4
 8001a94:	b2d2      	uxtb	r2, r2
 8001a96:	440b      	add	r3, r1
 8001a98:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a9c:	e00a      	b.n	8001ab4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a9e:	683b      	ldr	r3, [r7, #0]
 8001aa0:	b2da      	uxtb	r2, r3
 8001aa2:	4908      	ldr	r1, [pc, #32]	; (8001ac4 <__NVIC_SetPriority+0x50>)
 8001aa4:	79fb      	ldrb	r3, [r7, #7]
 8001aa6:	f003 030f 	and.w	r3, r3, #15
 8001aaa:	3b04      	subs	r3, #4
 8001aac:	0112      	lsls	r2, r2, #4
 8001aae:	b2d2      	uxtb	r2, r2
 8001ab0:	440b      	add	r3, r1
 8001ab2:	761a      	strb	r2, [r3, #24]
}
 8001ab4:	bf00      	nop
 8001ab6:	370c      	adds	r7, #12
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	bc80      	pop	{r7}
 8001abc:	4770      	bx	lr
 8001abe:	bf00      	nop
 8001ac0:	e000e100 	.word	0xe000e100
 8001ac4:	e000ed00 	.word	0xe000ed00

08001ac8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	b089      	sub	sp, #36	; 0x24
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	60f8      	str	r0, [r7, #12]
 8001ad0:	60b9      	str	r1, [r7, #8]
 8001ad2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	f003 0307 	and.w	r3, r3, #7
 8001ada:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001adc:	69fb      	ldr	r3, [r7, #28]
 8001ade:	f1c3 0307 	rsb	r3, r3, #7
 8001ae2:	2b04      	cmp	r3, #4
 8001ae4:	bf28      	it	cs
 8001ae6:	2304      	movcs	r3, #4
 8001ae8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001aea:	69fb      	ldr	r3, [r7, #28]
 8001aec:	3304      	adds	r3, #4
 8001aee:	2b06      	cmp	r3, #6
 8001af0:	d902      	bls.n	8001af8 <NVIC_EncodePriority+0x30>
 8001af2:	69fb      	ldr	r3, [r7, #28]
 8001af4:	3b03      	subs	r3, #3
 8001af6:	e000      	b.n	8001afa <NVIC_EncodePriority+0x32>
 8001af8:	2300      	movs	r3, #0
 8001afa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001afc:	f04f 32ff 	mov.w	r2, #4294967295
 8001b00:	69bb      	ldr	r3, [r7, #24]
 8001b02:	fa02 f303 	lsl.w	r3, r2, r3
 8001b06:	43da      	mvns	r2, r3
 8001b08:	68bb      	ldr	r3, [r7, #8]
 8001b0a:	401a      	ands	r2, r3
 8001b0c:	697b      	ldr	r3, [r7, #20]
 8001b0e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b10:	f04f 31ff 	mov.w	r1, #4294967295
 8001b14:	697b      	ldr	r3, [r7, #20]
 8001b16:	fa01 f303 	lsl.w	r3, r1, r3
 8001b1a:	43d9      	mvns	r1, r3
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b20:	4313      	orrs	r3, r2
         );
}
 8001b22:	4618      	mov	r0, r3
 8001b24:	3724      	adds	r7, #36	; 0x24
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bc80      	pop	{r7}
 8001b2a:	4770      	bx	lr

08001b2c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b082      	sub	sp, #8
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	3b01      	subs	r3, #1
 8001b38:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001b3c:	d301      	bcc.n	8001b42 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b3e:	2301      	movs	r3, #1
 8001b40:	e00f      	b.n	8001b62 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b42:	4a0a      	ldr	r2, [pc, #40]	; (8001b6c <SysTick_Config+0x40>)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	3b01      	subs	r3, #1
 8001b48:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b4a:	210f      	movs	r1, #15
 8001b4c:	f04f 30ff 	mov.w	r0, #4294967295
 8001b50:	f7ff ff90 	bl	8001a74 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b54:	4b05      	ldr	r3, [pc, #20]	; (8001b6c <SysTick_Config+0x40>)
 8001b56:	2200      	movs	r2, #0
 8001b58:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b5a:	4b04      	ldr	r3, [pc, #16]	; (8001b6c <SysTick_Config+0x40>)
 8001b5c:	2207      	movs	r2, #7
 8001b5e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b60:	2300      	movs	r3, #0
}
 8001b62:	4618      	mov	r0, r3
 8001b64:	3708      	adds	r7, #8
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bd80      	pop	{r7, pc}
 8001b6a:	bf00      	nop
 8001b6c:	e000e010 	.word	0xe000e010

08001b70 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b082      	sub	sp, #8
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b78:	6878      	ldr	r0, [r7, #4]
 8001b7a:	f7ff ff2d 	bl	80019d8 <__NVIC_SetPriorityGrouping>
}
 8001b7e:	bf00      	nop
 8001b80:	3708      	adds	r7, #8
 8001b82:	46bd      	mov	sp, r7
 8001b84:	bd80      	pop	{r7, pc}

08001b86 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b86:	b580      	push	{r7, lr}
 8001b88:	b086      	sub	sp, #24
 8001b8a:	af00      	add	r7, sp, #0
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	60b9      	str	r1, [r7, #8]
 8001b90:	607a      	str	r2, [r7, #4]
 8001b92:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b94:	2300      	movs	r3, #0
 8001b96:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b98:	f7ff ff42 	bl	8001a20 <__NVIC_GetPriorityGrouping>
 8001b9c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b9e:	687a      	ldr	r2, [r7, #4]
 8001ba0:	68b9      	ldr	r1, [r7, #8]
 8001ba2:	6978      	ldr	r0, [r7, #20]
 8001ba4:	f7ff ff90 	bl	8001ac8 <NVIC_EncodePriority>
 8001ba8:	4602      	mov	r2, r0
 8001baa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001bae:	4611      	mov	r1, r2
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	f7ff ff5f 	bl	8001a74 <__NVIC_SetPriority>
}
 8001bb6:	bf00      	nop
 8001bb8:	3718      	adds	r7, #24
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bd80      	pop	{r7, pc}

08001bbe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bbe:	b580      	push	{r7, lr}
 8001bc0:	b082      	sub	sp, #8
 8001bc2:	af00      	add	r7, sp, #0
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001bc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bcc:	4618      	mov	r0, r3
 8001bce:	f7ff ff35 	bl	8001a3c <__NVIC_EnableIRQ>
}
 8001bd2:	bf00      	nop
 8001bd4:	3708      	adds	r7, #8
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bd80      	pop	{r7, pc}

08001bda <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001bda:	b580      	push	{r7, lr}
 8001bdc:	b082      	sub	sp, #8
 8001bde:	af00      	add	r7, sp, #0
 8001be0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001be2:	6878      	ldr	r0, [r7, #4]
 8001be4:	f7ff ffa2 	bl	8001b2c <SysTick_Config>
 8001be8:	4603      	mov	r3, r0
}
 8001bea:	4618      	mov	r0, r3
 8001bec:	3708      	adds	r7, #8
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	bd80      	pop	{r7, pc}

08001bf2 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001bf2:	b480      	push	{r7}
 8001bf4:	b085      	sub	sp, #20
 8001bf6:	af00      	add	r7, sp, #0
 8001bf8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001c04:	b2db      	uxtb	r3, r3
 8001c06:	2b02      	cmp	r3, #2
 8001c08:	d008      	beq.n	8001c1c <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	2204      	movs	r2, #4
 8001c0e:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	2200      	movs	r2, #0
 8001c14:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001c18:	2301      	movs	r3, #1
 8001c1a:	e020      	b.n	8001c5e <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	681a      	ldr	r2, [r3, #0]
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f022 020e 	bic.w	r2, r2, #14
 8001c2a:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	681a      	ldr	r2, [r3, #0]
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f022 0201 	bic.w	r2, r2, #1
 8001c3a:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c44:	2101      	movs	r1, #1
 8001c46:	fa01 f202 	lsl.w	r2, r1, r2
 8001c4a:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	2201      	movs	r2, #1
 8001c50:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	2200      	movs	r2, #0
 8001c58:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001c5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c5e:	4618      	mov	r0, r3
 8001c60:	3714      	adds	r7, #20
 8001c62:	46bd      	mov	sp, r7
 8001c64:	bc80      	pop	{r7}
 8001c66:	4770      	bx	lr

08001c68 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b084      	sub	sp, #16
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001c70:	2300      	movs	r3, #0
 8001c72:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001c7a:	b2db      	uxtb	r3, r3
 8001c7c:	2b02      	cmp	r3, #2
 8001c7e:	d005      	beq.n	8001c8c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	2204      	movs	r2, #4
 8001c84:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001c86:	2301      	movs	r3, #1
 8001c88:	73fb      	strb	r3, [r7, #15]
 8001c8a:	e051      	b.n	8001d30 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	681a      	ldr	r2, [r3, #0]
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	f022 020e 	bic.w	r2, r2, #14
 8001c9a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	681a      	ldr	r2, [r3, #0]
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f022 0201 	bic.w	r2, r2, #1
 8001caa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	4a22      	ldr	r2, [pc, #136]	; (8001d3c <HAL_DMA_Abort_IT+0xd4>)
 8001cb2:	4293      	cmp	r3, r2
 8001cb4:	d029      	beq.n	8001d0a <HAL_DMA_Abort_IT+0xa2>
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	4a21      	ldr	r2, [pc, #132]	; (8001d40 <HAL_DMA_Abort_IT+0xd8>)
 8001cbc:	4293      	cmp	r3, r2
 8001cbe:	d022      	beq.n	8001d06 <HAL_DMA_Abort_IT+0x9e>
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	4a1f      	ldr	r2, [pc, #124]	; (8001d44 <HAL_DMA_Abort_IT+0xdc>)
 8001cc6:	4293      	cmp	r3, r2
 8001cc8:	d01a      	beq.n	8001d00 <HAL_DMA_Abort_IT+0x98>
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	4a1e      	ldr	r2, [pc, #120]	; (8001d48 <HAL_DMA_Abort_IT+0xe0>)
 8001cd0:	4293      	cmp	r3, r2
 8001cd2:	d012      	beq.n	8001cfa <HAL_DMA_Abort_IT+0x92>
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	4a1c      	ldr	r2, [pc, #112]	; (8001d4c <HAL_DMA_Abort_IT+0xe4>)
 8001cda:	4293      	cmp	r3, r2
 8001cdc:	d00a      	beq.n	8001cf4 <HAL_DMA_Abort_IT+0x8c>
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	4a1b      	ldr	r2, [pc, #108]	; (8001d50 <HAL_DMA_Abort_IT+0xe8>)
 8001ce4:	4293      	cmp	r3, r2
 8001ce6:	d102      	bne.n	8001cee <HAL_DMA_Abort_IT+0x86>
 8001ce8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001cec:	e00e      	b.n	8001d0c <HAL_DMA_Abort_IT+0xa4>
 8001cee:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001cf2:	e00b      	b.n	8001d0c <HAL_DMA_Abort_IT+0xa4>
 8001cf4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001cf8:	e008      	b.n	8001d0c <HAL_DMA_Abort_IT+0xa4>
 8001cfa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001cfe:	e005      	b.n	8001d0c <HAL_DMA_Abort_IT+0xa4>
 8001d00:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001d04:	e002      	b.n	8001d0c <HAL_DMA_Abort_IT+0xa4>
 8001d06:	2310      	movs	r3, #16
 8001d08:	e000      	b.n	8001d0c <HAL_DMA_Abort_IT+0xa4>
 8001d0a:	2301      	movs	r3, #1
 8001d0c:	4a11      	ldr	r2, [pc, #68]	; (8001d54 <HAL_DMA_Abort_IT+0xec>)
 8001d0e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	2201      	movs	r2, #1
 8001d14:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d003      	beq.n	8001d30 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d2c:	6878      	ldr	r0, [r7, #4]
 8001d2e:	4798      	blx	r3
    } 
  }
  return status;
 8001d30:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d32:	4618      	mov	r0, r3
 8001d34:	3710      	adds	r7, #16
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bd80      	pop	{r7, pc}
 8001d3a:	bf00      	nop
 8001d3c:	40020008 	.word	0x40020008
 8001d40:	4002001c 	.word	0x4002001c
 8001d44:	40020030 	.word	0x40020030
 8001d48:	40020044 	.word	0x40020044
 8001d4c:	40020058 	.word	0x40020058
 8001d50:	4002006c 	.word	0x4002006c
 8001d54:	40020000 	.word	0x40020000

08001d58 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	b08b      	sub	sp, #44	; 0x2c
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
 8001d60:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001d62:	2300      	movs	r3, #0
 8001d64:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001d66:	2300      	movs	r3, #0
 8001d68:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d6a:	e169      	b.n	8002040 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001d6c:	2201      	movs	r2, #1
 8001d6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d70:	fa02 f303 	lsl.w	r3, r2, r3
 8001d74:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d76:	683b      	ldr	r3, [r7, #0]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	69fa      	ldr	r2, [r7, #28]
 8001d7c:	4013      	ands	r3, r2
 8001d7e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001d80:	69ba      	ldr	r2, [r7, #24]
 8001d82:	69fb      	ldr	r3, [r7, #28]
 8001d84:	429a      	cmp	r2, r3
 8001d86:	f040 8158 	bne.w	800203a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001d8a:	683b      	ldr	r3, [r7, #0]
 8001d8c:	685b      	ldr	r3, [r3, #4]
 8001d8e:	4a9a      	ldr	r2, [pc, #616]	; (8001ff8 <HAL_GPIO_Init+0x2a0>)
 8001d90:	4293      	cmp	r3, r2
 8001d92:	d05e      	beq.n	8001e52 <HAL_GPIO_Init+0xfa>
 8001d94:	4a98      	ldr	r2, [pc, #608]	; (8001ff8 <HAL_GPIO_Init+0x2a0>)
 8001d96:	4293      	cmp	r3, r2
 8001d98:	d875      	bhi.n	8001e86 <HAL_GPIO_Init+0x12e>
 8001d9a:	4a98      	ldr	r2, [pc, #608]	; (8001ffc <HAL_GPIO_Init+0x2a4>)
 8001d9c:	4293      	cmp	r3, r2
 8001d9e:	d058      	beq.n	8001e52 <HAL_GPIO_Init+0xfa>
 8001da0:	4a96      	ldr	r2, [pc, #600]	; (8001ffc <HAL_GPIO_Init+0x2a4>)
 8001da2:	4293      	cmp	r3, r2
 8001da4:	d86f      	bhi.n	8001e86 <HAL_GPIO_Init+0x12e>
 8001da6:	4a96      	ldr	r2, [pc, #600]	; (8002000 <HAL_GPIO_Init+0x2a8>)
 8001da8:	4293      	cmp	r3, r2
 8001daa:	d052      	beq.n	8001e52 <HAL_GPIO_Init+0xfa>
 8001dac:	4a94      	ldr	r2, [pc, #592]	; (8002000 <HAL_GPIO_Init+0x2a8>)
 8001dae:	4293      	cmp	r3, r2
 8001db0:	d869      	bhi.n	8001e86 <HAL_GPIO_Init+0x12e>
 8001db2:	4a94      	ldr	r2, [pc, #592]	; (8002004 <HAL_GPIO_Init+0x2ac>)
 8001db4:	4293      	cmp	r3, r2
 8001db6:	d04c      	beq.n	8001e52 <HAL_GPIO_Init+0xfa>
 8001db8:	4a92      	ldr	r2, [pc, #584]	; (8002004 <HAL_GPIO_Init+0x2ac>)
 8001dba:	4293      	cmp	r3, r2
 8001dbc:	d863      	bhi.n	8001e86 <HAL_GPIO_Init+0x12e>
 8001dbe:	4a92      	ldr	r2, [pc, #584]	; (8002008 <HAL_GPIO_Init+0x2b0>)
 8001dc0:	4293      	cmp	r3, r2
 8001dc2:	d046      	beq.n	8001e52 <HAL_GPIO_Init+0xfa>
 8001dc4:	4a90      	ldr	r2, [pc, #576]	; (8002008 <HAL_GPIO_Init+0x2b0>)
 8001dc6:	4293      	cmp	r3, r2
 8001dc8:	d85d      	bhi.n	8001e86 <HAL_GPIO_Init+0x12e>
 8001dca:	2b12      	cmp	r3, #18
 8001dcc:	d82a      	bhi.n	8001e24 <HAL_GPIO_Init+0xcc>
 8001dce:	2b12      	cmp	r3, #18
 8001dd0:	d859      	bhi.n	8001e86 <HAL_GPIO_Init+0x12e>
 8001dd2:	a201      	add	r2, pc, #4	; (adr r2, 8001dd8 <HAL_GPIO_Init+0x80>)
 8001dd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001dd8:	08001e53 	.word	0x08001e53
 8001ddc:	08001e2d 	.word	0x08001e2d
 8001de0:	08001e3f 	.word	0x08001e3f
 8001de4:	08001e81 	.word	0x08001e81
 8001de8:	08001e87 	.word	0x08001e87
 8001dec:	08001e87 	.word	0x08001e87
 8001df0:	08001e87 	.word	0x08001e87
 8001df4:	08001e87 	.word	0x08001e87
 8001df8:	08001e87 	.word	0x08001e87
 8001dfc:	08001e87 	.word	0x08001e87
 8001e00:	08001e87 	.word	0x08001e87
 8001e04:	08001e87 	.word	0x08001e87
 8001e08:	08001e87 	.word	0x08001e87
 8001e0c:	08001e87 	.word	0x08001e87
 8001e10:	08001e87 	.word	0x08001e87
 8001e14:	08001e87 	.word	0x08001e87
 8001e18:	08001e87 	.word	0x08001e87
 8001e1c:	08001e35 	.word	0x08001e35
 8001e20:	08001e49 	.word	0x08001e49
 8001e24:	4a79      	ldr	r2, [pc, #484]	; (800200c <HAL_GPIO_Init+0x2b4>)
 8001e26:	4293      	cmp	r3, r2
 8001e28:	d013      	beq.n	8001e52 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001e2a:	e02c      	b.n	8001e86 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001e2c:	683b      	ldr	r3, [r7, #0]
 8001e2e:	68db      	ldr	r3, [r3, #12]
 8001e30:	623b      	str	r3, [r7, #32]
          break;
 8001e32:	e029      	b.n	8001e88 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	68db      	ldr	r3, [r3, #12]
 8001e38:	3304      	adds	r3, #4
 8001e3a:	623b      	str	r3, [r7, #32]
          break;
 8001e3c:	e024      	b.n	8001e88 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001e3e:	683b      	ldr	r3, [r7, #0]
 8001e40:	68db      	ldr	r3, [r3, #12]
 8001e42:	3308      	adds	r3, #8
 8001e44:	623b      	str	r3, [r7, #32]
          break;
 8001e46:	e01f      	b.n	8001e88 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001e48:	683b      	ldr	r3, [r7, #0]
 8001e4a:	68db      	ldr	r3, [r3, #12]
 8001e4c:	330c      	adds	r3, #12
 8001e4e:	623b      	str	r3, [r7, #32]
          break;
 8001e50:	e01a      	b.n	8001e88 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001e52:	683b      	ldr	r3, [r7, #0]
 8001e54:	689b      	ldr	r3, [r3, #8]
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d102      	bne.n	8001e60 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001e5a:	2304      	movs	r3, #4
 8001e5c:	623b      	str	r3, [r7, #32]
          break;
 8001e5e:	e013      	b.n	8001e88 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001e60:	683b      	ldr	r3, [r7, #0]
 8001e62:	689b      	ldr	r3, [r3, #8]
 8001e64:	2b01      	cmp	r3, #1
 8001e66:	d105      	bne.n	8001e74 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001e68:	2308      	movs	r3, #8
 8001e6a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	69fa      	ldr	r2, [r7, #28]
 8001e70:	611a      	str	r2, [r3, #16]
          break;
 8001e72:	e009      	b.n	8001e88 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001e74:	2308      	movs	r3, #8
 8001e76:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	69fa      	ldr	r2, [r7, #28]
 8001e7c:	615a      	str	r2, [r3, #20]
          break;
 8001e7e:	e003      	b.n	8001e88 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001e80:	2300      	movs	r3, #0
 8001e82:	623b      	str	r3, [r7, #32]
          break;
 8001e84:	e000      	b.n	8001e88 <HAL_GPIO_Init+0x130>
          break;
 8001e86:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001e88:	69bb      	ldr	r3, [r7, #24]
 8001e8a:	2bff      	cmp	r3, #255	; 0xff
 8001e8c:	d801      	bhi.n	8001e92 <HAL_GPIO_Init+0x13a>
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	e001      	b.n	8001e96 <HAL_GPIO_Init+0x13e>
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	3304      	adds	r3, #4
 8001e96:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001e98:	69bb      	ldr	r3, [r7, #24]
 8001e9a:	2bff      	cmp	r3, #255	; 0xff
 8001e9c:	d802      	bhi.n	8001ea4 <HAL_GPIO_Init+0x14c>
 8001e9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ea0:	009b      	lsls	r3, r3, #2
 8001ea2:	e002      	b.n	8001eaa <HAL_GPIO_Init+0x152>
 8001ea4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ea6:	3b08      	subs	r3, #8
 8001ea8:	009b      	lsls	r3, r3, #2
 8001eaa:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001eac:	697b      	ldr	r3, [r7, #20]
 8001eae:	681a      	ldr	r2, [r3, #0]
 8001eb0:	210f      	movs	r1, #15
 8001eb2:	693b      	ldr	r3, [r7, #16]
 8001eb4:	fa01 f303 	lsl.w	r3, r1, r3
 8001eb8:	43db      	mvns	r3, r3
 8001eba:	401a      	ands	r2, r3
 8001ebc:	6a39      	ldr	r1, [r7, #32]
 8001ebe:	693b      	ldr	r3, [r7, #16]
 8001ec0:	fa01 f303 	lsl.w	r3, r1, r3
 8001ec4:	431a      	orrs	r2, r3
 8001ec6:	697b      	ldr	r3, [r7, #20]
 8001ec8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	685b      	ldr	r3, [r3, #4]
 8001ece:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	f000 80b1 	beq.w	800203a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001ed8:	4b4d      	ldr	r3, [pc, #308]	; (8002010 <HAL_GPIO_Init+0x2b8>)
 8001eda:	699b      	ldr	r3, [r3, #24]
 8001edc:	4a4c      	ldr	r2, [pc, #304]	; (8002010 <HAL_GPIO_Init+0x2b8>)
 8001ede:	f043 0301 	orr.w	r3, r3, #1
 8001ee2:	6193      	str	r3, [r2, #24]
 8001ee4:	4b4a      	ldr	r3, [pc, #296]	; (8002010 <HAL_GPIO_Init+0x2b8>)
 8001ee6:	699b      	ldr	r3, [r3, #24]
 8001ee8:	f003 0301 	and.w	r3, r3, #1
 8001eec:	60bb      	str	r3, [r7, #8]
 8001eee:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001ef0:	4a48      	ldr	r2, [pc, #288]	; (8002014 <HAL_GPIO_Init+0x2bc>)
 8001ef2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ef4:	089b      	lsrs	r3, r3, #2
 8001ef6:	3302      	adds	r3, #2
 8001ef8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001efc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001efe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f00:	f003 0303 	and.w	r3, r3, #3
 8001f04:	009b      	lsls	r3, r3, #2
 8001f06:	220f      	movs	r2, #15
 8001f08:	fa02 f303 	lsl.w	r3, r2, r3
 8001f0c:	43db      	mvns	r3, r3
 8001f0e:	68fa      	ldr	r2, [r7, #12]
 8001f10:	4013      	ands	r3, r2
 8001f12:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	4a40      	ldr	r2, [pc, #256]	; (8002018 <HAL_GPIO_Init+0x2c0>)
 8001f18:	4293      	cmp	r3, r2
 8001f1a:	d013      	beq.n	8001f44 <HAL_GPIO_Init+0x1ec>
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	4a3f      	ldr	r2, [pc, #252]	; (800201c <HAL_GPIO_Init+0x2c4>)
 8001f20:	4293      	cmp	r3, r2
 8001f22:	d00d      	beq.n	8001f40 <HAL_GPIO_Init+0x1e8>
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	4a3e      	ldr	r2, [pc, #248]	; (8002020 <HAL_GPIO_Init+0x2c8>)
 8001f28:	4293      	cmp	r3, r2
 8001f2a:	d007      	beq.n	8001f3c <HAL_GPIO_Init+0x1e4>
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	4a3d      	ldr	r2, [pc, #244]	; (8002024 <HAL_GPIO_Init+0x2cc>)
 8001f30:	4293      	cmp	r3, r2
 8001f32:	d101      	bne.n	8001f38 <HAL_GPIO_Init+0x1e0>
 8001f34:	2303      	movs	r3, #3
 8001f36:	e006      	b.n	8001f46 <HAL_GPIO_Init+0x1ee>
 8001f38:	2304      	movs	r3, #4
 8001f3a:	e004      	b.n	8001f46 <HAL_GPIO_Init+0x1ee>
 8001f3c:	2302      	movs	r3, #2
 8001f3e:	e002      	b.n	8001f46 <HAL_GPIO_Init+0x1ee>
 8001f40:	2301      	movs	r3, #1
 8001f42:	e000      	b.n	8001f46 <HAL_GPIO_Init+0x1ee>
 8001f44:	2300      	movs	r3, #0
 8001f46:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f48:	f002 0203 	and.w	r2, r2, #3
 8001f4c:	0092      	lsls	r2, r2, #2
 8001f4e:	4093      	lsls	r3, r2
 8001f50:	68fa      	ldr	r2, [r7, #12]
 8001f52:	4313      	orrs	r3, r2
 8001f54:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001f56:	492f      	ldr	r1, [pc, #188]	; (8002014 <HAL_GPIO_Init+0x2bc>)
 8001f58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f5a:	089b      	lsrs	r3, r3, #2
 8001f5c:	3302      	adds	r3, #2
 8001f5e:	68fa      	ldr	r2, [r7, #12]
 8001f60:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001f64:	683b      	ldr	r3, [r7, #0]
 8001f66:	685b      	ldr	r3, [r3, #4]
 8001f68:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d006      	beq.n	8001f7e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001f70:	4b2d      	ldr	r3, [pc, #180]	; (8002028 <HAL_GPIO_Init+0x2d0>)
 8001f72:	689a      	ldr	r2, [r3, #8]
 8001f74:	492c      	ldr	r1, [pc, #176]	; (8002028 <HAL_GPIO_Init+0x2d0>)
 8001f76:	69bb      	ldr	r3, [r7, #24]
 8001f78:	4313      	orrs	r3, r2
 8001f7a:	608b      	str	r3, [r1, #8]
 8001f7c:	e006      	b.n	8001f8c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001f7e:	4b2a      	ldr	r3, [pc, #168]	; (8002028 <HAL_GPIO_Init+0x2d0>)
 8001f80:	689a      	ldr	r2, [r3, #8]
 8001f82:	69bb      	ldr	r3, [r7, #24]
 8001f84:	43db      	mvns	r3, r3
 8001f86:	4928      	ldr	r1, [pc, #160]	; (8002028 <HAL_GPIO_Init+0x2d0>)
 8001f88:	4013      	ands	r3, r2
 8001f8a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001f8c:	683b      	ldr	r3, [r7, #0]
 8001f8e:	685b      	ldr	r3, [r3, #4]
 8001f90:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d006      	beq.n	8001fa6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001f98:	4b23      	ldr	r3, [pc, #140]	; (8002028 <HAL_GPIO_Init+0x2d0>)
 8001f9a:	68da      	ldr	r2, [r3, #12]
 8001f9c:	4922      	ldr	r1, [pc, #136]	; (8002028 <HAL_GPIO_Init+0x2d0>)
 8001f9e:	69bb      	ldr	r3, [r7, #24]
 8001fa0:	4313      	orrs	r3, r2
 8001fa2:	60cb      	str	r3, [r1, #12]
 8001fa4:	e006      	b.n	8001fb4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001fa6:	4b20      	ldr	r3, [pc, #128]	; (8002028 <HAL_GPIO_Init+0x2d0>)
 8001fa8:	68da      	ldr	r2, [r3, #12]
 8001faa:	69bb      	ldr	r3, [r7, #24]
 8001fac:	43db      	mvns	r3, r3
 8001fae:	491e      	ldr	r1, [pc, #120]	; (8002028 <HAL_GPIO_Init+0x2d0>)
 8001fb0:	4013      	ands	r3, r2
 8001fb2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001fb4:	683b      	ldr	r3, [r7, #0]
 8001fb6:	685b      	ldr	r3, [r3, #4]
 8001fb8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d006      	beq.n	8001fce <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001fc0:	4b19      	ldr	r3, [pc, #100]	; (8002028 <HAL_GPIO_Init+0x2d0>)
 8001fc2:	685a      	ldr	r2, [r3, #4]
 8001fc4:	4918      	ldr	r1, [pc, #96]	; (8002028 <HAL_GPIO_Init+0x2d0>)
 8001fc6:	69bb      	ldr	r3, [r7, #24]
 8001fc8:	4313      	orrs	r3, r2
 8001fca:	604b      	str	r3, [r1, #4]
 8001fcc:	e006      	b.n	8001fdc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001fce:	4b16      	ldr	r3, [pc, #88]	; (8002028 <HAL_GPIO_Init+0x2d0>)
 8001fd0:	685a      	ldr	r2, [r3, #4]
 8001fd2:	69bb      	ldr	r3, [r7, #24]
 8001fd4:	43db      	mvns	r3, r3
 8001fd6:	4914      	ldr	r1, [pc, #80]	; (8002028 <HAL_GPIO_Init+0x2d0>)
 8001fd8:	4013      	ands	r3, r2
 8001fda:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	685b      	ldr	r3, [r3, #4]
 8001fe0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d021      	beq.n	800202c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001fe8:	4b0f      	ldr	r3, [pc, #60]	; (8002028 <HAL_GPIO_Init+0x2d0>)
 8001fea:	681a      	ldr	r2, [r3, #0]
 8001fec:	490e      	ldr	r1, [pc, #56]	; (8002028 <HAL_GPIO_Init+0x2d0>)
 8001fee:	69bb      	ldr	r3, [r7, #24]
 8001ff0:	4313      	orrs	r3, r2
 8001ff2:	600b      	str	r3, [r1, #0]
 8001ff4:	e021      	b.n	800203a <HAL_GPIO_Init+0x2e2>
 8001ff6:	bf00      	nop
 8001ff8:	10320000 	.word	0x10320000
 8001ffc:	10310000 	.word	0x10310000
 8002000:	10220000 	.word	0x10220000
 8002004:	10210000 	.word	0x10210000
 8002008:	10120000 	.word	0x10120000
 800200c:	10110000 	.word	0x10110000
 8002010:	40021000 	.word	0x40021000
 8002014:	40010000 	.word	0x40010000
 8002018:	40010800 	.word	0x40010800
 800201c:	40010c00 	.word	0x40010c00
 8002020:	40011000 	.word	0x40011000
 8002024:	40011400 	.word	0x40011400
 8002028:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800202c:	4b0b      	ldr	r3, [pc, #44]	; (800205c <HAL_GPIO_Init+0x304>)
 800202e:	681a      	ldr	r2, [r3, #0]
 8002030:	69bb      	ldr	r3, [r7, #24]
 8002032:	43db      	mvns	r3, r3
 8002034:	4909      	ldr	r1, [pc, #36]	; (800205c <HAL_GPIO_Init+0x304>)
 8002036:	4013      	ands	r3, r2
 8002038:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800203a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800203c:	3301      	adds	r3, #1
 800203e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	681a      	ldr	r2, [r3, #0]
 8002044:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002046:	fa22 f303 	lsr.w	r3, r2, r3
 800204a:	2b00      	cmp	r3, #0
 800204c:	f47f ae8e 	bne.w	8001d6c <HAL_GPIO_Init+0x14>
  }
}
 8002050:	bf00      	nop
 8002052:	bf00      	nop
 8002054:	372c      	adds	r7, #44	; 0x2c
 8002056:	46bd      	mov	sp, r7
 8002058:	bc80      	pop	{r7}
 800205a:	4770      	bx	lr
 800205c:	40010400 	.word	0x40010400

08002060 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002060:	b480      	push	{r7}
 8002062:	b085      	sub	sp, #20
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
 8002068:	460b      	mov	r3, r1
 800206a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	689a      	ldr	r2, [r3, #8]
 8002070:	887b      	ldrh	r3, [r7, #2]
 8002072:	4013      	ands	r3, r2
 8002074:	2b00      	cmp	r3, #0
 8002076:	d002      	beq.n	800207e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002078:	2301      	movs	r3, #1
 800207a:	73fb      	strb	r3, [r7, #15]
 800207c:	e001      	b.n	8002082 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800207e:	2300      	movs	r3, #0
 8002080:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002082:	7bfb      	ldrb	r3, [r7, #15]
}
 8002084:	4618      	mov	r0, r3
 8002086:	3714      	adds	r7, #20
 8002088:	46bd      	mov	sp, r7
 800208a:	bc80      	pop	{r7}
 800208c:	4770      	bx	lr

0800208e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800208e:	b480      	push	{r7}
 8002090:	b083      	sub	sp, #12
 8002092:	af00      	add	r7, sp, #0
 8002094:	6078      	str	r0, [r7, #4]
 8002096:	460b      	mov	r3, r1
 8002098:	807b      	strh	r3, [r7, #2]
 800209a:	4613      	mov	r3, r2
 800209c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800209e:	787b      	ldrb	r3, [r7, #1]
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d003      	beq.n	80020ac <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80020a4:	887a      	ldrh	r2, [r7, #2]
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80020aa:	e003      	b.n	80020b4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80020ac:	887b      	ldrh	r3, [r7, #2]
 80020ae:	041a      	lsls	r2, r3, #16
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	611a      	str	r2, [r3, #16]
}
 80020b4:	bf00      	nop
 80020b6:	370c      	adds	r7, #12
 80020b8:	46bd      	mov	sp, r7
 80020ba:	bc80      	pop	{r7}
 80020bc:	4770      	bx	lr

080020be <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80020be:	b480      	push	{r7}
 80020c0:	b085      	sub	sp, #20
 80020c2:	af00      	add	r7, sp, #0
 80020c4:	6078      	str	r0, [r7, #4]
 80020c6:	460b      	mov	r3, r1
 80020c8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	68db      	ldr	r3, [r3, #12]
 80020ce:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80020d0:	887a      	ldrh	r2, [r7, #2]
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	4013      	ands	r3, r2
 80020d6:	041a      	lsls	r2, r3, #16
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	43d9      	mvns	r1, r3
 80020dc:	887b      	ldrh	r3, [r7, #2]
 80020de:	400b      	ands	r3, r1
 80020e0:	431a      	orrs	r2, r3
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	611a      	str	r2, [r3, #16]
}
 80020e6:	bf00      	nop
 80020e8:	3714      	adds	r7, #20
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bc80      	pop	{r7}
 80020ee:	4770      	bx	lr

080020f0 <HAL_PWR_EnterSLEEPMode>:
  *            @arg PWR_SLEEPENTRY_WFI: enter SLEEP mode with WFI instruction
  *            @arg PWR_SLEEPENTRY_WFE: enter SLEEP mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 80020f0:	b480      	push	{r7}
 80020f2:	b083      	sub	sp, #12
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
 80020f8:	460b      	mov	r3, r1
 80020fa:	70fb      	strb	r3, [r7, #3]
  UNUSED(Regulator);

  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80020fc:	4b09      	ldr	r3, [pc, #36]	; (8002124 <HAL_PWR_EnterSLEEPMode+0x34>)
 80020fe:	691b      	ldr	r3, [r3, #16]
 8002100:	4a08      	ldr	r2, [pc, #32]	; (8002124 <HAL_PWR_EnterSLEEPMode+0x34>)
 8002102:	f023 0304 	bic.w	r3, r3, #4
 8002106:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8002108:	78fb      	ldrb	r3, [r7, #3]
 800210a:	2b01      	cmp	r3, #1
 800210c:	d101      	bne.n	8002112 <HAL_PWR_EnterSLEEPMode+0x22>
  {
    /* Request Wait For Interrupt */
    __WFI();
 800210e:	bf30      	wfi
    /* Request Wait For Event */
    __SEV();
    __WFE();
    __WFE();
  }
}
 8002110:	e002      	b.n	8002118 <HAL_PWR_EnterSLEEPMode+0x28>
    __SEV();
 8002112:	bf40      	sev
    __WFE();
 8002114:	bf20      	wfe
    __WFE();
 8002116:	bf20      	wfe
}
 8002118:	bf00      	nop
 800211a:	370c      	adds	r7, #12
 800211c:	46bd      	mov	sp, r7
 800211e:	bc80      	pop	{r7}
 8002120:	4770      	bx	lr
 8002122:	bf00      	nop
 8002124:	e000ed00 	.word	0xe000ed00

08002128 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b086      	sub	sp, #24
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	2b00      	cmp	r3, #0
 8002134:	d101      	bne.n	800213a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002136:	2301      	movs	r3, #1
 8002138:	e26c      	b.n	8002614 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f003 0301 	and.w	r3, r3, #1
 8002142:	2b00      	cmp	r3, #0
 8002144:	f000 8087 	beq.w	8002256 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002148:	4b92      	ldr	r3, [pc, #584]	; (8002394 <HAL_RCC_OscConfig+0x26c>)
 800214a:	685b      	ldr	r3, [r3, #4]
 800214c:	f003 030c 	and.w	r3, r3, #12
 8002150:	2b04      	cmp	r3, #4
 8002152:	d00c      	beq.n	800216e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002154:	4b8f      	ldr	r3, [pc, #572]	; (8002394 <HAL_RCC_OscConfig+0x26c>)
 8002156:	685b      	ldr	r3, [r3, #4]
 8002158:	f003 030c 	and.w	r3, r3, #12
 800215c:	2b08      	cmp	r3, #8
 800215e:	d112      	bne.n	8002186 <HAL_RCC_OscConfig+0x5e>
 8002160:	4b8c      	ldr	r3, [pc, #560]	; (8002394 <HAL_RCC_OscConfig+0x26c>)
 8002162:	685b      	ldr	r3, [r3, #4]
 8002164:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002168:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800216c:	d10b      	bne.n	8002186 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800216e:	4b89      	ldr	r3, [pc, #548]	; (8002394 <HAL_RCC_OscConfig+0x26c>)
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002176:	2b00      	cmp	r3, #0
 8002178:	d06c      	beq.n	8002254 <HAL_RCC_OscConfig+0x12c>
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	685b      	ldr	r3, [r3, #4]
 800217e:	2b00      	cmp	r3, #0
 8002180:	d168      	bne.n	8002254 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002182:	2301      	movs	r3, #1
 8002184:	e246      	b.n	8002614 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	685b      	ldr	r3, [r3, #4]
 800218a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800218e:	d106      	bne.n	800219e <HAL_RCC_OscConfig+0x76>
 8002190:	4b80      	ldr	r3, [pc, #512]	; (8002394 <HAL_RCC_OscConfig+0x26c>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	4a7f      	ldr	r2, [pc, #508]	; (8002394 <HAL_RCC_OscConfig+0x26c>)
 8002196:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800219a:	6013      	str	r3, [r2, #0]
 800219c:	e02e      	b.n	80021fc <HAL_RCC_OscConfig+0xd4>
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	685b      	ldr	r3, [r3, #4]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d10c      	bne.n	80021c0 <HAL_RCC_OscConfig+0x98>
 80021a6:	4b7b      	ldr	r3, [pc, #492]	; (8002394 <HAL_RCC_OscConfig+0x26c>)
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	4a7a      	ldr	r2, [pc, #488]	; (8002394 <HAL_RCC_OscConfig+0x26c>)
 80021ac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80021b0:	6013      	str	r3, [r2, #0]
 80021b2:	4b78      	ldr	r3, [pc, #480]	; (8002394 <HAL_RCC_OscConfig+0x26c>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	4a77      	ldr	r2, [pc, #476]	; (8002394 <HAL_RCC_OscConfig+0x26c>)
 80021b8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80021bc:	6013      	str	r3, [r2, #0]
 80021be:	e01d      	b.n	80021fc <HAL_RCC_OscConfig+0xd4>
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	685b      	ldr	r3, [r3, #4]
 80021c4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80021c8:	d10c      	bne.n	80021e4 <HAL_RCC_OscConfig+0xbc>
 80021ca:	4b72      	ldr	r3, [pc, #456]	; (8002394 <HAL_RCC_OscConfig+0x26c>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	4a71      	ldr	r2, [pc, #452]	; (8002394 <HAL_RCC_OscConfig+0x26c>)
 80021d0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80021d4:	6013      	str	r3, [r2, #0]
 80021d6:	4b6f      	ldr	r3, [pc, #444]	; (8002394 <HAL_RCC_OscConfig+0x26c>)
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	4a6e      	ldr	r2, [pc, #440]	; (8002394 <HAL_RCC_OscConfig+0x26c>)
 80021dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021e0:	6013      	str	r3, [r2, #0]
 80021e2:	e00b      	b.n	80021fc <HAL_RCC_OscConfig+0xd4>
 80021e4:	4b6b      	ldr	r3, [pc, #428]	; (8002394 <HAL_RCC_OscConfig+0x26c>)
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	4a6a      	ldr	r2, [pc, #424]	; (8002394 <HAL_RCC_OscConfig+0x26c>)
 80021ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80021ee:	6013      	str	r3, [r2, #0]
 80021f0:	4b68      	ldr	r3, [pc, #416]	; (8002394 <HAL_RCC_OscConfig+0x26c>)
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	4a67      	ldr	r2, [pc, #412]	; (8002394 <HAL_RCC_OscConfig+0x26c>)
 80021f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80021fa:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	685b      	ldr	r3, [r3, #4]
 8002200:	2b00      	cmp	r3, #0
 8002202:	d013      	beq.n	800222c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002204:	f7ff fbde 	bl	80019c4 <HAL_GetTick>
 8002208:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800220a:	e008      	b.n	800221e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800220c:	f7ff fbda 	bl	80019c4 <HAL_GetTick>
 8002210:	4602      	mov	r2, r0
 8002212:	693b      	ldr	r3, [r7, #16]
 8002214:	1ad3      	subs	r3, r2, r3
 8002216:	2b64      	cmp	r3, #100	; 0x64
 8002218:	d901      	bls.n	800221e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800221a:	2303      	movs	r3, #3
 800221c:	e1fa      	b.n	8002614 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800221e:	4b5d      	ldr	r3, [pc, #372]	; (8002394 <HAL_RCC_OscConfig+0x26c>)
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002226:	2b00      	cmp	r3, #0
 8002228:	d0f0      	beq.n	800220c <HAL_RCC_OscConfig+0xe4>
 800222a:	e014      	b.n	8002256 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800222c:	f7ff fbca 	bl	80019c4 <HAL_GetTick>
 8002230:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002232:	e008      	b.n	8002246 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002234:	f7ff fbc6 	bl	80019c4 <HAL_GetTick>
 8002238:	4602      	mov	r2, r0
 800223a:	693b      	ldr	r3, [r7, #16]
 800223c:	1ad3      	subs	r3, r2, r3
 800223e:	2b64      	cmp	r3, #100	; 0x64
 8002240:	d901      	bls.n	8002246 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002242:	2303      	movs	r3, #3
 8002244:	e1e6      	b.n	8002614 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002246:	4b53      	ldr	r3, [pc, #332]	; (8002394 <HAL_RCC_OscConfig+0x26c>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800224e:	2b00      	cmp	r3, #0
 8002250:	d1f0      	bne.n	8002234 <HAL_RCC_OscConfig+0x10c>
 8002252:	e000      	b.n	8002256 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002254:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f003 0302 	and.w	r3, r3, #2
 800225e:	2b00      	cmp	r3, #0
 8002260:	d063      	beq.n	800232a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002262:	4b4c      	ldr	r3, [pc, #304]	; (8002394 <HAL_RCC_OscConfig+0x26c>)
 8002264:	685b      	ldr	r3, [r3, #4]
 8002266:	f003 030c 	and.w	r3, r3, #12
 800226a:	2b00      	cmp	r3, #0
 800226c:	d00b      	beq.n	8002286 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800226e:	4b49      	ldr	r3, [pc, #292]	; (8002394 <HAL_RCC_OscConfig+0x26c>)
 8002270:	685b      	ldr	r3, [r3, #4]
 8002272:	f003 030c 	and.w	r3, r3, #12
 8002276:	2b08      	cmp	r3, #8
 8002278:	d11c      	bne.n	80022b4 <HAL_RCC_OscConfig+0x18c>
 800227a:	4b46      	ldr	r3, [pc, #280]	; (8002394 <HAL_RCC_OscConfig+0x26c>)
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002282:	2b00      	cmp	r3, #0
 8002284:	d116      	bne.n	80022b4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002286:	4b43      	ldr	r3, [pc, #268]	; (8002394 <HAL_RCC_OscConfig+0x26c>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f003 0302 	and.w	r3, r3, #2
 800228e:	2b00      	cmp	r3, #0
 8002290:	d005      	beq.n	800229e <HAL_RCC_OscConfig+0x176>
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	691b      	ldr	r3, [r3, #16]
 8002296:	2b01      	cmp	r3, #1
 8002298:	d001      	beq.n	800229e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800229a:	2301      	movs	r3, #1
 800229c:	e1ba      	b.n	8002614 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800229e:	4b3d      	ldr	r3, [pc, #244]	; (8002394 <HAL_RCC_OscConfig+0x26c>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	695b      	ldr	r3, [r3, #20]
 80022aa:	00db      	lsls	r3, r3, #3
 80022ac:	4939      	ldr	r1, [pc, #228]	; (8002394 <HAL_RCC_OscConfig+0x26c>)
 80022ae:	4313      	orrs	r3, r2
 80022b0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022b2:	e03a      	b.n	800232a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	691b      	ldr	r3, [r3, #16]
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d020      	beq.n	80022fe <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80022bc:	4b36      	ldr	r3, [pc, #216]	; (8002398 <HAL_RCC_OscConfig+0x270>)
 80022be:	2201      	movs	r2, #1
 80022c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022c2:	f7ff fb7f 	bl	80019c4 <HAL_GetTick>
 80022c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022c8:	e008      	b.n	80022dc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022ca:	f7ff fb7b 	bl	80019c4 <HAL_GetTick>
 80022ce:	4602      	mov	r2, r0
 80022d0:	693b      	ldr	r3, [r7, #16]
 80022d2:	1ad3      	subs	r3, r2, r3
 80022d4:	2b02      	cmp	r3, #2
 80022d6:	d901      	bls.n	80022dc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80022d8:	2303      	movs	r3, #3
 80022da:	e19b      	b.n	8002614 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022dc:	4b2d      	ldr	r3, [pc, #180]	; (8002394 <HAL_RCC_OscConfig+0x26c>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f003 0302 	and.w	r3, r3, #2
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d0f0      	beq.n	80022ca <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022e8:	4b2a      	ldr	r3, [pc, #168]	; (8002394 <HAL_RCC_OscConfig+0x26c>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	695b      	ldr	r3, [r3, #20]
 80022f4:	00db      	lsls	r3, r3, #3
 80022f6:	4927      	ldr	r1, [pc, #156]	; (8002394 <HAL_RCC_OscConfig+0x26c>)
 80022f8:	4313      	orrs	r3, r2
 80022fa:	600b      	str	r3, [r1, #0]
 80022fc:	e015      	b.n	800232a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80022fe:	4b26      	ldr	r3, [pc, #152]	; (8002398 <HAL_RCC_OscConfig+0x270>)
 8002300:	2200      	movs	r2, #0
 8002302:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002304:	f7ff fb5e 	bl	80019c4 <HAL_GetTick>
 8002308:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800230a:	e008      	b.n	800231e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800230c:	f7ff fb5a 	bl	80019c4 <HAL_GetTick>
 8002310:	4602      	mov	r2, r0
 8002312:	693b      	ldr	r3, [r7, #16]
 8002314:	1ad3      	subs	r3, r2, r3
 8002316:	2b02      	cmp	r3, #2
 8002318:	d901      	bls.n	800231e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800231a:	2303      	movs	r3, #3
 800231c:	e17a      	b.n	8002614 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800231e:	4b1d      	ldr	r3, [pc, #116]	; (8002394 <HAL_RCC_OscConfig+0x26c>)
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	f003 0302 	and.w	r3, r3, #2
 8002326:	2b00      	cmp	r3, #0
 8002328:	d1f0      	bne.n	800230c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f003 0308 	and.w	r3, r3, #8
 8002332:	2b00      	cmp	r3, #0
 8002334:	d03a      	beq.n	80023ac <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	699b      	ldr	r3, [r3, #24]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d019      	beq.n	8002372 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800233e:	4b17      	ldr	r3, [pc, #92]	; (800239c <HAL_RCC_OscConfig+0x274>)
 8002340:	2201      	movs	r2, #1
 8002342:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002344:	f7ff fb3e 	bl	80019c4 <HAL_GetTick>
 8002348:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800234a:	e008      	b.n	800235e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800234c:	f7ff fb3a 	bl	80019c4 <HAL_GetTick>
 8002350:	4602      	mov	r2, r0
 8002352:	693b      	ldr	r3, [r7, #16]
 8002354:	1ad3      	subs	r3, r2, r3
 8002356:	2b02      	cmp	r3, #2
 8002358:	d901      	bls.n	800235e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800235a:	2303      	movs	r3, #3
 800235c:	e15a      	b.n	8002614 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800235e:	4b0d      	ldr	r3, [pc, #52]	; (8002394 <HAL_RCC_OscConfig+0x26c>)
 8002360:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002362:	f003 0302 	and.w	r3, r3, #2
 8002366:	2b00      	cmp	r3, #0
 8002368:	d0f0      	beq.n	800234c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800236a:	2001      	movs	r0, #1
 800236c:	f000 facc 	bl	8002908 <RCC_Delay>
 8002370:	e01c      	b.n	80023ac <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002372:	4b0a      	ldr	r3, [pc, #40]	; (800239c <HAL_RCC_OscConfig+0x274>)
 8002374:	2200      	movs	r2, #0
 8002376:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002378:	f7ff fb24 	bl	80019c4 <HAL_GetTick>
 800237c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800237e:	e00f      	b.n	80023a0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002380:	f7ff fb20 	bl	80019c4 <HAL_GetTick>
 8002384:	4602      	mov	r2, r0
 8002386:	693b      	ldr	r3, [r7, #16]
 8002388:	1ad3      	subs	r3, r2, r3
 800238a:	2b02      	cmp	r3, #2
 800238c:	d908      	bls.n	80023a0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800238e:	2303      	movs	r3, #3
 8002390:	e140      	b.n	8002614 <HAL_RCC_OscConfig+0x4ec>
 8002392:	bf00      	nop
 8002394:	40021000 	.word	0x40021000
 8002398:	42420000 	.word	0x42420000
 800239c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023a0:	4b9e      	ldr	r3, [pc, #632]	; (800261c <HAL_RCC_OscConfig+0x4f4>)
 80023a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023a4:	f003 0302 	and.w	r3, r3, #2
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d1e9      	bne.n	8002380 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f003 0304 	and.w	r3, r3, #4
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	f000 80a6 	beq.w	8002506 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80023ba:	2300      	movs	r3, #0
 80023bc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80023be:	4b97      	ldr	r3, [pc, #604]	; (800261c <HAL_RCC_OscConfig+0x4f4>)
 80023c0:	69db      	ldr	r3, [r3, #28]
 80023c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d10d      	bne.n	80023e6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80023ca:	4b94      	ldr	r3, [pc, #592]	; (800261c <HAL_RCC_OscConfig+0x4f4>)
 80023cc:	69db      	ldr	r3, [r3, #28]
 80023ce:	4a93      	ldr	r2, [pc, #588]	; (800261c <HAL_RCC_OscConfig+0x4f4>)
 80023d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80023d4:	61d3      	str	r3, [r2, #28]
 80023d6:	4b91      	ldr	r3, [pc, #580]	; (800261c <HAL_RCC_OscConfig+0x4f4>)
 80023d8:	69db      	ldr	r3, [r3, #28]
 80023da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023de:	60bb      	str	r3, [r7, #8]
 80023e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80023e2:	2301      	movs	r3, #1
 80023e4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023e6:	4b8e      	ldr	r3, [pc, #568]	; (8002620 <HAL_RCC_OscConfig+0x4f8>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d118      	bne.n	8002424 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80023f2:	4b8b      	ldr	r3, [pc, #556]	; (8002620 <HAL_RCC_OscConfig+0x4f8>)
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	4a8a      	ldr	r2, [pc, #552]	; (8002620 <HAL_RCC_OscConfig+0x4f8>)
 80023f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023fc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80023fe:	f7ff fae1 	bl	80019c4 <HAL_GetTick>
 8002402:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002404:	e008      	b.n	8002418 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002406:	f7ff fadd 	bl	80019c4 <HAL_GetTick>
 800240a:	4602      	mov	r2, r0
 800240c:	693b      	ldr	r3, [r7, #16]
 800240e:	1ad3      	subs	r3, r2, r3
 8002410:	2b64      	cmp	r3, #100	; 0x64
 8002412:	d901      	bls.n	8002418 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002414:	2303      	movs	r3, #3
 8002416:	e0fd      	b.n	8002614 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002418:	4b81      	ldr	r3, [pc, #516]	; (8002620 <HAL_RCC_OscConfig+0x4f8>)
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002420:	2b00      	cmp	r3, #0
 8002422:	d0f0      	beq.n	8002406 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	68db      	ldr	r3, [r3, #12]
 8002428:	2b01      	cmp	r3, #1
 800242a:	d106      	bne.n	800243a <HAL_RCC_OscConfig+0x312>
 800242c:	4b7b      	ldr	r3, [pc, #492]	; (800261c <HAL_RCC_OscConfig+0x4f4>)
 800242e:	6a1b      	ldr	r3, [r3, #32]
 8002430:	4a7a      	ldr	r2, [pc, #488]	; (800261c <HAL_RCC_OscConfig+0x4f4>)
 8002432:	f043 0301 	orr.w	r3, r3, #1
 8002436:	6213      	str	r3, [r2, #32]
 8002438:	e02d      	b.n	8002496 <HAL_RCC_OscConfig+0x36e>
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	68db      	ldr	r3, [r3, #12]
 800243e:	2b00      	cmp	r3, #0
 8002440:	d10c      	bne.n	800245c <HAL_RCC_OscConfig+0x334>
 8002442:	4b76      	ldr	r3, [pc, #472]	; (800261c <HAL_RCC_OscConfig+0x4f4>)
 8002444:	6a1b      	ldr	r3, [r3, #32]
 8002446:	4a75      	ldr	r2, [pc, #468]	; (800261c <HAL_RCC_OscConfig+0x4f4>)
 8002448:	f023 0301 	bic.w	r3, r3, #1
 800244c:	6213      	str	r3, [r2, #32]
 800244e:	4b73      	ldr	r3, [pc, #460]	; (800261c <HAL_RCC_OscConfig+0x4f4>)
 8002450:	6a1b      	ldr	r3, [r3, #32]
 8002452:	4a72      	ldr	r2, [pc, #456]	; (800261c <HAL_RCC_OscConfig+0x4f4>)
 8002454:	f023 0304 	bic.w	r3, r3, #4
 8002458:	6213      	str	r3, [r2, #32]
 800245a:	e01c      	b.n	8002496 <HAL_RCC_OscConfig+0x36e>
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	68db      	ldr	r3, [r3, #12]
 8002460:	2b05      	cmp	r3, #5
 8002462:	d10c      	bne.n	800247e <HAL_RCC_OscConfig+0x356>
 8002464:	4b6d      	ldr	r3, [pc, #436]	; (800261c <HAL_RCC_OscConfig+0x4f4>)
 8002466:	6a1b      	ldr	r3, [r3, #32]
 8002468:	4a6c      	ldr	r2, [pc, #432]	; (800261c <HAL_RCC_OscConfig+0x4f4>)
 800246a:	f043 0304 	orr.w	r3, r3, #4
 800246e:	6213      	str	r3, [r2, #32]
 8002470:	4b6a      	ldr	r3, [pc, #424]	; (800261c <HAL_RCC_OscConfig+0x4f4>)
 8002472:	6a1b      	ldr	r3, [r3, #32]
 8002474:	4a69      	ldr	r2, [pc, #420]	; (800261c <HAL_RCC_OscConfig+0x4f4>)
 8002476:	f043 0301 	orr.w	r3, r3, #1
 800247a:	6213      	str	r3, [r2, #32]
 800247c:	e00b      	b.n	8002496 <HAL_RCC_OscConfig+0x36e>
 800247e:	4b67      	ldr	r3, [pc, #412]	; (800261c <HAL_RCC_OscConfig+0x4f4>)
 8002480:	6a1b      	ldr	r3, [r3, #32]
 8002482:	4a66      	ldr	r2, [pc, #408]	; (800261c <HAL_RCC_OscConfig+0x4f4>)
 8002484:	f023 0301 	bic.w	r3, r3, #1
 8002488:	6213      	str	r3, [r2, #32]
 800248a:	4b64      	ldr	r3, [pc, #400]	; (800261c <HAL_RCC_OscConfig+0x4f4>)
 800248c:	6a1b      	ldr	r3, [r3, #32]
 800248e:	4a63      	ldr	r2, [pc, #396]	; (800261c <HAL_RCC_OscConfig+0x4f4>)
 8002490:	f023 0304 	bic.w	r3, r3, #4
 8002494:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	68db      	ldr	r3, [r3, #12]
 800249a:	2b00      	cmp	r3, #0
 800249c:	d015      	beq.n	80024ca <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800249e:	f7ff fa91 	bl	80019c4 <HAL_GetTick>
 80024a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024a4:	e00a      	b.n	80024bc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024a6:	f7ff fa8d 	bl	80019c4 <HAL_GetTick>
 80024aa:	4602      	mov	r2, r0
 80024ac:	693b      	ldr	r3, [r7, #16]
 80024ae:	1ad3      	subs	r3, r2, r3
 80024b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80024b4:	4293      	cmp	r3, r2
 80024b6:	d901      	bls.n	80024bc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80024b8:	2303      	movs	r3, #3
 80024ba:	e0ab      	b.n	8002614 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024bc:	4b57      	ldr	r3, [pc, #348]	; (800261c <HAL_RCC_OscConfig+0x4f4>)
 80024be:	6a1b      	ldr	r3, [r3, #32]
 80024c0:	f003 0302 	and.w	r3, r3, #2
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d0ee      	beq.n	80024a6 <HAL_RCC_OscConfig+0x37e>
 80024c8:	e014      	b.n	80024f4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024ca:	f7ff fa7b 	bl	80019c4 <HAL_GetTick>
 80024ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024d0:	e00a      	b.n	80024e8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024d2:	f7ff fa77 	bl	80019c4 <HAL_GetTick>
 80024d6:	4602      	mov	r2, r0
 80024d8:	693b      	ldr	r3, [r7, #16]
 80024da:	1ad3      	subs	r3, r2, r3
 80024dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80024e0:	4293      	cmp	r3, r2
 80024e2:	d901      	bls.n	80024e8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80024e4:	2303      	movs	r3, #3
 80024e6:	e095      	b.n	8002614 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024e8:	4b4c      	ldr	r3, [pc, #304]	; (800261c <HAL_RCC_OscConfig+0x4f4>)
 80024ea:	6a1b      	ldr	r3, [r3, #32]
 80024ec:	f003 0302 	and.w	r3, r3, #2
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d1ee      	bne.n	80024d2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80024f4:	7dfb      	ldrb	r3, [r7, #23]
 80024f6:	2b01      	cmp	r3, #1
 80024f8:	d105      	bne.n	8002506 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80024fa:	4b48      	ldr	r3, [pc, #288]	; (800261c <HAL_RCC_OscConfig+0x4f4>)
 80024fc:	69db      	ldr	r3, [r3, #28]
 80024fe:	4a47      	ldr	r2, [pc, #284]	; (800261c <HAL_RCC_OscConfig+0x4f4>)
 8002500:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002504:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	69db      	ldr	r3, [r3, #28]
 800250a:	2b00      	cmp	r3, #0
 800250c:	f000 8081 	beq.w	8002612 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002510:	4b42      	ldr	r3, [pc, #264]	; (800261c <HAL_RCC_OscConfig+0x4f4>)
 8002512:	685b      	ldr	r3, [r3, #4]
 8002514:	f003 030c 	and.w	r3, r3, #12
 8002518:	2b08      	cmp	r3, #8
 800251a:	d061      	beq.n	80025e0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	69db      	ldr	r3, [r3, #28]
 8002520:	2b02      	cmp	r3, #2
 8002522:	d146      	bne.n	80025b2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002524:	4b3f      	ldr	r3, [pc, #252]	; (8002624 <HAL_RCC_OscConfig+0x4fc>)
 8002526:	2200      	movs	r2, #0
 8002528:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800252a:	f7ff fa4b 	bl	80019c4 <HAL_GetTick>
 800252e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002530:	e008      	b.n	8002544 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002532:	f7ff fa47 	bl	80019c4 <HAL_GetTick>
 8002536:	4602      	mov	r2, r0
 8002538:	693b      	ldr	r3, [r7, #16]
 800253a:	1ad3      	subs	r3, r2, r3
 800253c:	2b02      	cmp	r3, #2
 800253e:	d901      	bls.n	8002544 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002540:	2303      	movs	r3, #3
 8002542:	e067      	b.n	8002614 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002544:	4b35      	ldr	r3, [pc, #212]	; (800261c <HAL_RCC_OscConfig+0x4f4>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800254c:	2b00      	cmp	r3, #0
 800254e:	d1f0      	bne.n	8002532 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	6a1b      	ldr	r3, [r3, #32]
 8002554:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002558:	d108      	bne.n	800256c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800255a:	4b30      	ldr	r3, [pc, #192]	; (800261c <HAL_RCC_OscConfig+0x4f4>)
 800255c:	685b      	ldr	r3, [r3, #4]
 800255e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	689b      	ldr	r3, [r3, #8]
 8002566:	492d      	ldr	r1, [pc, #180]	; (800261c <HAL_RCC_OscConfig+0x4f4>)
 8002568:	4313      	orrs	r3, r2
 800256a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800256c:	4b2b      	ldr	r3, [pc, #172]	; (800261c <HAL_RCC_OscConfig+0x4f4>)
 800256e:	685b      	ldr	r3, [r3, #4]
 8002570:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6a19      	ldr	r1, [r3, #32]
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800257c:	430b      	orrs	r3, r1
 800257e:	4927      	ldr	r1, [pc, #156]	; (800261c <HAL_RCC_OscConfig+0x4f4>)
 8002580:	4313      	orrs	r3, r2
 8002582:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002584:	4b27      	ldr	r3, [pc, #156]	; (8002624 <HAL_RCC_OscConfig+0x4fc>)
 8002586:	2201      	movs	r2, #1
 8002588:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800258a:	f7ff fa1b 	bl	80019c4 <HAL_GetTick>
 800258e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002590:	e008      	b.n	80025a4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002592:	f7ff fa17 	bl	80019c4 <HAL_GetTick>
 8002596:	4602      	mov	r2, r0
 8002598:	693b      	ldr	r3, [r7, #16]
 800259a:	1ad3      	subs	r3, r2, r3
 800259c:	2b02      	cmp	r3, #2
 800259e:	d901      	bls.n	80025a4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80025a0:	2303      	movs	r3, #3
 80025a2:	e037      	b.n	8002614 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80025a4:	4b1d      	ldr	r3, [pc, #116]	; (800261c <HAL_RCC_OscConfig+0x4f4>)
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d0f0      	beq.n	8002592 <HAL_RCC_OscConfig+0x46a>
 80025b0:	e02f      	b.n	8002612 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025b2:	4b1c      	ldr	r3, [pc, #112]	; (8002624 <HAL_RCC_OscConfig+0x4fc>)
 80025b4:	2200      	movs	r2, #0
 80025b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025b8:	f7ff fa04 	bl	80019c4 <HAL_GetTick>
 80025bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80025be:	e008      	b.n	80025d2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025c0:	f7ff fa00 	bl	80019c4 <HAL_GetTick>
 80025c4:	4602      	mov	r2, r0
 80025c6:	693b      	ldr	r3, [r7, #16]
 80025c8:	1ad3      	subs	r3, r2, r3
 80025ca:	2b02      	cmp	r3, #2
 80025cc:	d901      	bls.n	80025d2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80025ce:	2303      	movs	r3, #3
 80025d0:	e020      	b.n	8002614 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80025d2:	4b12      	ldr	r3, [pc, #72]	; (800261c <HAL_RCC_OscConfig+0x4f4>)
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d1f0      	bne.n	80025c0 <HAL_RCC_OscConfig+0x498>
 80025de:	e018      	b.n	8002612 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	69db      	ldr	r3, [r3, #28]
 80025e4:	2b01      	cmp	r3, #1
 80025e6:	d101      	bne.n	80025ec <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80025e8:	2301      	movs	r3, #1
 80025ea:	e013      	b.n	8002614 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80025ec:	4b0b      	ldr	r3, [pc, #44]	; (800261c <HAL_RCC_OscConfig+0x4f4>)
 80025ee:	685b      	ldr	r3, [r3, #4]
 80025f0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6a1b      	ldr	r3, [r3, #32]
 80025fc:	429a      	cmp	r2, r3
 80025fe:	d106      	bne.n	800260e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800260a:	429a      	cmp	r2, r3
 800260c:	d001      	beq.n	8002612 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800260e:	2301      	movs	r3, #1
 8002610:	e000      	b.n	8002614 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002612:	2300      	movs	r3, #0
}
 8002614:	4618      	mov	r0, r3
 8002616:	3718      	adds	r7, #24
 8002618:	46bd      	mov	sp, r7
 800261a:	bd80      	pop	{r7, pc}
 800261c:	40021000 	.word	0x40021000
 8002620:	40007000 	.word	0x40007000
 8002624:	42420060 	.word	0x42420060

08002628 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b084      	sub	sp, #16
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
 8002630:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	2b00      	cmp	r3, #0
 8002636:	d101      	bne.n	800263c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002638:	2301      	movs	r3, #1
 800263a:	e0d0      	b.n	80027de <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800263c:	4b6a      	ldr	r3, [pc, #424]	; (80027e8 <HAL_RCC_ClockConfig+0x1c0>)
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f003 0307 	and.w	r3, r3, #7
 8002644:	683a      	ldr	r2, [r7, #0]
 8002646:	429a      	cmp	r2, r3
 8002648:	d910      	bls.n	800266c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800264a:	4b67      	ldr	r3, [pc, #412]	; (80027e8 <HAL_RCC_ClockConfig+0x1c0>)
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f023 0207 	bic.w	r2, r3, #7
 8002652:	4965      	ldr	r1, [pc, #404]	; (80027e8 <HAL_RCC_ClockConfig+0x1c0>)
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	4313      	orrs	r3, r2
 8002658:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800265a:	4b63      	ldr	r3, [pc, #396]	; (80027e8 <HAL_RCC_ClockConfig+0x1c0>)
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f003 0307 	and.w	r3, r3, #7
 8002662:	683a      	ldr	r2, [r7, #0]
 8002664:	429a      	cmp	r2, r3
 8002666:	d001      	beq.n	800266c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002668:	2301      	movs	r3, #1
 800266a:	e0b8      	b.n	80027de <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f003 0302 	and.w	r3, r3, #2
 8002674:	2b00      	cmp	r3, #0
 8002676:	d020      	beq.n	80026ba <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f003 0304 	and.w	r3, r3, #4
 8002680:	2b00      	cmp	r3, #0
 8002682:	d005      	beq.n	8002690 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002684:	4b59      	ldr	r3, [pc, #356]	; (80027ec <HAL_RCC_ClockConfig+0x1c4>)
 8002686:	685b      	ldr	r3, [r3, #4]
 8002688:	4a58      	ldr	r2, [pc, #352]	; (80027ec <HAL_RCC_ClockConfig+0x1c4>)
 800268a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800268e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f003 0308 	and.w	r3, r3, #8
 8002698:	2b00      	cmp	r3, #0
 800269a:	d005      	beq.n	80026a8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800269c:	4b53      	ldr	r3, [pc, #332]	; (80027ec <HAL_RCC_ClockConfig+0x1c4>)
 800269e:	685b      	ldr	r3, [r3, #4]
 80026a0:	4a52      	ldr	r2, [pc, #328]	; (80027ec <HAL_RCC_ClockConfig+0x1c4>)
 80026a2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80026a6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80026a8:	4b50      	ldr	r3, [pc, #320]	; (80027ec <HAL_RCC_ClockConfig+0x1c4>)
 80026aa:	685b      	ldr	r3, [r3, #4]
 80026ac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	689b      	ldr	r3, [r3, #8]
 80026b4:	494d      	ldr	r1, [pc, #308]	; (80027ec <HAL_RCC_ClockConfig+0x1c4>)
 80026b6:	4313      	orrs	r3, r2
 80026b8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f003 0301 	and.w	r3, r3, #1
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d040      	beq.n	8002748 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	685b      	ldr	r3, [r3, #4]
 80026ca:	2b01      	cmp	r3, #1
 80026cc:	d107      	bne.n	80026de <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026ce:	4b47      	ldr	r3, [pc, #284]	; (80027ec <HAL_RCC_ClockConfig+0x1c4>)
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d115      	bne.n	8002706 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80026da:	2301      	movs	r3, #1
 80026dc:	e07f      	b.n	80027de <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	685b      	ldr	r3, [r3, #4]
 80026e2:	2b02      	cmp	r3, #2
 80026e4:	d107      	bne.n	80026f6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80026e6:	4b41      	ldr	r3, [pc, #260]	; (80027ec <HAL_RCC_ClockConfig+0x1c4>)
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d109      	bne.n	8002706 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80026f2:	2301      	movs	r3, #1
 80026f4:	e073      	b.n	80027de <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026f6:	4b3d      	ldr	r3, [pc, #244]	; (80027ec <HAL_RCC_ClockConfig+0x1c4>)
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f003 0302 	and.w	r3, r3, #2
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d101      	bne.n	8002706 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002702:	2301      	movs	r3, #1
 8002704:	e06b      	b.n	80027de <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002706:	4b39      	ldr	r3, [pc, #228]	; (80027ec <HAL_RCC_ClockConfig+0x1c4>)
 8002708:	685b      	ldr	r3, [r3, #4]
 800270a:	f023 0203 	bic.w	r2, r3, #3
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	685b      	ldr	r3, [r3, #4]
 8002712:	4936      	ldr	r1, [pc, #216]	; (80027ec <HAL_RCC_ClockConfig+0x1c4>)
 8002714:	4313      	orrs	r3, r2
 8002716:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002718:	f7ff f954 	bl	80019c4 <HAL_GetTick>
 800271c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800271e:	e00a      	b.n	8002736 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002720:	f7ff f950 	bl	80019c4 <HAL_GetTick>
 8002724:	4602      	mov	r2, r0
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	1ad3      	subs	r3, r2, r3
 800272a:	f241 3288 	movw	r2, #5000	; 0x1388
 800272e:	4293      	cmp	r3, r2
 8002730:	d901      	bls.n	8002736 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002732:	2303      	movs	r3, #3
 8002734:	e053      	b.n	80027de <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002736:	4b2d      	ldr	r3, [pc, #180]	; (80027ec <HAL_RCC_ClockConfig+0x1c4>)
 8002738:	685b      	ldr	r3, [r3, #4]
 800273a:	f003 020c 	and.w	r2, r3, #12
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	685b      	ldr	r3, [r3, #4]
 8002742:	009b      	lsls	r3, r3, #2
 8002744:	429a      	cmp	r2, r3
 8002746:	d1eb      	bne.n	8002720 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002748:	4b27      	ldr	r3, [pc, #156]	; (80027e8 <HAL_RCC_ClockConfig+0x1c0>)
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f003 0307 	and.w	r3, r3, #7
 8002750:	683a      	ldr	r2, [r7, #0]
 8002752:	429a      	cmp	r2, r3
 8002754:	d210      	bcs.n	8002778 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002756:	4b24      	ldr	r3, [pc, #144]	; (80027e8 <HAL_RCC_ClockConfig+0x1c0>)
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f023 0207 	bic.w	r2, r3, #7
 800275e:	4922      	ldr	r1, [pc, #136]	; (80027e8 <HAL_RCC_ClockConfig+0x1c0>)
 8002760:	683b      	ldr	r3, [r7, #0]
 8002762:	4313      	orrs	r3, r2
 8002764:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002766:	4b20      	ldr	r3, [pc, #128]	; (80027e8 <HAL_RCC_ClockConfig+0x1c0>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f003 0307 	and.w	r3, r3, #7
 800276e:	683a      	ldr	r2, [r7, #0]
 8002770:	429a      	cmp	r2, r3
 8002772:	d001      	beq.n	8002778 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002774:	2301      	movs	r3, #1
 8002776:	e032      	b.n	80027de <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f003 0304 	and.w	r3, r3, #4
 8002780:	2b00      	cmp	r3, #0
 8002782:	d008      	beq.n	8002796 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002784:	4b19      	ldr	r3, [pc, #100]	; (80027ec <HAL_RCC_ClockConfig+0x1c4>)
 8002786:	685b      	ldr	r3, [r3, #4]
 8002788:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	68db      	ldr	r3, [r3, #12]
 8002790:	4916      	ldr	r1, [pc, #88]	; (80027ec <HAL_RCC_ClockConfig+0x1c4>)
 8002792:	4313      	orrs	r3, r2
 8002794:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f003 0308 	and.w	r3, r3, #8
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d009      	beq.n	80027b6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80027a2:	4b12      	ldr	r3, [pc, #72]	; (80027ec <HAL_RCC_ClockConfig+0x1c4>)
 80027a4:	685b      	ldr	r3, [r3, #4]
 80027a6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	691b      	ldr	r3, [r3, #16]
 80027ae:	00db      	lsls	r3, r3, #3
 80027b0:	490e      	ldr	r1, [pc, #56]	; (80027ec <HAL_RCC_ClockConfig+0x1c4>)
 80027b2:	4313      	orrs	r3, r2
 80027b4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80027b6:	f000 f821 	bl	80027fc <HAL_RCC_GetSysClockFreq>
 80027ba:	4602      	mov	r2, r0
 80027bc:	4b0b      	ldr	r3, [pc, #44]	; (80027ec <HAL_RCC_ClockConfig+0x1c4>)
 80027be:	685b      	ldr	r3, [r3, #4]
 80027c0:	091b      	lsrs	r3, r3, #4
 80027c2:	f003 030f 	and.w	r3, r3, #15
 80027c6:	490a      	ldr	r1, [pc, #40]	; (80027f0 <HAL_RCC_ClockConfig+0x1c8>)
 80027c8:	5ccb      	ldrb	r3, [r1, r3]
 80027ca:	fa22 f303 	lsr.w	r3, r2, r3
 80027ce:	4a09      	ldr	r2, [pc, #36]	; (80027f4 <HAL_RCC_ClockConfig+0x1cc>)
 80027d0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80027d2:	4b09      	ldr	r3, [pc, #36]	; (80027f8 <HAL_RCC_ClockConfig+0x1d0>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	4618      	mov	r0, r3
 80027d8:	f7ff f8b2 	bl	8001940 <HAL_InitTick>

  return HAL_OK;
 80027dc:	2300      	movs	r3, #0
}
 80027de:	4618      	mov	r0, r3
 80027e0:	3710      	adds	r7, #16
 80027e2:	46bd      	mov	sp, r7
 80027e4:	bd80      	pop	{r7, pc}
 80027e6:	bf00      	nop
 80027e8:	40022000 	.word	0x40022000
 80027ec:	40021000 	.word	0x40021000
 80027f0:	08004d8c 	.word	0x08004d8c
 80027f4:	20000038 	.word	0x20000038
 80027f8:	2000003c 	.word	0x2000003c

080027fc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80027fc:	b480      	push	{r7}
 80027fe:	b087      	sub	sp, #28
 8002800:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002802:	2300      	movs	r3, #0
 8002804:	60fb      	str	r3, [r7, #12]
 8002806:	2300      	movs	r3, #0
 8002808:	60bb      	str	r3, [r7, #8]
 800280a:	2300      	movs	r3, #0
 800280c:	617b      	str	r3, [r7, #20]
 800280e:	2300      	movs	r3, #0
 8002810:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002812:	2300      	movs	r3, #0
 8002814:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002816:	4b1e      	ldr	r3, [pc, #120]	; (8002890 <HAL_RCC_GetSysClockFreq+0x94>)
 8002818:	685b      	ldr	r3, [r3, #4]
 800281a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	f003 030c 	and.w	r3, r3, #12
 8002822:	2b04      	cmp	r3, #4
 8002824:	d002      	beq.n	800282c <HAL_RCC_GetSysClockFreq+0x30>
 8002826:	2b08      	cmp	r3, #8
 8002828:	d003      	beq.n	8002832 <HAL_RCC_GetSysClockFreq+0x36>
 800282a:	e027      	b.n	800287c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800282c:	4b19      	ldr	r3, [pc, #100]	; (8002894 <HAL_RCC_GetSysClockFreq+0x98>)
 800282e:	613b      	str	r3, [r7, #16]
      break;
 8002830:	e027      	b.n	8002882 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	0c9b      	lsrs	r3, r3, #18
 8002836:	f003 030f 	and.w	r3, r3, #15
 800283a:	4a17      	ldr	r2, [pc, #92]	; (8002898 <HAL_RCC_GetSysClockFreq+0x9c>)
 800283c:	5cd3      	ldrb	r3, [r2, r3]
 800283e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002846:	2b00      	cmp	r3, #0
 8002848:	d010      	beq.n	800286c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800284a:	4b11      	ldr	r3, [pc, #68]	; (8002890 <HAL_RCC_GetSysClockFreq+0x94>)
 800284c:	685b      	ldr	r3, [r3, #4]
 800284e:	0c5b      	lsrs	r3, r3, #17
 8002850:	f003 0301 	and.w	r3, r3, #1
 8002854:	4a11      	ldr	r2, [pc, #68]	; (800289c <HAL_RCC_GetSysClockFreq+0xa0>)
 8002856:	5cd3      	ldrb	r3, [r2, r3]
 8002858:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	4a0d      	ldr	r2, [pc, #52]	; (8002894 <HAL_RCC_GetSysClockFreq+0x98>)
 800285e:	fb02 f203 	mul.w	r2, r2, r3
 8002862:	68bb      	ldr	r3, [r7, #8]
 8002864:	fbb2 f3f3 	udiv	r3, r2, r3
 8002868:	617b      	str	r3, [r7, #20]
 800286a:	e004      	b.n	8002876 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	4a0c      	ldr	r2, [pc, #48]	; (80028a0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002870:	fb02 f303 	mul.w	r3, r2, r3
 8002874:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002876:	697b      	ldr	r3, [r7, #20]
 8002878:	613b      	str	r3, [r7, #16]
      break;
 800287a:	e002      	b.n	8002882 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800287c:	4b05      	ldr	r3, [pc, #20]	; (8002894 <HAL_RCC_GetSysClockFreq+0x98>)
 800287e:	613b      	str	r3, [r7, #16]
      break;
 8002880:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002882:	693b      	ldr	r3, [r7, #16]
}
 8002884:	4618      	mov	r0, r3
 8002886:	371c      	adds	r7, #28
 8002888:	46bd      	mov	sp, r7
 800288a:	bc80      	pop	{r7}
 800288c:	4770      	bx	lr
 800288e:	bf00      	nop
 8002890:	40021000 	.word	0x40021000
 8002894:	007a1200 	.word	0x007a1200
 8002898:	08004da4 	.word	0x08004da4
 800289c:	08004db4 	.word	0x08004db4
 80028a0:	003d0900 	.word	0x003d0900

080028a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80028a4:	b480      	push	{r7}
 80028a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80028a8:	4b02      	ldr	r3, [pc, #8]	; (80028b4 <HAL_RCC_GetHCLKFreq+0x10>)
 80028aa:	681b      	ldr	r3, [r3, #0]
}
 80028ac:	4618      	mov	r0, r3
 80028ae:	46bd      	mov	sp, r7
 80028b0:	bc80      	pop	{r7}
 80028b2:	4770      	bx	lr
 80028b4:	20000038 	.word	0x20000038

080028b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80028bc:	f7ff fff2 	bl	80028a4 <HAL_RCC_GetHCLKFreq>
 80028c0:	4602      	mov	r2, r0
 80028c2:	4b05      	ldr	r3, [pc, #20]	; (80028d8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80028c4:	685b      	ldr	r3, [r3, #4]
 80028c6:	0a1b      	lsrs	r3, r3, #8
 80028c8:	f003 0307 	and.w	r3, r3, #7
 80028cc:	4903      	ldr	r1, [pc, #12]	; (80028dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80028ce:	5ccb      	ldrb	r3, [r1, r3]
 80028d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80028d4:	4618      	mov	r0, r3
 80028d6:	bd80      	pop	{r7, pc}
 80028d8:	40021000 	.word	0x40021000
 80028dc:	08004d9c 	.word	0x08004d9c

080028e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80028e4:	f7ff ffde 	bl	80028a4 <HAL_RCC_GetHCLKFreq>
 80028e8:	4602      	mov	r2, r0
 80028ea:	4b05      	ldr	r3, [pc, #20]	; (8002900 <HAL_RCC_GetPCLK2Freq+0x20>)
 80028ec:	685b      	ldr	r3, [r3, #4]
 80028ee:	0adb      	lsrs	r3, r3, #11
 80028f0:	f003 0307 	and.w	r3, r3, #7
 80028f4:	4903      	ldr	r1, [pc, #12]	; (8002904 <HAL_RCC_GetPCLK2Freq+0x24>)
 80028f6:	5ccb      	ldrb	r3, [r1, r3]
 80028f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80028fc:	4618      	mov	r0, r3
 80028fe:	bd80      	pop	{r7, pc}
 8002900:	40021000 	.word	0x40021000
 8002904:	08004d9c 	.word	0x08004d9c

08002908 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002908:	b480      	push	{r7}
 800290a:	b085      	sub	sp, #20
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002910:	4b0a      	ldr	r3, [pc, #40]	; (800293c <RCC_Delay+0x34>)
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	4a0a      	ldr	r2, [pc, #40]	; (8002940 <RCC_Delay+0x38>)
 8002916:	fba2 2303 	umull	r2, r3, r2, r3
 800291a:	0a5b      	lsrs	r3, r3, #9
 800291c:	687a      	ldr	r2, [r7, #4]
 800291e:	fb02 f303 	mul.w	r3, r2, r3
 8002922:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002924:	bf00      	nop
  }
  while (Delay --);
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	1e5a      	subs	r2, r3, #1
 800292a:	60fa      	str	r2, [r7, #12]
 800292c:	2b00      	cmp	r3, #0
 800292e:	d1f9      	bne.n	8002924 <RCC_Delay+0x1c>
}
 8002930:	bf00      	nop
 8002932:	bf00      	nop
 8002934:	3714      	adds	r7, #20
 8002936:	46bd      	mov	sp, r7
 8002938:	bc80      	pop	{r7}
 800293a:	4770      	bx	lr
 800293c:	20000038 	.word	0x20000038
 8002940:	10624dd3 	.word	0x10624dd3

08002944 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b082      	sub	sp, #8
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d101      	bne.n	8002956 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002952:	2301      	movs	r3, #1
 8002954:	e041      	b.n	80029da <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800295c:	b2db      	uxtb	r3, r3
 800295e:	2b00      	cmp	r3, #0
 8002960:	d106      	bne.n	8002970 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	2200      	movs	r2, #0
 8002966:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800296a:	6878      	ldr	r0, [r7, #4]
 800296c:	f7fe fe66 	bl	800163c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	2202      	movs	r2, #2
 8002974:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681a      	ldr	r2, [r3, #0]
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	3304      	adds	r3, #4
 8002980:	4619      	mov	r1, r3
 8002982:	4610      	mov	r0, r2
 8002984:	f000 fc30 	bl	80031e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	2201      	movs	r2, #1
 800298c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2201      	movs	r2, #1
 8002994:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2201      	movs	r2, #1
 800299c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	2201      	movs	r2, #1
 80029a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2201      	movs	r2, #1
 80029ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	2201      	movs	r2, #1
 80029b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	2201      	movs	r2, #1
 80029bc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	2201      	movs	r2, #1
 80029c4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	2201      	movs	r2, #1
 80029cc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	2201      	movs	r2, #1
 80029d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80029d8:	2300      	movs	r3, #0
}
 80029da:	4618      	mov	r0, r3
 80029dc:	3708      	adds	r7, #8
 80029de:	46bd      	mov	sp, r7
 80029e0:	bd80      	pop	{r7, pc}
	...

080029e4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80029e4:	b480      	push	{r7}
 80029e6:	b085      	sub	sp, #20
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80029f2:	b2db      	uxtb	r3, r3
 80029f4:	2b01      	cmp	r3, #1
 80029f6:	d001      	beq.n	80029fc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80029f8:	2301      	movs	r3, #1
 80029fa:	e03a      	b.n	8002a72 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2202      	movs	r2, #2
 8002a00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	68da      	ldr	r2, [r3, #12]
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f042 0201 	orr.w	r2, r2, #1
 8002a12:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	4a18      	ldr	r2, [pc, #96]	; (8002a7c <HAL_TIM_Base_Start_IT+0x98>)
 8002a1a:	4293      	cmp	r3, r2
 8002a1c:	d00e      	beq.n	8002a3c <HAL_TIM_Base_Start_IT+0x58>
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a26:	d009      	beq.n	8002a3c <HAL_TIM_Base_Start_IT+0x58>
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	4a14      	ldr	r2, [pc, #80]	; (8002a80 <HAL_TIM_Base_Start_IT+0x9c>)
 8002a2e:	4293      	cmp	r3, r2
 8002a30:	d004      	beq.n	8002a3c <HAL_TIM_Base_Start_IT+0x58>
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	4a13      	ldr	r2, [pc, #76]	; (8002a84 <HAL_TIM_Base_Start_IT+0xa0>)
 8002a38:	4293      	cmp	r3, r2
 8002a3a:	d111      	bne.n	8002a60 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	689b      	ldr	r3, [r3, #8]
 8002a42:	f003 0307 	and.w	r3, r3, #7
 8002a46:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	2b06      	cmp	r3, #6
 8002a4c:	d010      	beq.n	8002a70 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	681a      	ldr	r2, [r3, #0]
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f042 0201 	orr.w	r2, r2, #1
 8002a5c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a5e:	e007      	b.n	8002a70 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	681a      	ldr	r2, [r3, #0]
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f042 0201 	orr.w	r2, r2, #1
 8002a6e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002a70:	2300      	movs	r3, #0
}
 8002a72:	4618      	mov	r0, r3
 8002a74:	3714      	adds	r7, #20
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bc80      	pop	{r7}
 8002a7a:	4770      	bx	lr
 8002a7c:	40012c00 	.word	0x40012c00
 8002a80:	40000400 	.word	0x40000400
 8002a84:	40000800 	.word	0x40000800

08002a88 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b082      	sub	sp, #8
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d101      	bne.n	8002a9a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002a96:	2301      	movs	r3, #1
 8002a98:	e041      	b.n	8002b1e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002aa0:	b2db      	uxtb	r3, r3
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d106      	bne.n	8002ab4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002aae:	6878      	ldr	r0, [r7, #4]
 8002ab0:	f000 f839 	bl	8002b26 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2202      	movs	r2, #2
 8002ab8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681a      	ldr	r2, [r3, #0]
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	3304      	adds	r3, #4
 8002ac4:	4619      	mov	r1, r3
 8002ac6:	4610      	mov	r0, r2
 8002ac8:	f000 fb8e 	bl	80031e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	2201      	movs	r2, #1
 8002ad0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2201      	movs	r2, #1
 8002ad8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2201      	movs	r2, #1
 8002ae0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	2201      	movs	r2, #1
 8002ae8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	2201      	movs	r2, #1
 8002af0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2201      	movs	r2, #1
 8002af8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2201      	movs	r2, #1
 8002b00:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2201      	movs	r2, #1
 8002b08:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	2201      	movs	r2, #1
 8002b10:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	2201      	movs	r2, #1
 8002b18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002b1c:	2300      	movs	r3, #0
}
 8002b1e:	4618      	mov	r0, r3
 8002b20:	3708      	adds	r7, #8
 8002b22:	46bd      	mov	sp, r7
 8002b24:	bd80      	pop	{r7, pc}

08002b26 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002b26:	b480      	push	{r7}
 8002b28:	b083      	sub	sp, #12
 8002b2a:	af00      	add	r7, sp, #0
 8002b2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002b2e:	bf00      	nop
 8002b30:	370c      	adds	r7, #12
 8002b32:	46bd      	mov	sp, r7
 8002b34:	bc80      	pop	{r7}
 8002b36:	4770      	bx	lr

08002b38 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b084      	sub	sp, #16
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
 8002b40:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002b42:	683b      	ldr	r3, [r7, #0]
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d109      	bne.n	8002b5c <HAL_TIM_PWM_Start+0x24>
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002b4e:	b2db      	uxtb	r3, r3
 8002b50:	2b01      	cmp	r3, #1
 8002b52:	bf14      	ite	ne
 8002b54:	2301      	movne	r3, #1
 8002b56:	2300      	moveq	r3, #0
 8002b58:	b2db      	uxtb	r3, r3
 8002b5a:	e022      	b.n	8002ba2 <HAL_TIM_PWM_Start+0x6a>
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	2b04      	cmp	r3, #4
 8002b60:	d109      	bne.n	8002b76 <HAL_TIM_PWM_Start+0x3e>
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002b68:	b2db      	uxtb	r3, r3
 8002b6a:	2b01      	cmp	r3, #1
 8002b6c:	bf14      	ite	ne
 8002b6e:	2301      	movne	r3, #1
 8002b70:	2300      	moveq	r3, #0
 8002b72:	b2db      	uxtb	r3, r3
 8002b74:	e015      	b.n	8002ba2 <HAL_TIM_PWM_Start+0x6a>
 8002b76:	683b      	ldr	r3, [r7, #0]
 8002b78:	2b08      	cmp	r3, #8
 8002b7a:	d109      	bne.n	8002b90 <HAL_TIM_PWM_Start+0x58>
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002b82:	b2db      	uxtb	r3, r3
 8002b84:	2b01      	cmp	r3, #1
 8002b86:	bf14      	ite	ne
 8002b88:	2301      	movne	r3, #1
 8002b8a:	2300      	moveq	r3, #0
 8002b8c:	b2db      	uxtb	r3, r3
 8002b8e:	e008      	b.n	8002ba2 <HAL_TIM_PWM_Start+0x6a>
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002b96:	b2db      	uxtb	r3, r3
 8002b98:	2b01      	cmp	r3, #1
 8002b9a:	bf14      	ite	ne
 8002b9c:	2301      	movne	r3, #1
 8002b9e:	2300      	moveq	r3, #0
 8002ba0:	b2db      	uxtb	r3, r3
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d001      	beq.n	8002baa <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002ba6:	2301      	movs	r3, #1
 8002ba8:	e05e      	b.n	8002c68 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d104      	bne.n	8002bba <HAL_TIM_PWM_Start+0x82>
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	2202      	movs	r2, #2
 8002bb4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002bb8:	e013      	b.n	8002be2 <HAL_TIM_PWM_Start+0xaa>
 8002bba:	683b      	ldr	r3, [r7, #0]
 8002bbc:	2b04      	cmp	r3, #4
 8002bbe:	d104      	bne.n	8002bca <HAL_TIM_PWM_Start+0x92>
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	2202      	movs	r2, #2
 8002bc4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002bc8:	e00b      	b.n	8002be2 <HAL_TIM_PWM_Start+0xaa>
 8002bca:	683b      	ldr	r3, [r7, #0]
 8002bcc:	2b08      	cmp	r3, #8
 8002bce:	d104      	bne.n	8002bda <HAL_TIM_PWM_Start+0xa2>
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	2202      	movs	r2, #2
 8002bd4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002bd8:	e003      	b.n	8002be2 <HAL_TIM_PWM_Start+0xaa>
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	2202      	movs	r2, #2
 8002bde:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	2201      	movs	r2, #1
 8002be8:	6839      	ldr	r1, [r7, #0]
 8002bea:	4618      	mov	r0, r3
 8002bec:	f000 fd7c 	bl	80036e8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	4a1e      	ldr	r2, [pc, #120]	; (8002c70 <HAL_TIM_PWM_Start+0x138>)
 8002bf6:	4293      	cmp	r3, r2
 8002bf8:	d107      	bne.n	8002c0a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002c08:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	4a18      	ldr	r2, [pc, #96]	; (8002c70 <HAL_TIM_PWM_Start+0x138>)
 8002c10:	4293      	cmp	r3, r2
 8002c12:	d00e      	beq.n	8002c32 <HAL_TIM_PWM_Start+0xfa>
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c1c:	d009      	beq.n	8002c32 <HAL_TIM_PWM_Start+0xfa>
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	4a14      	ldr	r2, [pc, #80]	; (8002c74 <HAL_TIM_PWM_Start+0x13c>)
 8002c24:	4293      	cmp	r3, r2
 8002c26:	d004      	beq.n	8002c32 <HAL_TIM_PWM_Start+0xfa>
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	4a12      	ldr	r2, [pc, #72]	; (8002c78 <HAL_TIM_PWM_Start+0x140>)
 8002c2e:	4293      	cmp	r3, r2
 8002c30:	d111      	bne.n	8002c56 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	689b      	ldr	r3, [r3, #8]
 8002c38:	f003 0307 	and.w	r3, r3, #7
 8002c3c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	2b06      	cmp	r3, #6
 8002c42:	d010      	beq.n	8002c66 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	681a      	ldr	r2, [r3, #0]
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f042 0201 	orr.w	r2, r2, #1
 8002c52:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c54:	e007      	b.n	8002c66 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	681a      	ldr	r2, [r3, #0]
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f042 0201 	orr.w	r2, r2, #1
 8002c64:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002c66:	2300      	movs	r3, #0
}
 8002c68:	4618      	mov	r0, r3
 8002c6a:	3710      	adds	r7, #16
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	bd80      	pop	{r7, pc}
 8002c70:	40012c00 	.word	0x40012c00
 8002c74:	40000400 	.word	0x40000400
 8002c78:	40000800 	.word	0x40000800

08002c7c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b082      	sub	sp, #8
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	691b      	ldr	r3, [r3, #16]
 8002c8a:	f003 0302 	and.w	r3, r3, #2
 8002c8e:	2b02      	cmp	r3, #2
 8002c90:	d122      	bne.n	8002cd8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	68db      	ldr	r3, [r3, #12]
 8002c98:	f003 0302 	and.w	r3, r3, #2
 8002c9c:	2b02      	cmp	r3, #2
 8002c9e:	d11b      	bne.n	8002cd8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f06f 0202 	mvn.w	r2, #2
 8002ca8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	2201      	movs	r2, #1
 8002cae:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	699b      	ldr	r3, [r3, #24]
 8002cb6:	f003 0303 	and.w	r3, r3, #3
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d003      	beq.n	8002cc6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002cbe:	6878      	ldr	r0, [r7, #4]
 8002cc0:	f000 fa76 	bl	80031b0 <HAL_TIM_IC_CaptureCallback>
 8002cc4:	e005      	b.n	8002cd2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002cc6:	6878      	ldr	r0, [r7, #4]
 8002cc8:	f000 fa69 	bl	800319e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ccc:	6878      	ldr	r0, [r7, #4]
 8002cce:	f000 fa78 	bl	80031c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	691b      	ldr	r3, [r3, #16]
 8002cde:	f003 0304 	and.w	r3, r3, #4
 8002ce2:	2b04      	cmp	r3, #4
 8002ce4:	d122      	bne.n	8002d2c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	68db      	ldr	r3, [r3, #12]
 8002cec:	f003 0304 	and.w	r3, r3, #4
 8002cf0:	2b04      	cmp	r3, #4
 8002cf2:	d11b      	bne.n	8002d2c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f06f 0204 	mvn.w	r2, #4
 8002cfc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	2202      	movs	r2, #2
 8002d02:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	699b      	ldr	r3, [r3, #24]
 8002d0a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d003      	beq.n	8002d1a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d12:	6878      	ldr	r0, [r7, #4]
 8002d14:	f000 fa4c 	bl	80031b0 <HAL_TIM_IC_CaptureCallback>
 8002d18:	e005      	b.n	8002d26 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d1a:	6878      	ldr	r0, [r7, #4]
 8002d1c:	f000 fa3f 	bl	800319e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d20:	6878      	ldr	r0, [r7, #4]
 8002d22:	f000 fa4e 	bl	80031c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	2200      	movs	r2, #0
 8002d2a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	691b      	ldr	r3, [r3, #16]
 8002d32:	f003 0308 	and.w	r3, r3, #8
 8002d36:	2b08      	cmp	r3, #8
 8002d38:	d122      	bne.n	8002d80 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	68db      	ldr	r3, [r3, #12]
 8002d40:	f003 0308 	and.w	r3, r3, #8
 8002d44:	2b08      	cmp	r3, #8
 8002d46:	d11b      	bne.n	8002d80 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f06f 0208 	mvn.w	r2, #8
 8002d50:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	2204      	movs	r2, #4
 8002d56:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	69db      	ldr	r3, [r3, #28]
 8002d5e:	f003 0303 	and.w	r3, r3, #3
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d003      	beq.n	8002d6e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d66:	6878      	ldr	r0, [r7, #4]
 8002d68:	f000 fa22 	bl	80031b0 <HAL_TIM_IC_CaptureCallback>
 8002d6c:	e005      	b.n	8002d7a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d6e:	6878      	ldr	r0, [r7, #4]
 8002d70:	f000 fa15 	bl	800319e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d74:	6878      	ldr	r0, [r7, #4]
 8002d76:	f000 fa24 	bl	80031c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	691b      	ldr	r3, [r3, #16]
 8002d86:	f003 0310 	and.w	r3, r3, #16
 8002d8a:	2b10      	cmp	r3, #16
 8002d8c:	d122      	bne.n	8002dd4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	68db      	ldr	r3, [r3, #12]
 8002d94:	f003 0310 	and.w	r3, r3, #16
 8002d98:	2b10      	cmp	r3, #16
 8002d9a:	d11b      	bne.n	8002dd4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f06f 0210 	mvn.w	r2, #16
 8002da4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	2208      	movs	r2, #8
 8002daa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	69db      	ldr	r3, [r3, #28]
 8002db2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d003      	beq.n	8002dc2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002dba:	6878      	ldr	r0, [r7, #4]
 8002dbc:	f000 f9f8 	bl	80031b0 <HAL_TIM_IC_CaptureCallback>
 8002dc0:	e005      	b.n	8002dce <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002dc2:	6878      	ldr	r0, [r7, #4]
 8002dc4:	f000 f9eb 	bl	800319e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002dc8:	6878      	ldr	r0, [r7, #4]
 8002dca:	f000 f9fa 	bl	80031c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	691b      	ldr	r3, [r3, #16]
 8002dda:	f003 0301 	and.w	r3, r3, #1
 8002dde:	2b01      	cmp	r3, #1
 8002de0:	d10e      	bne.n	8002e00 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	68db      	ldr	r3, [r3, #12]
 8002de8:	f003 0301 	and.w	r3, r3, #1
 8002dec:	2b01      	cmp	r3, #1
 8002dee:	d107      	bne.n	8002e00 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f06f 0201 	mvn.w	r2, #1
 8002df8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002dfa:	6878      	ldr	r0, [r7, #4]
 8002dfc:	f7fe f8be 	bl	8000f7c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	691b      	ldr	r3, [r3, #16]
 8002e06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e0a:	2b80      	cmp	r3, #128	; 0x80
 8002e0c:	d10e      	bne.n	8002e2c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	68db      	ldr	r3, [r3, #12]
 8002e14:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e18:	2b80      	cmp	r3, #128	; 0x80
 8002e1a:	d107      	bne.n	8002e2c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002e24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002e26:	6878      	ldr	r0, [r7, #4]
 8002e28:	f000 fce9 	bl	80037fe <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	691b      	ldr	r3, [r3, #16]
 8002e32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e36:	2b40      	cmp	r3, #64	; 0x40
 8002e38:	d10e      	bne.n	8002e58 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	68db      	ldr	r3, [r3, #12]
 8002e40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e44:	2b40      	cmp	r3, #64	; 0x40
 8002e46:	d107      	bne.n	8002e58 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002e50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002e52:	6878      	ldr	r0, [r7, #4]
 8002e54:	f000 f9be 	bl	80031d4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	691b      	ldr	r3, [r3, #16]
 8002e5e:	f003 0320 	and.w	r3, r3, #32
 8002e62:	2b20      	cmp	r3, #32
 8002e64:	d10e      	bne.n	8002e84 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	68db      	ldr	r3, [r3, #12]
 8002e6c:	f003 0320 	and.w	r3, r3, #32
 8002e70:	2b20      	cmp	r3, #32
 8002e72:	d107      	bne.n	8002e84 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f06f 0220 	mvn.w	r2, #32
 8002e7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002e7e:	6878      	ldr	r0, [r7, #4]
 8002e80:	f000 fcb4 	bl	80037ec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002e84:	bf00      	nop
 8002e86:	3708      	adds	r7, #8
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	bd80      	pop	{r7, pc}

08002e8c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	b086      	sub	sp, #24
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	60f8      	str	r0, [r7, #12]
 8002e94:	60b9      	str	r1, [r7, #8]
 8002e96:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002e98:	2300      	movs	r3, #0
 8002e9a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ea2:	2b01      	cmp	r3, #1
 8002ea4:	d101      	bne.n	8002eaa <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002ea6:	2302      	movs	r3, #2
 8002ea8:	e0ae      	b.n	8003008 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	2201      	movs	r2, #1
 8002eae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	2b0c      	cmp	r3, #12
 8002eb6:	f200 809f 	bhi.w	8002ff8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8002eba:	a201      	add	r2, pc, #4	; (adr r2, 8002ec0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002ebc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ec0:	08002ef5 	.word	0x08002ef5
 8002ec4:	08002ff9 	.word	0x08002ff9
 8002ec8:	08002ff9 	.word	0x08002ff9
 8002ecc:	08002ff9 	.word	0x08002ff9
 8002ed0:	08002f35 	.word	0x08002f35
 8002ed4:	08002ff9 	.word	0x08002ff9
 8002ed8:	08002ff9 	.word	0x08002ff9
 8002edc:	08002ff9 	.word	0x08002ff9
 8002ee0:	08002f77 	.word	0x08002f77
 8002ee4:	08002ff9 	.word	0x08002ff9
 8002ee8:	08002ff9 	.word	0x08002ff9
 8002eec:	08002ff9 	.word	0x08002ff9
 8002ef0:	08002fb7 	.word	0x08002fb7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	68b9      	ldr	r1, [r7, #8]
 8002efa:	4618      	mov	r0, r3
 8002efc:	f000 f9d6 	bl	80032ac <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	699a      	ldr	r2, [r3, #24]
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f042 0208 	orr.w	r2, r2, #8
 8002f0e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	699a      	ldr	r2, [r3, #24]
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f022 0204 	bic.w	r2, r2, #4
 8002f1e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	6999      	ldr	r1, [r3, #24]
 8002f26:	68bb      	ldr	r3, [r7, #8]
 8002f28:	691a      	ldr	r2, [r3, #16]
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	430a      	orrs	r2, r1
 8002f30:	619a      	str	r2, [r3, #24]
      break;
 8002f32:	e064      	b.n	8002ffe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	68b9      	ldr	r1, [r7, #8]
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	f000 fa1c 	bl	8003378 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	699a      	ldr	r2, [r3, #24]
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002f4e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	699a      	ldr	r2, [r3, #24]
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002f5e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	6999      	ldr	r1, [r3, #24]
 8002f66:	68bb      	ldr	r3, [r7, #8]
 8002f68:	691b      	ldr	r3, [r3, #16]
 8002f6a:	021a      	lsls	r2, r3, #8
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	430a      	orrs	r2, r1
 8002f72:	619a      	str	r2, [r3, #24]
      break;
 8002f74:	e043      	b.n	8002ffe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	68b9      	ldr	r1, [r7, #8]
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	f000 fa65 	bl	800344c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	69da      	ldr	r2, [r3, #28]
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f042 0208 	orr.w	r2, r2, #8
 8002f90:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	69da      	ldr	r2, [r3, #28]
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f022 0204 	bic.w	r2, r2, #4
 8002fa0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	69d9      	ldr	r1, [r3, #28]
 8002fa8:	68bb      	ldr	r3, [r7, #8]
 8002faa:	691a      	ldr	r2, [r3, #16]
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	430a      	orrs	r2, r1
 8002fb2:	61da      	str	r2, [r3, #28]
      break;
 8002fb4:	e023      	b.n	8002ffe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	68b9      	ldr	r1, [r7, #8]
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	f000 faaf 	bl	8003520 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	69da      	ldr	r2, [r3, #28]
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002fd0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	69da      	ldr	r2, [r3, #28]
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002fe0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	69d9      	ldr	r1, [r3, #28]
 8002fe8:	68bb      	ldr	r3, [r7, #8]
 8002fea:	691b      	ldr	r3, [r3, #16]
 8002fec:	021a      	lsls	r2, r3, #8
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	430a      	orrs	r2, r1
 8002ff4:	61da      	str	r2, [r3, #28]
      break;
 8002ff6:	e002      	b.n	8002ffe <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8002ff8:	2301      	movs	r3, #1
 8002ffa:	75fb      	strb	r3, [r7, #23]
      break;
 8002ffc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	2200      	movs	r2, #0
 8003002:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003006:	7dfb      	ldrb	r3, [r7, #23]
}
 8003008:	4618      	mov	r0, r3
 800300a:	3718      	adds	r7, #24
 800300c:	46bd      	mov	sp, r7
 800300e:	bd80      	pop	{r7, pc}

08003010 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b084      	sub	sp, #16
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
 8003018:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800301a:	2300      	movs	r3, #0
 800301c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003024:	2b01      	cmp	r3, #1
 8003026:	d101      	bne.n	800302c <HAL_TIM_ConfigClockSource+0x1c>
 8003028:	2302      	movs	r3, #2
 800302a:	e0b4      	b.n	8003196 <HAL_TIM_ConfigClockSource+0x186>
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2201      	movs	r2, #1
 8003030:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	2202      	movs	r2, #2
 8003038:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	689b      	ldr	r3, [r3, #8]
 8003042:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003044:	68bb      	ldr	r3, [r7, #8]
 8003046:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800304a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800304c:	68bb      	ldr	r3, [r7, #8]
 800304e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003052:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	68ba      	ldr	r2, [r7, #8]
 800305a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800305c:	683b      	ldr	r3, [r7, #0]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003064:	d03e      	beq.n	80030e4 <HAL_TIM_ConfigClockSource+0xd4>
 8003066:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800306a:	f200 8087 	bhi.w	800317c <HAL_TIM_ConfigClockSource+0x16c>
 800306e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003072:	f000 8086 	beq.w	8003182 <HAL_TIM_ConfigClockSource+0x172>
 8003076:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800307a:	d87f      	bhi.n	800317c <HAL_TIM_ConfigClockSource+0x16c>
 800307c:	2b70      	cmp	r3, #112	; 0x70
 800307e:	d01a      	beq.n	80030b6 <HAL_TIM_ConfigClockSource+0xa6>
 8003080:	2b70      	cmp	r3, #112	; 0x70
 8003082:	d87b      	bhi.n	800317c <HAL_TIM_ConfigClockSource+0x16c>
 8003084:	2b60      	cmp	r3, #96	; 0x60
 8003086:	d050      	beq.n	800312a <HAL_TIM_ConfigClockSource+0x11a>
 8003088:	2b60      	cmp	r3, #96	; 0x60
 800308a:	d877      	bhi.n	800317c <HAL_TIM_ConfigClockSource+0x16c>
 800308c:	2b50      	cmp	r3, #80	; 0x50
 800308e:	d03c      	beq.n	800310a <HAL_TIM_ConfigClockSource+0xfa>
 8003090:	2b50      	cmp	r3, #80	; 0x50
 8003092:	d873      	bhi.n	800317c <HAL_TIM_ConfigClockSource+0x16c>
 8003094:	2b40      	cmp	r3, #64	; 0x40
 8003096:	d058      	beq.n	800314a <HAL_TIM_ConfigClockSource+0x13a>
 8003098:	2b40      	cmp	r3, #64	; 0x40
 800309a:	d86f      	bhi.n	800317c <HAL_TIM_ConfigClockSource+0x16c>
 800309c:	2b30      	cmp	r3, #48	; 0x30
 800309e:	d064      	beq.n	800316a <HAL_TIM_ConfigClockSource+0x15a>
 80030a0:	2b30      	cmp	r3, #48	; 0x30
 80030a2:	d86b      	bhi.n	800317c <HAL_TIM_ConfigClockSource+0x16c>
 80030a4:	2b20      	cmp	r3, #32
 80030a6:	d060      	beq.n	800316a <HAL_TIM_ConfigClockSource+0x15a>
 80030a8:	2b20      	cmp	r3, #32
 80030aa:	d867      	bhi.n	800317c <HAL_TIM_ConfigClockSource+0x16c>
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d05c      	beq.n	800316a <HAL_TIM_ConfigClockSource+0x15a>
 80030b0:	2b10      	cmp	r3, #16
 80030b2:	d05a      	beq.n	800316a <HAL_TIM_ConfigClockSource+0x15a>
 80030b4:	e062      	b.n	800317c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6818      	ldr	r0, [r3, #0]
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	6899      	ldr	r1, [r3, #8]
 80030be:	683b      	ldr	r3, [r7, #0]
 80030c0:	685a      	ldr	r2, [r3, #4]
 80030c2:	683b      	ldr	r3, [r7, #0]
 80030c4:	68db      	ldr	r3, [r3, #12]
 80030c6:	f000 faf0 	bl	80036aa <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	689b      	ldr	r3, [r3, #8]
 80030d0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80030d2:	68bb      	ldr	r3, [r7, #8]
 80030d4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80030d8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	68ba      	ldr	r2, [r7, #8]
 80030e0:	609a      	str	r2, [r3, #8]
      break;
 80030e2:	e04f      	b.n	8003184 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6818      	ldr	r0, [r3, #0]
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	6899      	ldr	r1, [r3, #8]
 80030ec:	683b      	ldr	r3, [r7, #0]
 80030ee:	685a      	ldr	r2, [r3, #4]
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	68db      	ldr	r3, [r3, #12]
 80030f4:	f000 fad9 	bl	80036aa <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	689a      	ldr	r2, [r3, #8]
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003106:	609a      	str	r2, [r3, #8]
      break;
 8003108:	e03c      	b.n	8003184 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6818      	ldr	r0, [r3, #0]
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	6859      	ldr	r1, [r3, #4]
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	68db      	ldr	r3, [r3, #12]
 8003116:	461a      	mov	r2, r3
 8003118:	f000 fa50 	bl	80035bc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	2150      	movs	r1, #80	; 0x50
 8003122:	4618      	mov	r0, r3
 8003124:	f000 faa7 	bl	8003676 <TIM_ITRx_SetConfig>
      break;
 8003128:	e02c      	b.n	8003184 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6818      	ldr	r0, [r3, #0]
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	6859      	ldr	r1, [r3, #4]
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	68db      	ldr	r3, [r3, #12]
 8003136:	461a      	mov	r2, r3
 8003138:	f000 fa6e 	bl	8003618 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	2160      	movs	r1, #96	; 0x60
 8003142:	4618      	mov	r0, r3
 8003144:	f000 fa97 	bl	8003676 <TIM_ITRx_SetConfig>
      break;
 8003148:	e01c      	b.n	8003184 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	6818      	ldr	r0, [r3, #0]
 800314e:	683b      	ldr	r3, [r7, #0]
 8003150:	6859      	ldr	r1, [r3, #4]
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	68db      	ldr	r3, [r3, #12]
 8003156:	461a      	mov	r2, r3
 8003158:	f000 fa30 	bl	80035bc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	2140      	movs	r1, #64	; 0x40
 8003162:	4618      	mov	r0, r3
 8003164:	f000 fa87 	bl	8003676 <TIM_ITRx_SetConfig>
      break;
 8003168:	e00c      	b.n	8003184 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681a      	ldr	r2, [r3, #0]
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	4619      	mov	r1, r3
 8003174:	4610      	mov	r0, r2
 8003176:	f000 fa7e 	bl	8003676 <TIM_ITRx_SetConfig>
      break;
 800317a:	e003      	b.n	8003184 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800317c:	2301      	movs	r3, #1
 800317e:	73fb      	strb	r3, [r7, #15]
      break;
 8003180:	e000      	b.n	8003184 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003182:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2201      	movs	r2, #1
 8003188:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2200      	movs	r2, #0
 8003190:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003194:	7bfb      	ldrb	r3, [r7, #15]
}
 8003196:	4618      	mov	r0, r3
 8003198:	3710      	adds	r7, #16
 800319a:	46bd      	mov	sp, r7
 800319c:	bd80      	pop	{r7, pc}

0800319e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800319e:	b480      	push	{r7}
 80031a0:	b083      	sub	sp, #12
 80031a2:	af00      	add	r7, sp, #0
 80031a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80031a6:	bf00      	nop
 80031a8:	370c      	adds	r7, #12
 80031aa:	46bd      	mov	sp, r7
 80031ac:	bc80      	pop	{r7}
 80031ae:	4770      	bx	lr

080031b0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80031b0:	b480      	push	{r7}
 80031b2:	b083      	sub	sp, #12
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80031b8:	bf00      	nop
 80031ba:	370c      	adds	r7, #12
 80031bc:	46bd      	mov	sp, r7
 80031be:	bc80      	pop	{r7}
 80031c0:	4770      	bx	lr

080031c2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80031c2:	b480      	push	{r7}
 80031c4:	b083      	sub	sp, #12
 80031c6:	af00      	add	r7, sp, #0
 80031c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80031ca:	bf00      	nop
 80031cc:	370c      	adds	r7, #12
 80031ce:	46bd      	mov	sp, r7
 80031d0:	bc80      	pop	{r7}
 80031d2:	4770      	bx	lr

080031d4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80031d4:	b480      	push	{r7}
 80031d6:	b083      	sub	sp, #12
 80031d8:	af00      	add	r7, sp, #0
 80031da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80031dc:	bf00      	nop
 80031de:	370c      	adds	r7, #12
 80031e0:	46bd      	mov	sp, r7
 80031e2:	bc80      	pop	{r7}
 80031e4:	4770      	bx	lr
	...

080031e8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80031e8:	b480      	push	{r7}
 80031ea:	b085      	sub	sp, #20
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]
 80031f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	4a29      	ldr	r2, [pc, #164]	; (80032a0 <TIM_Base_SetConfig+0xb8>)
 80031fc:	4293      	cmp	r3, r2
 80031fe:	d00b      	beq.n	8003218 <TIM_Base_SetConfig+0x30>
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003206:	d007      	beq.n	8003218 <TIM_Base_SetConfig+0x30>
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	4a26      	ldr	r2, [pc, #152]	; (80032a4 <TIM_Base_SetConfig+0xbc>)
 800320c:	4293      	cmp	r3, r2
 800320e:	d003      	beq.n	8003218 <TIM_Base_SetConfig+0x30>
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	4a25      	ldr	r2, [pc, #148]	; (80032a8 <TIM_Base_SetConfig+0xc0>)
 8003214:	4293      	cmp	r3, r2
 8003216:	d108      	bne.n	800322a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800321e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	685b      	ldr	r3, [r3, #4]
 8003224:	68fa      	ldr	r2, [r7, #12]
 8003226:	4313      	orrs	r3, r2
 8003228:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	4a1c      	ldr	r2, [pc, #112]	; (80032a0 <TIM_Base_SetConfig+0xb8>)
 800322e:	4293      	cmp	r3, r2
 8003230:	d00b      	beq.n	800324a <TIM_Base_SetConfig+0x62>
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003238:	d007      	beq.n	800324a <TIM_Base_SetConfig+0x62>
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	4a19      	ldr	r2, [pc, #100]	; (80032a4 <TIM_Base_SetConfig+0xbc>)
 800323e:	4293      	cmp	r3, r2
 8003240:	d003      	beq.n	800324a <TIM_Base_SetConfig+0x62>
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	4a18      	ldr	r2, [pc, #96]	; (80032a8 <TIM_Base_SetConfig+0xc0>)
 8003246:	4293      	cmp	r3, r2
 8003248:	d108      	bne.n	800325c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003250:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	68db      	ldr	r3, [r3, #12]
 8003256:	68fa      	ldr	r2, [r7, #12]
 8003258:	4313      	orrs	r3, r2
 800325a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003262:	683b      	ldr	r3, [r7, #0]
 8003264:	695b      	ldr	r3, [r3, #20]
 8003266:	4313      	orrs	r3, r2
 8003268:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	68fa      	ldr	r2, [r7, #12]
 800326e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	689a      	ldr	r2, [r3, #8]
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003278:	683b      	ldr	r3, [r7, #0]
 800327a:	681a      	ldr	r2, [r3, #0]
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	4a07      	ldr	r2, [pc, #28]	; (80032a0 <TIM_Base_SetConfig+0xb8>)
 8003284:	4293      	cmp	r3, r2
 8003286:	d103      	bne.n	8003290 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003288:	683b      	ldr	r3, [r7, #0]
 800328a:	691a      	ldr	r2, [r3, #16]
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	2201      	movs	r2, #1
 8003294:	615a      	str	r2, [r3, #20]
}
 8003296:	bf00      	nop
 8003298:	3714      	adds	r7, #20
 800329a:	46bd      	mov	sp, r7
 800329c:	bc80      	pop	{r7}
 800329e:	4770      	bx	lr
 80032a0:	40012c00 	.word	0x40012c00
 80032a4:	40000400 	.word	0x40000400
 80032a8:	40000800 	.word	0x40000800

080032ac <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80032ac:	b480      	push	{r7}
 80032ae:	b087      	sub	sp, #28
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
 80032b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6a1b      	ldr	r3, [r3, #32]
 80032ba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	6a1b      	ldr	r3, [r3, #32]
 80032c0:	f023 0201 	bic.w	r2, r3, #1
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	685b      	ldr	r3, [r3, #4]
 80032cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	699b      	ldr	r3, [r3, #24]
 80032d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80032da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	f023 0303 	bic.w	r3, r3, #3
 80032e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80032e4:	683b      	ldr	r3, [r7, #0]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	68fa      	ldr	r2, [r7, #12]
 80032ea:	4313      	orrs	r3, r2
 80032ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80032ee:	697b      	ldr	r3, [r7, #20]
 80032f0:	f023 0302 	bic.w	r3, r3, #2
 80032f4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80032f6:	683b      	ldr	r3, [r7, #0]
 80032f8:	689b      	ldr	r3, [r3, #8]
 80032fa:	697a      	ldr	r2, [r7, #20]
 80032fc:	4313      	orrs	r3, r2
 80032fe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	4a1c      	ldr	r2, [pc, #112]	; (8003374 <TIM_OC1_SetConfig+0xc8>)
 8003304:	4293      	cmp	r3, r2
 8003306:	d10c      	bne.n	8003322 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003308:	697b      	ldr	r3, [r7, #20]
 800330a:	f023 0308 	bic.w	r3, r3, #8
 800330e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003310:	683b      	ldr	r3, [r7, #0]
 8003312:	68db      	ldr	r3, [r3, #12]
 8003314:	697a      	ldr	r2, [r7, #20]
 8003316:	4313      	orrs	r3, r2
 8003318:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800331a:	697b      	ldr	r3, [r7, #20]
 800331c:	f023 0304 	bic.w	r3, r3, #4
 8003320:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	4a13      	ldr	r2, [pc, #76]	; (8003374 <TIM_OC1_SetConfig+0xc8>)
 8003326:	4293      	cmp	r3, r2
 8003328:	d111      	bne.n	800334e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800332a:	693b      	ldr	r3, [r7, #16]
 800332c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003330:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003332:	693b      	ldr	r3, [r7, #16]
 8003334:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003338:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800333a:	683b      	ldr	r3, [r7, #0]
 800333c:	695b      	ldr	r3, [r3, #20]
 800333e:	693a      	ldr	r2, [r7, #16]
 8003340:	4313      	orrs	r3, r2
 8003342:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003344:	683b      	ldr	r3, [r7, #0]
 8003346:	699b      	ldr	r3, [r3, #24]
 8003348:	693a      	ldr	r2, [r7, #16]
 800334a:	4313      	orrs	r3, r2
 800334c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	693a      	ldr	r2, [r7, #16]
 8003352:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	68fa      	ldr	r2, [r7, #12]
 8003358:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800335a:	683b      	ldr	r3, [r7, #0]
 800335c:	685a      	ldr	r2, [r3, #4]
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	697a      	ldr	r2, [r7, #20]
 8003366:	621a      	str	r2, [r3, #32]
}
 8003368:	bf00      	nop
 800336a:	371c      	adds	r7, #28
 800336c:	46bd      	mov	sp, r7
 800336e:	bc80      	pop	{r7}
 8003370:	4770      	bx	lr
 8003372:	bf00      	nop
 8003374:	40012c00 	.word	0x40012c00

08003378 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003378:	b480      	push	{r7}
 800337a:	b087      	sub	sp, #28
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
 8003380:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6a1b      	ldr	r3, [r3, #32]
 8003386:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6a1b      	ldr	r3, [r3, #32]
 800338c:	f023 0210 	bic.w	r2, r3, #16
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	685b      	ldr	r3, [r3, #4]
 8003398:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	699b      	ldr	r3, [r3, #24]
 800339e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80033a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80033ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80033b0:	683b      	ldr	r3, [r7, #0]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	021b      	lsls	r3, r3, #8
 80033b6:	68fa      	ldr	r2, [r7, #12]
 80033b8:	4313      	orrs	r3, r2
 80033ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80033bc:	697b      	ldr	r3, [r7, #20]
 80033be:	f023 0320 	bic.w	r3, r3, #32
 80033c2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80033c4:	683b      	ldr	r3, [r7, #0]
 80033c6:	689b      	ldr	r3, [r3, #8]
 80033c8:	011b      	lsls	r3, r3, #4
 80033ca:	697a      	ldr	r2, [r7, #20]
 80033cc:	4313      	orrs	r3, r2
 80033ce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	4a1d      	ldr	r2, [pc, #116]	; (8003448 <TIM_OC2_SetConfig+0xd0>)
 80033d4:	4293      	cmp	r3, r2
 80033d6:	d10d      	bne.n	80033f4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80033d8:	697b      	ldr	r3, [r7, #20]
 80033da:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80033de:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80033e0:	683b      	ldr	r3, [r7, #0]
 80033e2:	68db      	ldr	r3, [r3, #12]
 80033e4:	011b      	lsls	r3, r3, #4
 80033e6:	697a      	ldr	r2, [r7, #20]
 80033e8:	4313      	orrs	r3, r2
 80033ea:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80033ec:	697b      	ldr	r3, [r7, #20]
 80033ee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80033f2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	4a14      	ldr	r2, [pc, #80]	; (8003448 <TIM_OC2_SetConfig+0xd0>)
 80033f8:	4293      	cmp	r3, r2
 80033fa:	d113      	bne.n	8003424 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80033fc:	693b      	ldr	r3, [r7, #16]
 80033fe:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003402:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003404:	693b      	ldr	r3, [r7, #16]
 8003406:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800340a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	695b      	ldr	r3, [r3, #20]
 8003410:	009b      	lsls	r3, r3, #2
 8003412:	693a      	ldr	r2, [r7, #16]
 8003414:	4313      	orrs	r3, r2
 8003416:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003418:	683b      	ldr	r3, [r7, #0]
 800341a:	699b      	ldr	r3, [r3, #24]
 800341c:	009b      	lsls	r3, r3, #2
 800341e:	693a      	ldr	r2, [r7, #16]
 8003420:	4313      	orrs	r3, r2
 8003422:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	693a      	ldr	r2, [r7, #16]
 8003428:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	68fa      	ldr	r2, [r7, #12]
 800342e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	685a      	ldr	r2, [r3, #4]
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	697a      	ldr	r2, [r7, #20]
 800343c:	621a      	str	r2, [r3, #32]
}
 800343e:	bf00      	nop
 8003440:	371c      	adds	r7, #28
 8003442:	46bd      	mov	sp, r7
 8003444:	bc80      	pop	{r7}
 8003446:	4770      	bx	lr
 8003448:	40012c00 	.word	0x40012c00

0800344c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800344c:	b480      	push	{r7}
 800344e:	b087      	sub	sp, #28
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
 8003454:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	6a1b      	ldr	r3, [r3, #32]
 800345a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6a1b      	ldr	r3, [r3, #32]
 8003460:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	685b      	ldr	r3, [r3, #4]
 800346c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	69db      	ldr	r3, [r3, #28]
 8003472:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800347a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	f023 0303 	bic.w	r3, r3, #3
 8003482:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003484:	683b      	ldr	r3, [r7, #0]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	68fa      	ldr	r2, [r7, #12]
 800348a:	4313      	orrs	r3, r2
 800348c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800348e:	697b      	ldr	r3, [r7, #20]
 8003490:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003494:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003496:	683b      	ldr	r3, [r7, #0]
 8003498:	689b      	ldr	r3, [r3, #8]
 800349a:	021b      	lsls	r3, r3, #8
 800349c:	697a      	ldr	r2, [r7, #20]
 800349e:	4313      	orrs	r3, r2
 80034a0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	4a1d      	ldr	r2, [pc, #116]	; (800351c <TIM_OC3_SetConfig+0xd0>)
 80034a6:	4293      	cmp	r3, r2
 80034a8:	d10d      	bne.n	80034c6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80034aa:	697b      	ldr	r3, [r7, #20]
 80034ac:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80034b0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80034b2:	683b      	ldr	r3, [r7, #0]
 80034b4:	68db      	ldr	r3, [r3, #12]
 80034b6:	021b      	lsls	r3, r3, #8
 80034b8:	697a      	ldr	r2, [r7, #20]
 80034ba:	4313      	orrs	r3, r2
 80034bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80034be:	697b      	ldr	r3, [r7, #20]
 80034c0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80034c4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	4a14      	ldr	r2, [pc, #80]	; (800351c <TIM_OC3_SetConfig+0xd0>)
 80034ca:	4293      	cmp	r3, r2
 80034cc:	d113      	bne.n	80034f6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80034ce:	693b      	ldr	r3, [r7, #16]
 80034d0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80034d4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80034d6:	693b      	ldr	r3, [r7, #16]
 80034d8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80034dc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80034de:	683b      	ldr	r3, [r7, #0]
 80034e0:	695b      	ldr	r3, [r3, #20]
 80034e2:	011b      	lsls	r3, r3, #4
 80034e4:	693a      	ldr	r2, [r7, #16]
 80034e6:	4313      	orrs	r3, r2
 80034e8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	699b      	ldr	r3, [r3, #24]
 80034ee:	011b      	lsls	r3, r3, #4
 80034f0:	693a      	ldr	r2, [r7, #16]
 80034f2:	4313      	orrs	r3, r2
 80034f4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	693a      	ldr	r2, [r7, #16]
 80034fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	68fa      	ldr	r2, [r7, #12]
 8003500:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003502:	683b      	ldr	r3, [r7, #0]
 8003504:	685a      	ldr	r2, [r3, #4]
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	697a      	ldr	r2, [r7, #20]
 800350e:	621a      	str	r2, [r3, #32]
}
 8003510:	bf00      	nop
 8003512:	371c      	adds	r7, #28
 8003514:	46bd      	mov	sp, r7
 8003516:	bc80      	pop	{r7}
 8003518:	4770      	bx	lr
 800351a:	bf00      	nop
 800351c:	40012c00 	.word	0x40012c00

08003520 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003520:	b480      	push	{r7}
 8003522:	b087      	sub	sp, #28
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
 8003528:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	6a1b      	ldr	r3, [r3, #32]
 800352e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6a1b      	ldr	r3, [r3, #32]
 8003534:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	685b      	ldr	r3, [r3, #4]
 8003540:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	69db      	ldr	r3, [r3, #28]
 8003546:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800354e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003556:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	021b      	lsls	r3, r3, #8
 800355e:	68fa      	ldr	r2, [r7, #12]
 8003560:	4313      	orrs	r3, r2
 8003562:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003564:	693b      	ldr	r3, [r7, #16]
 8003566:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800356a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	689b      	ldr	r3, [r3, #8]
 8003570:	031b      	lsls	r3, r3, #12
 8003572:	693a      	ldr	r2, [r7, #16]
 8003574:	4313      	orrs	r3, r2
 8003576:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	4a0f      	ldr	r2, [pc, #60]	; (80035b8 <TIM_OC4_SetConfig+0x98>)
 800357c:	4293      	cmp	r3, r2
 800357e:	d109      	bne.n	8003594 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003580:	697b      	ldr	r3, [r7, #20]
 8003582:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003586:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	695b      	ldr	r3, [r3, #20]
 800358c:	019b      	lsls	r3, r3, #6
 800358e:	697a      	ldr	r2, [r7, #20]
 8003590:	4313      	orrs	r3, r2
 8003592:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	697a      	ldr	r2, [r7, #20]
 8003598:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	68fa      	ldr	r2, [r7, #12]
 800359e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80035a0:	683b      	ldr	r3, [r7, #0]
 80035a2:	685a      	ldr	r2, [r3, #4]
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	693a      	ldr	r2, [r7, #16]
 80035ac:	621a      	str	r2, [r3, #32]
}
 80035ae:	bf00      	nop
 80035b0:	371c      	adds	r7, #28
 80035b2:	46bd      	mov	sp, r7
 80035b4:	bc80      	pop	{r7}
 80035b6:	4770      	bx	lr
 80035b8:	40012c00 	.word	0x40012c00

080035bc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80035bc:	b480      	push	{r7}
 80035be:	b087      	sub	sp, #28
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	60f8      	str	r0, [r7, #12]
 80035c4:	60b9      	str	r1, [r7, #8]
 80035c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	6a1b      	ldr	r3, [r3, #32]
 80035cc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	6a1b      	ldr	r3, [r3, #32]
 80035d2:	f023 0201 	bic.w	r2, r3, #1
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	699b      	ldr	r3, [r3, #24]
 80035de:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80035e0:	693b      	ldr	r3, [r7, #16]
 80035e2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80035e6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	011b      	lsls	r3, r3, #4
 80035ec:	693a      	ldr	r2, [r7, #16]
 80035ee:	4313      	orrs	r3, r2
 80035f0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80035f2:	697b      	ldr	r3, [r7, #20]
 80035f4:	f023 030a 	bic.w	r3, r3, #10
 80035f8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80035fa:	697a      	ldr	r2, [r7, #20]
 80035fc:	68bb      	ldr	r3, [r7, #8]
 80035fe:	4313      	orrs	r3, r2
 8003600:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	693a      	ldr	r2, [r7, #16]
 8003606:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	697a      	ldr	r2, [r7, #20]
 800360c:	621a      	str	r2, [r3, #32]
}
 800360e:	bf00      	nop
 8003610:	371c      	adds	r7, #28
 8003612:	46bd      	mov	sp, r7
 8003614:	bc80      	pop	{r7}
 8003616:	4770      	bx	lr

08003618 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003618:	b480      	push	{r7}
 800361a:	b087      	sub	sp, #28
 800361c:	af00      	add	r7, sp, #0
 800361e:	60f8      	str	r0, [r7, #12]
 8003620:	60b9      	str	r1, [r7, #8]
 8003622:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	6a1b      	ldr	r3, [r3, #32]
 8003628:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	6a1b      	ldr	r3, [r3, #32]
 800362e:	f023 0210 	bic.w	r2, r3, #16
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	699b      	ldr	r3, [r3, #24]
 800363a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800363c:	693b      	ldr	r3, [r7, #16]
 800363e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003642:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	031b      	lsls	r3, r3, #12
 8003648:	693a      	ldr	r2, [r7, #16]
 800364a:	4313      	orrs	r3, r2
 800364c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800364e:	697b      	ldr	r3, [r7, #20]
 8003650:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003654:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003656:	68bb      	ldr	r3, [r7, #8]
 8003658:	011b      	lsls	r3, r3, #4
 800365a:	697a      	ldr	r2, [r7, #20]
 800365c:	4313      	orrs	r3, r2
 800365e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	693a      	ldr	r2, [r7, #16]
 8003664:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	697a      	ldr	r2, [r7, #20]
 800366a:	621a      	str	r2, [r3, #32]
}
 800366c:	bf00      	nop
 800366e:	371c      	adds	r7, #28
 8003670:	46bd      	mov	sp, r7
 8003672:	bc80      	pop	{r7}
 8003674:	4770      	bx	lr

08003676 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003676:	b480      	push	{r7}
 8003678:	b085      	sub	sp, #20
 800367a:	af00      	add	r7, sp, #0
 800367c:	6078      	str	r0, [r7, #4]
 800367e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	689b      	ldr	r3, [r3, #8]
 8003684:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800368c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800368e:	683a      	ldr	r2, [r7, #0]
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	4313      	orrs	r3, r2
 8003694:	f043 0307 	orr.w	r3, r3, #7
 8003698:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	68fa      	ldr	r2, [r7, #12]
 800369e:	609a      	str	r2, [r3, #8]
}
 80036a0:	bf00      	nop
 80036a2:	3714      	adds	r7, #20
 80036a4:	46bd      	mov	sp, r7
 80036a6:	bc80      	pop	{r7}
 80036a8:	4770      	bx	lr

080036aa <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80036aa:	b480      	push	{r7}
 80036ac:	b087      	sub	sp, #28
 80036ae:	af00      	add	r7, sp, #0
 80036b0:	60f8      	str	r0, [r7, #12]
 80036b2:	60b9      	str	r1, [r7, #8]
 80036b4:	607a      	str	r2, [r7, #4]
 80036b6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	689b      	ldr	r3, [r3, #8]
 80036bc:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80036be:	697b      	ldr	r3, [r7, #20]
 80036c0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80036c4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80036c6:	683b      	ldr	r3, [r7, #0]
 80036c8:	021a      	lsls	r2, r3, #8
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	431a      	orrs	r2, r3
 80036ce:	68bb      	ldr	r3, [r7, #8]
 80036d0:	4313      	orrs	r3, r2
 80036d2:	697a      	ldr	r2, [r7, #20]
 80036d4:	4313      	orrs	r3, r2
 80036d6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	697a      	ldr	r2, [r7, #20]
 80036dc:	609a      	str	r2, [r3, #8]
}
 80036de:	bf00      	nop
 80036e0:	371c      	adds	r7, #28
 80036e2:	46bd      	mov	sp, r7
 80036e4:	bc80      	pop	{r7}
 80036e6:	4770      	bx	lr

080036e8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80036e8:	b480      	push	{r7}
 80036ea:	b087      	sub	sp, #28
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	60f8      	str	r0, [r7, #12]
 80036f0:	60b9      	str	r1, [r7, #8]
 80036f2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80036f4:	68bb      	ldr	r3, [r7, #8]
 80036f6:	f003 031f 	and.w	r3, r3, #31
 80036fa:	2201      	movs	r2, #1
 80036fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003700:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	6a1a      	ldr	r2, [r3, #32]
 8003706:	697b      	ldr	r3, [r7, #20]
 8003708:	43db      	mvns	r3, r3
 800370a:	401a      	ands	r2, r3
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	6a1a      	ldr	r2, [r3, #32]
 8003714:	68bb      	ldr	r3, [r7, #8]
 8003716:	f003 031f 	and.w	r3, r3, #31
 800371a:	6879      	ldr	r1, [r7, #4]
 800371c:	fa01 f303 	lsl.w	r3, r1, r3
 8003720:	431a      	orrs	r2, r3
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	621a      	str	r2, [r3, #32]
}
 8003726:	bf00      	nop
 8003728:	371c      	adds	r7, #28
 800372a:	46bd      	mov	sp, r7
 800372c:	bc80      	pop	{r7}
 800372e:	4770      	bx	lr

08003730 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003730:	b480      	push	{r7}
 8003732:	b085      	sub	sp, #20
 8003734:	af00      	add	r7, sp, #0
 8003736:	6078      	str	r0, [r7, #4]
 8003738:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003740:	2b01      	cmp	r3, #1
 8003742:	d101      	bne.n	8003748 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003744:	2302      	movs	r3, #2
 8003746:	e046      	b.n	80037d6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	2201      	movs	r2, #1
 800374c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2202      	movs	r2, #2
 8003754:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	685b      	ldr	r3, [r3, #4]
 800375e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	689b      	ldr	r3, [r3, #8]
 8003766:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800376e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003770:	683b      	ldr	r3, [r7, #0]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	68fa      	ldr	r2, [r7, #12]
 8003776:	4313      	orrs	r3, r2
 8003778:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	68fa      	ldr	r2, [r7, #12]
 8003780:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	4a16      	ldr	r2, [pc, #88]	; (80037e0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003788:	4293      	cmp	r3, r2
 800378a:	d00e      	beq.n	80037aa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003794:	d009      	beq.n	80037aa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	4a12      	ldr	r2, [pc, #72]	; (80037e4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800379c:	4293      	cmp	r3, r2
 800379e:	d004      	beq.n	80037aa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	4a10      	ldr	r2, [pc, #64]	; (80037e8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80037a6:	4293      	cmp	r3, r2
 80037a8:	d10c      	bne.n	80037c4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80037aa:	68bb      	ldr	r3, [r7, #8]
 80037ac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80037b0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	685b      	ldr	r3, [r3, #4]
 80037b6:	68ba      	ldr	r2, [r7, #8]
 80037b8:	4313      	orrs	r3, r2
 80037ba:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	68ba      	ldr	r2, [r7, #8]
 80037c2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2201      	movs	r2, #1
 80037c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2200      	movs	r2, #0
 80037d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80037d4:	2300      	movs	r3, #0
}
 80037d6:	4618      	mov	r0, r3
 80037d8:	3714      	adds	r7, #20
 80037da:	46bd      	mov	sp, r7
 80037dc:	bc80      	pop	{r7}
 80037de:	4770      	bx	lr
 80037e0:	40012c00 	.word	0x40012c00
 80037e4:	40000400 	.word	0x40000400
 80037e8:	40000800 	.word	0x40000800

080037ec <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80037ec:	b480      	push	{r7}
 80037ee:	b083      	sub	sp, #12
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80037f4:	bf00      	nop
 80037f6:	370c      	adds	r7, #12
 80037f8:	46bd      	mov	sp, r7
 80037fa:	bc80      	pop	{r7}
 80037fc:	4770      	bx	lr

080037fe <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80037fe:	b480      	push	{r7}
 8003800:	b083      	sub	sp, #12
 8003802:	af00      	add	r7, sp, #0
 8003804:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003806:	bf00      	nop
 8003808:	370c      	adds	r7, #12
 800380a:	46bd      	mov	sp, r7
 800380c:	bc80      	pop	{r7}
 800380e:	4770      	bx	lr

08003810 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003810:	b580      	push	{r7, lr}
 8003812:	b082      	sub	sp, #8
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2b00      	cmp	r3, #0
 800381c:	d101      	bne.n	8003822 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800381e:	2301      	movs	r3, #1
 8003820:	e042      	b.n	80038a8 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003828:	b2db      	uxtb	r3, r3
 800382a:	2b00      	cmp	r3, #0
 800382c:	d106      	bne.n	800383c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	2200      	movs	r2, #0
 8003832:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003836:	6878      	ldr	r0, [r7, #4]
 8003838:	f7fd ff72 	bl	8001720 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2224      	movs	r2, #36	; 0x24
 8003840:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	68da      	ldr	r2, [r3, #12]
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003852:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003854:	6878      	ldr	r0, [r7, #4]
 8003856:	f000 fd71 	bl	800433c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	691a      	ldr	r2, [r3, #16]
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003868:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	695a      	ldr	r2, [r3, #20]
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003878:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	68da      	ldr	r2, [r3, #12]
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003888:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	2200      	movs	r2, #0
 800388e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2220      	movs	r2, #32
 8003894:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	2220      	movs	r2, #32
 800389c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	2200      	movs	r2, #0
 80038a4:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80038a6:	2300      	movs	r3, #0
}
 80038a8:	4618      	mov	r0, r3
 80038aa:	3708      	adds	r7, #8
 80038ac:	46bd      	mov	sp, r7
 80038ae:	bd80      	pop	{r7, pc}

080038b0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	b08a      	sub	sp, #40	; 0x28
 80038b4:	af02      	add	r7, sp, #8
 80038b6:	60f8      	str	r0, [r7, #12]
 80038b8:	60b9      	str	r1, [r7, #8]
 80038ba:	603b      	str	r3, [r7, #0]
 80038bc:	4613      	mov	r3, r2
 80038be:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80038c0:	2300      	movs	r3, #0
 80038c2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80038ca:	b2db      	uxtb	r3, r3
 80038cc:	2b20      	cmp	r3, #32
 80038ce:	d16d      	bne.n	80039ac <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80038d0:	68bb      	ldr	r3, [r7, #8]
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d002      	beq.n	80038dc <HAL_UART_Transmit+0x2c>
 80038d6:	88fb      	ldrh	r3, [r7, #6]
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d101      	bne.n	80038e0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80038dc:	2301      	movs	r3, #1
 80038de:	e066      	b.n	80039ae <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	2200      	movs	r2, #0
 80038e4:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	2221      	movs	r2, #33	; 0x21
 80038ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80038ee:	f7fe f869 	bl	80019c4 <HAL_GetTick>
 80038f2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	88fa      	ldrh	r2, [r7, #6]
 80038f8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	88fa      	ldrh	r2, [r7, #6]
 80038fe:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	689b      	ldr	r3, [r3, #8]
 8003904:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003908:	d108      	bne.n	800391c <HAL_UART_Transmit+0x6c>
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	691b      	ldr	r3, [r3, #16]
 800390e:	2b00      	cmp	r3, #0
 8003910:	d104      	bne.n	800391c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003912:	2300      	movs	r3, #0
 8003914:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003916:	68bb      	ldr	r3, [r7, #8]
 8003918:	61bb      	str	r3, [r7, #24]
 800391a:	e003      	b.n	8003924 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800391c:	68bb      	ldr	r3, [r7, #8]
 800391e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003920:	2300      	movs	r3, #0
 8003922:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003924:	e02a      	b.n	800397c <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003926:	683b      	ldr	r3, [r7, #0]
 8003928:	9300      	str	r3, [sp, #0]
 800392a:	697b      	ldr	r3, [r7, #20]
 800392c:	2200      	movs	r2, #0
 800392e:	2180      	movs	r1, #128	; 0x80
 8003930:	68f8      	ldr	r0, [r7, #12]
 8003932:	f000 faf9 	bl	8003f28 <UART_WaitOnFlagUntilTimeout>
 8003936:	4603      	mov	r3, r0
 8003938:	2b00      	cmp	r3, #0
 800393a:	d001      	beq.n	8003940 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 800393c:	2303      	movs	r3, #3
 800393e:	e036      	b.n	80039ae <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8003940:	69fb      	ldr	r3, [r7, #28]
 8003942:	2b00      	cmp	r3, #0
 8003944:	d10b      	bne.n	800395e <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003946:	69bb      	ldr	r3, [r7, #24]
 8003948:	881b      	ldrh	r3, [r3, #0]
 800394a:	461a      	mov	r2, r3
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003954:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003956:	69bb      	ldr	r3, [r7, #24]
 8003958:	3302      	adds	r3, #2
 800395a:	61bb      	str	r3, [r7, #24]
 800395c:	e007      	b.n	800396e <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800395e:	69fb      	ldr	r3, [r7, #28]
 8003960:	781a      	ldrb	r2, [r3, #0]
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003968:	69fb      	ldr	r3, [r7, #28]
 800396a:	3301      	adds	r3, #1
 800396c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003972:	b29b      	uxth	r3, r3
 8003974:	3b01      	subs	r3, #1
 8003976:	b29a      	uxth	r2, r3
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003980:	b29b      	uxth	r3, r3
 8003982:	2b00      	cmp	r3, #0
 8003984:	d1cf      	bne.n	8003926 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003986:	683b      	ldr	r3, [r7, #0]
 8003988:	9300      	str	r3, [sp, #0]
 800398a:	697b      	ldr	r3, [r7, #20]
 800398c:	2200      	movs	r2, #0
 800398e:	2140      	movs	r1, #64	; 0x40
 8003990:	68f8      	ldr	r0, [r7, #12]
 8003992:	f000 fac9 	bl	8003f28 <UART_WaitOnFlagUntilTimeout>
 8003996:	4603      	mov	r3, r0
 8003998:	2b00      	cmp	r3, #0
 800399a:	d001      	beq.n	80039a0 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 800399c:	2303      	movs	r3, #3
 800399e:	e006      	b.n	80039ae <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	2220      	movs	r2, #32
 80039a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 80039a8:	2300      	movs	r3, #0
 80039aa:	e000      	b.n	80039ae <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80039ac:	2302      	movs	r3, #2
  }
}
 80039ae:	4618      	mov	r0, r3
 80039b0:	3720      	adds	r7, #32
 80039b2:	46bd      	mov	sp, r7
 80039b4:	bd80      	pop	{r7, pc}
	...

080039b8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	b0ba      	sub	sp, #232	; 0xe8
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	68db      	ldr	r3, [r3, #12]
 80039d0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	695b      	ldr	r3, [r3, #20]
 80039da:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80039de:	2300      	movs	r3, #0
 80039e0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80039e4:	2300      	movs	r3, #0
 80039e6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80039ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80039ee:	f003 030f 	and.w	r3, r3, #15
 80039f2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80039f6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d10f      	bne.n	8003a1e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80039fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003a02:	f003 0320 	and.w	r3, r3, #32
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d009      	beq.n	8003a1e <HAL_UART_IRQHandler+0x66>
 8003a0a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003a0e:	f003 0320 	and.w	r3, r3, #32
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d003      	beq.n	8003a1e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003a16:	6878      	ldr	r0, [r7, #4]
 8003a18:	f000 fbd1 	bl	80041be <UART_Receive_IT>
      return;
 8003a1c:	e25b      	b.n	8003ed6 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003a1e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	f000 80de 	beq.w	8003be4 <HAL_UART_IRQHandler+0x22c>
 8003a28:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003a2c:	f003 0301 	and.w	r3, r3, #1
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d106      	bne.n	8003a42 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003a34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003a38:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	f000 80d1 	beq.w	8003be4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003a42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003a46:	f003 0301 	and.w	r3, r3, #1
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d00b      	beq.n	8003a66 <HAL_UART_IRQHandler+0xae>
 8003a4e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003a52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d005      	beq.n	8003a66 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a5e:	f043 0201 	orr.w	r2, r3, #1
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003a66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003a6a:	f003 0304 	and.w	r3, r3, #4
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d00b      	beq.n	8003a8a <HAL_UART_IRQHandler+0xd2>
 8003a72:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003a76:	f003 0301 	and.w	r3, r3, #1
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d005      	beq.n	8003a8a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a82:	f043 0202 	orr.w	r2, r3, #2
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003a8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003a8e:	f003 0302 	and.w	r3, r3, #2
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d00b      	beq.n	8003aae <HAL_UART_IRQHandler+0xf6>
 8003a96:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003a9a:	f003 0301 	and.w	r3, r3, #1
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d005      	beq.n	8003aae <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003aa6:	f043 0204 	orr.w	r2, r3, #4
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003aae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003ab2:	f003 0308 	and.w	r3, r3, #8
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d011      	beq.n	8003ade <HAL_UART_IRQHandler+0x126>
 8003aba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003abe:	f003 0320 	and.w	r3, r3, #32
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d105      	bne.n	8003ad2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003ac6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003aca:	f003 0301 	and.w	r3, r3, #1
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d005      	beq.n	8003ade <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ad6:	f043 0208 	orr.w	r2, r3, #8
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	f000 81f2 	beq.w	8003ecc <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003ae8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003aec:	f003 0320 	and.w	r3, r3, #32
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d008      	beq.n	8003b06 <HAL_UART_IRQHandler+0x14e>
 8003af4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003af8:	f003 0320 	and.w	r3, r3, #32
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d002      	beq.n	8003b06 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003b00:	6878      	ldr	r0, [r7, #4]
 8003b02:	f000 fb5c 	bl	80041be <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	695b      	ldr	r3, [r3, #20]
 8003b0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	bf14      	ite	ne
 8003b14:	2301      	movne	r3, #1
 8003b16:	2300      	moveq	r3, #0
 8003b18:	b2db      	uxtb	r3, r3
 8003b1a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b22:	f003 0308 	and.w	r3, r3, #8
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d103      	bne.n	8003b32 <HAL_UART_IRQHandler+0x17a>
 8003b2a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d04f      	beq.n	8003bd2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003b32:	6878      	ldr	r0, [r7, #4]
 8003b34:	f000 fa66 	bl	8004004 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	695b      	ldr	r3, [r3, #20]
 8003b3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d041      	beq.n	8003bca <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	3314      	adds	r3, #20
 8003b4c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b50:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003b54:	e853 3f00 	ldrex	r3, [r3]
 8003b58:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003b5c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003b60:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003b64:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	3314      	adds	r3, #20
 8003b6e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8003b72:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8003b76:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b7a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8003b7e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8003b82:	e841 2300 	strex	r3, r2, [r1]
 8003b86:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8003b8a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d1d9      	bne.n	8003b46 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d013      	beq.n	8003bc2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b9e:	4a7e      	ldr	r2, [pc, #504]	; (8003d98 <HAL_UART_IRQHandler+0x3e0>)
 8003ba0:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	f7fe f85e 	bl	8001c68 <HAL_DMA_Abort_IT>
 8003bac:	4603      	mov	r3, r0
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d016      	beq.n	8003be0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bb6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003bb8:	687a      	ldr	r2, [r7, #4]
 8003bba:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003bbc:	4610      	mov	r0, r2
 8003bbe:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003bc0:	e00e      	b.n	8003be0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003bc2:	6878      	ldr	r0, [r7, #4]
 8003bc4:	f000 f99c 	bl	8003f00 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003bc8:	e00a      	b.n	8003be0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003bca:	6878      	ldr	r0, [r7, #4]
 8003bcc:	f000 f998 	bl	8003f00 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003bd0:	e006      	b.n	8003be0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003bd2:	6878      	ldr	r0, [r7, #4]
 8003bd4:	f000 f994 	bl	8003f00 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2200      	movs	r2, #0
 8003bdc:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8003bde:	e175      	b.n	8003ecc <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003be0:	bf00      	nop
    return;
 8003be2:	e173      	b.n	8003ecc <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003be8:	2b01      	cmp	r3, #1
 8003bea:	f040 814f 	bne.w	8003e8c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003bee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003bf2:	f003 0310 	and.w	r3, r3, #16
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	f000 8148 	beq.w	8003e8c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003bfc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003c00:	f003 0310 	and.w	r3, r3, #16
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	f000 8141 	beq.w	8003e8c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003c0a:	2300      	movs	r3, #0
 8003c0c:	60bb      	str	r3, [r7, #8]
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	60bb      	str	r3, [r7, #8]
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	685b      	ldr	r3, [r3, #4]
 8003c1c:	60bb      	str	r3, [r7, #8]
 8003c1e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	695b      	ldr	r3, [r3, #20]
 8003c26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	f000 80b6 	beq.w	8003d9c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	685b      	ldr	r3, [r3, #4]
 8003c38:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003c3c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	f000 8145 	beq.w	8003ed0 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003c4a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003c4e:	429a      	cmp	r2, r3
 8003c50:	f080 813e 	bcs.w	8003ed0 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003c5a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c60:	699b      	ldr	r3, [r3, #24]
 8003c62:	2b20      	cmp	r3, #32
 8003c64:	f000 8088 	beq.w	8003d78 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	330c      	adds	r3, #12
 8003c6e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c72:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003c76:	e853 3f00 	ldrex	r3, [r3]
 8003c7a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8003c7e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003c82:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003c86:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	330c      	adds	r3, #12
 8003c90:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8003c94:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003c98:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c9c:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003ca0:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003ca4:	e841 2300 	strex	r3, r2, [r1]
 8003ca8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8003cac:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d1d9      	bne.n	8003c68 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	3314      	adds	r3, #20
 8003cba:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cbc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003cbe:	e853 3f00 	ldrex	r3, [r3]
 8003cc2:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8003cc4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003cc6:	f023 0301 	bic.w	r3, r3, #1
 8003cca:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	3314      	adds	r3, #20
 8003cd4:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003cd8:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8003cdc:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cde:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8003ce0:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003ce4:	e841 2300 	strex	r3, r2, [r1]
 8003ce8:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8003cea:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d1e1      	bne.n	8003cb4 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	3314      	adds	r3, #20
 8003cf6:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cf8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003cfa:	e853 3f00 	ldrex	r3, [r3]
 8003cfe:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8003d00:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003d02:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003d06:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	3314      	adds	r3, #20
 8003d10:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8003d14:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003d16:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d18:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8003d1a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003d1c:	e841 2300 	strex	r3, r2, [r1]
 8003d20:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8003d22:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d1e3      	bne.n	8003cf0 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2220      	movs	r2, #32
 8003d2c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2200      	movs	r2, #0
 8003d34:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	330c      	adds	r3, #12
 8003d3c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d3e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003d40:	e853 3f00 	ldrex	r3, [r3]
 8003d44:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003d46:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003d48:	f023 0310 	bic.w	r3, r3, #16
 8003d4c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	330c      	adds	r3, #12
 8003d56:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8003d5a:	65ba      	str	r2, [r7, #88]	; 0x58
 8003d5c:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d5e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003d60:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003d62:	e841 2300 	strex	r3, r2, [r1]
 8003d66:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8003d68:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d1e3      	bne.n	8003d36 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d72:	4618      	mov	r0, r3
 8003d74:	f7fd ff3d 	bl	8001bf2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	2202      	movs	r2, #2
 8003d7c:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003d86:	b29b      	uxth	r3, r3
 8003d88:	1ad3      	subs	r3, r2, r3
 8003d8a:	b29b      	uxth	r3, r3
 8003d8c:	4619      	mov	r1, r3
 8003d8e:	6878      	ldr	r0, [r7, #4]
 8003d90:	f000 f8bf 	bl	8003f12 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003d94:	e09c      	b.n	8003ed0 <HAL_UART_IRQHandler+0x518>
 8003d96:	bf00      	nop
 8003d98:	080040c9 	.word	0x080040c9
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003da4:	b29b      	uxth	r3, r3
 8003da6:	1ad3      	subs	r3, r2, r3
 8003da8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003db0:	b29b      	uxth	r3, r3
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	f000 808e 	beq.w	8003ed4 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8003db8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	f000 8089 	beq.w	8003ed4 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	330c      	adds	r3, #12
 8003dc8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003dcc:	e853 3f00 	ldrex	r3, [r3]
 8003dd0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003dd2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003dd4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003dd8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	330c      	adds	r3, #12
 8003de2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8003de6:	647a      	str	r2, [r7, #68]	; 0x44
 8003de8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dea:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003dec:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003dee:	e841 2300 	strex	r3, r2, [r1]
 8003df2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003df4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d1e3      	bne.n	8003dc2 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	3314      	adds	r3, #20
 8003e00:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e04:	e853 3f00 	ldrex	r3, [r3]
 8003e08:	623b      	str	r3, [r7, #32]
   return(result);
 8003e0a:	6a3b      	ldr	r3, [r7, #32]
 8003e0c:	f023 0301 	bic.w	r3, r3, #1
 8003e10:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	3314      	adds	r3, #20
 8003e1a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003e1e:	633a      	str	r2, [r7, #48]	; 0x30
 8003e20:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e22:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003e24:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003e26:	e841 2300 	strex	r3, r2, [r1]
 8003e2a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003e2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d1e3      	bne.n	8003dfa <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	2220      	movs	r2, #32
 8003e36:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	2200      	movs	r2, #0
 8003e3e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	330c      	adds	r3, #12
 8003e46:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e48:	693b      	ldr	r3, [r7, #16]
 8003e4a:	e853 3f00 	ldrex	r3, [r3]
 8003e4e:	60fb      	str	r3, [r7, #12]
   return(result);
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	f023 0310 	bic.w	r3, r3, #16
 8003e56:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	330c      	adds	r3, #12
 8003e60:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8003e64:	61fa      	str	r2, [r7, #28]
 8003e66:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e68:	69b9      	ldr	r1, [r7, #24]
 8003e6a:	69fa      	ldr	r2, [r7, #28]
 8003e6c:	e841 2300 	strex	r3, r2, [r1]
 8003e70:	617b      	str	r3, [r7, #20]
   return(result);
 8003e72:	697b      	ldr	r3, [r7, #20]
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d1e3      	bne.n	8003e40 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2202      	movs	r2, #2
 8003e7c:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003e7e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003e82:	4619      	mov	r1, r3
 8003e84:	6878      	ldr	r0, [r7, #4]
 8003e86:	f000 f844 	bl	8003f12 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003e8a:	e023      	b.n	8003ed4 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003e8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003e90:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d009      	beq.n	8003eac <HAL_UART_IRQHandler+0x4f4>
 8003e98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003e9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d003      	beq.n	8003eac <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8003ea4:	6878      	ldr	r0, [r7, #4]
 8003ea6:	f000 f923 	bl	80040f0 <UART_Transmit_IT>
    return;
 8003eaa:	e014      	b.n	8003ed6 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003eac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003eb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d00e      	beq.n	8003ed6 <HAL_UART_IRQHandler+0x51e>
 8003eb8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003ebc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d008      	beq.n	8003ed6 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8003ec4:	6878      	ldr	r0, [r7, #4]
 8003ec6:	f000 f962 	bl	800418e <UART_EndTransmit_IT>
    return;
 8003eca:	e004      	b.n	8003ed6 <HAL_UART_IRQHandler+0x51e>
    return;
 8003ecc:	bf00      	nop
 8003ece:	e002      	b.n	8003ed6 <HAL_UART_IRQHandler+0x51e>
      return;
 8003ed0:	bf00      	nop
 8003ed2:	e000      	b.n	8003ed6 <HAL_UART_IRQHandler+0x51e>
      return;
 8003ed4:	bf00      	nop
  }
}
 8003ed6:	37e8      	adds	r7, #232	; 0xe8
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	bd80      	pop	{r7, pc}

08003edc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003edc:	b480      	push	{r7}
 8003ede:	b083      	sub	sp, #12
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003ee4:	bf00      	nop
 8003ee6:	370c      	adds	r7, #12
 8003ee8:	46bd      	mov	sp, r7
 8003eea:	bc80      	pop	{r7}
 8003eec:	4770      	bx	lr

08003eee <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003eee:	b480      	push	{r7}
 8003ef0:	b083      	sub	sp, #12
 8003ef2:	af00      	add	r7, sp, #0
 8003ef4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8003ef6:	bf00      	nop
 8003ef8:	370c      	adds	r7, #12
 8003efa:	46bd      	mov	sp, r7
 8003efc:	bc80      	pop	{r7}
 8003efe:	4770      	bx	lr

08003f00 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003f00:	b480      	push	{r7}
 8003f02:	b083      	sub	sp, #12
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003f08:	bf00      	nop
 8003f0a:	370c      	adds	r7, #12
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	bc80      	pop	{r7}
 8003f10:	4770      	bx	lr

08003f12 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003f12:	b480      	push	{r7}
 8003f14:	b083      	sub	sp, #12
 8003f16:	af00      	add	r7, sp, #0
 8003f18:	6078      	str	r0, [r7, #4]
 8003f1a:	460b      	mov	r3, r1
 8003f1c:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003f1e:	bf00      	nop
 8003f20:	370c      	adds	r7, #12
 8003f22:	46bd      	mov	sp, r7
 8003f24:	bc80      	pop	{r7}
 8003f26:	4770      	bx	lr

08003f28 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003f28:	b580      	push	{r7, lr}
 8003f2a:	b090      	sub	sp, #64	; 0x40
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	60f8      	str	r0, [r7, #12]
 8003f30:	60b9      	str	r1, [r7, #8]
 8003f32:	603b      	str	r3, [r7, #0]
 8003f34:	4613      	mov	r3, r2
 8003f36:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003f38:	e050      	b.n	8003fdc <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f3a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003f3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f40:	d04c      	beq.n	8003fdc <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003f42:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d007      	beq.n	8003f58 <UART_WaitOnFlagUntilTimeout+0x30>
 8003f48:	f7fd fd3c 	bl	80019c4 <HAL_GetTick>
 8003f4c:	4602      	mov	r2, r0
 8003f4e:	683b      	ldr	r3, [r7, #0]
 8003f50:	1ad3      	subs	r3, r2, r3
 8003f52:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003f54:	429a      	cmp	r2, r3
 8003f56:	d241      	bcs.n	8003fdc <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	330c      	adds	r3, #12
 8003f5e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f62:	e853 3f00 	ldrex	r3, [r3]
 8003f66:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003f68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f6a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003f6e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	330c      	adds	r3, #12
 8003f76:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003f78:	637a      	str	r2, [r7, #52]	; 0x34
 8003f7a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f7c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003f7e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003f80:	e841 2300 	strex	r3, r2, [r1]
 8003f84:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003f86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d1e5      	bne.n	8003f58 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	3314      	adds	r3, #20
 8003f92:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f94:	697b      	ldr	r3, [r7, #20]
 8003f96:	e853 3f00 	ldrex	r3, [r3]
 8003f9a:	613b      	str	r3, [r7, #16]
   return(result);
 8003f9c:	693b      	ldr	r3, [r7, #16]
 8003f9e:	f023 0301 	bic.w	r3, r3, #1
 8003fa2:	63bb      	str	r3, [r7, #56]	; 0x38
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	3314      	adds	r3, #20
 8003faa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003fac:	623a      	str	r2, [r7, #32]
 8003fae:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fb0:	69f9      	ldr	r1, [r7, #28]
 8003fb2:	6a3a      	ldr	r2, [r7, #32]
 8003fb4:	e841 2300 	strex	r3, r2, [r1]
 8003fb8:	61bb      	str	r3, [r7, #24]
   return(result);
 8003fba:	69bb      	ldr	r3, [r7, #24]
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d1e5      	bne.n	8003f8c <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	2220      	movs	r2, #32
 8003fc4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	2220      	movs	r2, #32
 8003fcc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8003fd8:	2303      	movs	r3, #3
 8003fda:	e00f      	b.n	8003ffc <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	681a      	ldr	r2, [r3, #0]
 8003fe2:	68bb      	ldr	r3, [r7, #8]
 8003fe4:	4013      	ands	r3, r2
 8003fe6:	68ba      	ldr	r2, [r7, #8]
 8003fe8:	429a      	cmp	r2, r3
 8003fea:	bf0c      	ite	eq
 8003fec:	2301      	moveq	r3, #1
 8003fee:	2300      	movne	r3, #0
 8003ff0:	b2db      	uxtb	r3, r3
 8003ff2:	461a      	mov	r2, r3
 8003ff4:	79fb      	ldrb	r3, [r7, #7]
 8003ff6:	429a      	cmp	r2, r3
 8003ff8:	d09f      	beq.n	8003f3a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003ffa:	2300      	movs	r3, #0
}
 8003ffc:	4618      	mov	r0, r3
 8003ffe:	3740      	adds	r7, #64	; 0x40
 8004000:	46bd      	mov	sp, r7
 8004002:	bd80      	pop	{r7, pc}

08004004 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004004:	b480      	push	{r7}
 8004006:	b095      	sub	sp, #84	; 0x54
 8004008:	af00      	add	r7, sp, #0
 800400a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	330c      	adds	r3, #12
 8004012:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004014:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004016:	e853 3f00 	ldrex	r3, [r3]
 800401a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800401c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800401e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004022:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	330c      	adds	r3, #12
 800402a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800402c:	643a      	str	r2, [r7, #64]	; 0x40
 800402e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004030:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004032:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004034:	e841 2300 	strex	r3, r2, [r1]
 8004038:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800403a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800403c:	2b00      	cmp	r3, #0
 800403e:	d1e5      	bne.n	800400c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	3314      	adds	r3, #20
 8004046:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004048:	6a3b      	ldr	r3, [r7, #32]
 800404a:	e853 3f00 	ldrex	r3, [r3]
 800404e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004050:	69fb      	ldr	r3, [r7, #28]
 8004052:	f023 0301 	bic.w	r3, r3, #1
 8004056:	64bb      	str	r3, [r7, #72]	; 0x48
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	3314      	adds	r3, #20
 800405e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004060:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004062:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004064:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004066:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004068:	e841 2300 	strex	r3, r2, [r1]
 800406c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800406e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004070:	2b00      	cmp	r3, #0
 8004072:	d1e5      	bne.n	8004040 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004078:	2b01      	cmp	r3, #1
 800407a:	d119      	bne.n	80040b0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	330c      	adds	r3, #12
 8004082:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	e853 3f00 	ldrex	r3, [r3]
 800408a:	60bb      	str	r3, [r7, #8]
   return(result);
 800408c:	68bb      	ldr	r3, [r7, #8]
 800408e:	f023 0310 	bic.w	r3, r3, #16
 8004092:	647b      	str	r3, [r7, #68]	; 0x44
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	330c      	adds	r3, #12
 800409a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800409c:	61ba      	str	r2, [r7, #24]
 800409e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040a0:	6979      	ldr	r1, [r7, #20]
 80040a2:	69ba      	ldr	r2, [r7, #24]
 80040a4:	e841 2300 	strex	r3, r2, [r1]
 80040a8:	613b      	str	r3, [r7, #16]
   return(result);
 80040aa:	693b      	ldr	r3, [r7, #16]
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d1e5      	bne.n	800407c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2220      	movs	r2, #32
 80040b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2200      	movs	r2, #0
 80040bc:	631a      	str	r2, [r3, #48]	; 0x30
}
 80040be:	bf00      	nop
 80040c0:	3754      	adds	r7, #84	; 0x54
 80040c2:	46bd      	mov	sp, r7
 80040c4:	bc80      	pop	{r7}
 80040c6:	4770      	bx	lr

080040c8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80040c8:	b580      	push	{r7, lr}
 80040ca:	b084      	sub	sp, #16
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040d4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	2200      	movs	r2, #0
 80040da:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	2200      	movs	r2, #0
 80040e0:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80040e2:	68f8      	ldr	r0, [r7, #12]
 80040e4:	f7ff ff0c 	bl	8003f00 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80040e8:	bf00      	nop
 80040ea:	3710      	adds	r7, #16
 80040ec:	46bd      	mov	sp, r7
 80040ee:	bd80      	pop	{r7, pc}

080040f0 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80040f0:	b480      	push	{r7}
 80040f2:	b085      	sub	sp, #20
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80040fe:	b2db      	uxtb	r3, r3
 8004100:	2b21      	cmp	r3, #33	; 0x21
 8004102:	d13e      	bne.n	8004182 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	689b      	ldr	r3, [r3, #8]
 8004108:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800410c:	d114      	bne.n	8004138 <UART_Transmit_IT+0x48>
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	691b      	ldr	r3, [r3, #16]
 8004112:	2b00      	cmp	r3, #0
 8004114:	d110      	bne.n	8004138 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	6a1b      	ldr	r3, [r3, #32]
 800411a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	881b      	ldrh	r3, [r3, #0]
 8004120:	461a      	mov	r2, r3
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800412a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	6a1b      	ldr	r3, [r3, #32]
 8004130:	1c9a      	adds	r2, r3, #2
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	621a      	str	r2, [r3, #32]
 8004136:	e008      	b.n	800414a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	6a1b      	ldr	r3, [r3, #32]
 800413c:	1c59      	adds	r1, r3, #1
 800413e:	687a      	ldr	r2, [r7, #4]
 8004140:	6211      	str	r1, [r2, #32]
 8004142:	781a      	ldrb	r2, [r3, #0]
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800414e:	b29b      	uxth	r3, r3
 8004150:	3b01      	subs	r3, #1
 8004152:	b29b      	uxth	r3, r3
 8004154:	687a      	ldr	r2, [r7, #4]
 8004156:	4619      	mov	r1, r3
 8004158:	84d1      	strh	r1, [r2, #38]	; 0x26
 800415a:	2b00      	cmp	r3, #0
 800415c:	d10f      	bne.n	800417e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	68da      	ldr	r2, [r3, #12]
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800416c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	68da      	ldr	r2, [r3, #12]
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800417c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800417e:	2300      	movs	r3, #0
 8004180:	e000      	b.n	8004184 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004182:	2302      	movs	r3, #2
  }
}
 8004184:	4618      	mov	r0, r3
 8004186:	3714      	adds	r7, #20
 8004188:	46bd      	mov	sp, r7
 800418a:	bc80      	pop	{r7}
 800418c:	4770      	bx	lr

0800418e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800418e:	b580      	push	{r7, lr}
 8004190:	b082      	sub	sp, #8
 8004192:	af00      	add	r7, sp, #0
 8004194:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	68da      	ldr	r2, [r3, #12]
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80041a4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	2220      	movs	r2, #32
 80041aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80041ae:	6878      	ldr	r0, [r7, #4]
 80041b0:	f7ff fe94 	bl	8003edc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80041b4:	2300      	movs	r3, #0
}
 80041b6:	4618      	mov	r0, r3
 80041b8:	3708      	adds	r7, #8
 80041ba:	46bd      	mov	sp, r7
 80041bc:	bd80      	pop	{r7, pc}

080041be <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80041be:	b580      	push	{r7, lr}
 80041c0:	b08c      	sub	sp, #48	; 0x30
 80041c2:	af00      	add	r7, sp, #0
 80041c4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80041cc:	b2db      	uxtb	r3, r3
 80041ce:	2b22      	cmp	r3, #34	; 0x22
 80041d0:	f040 80ae 	bne.w	8004330 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	689b      	ldr	r3, [r3, #8]
 80041d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80041dc:	d117      	bne.n	800420e <UART_Receive_IT+0x50>
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	691b      	ldr	r3, [r3, #16]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d113      	bne.n	800420e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80041e6:	2300      	movs	r3, #0
 80041e8:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041ee:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	685b      	ldr	r3, [r3, #4]
 80041f6:	b29b      	uxth	r3, r3
 80041f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80041fc:	b29a      	uxth	r2, r3
 80041fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004200:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004206:	1c9a      	adds	r2, r3, #2
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	629a      	str	r2, [r3, #40]	; 0x28
 800420c:	e026      	b.n	800425c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004212:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8004214:	2300      	movs	r3, #0
 8004216:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	689b      	ldr	r3, [r3, #8]
 800421c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004220:	d007      	beq.n	8004232 <UART_Receive_IT+0x74>
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	689b      	ldr	r3, [r3, #8]
 8004226:	2b00      	cmp	r3, #0
 8004228:	d10a      	bne.n	8004240 <UART_Receive_IT+0x82>
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	691b      	ldr	r3, [r3, #16]
 800422e:	2b00      	cmp	r3, #0
 8004230:	d106      	bne.n	8004240 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	685b      	ldr	r3, [r3, #4]
 8004238:	b2da      	uxtb	r2, r3
 800423a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800423c:	701a      	strb	r2, [r3, #0]
 800423e:	e008      	b.n	8004252 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	685b      	ldr	r3, [r3, #4]
 8004246:	b2db      	uxtb	r3, r3
 8004248:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800424c:	b2da      	uxtb	r2, r3
 800424e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004250:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004256:	1c5a      	adds	r2, r3, #1
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004260:	b29b      	uxth	r3, r3
 8004262:	3b01      	subs	r3, #1
 8004264:	b29b      	uxth	r3, r3
 8004266:	687a      	ldr	r2, [r7, #4]
 8004268:	4619      	mov	r1, r3
 800426a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800426c:	2b00      	cmp	r3, #0
 800426e:	d15d      	bne.n	800432c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	68da      	ldr	r2, [r3, #12]
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f022 0220 	bic.w	r2, r2, #32
 800427e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	68da      	ldr	r2, [r3, #12]
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800428e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	695a      	ldr	r2, [r3, #20]
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f022 0201 	bic.w	r2, r2, #1
 800429e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2220      	movs	r2, #32
 80042a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	2200      	movs	r2, #0
 80042ac:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042b2:	2b01      	cmp	r3, #1
 80042b4:	d135      	bne.n	8004322 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	2200      	movs	r2, #0
 80042ba:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	330c      	adds	r3, #12
 80042c2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042c4:	697b      	ldr	r3, [r7, #20]
 80042c6:	e853 3f00 	ldrex	r3, [r3]
 80042ca:	613b      	str	r3, [r7, #16]
   return(result);
 80042cc:	693b      	ldr	r3, [r7, #16]
 80042ce:	f023 0310 	bic.w	r3, r3, #16
 80042d2:	627b      	str	r3, [r7, #36]	; 0x24
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	330c      	adds	r3, #12
 80042da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80042dc:	623a      	str	r2, [r7, #32]
 80042de:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042e0:	69f9      	ldr	r1, [r7, #28]
 80042e2:	6a3a      	ldr	r2, [r7, #32]
 80042e4:	e841 2300 	strex	r3, r2, [r1]
 80042e8:	61bb      	str	r3, [r7, #24]
   return(result);
 80042ea:	69bb      	ldr	r3, [r7, #24]
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d1e5      	bne.n	80042bc <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f003 0310 	and.w	r3, r3, #16
 80042fa:	2b10      	cmp	r3, #16
 80042fc:	d10a      	bne.n	8004314 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80042fe:	2300      	movs	r3, #0
 8004300:	60fb      	str	r3, [r7, #12]
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	60fb      	str	r3, [r7, #12]
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	685b      	ldr	r3, [r3, #4]
 8004310:	60fb      	str	r3, [r7, #12]
 8004312:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004318:	4619      	mov	r1, r3
 800431a:	6878      	ldr	r0, [r7, #4]
 800431c:	f7ff fdf9 	bl	8003f12 <HAL_UARTEx_RxEventCallback>
 8004320:	e002      	b.n	8004328 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004322:	6878      	ldr	r0, [r7, #4]
 8004324:	f7ff fde3 	bl	8003eee <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004328:	2300      	movs	r3, #0
 800432a:	e002      	b.n	8004332 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800432c:	2300      	movs	r3, #0
 800432e:	e000      	b.n	8004332 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004330:	2302      	movs	r3, #2
  }
}
 8004332:	4618      	mov	r0, r3
 8004334:	3730      	adds	r7, #48	; 0x30
 8004336:	46bd      	mov	sp, r7
 8004338:	bd80      	pop	{r7, pc}
	...

0800433c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800433c:	b580      	push	{r7, lr}
 800433e:	b084      	sub	sp, #16
 8004340:	af00      	add	r7, sp, #0
 8004342:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	691b      	ldr	r3, [r3, #16]
 800434a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	68da      	ldr	r2, [r3, #12]
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	430a      	orrs	r2, r1
 8004358:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	689a      	ldr	r2, [r3, #8]
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	691b      	ldr	r3, [r3, #16]
 8004362:	431a      	orrs	r2, r3
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	695b      	ldr	r3, [r3, #20]
 8004368:	4313      	orrs	r3, r2
 800436a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	68db      	ldr	r3, [r3, #12]
 8004372:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004376:	f023 030c 	bic.w	r3, r3, #12
 800437a:	687a      	ldr	r2, [r7, #4]
 800437c:	6812      	ldr	r2, [r2, #0]
 800437e:	68b9      	ldr	r1, [r7, #8]
 8004380:	430b      	orrs	r3, r1
 8004382:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	695b      	ldr	r3, [r3, #20]
 800438a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	699a      	ldr	r2, [r3, #24]
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	430a      	orrs	r2, r1
 8004398:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	4a2c      	ldr	r2, [pc, #176]	; (8004450 <UART_SetConfig+0x114>)
 80043a0:	4293      	cmp	r3, r2
 80043a2:	d103      	bne.n	80043ac <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80043a4:	f7fe fa9c 	bl	80028e0 <HAL_RCC_GetPCLK2Freq>
 80043a8:	60f8      	str	r0, [r7, #12]
 80043aa:	e002      	b.n	80043b2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80043ac:	f7fe fa84 	bl	80028b8 <HAL_RCC_GetPCLK1Freq>
 80043b0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80043b2:	68fa      	ldr	r2, [r7, #12]
 80043b4:	4613      	mov	r3, r2
 80043b6:	009b      	lsls	r3, r3, #2
 80043b8:	4413      	add	r3, r2
 80043ba:	009a      	lsls	r2, r3, #2
 80043bc:	441a      	add	r2, r3
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	685b      	ldr	r3, [r3, #4]
 80043c2:	009b      	lsls	r3, r3, #2
 80043c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80043c8:	4a22      	ldr	r2, [pc, #136]	; (8004454 <UART_SetConfig+0x118>)
 80043ca:	fba2 2303 	umull	r2, r3, r2, r3
 80043ce:	095b      	lsrs	r3, r3, #5
 80043d0:	0119      	lsls	r1, r3, #4
 80043d2:	68fa      	ldr	r2, [r7, #12]
 80043d4:	4613      	mov	r3, r2
 80043d6:	009b      	lsls	r3, r3, #2
 80043d8:	4413      	add	r3, r2
 80043da:	009a      	lsls	r2, r3, #2
 80043dc:	441a      	add	r2, r3
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	685b      	ldr	r3, [r3, #4]
 80043e2:	009b      	lsls	r3, r3, #2
 80043e4:	fbb2 f2f3 	udiv	r2, r2, r3
 80043e8:	4b1a      	ldr	r3, [pc, #104]	; (8004454 <UART_SetConfig+0x118>)
 80043ea:	fba3 0302 	umull	r0, r3, r3, r2
 80043ee:	095b      	lsrs	r3, r3, #5
 80043f0:	2064      	movs	r0, #100	; 0x64
 80043f2:	fb00 f303 	mul.w	r3, r0, r3
 80043f6:	1ad3      	subs	r3, r2, r3
 80043f8:	011b      	lsls	r3, r3, #4
 80043fa:	3332      	adds	r3, #50	; 0x32
 80043fc:	4a15      	ldr	r2, [pc, #84]	; (8004454 <UART_SetConfig+0x118>)
 80043fe:	fba2 2303 	umull	r2, r3, r2, r3
 8004402:	095b      	lsrs	r3, r3, #5
 8004404:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004408:	4419      	add	r1, r3
 800440a:	68fa      	ldr	r2, [r7, #12]
 800440c:	4613      	mov	r3, r2
 800440e:	009b      	lsls	r3, r3, #2
 8004410:	4413      	add	r3, r2
 8004412:	009a      	lsls	r2, r3, #2
 8004414:	441a      	add	r2, r3
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	685b      	ldr	r3, [r3, #4]
 800441a:	009b      	lsls	r3, r3, #2
 800441c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004420:	4b0c      	ldr	r3, [pc, #48]	; (8004454 <UART_SetConfig+0x118>)
 8004422:	fba3 0302 	umull	r0, r3, r3, r2
 8004426:	095b      	lsrs	r3, r3, #5
 8004428:	2064      	movs	r0, #100	; 0x64
 800442a:	fb00 f303 	mul.w	r3, r0, r3
 800442e:	1ad3      	subs	r3, r2, r3
 8004430:	011b      	lsls	r3, r3, #4
 8004432:	3332      	adds	r3, #50	; 0x32
 8004434:	4a07      	ldr	r2, [pc, #28]	; (8004454 <UART_SetConfig+0x118>)
 8004436:	fba2 2303 	umull	r2, r3, r2, r3
 800443a:	095b      	lsrs	r3, r3, #5
 800443c:	f003 020f 	and.w	r2, r3, #15
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	440a      	add	r2, r1
 8004446:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004448:	bf00      	nop
 800444a:	3710      	adds	r7, #16
 800444c:	46bd      	mov	sp, r7
 800444e:	bd80      	pop	{r7, pc}
 8004450:	40013800 	.word	0x40013800
 8004454:	51eb851f 	.word	0x51eb851f

08004458 <__errno>:
 8004458:	4b01      	ldr	r3, [pc, #4]	; (8004460 <__errno+0x8>)
 800445a:	6818      	ldr	r0, [r3, #0]
 800445c:	4770      	bx	lr
 800445e:	bf00      	nop
 8004460:	20000044 	.word	0x20000044

08004464 <__libc_init_array>:
 8004464:	b570      	push	{r4, r5, r6, lr}
 8004466:	2600      	movs	r6, #0
 8004468:	4d0c      	ldr	r5, [pc, #48]	; (800449c <__libc_init_array+0x38>)
 800446a:	4c0d      	ldr	r4, [pc, #52]	; (80044a0 <__libc_init_array+0x3c>)
 800446c:	1b64      	subs	r4, r4, r5
 800446e:	10a4      	asrs	r4, r4, #2
 8004470:	42a6      	cmp	r6, r4
 8004472:	d109      	bne.n	8004488 <__libc_init_array+0x24>
 8004474:	f000 fc6c 	bl	8004d50 <_init>
 8004478:	2600      	movs	r6, #0
 800447a:	4d0a      	ldr	r5, [pc, #40]	; (80044a4 <__libc_init_array+0x40>)
 800447c:	4c0a      	ldr	r4, [pc, #40]	; (80044a8 <__libc_init_array+0x44>)
 800447e:	1b64      	subs	r4, r4, r5
 8004480:	10a4      	asrs	r4, r4, #2
 8004482:	42a6      	cmp	r6, r4
 8004484:	d105      	bne.n	8004492 <__libc_init_array+0x2e>
 8004486:	bd70      	pop	{r4, r5, r6, pc}
 8004488:	f855 3b04 	ldr.w	r3, [r5], #4
 800448c:	4798      	blx	r3
 800448e:	3601      	adds	r6, #1
 8004490:	e7ee      	b.n	8004470 <__libc_init_array+0xc>
 8004492:	f855 3b04 	ldr.w	r3, [r5], #4
 8004496:	4798      	blx	r3
 8004498:	3601      	adds	r6, #1
 800449a:	e7f2      	b.n	8004482 <__libc_init_array+0x1e>
 800449c:	08004dec 	.word	0x08004dec
 80044a0:	08004dec 	.word	0x08004dec
 80044a4:	08004dec 	.word	0x08004dec
 80044a8:	08004df0 	.word	0x08004df0

080044ac <malloc>:
 80044ac:	4b02      	ldr	r3, [pc, #8]	; (80044b8 <malloc+0xc>)
 80044ae:	4601      	mov	r1, r0
 80044b0:	6818      	ldr	r0, [r3, #0]
 80044b2:	f000 b85f 	b.w	8004574 <_malloc_r>
 80044b6:	bf00      	nop
 80044b8:	20000044 	.word	0x20000044

080044bc <free>:
 80044bc:	4b02      	ldr	r3, [pc, #8]	; (80044c8 <free+0xc>)
 80044be:	4601      	mov	r1, r0
 80044c0:	6818      	ldr	r0, [r3, #0]
 80044c2:	f000 b80b 	b.w	80044dc <_free_r>
 80044c6:	bf00      	nop
 80044c8:	20000044 	.word	0x20000044

080044cc <memset>:
 80044cc:	4603      	mov	r3, r0
 80044ce:	4402      	add	r2, r0
 80044d0:	4293      	cmp	r3, r2
 80044d2:	d100      	bne.n	80044d6 <memset+0xa>
 80044d4:	4770      	bx	lr
 80044d6:	f803 1b01 	strb.w	r1, [r3], #1
 80044da:	e7f9      	b.n	80044d0 <memset+0x4>

080044dc <_free_r>:
 80044dc:	b538      	push	{r3, r4, r5, lr}
 80044de:	4605      	mov	r5, r0
 80044e0:	2900      	cmp	r1, #0
 80044e2:	d043      	beq.n	800456c <_free_r+0x90>
 80044e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80044e8:	1f0c      	subs	r4, r1, #4
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	bfb8      	it	lt
 80044ee:	18e4      	addlt	r4, r4, r3
 80044f0:	f000 f8ca 	bl	8004688 <__malloc_lock>
 80044f4:	4a1e      	ldr	r2, [pc, #120]	; (8004570 <_free_r+0x94>)
 80044f6:	6813      	ldr	r3, [r2, #0]
 80044f8:	4610      	mov	r0, r2
 80044fa:	b933      	cbnz	r3, 800450a <_free_r+0x2e>
 80044fc:	6063      	str	r3, [r4, #4]
 80044fe:	6014      	str	r4, [r2, #0]
 8004500:	4628      	mov	r0, r5
 8004502:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004506:	f000 b8c5 	b.w	8004694 <__malloc_unlock>
 800450a:	42a3      	cmp	r3, r4
 800450c:	d90a      	bls.n	8004524 <_free_r+0x48>
 800450e:	6821      	ldr	r1, [r4, #0]
 8004510:	1862      	adds	r2, r4, r1
 8004512:	4293      	cmp	r3, r2
 8004514:	bf01      	itttt	eq
 8004516:	681a      	ldreq	r2, [r3, #0]
 8004518:	685b      	ldreq	r3, [r3, #4]
 800451a:	1852      	addeq	r2, r2, r1
 800451c:	6022      	streq	r2, [r4, #0]
 800451e:	6063      	str	r3, [r4, #4]
 8004520:	6004      	str	r4, [r0, #0]
 8004522:	e7ed      	b.n	8004500 <_free_r+0x24>
 8004524:	461a      	mov	r2, r3
 8004526:	685b      	ldr	r3, [r3, #4]
 8004528:	b10b      	cbz	r3, 800452e <_free_r+0x52>
 800452a:	42a3      	cmp	r3, r4
 800452c:	d9fa      	bls.n	8004524 <_free_r+0x48>
 800452e:	6811      	ldr	r1, [r2, #0]
 8004530:	1850      	adds	r0, r2, r1
 8004532:	42a0      	cmp	r0, r4
 8004534:	d10b      	bne.n	800454e <_free_r+0x72>
 8004536:	6820      	ldr	r0, [r4, #0]
 8004538:	4401      	add	r1, r0
 800453a:	1850      	adds	r0, r2, r1
 800453c:	4283      	cmp	r3, r0
 800453e:	6011      	str	r1, [r2, #0]
 8004540:	d1de      	bne.n	8004500 <_free_r+0x24>
 8004542:	6818      	ldr	r0, [r3, #0]
 8004544:	685b      	ldr	r3, [r3, #4]
 8004546:	4401      	add	r1, r0
 8004548:	6011      	str	r1, [r2, #0]
 800454a:	6053      	str	r3, [r2, #4]
 800454c:	e7d8      	b.n	8004500 <_free_r+0x24>
 800454e:	d902      	bls.n	8004556 <_free_r+0x7a>
 8004550:	230c      	movs	r3, #12
 8004552:	602b      	str	r3, [r5, #0]
 8004554:	e7d4      	b.n	8004500 <_free_r+0x24>
 8004556:	6820      	ldr	r0, [r4, #0]
 8004558:	1821      	adds	r1, r4, r0
 800455a:	428b      	cmp	r3, r1
 800455c:	bf01      	itttt	eq
 800455e:	6819      	ldreq	r1, [r3, #0]
 8004560:	685b      	ldreq	r3, [r3, #4]
 8004562:	1809      	addeq	r1, r1, r0
 8004564:	6021      	streq	r1, [r4, #0]
 8004566:	6063      	str	r3, [r4, #4]
 8004568:	6054      	str	r4, [r2, #4]
 800456a:	e7c9      	b.n	8004500 <_free_r+0x24>
 800456c:	bd38      	pop	{r3, r4, r5, pc}
 800456e:	bf00      	nop
 8004570:	20000104 	.word	0x20000104

08004574 <_malloc_r>:
 8004574:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004576:	1ccd      	adds	r5, r1, #3
 8004578:	f025 0503 	bic.w	r5, r5, #3
 800457c:	3508      	adds	r5, #8
 800457e:	2d0c      	cmp	r5, #12
 8004580:	bf38      	it	cc
 8004582:	250c      	movcc	r5, #12
 8004584:	2d00      	cmp	r5, #0
 8004586:	4606      	mov	r6, r0
 8004588:	db01      	blt.n	800458e <_malloc_r+0x1a>
 800458a:	42a9      	cmp	r1, r5
 800458c:	d903      	bls.n	8004596 <_malloc_r+0x22>
 800458e:	230c      	movs	r3, #12
 8004590:	6033      	str	r3, [r6, #0]
 8004592:	2000      	movs	r0, #0
 8004594:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004596:	f000 f877 	bl	8004688 <__malloc_lock>
 800459a:	4921      	ldr	r1, [pc, #132]	; (8004620 <_malloc_r+0xac>)
 800459c:	680a      	ldr	r2, [r1, #0]
 800459e:	4614      	mov	r4, r2
 80045a0:	b99c      	cbnz	r4, 80045ca <_malloc_r+0x56>
 80045a2:	4f20      	ldr	r7, [pc, #128]	; (8004624 <_malloc_r+0xb0>)
 80045a4:	683b      	ldr	r3, [r7, #0]
 80045a6:	b923      	cbnz	r3, 80045b2 <_malloc_r+0x3e>
 80045a8:	4621      	mov	r1, r4
 80045aa:	4630      	mov	r0, r6
 80045ac:	f000 f83c 	bl	8004628 <_sbrk_r>
 80045b0:	6038      	str	r0, [r7, #0]
 80045b2:	4629      	mov	r1, r5
 80045b4:	4630      	mov	r0, r6
 80045b6:	f000 f837 	bl	8004628 <_sbrk_r>
 80045ba:	1c43      	adds	r3, r0, #1
 80045bc:	d123      	bne.n	8004606 <_malloc_r+0x92>
 80045be:	230c      	movs	r3, #12
 80045c0:	4630      	mov	r0, r6
 80045c2:	6033      	str	r3, [r6, #0]
 80045c4:	f000 f866 	bl	8004694 <__malloc_unlock>
 80045c8:	e7e3      	b.n	8004592 <_malloc_r+0x1e>
 80045ca:	6823      	ldr	r3, [r4, #0]
 80045cc:	1b5b      	subs	r3, r3, r5
 80045ce:	d417      	bmi.n	8004600 <_malloc_r+0x8c>
 80045d0:	2b0b      	cmp	r3, #11
 80045d2:	d903      	bls.n	80045dc <_malloc_r+0x68>
 80045d4:	6023      	str	r3, [r4, #0]
 80045d6:	441c      	add	r4, r3
 80045d8:	6025      	str	r5, [r4, #0]
 80045da:	e004      	b.n	80045e6 <_malloc_r+0x72>
 80045dc:	6863      	ldr	r3, [r4, #4]
 80045de:	42a2      	cmp	r2, r4
 80045e0:	bf0c      	ite	eq
 80045e2:	600b      	streq	r3, [r1, #0]
 80045e4:	6053      	strne	r3, [r2, #4]
 80045e6:	4630      	mov	r0, r6
 80045e8:	f000 f854 	bl	8004694 <__malloc_unlock>
 80045ec:	f104 000b 	add.w	r0, r4, #11
 80045f0:	1d23      	adds	r3, r4, #4
 80045f2:	f020 0007 	bic.w	r0, r0, #7
 80045f6:	1ac2      	subs	r2, r0, r3
 80045f8:	d0cc      	beq.n	8004594 <_malloc_r+0x20>
 80045fa:	1a1b      	subs	r3, r3, r0
 80045fc:	50a3      	str	r3, [r4, r2]
 80045fe:	e7c9      	b.n	8004594 <_malloc_r+0x20>
 8004600:	4622      	mov	r2, r4
 8004602:	6864      	ldr	r4, [r4, #4]
 8004604:	e7cc      	b.n	80045a0 <_malloc_r+0x2c>
 8004606:	1cc4      	adds	r4, r0, #3
 8004608:	f024 0403 	bic.w	r4, r4, #3
 800460c:	42a0      	cmp	r0, r4
 800460e:	d0e3      	beq.n	80045d8 <_malloc_r+0x64>
 8004610:	1a21      	subs	r1, r4, r0
 8004612:	4630      	mov	r0, r6
 8004614:	f000 f808 	bl	8004628 <_sbrk_r>
 8004618:	3001      	adds	r0, #1
 800461a:	d1dd      	bne.n	80045d8 <_malloc_r+0x64>
 800461c:	e7cf      	b.n	80045be <_malloc_r+0x4a>
 800461e:	bf00      	nop
 8004620:	20000104 	.word	0x20000104
 8004624:	20000108 	.word	0x20000108

08004628 <_sbrk_r>:
 8004628:	b538      	push	{r3, r4, r5, lr}
 800462a:	2300      	movs	r3, #0
 800462c:	4d05      	ldr	r5, [pc, #20]	; (8004644 <_sbrk_r+0x1c>)
 800462e:	4604      	mov	r4, r0
 8004630:	4608      	mov	r0, r1
 8004632:	602b      	str	r3, [r5, #0]
 8004634:	f7fd f90c 	bl	8001850 <_sbrk>
 8004638:	1c43      	adds	r3, r0, #1
 800463a:	d102      	bne.n	8004642 <_sbrk_r+0x1a>
 800463c:	682b      	ldr	r3, [r5, #0]
 800463e:	b103      	cbz	r3, 8004642 <_sbrk_r+0x1a>
 8004640:	6023      	str	r3, [r4, #0]
 8004642:	bd38      	pop	{r3, r4, r5, pc}
 8004644:	2000021c 	.word	0x2000021c

08004648 <siprintf>:
 8004648:	b40e      	push	{r1, r2, r3}
 800464a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800464e:	b500      	push	{lr}
 8004650:	b09c      	sub	sp, #112	; 0x70
 8004652:	ab1d      	add	r3, sp, #116	; 0x74
 8004654:	9002      	str	r0, [sp, #8]
 8004656:	9006      	str	r0, [sp, #24]
 8004658:	9107      	str	r1, [sp, #28]
 800465a:	9104      	str	r1, [sp, #16]
 800465c:	4808      	ldr	r0, [pc, #32]	; (8004680 <siprintf+0x38>)
 800465e:	4909      	ldr	r1, [pc, #36]	; (8004684 <siprintf+0x3c>)
 8004660:	f853 2b04 	ldr.w	r2, [r3], #4
 8004664:	9105      	str	r1, [sp, #20]
 8004666:	6800      	ldr	r0, [r0, #0]
 8004668:	a902      	add	r1, sp, #8
 800466a:	9301      	str	r3, [sp, #4]
 800466c:	f000 f874 	bl	8004758 <_svfiprintf_r>
 8004670:	2200      	movs	r2, #0
 8004672:	9b02      	ldr	r3, [sp, #8]
 8004674:	701a      	strb	r2, [r3, #0]
 8004676:	b01c      	add	sp, #112	; 0x70
 8004678:	f85d eb04 	ldr.w	lr, [sp], #4
 800467c:	b003      	add	sp, #12
 800467e:	4770      	bx	lr
 8004680:	20000044 	.word	0x20000044
 8004684:	ffff0208 	.word	0xffff0208

08004688 <__malloc_lock>:
 8004688:	4801      	ldr	r0, [pc, #4]	; (8004690 <__malloc_lock+0x8>)
 800468a:	f000 bafb 	b.w	8004c84 <__retarget_lock_acquire_recursive>
 800468e:	bf00      	nop
 8004690:	20000224 	.word	0x20000224

08004694 <__malloc_unlock>:
 8004694:	4801      	ldr	r0, [pc, #4]	; (800469c <__malloc_unlock+0x8>)
 8004696:	f000 baf6 	b.w	8004c86 <__retarget_lock_release_recursive>
 800469a:	bf00      	nop
 800469c:	20000224 	.word	0x20000224

080046a0 <__ssputs_r>:
 80046a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80046a4:	688e      	ldr	r6, [r1, #8]
 80046a6:	4682      	mov	sl, r0
 80046a8:	429e      	cmp	r6, r3
 80046aa:	460c      	mov	r4, r1
 80046ac:	4690      	mov	r8, r2
 80046ae:	461f      	mov	r7, r3
 80046b0:	d838      	bhi.n	8004724 <__ssputs_r+0x84>
 80046b2:	898a      	ldrh	r2, [r1, #12]
 80046b4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80046b8:	d032      	beq.n	8004720 <__ssputs_r+0x80>
 80046ba:	6825      	ldr	r5, [r4, #0]
 80046bc:	6909      	ldr	r1, [r1, #16]
 80046be:	3301      	adds	r3, #1
 80046c0:	eba5 0901 	sub.w	r9, r5, r1
 80046c4:	6965      	ldr	r5, [r4, #20]
 80046c6:	444b      	add	r3, r9
 80046c8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80046cc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80046d0:	106d      	asrs	r5, r5, #1
 80046d2:	429d      	cmp	r5, r3
 80046d4:	bf38      	it	cc
 80046d6:	461d      	movcc	r5, r3
 80046d8:	0553      	lsls	r3, r2, #21
 80046da:	d531      	bpl.n	8004740 <__ssputs_r+0xa0>
 80046dc:	4629      	mov	r1, r5
 80046de:	f7ff ff49 	bl	8004574 <_malloc_r>
 80046e2:	4606      	mov	r6, r0
 80046e4:	b950      	cbnz	r0, 80046fc <__ssputs_r+0x5c>
 80046e6:	230c      	movs	r3, #12
 80046e8:	f04f 30ff 	mov.w	r0, #4294967295
 80046ec:	f8ca 3000 	str.w	r3, [sl]
 80046f0:	89a3      	ldrh	r3, [r4, #12]
 80046f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80046f6:	81a3      	strh	r3, [r4, #12]
 80046f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80046fc:	464a      	mov	r2, r9
 80046fe:	6921      	ldr	r1, [r4, #16]
 8004700:	f000 fad0 	bl	8004ca4 <memcpy>
 8004704:	89a3      	ldrh	r3, [r4, #12]
 8004706:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800470a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800470e:	81a3      	strh	r3, [r4, #12]
 8004710:	6126      	str	r6, [r4, #16]
 8004712:	444e      	add	r6, r9
 8004714:	6026      	str	r6, [r4, #0]
 8004716:	463e      	mov	r6, r7
 8004718:	6165      	str	r5, [r4, #20]
 800471a:	eba5 0509 	sub.w	r5, r5, r9
 800471e:	60a5      	str	r5, [r4, #8]
 8004720:	42be      	cmp	r6, r7
 8004722:	d900      	bls.n	8004726 <__ssputs_r+0x86>
 8004724:	463e      	mov	r6, r7
 8004726:	4632      	mov	r2, r6
 8004728:	4641      	mov	r1, r8
 800472a:	6820      	ldr	r0, [r4, #0]
 800472c:	f000 fac8 	bl	8004cc0 <memmove>
 8004730:	68a3      	ldr	r3, [r4, #8]
 8004732:	6822      	ldr	r2, [r4, #0]
 8004734:	1b9b      	subs	r3, r3, r6
 8004736:	4432      	add	r2, r6
 8004738:	2000      	movs	r0, #0
 800473a:	60a3      	str	r3, [r4, #8]
 800473c:	6022      	str	r2, [r4, #0]
 800473e:	e7db      	b.n	80046f8 <__ssputs_r+0x58>
 8004740:	462a      	mov	r2, r5
 8004742:	f000 fad7 	bl	8004cf4 <_realloc_r>
 8004746:	4606      	mov	r6, r0
 8004748:	2800      	cmp	r0, #0
 800474a:	d1e1      	bne.n	8004710 <__ssputs_r+0x70>
 800474c:	4650      	mov	r0, sl
 800474e:	6921      	ldr	r1, [r4, #16]
 8004750:	f7ff fec4 	bl	80044dc <_free_r>
 8004754:	e7c7      	b.n	80046e6 <__ssputs_r+0x46>
	...

08004758 <_svfiprintf_r>:
 8004758:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800475c:	4698      	mov	r8, r3
 800475e:	898b      	ldrh	r3, [r1, #12]
 8004760:	4607      	mov	r7, r0
 8004762:	061b      	lsls	r3, r3, #24
 8004764:	460d      	mov	r5, r1
 8004766:	4614      	mov	r4, r2
 8004768:	b09d      	sub	sp, #116	; 0x74
 800476a:	d50e      	bpl.n	800478a <_svfiprintf_r+0x32>
 800476c:	690b      	ldr	r3, [r1, #16]
 800476e:	b963      	cbnz	r3, 800478a <_svfiprintf_r+0x32>
 8004770:	2140      	movs	r1, #64	; 0x40
 8004772:	f7ff feff 	bl	8004574 <_malloc_r>
 8004776:	6028      	str	r0, [r5, #0]
 8004778:	6128      	str	r0, [r5, #16]
 800477a:	b920      	cbnz	r0, 8004786 <_svfiprintf_r+0x2e>
 800477c:	230c      	movs	r3, #12
 800477e:	603b      	str	r3, [r7, #0]
 8004780:	f04f 30ff 	mov.w	r0, #4294967295
 8004784:	e0d1      	b.n	800492a <_svfiprintf_r+0x1d2>
 8004786:	2340      	movs	r3, #64	; 0x40
 8004788:	616b      	str	r3, [r5, #20]
 800478a:	2300      	movs	r3, #0
 800478c:	9309      	str	r3, [sp, #36]	; 0x24
 800478e:	2320      	movs	r3, #32
 8004790:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004794:	2330      	movs	r3, #48	; 0x30
 8004796:	f04f 0901 	mov.w	r9, #1
 800479a:	f8cd 800c 	str.w	r8, [sp, #12]
 800479e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8004944 <_svfiprintf_r+0x1ec>
 80047a2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80047a6:	4623      	mov	r3, r4
 80047a8:	469a      	mov	sl, r3
 80047aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80047ae:	b10a      	cbz	r2, 80047b4 <_svfiprintf_r+0x5c>
 80047b0:	2a25      	cmp	r2, #37	; 0x25
 80047b2:	d1f9      	bne.n	80047a8 <_svfiprintf_r+0x50>
 80047b4:	ebba 0b04 	subs.w	fp, sl, r4
 80047b8:	d00b      	beq.n	80047d2 <_svfiprintf_r+0x7a>
 80047ba:	465b      	mov	r3, fp
 80047bc:	4622      	mov	r2, r4
 80047be:	4629      	mov	r1, r5
 80047c0:	4638      	mov	r0, r7
 80047c2:	f7ff ff6d 	bl	80046a0 <__ssputs_r>
 80047c6:	3001      	adds	r0, #1
 80047c8:	f000 80aa 	beq.w	8004920 <_svfiprintf_r+0x1c8>
 80047cc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80047ce:	445a      	add	r2, fp
 80047d0:	9209      	str	r2, [sp, #36]	; 0x24
 80047d2:	f89a 3000 	ldrb.w	r3, [sl]
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	f000 80a2 	beq.w	8004920 <_svfiprintf_r+0x1c8>
 80047dc:	2300      	movs	r3, #0
 80047de:	f04f 32ff 	mov.w	r2, #4294967295
 80047e2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80047e6:	f10a 0a01 	add.w	sl, sl, #1
 80047ea:	9304      	str	r3, [sp, #16]
 80047ec:	9307      	str	r3, [sp, #28]
 80047ee:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80047f2:	931a      	str	r3, [sp, #104]	; 0x68
 80047f4:	4654      	mov	r4, sl
 80047f6:	2205      	movs	r2, #5
 80047f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80047fc:	4851      	ldr	r0, [pc, #324]	; (8004944 <_svfiprintf_r+0x1ec>)
 80047fe:	f000 fa43 	bl	8004c88 <memchr>
 8004802:	9a04      	ldr	r2, [sp, #16]
 8004804:	b9d8      	cbnz	r0, 800483e <_svfiprintf_r+0xe6>
 8004806:	06d0      	lsls	r0, r2, #27
 8004808:	bf44      	itt	mi
 800480a:	2320      	movmi	r3, #32
 800480c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004810:	0711      	lsls	r1, r2, #28
 8004812:	bf44      	itt	mi
 8004814:	232b      	movmi	r3, #43	; 0x2b
 8004816:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800481a:	f89a 3000 	ldrb.w	r3, [sl]
 800481e:	2b2a      	cmp	r3, #42	; 0x2a
 8004820:	d015      	beq.n	800484e <_svfiprintf_r+0xf6>
 8004822:	4654      	mov	r4, sl
 8004824:	2000      	movs	r0, #0
 8004826:	f04f 0c0a 	mov.w	ip, #10
 800482a:	9a07      	ldr	r2, [sp, #28]
 800482c:	4621      	mov	r1, r4
 800482e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004832:	3b30      	subs	r3, #48	; 0x30
 8004834:	2b09      	cmp	r3, #9
 8004836:	d94e      	bls.n	80048d6 <_svfiprintf_r+0x17e>
 8004838:	b1b0      	cbz	r0, 8004868 <_svfiprintf_r+0x110>
 800483a:	9207      	str	r2, [sp, #28]
 800483c:	e014      	b.n	8004868 <_svfiprintf_r+0x110>
 800483e:	eba0 0308 	sub.w	r3, r0, r8
 8004842:	fa09 f303 	lsl.w	r3, r9, r3
 8004846:	4313      	orrs	r3, r2
 8004848:	46a2      	mov	sl, r4
 800484a:	9304      	str	r3, [sp, #16]
 800484c:	e7d2      	b.n	80047f4 <_svfiprintf_r+0x9c>
 800484e:	9b03      	ldr	r3, [sp, #12]
 8004850:	1d19      	adds	r1, r3, #4
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	9103      	str	r1, [sp, #12]
 8004856:	2b00      	cmp	r3, #0
 8004858:	bfbb      	ittet	lt
 800485a:	425b      	neglt	r3, r3
 800485c:	f042 0202 	orrlt.w	r2, r2, #2
 8004860:	9307      	strge	r3, [sp, #28]
 8004862:	9307      	strlt	r3, [sp, #28]
 8004864:	bfb8      	it	lt
 8004866:	9204      	strlt	r2, [sp, #16]
 8004868:	7823      	ldrb	r3, [r4, #0]
 800486a:	2b2e      	cmp	r3, #46	; 0x2e
 800486c:	d10c      	bne.n	8004888 <_svfiprintf_r+0x130>
 800486e:	7863      	ldrb	r3, [r4, #1]
 8004870:	2b2a      	cmp	r3, #42	; 0x2a
 8004872:	d135      	bne.n	80048e0 <_svfiprintf_r+0x188>
 8004874:	9b03      	ldr	r3, [sp, #12]
 8004876:	3402      	adds	r4, #2
 8004878:	1d1a      	adds	r2, r3, #4
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	9203      	str	r2, [sp, #12]
 800487e:	2b00      	cmp	r3, #0
 8004880:	bfb8      	it	lt
 8004882:	f04f 33ff 	movlt.w	r3, #4294967295
 8004886:	9305      	str	r3, [sp, #20]
 8004888:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8004954 <_svfiprintf_r+0x1fc>
 800488c:	2203      	movs	r2, #3
 800488e:	4650      	mov	r0, sl
 8004890:	7821      	ldrb	r1, [r4, #0]
 8004892:	f000 f9f9 	bl	8004c88 <memchr>
 8004896:	b140      	cbz	r0, 80048aa <_svfiprintf_r+0x152>
 8004898:	2340      	movs	r3, #64	; 0x40
 800489a:	eba0 000a 	sub.w	r0, r0, sl
 800489e:	fa03 f000 	lsl.w	r0, r3, r0
 80048a2:	9b04      	ldr	r3, [sp, #16]
 80048a4:	3401      	adds	r4, #1
 80048a6:	4303      	orrs	r3, r0
 80048a8:	9304      	str	r3, [sp, #16]
 80048aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80048ae:	2206      	movs	r2, #6
 80048b0:	4825      	ldr	r0, [pc, #148]	; (8004948 <_svfiprintf_r+0x1f0>)
 80048b2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80048b6:	f000 f9e7 	bl	8004c88 <memchr>
 80048ba:	2800      	cmp	r0, #0
 80048bc:	d038      	beq.n	8004930 <_svfiprintf_r+0x1d8>
 80048be:	4b23      	ldr	r3, [pc, #140]	; (800494c <_svfiprintf_r+0x1f4>)
 80048c0:	bb1b      	cbnz	r3, 800490a <_svfiprintf_r+0x1b2>
 80048c2:	9b03      	ldr	r3, [sp, #12]
 80048c4:	3307      	adds	r3, #7
 80048c6:	f023 0307 	bic.w	r3, r3, #7
 80048ca:	3308      	adds	r3, #8
 80048cc:	9303      	str	r3, [sp, #12]
 80048ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80048d0:	4433      	add	r3, r6
 80048d2:	9309      	str	r3, [sp, #36]	; 0x24
 80048d4:	e767      	b.n	80047a6 <_svfiprintf_r+0x4e>
 80048d6:	460c      	mov	r4, r1
 80048d8:	2001      	movs	r0, #1
 80048da:	fb0c 3202 	mla	r2, ip, r2, r3
 80048de:	e7a5      	b.n	800482c <_svfiprintf_r+0xd4>
 80048e0:	2300      	movs	r3, #0
 80048e2:	f04f 0c0a 	mov.w	ip, #10
 80048e6:	4619      	mov	r1, r3
 80048e8:	3401      	adds	r4, #1
 80048ea:	9305      	str	r3, [sp, #20]
 80048ec:	4620      	mov	r0, r4
 80048ee:	f810 2b01 	ldrb.w	r2, [r0], #1
 80048f2:	3a30      	subs	r2, #48	; 0x30
 80048f4:	2a09      	cmp	r2, #9
 80048f6:	d903      	bls.n	8004900 <_svfiprintf_r+0x1a8>
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d0c5      	beq.n	8004888 <_svfiprintf_r+0x130>
 80048fc:	9105      	str	r1, [sp, #20]
 80048fe:	e7c3      	b.n	8004888 <_svfiprintf_r+0x130>
 8004900:	4604      	mov	r4, r0
 8004902:	2301      	movs	r3, #1
 8004904:	fb0c 2101 	mla	r1, ip, r1, r2
 8004908:	e7f0      	b.n	80048ec <_svfiprintf_r+0x194>
 800490a:	ab03      	add	r3, sp, #12
 800490c:	9300      	str	r3, [sp, #0]
 800490e:	462a      	mov	r2, r5
 8004910:	4638      	mov	r0, r7
 8004912:	4b0f      	ldr	r3, [pc, #60]	; (8004950 <_svfiprintf_r+0x1f8>)
 8004914:	a904      	add	r1, sp, #16
 8004916:	f3af 8000 	nop.w
 800491a:	1c42      	adds	r2, r0, #1
 800491c:	4606      	mov	r6, r0
 800491e:	d1d6      	bne.n	80048ce <_svfiprintf_r+0x176>
 8004920:	89ab      	ldrh	r3, [r5, #12]
 8004922:	065b      	lsls	r3, r3, #25
 8004924:	f53f af2c 	bmi.w	8004780 <_svfiprintf_r+0x28>
 8004928:	9809      	ldr	r0, [sp, #36]	; 0x24
 800492a:	b01d      	add	sp, #116	; 0x74
 800492c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004930:	ab03      	add	r3, sp, #12
 8004932:	9300      	str	r3, [sp, #0]
 8004934:	462a      	mov	r2, r5
 8004936:	4638      	mov	r0, r7
 8004938:	4b05      	ldr	r3, [pc, #20]	; (8004950 <_svfiprintf_r+0x1f8>)
 800493a:	a904      	add	r1, sp, #16
 800493c:	f000 f87c 	bl	8004a38 <_printf_i>
 8004940:	e7eb      	b.n	800491a <_svfiprintf_r+0x1c2>
 8004942:	bf00      	nop
 8004944:	08004db6 	.word	0x08004db6
 8004948:	08004dc0 	.word	0x08004dc0
 800494c:	00000000 	.word	0x00000000
 8004950:	080046a1 	.word	0x080046a1
 8004954:	08004dbc 	.word	0x08004dbc

08004958 <_printf_common>:
 8004958:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800495c:	4616      	mov	r6, r2
 800495e:	4699      	mov	r9, r3
 8004960:	688a      	ldr	r2, [r1, #8]
 8004962:	690b      	ldr	r3, [r1, #16]
 8004964:	4607      	mov	r7, r0
 8004966:	4293      	cmp	r3, r2
 8004968:	bfb8      	it	lt
 800496a:	4613      	movlt	r3, r2
 800496c:	6033      	str	r3, [r6, #0]
 800496e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004972:	460c      	mov	r4, r1
 8004974:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004978:	b10a      	cbz	r2, 800497e <_printf_common+0x26>
 800497a:	3301      	adds	r3, #1
 800497c:	6033      	str	r3, [r6, #0]
 800497e:	6823      	ldr	r3, [r4, #0]
 8004980:	0699      	lsls	r1, r3, #26
 8004982:	bf42      	ittt	mi
 8004984:	6833      	ldrmi	r3, [r6, #0]
 8004986:	3302      	addmi	r3, #2
 8004988:	6033      	strmi	r3, [r6, #0]
 800498a:	6825      	ldr	r5, [r4, #0]
 800498c:	f015 0506 	ands.w	r5, r5, #6
 8004990:	d106      	bne.n	80049a0 <_printf_common+0x48>
 8004992:	f104 0a19 	add.w	sl, r4, #25
 8004996:	68e3      	ldr	r3, [r4, #12]
 8004998:	6832      	ldr	r2, [r6, #0]
 800499a:	1a9b      	subs	r3, r3, r2
 800499c:	42ab      	cmp	r3, r5
 800499e:	dc28      	bgt.n	80049f2 <_printf_common+0x9a>
 80049a0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80049a4:	1e13      	subs	r3, r2, #0
 80049a6:	6822      	ldr	r2, [r4, #0]
 80049a8:	bf18      	it	ne
 80049aa:	2301      	movne	r3, #1
 80049ac:	0692      	lsls	r2, r2, #26
 80049ae:	d42d      	bmi.n	8004a0c <_printf_common+0xb4>
 80049b0:	4649      	mov	r1, r9
 80049b2:	4638      	mov	r0, r7
 80049b4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80049b8:	47c0      	blx	r8
 80049ba:	3001      	adds	r0, #1
 80049bc:	d020      	beq.n	8004a00 <_printf_common+0xa8>
 80049be:	6823      	ldr	r3, [r4, #0]
 80049c0:	68e5      	ldr	r5, [r4, #12]
 80049c2:	f003 0306 	and.w	r3, r3, #6
 80049c6:	2b04      	cmp	r3, #4
 80049c8:	bf18      	it	ne
 80049ca:	2500      	movne	r5, #0
 80049cc:	6832      	ldr	r2, [r6, #0]
 80049ce:	f04f 0600 	mov.w	r6, #0
 80049d2:	68a3      	ldr	r3, [r4, #8]
 80049d4:	bf08      	it	eq
 80049d6:	1aad      	subeq	r5, r5, r2
 80049d8:	6922      	ldr	r2, [r4, #16]
 80049da:	bf08      	it	eq
 80049dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80049e0:	4293      	cmp	r3, r2
 80049e2:	bfc4      	itt	gt
 80049e4:	1a9b      	subgt	r3, r3, r2
 80049e6:	18ed      	addgt	r5, r5, r3
 80049e8:	341a      	adds	r4, #26
 80049ea:	42b5      	cmp	r5, r6
 80049ec:	d11a      	bne.n	8004a24 <_printf_common+0xcc>
 80049ee:	2000      	movs	r0, #0
 80049f0:	e008      	b.n	8004a04 <_printf_common+0xac>
 80049f2:	2301      	movs	r3, #1
 80049f4:	4652      	mov	r2, sl
 80049f6:	4649      	mov	r1, r9
 80049f8:	4638      	mov	r0, r7
 80049fa:	47c0      	blx	r8
 80049fc:	3001      	adds	r0, #1
 80049fe:	d103      	bne.n	8004a08 <_printf_common+0xb0>
 8004a00:	f04f 30ff 	mov.w	r0, #4294967295
 8004a04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a08:	3501      	adds	r5, #1
 8004a0a:	e7c4      	b.n	8004996 <_printf_common+0x3e>
 8004a0c:	2030      	movs	r0, #48	; 0x30
 8004a0e:	18e1      	adds	r1, r4, r3
 8004a10:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004a14:	1c5a      	adds	r2, r3, #1
 8004a16:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004a1a:	4422      	add	r2, r4
 8004a1c:	3302      	adds	r3, #2
 8004a1e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004a22:	e7c5      	b.n	80049b0 <_printf_common+0x58>
 8004a24:	2301      	movs	r3, #1
 8004a26:	4622      	mov	r2, r4
 8004a28:	4649      	mov	r1, r9
 8004a2a:	4638      	mov	r0, r7
 8004a2c:	47c0      	blx	r8
 8004a2e:	3001      	adds	r0, #1
 8004a30:	d0e6      	beq.n	8004a00 <_printf_common+0xa8>
 8004a32:	3601      	adds	r6, #1
 8004a34:	e7d9      	b.n	80049ea <_printf_common+0x92>
	...

08004a38 <_printf_i>:
 8004a38:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004a3c:	460c      	mov	r4, r1
 8004a3e:	7e27      	ldrb	r7, [r4, #24]
 8004a40:	4691      	mov	r9, r2
 8004a42:	2f78      	cmp	r7, #120	; 0x78
 8004a44:	4680      	mov	r8, r0
 8004a46:	469a      	mov	sl, r3
 8004a48:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004a4a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004a4e:	d807      	bhi.n	8004a60 <_printf_i+0x28>
 8004a50:	2f62      	cmp	r7, #98	; 0x62
 8004a52:	d80a      	bhi.n	8004a6a <_printf_i+0x32>
 8004a54:	2f00      	cmp	r7, #0
 8004a56:	f000 80d9 	beq.w	8004c0c <_printf_i+0x1d4>
 8004a5a:	2f58      	cmp	r7, #88	; 0x58
 8004a5c:	f000 80a4 	beq.w	8004ba8 <_printf_i+0x170>
 8004a60:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004a64:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004a68:	e03a      	b.n	8004ae0 <_printf_i+0xa8>
 8004a6a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004a6e:	2b15      	cmp	r3, #21
 8004a70:	d8f6      	bhi.n	8004a60 <_printf_i+0x28>
 8004a72:	a001      	add	r0, pc, #4	; (adr r0, 8004a78 <_printf_i+0x40>)
 8004a74:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8004a78:	08004ad1 	.word	0x08004ad1
 8004a7c:	08004ae5 	.word	0x08004ae5
 8004a80:	08004a61 	.word	0x08004a61
 8004a84:	08004a61 	.word	0x08004a61
 8004a88:	08004a61 	.word	0x08004a61
 8004a8c:	08004a61 	.word	0x08004a61
 8004a90:	08004ae5 	.word	0x08004ae5
 8004a94:	08004a61 	.word	0x08004a61
 8004a98:	08004a61 	.word	0x08004a61
 8004a9c:	08004a61 	.word	0x08004a61
 8004aa0:	08004a61 	.word	0x08004a61
 8004aa4:	08004bf3 	.word	0x08004bf3
 8004aa8:	08004b15 	.word	0x08004b15
 8004aac:	08004bd5 	.word	0x08004bd5
 8004ab0:	08004a61 	.word	0x08004a61
 8004ab4:	08004a61 	.word	0x08004a61
 8004ab8:	08004c15 	.word	0x08004c15
 8004abc:	08004a61 	.word	0x08004a61
 8004ac0:	08004b15 	.word	0x08004b15
 8004ac4:	08004a61 	.word	0x08004a61
 8004ac8:	08004a61 	.word	0x08004a61
 8004acc:	08004bdd 	.word	0x08004bdd
 8004ad0:	680b      	ldr	r3, [r1, #0]
 8004ad2:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004ad6:	1d1a      	adds	r2, r3, #4
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	600a      	str	r2, [r1, #0]
 8004adc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004ae0:	2301      	movs	r3, #1
 8004ae2:	e0a4      	b.n	8004c2e <_printf_i+0x1f6>
 8004ae4:	6825      	ldr	r5, [r4, #0]
 8004ae6:	6808      	ldr	r0, [r1, #0]
 8004ae8:	062e      	lsls	r6, r5, #24
 8004aea:	f100 0304 	add.w	r3, r0, #4
 8004aee:	d50a      	bpl.n	8004b06 <_printf_i+0xce>
 8004af0:	6805      	ldr	r5, [r0, #0]
 8004af2:	600b      	str	r3, [r1, #0]
 8004af4:	2d00      	cmp	r5, #0
 8004af6:	da03      	bge.n	8004b00 <_printf_i+0xc8>
 8004af8:	232d      	movs	r3, #45	; 0x2d
 8004afa:	426d      	negs	r5, r5
 8004afc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004b00:	230a      	movs	r3, #10
 8004b02:	485e      	ldr	r0, [pc, #376]	; (8004c7c <_printf_i+0x244>)
 8004b04:	e019      	b.n	8004b3a <_printf_i+0x102>
 8004b06:	f015 0f40 	tst.w	r5, #64	; 0x40
 8004b0a:	6805      	ldr	r5, [r0, #0]
 8004b0c:	600b      	str	r3, [r1, #0]
 8004b0e:	bf18      	it	ne
 8004b10:	b22d      	sxthne	r5, r5
 8004b12:	e7ef      	b.n	8004af4 <_printf_i+0xbc>
 8004b14:	680b      	ldr	r3, [r1, #0]
 8004b16:	6825      	ldr	r5, [r4, #0]
 8004b18:	1d18      	adds	r0, r3, #4
 8004b1a:	6008      	str	r0, [r1, #0]
 8004b1c:	0628      	lsls	r0, r5, #24
 8004b1e:	d501      	bpl.n	8004b24 <_printf_i+0xec>
 8004b20:	681d      	ldr	r5, [r3, #0]
 8004b22:	e002      	b.n	8004b2a <_printf_i+0xf2>
 8004b24:	0669      	lsls	r1, r5, #25
 8004b26:	d5fb      	bpl.n	8004b20 <_printf_i+0xe8>
 8004b28:	881d      	ldrh	r5, [r3, #0]
 8004b2a:	2f6f      	cmp	r7, #111	; 0x6f
 8004b2c:	bf0c      	ite	eq
 8004b2e:	2308      	moveq	r3, #8
 8004b30:	230a      	movne	r3, #10
 8004b32:	4852      	ldr	r0, [pc, #328]	; (8004c7c <_printf_i+0x244>)
 8004b34:	2100      	movs	r1, #0
 8004b36:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004b3a:	6866      	ldr	r6, [r4, #4]
 8004b3c:	2e00      	cmp	r6, #0
 8004b3e:	bfa8      	it	ge
 8004b40:	6821      	ldrge	r1, [r4, #0]
 8004b42:	60a6      	str	r6, [r4, #8]
 8004b44:	bfa4      	itt	ge
 8004b46:	f021 0104 	bicge.w	r1, r1, #4
 8004b4a:	6021      	strge	r1, [r4, #0]
 8004b4c:	b90d      	cbnz	r5, 8004b52 <_printf_i+0x11a>
 8004b4e:	2e00      	cmp	r6, #0
 8004b50:	d04d      	beq.n	8004bee <_printf_i+0x1b6>
 8004b52:	4616      	mov	r6, r2
 8004b54:	fbb5 f1f3 	udiv	r1, r5, r3
 8004b58:	fb03 5711 	mls	r7, r3, r1, r5
 8004b5c:	5dc7      	ldrb	r7, [r0, r7]
 8004b5e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004b62:	462f      	mov	r7, r5
 8004b64:	42bb      	cmp	r3, r7
 8004b66:	460d      	mov	r5, r1
 8004b68:	d9f4      	bls.n	8004b54 <_printf_i+0x11c>
 8004b6a:	2b08      	cmp	r3, #8
 8004b6c:	d10b      	bne.n	8004b86 <_printf_i+0x14e>
 8004b6e:	6823      	ldr	r3, [r4, #0]
 8004b70:	07df      	lsls	r7, r3, #31
 8004b72:	d508      	bpl.n	8004b86 <_printf_i+0x14e>
 8004b74:	6923      	ldr	r3, [r4, #16]
 8004b76:	6861      	ldr	r1, [r4, #4]
 8004b78:	4299      	cmp	r1, r3
 8004b7a:	bfde      	ittt	le
 8004b7c:	2330      	movle	r3, #48	; 0x30
 8004b7e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004b82:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004b86:	1b92      	subs	r2, r2, r6
 8004b88:	6122      	str	r2, [r4, #16]
 8004b8a:	464b      	mov	r3, r9
 8004b8c:	4621      	mov	r1, r4
 8004b8e:	4640      	mov	r0, r8
 8004b90:	f8cd a000 	str.w	sl, [sp]
 8004b94:	aa03      	add	r2, sp, #12
 8004b96:	f7ff fedf 	bl	8004958 <_printf_common>
 8004b9a:	3001      	adds	r0, #1
 8004b9c:	d14c      	bne.n	8004c38 <_printf_i+0x200>
 8004b9e:	f04f 30ff 	mov.w	r0, #4294967295
 8004ba2:	b004      	add	sp, #16
 8004ba4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ba8:	4834      	ldr	r0, [pc, #208]	; (8004c7c <_printf_i+0x244>)
 8004baa:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004bae:	680e      	ldr	r6, [r1, #0]
 8004bb0:	6823      	ldr	r3, [r4, #0]
 8004bb2:	f856 5b04 	ldr.w	r5, [r6], #4
 8004bb6:	061f      	lsls	r7, r3, #24
 8004bb8:	600e      	str	r6, [r1, #0]
 8004bba:	d514      	bpl.n	8004be6 <_printf_i+0x1ae>
 8004bbc:	07d9      	lsls	r1, r3, #31
 8004bbe:	bf44      	itt	mi
 8004bc0:	f043 0320 	orrmi.w	r3, r3, #32
 8004bc4:	6023      	strmi	r3, [r4, #0]
 8004bc6:	b91d      	cbnz	r5, 8004bd0 <_printf_i+0x198>
 8004bc8:	6823      	ldr	r3, [r4, #0]
 8004bca:	f023 0320 	bic.w	r3, r3, #32
 8004bce:	6023      	str	r3, [r4, #0]
 8004bd0:	2310      	movs	r3, #16
 8004bd2:	e7af      	b.n	8004b34 <_printf_i+0xfc>
 8004bd4:	6823      	ldr	r3, [r4, #0]
 8004bd6:	f043 0320 	orr.w	r3, r3, #32
 8004bda:	6023      	str	r3, [r4, #0]
 8004bdc:	2378      	movs	r3, #120	; 0x78
 8004bde:	4828      	ldr	r0, [pc, #160]	; (8004c80 <_printf_i+0x248>)
 8004be0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004be4:	e7e3      	b.n	8004bae <_printf_i+0x176>
 8004be6:	065e      	lsls	r6, r3, #25
 8004be8:	bf48      	it	mi
 8004bea:	b2ad      	uxthmi	r5, r5
 8004bec:	e7e6      	b.n	8004bbc <_printf_i+0x184>
 8004bee:	4616      	mov	r6, r2
 8004bf0:	e7bb      	b.n	8004b6a <_printf_i+0x132>
 8004bf2:	680b      	ldr	r3, [r1, #0]
 8004bf4:	6826      	ldr	r6, [r4, #0]
 8004bf6:	1d1d      	adds	r5, r3, #4
 8004bf8:	6960      	ldr	r0, [r4, #20]
 8004bfa:	600d      	str	r5, [r1, #0]
 8004bfc:	0635      	lsls	r5, r6, #24
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	d501      	bpl.n	8004c06 <_printf_i+0x1ce>
 8004c02:	6018      	str	r0, [r3, #0]
 8004c04:	e002      	b.n	8004c0c <_printf_i+0x1d4>
 8004c06:	0671      	lsls	r1, r6, #25
 8004c08:	d5fb      	bpl.n	8004c02 <_printf_i+0x1ca>
 8004c0a:	8018      	strh	r0, [r3, #0]
 8004c0c:	2300      	movs	r3, #0
 8004c0e:	4616      	mov	r6, r2
 8004c10:	6123      	str	r3, [r4, #16]
 8004c12:	e7ba      	b.n	8004b8a <_printf_i+0x152>
 8004c14:	680b      	ldr	r3, [r1, #0]
 8004c16:	1d1a      	adds	r2, r3, #4
 8004c18:	600a      	str	r2, [r1, #0]
 8004c1a:	681e      	ldr	r6, [r3, #0]
 8004c1c:	2100      	movs	r1, #0
 8004c1e:	4630      	mov	r0, r6
 8004c20:	6862      	ldr	r2, [r4, #4]
 8004c22:	f000 f831 	bl	8004c88 <memchr>
 8004c26:	b108      	cbz	r0, 8004c2c <_printf_i+0x1f4>
 8004c28:	1b80      	subs	r0, r0, r6
 8004c2a:	6060      	str	r0, [r4, #4]
 8004c2c:	6863      	ldr	r3, [r4, #4]
 8004c2e:	6123      	str	r3, [r4, #16]
 8004c30:	2300      	movs	r3, #0
 8004c32:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004c36:	e7a8      	b.n	8004b8a <_printf_i+0x152>
 8004c38:	4632      	mov	r2, r6
 8004c3a:	4649      	mov	r1, r9
 8004c3c:	4640      	mov	r0, r8
 8004c3e:	6923      	ldr	r3, [r4, #16]
 8004c40:	47d0      	blx	sl
 8004c42:	3001      	adds	r0, #1
 8004c44:	d0ab      	beq.n	8004b9e <_printf_i+0x166>
 8004c46:	6823      	ldr	r3, [r4, #0]
 8004c48:	079b      	lsls	r3, r3, #30
 8004c4a:	d413      	bmi.n	8004c74 <_printf_i+0x23c>
 8004c4c:	68e0      	ldr	r0, [r4, #12]
 8004c4e:	9b03      	ldr	r3, [sp, #12]
 8004c50:	4298      	cmp	r0, r3
 8004c52:	bfb8      	it	lt
 8004c54:	4618      	movlt	r0, r3
 8004c56:	e7a4      	b.n	8004ba2 <_printf_i+0x16a>
 8004c58:	2301      	movs	r3, #1
 8004c5a:	4632      	mov	r2, r6
 8004c5c:	4649      	mov	r1, r9
 8004c5e:	4640      	mov	r0, r8
 8004c60:	47d0      	blx	sl
 8004c62:	3001      	adds	r0, #1
 8004c64:	d09b      	beq.n	8004b9e <_printf_i+0x166>
 8004c66:	3501      	adds	r5, #1
 8004c68:	68e3      	ldr	r3, [r4, #12]
 8004c6a:	9903      	ldr	r1, [sp, #12]
 8004c6c:	1a5b      	subs	r3, r3, r1
 8004c6e:	42ab      	cmp	r3, r5
 8004c70:	dcf2      	bgt.n	8004c58 <_printf_i+0x220>
 8004c72:	e7eb      	b.n	8004c4c <_printf_i+0x214>
 8004c74:	2500      	movs	r5, #0
 8004c76:	f104 0619 	add.w	r6, r4, #25
 8004c7a:	e7f5      	b.n	8004c68 <_printf_i+0x230>
 8004c7c:	08004dc7 	.word	0x08004dc7
 8004c80:	08004dd8 	.word	0x08004dd8

08004c84 <__retarget_lock_acquire_recursive>:
 8004c84:	4770      	bx	lr

08004c86 <__retarget_lock_release_recursive>:
 8004c86:	4770      	bx	lr

08004c88 <memchr>:
 8004c88:	4603      	mov	r3, r0
 8004c8a:	b510      	push	{r4, lr}
 8004c8c:	b2c9      	uxtb	r1, r1
 8004c8e:	4402      	add	r2, r0
 8004c90:	4293      	cmp	r3, r2
 8004c92:	4618      	mov	r0, r3
 8004c94:	d101      	bne.n	8004c9a <memchr+0x12>
 8004c96:	2000      	movs	r0, #0
 8004c98:	e003      	b.n	8004ca2 <memchr+0x1a>
 8004c9a:	7804      	ldrb	r4, [r0, #0]
 8004c9c:	3301      	adds	r3, #1
 8004c9e:	428c      	cmp	r4, r1
 8004ca0:	d1f6      	bne.n	8004c90 <memchr+0x8>
 8004ca2:	bd10      	pop	{r4, pc}

08004ca4 <memcpy>:
 8004ca4:	440a      	add	r2, r1
 8004ca6:	4291      	cmp	r1, r2
 8004ca8:	f100 33ff 	add.w	r3, r0, #4294967295
 8004cac:	d100      	bne.n	8004cb0 <memcpy+0xc>
 8004cae:	4770      	bx	lr
 8004cb0:	b510      	push	{r4, lr}
 8004cb2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004cb6:	4291      	cmp	r1, r2
 8004cb8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004cbc:	d1f9      	bne.n	8004cb2 <memcpy+0xe>
 8004cbe:	bd10      	pop	{r4, pc}

08004cc0 <memmove>:
 8004cc0:	4288      	cmp	r0, r1
 8004cc2:	b510      	push	{r4, lr}
 8004cc4:	eb01 0402 	add.w	r4, r1, r2
 8004cc8:	d902      	bls.n	8004cd0 <memmove+0x10>
 8004cca:	4284      	cmp	r4, r0
 8004ccc:	4623      	mov	r3, r4
 8004cce:	d807      	bhi.n	8004ce0 <memmove+0x20>
 8004cd0:	1e43      	subs	r3, r0, #1
 8004cd2:	42a1      	cmp	r1, r4
 8004cd4:	d008      	beq.n	8004ce8 <memmove+0x28>
 8004cd6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004cda:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004cde:	e7f8      	b.n	8004cd2 <memmove+0x12>
 8004ce0:	4601      	mov	r1, r0
 8004ce2:	4402      	add	r2, r0
 8004ce4:	428a      	cmp	r2, r1
 8004ce6:	d100      	bne.n	8004cea <memmove+0x2a>
 8004ce8:	bd10      	pop	{r4, pc}
 8004cea:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004cee:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004cf2:	e7f7      	b.n	8004ce4 <memmove+0x24>

08004cf4 <_realloc_r>:
 8004cf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004cf6:	4607      	mov	r7, r0
 8004cf8:	4614      	mov	r4, r2
 8004cfa:	460e      	mov	r6, r1
 8004cfc:	b921      	cbnz	r1, 8004d08 <_realloc_r+0x14>
 8004cfe:	4611      	mov	r1, r2
 8004d00:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8004d04:	f7ff bc36 	b.w	8004574 <_malloc_r>
 8004d08:	b922      	cbnz	r2, 8004d14 <_realloc_r+0x20>
 8004d0a:	f7ff fbe7 	bl	80044dc <_free_r>
 8004d0e:	4625      	mov	r5, r4
 8004d10:	4628      	mov	r0, r5
 8004d12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004d14:	f000 f814 	bl	8004d40 <_malloc_usable_size_r>
 8004d18:	42a0      	cmp	r0, r4
 8004d1a:	d20f      	bcs.n	8004d3c <_realloc_r+0x48>
 8004d1c:	4621      	mov	r1, r4
 8004d1e:	4638      	mov	r0, r7
 8004d20:	f7ff fc28 	bl	8004574 <_malloc_r>
 8004d24:	4605      	mov	r5, r0
 8004d26:	2800      	cmp	r0, #0
 8004d28:	d0f2      	beq.n	8004d10 <_realloc_r+0x1c>
 8004d2a:	4631      	mov	r1, r6
 8004d2c:	4622      	mov	r2, r4
 8004d2e:	f7ff ffb9 	bl	8004ca4 <memcpy>
 8004d32:	4631      	mov	r1, r6
 8004d34:	4638      	mov	r0, r7
 8004d36:	f7ff fbd1 	bl	80044dc <_free_r>
 8004d3a:	e7e9      	b.n	8004d10 <_realloc_r+0x1c>
 8004d3c:	4635      	mov	r5, r6
 8004d3e:	e7e7      	b.n	8004d10 <_realloc_r+0x1c>

08004d40 <_malloc_usable_size_r>:
 8004d40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004d44:	1f18      	subs	r0, r3, #4
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	bfbc      	itt	lt
 8004d4a:	580b      	ldrlt	r3, [r1, r0]
 8004d4c:	18c0      	addlt	r0, r0, r3
 8004d4e:	4770      	bx	lr

08004d50 <_init>:
 8004d50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d52:	bf00      	nop
 8004d54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d56:	bc08      	pop	{r3}
 8004d58:	469e      	mov	lr, r3
 8004d5a:	4770      	bx	lr

08004d5c <_fini>:
 8004d5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d5e:	bf00      	nop
 8004d60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d62:	bc08      	pop	{r3}
 8004d64:	469e      	mov	lr, r3
 8004d66:	4770      	bx	lr
