INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ma09202/Desktop/PipelineProcessorRISCV/task 1/project_1.srcs/sources_1/new/ALU_64_Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_64_Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ma09202/Desktop/PipelineProcessorRISCV/task 1/project_1.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ma09202/Desktop/PipelineProcessorRISCV/task 1/project_1.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ma09202/Desktop/PipelineProcessorRISCV/task 1/project_1.srcs/sources_1/new/Branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ma09202/Desktop/PipelineProcessorRISCV/task 1/project_1.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ma09202/Desktop/PipelineProcessorRISCV/task 1/project_1.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ma09202/Desktop/PipelineProcessorRISCV/task 1/project_1.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ma09202/Desktop/PipelineProcessorRISCV/task 1/project_1.srcs/sources_1/new/InstructionParser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionParser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ma09202/Desktop/PipelineProcessorRISCV/task 1/project_1.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ma09202/Desktop/PipelineProcessorRISCV/task 1/project_1.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ma09202/Desktop/PipelineProcessorRISCV/task 1/project_1.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ma09202/Desktop/PipelineProcessorRISCV/task 1/project_1.srcs/sources_1/new/RISC_V_Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ma09202/Desktop/PipelineProcessorRISCV/task 1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ma09202/Desktop/PipelineProcessorRISCV/task 1/project_1.srcs/sim_1/new/Top_moduletb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_moduletb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ma09202/Desktop/PipelineProcessorRISCV/task 1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
