<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_2489E92D-FF16-4670-9007-F015F7C15E4E"><title>VCCRTC_PROC</title><body><section id="SECTION_5B3CCCBF-B95D-41A3-B7E1-D9074F9EA2B5" /><section id="SECTION_Power_Integrity_Processor_Power_Rails_2489E92D-FF16-4670-9007-F015F7C15E4E_5B3CCCBF-B95D-41A3-B7E1-D9074F9EA2B5_Settings"><table id="TABLE_Power_Integrity_Processor_Power_Rails_2489E92D-FF16-4670-9007-F015F7C15E4E_5B3CCCBF-B95D-41A3-B7E1-D9074F9EA2B5_Settings_1"><title>Reference Layout Design</title><tgroup cols="3"><thead><row><entry>Index</entry><entry>Design Note</entry><entry>Reference Design</entry></row></thead><tbody><row><entry><p>1</p></entry><entry><p>Require 1 layer of VCCRTC_PROC plane from VRM to board pin with immediate GND reference on one of the adjacent layers, can route on different layers.</p></entry><entry><p>VCCRTC_PROC_1</p></entry></row></tbody></tgroup></table><fig id="FIG_vccrtc_proc_1_1"><title>VCCRTC_PROC_1</title><image href="FIG_vccrtc_proc_1_1.png" scalefit="yes" id="IMG_vccrtc_proc_1_1_png" /></fig><table id="TABLE_Power_Integrity_Processor_Power_Rails_2489E92D-FF16-4670-9007-F015F7C15E4E_5B3CCCBF-B95D-41A3-B7E1-D9074F9EA2B5_Settings_2"><title>Notes</title><tgroup cols="1"><thead><row><entry>Note</entry></row></thead><tbody><row><entry><p>Customers can choose capacitors of any form factor if the capacitors meet the recommended parasitic capacitance.</p></entry></row></tbody></tgroup></table><table id="TABLE_Power_Integrity_Processor_Power_Rails_2489E92D-FF16-4670-9007-F015F7C15E4E_5B3CCCBF-B95D-41A3-B7E1-D9074F9EA2B5_Settings_3" scale="60"><title>Decoupling Solution And Filter Recommendation</title><tgroup cols="6"><thead><row valign="top"><entry outputclass="rotate90">Component Placement</entry><entry outputclass="rotate90">Form Factor</entry><entry outputclass="rotate90">Value</entry><entry outputclass="rotate90">Quantity</entry><entry outputclass="rotate90">Note</entry><entry outputclass="rotate90">Reference Design</entry></row></thead><tbody><row><entry><p>Primary/Secondary side</p></entry><entry><p>0201</p></entry><entry><p>0.1 uF</p></entry><entry><p>1</p></entry><entry><p>Place within 6mm from package edge</p></entry><entry><p>VCCRTC_PROC_2</p></entry></row><row><entry><p>Primary/Secondary side</p></entry><entry><p>0201/0402</p></entry><entry><p>1 uF</p></entry><entry><p>1</p></entry><entry><p>Place within 6mm from package edge.</p></entry><entry><p>VCCRTC_PROC_2</p></entry></row></tbody></tgroup></table><fig id="FIG_vccrtc_proc_2_1"><title>VCCRTC_PROC_2</title><image href="FIG_vccrtc_proc_2_1.png" scalefit="yes" id="IMG_vccrtc_proc_2_1_png" /></fig></section></body></topic>