#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Apr 24 13:34:56 2018
# Process ID: 2592
# Current directory: C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/Lab_5/vp_bin/vp_bin.runs/synth_1
# Command line: vivado.exe -log vp_bin_c.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source vp_bin_c.tcl
# Log file: C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/Lab_5/vp_bin/vp_bin.runs/synth_1/vp_bin_c.vds
# Journal file: C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/Lab_5/vp_bin/vp_bin.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source vp_bin_c.tcl -notrace
Command: synth_design -top vp_bin_c -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5740 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 366.805 ; gain = 97.852
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vp_bin_c' [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/Lab_5/vp_bin/vp_bin.srcs/sources_1/new/vp_bin_c.v:3]
INFO: [Synth 8-638] synthesizing module 'LUT_bin' [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/Lab_5/vp_bin/vp_bin.runs/synth_1/.Xil/Vivado-2592-DESKTOP-35S9QF6/realtime/LUT_bin_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'LUT_bin' (1#1) [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/Lab_5/vp_bin/vp_bin.runs/synth_1/.Xil/Vivado-2592-DESKTOP-35S9QF6/realtime/LUT_bin_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'vp_bin_c' (2#1) [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/Lab_5/vp_bin/vp_bin.srcs/sources_1/new/vp_bin_c.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 418.223 ; gain = 149.270
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 418.223 ; gain = 149.270
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/Lab_5/vp_bin/vp_bin.runs/synth_1/.Xil/Vivado-2592-DESKTOP-35S9QF6/dcp1/LUT_bin_in_context.xdc] for cell 'red'
Finished Parsing XDC File [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/Lab_5/vp_bin/vp_bin.runs/synth_1/.Xil/Vivado-2592-DESKTOP-35S9QF6/dcp1/LUT_bin_in_context.xdc] for cell 'red'
Parsing XDC File [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/Lab_5/vp_bin/vp_bin.runs/synth_1/.Xil/Vivado-2592-DESKTOP-35S9QF6/dcp1/LUT_bin_in_context.xdc] for cell 'green'
Finished Parsing XDC File [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/Lab_5/vp_bin/vp_bin.runs/synth_1/.Xil/Vivado-2592-DESKTOP-35S9QF6/dcp1/LUT_bin_in_context.xdc] for cell 'green'
Parsing XDC File [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/Lab_5/vp_bin/vp_bin.runs/synth_1/.Xil/Vivado-2592-DESKTOP-35S9QF6/dcp1/LUT_bin_in_context.xdc] for cell 'blue'
Finished Parsing XDC File [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/Lab_5/vp_bin/vp_bin.runs/synth_1/.Xil/Vivado-2592-DESKTOP-35S9QF6/dcp1/LUT_bin_in_context.xdc] for cell 'blue'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 688.746 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:43 ; elapsed = 00:00:50 . Memory (MB): peak = 688.750 ; gain = 419.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:43 ; elapsed = 00:00:50 . Memory (MB): peak = 688.750 ; gain = 419.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for blue. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for green. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for red. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:50 . Memory (MB): peak = 688.750 ; gain = 419.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 688.750 ; gain = 419.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vp_bin_c 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:52 . Memory (MB): peak = 688.750 ; gain = 419.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:01:17 . Memory (MB): peak = 737.465 ; gain = 468.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:17 . Memory (MB): peak = 737.465 ; gain = 468.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:06 ; elapsed = 00:01:17 . Memory (MB): peak = 746.996 ; gain = 478.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:09 ; elapsed = 00:01:20 . Memory (MB): peak = 746.996 ; gain = 478.043
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:09 ; elapsed = 00:01:20 . Memory (MB): peak = 746.996 ; gain = 478.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:09 ; elapsed = 00:01:20 . Memory (MB): peak = 746.996 ; gain = 478.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:09 ; elapsed = 00:01:20 . Memory (MB): peak = 746.996 ; gain = 478.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:09 ; elapsed = 00:01:20 . Memory (MB): peak = 746.996 ; gain = 478.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:09 ; elapsed = 00:01:20 . Memory (MB): peak = 746.996 ; gain = 478.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |LUT_bin       |         3|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT_bin    |     1|
|2     |LUT_bin__1 |     1|
|3     |LUT_bin__2 |     1|
|4     |BUFG       |     1|
|5     |FDRE       |     3|
|6     |IBUF       |    28|
|7     |OBUF       |    27|
+------+-----------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    83|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:09 ; elapsed = 00:01:20 . Memory (MB): peak = 746.996 ; gain = 478.043
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:01:03 . Memory (MB): peak = 746.996 ; gain = 207.516
Synthesis Optimization Complete : Time (s): cpu = 00:01:09 ; elapsed = 00:01:20 . Memory (MB): peak = 746.996 ; gain = 478.043
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:12 ; elapsed = 00:01:25 . Memory (MB): peak = 758.973 ; gain = 501.488
INFO: [Common 17-1381] The checkpoint 'C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/Lab_5/vp_bin/vp_bin.runs/synth_1/vp_bin_c.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vp_bin_c_utilization_synth.rpt -pb vp_bin_c_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 759.398 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Apr 24 13:36:35 2018...
