{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1689873443948 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1689873443958 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 20 12:17:23 2023 " "Processing started: Thu Jul 20 12:17:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1689873443958 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689873443958 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SPI_Master -c SPI_Master " "Command: quartus_map --read_settings_files=on --write_settings_files=off SPI_Master -c SPI_Master" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689873443958 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1689873447359 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1689873447359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_Master-Behavioral " "Found design unit 1: SPI_Master-Behavioral" {  } { { "SPI_Master.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_Master.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689873475068 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_Master " "Found entity 1: SPI_Master" {  } { { "SPI_Master.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_Master.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689873475068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689873475068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_FSM-Behavioral " "Found design unit 1: SPI_FSM-Behavioral" {  } { { "SPI_FSM.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_FSM.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689873475095 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_FSM " "Found entity 1: SPI_FSM" {  } { { "SPI_FSM.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_FSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689873475095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689873475095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muestreador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muestreador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muestreador-Behavioral " "Found design unit 1: muestreador-Behavioral" {  } { { "muestreador.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/muestreador.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689873475113 ""} { "Info" "ISGN_ENTITY_NAME" "1 muestreador " "Found entity 1: muestreador" {  } { { "muestreador.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/muestreador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689873475113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689873475113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_frecuencia.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_frecuencia.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_frecuencia-Behavioral " "Found design unit 1: divisor_frecuencia-Behavioral" {  } { { "divisor_frecuencia.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/divisor_frecuencia.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689873475153 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_frecuencia " "Found entity 1: divisor_frecuencia" {  } { { "divisor_frecuencia.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/divisor_frecuencia.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689873475153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689873475153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM_generator-Behavioral " "Found design unit 1: PWM_generator-Behavioral" {  } { { "PWM_generator.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/PWM_generator.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689873475188 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM_generator " "Found entity 1: PWM_generator" {  } { { "PWM_generator.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/PWM_generator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689873475188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689873475188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_controller-controller " "Found design unit 1: lcd_controller-controller" {  } { { "lcd_controller.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/lcd_controller.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689873475210 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller " "Found entity 1: lcd_controller" {  } { { "lcd_controller.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/lcd_controller.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689873475210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689873475210 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SPI_Master " "Elaborating entity \"SPI_Master\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1689873475298 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "selector SPI_Master.vhd(63) " "VHDL Process Statement warning at SPI_Master.vhd(63): inferring latch(es) for signal or variable \"selector\", which holds its previous value in one or more paths through the process" {  } { { "SPI_Master.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_Master.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1689873475300 "|SPI_Master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selector\[0\] SPI_Master.vhd(63) " "Inferred latch for \"selector\[0\]\" at SPI_Master.vhd(63)" {  } { { "SPI_Master.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_Master.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689873475301 "|SPI_Master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selector\[1\] SPI_Master.vhd(63) " "Inferred latch for \"selector\[1\]\" at SPI_Master.vhd(63)" {  } { { "SPI_Master.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_Master.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689873475301 "|SPI_Master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_FSM SPI_FSM:FSM " "Elaborating entity \"SPI_FSM\" for hierarchy \"SPI_FSM:FSM\"" {  } { { "SPI_Master.vhd" "FSM" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_Master.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689873475310 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "instr_leer SPI_FSM.vhd(16) " "VHDL Signal Declaration warning at SPI_FSM.vhd(16): used explicit default value for signal \"instr_leer\" because signal was never assigned a value" {  } { { "SPI_FSM.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_FSM.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1689873475409 "|SPI_Master|SPI_FSM:FSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MOSI SPI_FSM.vhd(34) " "VHDL Process Statement warning at SPI_FSM.vhd(34): inferring latch(es) for signal or variable \"MOSI\", which holds its previous value in one or more paths through the process" {  } { { "SPI_FSM.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_FSM.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1689873475409 "|SPI_Master|SPI_FSM:FSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_cs SPI_FSM.vhd(34) " "VHDL Process Statement warning at SPI_FSM.vhd(34): inferring latch(es) for signal or variable \"s_cs\", which holds its previous value in one or more paths through the process" {  } { { "SPI_FSM.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_FSM.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1689873475409 "|SPI_Master|SPI_FSM:FSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dato SPI_FSM.vhd(34) " "VHDL Process Statement warning at SPI_FSM.vhd(34): inferring latch(es) for signal or variable \"dato\", which holds its previous value in one or more paths through the process" {  } { { "SPI_FSM.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_FSM.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1689873475409 "|SPI_Master|SPI_FSM:FSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dato_rx SPI_FSM.vhd(34) " "VHDL Process Statement warning at SPI_FSM.vhd(34): inferring latch(es) for signal or variable \"dato_rx\", which holds its previous value in one or more paths through the process" {  } { { "SPI_FSM.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_FSM.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1689873475409 "|SPI_Master|SPI_FSM:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato_rx\[0\] SPI_FSM.vhd(34) " "Inferred latch for \"dato_rx\[0\]\" at SPI_FSM.vhd(34)" {  } { { "SPI_FSM.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689873475409 "|SPI_Master|SPI_FSM:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato_rx\[1\] SPI_FSM.vhd(34) " "Inferred latch for \"dato_rx\[1\]\" at SPI_FSM.vhd(34)" {  } { { "SPI_FSM.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689873475409 "|SPI_Master|SPI_FSM:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato_rx\[2\] SPI_FSM.vhd(34) " "Inferred latch for \"dato_rx\[2\]\" at SPI_FSM.vhd(34)" {  } { { "SPI_FSM.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689873475410 "|SPI_Master|SPI_FSM:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato_rx\[3\] SPI_FSM.vhd(34) " "Inferred latch for \"dato_rx\[3\]\" at SPI_FSM.vhd(34)" {  } { { "SPI_FSM.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689873475410 "|SPI_Master|SPI_FSM:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato_rx\[4\] SPI_FSM.vhd(34) " "Inferred latch for \"dato_rx\[4\]\" at SPI_FSM.vhd(34)" {  } { { "SPI_FSM.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689873475410 "|SPI_Master|SPI_FSM:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato_rx\[5\] SPI_FSM.vhd(34) " "Inferred latch for \"dato_rx\[5\]\" at SPI_FSM.vhd(34)" {  } { { "SPI_FSM.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689873475410 "|SPI_Master|SPI_FSM:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato_rx\[6\] SPI_FSM.vhd(34) " "Inferred latch for \"dato_rx\[6\]\" at SPI_FSM.vhd(34)" {  } { { "SPI_FSM.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689873475410 "|SPI_Master|SPI_FSM:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato_rx\[7\] SPI_FSM.vhd(34) " "Inferred latch for \"dato_rx\[7\]\" at SPI_FSM.vhd(34)" {  } { { "SPI_FSM.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689873475410 "|SPI_Master|SPI_FSM:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato\[0\] SPI_FSM.vhd(34) " "Inferred latch for \"dato\[0\]\" at SPI_FSM.vhd(34)" {  } { { "SPI_FSM.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689873475410 "|SPI_Master|SPI_FSM:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato\[1\] SPI_FSM.vhd(34) " "Inferred latch for \"dato\[1\]\" at SPI_FSM.vhd(34)" {  } { { "SPI_FSM.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689873475410 "|SPI_Master|SPI_FSM:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato\[2\] SPI_FSM.vhd(34) " "Inferred latch for \"dato\[2\]\" at SPI_FSM.vhd(34)" {  } { { "SPI_FSM.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689873475410 "|SPI_Master|SPI_FSM:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato\[3\] SPI_FSM.vhd(34) " "Inferred latch for \"dato\[3\]\" at SPI_FSM.vhd(34)" {  } { { "SPI_FSM.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689873475410 "|SPI_Master|SPI_FSM:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato\[4\] SPI_FSM.vhd(34) " "Inferred latch for \"dato\[4\]\" at SPI_FSM.vhd(34)" {  } { { "SPI_FSM.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689873475410 "|SPI_Master|SPI_FSM:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato\[5\] SPI_FSM.vhd(34) " "Inferred latch for \"dato\[5\]\" at SPI_FSM.vhd(34)" {  } { { "SPI_FSM.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689873475410 "|SPI_Master|SPI_FSM:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato\[6\] SPI_FSM.vhd(34) " "Inferred latch for \"dato\[6\]\" at SPI_FSM.vhd(34)" {  } { { "SPI_FSM.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689873475410 "|SPI_Master|SPI_FSM:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato\[7\] SPI_FSM.vhd(34) " "Inferred latch for \"dato\[7\]\" at SPI_FSM.vhd(34)" {  } { { "SPI_FSM.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689873475410 "|SPI_Master|SPI_FSM:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_cs SPI_FSM.vhd(34) " "Inferred latch for \"s_cs\" at SPI_FSM.vhd(34)" {  } { { "SPI_FSM.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689873475410 "|SPI_Master|SPI_FSM:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MOSI SPI_FSM.vhd(34) " "Inferred latch for \"MOSI\" at SPI_FSM.vhd(34)" {  } { { "SPI_FSM.vhd" "" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689873475410 "|SPI_Master|SPI_FSM:FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_frecuencia divisor_frecuencia:DIVF " "Elaborating entity \"divisor_frecuencia\" for hierarchy \"divisor_frecuencia:DIVF\"" {  } { { "SPI_Master.vhd" "DIVF" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_Master.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689873475412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_generator PWM_generator:PWM " "Elaborating entity \"PWM_generator\" for hierarchy \"PWM_generator:PWM\"" {  } { { "SPI_Master.vhd" "PWM" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_Master.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689873475458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muestreador muestreador:REQUESTREAD " "Elaborating entity \"muestreador\" for hierarchy \"muestreador:REQUESTREAD\"" {  } { { "SPI_Master.vhd" "REQUESTREAD" { Text "D:/intelFPGA_lite/18.1/SPI_Master/SPI_Master.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689873475489 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1689873476241 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1689873476631 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1689873477540 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689873477540 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "161 " "Implemented 161 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1689873478213 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1689873478213 ""} { "Info" "ICUT_CUT_TM_LCELLS" "154 " "Implemented 154 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1689873478213 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1689873478213 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1689873478245 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 20 12:17:58 2023 " "Processing ended: Thu Jul 20 12:17:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1689873478245 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1689873478245 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1689873478245 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1689873478245 ""}
