# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-Wall -Wno-UNOPTFLAT --cc -f required_modules.txt config.vlt -Isail-core/include --trace --top-module top_sim --exe top_sim.cpp -Mdir verilator_sim -CFLAGS -g -O3"
S      2078 10252383  1622059564   927842998  1622059564   927842998 "../include/rv32i-defines.v"
S     11112 10252384  1622059564   927842998  1622059564   927842998 "../include/sail-core-defines.v"
S   7484256    67167  1620744980   487140539  1581264640           0 "/usr/bin/verilator_bin"
S       144 11520836  1623095772   209663338  1623095772   209663338 "config.vlt"
S    148970 11526099  1623096942   868501498  1621327206           0 "ice40_cells_sim.v"
S      1997 11521187  1623060456   475136235  1623060456   475136235 "improved_verilog/CSR.v"
S      1799 11521188  1623060456   475136235  1623060456   475136235 "improved_verilog/adder.v"
S      3876 11521190  1623095786   241219054  1623095786   241219054 "improved_verilog/adder_dsp.v"
S      3917 11526060  1623095772   213663212  1623095772   213663212 "improved_verilog/adder_dsp_cpu.v"
S      6096 11521193  1623096987   359087394  1623096986           0 "improved_verilog/alu.v"
S      6305 11521194  1623060456   475136235  1623060456   475136235 "improved_verilog/alu_control.v"
S      2056 11521198  1623060456   475136235  1623060456   475136235 "improved_verilog/branch_decide.v"
S      5209 11521573  1623060456   479136107  1623060456   479136107 "improved_verilog/branch_predictor.v"
S       480 11521930  1623096035   717312411  1623096034           0 "improved_verilog/clk_divisor.v"
S      1520 11521931  1623098179   300745289  1623098178           0 "improved_verilog/config.v"
S      2665 11521932  1623060456   479136107  1623060456   479136107 "improved_verilog/control_unit.v"
S     13796 11521933  1623095786   241219054  1623095786   241219054 "improved_verilog/cpu.v"
S      2268 11522023  1623060456   479136107  1623060456   479136107 "improved_verilog/dataMem_mask_gen.v"
S     10476 11522054  1623095786   241219054  1623095786   241219054 "improved_verilog/data_mem.v"
S     16969 11522481  1623097323   356239402  1623097322           0 "improved_verilog/data_mem_cached.v"
S      2928 11522069  1623060456   479136107  1623060456   479136107 "improved_verilog/forwarding_unit.v"
S      2303 11522070  1623060456   483135981  1623060456   483135981 "improved_verilog/imm_gen.v"
S      2725 11522482  1623096218   959498223  1623096218   959498223 "improved_verilog/instruction_RAM_mem_3.v"
S      2550 11522094  1623060456   483135981  1623060456   483135981 "improved_verilog/instruction_mem.v"
S      1707 11522193  1623060456   483135981  1623060456   483135981 "improved_verilog/mux2to1.v"
S      3005 11522472  1623060456   483135981  1623060456   483135981 "improved_verilog/one_bit_branch_predictor.v"
S      3954 11522475  1623060456   483135981  1623060456   483135981 "improved_verilog/pipeline_registers.v"
S      2178 11522479  1623060456   483135981  1623060456   483135981 "improved_verilog/program_counter.v"
S      3124 11522480  1623060456   483135981  1623060456   483135981 "improved_verilog/register_file.v"
S      3805 11526090  1623095786   245218927  1623095786   245218927 "improved_verilog/shift_dsp.v"
S      2559 11522487  1623060456   483135981  1623060456   483135981 "improved_verilog/static_branch_predictor.v"
S      3852 11522489  1623095786   245218927  1623095786   245218927 "improved_verilog/subtractor_dsp.v"
S      3156 11522490  1623095786   245218927  1623095786   245218927 "improved_verilog/two_bit_branch_predictor.v"
S       960 11522494  1623096611   779022935  1623096610           0 "required_modules.txt"
S      3920 11522496  1623097381   510358745  1623097380           0 "toplevel_sim.v"
T    452242 11522499  1623098198   180141540  1623098198   180141540 "verilator_sim/Vtop_sim.cpp"
T     27378 11522509  1623098198   168141924  1623098198   168141924 "verilator_sim/Vtop_sim.h"
T      1815 11522512  1623098198   180141540  1623098198   180141540 "verilator_sim/Vtop_sim.mk"
T       576 11522523  1623098198   160142179  1623098198   160142179 "verilator_sim/Vtop_sim__Syms.cpp"
T       975 11522524  1623098198   160142179  1623098198   160142179 "verilator_sim/Vtop_sim__Syms.h"
T    156619 11522513  1623098198   168141924  1623098198   168141924 "verilator_sim/Vtop_sim__Trace.cpp"
T    221574 11522582  1623098198   164142051  1623098198   164142051 "verilator_sim/Vtop_sim__Trace__Slow.cpp"
T      1362 11523004  1623098198   180141540  1623098198   180141540 "verilator_sim/Vtop_sim__ver.d"
T         0        0  1623098198   180141540  1623098198   180141540 "verilator_sim/Vtop_sim__verFiles.dat"
T      1310 11523553  1623098198   180141540  1623098198   180141540 "verilator_sim/Vtop_sim_classes.mk"
