EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# Device_Antenna
#
DEF Device_Antenna AE 0 40 N N 1 F N
F0 "AE" -75 75 50 H V R CNN
F1 "Device_Antenna" -75 0 50 H V R CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 10 0 100 0 -150 N
P 3 0 1 10 50 100 0 -100 -50 100 N
X A 1 0 -200 100 U 50 50 1 1 I
ENDDRAW
ENDDEF
#
# Device_C
#
DEF Device_C C 0 10 N Y 1 F N
F0 "C" 25 100 50 H V L CNN
F1 "Device_C" 25 -100 50 H V L CNN
F2 "" 38 -150 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 *:C_*
$ENDFPLIST
DRAW
P 2 0 1 20 -80 -30 80 -30 N
P 2 0 1 20 -80 30 80 30 N
X ~ 1 0 150 110 D 50 50 1 1 P
X ~ 2 0 -150 110 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_R
#
DEF Device_R R 0 0 N Y 1 F N
F0 "R" 80 0 50 V V C CNN
F1 "Device_R" 0 0 50 V V C CNN
F2 "" -70 0 50 V I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 *:R_*
$ENDFPLIST
DRAW
S -40 -100 40 100 0 1 10 N
X ~ 1 0 150 50 D 50 50 1 1 P
X ~ 2 0 -150 50 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# KLIB_Audio_AD8542
#
DEF KLIB_Audio_AD8542 U 0 40 Y Y 3 L N
F0 "U" 150 150 50 H V L CNN
F1 "KLIB_Audio_AD8542" 200 -100 50 H V L CNN
F2 "Package_SO:SOIJ-8_5.3x5.3mm_P1.27mm" 200 -200 50 H I L CNN
F3 "" 150 150 50 H I C CNN
$FPLIST
 *SO*
$ENDFPLIST
DRAW
P 4 0 1 0 200 0 -200 -270 -200 270 200 0 f
P 2 0 2 0 0 -150 0 -120 N
P 2 0 2 0 0 150 0 120 N
X ~ 1 300 0 100 L 50 50 1 1 O
X - 2 -300 -100 100 R 50 50 1 1 I
X + 3 -300 100 100 R 50 50 1 1 I
X + 5 -300 100 100 R 50 50 2 1 I
X - 6 -300 -100 100 R 50 50 2 1 I
X ~ 7 300 0 100 L 50 50 2 1 O
X V- 4 -100 -400 200 U 50 50 3 1 W
X V+ 8 -100 400 200 D 50 50 3 1 W
ENDDRAW
ENDDEF
#
# KLIB_Audio_LM4861
#
DEF KLIB_Audio_LM4861 U 0 40 Y Y 1 F N
F0 "U" 150 425 50 H V L CNN
F1 "KLIB_Audio_LM4861" 150 350 50 H V L CNN
F2 "Package_SO:SOIJ-8_5.3x5.3mm_P1.27mm" 150 -350 50 H I L CNN
F3 "" 250 -450 50 H I C CNN
$FPLIST
 *SO*
$ENDFPLIST
DRAW
P 5 0 1 10 -400 -550 -400 550 400 150 400 -150 -400 -550 f
X SHUTDOWN 1 0 -600 250 U 50 50 1 1 I
X BYPASS 2 -100 -600 200 U 50 50 1 1 I
X +IN 3 -500 -200 100 R 50 50 1 1 I
X -IN 4 -500 200 100 R 50 50 1 1 I
X OUT+ 5 500 100 100 L 50 50 1 1 O
X VDD 6 100 600 300 D 50 50 1 1 W
X GND 7 100 -600 300 U 50 50 1 1 W
X OUT- 8 500 -100 100 L 50 50 1 1 O
ENDDRAW
ENDDEF
#
# KLIB_Connector_Prog_SWD_01X04
#
DEF KLIB_Connector_Prog_SWD_01X04 J 0 40 Y Y 1 F N
F0 "J" -250 350 50 H V L CNN
F1 "KLIB_Connector_Prog_SWD_01X04" -50 -300 50 H V C CNN
F2 "Connector_PinHeader_2.54mm:PinHeader_1x04_P2.54mm_Vertical" -50 -400 50 H I C CNN
F3 "" 400 400 50 H I C CNN
$FPLIST
 *Header*
$ENDFPLIST
DRAW
S 100 -200 -250 300 0 1 10 f
X GND 1 200 -100 100 L 50 50 1 1 W
X ~RST 2 200 0 100 L 50 50 1 1 I
X SWCLK 3 200 100 100 L 50 50 1 1 I
X SWDIO 4 200 200 100 L 50 50 1 1 B
ENDDRAW
ENDDEF
#
# KLIB_Power_+3V3
#
DEF KLIB_Power_+3V3 #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -300 50 H I C CNN
F1 "KLIB_Power_+3V3" 0 150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 -50 100 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 50 100 N
X +3V3 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# KLIB_Power_+5V
#
DEF KLIB_Power_+5V #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -300 50 H I C CNN
F1 "KLIB_Power_+5V" 0 150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 -50 100 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 50 100 N
X +5V 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# KLIB_Power_GND
#
DEF KLIB_Power_GND #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -200 50 H I C CNN
F1 "KLIB_Power_GND" 0 -140 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 -36 -68 36 -68 N
P 2 0 1 0 -22 -84 22 -84 N
P 2 0 1 0 -10 -100 10 -100 N
P 2 0 1 0 0 -50 0 0 N
P 2 0 1 0 50 -50 -50 -50 N
X GND 1 0 0 0 D 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# KLIB_Power_PWR_FLAG
#
DEF KLIB_Power_PWR_FLAG #FLG 0 0 N N 1 F P
F0 "#FLG" 0 75 50 H I C CNN
F1 "KLIB_Power_PWR_FLAG" 0 150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 6 0 1 0 0 0 0 50 -40 75 0 100 40 75 0 50 N
X pwr 1 0 0 0 U 50 50 0 0 w
ENDDRAW
ENDDEF
#
# KLIB_RF_Module_HM-TRP-869S
#
DEF KLIB_RF_Module_HM-TRP-869S U 0 40 Y Y 1 F N
F0 "U" 100 600 50 H V L CNN
F1 "KLIB_RF_Module_HM-TRP-869S" 100 500 50 H V L CNN
F2 "" -500 -50 60 H V C CNN
F3 "https://www.rcscomponents.kiev.ua/datasheets/HM-TRP_433.pdf" 800 50 50 V I C CNN
DRAW
S -300 400 300 -500 0 1 10 f
X VCC 1 0 500 100 D 50 50 1 1 W
X TXD 2 -400 200 100 R 50 50 1 1 O
X GND 3 -100 -600 100 U 50 50 1 1 W
X RXD 4 -400 100 100 R 50 50 1 1 I
X ~CONFIG 5 -400 -100 100 R 50 50 1 1 I
X ~ENABLE 6 -400 -200 100 R 50 50 1 1 I
X TEST 7 -400 0 100 R 50 50 1 1 N N
X GND 8 100 -600 100 U 50 50 1 1 W
X ANT 9 400 200 100 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# MCU_ST_STM32_STM32F405RGTx
#
DEF MCU_ST_STM32_STM32F405RGTx U 0 40 Y Y 1 L N
F0 "U" -4200 1925 50 H V L BNN
F1 "MCU_ST_STM32_STM32F405RGTx" 4200 1925 50 H V R BNN
F2 "LQFP64" 4200 1875 50 H I R TNN
F3 "" 0 0 50 H I C CNN
DRAW
S -4200 -1900 4200 1900 0 1 10 f
X VBAT 1 -4300 1200 100 R 50 50 1 1 W
X PC2/ADC1_IN12/ADC2_IN12/ADC3_IN12/I2S2_ext_SD/SPI2_MISO/USB_OTG_HS_ULPI_DIR 10 -4300 -300 100 R 50 50 1 1 B
X PC3/ADC1_IN13/ADC2_IN13/ADC3_IN13/I2S2_SD/SPI2_MOSI/USB_OTG_HS_ULPI_NXT 11 -4300 -400 100 R 50 50 1 1 B
X VSSA 12 100 -2000 100 U 50 50 1 1 W
X VDDA 13 200 2000 100 D 50 50 1 1 W
X ADC1_IN0/ADC2_IN0/ADC3_IN0/SYS_WKUP/TIM2_CH1/TIM2_ETR/TIM5_CH1/TIM8_ETR/UART4_TX/USART2_CTS/PA0 14 4300 1600 100 L 50 50 1 1 B
X ADC1_IN1/ADC2_IN1/ADC3_IN1/TIM2_CH2/TIM5_CH2/UART4_RX/USART2_RTS/PA1 15 4300 1500 100 L 50 50 1 1 B
X ADC1_IN2/ADC2_IN2/ADC3_IN2/TIM2_CH3/TIM5_CH3/TIM9_CH1/USART2_TX/PA2 16 4300 1400 100 L 50 50 1 1 B
X ADC1_IN3/ADC2_IN3/ADC3_IN3/TIM2_CH4/TIM5_CH4/TIM9_CH2/USART2_RX/USB_OTG_HS_ULPI_D0/PA3 17 4300 1300 100 L 50 50 1 1 B
X VSS 18 -100 -2000 100 U 50 50 1 1 W
X VDD 19 -200 2000 100 D 50 50 1 1 W
X PC13/ANTI_TAMP/RTC_AF1 2 -4300 -1400 100 R 50 50 1 1 B
X ADC1_IN4/ADC2_IN4/DAC_OUT1/I2S3_WS/SPI1_NSS/SPI3_NSS/USART2_CK/USB_OTG_HS_SOF/PA4 20 4300 1200 100 L 50 50 1 1 B
X ADC1_IN5/ADC2_IN5/DAC_OUT2/SPI1_SCK/TIM2_CH1/TIM2_ETR/TIM8_CH1N/USB_OTG_HS_ULPI_CK/PA5 21 4300 1100 100 L 50 50 1 1 B
X ADC1_IN6/ADC2_IN6/SPI1_MISO/TIM13_CH1/TIM1_BKIN/TIM3_CH1/TIM8_BKIN/PA6 22 4300 1000 100 L 50 50 1 1 B
X ADC1_IN7/ADC2_IN7/SPI1_MOSI/TIM14_CH1/TIM1_CH1N/TIM3_CH2/TIM8_CH1N/PA7 23 4300 900 100 L 50 50 1 1 B
X PC4/ADC1_IN14/ADC2_IN14 24 -4300 -500 100 R 50 50 1 1 B
X PC5/ADC1_IN15/ADC2_IN15 25 -4300 -600 100 R 50 50 1 1 B
X ADC1_IN8/ADC2_IN8/TIM1_CH2N/TIM3_CH3/TIM8_CH2N/USB_OTG_HS_ULPI_D1/PB0 26 4300 -100 100 L 50 50 1 1 B
X ADC1_IN9/ADC2_IN9/TIM1_CH3N/TIM3_CH4/TIM8_CH3N/USB_OTG_HS_ULPI_D2/PB1 27 4300 -200 100 L 50 50 1 1 B
X BOOT1/PB2 28 4300 -300 100 L 50 50 1 1 B
X I2C2_SCL/I2S2_CK/SPI2_SCK/TIM2_CH3/USART3_TX/USB_OTG_HS_ULPI_D3/PB10 29 4300 -1100 100 L 50 50 1 1 B
X PC14/RCC_OSC32_IN 3 -4300 -1500 100 R 50 50 1 1 B
X ADC1_EXTI11/ADC2_EXTI11/ADC3_EXTI11/I2C2_SDA/TIM2_CH4/USART3_RX/USB_OTG_HS_ULPI_D4/PB11 30 4300 -1200 100 L 50 50 1 1 B
X VCAP_1 31 -4300 1100 100 R 50 50 1 1 W
X VDD 32 -100 2000 100 D 50 50 1 1 W
X CAN2_RX/I2C2_SMBA/I2S2_WS/SPI2_NSS/TIM1_BKIN/USART3_CK/USB_OTG_HS_ID/USB_OTG_HS_ULPI_D5/PB12 33 4300 -1300 100 L 50 50 1 1 B
X CAN2_TX/I2S2_CK/SPI2_SCK/TIM1_CH1N/USART3_CTS/USB_OTG_HS_ULPI_D6/USB_OTG_HS_VBUS/PB13 34 4300 -1400 100 L 50 50 1 1 B
X I2S2_ext_SD/SPI2_MISO/TIM12_CH1/TIM1_CH2N/TIM8_CH2N/USART3_RTS/USB_OTG_HS_DM/PB14 35 4300 -1500 100 L 50 50 1 1 B
X ADC1_EXTI15/ADC2_EXTI15/ADC3_EXTI15/I2S2_SD/RTC_REFIN/SPI2_MOSI/TIM12_CH2/TIM1_CH3N/TIM8_CH3N/USB_OTG_HS_DP/PB15 36 4300 -1600 100 L 50 50 1 1 B
X PC6/I2S2_MCK/SDIO_D6/TIM3_CH1/TIM8_CH1/USART6_TX 37 -4300 -700 100 R 50 50 1 1 B
X PC7/I2S3_MCK/SDIO_D7/TIM3_CH2/TIM8_CH2/USART6_RX 38 -4300 -800 100 R 50 50 1 1 B
X PC8/SDIO_D0/TIM3_CH3/TIM8_CH3/USART6_CK 39 -4300 -900 100 R 50 50 1 1 B
X PC15/ADC1_EXTI15/ADC2_EXTI15/ADC3_EXTI15/RCC_OSC32_OUT 4 -4300 -1600 100 R 50 50 1 1 B
X PC9/DAC_EXTI9/I2C3_SDA/I2S_CKIN/RCC_MCO_2/SDIO_D1/TIM3_CH4/TIM8_CH4 40 -4300 -1000 100 R 50 50 1 1 B
X I2C3_SCL/RCC_MCO_1/TIM1_CH1/USART1_CK/USB_OTG_FS_SOF/PA8 41 4300 800 100 L 50 50 1 1 B
X DAC_EXTI9/I2C3_SMBA/TIM1_CH2/USART1_TX/USB_OTG_FS_VBUS/PA9 42 4300 700 100 L 50 50 1 1 B
X TIM1_CH3/USART1_RX/USB_OTG_FS_ID/PA10 43 4300 600 100 L 50 50 1 1 B
X ADC1_EXTI11/ADC2_EXTI11/ADC3_EXTI11/CAN1_RX/TIM1_CH4/USART1_CTS/USB_OTG_FS_DM/PA11 44 4300 500 100 L 50 50 1 1 B
X CAN1_TX/TIM1_ETR/USART1_RTS/USB_OTG_FS_DP/PA12 45 4300 400 100 L 50 50 1 1 B
X SYS_JTMS-SWDIO/PA13 46 4300 300 100 L 50 50 1 1 B
X VCAP_2 47 -4300 1000 100 R 50 50 1 1 W
X VDD 48 0 2000 100 D 50 50 1 1 W
X SYS_JTCK-SWCLK/PA14 49 4300 200 100 L 50 50 1 1 B
X PH0/RCC_OSC_IN 5 -4300 400 100 R 50 50 1 1 I
X ADC1_EXTI15/ADC2_EXTI15/ADC3_EXTI15/I2S3_WS/SPI1_NSS/SPI3_NSS/SYS_JTDI/TIM2_CH1/TIM2_ETR/PA15 50 4300 100 100 L 50 50 1 1 B
X PC10/I2S3_CK/SDIO_D2/SPI3_SCK/UART4_TX/USART3_TX 51 -4300 -1100 100 R 50 50 1 1 B
X PC11/ADC1_EXTI11/ADC2_EXTI11/ADC3_EXTI11/I2S3_ext_SD/SDIO_D3/SPI3_MISO/UART4_RX/USART3_RX 52 -4300 -1200 100 R 50 50 1 1 B
X PC12/I2S3_SD/SDIO_CK/SPI3_MOSI/UART5_TX/USART3_CK 53 -4300 -1300 100 R 50 50 1 1 B
X PD2/SDIO_CMD/TIM3_ETR/UART5_RX 54 -4300 100 100 R 50 50 1 1 B
X I2S3_CK/SPI1_SCK/SPI3_SCK/SYS_JTDO-SWO/TIM2_CH2/PB3 55 4300 -400 100 L 50 50 1 1 B
X I2S3_ext_SD/SPI1_MISO/SPI3_MISO/SYS_JTRST/TIM3_CH1/PB4 56 4300 -500 100 L 50 50 1 1 B
X CAN2_RX/I2C1_SMBA/I2S3_SD/SPI1_MOSI/SPI3_MOSI/TIM3_CH2/USB_OTG_HS_ULPI_D7/PB5 57 4300 -600 100 L 50 50 1 1 B
X CAN2_TX/I2C1_SCL/TIM4_CH1/USART1_TX/PB6 58 4300 -700 100 L 50 50 1 1 B
X I2C1_SDA/TIM4_CH2/USART1_RX/PB7 59 4300 -800 100 L 50 50 1 1 B
X PH1/RCC_OSC_OUT 6 -4300 300 100 R 50 50 1 1 I
X BOOT0 60 -4300 1400 100 R 50 50 1 1 I
X CAN1_RX/I2C1_SCL/SDIO_D4/TIM10_CH1/TIM4_CH3/PB8 61 4300 -900 100 L 50 50 1 1 B
X CAN1_TX/DAC_EXTI9/I2C1_SDA/I2S2_WS/SDIO_D5/SPI2_NSS/TIM11_CH1/TIM4_CH4/PB9 62 4300 -1000 100 L 50 50 1 1 B
X VSS 63 0 -2000 100 U 50 50 1 1 W
X VDD 64 100 2000 100 D 50 50 1 1 W
X NRST 7 -4300 1600 100 R 50 50 1 1 I
X PC0/ADC1_IN10/ADC2_IN10/ADC3_IN10/USB_OTG_HS_ULPI_STP 8 -4300 -100 100 R 50 50 1 1 B
X PC1/ADC1_IN11/ADC2_IN11/ADC3_IN11 9 -4300 -200 100 R 50 50 1 1 B
ENDDRAW
ENDDEF
#
#End Library
