cellMap,*top_tb,*top_tb,*null,*null
topMap,*top_tb
netMap,*top_tb,*gnd3i!,*gnd3i!
netMap,*top_tb,*vdd3i!,*vdd3i!
netMap,*top_tb,*gnd!,*0
instMap,*top_tb,*I0,*I0
instMaster,*top_tb,*I0,*TOP_top_schematic,*top
instMap,*top_tb,*V9,*V9
instMaster,*top_tb,*V9,*analogLib_vdc_spectre,*vsource
instMap,*top_tb,*V8,*V8
instMaster,*top_tb,*V8,*analogLib_vdc_spectre,*vsource
instMap,*top_tb,*V7,*V7
instMaster,*top_tb,*V7,*analogLib_vdc_spectre,*vsource
instMap,*top_tb,*V6,*V6
instMaster,*top_tb,*V6,*analogLib_vdc_spectre,*vsource
instMap,*top_tb,*V5,*V5
instMaster,*top_tb,*V5,*analogLib_vdc_spectre,*vsource
instMap,*top_tb,*V4,*V4
instMaster,*top_tb,*V4,*analogLib_vdc_spectre,*vsource
instMap,*top_tb,*V3,*V3
instMaster,*top_tb,*V3,*analogLib_vdc_spectre,*vsource
instMap,*top_tb,*V2,*V2
instMaster,*top_tb,*V2,*analogLib_vdc_spectre,*vsource
instMap,*top_tb,*V1,*V1
instMaster,*top_tb,*V1,*analogLib_vdc_spectre,*vsource
instMap,*top_tb,*V0,*V0
instMaster,*top_tb,*V0,*analogLib_vdc_spectre,*vsource
instMap,*top_tb,*R9,*R9
instMaster,*top_tb,*R9,*analogLib_res_spectre,*resistor
instMap,*top_tb,*R8,*R8
instMaster,*top_tb,*R8,*analogLib_res_spectre,*resistor
instMap,*top_tb,*R7,*R7
instMaster,*top_tb,*R7,*analogLib_res_spectre,*resistor
instMap,*top_tb,*R6,*R6
instMaster,*top_tb,*R6,*analogLib_res_spectre,*resistor
instMap,*top_tb,*R5,*R5
instMaster,*top_tb,*R5,*analogLib_res_spectre,*resistor
instMap,*top_tb,*R4,*R4
instMaster,*top_tb,*R4,*analogLib_res_spectre,*resistor
instMap,*top_tb,*R3,*R3
instMaster,*top_tb,*R3,*analogLib_res_spectre,*resistor
instMap,*top_tb,*R2,*R2
instMaster,*top_tb,*R2,*analogLib_res_spectre,*resistor
instMap,*top_tb,*R1,*R1
instMaster,*top_tb,*R1,*analogLib_res_spectre,*resistor
instMap,*top_tb,*R0,*R0
instMaster,*top_tb,*R0,*analogLib_res_spectre,*resistor
instMap,*top_tb,*V10,*V10
instMaster,*top_tb,*V10,*analogLib_vpulse_spectre,*vsource
