module top_module(
    input a, 
    input b,
    output out
);
    
    assign out = a & b; // Logical AND gate implementation
    
endmodule
