# do {aes_engine_top_tb_simulate.do}
# vsim -voptargs=""+acc"" -L xil_defaultlib -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_7 -L blk_mem_gen_v8_4_5 -L aes_engine -L tb_lib -L unisims_ver -L unimacro_ver -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.aes_engine_top_tb xil_defaultlib.glbl 
# Start time: 19:37:24 on May 05,2022
# //  ModelSim DE-64 2021.3 Jul 13 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading aes_engine.aes_engine_pkg
# Loading tb_lib.aes_engine_tb_pkg(body)
# Loading verilog.vl_types(body)
# Loading xil_defaultlib.aes_engine_top_tb(sim)
# Loading xil_defaultlib.glbl
# Loading aes_engine.aes_engine_top(mixed)
# Loading aes_engine.aes_engine_key_expansion(rtl)
# Loading aes_engine.aes_engine_round(rtl)
# Loading xil_defaultlib.aes_engine_key_bram_blk_mem_gen_0_0
# Loading blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5
# Loading blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module
# Loading blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage
# Loading blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_output_reg_stage
# Loading xil_defaultlib.axis_data_fifo_0
# Loading axis_data_fifo_v2_0_7.axis_data_fifo_v2_0_7_top
# Loading axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_aclken_converter_wrapper
# Loading axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_axis2vector
# Loading axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_vector2axis
# Loading sv_std.std
# Loading xpm.xpm_fifo_axis
# Loading xpm.xpm_fifo_base
# Loading xpm.xpm_fifo_rst
# Loading xpm.xpm_fifo_reg_bit
# Loading xpm.xpm_counter_updn
# Loading xpm.xpm_memory_base
# Loading xpm.xpm_cdc_sync_rst
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#  Block Memory Generator module loading initial data...
#  Block Memory Generator data initialization complete.
# Block Memory Generator module aes_engine_top_tb.dut.u_bram_keys.inst.native_mem_module.blk_mem_gen_v8_4_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Note: 
# 
#  Test case 2 : AES128 LO speed                                                                      
# 
#    Time: 0 fs  Iteration: 1  Instance: /aes_engine_top_tb
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. aes_engine_top_tb.u_fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: aes_engine_top_tb.u_fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 491
# Break key hit
# Break in VlGenerateBlock gdvld at C:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv line 535
# End time: 19:37:36 on May 05,2022, Elapsed time: 0:00:12
# Errors: 0, Warnings: 0
