/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [15:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [5:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [10:0] celloutsig_0_20z;
  wire [19:0] celloutsig_0_21z;
  wire [9:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  reg [4:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [20:0] celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [13:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_11z = ~(celloutsig_0_9z & celloutsig_0_5z);
  assign celloutsig_0_13z = ~(celloutsig_0_7z[5] & celloutsig_0_4z);
  assign celloutsig_0_16z = ~(celloutsig_0_8z & celloutsig_0_1z);
  assign celloutsig_1_10z = ~celloutsig_1_8z;
  assign celloutsig_1_18z = ~((celloutsig_1_4z[3] | celloutsig_1_11z[2]) & celloutsig_1_4z[3]);
  assign celloutsig_0_1z = ~((celloutsig_0_0z | in_data[95]) & in_data[33]);
  assign celloutsig_1_6z = celloutsig_1_5z[1] ^ celloutsig_1_2z;
  assign celloutsig_0_18z = celloutsig_0_10z[1] ^ celloutsig_0_2z[2];
  assign celloutsig_0_24z = in_data[48] ^ celloutsig_0_4z;
  assign celloutsig_0_14z = celloutsig_0_10z[10:5] / { 1'h1, celloutsig_0_10z[8], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_22z = { celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_19z, celloutsig_0_9z, celloutsig_0_3z } / { 1'h1, celloutsig_0_21z[10:3], celloutsig_0_9z };
  assign celloutsig_0_0z = in_data[21:4] == in_data[37:20];
  assign celloutsig_0_5z = { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z } == { in_data[69:50], celloutsig_0_3z, celloutsig_0_2z[4:3], celloutsig_0_2z[1:0] };
  assign celloutsig_1_9z = { celloutsig_1_4z[3], celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_6z } >= { celloutsig_1_4z[3:2], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_6z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z } >= celloutsig_0_2z[4:2];
  assign celloutsig_0_15z = { celloutsig_0_10z[6:1], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_8z } >= { in_data[85:81], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_1z };
  assign celloutsig_1_2z = in_data[119:112] >= { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_3z = { in_data[89], celloutsig_0_0z, celloutsig_0_1z } > in_data[7:5];
  assign celloutsig_0_4z = in_data[53:49] > { in_data[59:58], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_8z = { in_data[5:2], celloutsig_0_4z } > in_data[86:82];
  assign celloutsig_0_27z = { celloutsig_0_22z[7], celloutsig_0_15z, celloutsig_0_25z } > { celloutsig_0_2z[1], celloutsig_0_24z, celloutsig_0_17z };
  assign celloutsig_1_19z = { celloutsig_1_5z[7:4], celloutsig_1_10z } <= { celloutsig_1_3z[3:2], celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_10z };
  assign celloutsig_0_28z = { celloutsig_0_10z[2], celloutsig_0_2z } <= celloutsig_0_14z;
  assign celloutsig_1_1z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } <= { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_17z = { celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_5z } && { celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_12z };
  assign celloutsig_1_7z = ! { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_3z[4:1], celloutsig_1_3z[1] };
  assign celloutsig_1_0z = ! in_data[187:178];
  assign celloutsig_1_8z = { in_data[158:142], celloutsig_1_0z } || { celloutsig_1_4z[3:1], celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_1_5z = { in_data[165:157], celloutsig_1_3z[4:1], celloutsig_1_3z[1] } * { celloutsig_1_3z[4:1], celloutsig_1_3z[1], celloutsig_1_2z, celloutsig_1_3z[4:1], celloutsig_1_3z[1], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_7z = { in_data[92:88], celloutsig_0_6z, celloutsig_0_1z } * { in_data[18:14], celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_20z = { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_1z } * in_data[21:11];
  assign celloutsig_0_21z = { celloutsig_0_10z[11:5], celloutsig_0_14z, celloutsig_0_7z } * { celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_20z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_1_4z = celloutsig_1_0z ? { in_data[112:110], celloutsig_1_1z } : in_data[113:110];
  assign celloutsig_1_11z = celloutsig_1_9z ? { celloutsig_1_6z, 1'h1, celloutsig_1_5z, celloutsig_1_3z[4:1], celloutsig_1_3z[1] } : in_data[140:120];
  assign celloutsig_1_3z[4:1] = celloutsig_1_2z ? { celloutsig_1_1z, 1'h1, celloutsig_1_0z, celloutsig_1_0z } : { in_data[134:132], celloutsig_1_1z };
  assign celloutsig_0_9z = { celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_4z } != celloutsig_0_7z[4:2];
  assign celloutsig_0_25z = celloutsig_0_20z[4:2] != { celloutsig_0_2z[1:0], celloutsig_0_16z };
  assign celloutsig_0_12z = { in_data[32:29], celloutsig_0_8z } !== { in_data[34:31], celloutsig_0_9z };
  assign celloutsig_0_19z = { celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_0z } !== { celloutsig_0_10z[15:13], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_5z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_10z = 16'h0000;
    else if (clkin_data[0]) celloutsig_0_10z = { in_data[54:42], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_9z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_2z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_2z = in_data[47:43];
  assign celloutsig_1_3z[0] = celloutsig_1_3z[1];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_27z, celloutsig_0_28z };
endmodule
