<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1578</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:12px;font-family:Times;color:#0860a8;}
	.ft04{font-size:8px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:21px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1578-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1578.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">35-298&#160;Vol. 3C</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">MODEL-SPECIFIC&#160;REGISTERS (MSRS)</p>
<p style="position:absolute;top:189px;left:78px;white-space:nowrap" class="ft02">40FH</p>
<p style="position:absolute;top:189px;left:130px;white-space:nowrap" class="ft02">1039&#160;IA32_MC3_MISC</p>
<p style="position:absolute;top:189px;left:381px;white-space:nowrap" class="ft02">0, 1, 2, 3,&#160;</p>
<p style="position:absolute;top:205px;left:381px;white-space:nowrap" class="ft02">4, 6</p>
<p style="position:absolute;top:189px;left:455px;white-space:nowrap" class="ft02">Shared</p>
<p style="position:absolute;top:189px;left:545px;white-space:nowrap" class="ft05">Se<a href="o_fe12b1e2a880e0ce-515.html">e Section&#160;15.3.2.4, “IA32_MCi_MISC MSRs.”<br/></a>The IA32_MC3_MISC MSR is&#160;either not&#160;</p>
<p style="position:absolute;top:226px;left:545px;white-space:nowrap" class="ft02">implemented or does&#160;not contain&#160;additional&#160;</p>
<p style="position:absolute;top:243px;left:545px;white-space:nowrap" class="ft02">information&#160;if&#160;the&#160;MISCV&#160;flag&#160;in&#160;the&#160;</p>
<p style="position:absolute;top:259px;left:545px;white-space:nowrap" class="ft06">IA32_MC3_STATUS&#160;register is&#160;clear.&#160;<br/>When&#160;not implemented&#160;in&#160;the processor,&#160;all reads&#160;</p>
<p style="position:absolute;top:297px;left:545px;white-space:nowrap" class="ft02">and writes to&#160;this MSR will cause a general-</p>
<p style="position:absolute;top:313px;left:545px;white-space:nowrap" class="ft02">protection exception.</p>
<p style="position:absolute;top:337px;left:78px;white-space:nowrap" class="ft02">410H</p>
<p style="position:absolute;top:337px;left:130px;white-space:nowrap" class="ft02">1040&#160;IA32_MC4_CTL</p>
<p style="position:absolute;top:337px;left:381px;white-space:nowrap" class="ft02">0, 1, 2, 3,&#160;</p>
<p style="position:absolute;top:353px;left:381px;white-space:nowrap" class="ft02">4, 6</p>
<p style="position:absolute;top:337px;left:455px;white-space:nowrap" class="ft02">Shared</p>
<p style="position:absolute;top:337px;left:545px;white-space:nowrap" class="ft02">Se<a href="o_fe12b1e2a880e0ce-511.html">e Section&#160;15.3.2.1, “IA32_MCi_CTL MSRs.”</a></p>
<p style="position:absolute;top:378px;left:78px;white-space:nowrap" class="ft02">411H</p>
<p style="position:absolute;top:378px;left:130px;white-space:nowrap" class="ft02">1041&#160;IA32_MC4_STATUS</p>
<p style="position:absolute;top:378px;left:381px;white-space:nowrap" class="ft02">0, 1, 2, 3,&#160;</p>
<p style="position:absolute;top:394px;left:381px;white-space:nowrap" class="ft02">4, 6</p>
<p style="position:absolute;top:378px;left:455px;white-space:nowrap" class="ft02">Shared</p>
<p style="position:absolute;top:378px;left:545px;white-space:nowrap" class="ft02">Se<a href="o_fe12b1e2a880e0ce-512.html">e Section&#160;15.3.2.2,&#160;“IA32_MCi_STATUS&#160;MSRS.”</a></p>
<p style="position:absolute;top:418px;left:78px;white-space:nowrap" class="ft02">412H</p>
<p style="position:absolute;top:418px;left:130px;white-space:nowrap" class="ft02">1042&#160;IA32_MC4_ADDR</p>
<p style="position:absolute;top:418px;left:545px;white-space:nowrap" class="ft06">Se<a href="o_fe12b1e2a880e0ce-515.html">e Section&#160;15.3.2.3, “IA32_MCi_ADDR MSRs.”<br/></a>The IA32_MC2_ADDR register is either not&#160;</p>
<p style="position:absolute;top:456px;left:545px;white-space:nowrap" class="ft02">implemented&#160;or&#160;contains&#160;no&#160;address if&#160;the&#160;ADDRV&#160;</p>
<p style="position:absolute;top:472px;left:545px;white-space:nowrap" class="ft06">flag&#160;in&#160;the IA32_MC4_STATUS register&#160;is&#160;clear.&#160;<br/>When&#160;not implemented&#160;in&#160;the processor,&#160;all reads&#160;</p>
<p style="position:absolute;top:510px;left:545px;white-space:nowrap" class="ft02">and writes to&#160;this MSR will cause a general-</p>
<p style="position:absolute;top:526px;left:545px;white-space:nowrap" class="ft02">protection exception.</p>
<p style="position:absolute;top:550px;left:78px;white-space:nowrap" class="ft02">413H</p>
<p style="position:absolute;top:550px;left:130px;white-space:nowrap" class="ft02">1043&#160;IA32_MC4_MISC</p>
<p style="position:absolute;top:550px;left:545px;white-space:nowrap" class="ft05">Se<a href="o_fe12b1e2a880e0ce-515.html">e Section&#160;15.3.2.4, “IA32_MCi_MISC MSRs.”&#160;<br/></a>The IA32_MC2_MISC MSR is&#160;either not&#160;</p>
<p style="position:absolute;top:588px;left:545px;white-space:nowrap" class="ft02">implemented or does&#160;not contain&#160;additional&#160;</p>
<p style="position:absolute;top:604px;left:545px;white-space:nowrap" class="ft02">information&#160;if&#160;the&#160;MISCV&#160;flag&#160;in&#160;the&#160;</p>
<p style="position:absolute;top:621px;left:545px;white-space:nowrap" class="ft07">IA32_MC4_STATUS&#160;register is&#160;clear.&#160;<br/>When&#160;not implemented&#160;in&#160;the processor,&#160;all reads&#160;</p>
<p style="position:absolute;top:661px;left:545px;white-space:nowrap" class="ft02">and writes to&#160;this MSR will cause a general-</p>
<p style="position:absolute;top:678px;left:545px;white-space:nowrap" class="ft02">protection exception.</p>
<p style="position:absolute;top:702px;left:78px;white-space:nowrap" class="ft02">480H&#160;1152</p>
<p style="position:absolute;top:702px;left:177px;white-space:nowrap" class="ft02">IA32_VMX_BASIC</p>
<p style="position:absolute;top:702px;left:381px;white-space:nowrap" class="ft02">3, 4, 6</p>
<p style="position:absolute;top:702px;left:455px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:702px;left:545px;white-space:nowrap" class="ft02">Reporting Register of&#160;Basic&#160;VMX Capabilities&#160;</p>
<p style="position:absolute;top:718px;left:545px;white-space:nowrap" class="ft05">(R/O)<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2</a>.<br/>See<a href="o_fe12b1e2a880e0ce-1943.html">&#160;Appendix A.1,&#160;“Basic VMX Information.”</a></p>
<p style="position:absolute;top:784px;left:78px;white-space:nowrap" class="ft02">481H&#160;1153</p>
<p style="position:absolute;top:784px;left:177px;white-space:nowrap" class="ft02">IA32_VMX_PINBASED_CTLS</p>
<p style="position:absolute;top:784px;left:381px;white-space:nowrap" class="ft02">3, 4, 6</p>
<p style="position:absolute;top:784px;left:455px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:784px;left:545px;white-space:nowrap" class="ft02">Capability Reporting&#160;Register&#160;of&#160;Pin-based&#160;</p>
<p style="position:absolute;top:801px;left:545px;white-space:nowrap" class="ft05">VM-execution Controls&#160;(R/O)<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2</a>.<br/>Se<a href="o_fe12b1e2a880e0ce-1944.html">e Appendix&#160;A.3,&#160;“VM-Execution Controls.”</a></p>
<p style="position:absolute;top:867px;left:78px;white-space:nowrap" class="ft02">482H&#160;1154</p>
<p style="position:absolute;top:867px;left:177px;white-space:nowrap" class="ft02">IA32_VMX_PROCBASED_CTLS</p>
<p style="position:absolute;top:867px;left:381px;white-space:nowrap" class="ft02">3, 4, 6</p>
<p style="position:absolute;top:867px;left:455px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:867px;left:545px;white-space:nowrap" class="ft02">Capability Reporting&#160;Register&#160;of&#160;Primary&#160;</p>
<p style="position:absolute;top:883px;left:545px;white-space:nowrap" class="ft05">Processor-based VM-execution&#160;Controls&#160;(R/O)<br/>Se<a href="o_fe12b1e2a880e0ce-1944.html">e Appendix&#160;A.3,&#160;“VM-Execution Controls,”</a>&#160;and&#160;</p>
<p style="position:absolute;top:921px;left:545px;white-space:nowrap" class="ft02">se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.</a></p>
<p style="position:absolute;top:944px;left:78px;white-space:nowrap" class="ft02">483H&#160;1155</p>
<p style="position:absolute;top:944px;left:177px;white-space:nowrap" class="ft02">IA32_VMX_EXIT_CTLS</p>
<p style="position:absolute;top:944px;left:381px;white-space:nowrap" class="ft02">3, 4, 6</p>
<p style="position:absolute;top:944px;left:455px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:944px;left:545px;white-space:nowrap" class="ft02">Capability Reporting&#160;Register&#160;of&#160;VM-exit&#160;</p>
<p style="position:absolute;top:961px;left:545px;white-space:nowrap" class="ft05">Controls&#160;(R/O)<br/>See<a href="o_fe12b1e2a880e0ce-1946.html">&#160;Appendix A.4,&#160;“VM-Exit&#160;Controls,” a</a>nd see&#160;</p>
<p style="position:absolute;top:998px;left:545px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-1283.html">Table&#160;35-2.</a></p>
<p style="position:absolute;top:100px;left:202px;white-space:nowrap" class="ft03">Table 35-41. &#160;MSRs in the Pentium® 4&#160;and Intel® Xeon® Processors&#160;&#160;(Contd.)</p>
<p style="position:absolute;top:124px;left:94px;white-space:nowrap" class="ft02">Register&#160;</p>
<p style="position:absolute;top:141px;left:95px;white-space:nowrap" class="ft02">Address</p>
<p style="position:absolute;top:124px;left:228px;white-space:nowrap" class="ft02">Register&#160;Name</p>
<p style="position:absolute;top:141px;left:224px;white-space:nowrap" class="ft02">Fields&#160;and&#160;Flags</p>
<p style="position:absolute;top:124px;left:394px;white-space:nowrap" class="ft02">Model&#160;</p>
<p style="position:absolute;top:141px;left:396px;white-space:nowrap" class="ft02">Avail-</p>
<p style="position:absolute;top:157px;left:393px;white-space:nowrap" class="ft02">ability</p>
<p style="position:absolute;top:124px;left:470px;white-space:nowrap" class="ft02">Shared/</p>
<p style="position:absolute;top:141px;left:469px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:138px;left:512px;white-space:nowrap" class="ft04"><i>1</i></p>
<p style="position:absolute;top:141px;left:643px;white-space:nowrap" class="ft02">Bit Description</p>
<p style="position:absolute;top:164px;left:81px;white-space:nowrap" class="ft02">&#160;Hex</p>
<p style="position:absolute;top:164px;left:135px;white-space:nowrap" class="ft02">Dec</p>
</div>
</body>
</html>
