
lab5p3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000005b4  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000670  08000678  00010678  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  08000670  08000670  00010670  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08000674  08000674  00010674  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000000  20000000  20000000  00010678  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000001c  20000000  08000678  00020000  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  2000001c  08000678  0002001c  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  00010678  2**0
                  CONTENTS, READONLY
  9 .debug_info   00000c1f  00000000  00000000  000106a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00000325  00000000  00000000  000112bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 000000a8  00000000  00000000  000115e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_ranges 00000080  00000000  00000000  00011690  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_line   000006f5  00000000  00000000  00011710  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_str    00000660  00000000  00000000  00011e05  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .comment      00000053  00000000  00000000  00012465  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00000198  00000000  00000000  000124b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000000 	.word	0x20000000
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08000658 	.word	0x08000658

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000004 	.word	0x20000004
 8000100:	08000658 	.word	0x08000658

08000104 <__divsi3>:
 8000104:	4603      	mov	r3, r0
 8000106:	430b      	orrs	r3, r1
 8000108:	d47f      	bmi.n	800020a <__divsi3+0x106>
 800010a:	2200      	movs	r2, #0
 800010c:	0843      	lsrs	r3, r0, #1
 800010e:	428b      	cmp	r3, r1
 8000110:	d374      	bcc.n	80001fc <__divsi3+0xf8>
 8000112:	0903      	lsrs	r3, r0, #4
 8000114:	428b      	cmp	r3, r1
 8000116:	d35f      	bcc.n	80001d8 <__divsi3+0xd4>
 8000118:	0a03      	lsrs	r3, r0, #8
 800011a:	428b      	cmp	r3, r1
 800011c:	d344      	bcc.n	80001a8 <__divsi3+0xa4>
 800011e:	0b03      	lsrs	r3, r0, #12
 8000120:	428b      	cmp	r3, r1
 8000122:	d328      	bcc.n	8000176 <__divsi3+0x72>
 8000124:	0c03      	lsrs	r3, r0, #16
 8000126:	428b      	cmp	r3, r1
 8000128:	d30d      	bcc.n	8000146 <__divsi3+0x42>
 800012a:	22ff      	movs	r2, #255	; 0xff
 800012c:	0209      	lsls	r1, r1, #8
 800012e:	ba12      	rev	r2, r2
 8000130:	0c03      	lsrs	r3, r0, #16
 8000132:	428b      	cmp	r3, r1
 8000134:	d302      	bcc.n	800013c <__divsi3+0x38>
 8000136:	1212      	asrs	r2, r2, #8
 8000138:	0209      	lsls	r1, r1, #8
 800013a:	d065      	beq.n	8000208 <__divsi3+0x104>
 800013c:	0b03      	lsrs	r3, r0, #12
 800013e:	428b      	cmp	r3, r1
 8000140:	d319      	bcc.n	8000176 <__divsi3+0x72>
 8000142:	e000      	b.n	8000146 <__divsi3+0x42>
 8000144:	0a09      	lsrs	r1, r1, #8
 8000146:	0bc3      	lsrs	r3, r0, #15
 8000148:	428b      	cmp	r3, r1
 800014a:	d301      	bcc.n	8000150 <__divsi3+0x4c>
 800014c:	03cb      	lsls	r3, r1, #15
 800014e:	1ac0      	subs	r0, r0, r3
 8000150:	4152      	adcs	r2, r2
 8000152:	0b83      	lsrs	r3, r0, #14
 8000154:	428b      	cmp	r3, r1
 8000156:	d301      	bcc.n	800015c <__divsi3+0x58>
 8000158:	038b      	lsls	r3, r1, #14
 800015a:	1ac0      	subs	r0, r0, r3
 800015c:	4152      	adcs	r2, r2
 800015e:	0b43      	lsrs	r3, r0, #13
 8000160:	428b      	cmp	r3, r1
 8000162:	d301      	bcc.n	8000168 <__divsi3+0x64>
 8000164:	034b      	lsls	r3, r1, #13
 8000166:	1ac0      	subs	r0, r0, r3
 8000168:	4152      	adcs	r2, r2
 800016a:	0b03      	lsrs	r3, r0, #12
 800016c:	428b      	cmp	r3, r1
 800016e:	d301      	bcc.n	8000174 <__divsi3+0x70>
 8000170:	030b      	lsls	r3, r1, #12
 8000172:	1ac0      	subs	r0, r0, r3
 8000174:	4152      	adcs	r2, r2
 8000176:	0ac3      	lsrs	r3, r0, #11
 8000178:	428b      	cmp	r3, r1
 800017a:	d301      	bcc.n	8000180 <__divsi3+0x7c>
 800017c:	02cb      	lsls	r3, r1, #11
 800017e:	1ac0      	subs	r0, r0, r3
 8000180:	4152      	adcs	r2, r2
 8000182:	0a83      	lsrs	r3, r0, #10
 8000184:	428b      	cmp	r3, r1
 8000186:	d301      	bcc.n	800018c <__divsi3+0x88>
 8000188:	028b      	lsls	r3, r1, #10
 800018a:	1ac0      	subs	r0, r0, r3
 800018c:	4152      	adcs	r2, r2
 800018e:	0a43      	lsrs	r3, r0, #9
 8000190:	428b      	cmp	r3, r1
 8000192:	d301      	bcc.n	8000198 <__divsi3+0x94>
 8000194:	024b      	lsls	r3, r1, #9
 8000196:	1ac0      	subs	r0, r0, r3
 8000198:	4152      	adcs	r2, r2
 800019a:	0a03      	lsrs	r3, r0, #8
 800019c:	428b      	cmp	r3, r1
 800019e:	d301      	bcc.n	80001a4 <__divsi3+0xa0>
 80001a0:	020b      	lsls	r3, r1, #8
 80001a2:	1ac0      	subs	r0, r0, r3
 80001a4:	4152      	adcs	r2, r2
 80001a6:	d2cd      	bcs.n	8000144 <__divsi3+0x40>
 80001a8:	09c3      	lsrs	r3, r0, #7
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__divsi3+0xae>
 80001ae:	01cb      	lsls	r3, r1, #7
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0983      	lsrs	r3, r0, #6
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__divsi3+0xba>
 80001ba:	018b      	lsls	r3, r1, #6
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0943      	lsrs	r3, r0, #5
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__divsi3+0xc6>
 80001c6:	014b      	lsls	r3, r1, #5
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0903      	lsrs	r3, r0, #4
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__divsi3+0xd2>
 80001d2:	010b      	lsls	r3, r1, #4
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	08c3      	lsrs	r3, r0, #3
 80001da:	428b      	cmp	r3, r1
 80001dc:	d301      	bcc.n	80001e2 <__divsi3+0xde>
 80001de:	00cb      	lsls	r3, r1, #3
 80001e0:	1ac0      	subs	r0, r0, r3
 80001e2:	4152      	adcs	r2, r2
 80001e4:	0883      	lsrs	r3, r0, #2
 80001e6:	428b      	cmp	r3, r1
 80001e8:	d301      	bcc.n	80001ee <__divsi3+0xea>
 80001ea:	008b      	lsls	r3, r1, #2
 80001ec:	1ac0      	subs	r0, r0, r3
 80001ee:	4152      	adcs	r2, r2
 80001f0:	0843      	lsrs	r3, r0, #1
 80001f2:	428b      	cmp	r3, r1
 80001f4:	d301      	bcc.n	80001fa <__divsi3+0xf6>
 80001f6:	004b      	lsls	r3, r1, #1
 80001f8:	1ac0      	subs	r0, r0, r3
 80001fa:	4152      	adcs	r2, r2
 80001fc:	1a41      	subs	r1, r0, r1
 80001fe:	d200      	bcs.n	8000202 <__divsi3+0xfe>
 8000200:	4601      	mov	r1, r0
 8000202:	4152      	adcs	r2, r2
 8000204:	4610      	mov	r0, r2
 8000206:	4770      	bx	lr
 8000208:	e05d      	b.n	80002c6 <__divsi3+0x1c2>
 800020a:	0fca      	lsrs	r2, r1, #31
 800020c:	d000      	beq.n	8000210 <__divsi3+0x10c>
 800020e:	4249      	negs	r1, r1
 8000210:	1003      	asrs	r3, r0, #32
 8000212:	d300      	bcc.n	8000216 <__divsi3+0x112>
 8000214:	4240      	negs	r0, r0
 8000216:	4053      	eors	r3, r2
 8000218:	2200      	movs	r2, #0
 800021a:	469c      	mov	ip, r3
 800021c:	0903      	lsrs	r3, r0, #4
 800021e:	428b      	cmp	r3, r1
 8000220:	d32d      	bcc.n	800027e <__divsi3+0x17a>
 8000222:	0a03      	lsrs	r3, r0, #8
 8000224:	428b      	cmp	r3, r1
 8000226:	d312      	bcc.n	800024e <__divsi3+0x14a>
 8000228:	22fc      	movs	r2, #252	; 0xfc
 800022a:	0189      	lsls	r1, r1, #6
 800022c:	ba12      	rev	r2, r2
 800022e:	0a03      	lsrs	r3, r0, #8
 8000230:	428b      	cmp	r3, r1
 8000232:	d30c      	bcc.n	800024e <__divsi3+0x14a>
 8000234:	0189      	lsls	r1, r1, #6
 8000236:	1192      	asrs	r2, r2, #6
 8000238:	428b      	cmp	r3, r1
 800023a:	d308      	bcc.n	800024e <__divsi3+0x14a>
 800023c:	0189      	lsls	r1, r1, #6
 800023e:	1192      	asrs	r2, r2, #6
 8000240:	428b      	cmp	r3, r1
 8000242:	d304      	bcc.n	800024e <__divsi3+0x14a>
 8000244:	0189      	lsls	r1, r1, #6
 8000246:	d03a      	beq.n	80002be <__divsi3+0x1ba>
 8000248:	1192      	asrs	r2, r2, #6
 800024a:	e000      	b.n	800024e <__divsi3+0x14a>
 800024c:	0989      	lsrs	r1, r1, #6
 800024e:	09c3      	lsrs	r3, r0, #7
 8000250:	428b      	cmp	r3, r1
 8000252:	d301      	bcc.n	8000258 <__divsi3+0x154>
 8000254:	01cb      	lsls	r3, r1, #7
 8000256:	1ac0      	subs	r0, r0, r3
 8000258:	4152      	adcs	r2, r2
 800025a:	0983      	lsrs	r3, r0, #6
 800025c:	428b      	cmp	r3, r1
 800025e:	d301      	bcc.n	8000264 <__divsi3+0x160>
 8000260:	018b      	lsls	r3, r1, #6
 8000262:	1ac0      	subs	r0, r0, r3
 8000264:	4152      	adcs	r2, r2
 8000266:	0943      	lsrs	r3, r0, #5
 8000268:	428b      	cmp	r3, r1
 800026a:	d301      	bcc.n	8000270 <__divsi3+0x16c>
 800026c:	014b      	lsls	r3, r1, #5
 800026e:	1ac0      	subs	r0, r0, r3
 8000270:	4152      	adcs	r2, r2
 8000272:	0903      	lsrs	r3, r0, #4
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x178>
 8000278:	010b      	lsls	r3, r1, #4
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	08c3      	lsrs	r3, r0, #3
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x184>
 8000284:	00cb      	lsls	r3, r1, #3
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0883      	lsrs	r3, r0, #2
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x190>
 8000290:	008b      	lsls	r3, r1, #2
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	d2d9      	bcs.n	800024c <__divsi3+0x148>
 8000298:	0843      	lsrs	r3, r0, #1
 800029a:	428b      	cmp	r3, r1
 800029c:	d301      	bcc.n	80002a2 <__divsi3+0x19e>
 800029e:	004b      	lsls	r3, r1, #1
 80002a0:	1ac0      	subs	r0, r0, r3
 80002a2:	4152      	adcs	r2, r2
 80002a4:	1a41      	subs	r1, r0, r1
 80002a6:	d200      	bcs.n	80002aa <__divsi3+0x1a6>
 80002a8:	4601      	mov	r1, r0
 80002aa:	4663      	mov	r3, ip
 80002ac:	4152      	adcs	r2, r2
 80002ae:	105b      	asrs	r3, r3, #1
 80002b0:	4610      	mov	r0, r2
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x1b4>
 80002b4:	4240      	negs	r0, r0
 80002b6:	2b00      	cmp	r3, #0
 80002b8:	d500      	bpl.n	80002bc <__divsi3+0x1b8>
 80002ba:	4249      	negs	r1, r1
 80002bc:	4770      	bx	lr
 80002be:	4663      	mov	r3, ip
 80002c0:	105b      	asrs	r3, r3, #1
 80002c2:	d300      	bcc.n	80002c6 <__divsi3+0x1c2>
 80002c4:	4240      	negs	r0, r0
 80002c6:	b501      	push	{r0, lr}
 80002c8:	2000      	movs	r0, #0
 80002ca:	f000 f805 	bl	80002d8 <__aeabi_idiv0>
 80002ce:	bd02      	pop	{r1, pc}

080002d0 <__aeabi_idivmod>:
 80002d0:	2900      	cmp	r1, #0
 80002d2:	d0f8      	beq.n	80002c6 <__divsi3+0x1c2>
 80002d4:	e716      	b.n	8000104 <__divsi3>
 80002d6:	4770      	bx	lr

080002d8 <__aeabi_idiv0>:
 80002d8:	4770      	bx	lr
 80002da:	46c0      	nop			; (mov r8, r8)

080002dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80002dc:	b580      	push	{r7, lr}
 80002de:	b082      	sub	sp, #8
 80002e0:	af00      	add	r7, sp, #0
 80002e2:	0002      	movs	r2, r0
 80002e4:	1dfb      	adds	r3, r7, #7
 80002e6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80002e8:	1dfb      	adds	r3, r7, #7
 80002ea:	781b      	ldrb	r3, [r3, #0]
 80002ec:	2b7f      	cmp	r3, #127	; 0x7f
 80002ee:	d809      	bhi.n	8000304 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80002f0:	1dfb      	adds	r3, r7, #7
 80002f2:	781b      	ldrb	r3, [r3, #0]
 80002f4:	001a      	movs	r2, r3
 80002f6:	231f      	movs	r3, #31
 80002f8:	401a      	ands	r2, r3
 80002fa:	4b04      	ldr	r3, [pc, #16]	; (800030c <__NVIC_EnableIRQ+0x30>)
 80002fc:	2101      	movs	r1, #1
 80002fe:	4091      	lsls	r1, r2
 8000300:	000a      	movs	r2, r1
 8000302:	601a      	str	r2, [r3, #0]
  }
}
 8000304:	46c0      	nop			; (mov r8, r8)
 8000306:	46bd      	mov	sp, r7
 8000308:	b002      	add	sp, #8
 800030a:	bd80      	pop	{r7, pc}
 800030c:	e000e100 	.word	0xe000e100

08000310 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000310:	b590      	push	{r4, r7, lr}
 8000312:	b083      	sub	sp, #12
 8000314:	af00      	add	r7, sp, #0
 8000316:	0002      	movs	r2, r0
 8000318:	6039      	str	r1, [r7, #0]
 800031a:	1dfb      	adds	r3, r7, #7
 800031c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800031e:	1dfb      	adds	r3, r7, #7
 8000320:	781b      	ldrb	r3, [r3, #0]
 8000322:	2b7f      	cmp	r3, #127	; 0x7f
 8000324:	d828      	bhi.n	8000378 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000326:	4a2f      	ldr	r2, [pc, #188]	; (80003e4 <__NVIC_SetPriority+0xd4>)
 8000328:	1dfb      	adds	r3, r7, #7
 800032a:	781b      	ldrb	r3, [r3, #0]
 800032c:	b25b      	sxtb	r3, r3
 800032e:	089b      	lsrs	r3, r3, #2
 8000330:	33c0      	adds	r3, #192	; 0xc0
 8000332:	009b      	lsls	r3, r3, #2
 8000334:	589b      	ldr	r3, [r3, r2]
 8000336:	1dfa      	adds	r2, r7, #7
 8000338:	7812      	ldrb	r2, [r2, #0]
 800033a:	0011      	movs	r1, r2
 800033c:	2203      	movs	r2, #3
 800033e:	400a      	ands	r2, r1
 8000340:	00d2      	lsls	r2, r2, #3
 8000342:	21ff      	movs	r1, #255	; 0xff
 8000344:	4091      	lsls	r1, r2
 8000346:	000a      	movs	r2, r1
 8000348:	43d2      	mvns	r2, r2
 800034a:	401a      	ands	r2, r3
 800034c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800034e:	683b      	ldr	r3, [r7, #0]
 8000350:	019b      	lsls	r3, r3, #6
 8000352:	22ff      	movs	r2, #255	; 0xff
 8000354:	401a      	ands	r2, r3
 8000356:	1dfb      	adds	r3, r7, #7
 8000358:	781b      	ldrb	r3, [r3, #0]
 800035a:	0018      	movs	r0, r3
 800035c:	2303      	movs	r3, #3
 800035e:	4003      	ands	r3, r0
 8000360:	00db      	lsls	r3, r3, #3
 8000362:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000364:	481f      	ldr	r0, [pc, #124]	; (80003e4 <__NVIC_SetPriority+0xd4>)
 8000366:	1dfb      	adds	r3, r7, #7
 8000368:	781b      	ldrb	r3, [r3, #0]
 800036a:	b25b      	sxtb	r3, r3
 800036c:	089b      	lsrs	r3, r3, #2
 800036e:	430a      	orrs	r2, r1
 8000370:	33c0      	adds	r3, #192	; 0xc0
 8000372:	009b      	lsls	r3, r3, #2
 8000374:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000376:	e031      	b.n	80003dc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000378:	4a1b      	ldr	r2, [pc, #108]	; (80003e8 <__NVIC_SetPriority+0xd8>)
 800037a:	1dfb      	adds	r3, r7, #7
 800037c:	781b      	ldrb	r3, [r3, #0]
 800037e:	0019      	movs	r1, r3
 8000380:	230f      	movs	r3, #15
 8000382:	400b      	ands	r3, r1
 8000384:	3b08      	subs	r3, #8
 8000386:	089b      	lsrs	r3, r3, #2
 8000388:	3306      	adds	r3, #6
 800038a:	009b      	lsls	r3, r3, #2
 800038c:	18d3      	adds	r3, r2, r3
 800038e:	3304      	adds	r3, #4
 8000390:	681b      	ldr	r3, [r3, #0]
 8000392:	1dfa      	adds	r2, r7, #7
 8000394:	7812      	ldrb	r2, [r2, #0]
 8000396:	0011      	movs	r1, r2
 8000398:	2203      	movs	r2, #3
 800039a:	400a      	ands	r2, r1
 800039c:	00d2      	lsls	r2, r2, #3
 800039e:	21ff      	movs	r1, #255	; 0xff
 80003a0:	4091      	lsls	r1, r2
 80003a2:	000a      	movs	r2, r1
 80003a4:	43d2      	mvns	r2, r2
 80003a6:	401a      	ands	r2, r3
 80003a8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80003aa:	683b      	ldr	r3, [r7, #0]
 80003ac:	019b      	lsls	r3, r3, #6
 80003ae:	22ff      	movs	r2, #255	; 0xff
 80003b0:	401a      	ands	r2, r3
 80003b2:	1dfb      	adds	r3, r7, #7
 80003b4:	781b      	ldrb	r3, [r3, #0]
 80003b6:	0018      	movs	r0, r3
 80003b8:	2303      	movs	r3, #3
 80003ba:	4003      	ands	r3, r0
 80003bc:	00db      	lsls	r3, r3, #3
 80003be:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80003c0:	4809      	ldr	r0, [pc, #36]	; (80003e8 <__NVIC_SetPriority+0xd8>)
 80003c2:	1dfb      	adds	r3, r7, #7
 80003c4:	781b      	ldrb	r3, [r3, #0]
 80003c6:	001c      	movs	r4, r3
 80003c8:	230f      	movs	r3, #15
 80003ca:	4023      	ands	r3, r4
 80003cc:	3b08      	subs	r3, #8
 80003ce:	089b      	lsrs	r3, r3, #2
 80003d0:	430a      	orrs	r2, r1
 80003d2:	3306      	adds	r3, #6
 80003d4:	009b      	lsls	r3, r3, #2
 80003d6:	18c3      	adds	r3, r0, r3
 80003d8:	3304      	adds	r3, #4
 80003da:	601a      	str	r2, [r3, #0]
}
 80003dc:	46c0      	nop			; (mov r8, r8)
 80003de:	46bd      	mov	sp, r7
 80003e0:	b003      	add	sp, #12
 80003e2:	bd90      	pop	{r4, r7, pc}
 80003e4:	e000e100 	.word	0xe000e100
 80003e8:	e000ed00 	.word	0xe000ed00

080003ec <setFrequency>:
		486,465,444,424,404,385,366,347,328,310,293,276,259,243,227,212,197,182,169,155,142,130,118,107,96,86,76,67,58,50,43,36,30,24,19,15,11,8,5,3,1,0,0,0,1,3,5,8,11,15,
		19,24,30,36,43,50,58,67,76,86,96,107,118,130,142,155,169,182,197,212,227,243,259,276,293,310,328,347,366,385,404,424,444,465,486,507,529,550,572,595,617,640,663,686,710,733,757,781,805,829,
		853,878,902,926,951,975
};

void setFrequency(uint16_t freq){
 80003ec:	b580      	push	{r7, lr}
 80003ee:	b082      	sub	sp, #8
 80003f0:	af00      	add	r7, sp, #0
 80003f2:	0002      	movs	r2, r0
 80003f4:	1dbb      	adds	r3, r7, #6
 80003f6:	801a      	strh	r2, [r3, #0]
	TIM3->PSC = ((4000)/freq)-1; //2000=ARR value 8_000_000 is Timer clock and freq is pwm frequency
 80003f8:	1dbb      	adds	r3, r7, #6
 80003fa:	881b      	ldrh	r3, [r3, #0]
 80003fc:	0019      	movs	r1, r3
 80003fe:	23fa      	movs	r3, #250	; 0xfa
 8000400:	0118      	lsls	r0, r3, #4
 8000402:	f7ff fe7f 	bl	8000104 <__divsi3>
 8000406:	0003      	movs	r3, r0
 8000408:	1e5a      	subs	r2, r3, #1
 800040a:	4b03      	ldr	r3, [pc, #12]	; (8000418 <setFrequency+0x2c>)
 800040c:	629a      	str	r2, [r3, #40]	; 0x28
}
 800040e:	46c0      	nop			; (mov r8, r8)
 8000410:	46bd      	mov	sp, r7
 8000412:	b002      	add	sp, #8
 8000414:	bd80      	pop	{r7, pc}
 8000416:	46c0      	nop			; (mov r8, r8)
 8000418:	40000400 	.word	0x40000400

0800041c <GPIO_Config>:

void GPIO_Config(void){
 800041c:	b580      	push	{r7, lr}
 800041e:	af00      	add	r7, sp, #0
	RCC->IOPENR |= (1U << 1); //Enable clock for port B
 8000420:	4b0d      	ldr	r3, [pc, #52]	; (8000458 <GPIO_Config+0x3c>)
 8000422:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000424:	4b0c      	ldr	r3, [pc, #48]	; (8000458 <GPIO_Config+0x3c>)
 8000426:	2102      	movs	r1, #2
 8000428:	430a      	orrs	r2, r1
 800042a:	635a      	str	r2, [r3, #52]	; 0x34
	GPIOB->MODER &= ~(3U << 0);
 800042c:	4b0b      	ldr	r3, [pc, #44]	; (800045c <GPIO_Config+0x40>)
 800042e:	681a      	ldr	r2, [r3, #0]
 8000430:	4b0a      	ldr	r3, [pc, #40]	; (800045c <GPIO_Config+0x40>)
 8000432:	2103      	movs	r1, #3
 8000434:	438a      	bics	r2, r1
 8000436:	601a      	str	r2, [r3, #0]
	GPIOB->MODER |= (2U << 2*0); //GPIOB alternate function mode //PB0
 8000438:	4b08      	ldr	r3, [pc, #32]	; (800045c <GPIO_Config+0x40>)
 800043a:	681a      	ldr	r2, [r3, #0]
 800043c:	4b07      	ldr	r3, [pc, #28]	; (800045c <GPIO_Config+0x40>)
 800043e:	2102      	movs	r1, #2
 8000440:	430a      	orrs	r2, r1
 8000442:	601a      	str	r2, [r3, #0]
	//Alternate function low register AF1 //TIM3_CH3
	GPIOB->AFR[0] |= (1U << 4*0);
 8000444:	4b05      	ldr	r3, [pc, #20]	; (800045c <GPIO_Config+0x40>)
 8000446:	6a1a      	ldr	r2, [r3, #32]
 8000448:	4b04      	ldr	r3, [pc, #16]	; (800045c <GPIO_Config+0x40>)
 800044a:	2101      	movs	r1, #1
 800044c:	430a      	orrs	r2, r1
 800044e:	621a      	str	r2, [r3, #32]
}
 8000450:	46c0      	nop			; (mov r8, r8)
 8000452:	46bd      	mov	sp, r7
 8000454:	bd80      	pop	{r7, pc}
 8000456:	46c0      	nop			; (mov r8, r8)
 8000458:	40021000 	.word	0x40021000
 800045c:	50000400 	.word	0x50000400

08000460 <TIM3_IRQHandler>:

void TIM3_IRQHandler(){
 8000460:	b580      	push	{r7, lr}
 8000462:	af00      	add	r7, sp, #0
	setFrequency(50
 8000464:	2032      	movs	r0, #50	; 0x32
 8000466:	f7ff ffc1 	bl	80003ec <setFrequency>
			);
	TIM3->CCR3 = 1000;
 800046a:	4b03      	ldr	r3, [pc, #12]	; (8000478 <TIM3_IRQHandler+0x18>)
 800046c:	22fa      	movs	r2, #250	; 0xfa
 800046e:	0092      	lsls	r2, r2, #2
 8000470:	63da      	str	r2, [r3, #60]	; 0x3c

}
 8000472:	46c0      	nop			; (mov r8, r8)
 8000474:	46bd      	mov	sp, r7
 8000476:	bd80      	pop	{r7, pc}
 8000478:	40000400 	.word	0x40000400

0800047c <TIM3_Config>:

void TIM3_Config(){
 800047c:	b580      	push	{r7, lr}
 800047e:	af00      	add	r7, sp, #0
	RCC->APBENR1 |= (1U << 1); //Enable TIM1 clock
 8000480:	4b42      	ldr	r3, [pc, #264]	; (800058c <TIM3_Config+0x110>)
 8000482:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000484:	4b41      	ldr	r3, [pc, #260]	; (800058c <TIM3_Config+0x110>)
 8000486:	2102      	movs	r1, #2
 8000488:	430a      	orrs	r2, r1
 800048a:	63da      	str	r2, [r3, #60]	; 0x3c
	TIM3->CR1 |= (0U << 4); //Direction --> Upcounter
 800048c:	4a40      	ldr	r2, [pc, #256]	; (8000590 <TIM3_Config+0x114>)
 800048e:	4b40      	ldr	r3, [pc, #256]	; (8000590 <TIM3_Config+0x114>)
 8000490:	6812      	ldr	r2, [r2, #0]
 8000492:	601a      	str	r2, [r3, #0]
	//TIM3->CR1 |= (0U << 6);//Center-aligned mode /Edge-aligned
	TIM3->CR1 |= (3U << 5);//Center aligned mode/Edge-aligned ==> 3U yapÄ±nca TRIANGULAR ELDE ETTIK.
 8000494:	4b3e      	ldr	r3, [pc, #248]	; (8000590 <TIM3_Config+0x114>)
 8000496:	681a      	ldr	r2, [r3, #0]
 8000498:	4b3d      	ldr	r3, [pc, #244]	; (8000590 <TIM3_Config+0x114>)
 800049a:	2160      	movs	r1, #96	; 0x60
 800049c:	430a      	orrs	r2, r1
 800049e:	601a      	str	r2, [r3, #0]
	TIM3->CR1 |= (0U << 9); //Clock division=1
 80004a0:	4a3b      	ldr	r2, [pc, #236]	; (8000590 <TIM3_Config+0x114>)
 80004a2:	4b3b      	ldr	r3, [pc, #236]	; (8000590 <TIM3_Config+0x114>)
 80004a4:	6812      	ldr	r2, [r2, #0]
 80004a6:	601a      	str	r2, [r3, #0]
	TIM3->CR1 |= (0U << 8); //Clock division=1
 80004a8:	4a39      	ldr	r2, [pc, #228]	; (8000590 <TIM3_Config+0x114>)
 80004aa:	4b39      	ldr	r3, [pc, #228]	; (8000590 <TIM3_Config+0x114>)
 80004ac:	6812      	ldr	r2, [r2, #0]
 80004ae:	601a      	str	r2, [r3, #0]

	TIM3->DIER |= (1U << 0); //TIM3 interrupt enable
 80004b0:	4b37      	ldr	r3, [pc, #220]	; (8000590 <TIM3_Config+0x114>)
 80004b2:	68da      	ldr	r2, [r3, #12]
 80004b4:	4b36      	ldr	r3, [pc, #216]	; (8000590 <TIM3_Config+0x114>)
 80004b6:	2101      	movs	r1, #1
 80004b8:	430a      	orrs	r2, r1
 80004ba:	60da      	str	r2, [r3, #12]

	TIM3->CCMR1 |= (0U << 0);//CC1 channel is configured as output
 80004bc:	4a34      	ldr	r2, [pc, #208]	; (8000590 <TIM3_Config+0x114>)
 80004be:	4b34      	ldr	r3, [pc, #208]	; (8000590 <TIM3_Config+0x114>)
 80004c0:	6992      	ldr	r2, [r2, #24]
 80004c2:	619a      	str	r2, [r3, #24]
	TIM3->CCMR1 |= (0U << 1);//CC1 channel is configured as output
 80004c4:	4a32      	ldr	r2, [pc, #200]	; (8000590 <TIM3_Config+0x114>)
 80004c6:	4b32      	ldr	r3, [pc, #200]	; (8000590 <TIM3_Config+0x114>)
 80004c8:	6992      	ldr	r2, [r2, #24]
 80004ca:	619a      	str	r2, [r3, #24]
	TIM3->CCMR1 |= (6U << 4); //PWM MODE1
 80004cc:	4b30      	ldr	r3, [pc, #192]	; (8000590 <TIM3_Config+0x114>)
 80004ce:	699a      	ldr	r2, [r3, #24]
 80004d0:	4b2f      	ldr	r3, [pc, #188]	; (8000590 <TIM3_Config+0x114>)
 80004d2:	2160      	movs	r1, #96	; 0x60
 80004d4:	430a      	orrs	r2, r1
 80004d6:	619a      	str	r2, [r3, #24]
	TIM3->CCMR1 |= (0U << 9); //CC2 channel is configured as output
 80004d8:	4a2d      	ldr	r2, [pc, #180]	; (8000590 <TIM3_Config+0x114>)
 80004da:	4b2d      	ldr	r3, [pc, #180]	; (8000590 <TIM3_Config+0x114>)
 80004dc:	6992      	ldr	r2, [r2, #24]
 80004de:	619a      	str	r2, [r3, #24]
	TIM3->CCMR1 |= (0U << 8); //CC2 channel is configured as output
 80004e0:	4a2b      	ldr	r2, [pc, #172]	; (8000590 <TIM3_Config+0x114>)
 80004e2:	4b2b      	ldr	r3, [pc, #172]	; (8000590 <TIM3_Config+0x114>)
 80004e4:	6992      	ldr	r2, [r2, #24]
 80004e6:	619a      	str	r2, [r3, #24]
	TIM3->CCMR1 |= (6U << 12); //PWM MODE for channel2
 80004e8:	4b29      	ldr	r3, [pc, #164]	; (8000590 <TIM3_Config+0x114>)
 80004ea:	699a      	ldr	r2, [r3, #24]
 80004ec:	4b28      	ldr	r3, [pc, #160]	; (8000590 <TIM3_Config+0x114>)
 80004ee:	21c0      	movs	r1, #192	; 0xc0
 80004f0:	01c9      	lsls	r1, r1, #7
 80004f2:	430a      	orrs	r2, r1
 80004f4:	619a      	str	r2, [r3, #24]
	/*
	 * Capture/Compare 1&2 output selected
	 * Capture/Compare 1&2 PWM1 selected
	 */
	TIM3->CCMR2 |= (0U << 0); //Capture compare 3 selection
 80004f6:	4a26      	ldr	r2, [pc, #152]	; (8000590 <TIM3_Config+0x114>)
 80004f8:	4b25      	ldr	r3, [pc, #148]	; (8000590 <TIM3_Config+0x114>)
 80004fa:	69d2      	ldr	r2, [r2, #28]
 80004fc:	61da      	str	r2, [r3, #28]
	TIM3->CCMR2 |= (0U << 1); //Capture compare 3 selection
 80004fe:	4a24      	ldr	r2, [pc, #144]	; (8000590 <TIM3_Config+0x114>)
 8000500:	4b23      	ldr	r3, [pc, #140]	; (8000590 <TIM3_Config+0x114>)
 8000502:	69d2      	ldr	r2, [r2, #28]
 8000504:	61da      	str	r2, [r3, #28]
	TIM3->CCMR2 |= (6U << 4); //PWM MODE
 8000506:	4b22      	ldr	r3, [pc, #136]	; (8000590 <TIM3_Config+0x114>)
 8000508:	69da      	ldr	r2, [r3, #28]
 800050a:	4b21      	ldr	r3, [pc, #132]	; (8000590 <TIM3_Config+0x114>)
 800050c:	2160      	movs	r1, #96	; 0x60
 800050e:	430a      	orrs	r2, r1
 8000510:	61da      	str	r2, [r3, #28]
	TIM3->CCMR2 |= (0U << 8); //Capture compare 4 selection
 8000512:	4a1f      	ldr	r2, [pc, #124]	; (8000590 <TIM3_Config+0x114>)
 8000514:	4b1e      	ldr	r3, [pc, #120]	; (8000590 <TIM3_Config+0x114>)
 8000516:	69d2      	ldr	r2, [r2, #28]
 8000518:	61da      	str	r2, [r3, #28]
	TIM3->CCMR2 |= (0U << 9); //Capture compare 3 selection
 800051a:	4a1d      	ldr	r2, [pc, #116]	; (8000590 <TIM3_Config+0x114>)
 800051c:	4b1c      	ldr	r3, [pc, #112]	; (8000590 <TIM3_Config+0x114>)
 800051e:	69d2      	ldr	r2, [r2, #28]
 8000520:	61da      	str	r2, [r3, #28]
	TIM3->CCMR2 |= (6U << 12); //PWM MODE
 8000522:	4b1b      	ldr	r3, [pc, #108]	; (8000590 <TIM3_Config+0x114>)
 8000524:	69da      	ldr	r2, [r3, #28]
 8000526:	4b1a      	ldr	r3, [pc, #104]	; (8000590 <TIM3_Config+0x114>)
 8000528:	21c0      	movs	r1, #192	; 0xc0
 800052a:	01c9      	lsls	r1, r1, #7
 800052c:	430a      	orrs	r2, r1
 800052e:	61da      	str	r2, [r3, #28]
	/*
	 * Capture/Compare 3&4 output selected
	 * Capture/Compare 3&4 PWM1 selected
	 */
	TIM3->CCER |= (1U << 0); //Capture Compare 1 output enable
 8000530:	4b17      	ldr	r3, [pc, #92]	; (8000590 <TIM3_Config+0x114>)
 8000532:	6a1a      	ldr	r2, [r3, #32]
 8000534:	4b16      	ldr	r3, [pc, #88]	; (8000590 <TIM3_Config+0x114>)
 8000536:	2101      	movs	r1, #1
 8000538:	430a      	orrs	r2, r1
 800053a:	621a      	str	r2, [r3, #32]
	TIM3->CCER |= (1U << 4); //Capture Compare 2 output enable
 800053c:	4b14      	ldr	r3, [pc, #80]	; (8000590 <TIM3_Config+0x114>)
 800053e:	6a1a      	ldr	r2, [r3, #32]
 8000540:	4b13      	ldr	r3, [pc, #76]	; (8000590 <TIM3_Config+0x114>)
 8000542:	2110      	movs	r1, #16
 8000544:	430a      	orrs	r2, r1
 8000546:	621a      	str	r2, [r3, #32]
	TIM3->CCER |= (1U << 8); //Capture Compare 3 output enable
 8000548:	4b11      	ldr	r3, [pc, #68]	; (8000590 <TIM3_Config+0x114>)
 800054a:	6a1a      	ldr	r2, [r3, #32]
 800054c:	4b10      	ldr	r3, [pc, #64]	; (8000590 <TIM3_Config+0x114>)
 800054e:	2180      	movs	r1, #128	; 0x80
 8000550:	0049      	lsls	r1, r1, #1
 8000552:	430a      	orrs	r2, r1
 8000554:	621a      	str	r2, [r3, #32]
	TIM3->CCER |= (1U << 12); //Capture Compare 4 output enable
 8000556:	4b0e      	ldr	r3, [pc, #56]	; (8000590 <TIM3_Config+0x114>)
 8000558:	6a1a      	ldr	r2, [r3, #32]
 800055a:	4b0d      	ldr	r3, [pc, #52]	; (8000590 <TIM3_Config+0x114>)
 800055c:	2180      	movs	r1, #128	; 0x80
 800055e:	0149      	lsls	r1, r1, #5
 8000560:	430a      	orrs	r2, r1
 8000562:	621a      	str	r2, [r3, #32]
	TIM3->ARR = 2000;
 8000564:	4b0a      	ldr	r3, [pc, #40]	; (8000590 <TIM3_Config+0x114>)
 8000566:	22fa      	movs	r2, #250	; 0xfa
 8000568:	00d2      	lsls	r2, r2, #3
 800056a:	62da      	str	r2, [r3, #44]	; 0x2c

	TIM3->CR1 |= (1U << 0); //TIM3 enable
 800056c:	4b08      	ldr	r3, [pc, #32]	; (8000590 <TIM3_Config+0x114>)
 800056e:	681a      	ldr	r2, [r3, #0]
 8000570:	4b07      	ldr	r3, [pc, #28]	; (8000590 <TIM3_Config+0x114>)
 8000572:	2101      	movs	r1, #1
 8000574:	430a      	orrs	r2, r1
 8000576:	601a      	str	r2, [r3, #0]

	NVIC_SetPriority(TIM3_IRQn, 2);
 8000578:	2102      	movs	r1, #2
 800057a:	2010      	movs	r0, #16
 800057c:	f7ff fec8 	bl	8000310 <__NVIC_SetPriority>
	NVIC_EnableIRQ(TIM3_IRQn);
 8000580:	2010      	movs	r0, #16
 8000582:	f7ff feab 	bl	80002dc <__NVIC_EnableIRQ>
}
 8000586:	46c0      	nop			; (mov r8, r8)
 8000588:	46bd      	mov	sp, r7
 800058a:	bd80      	pop	{r7, pc}
 800058c:	40021000 	.word	0x40021000
 8000590:	40000400 	.word	0x40000400

08000594 <main>:

int main(void) {
 8000594:	b580      	push	{r7, lr}
 8000596:	af00      	add	r7, sp, #0

	TIM3_Config();
 8000598:	f7ff ff70 	bl	800047c <TIM3_Config>
	GPIO_Config();
 800059c:	f7ff ff3e 	bl	800041c <GPIO_Config>

    while(1) {}
 80005a0:	e7fe      	b.n	80005a0 <main+0xc>
	...

080005a4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80005a4:	480d      	ldr	r0, [pc, #52]	; (80005dc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80005a6:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 80005a8:	f000 f826 	bl	80005f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80005ac:	480c      	ldr	r0, [pc, #48]	; (80005e0 <LoopForever+0x6>)
  ldr r1, =_edata
 80005ae:	490d      	ldr	r1, [pc, #52]	; (80005e4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80005b0:	4a0d      	ldr	r2, [pc, #52]	; (80005e8 <LoopForever+0xe>)
  movs r3, #0
 80005b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80005b4:	e002      	b.n	80005bc <LoopCopyDataInit>

080005b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80005b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80005b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80005ba:	3304      	adds	r3, #4

080005bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80005bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80005be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80005c0:	d3f9      	bcc.n	80005b6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80005c2:	4a0a      	ldr	r2, [pc, #40]	; (80005ec <LoopForever+0x12>)
  ldr r4, =_ebss
 80005c4:	4c0a      	ldr	r4, [pc, #40]	; (80005f0 <LoopForever+0x16>)
  movs r3, #0
 80005c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80005c8:	e001      	b.n	80005ce <LoopFillZerobss>

080005ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80005ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80005cc:	3204      	adds	r2, #4

080005ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80005ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80005d0:	d3fb      	bcc.n	80005ca <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80005d2:	f000 f81d 	bl	8000610 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80005d6:	f7ff ffdd 	bl	8000594 <main>

080005da <LoopForever>:

LoopForever:
    b LoopForever
 80005da:	e7fe      	b.n	80005da <LoopForever>
  ldr   r0, =_estack
 80005dc:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80005e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80005e4:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80005e8:	08000678 	.word	0x08000678
  ldr r2, =_sbss
 80005ec:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80005f0:	2000001c 	.word	0x2000001c

080005f4 <ADC_COMP_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80005f4:	e7fe      	b.n	80005f4 <ADC_COMP_IRQHandler>
	...

080005f8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80005fc:	4b03      	ldr	r3, [pc, #12]	; (800060c <SystemInit+0x14>)
 80005fe:	2280      	movs	r2, #128	; 0x80
 8000600:	0512      	lsls	r2, r2, #20
 8000602:	609a      	str	r2, [r3, #8]
#endif
}
 8000604:	46c0      	nop			; (mov r8, r8)
 8000606:	46bd      	mov	sp, r7
 8000608:	bd80      	pop	{r7, pc}
 800060a:	46c0      	nop			; (mov r8, r8)
 800060c:	e000ed00 	.word	0xe000ed00

08000610 <__libc_init_array>:
 8000610:	b570      	push	{r4, r5, r6, lr}
 8000612:	2600      	movs	r6, #0
 8000614:	4d0c      	ldr	r5, [pc, #48]	; (8000648 <__libc_init_array+0x38>)
 8000616:	4c0d      	ldr	r4, [pc, #52]	; (800064c <__libc_init_array+0x3c>)
 8000618:	1b64      	subs	r4, r4, r5
 800061a:	10a4      	asrs	r4, r4, #2
 800061c:	42a6      	cmp	r6, r4
 800061e:	d109      	bne.n	8000634 <__libc_init_array+0x24>
 8000620:	2600      	movs	r6, #0
 8000622:	f000 f819 	bl	8000658 <_init>
 8000626:	4d0a      	ldr	r5, [pc, #40]	; (8000650 <__libc_init_array+0x40>)
 8000628:	4c0a      	ldr	r4, [pc, #40]	; (8000654 <__libc_init_array+0x44>)
 800062a:	1b64      	subs	r4, r4, r5
 800062c:	10a4      	asrs	r4, r4, #2
 800062e:	42a6      	cmp	r6, r4
 8000630:	d105      	bne.n	800063e <__libc_init_array+0x2e>
 8000632:	bd70      	pop	{r4, r5, r6, pc}
 8000634:	00b3      	lsls	r3, r6, #2
 8000636:	58eb      	ldr	r3, [r5, r3]
 8000638:	4798      	blx	r3
 800063a:	3601      	adds	r6, #1
 800063c:	e7ee      	b.n	800061c <__libc_init_array+0xc>
 800063e:	00b3      	lsls	r3, r6, #2
 8000640:	58eb      	ldr	r3, [r5, r3]
 8000642:	4798      	blx	r3
 8000644:	3601      	adds	r6, #1
 8000646:	e7f2      	b.n	800062e <__libc_init_array+0x1e>
 8000648:	08000670 	.word	0x08000670
 800064c:	08000670 	.word	0x08000670
 8000650:	08000670 	.word	0x08000670
 8000654:	08000674 	.word	0x08000674

08000658 <_init>:
 8000658:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800065a:	46c0      	nop			; (mov r8, r8)
 800065c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800065e:	bc08      	pop	{r3}
 8000660:	469e      	mov	lr, r3
 8000662:	4770      	bx	lr

08000664 <_fini>:
 8000664:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000666:	46c0      	nop			; (mov r8, r8)
 8000668:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800066a:	bc08      	pop	{r3}
 800066c:	469e      	mov	lr, r3
 800066e:	4770      	bx	lr
