{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1642469727284 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642469727298 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 17 22:35:26 2022 " "Processing started: Mon Jan 17 22:35:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642469727298 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642469727298 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Zeus_Processor -c Zeus_Processor " "Command: quartus_sta Zeus_Processor -c Zeus_Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642469727298 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1642469727760 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1642469729003 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642469729003 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642469729083 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642469729083 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "33 " "TimeQuest Timing Analyzer is analyzing 33 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1642469729631 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Zeus_Processor.sdc " "Synopsys Design Constraints File file not found: 'Zeus_Processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1642469729710 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642469729710 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name confirma_bt confirma_bt " "create_clock -period 1.000 -name confirma_bt confirma_bt" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1642469729715 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_FPGA clock_FPGA " "create_clock -period 1.000 -name clock_FPGA clock_FPGA" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1642469729715 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Memoria_de_instrucoes:mem_instru\|Instruction\[26\] Memoria_de_instrucoes:mem_instru\|Instruction\[26\] " "create_clock -period 1.000 -name Memoria_de_instrucoes:mem_instru\|Instruction\[26\] Memoria_de_instrucoes:mem_instru\|Instruction\[26\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1642469729715 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642469729715 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "Memoria_de_instrucoes:mem_instru\|Instruction\[26\] Memoria_de_instrucoes:mem_instru\|Instruction\[26\] " "Clock target Memoria_de_instrucoes:mem_instru\|Instruction\[26\] of clock Memoria_de_instrucoes:mem_instru\|Instruction\[26\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "TimeQuest Timing Analyzer" 0 -1 1642469729720 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642469729724 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642469729724 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1642469729727 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1642469729749 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1642469730193 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642469730193 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -25.950 " "Worst-case setup slack is -25.950" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642469730243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642469730243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -25.950           -8439.413 confirma_bt  " "  -25.950           -8439.413 confirma_bt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642469730243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.009           -6352.090 Memoria_de_instrucoes:mem_instru\|Instruction\[26\]  " "  -21.009           -6352.090 Memoria_de_instrucoes:mem_instru\|Instruction\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642469730243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.746             -97.087 clock_FPGA  " "  -16.746             -97.087 clock_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642469730243 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642469730243 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -7.891 " "Worst-case hold slack is -7.891" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642469730400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642469730400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.891           -2138.537 Memoria_de_instrucoes:mem_instru\|Instruction\[26\]  " "   -7.891           -2138.537 Memoria_de_instrucoes:mem_instru\|Instruction\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642469730400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.594            -198.612 confirma_bt  " "   -3.594            -198.612 confirma_bt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642469730400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.285              -0.285 clock_FPGA  " "   -0.285              -0.285 clock_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642469730400 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642469730400 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642469730406 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642469730415 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642469730421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642469730421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -623.723 confirma_bt  " "   -3.000            -623.723 confirma_bt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642469730421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -42.958 clock_FPGA  " "   -3.000             -42.958 clock_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642469730421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.693            -619.438 Memoria_de_instrucoes:mem_instru\|Instruction\[26\]  " "   -2.693            -619.438 Memoria_de_instrucoes:mem_instru\|Instruction\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642469730421 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642469730421 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1642469731577 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642469731604 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642469732199 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "Memoria_de_instrucoes:mem_instru\|Instruction\[26\] Memoria_de_instrucoes:mem_instru\|Instruction\[26\] " "Clock target Memoria_de_instrucoes:mem_instru\|Instruction\[26\] of clock Memoria_de_instrucoes:mem_instru\|Instruction\[26\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "TimeQuest Timing Analyzer" 0 -1 1642469732319 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642469732321 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1642469732413 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642469732413 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -23.485 " "Worst-case setup slack is -23.485" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642469732419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642469732419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.485           -7665.721 confirma_bt  " "  -23.485           -7665.721 confirma_bt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642469732419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.087           -5811.622 Memoria_de_instrucoes:mem_instru\|Instruction\[26\]  " "  -19.087           -5811.622 Memoria_de_instrucoes:mem_instru\|Instruction\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642469732419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.200             -87.773 clock_FPGA  " "  -15.200             -87.773 clock_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642469732419 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642469732419 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -7.079 " "Worst-case hold slack is -7.079" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642469732464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642469732464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.079           -1896.724 Memoria_de_instrucoes:mem_instru\|Instruction\[26\]  " "   -7.079           -1896.724 Memoria_de_instrucoes:mem_instru\|Instruction\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642469732464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.275            -177.912 confirma_bt  " "   -3.275            -177.912 confirma_bt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642469732464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.215              -0.215 clock_FPGA  " "   -0.215              -0.215 clock_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642469732464 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642469732464 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642469732473 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642469732479 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642469732486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642469732486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -623.239 confirma_bt  " "   -3.000            -623.239 confirma_bt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642469732486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -42.914 clock_FPGA  " "   -3.000             -42.914 clock_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642469732486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.649            -618.954 Memoria_de_instrucoes:mem_instru\|Instruction\[26\]  " "   -2.649            -618.954 Memoria_de_instrucoes:mem_instru\|Instruction\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642469732486 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642469732486 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1642469733802 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "Memoria_de_instrucoes:mem_instru\|Instruction\[26\] Memoria_de_instrucoes:mem_instru\|Instruction\[26\] " "Clock target Memoria_de_instrucoes:mem_instru\|Instruction\[26\] of clock Memoria_de_instrucoes:mem_instru\|Instruction\[26\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "TimeQuest Timing Analyzer" 0 -1 1642469733969 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642469733970 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1642469733993 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642469733993 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.518 " "Worst-case setup slack is -13.518" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642469734001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642469734001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.518           -4406.098 confirma_bt  " "  -13.518           -4406.098 confirma_bt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642469734001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.449           -3076.127 Memoria_de_instrucoes:mem_instru\|Instruction\[26\]  " "  -10.449           -3076.127 Memoria_de_instrucoes:mem_instru\|Instruction\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642469734001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.676             -33.156 clock_FPGA  " "   -8.676             -33.156 clock_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642469734001 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642469734001 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.273 " "Worst-case hold slack is -4.273" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642469734031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642469734031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.273           -1242.859 Memoria_de_instrucoes:mem_instru\|Instruction\[26\]  " "   -4.273           -1242.859 Memoria_de_instrucoes:mem_instru\|Instruction\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642469734031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.861            -129.361 confirma_bt  " "   -1.861            -129.361 confirma_bt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642469734031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.273              -0.273 clock_FPGA  " "   -0.273              -0.273 clock_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642469734031 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642469734031 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642469734040 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642469734048 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642469734056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642469734056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -544.765 confirma_bt  " "   -3.000            -544.765 confirma_bt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642469734056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -34.890 clock_FPGA  " "   -3.000             -34.890 clock_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642469734056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -524.613 Memoria_de_instrucoes:mem_instru\|Instruction\[26\]  " "   -1.000            -524.613 Memoria_de_instrucoes:mem_instru\|Instruction\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1642469734056 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642469734056 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642469735947 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642469735971 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 9 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642469736202 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 17 22:35:36 2022 " "Processing ended: Mon Jan 17 22:35:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642469736202 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642469736202 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642469736202 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1642469736202 ""}
