#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001cf2d24c480 .scope module, "baudrate_gen_TB" "baudrate_gen_TB" 2 14;
 .timescale -9 -11;
v000001cf2d2a7f50_0 .net "I_baudrate_rx_clk_en", 0 0, v000001cf2d2a7d70_0;  1 drivers
v000001cf2d2a8630_0 .net "I_baudrate_tx_clk_en", 0 0, v000001cf2d2a81d0_0;  1 drivers
v000001cf2d2a7ff0_0 .net "O_baudrate_rx_clk", 0 0, L_000001cf2d3024c0;  1 drivers
v000001cf2d2a8450_0 .net "O_baudrate_tx_clk", 0 0, L_000001cf2d3026a0;  1 drivers
v000001cf2d2a84f0_0 .net "clk", 0 0, v000001cf2d2a7cd0_0;  1 drivers
v000001cf2d2a8090_0 .net "rst_n", 0 0, v000001cf2d2a7eb0_0;  1 drivers
S_000001cf2d25b910 .scope module, "u_baurate_gen" "baudrate_gen" 2 33, 3 7 0, S_000001cf2d24c480;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "I_baudrate_tx_clk_en";
    .port_info 3 /INPUT 1 "I_baudrate_rx_clk_en";
    .port_info 4 /OUTPUT 1 "O_baudrate_tx_clk";
    .port_info 5 /OUTPUT 1 "O_baudrate_rx_clk";
P_000001cf2d25baa0 .param/l "C_baud115200" 0 3 38, +C4<00000000000000000000000110110001>;
P_000001cf2d25bad8 .param/l "C_baud19200" 0 3 35, +C4<00000000000000000000101000101011>;
P_000001cf2d25bb10 .param/l "C_baud38400" 0 3 36, +C4<00000000000000000000010100011000>;
P_000001cf2d25bb48 .param/l "C_baud57600" 0 3 37, +C4<00000000000000000000001101100011>;
P_000001cf2d25bb80 .param/l "C_baud9600" 0 3 34, +C4<00000000000000000001010001010111>;
P_000001cf2d25bbb8 .param/l "C_baud_sel" 0 3 40, +C4<00000000000000000000000110110001>;
v000001cf2d25bc00_0 .net "I_baudrate_rx_clk_en", 0 0, v000001cf2d2a7d70_0;  alias, 1 drivers
v000001cf2d25bca0_0 .net "I_baudrate_tx_clk_en", 0 0, v000001cf2d2a81d0_0;  alias, 1 drivers
v000001cf2d222a00_0 .net "O_baudrate_rx_clk", 0 0, L_000001cf2d3024c0;  alias, 1 drivers
v000001cf2d222aa0_0 .net "O_baudrate_tx_clk", 0 0, L_000001cf2d3026a0;  alias, 1 drivers
L_000001cf2d2a8838 .functor BUFT 1, C4<00000000000001>, C4<0>, C4<0>, C4<0>;
v000001cf2d222b40_0 .net/2u *"_ivl_0", 13 0, L_000001cf2d2a8838;  1 drivers
v000001cf2d222be0_0 .net *"_ivl_10", 31 0, L_000001cf2d302420;  1 drivers
L_000001cf2d2a8910 .functor BUFT 1, C4<000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cf2d2a7b90_0 .net *"_ivl_13", 17 0, L_000001cf2d2a8910;  1 drivers
L_000001cf2d2a8958 .functor BUFT 1, C4<00000000000000000000000011011000>, C4<0>, C4<0>, C4<0>;
v000001cf2d2a8590_0 .net/2u *"_ivl_14", 31 0, L_000001cf2d2a8958;  1 drivers
v000001cf2d2a7e10_0 .net *"_ivl_16", 0 0, L_000001cf2d301700;  1 drivers
L_000001cf2d2a89a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001cf2d2a7a50_0 .net/2u *"_ivl_18", 0 0, L_000001cf2d2a89a0;  1 drivers
v000001cf2d2a86d0_0 .net *"_ivl_2", 0 0, L_000001cf2d2a83b0;  1 drivers
L_000001cf2d2a89e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cf2d2a8770_0 .net/2u *"_ivl_20", 0 0, L_000001cf2d2a89e8;  1 drivers
L_000001cf2d2a8880 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001cf2d2a8270_0 .net/2u *"_ivl_4", 0 0, L_000001cf2d2a8880;  1 drivers
L_000001cf2d2a88c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cf2d2a7c30_0 .net/2u *"_ivl_6", 0 0, L_000001cf2d2a88c8;  1 drivers
v000001cf2d2a8310_0 .var "baud_rx_cnt", 13 0;
v000001cf2d2a7870_0 .var "baud_tx_cnt", 13 0;
v000001cf2d2a7910_0 .net "clk", 0 0, v000001cf2d2a7cd0_0;  alias, 1 drivers
v000001cf2d2a79b0_0 .net "rst_n", 0 0, v000001cf2d2a7eb0_0;  alias, 1 drivers
E_000001cf2d246640/0 .event negedge, v000001cf2d2a79b0_0;
E_000001cf2d246640/1 .event posedge, v000001cf2d2a7910_0;
E_000001cf2d246640 .event/or E_000001cf2d246640/0, E_000001cf2d246640/1;
L_000001cf2d2a83b0 .cmp/eq 14, v000001cf2d2a7870_0, L_000001cf2d2a8838;
L_000001cf2d3026a0 .functor MUXZ 1, L_000001cf2d2a88c8, L_000001cf2d2a8880, L_000001cf2d2a83b0, C4<>;
L_000001cf2d302420 .concat [ 14 18 0 0], v000001cf2d2a8310_0, L_000001cf2d2a8910;
L_000001cf2d301700 .cmp/eq 32, L_000001cf2d302420, L_000001cf2d2a8958;
L_000001cf2d3024c0 .functor MUXZ 1, L_000001cf2d2a89e8, L_000001cf2d2a89a0, L_000001cf2d301700, C4<>;
S_000001cf2d254930 .scope module, "u_baurate_gen_PAT" "baudrate_gen_PAT" 2 44, 4 11 0, S_000001cf2d24c480;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "I_baudrate_tx_clk_en";
    .port_info 3 /OUTPUT 1 "I_baudrate_rx_clk_en";
    .port_info 4 /INPUT 1 "O_baudrate_tx_clk";
    .port_info 5 /INPUT 1 "O_baudrate_rx_clk";
v000001cf2d2a7d70_0 .var "I_baudrate_rx_clk_en", 0 0;
v000001cf2d2a81d0_0 .var "I_baudrate_tx_clk_en", 0 0;
v000001cf2d2a8130_0 .net "O_baudrate_rx_clk", 0 0, L_000001cf2d3024c0;  alias, 1 drivers
v000001cf2d2a7af0_0 .net "O_baudrate_tx_clk", 0 0, L_000001cf2d3026a0;  alias, 1 drivers
v000001cf2d2a7cd0_0 .var "clk", 0 0;
v000001cf2d2a7eb0_0 .var "rst_n", 0 0;
S_000001cf2d254ac0 .scope task, "reset_task" "reset_task" 4 57, 4 57 0, S_000001cf2d254930;
 .timescale -9 -11;
TD_baudrate_gen_TB.u_baurate_gen_PAT.reset_task ;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cf2d2a7eb0_0, 0, 1;
    %delay 200, 0;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cf2d2a7eb0_0, 0, 1;
    %delay 300, 0;
    %release/reg v000001cf2d2a7cd0_0, 0, 1;
    %end;
    .scope S_000001cf2d25b910;
T_1 ;
    %wait E_000001cf2d246640;
    %load/vec4 v000001cf2d2a79b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v000001cf2d2a7870_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001cf2d25bca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001cf2d2a7870_0;
    %pad/u 32;
    %cmpi/e 433, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v000001cf2d2a7870_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v000001cf2d2a7870_0;
    %addi 1, 0, 14;
    %assign/vec4 v000001cf2d2a7870_0, 0;
T_1.5 ;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v000001cf2d2a7870_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001cf2d25b910;
T_2 ;
    %wait E_000001cf2d246640;
    %load/vec4 v000001cf2d2a79b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v000001cf2d2a8310_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001cf2d25bc00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001cf2d2a8310_0;
    %pad/u 32;
    %cmpi/e 433, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v000001cf2d2a8310_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v000001cf2d2a8310_0;
    %addi 1, 0, 14;
    %assign/vec4 v000001cf2d2a8310_0, 0;
T_2.5 ;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v000001cf2d2a8310_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001cf2d254930;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cf2d2a7cd0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_000001cf2d254930;
T_4 ;
    %delay 1000, 0;
    %load/vec4 v000001cf2d2a7cd0_0;
    %inv;
    %store/vec4 v000001cf2d2a7cd0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_000001cf2d254930;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %force/vec4 v000001cf2d2a7cd0_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cf2d2a81d0_0, 0, 1;
    %fork TD_baudrate_gen_TB.u_baurate_gen_PAT.reset_task, S_000001cf2d254ac0;
    %join;
    %delay 3000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cf2d2a7d70_0, 0, 1;
    %delay 1410065408, 2;
    %vpi_call 4 50 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_000001cf2d24c480;
T_6 ;
    %vpi_call 2 28 "$dumpfile", "baudrate_gen.vcd" {0 0 0};
    %vpi_call 2 29 "$dumpvars" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "baudrate_gen_TB.v";
    "./baudrate_gen.v";
    "./baudrate_gen_PAT.v";
