#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x23deed0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x23df060 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x23d81c0 .functor NOT 1, L_0x2411e60, C4<0>, C4<0>, C4<0>;
L_0x2411bf0 .functor XOR 1, L_0x2411ab0, L_0x2411b50, C4<0>, C4<0>;
L_0x2411d50 .functor XOR 1, L_0x2411bf0, L_0x2411cb0, C4<0>, C4<0>;
v0x240eaa0_0 .net *"_ivl_10", 0 0, L_0x2411cb0;  1 drivers
v0x240eba0_0 .net *"_ivl_12", 0 0, L_0x2411d50;  1 drivers
v0x240ec80_0 .net *"_ivl_2", 0 0, L_0x2411a10;  1 drivers
v0x240ed40_0 .net *"_ivl_4", 0 0, L_0x2411ab0;  1 drivers
v0x240ee20_0 .net *"_ivl_6", 0 0, L_0x2411b50;  1 drivers
v0x240ef50_0 .net *"_ivl_8", 0 0, L_0x2411bf0;  1 drivers
v0x240f030_0 .net "a", 0 0, v0x240c9b0_0;  1 drivers
v0x240f0d0_0 .net "b", 0 0, v0x240ca50_0;  1 drivers
v0x240f170_0 .net "c", 0 0, v0x240caf0_0;  1 drivers
v0x240f210_0 .var "clk", 0 0;
v0x240f2b0_0 .net "d", 0 0, v0x240cc60_0;  1 drivers
v0x240f350_0 .net "out_dut", 0 0, L_0x24118d0;  1 drivers
v0x240f3f0_0 .net "out_ref", 0 0, L_0x24103c0;  1 drivers
v0x240f490_0 .var/2u "stats1", 159 0;
v0x240f530_0 .var/2u "strobe", 0 0;
v0x240f5d0_0 .net "tb_match", 0 0, L_0x2411e60;  1 drivers
v0x240f690_0 .net "tb_mismatch", 0 0, L_0x23d81c0;  1 drivers
v0x240f860_0 .net "wavedrom_enable", 0 0, v0x240cd50_0;  1 drivers
v0x240f900_0 .net "wavedrom_title", 511 0, v0x240cdf0_0;  1 drivers
L_0x2411a10 .concat [ 1 0 0 0], L_0x24103c0;
L_0x2411ab0 .concat [ 1 0 0 0], L_0x24103c0;
L_0x2411b50 .concat [ 1 0 0 0], L_0x24118d0;
L_0x2411cb0 .concat [ 1 0 0 0], L_0x24103c0;
L_0x2411e60 .cmp/eeq 1, L_0x2411a10, L_0x2411d50;
S_0x23df1f0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x23df060;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x23df970 .functor NOT 1, v0x240caf0_0, C4<0>, C4<0>, C4<0>;
L_0x23e8d10 .functor NOT 1, v0x240ca50_0, C4<0>, C4<0>, C4<0>;
L_0x240fb10 .functor AND 1, L_0x23df970, L_0x23e8d10, C4<1>, C4<1>;
L_0x240fbb0 .functor NOT 1, v0x240cc60_0, C4<0>, C4<0>, C4<0>;
L_0x240fce0 .functor NOT 1, v0x240c9b0_0, C4<0>, C4<0>, C4<0>;
L_0x240fde0 .functor AND 1, L_0x240fbb0, L_0x240fce0, C4<1>, C4<1>;
L_0x240fec0 .functor OR 1, L_0x240fb10, L_0x240fde0, C4<0>, C4<0>;
L_0x240ff80 .functor AND 1, v0x240c9b0_0, v0x240caf0_0, C4<1>, C4<1>;
L_0x2410040 .functor AND 1, L_0x240ff80, v0x240cc60_0, C4<1>, C4<1>;
L_0x2410100 .functor OR 1, L_0x240fec0, L_0x2410040, C4<0>, C4<0>;
L_0x2410270 .functor AND 1, v0x240ca50_0, v0x240caf0_0, C4<1>, C4<1>;
L_0x24102e0 .functor AND 1, L_0x2410270, v0x240cc60_0, C4<1>, C4<1>;
L_0x24103c0 .functor OR 1, L_0x2410100, L_0x24102e0, C4<0>, C4<0>;
v0x23d8430_0 .net *"_ivl_0", 0 0, L_0x23df970;  1 drivers
v0x23e87f0_0 .net *"_ivl_10", 0 0, L_0x240fde0;  1 drivers
v0x240b1a0_0 .net *"_ivl_12", 0 0, L_0x240fec0;  1 drivers
v0x240b260_0 .net *"_ivl_14", 0 0, L_0x240ff80;  1 drivers
v0x240b340_0 .net *"_ivl_16", 0 0, L_0x2410040;  1 drivers
v0x240b470_0 .net *"_ivl_18", 0 0, L_0x2410100;  1 drivers
v0x240b550_0 .net *"_ivl_2", 0 0, L_0x23e8d10;  1 drivers
v0x240b630_0 .net *"_ivl_20", 0 0, L_0x2410270;  1 drivers
v0x240b710_0 .net *"_ivl_22", 0 0, L_0x24102e0;  1 drivers
v0x240b7f0_0 .net *"_ivl_4", 0 0, L_0x240fb10;  1 drivers
v0x240b8d0_0 .net *"_ivl_6", 0 0, L_0x240fbb0;  1 drivers
v0x240b9b0_0 .net *"_ivl_8", 0 0, L_0x240fce0;  1 drivers
v0x240ba90_0 .net "a", 0 0, v0x240c9b0_0;  alias, 1 drivers
v0x240bb50_0 .net "b", 0 0, v0x240ca50_0;  alias, 1 drivers
v0x240bc10_0 .net "c", 0 0, v0x240caf0_0;  alias, 1 drivers
v0x240bcd0_0 .net "d", 0 0, v0x240cc60_0;  alias, 1 drivers
v0x240bd90_0 .net "out", 0 0, L_0x24103c0;  alias, 1 drivers
S_0x240bef0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x23df060;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x240c9b0_0 .var "a", 0 0;
v0x240ca50_0 .var "b", 0 0;
v0x240caf0_0 .var "c", 0 0;
v0x240cbc0_0 .net "clk", 0 0, v0x240f210_0;  1 drivers
v0x240cc60_0 .var "d", 0 0;
v0x240cd50_0 .var "wavedrom_enable", 0 0;
v0x240cdf0_0 .var "wavedrom_title", 511 0;
S_0x240c190 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x240bef0;
 .timescale -12 -12;
v0x240c3f0_0 .var/2s "count", 31 0;
E_0x23d9d40/0 .event negedge, v0x240cbc0_0;
E_0x23d9d40/1 .event posedge, v0x240cbc0_0;
E_0x23d9d40 .event/or E_0x23d9d40/0, E_0x23d9d40/1;
E_0x23d9f90 .event negedge, v0x240cbc0_0;
E_0x23c49f0 .event posedge, v0x240cbc0_0;
S_0x240c4f0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x240bef0;
 .timescale -12 -12;
v0x240c6f0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x240c7d0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x240bef0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x240cf50 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x23df060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x2410660 .functor AND 1, L_0x2410520, L_0x24105c0, C4<1>, C4<1>;
L_0x2410770 .functor AND 1, L_0x2410660, v0x240caf0_0, C4<1>, C4<1>;
L_0x24108d0 .functor AND 1, v0x240c9b0_0, L_0x2410830, C4<1>, C4<1>;
L_0x2410990 .functor AND 1, L_0x24108d0, v0x240cc60_0, C4<1>, C4<1>;
L_0x2410a80 .functor OR 1, L_0x2410770, L_0x2410990, C4<0>, C4<0>;
L_0x2410b90 .functor AND 1, v0x240c9b0_0, v0x240ca50_0, C4<1>, C4<1>;
L_0x2410e60 .functor AND 1, L_0x2410b90, v0x240caf0_0, C4<1>, C4<1>;
L_0x2411030 .functor OR 1, L_0x2410a80, L_0x2410e60, C4<0>, C4<0>;
L_0x2411260 .functor AND 1, L_0x2411190, v0x240ca50_0, C4<1>, C4<1>;
L_0x24114d0 .functor AND 1, L_0x2411260, L_0x2411320, C4<1>, C4<1>;
L_0x2411640 .functor OR 1, L_0x2411030, L_0x24114d0, C4<0>, C4<0>;
v0x240d240_0 .net *"_ivl_1", 0 0, L_0x2410520;  1 drivers
v0x240d300_0 .net *"_ivl_10", 0 0, L_0x24108d0;  1 drivers
v0x240d3e0_0 .net *"_ivl_12", 0 0, L_0x2410990;  1 drivers
v0x240d4d0_0 .net *"_ivl_14", 0 0, L_0x2410a80;  1 drivers
v0x240d5b0_0 .net *"_ivl_16", 0 0, L_0x2410b90;  1 drivers
v0x240d6e0_0 .net *"_ivl_18", 0 0, L_0x2410e60;  1 drivers
v0x240d7c0_0 .net *"_ivl_20", 0 0, L_0x2411030;  1 drivers
v0x240d8a0_0 .net *"_ivl_23", 0 0, L_0x2411190;  1 drivers
v0x240d960_0 .net *"_ivl_24", 0 0, L_0x2411260;  1 drivers
v0x240da40_0 .net *"_ivl_27", 0 0, L_0x2411320;  1 drivers
v0x240db00_0 .net *"_ivl_28", 0 0, L_0x24114d0;  1 drivers
v0x240dbe0_0 .net *"_ivl_3", 0 0, L_0x24105c0;  1 drivers
v0x240dca0_0 .net *"_ivl_30", 0 0, L_0x2411640;  1 drivers
L_0x7fa14d1fe018 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x240dd80_0 .net/2s *"_ivl_32", 1 0, L_0x7fa14d1fe018;  1 drivers
L_0x7fa14d1fe060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x240de60_0 .net/2s *"_ivl_34", 1 0, L_0x7fa14d1fe060;  1 drivers
v0x240df40_0 .net *"_ivl_36", 1 0, L_0x2411700;  1 drivers
v0x240e020_0 .net *"_ivl_4", 0 0, L_0x2410660;  1 drivers
v0x240e210_0 .net *"_ivl_6", 0 0, L_0x2410770;  1 drivers
v0x240e2f0_0 .net *"_ivl_9", 0 0, L_0x2410830;  1 drivers
v0x240e3b0_0 .net "a", 0 0, v0x240c9b0_0;  alias, 1 drivers
v0x240e450_0 .net "b", 0 0, v0x240ca50_0;  alias, 1 drivers
v0x240e540_0 .net "c", 0 0, v0x240caf0_0;  alias, 1 drivers
v0x240e630_0 .net "d", 0 0, v0x240cc60_0;  alias, 1 drivers
v0x240e720_0 .net "out", 0 0, L_0x24118d0;  alias, 1 drivers
L_0x2410520 .reduce/nor v0x240c9b0_0;
L_0x24105c0 .reduce/nor v0x240ca50_0;
L_0x2410830 .reduce/nor v0x240ca50_0;
L_0x2411190 .reduce/nor v0x240c9b0_0;
L_0x2411320 .reduce/nor v0x240cc60_0;
L_0x2411700 .functor MUXZ 2, L_0x7fa14d1fe060, L_0x7fa14d1fe018, L_0x2411640, C4<>;
L_0x24118d0 .part L_0x2411700, 0, 1;
S_0x240e880 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x23df060;
 .timescale -12 -12;
E_0x23d9ae0 .event anyedge, v0x240f530_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x240f530_0;
    %nor/r;
    %assign/vec4 v0x240f530_0, 0;
    %wait E_0x23d9ae0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x240bef0;
T_3 ;
    %fork t_1, S_0x240c190;
    %jmp t_0;
    .scope S_0x240c190;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x240c3f0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x240cc60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x240caf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x240ca50_0, 0;
    %assign/vec4 v0x240c9b0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x23c49f0;
    %load/vec4 v0x240c3f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x240c3f0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x240cc60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x240caf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x240ca50_0, 0;
    %assign/vec4 v0x240c9b0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x23d9f90;
    %fork TD_tb.stim1.wavedrom_stop, S_0x240c7d0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x23d9d40;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x240c9b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x240ca50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x240caf0_0, 0;
    %assign/vec4 v0x240cc60_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x240bef0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x23df060;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x240f210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x240f530_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x23df060;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x240f210_0;
    %inv;
    %store/vec4 v0x240f210_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x23df060;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x240cbc0_0, v0x240f690_0, v0x240f030_0, v0x240f0d0_0, v0x240f170_0, v0x240f2b0_0, v0x240f3f0_0, v0x240f350_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x23df060;
T_7 ;
    %load/vec4 v0x240f490_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x240f490_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x240f490_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x240f490_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x240f490_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x240f490_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x240f490_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x23df060;
T_8 ;
    %wait E_0x23d9d40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x240f490_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x240f490_0, 4, 32;
    %load/vec4 v0x240f5d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x240f490_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x240f490_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x240f490_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x240f490_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x240f3f0_0;
    %load/vec4 v0x240f3f0_0;
    %load/vec4 v0x240f350_0;
    %xor;
    %load/vec4 v0x240f3f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x240f490_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x240f490_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x240f490_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x240f490_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth5/human/kmap2/iter3/response0/top_module.sv";
