#! 
:ivl_version "13.0 (devel)" "(s20250103-20-g14375567c-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 8;
:vpi_module "C:\Users\phill\DOCUME~1\OSS-CA~1\lib\ivl\system.vpi";
:vpi_module "C:\Users\phill\DOCUME~1\OSS-CA~1\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\phill\DOCUME~1\OSS-CA~1\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\phill\DOCUME~1\OSS-CA~1\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\phill\DOCUME~1\OSS-CA~1\lib\ivl\va_math.vpi";
:vpi_module "C:\Users\phill\DOCUME~1\OSS-CA~1\lib\ivl\v2009.vpi";
S_000001cd65174050 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001cd651741e0 .scope module, "top_tb" "top_tb" 3 4;
 .timescale -8 -8;
v000001cd65166540_0 .net "RGB_B", 0 0, v000001cd65166720_0;  1 drivers
v000001cd651667c0_0 .net "RGB_G", 0 0, v000001cd65166b80_0;  1 drivers
v000001cd65166ea0_0 .net "RGB_R", 0 0, L_000001cd65174e30;  1 drivers
v000001cd65166f40_0 .var "clk", 0 0;
S_000001cd65174370 .scope module, "u0" "top" 3 11, 4 5 0, S_000001cd651741e0;
 .timescale -8 -8;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "RGB_G";
    .port_info 2 /OUTPUT 1 "RGB_R";
    .port_info 3 /OUTPUT 1 "RGB_B";
L_000001cd65174e30 .functor NOT 1, L_000001cd65166fe0, C4<0>, C4<0>, C4<0>;
v000001cd65166720_0 .var "RGB_B", 0 0;
v000001cd65166b80_0 .var "RGB_G", 0 0;
v000001cd65167120_0 .net "RGB_R", 0 0, L_000001cd65174e30;  alias, 1 drivers
v000001cd65166c20_0 .net "clk", 0 0, v000001cd65166f40_0;  1 drivers
v000001cd651671c0_0 .net "pwm_out", 0 0, L_000001cd65166fe0;  1 drivers
v000001cd65166e00_0 .net/s "pwm_value", 31 0, v000001cd65167300_0;  1 drivers
L_000001cd65167260 .cast/2 32, v000001cd65167300_0;
S_000001cd651717b0 .scope module, "u1" "rampR" 4 15, 5 4 0, S_000001cd65174370;
 .timescale -8 -8;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 32 "pwm_value";
P_000001cd651613a0 .param/real "step" 0 5 5, Cr<m7a12000000000000gfd6>; value=2.00000e+06
v000001cd6504e9e0_0 .net "clk", 0 0, v000001cd65166f40_0;  alias, 1 drivers
v000001cd65160330_0 .var/i "count", 31 0;
v000001cd65161a30_0 .var/i "n_steps", 31 0;
v000001cd65171ad0_0 .var/i "pwm_count", 31 0;
v000001cd65171b70_0 .var/i "pwm_int", 31 0;
v000001cd65046fa0_0 .var/real "pwm_real", 0 0;
v000001cd65167300_0 .var/2s "pwm_value", 31 0;
v000001cd65167080 .array/i "rate", 5 0, 31 0;
v000001cd65166860_0 .var/i "stage", 31 0;
v000001cd65166900 .array/real "steps", 6 0;
E_000001cd65160820 .event posedge, v000001cd6504e9e0_0;
S_000001cd65171940 .scope begin, "$ivl_foreach0" "$ivl_foreach0" 5 31, 5 31 0, S_000001cd651717b0;
 .timescale -8 -8;
v000001cd651601f0_0 .var/2s "i", 31 0;
S_000001cd65047040 .scope module, "u2" "pwm" 4 21, 6 2 0, S_000001cd65174370;
 .timescale -8 -8;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pwm_value";
    .port_info 2 /OUTPUT 1 "pwm_out";
L_000001cd651ca008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cd65166d60_0 .net/2u *"_ivl_0", 0 0, L_000001cd651ca008;  1 drivers
L_000001cd651ca050 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001cd65166400_0 .net/2u *"_ivl_2", 0 0, L_000001cd651ca050;  1 drivers
v000001cd651669a0_0 .net "clk", 0 0, v000001cd65166f40_0;  alias, 1 drivers
v000001cd65166cc0_0 .var/2s "pwm_count", 31 0;
v000001cd65166a40_0 .net "pwm_out", 0 0, L_000001cd65166fe0;  alias, 1 drivers
v000001cd651665e0_0 .net/2s "pwm_value", 31 0, L_000001cd65167260;  1 drivers
v000001cd65166ae0_0 .var "switch", 0 0;
L_000001cd65166fe0 .functor MUXZ 1, L_000001cd651ca050, L_000001cd651ca008, v000001cd65166ae0_0, C4<>;
    .scope S_000001cd651717b0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cd65166860_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cd65160330_0, 0, 32;
    %pushi/real 1677721600, 4072; load=100.000
    %store/real v000001cd65046fa0_0;
    %load/real v000001cd65046fa0_0;
    %cvt/vr 32;
    %store/vec4 v000001cd65171b70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cd65171ad0_0, 0, 32;
    %pushi/real 1677721600, 4072; load=100.000
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %store/reala v000001cd65166900, 3;
    %pushi/real 1677721600, 4072; load=100.000
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %store/reala v000001cd65166900, 3;
    %pushi/real 1638400000, 4082; load=100000.
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %store/reala v000001cd65166900, 3;
    %pushi/real 1638400000, 4082; load=100000.
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %store/reala v000001cd65166900, 3;
    %pushi/real 1638400000, 4082; load=100000.
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %store/reala v000001cd65166900, 3;
    %pushi/real 1677721600, 4072; load=100.000
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %store/reala v000001cd65166900, 3;
    %pushi/real 1677721600, 4072; load=100.000
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %store/reala v000001cd65166900, 3;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v000001cd65161a30_0, 0, 32;
    %end;
    .thread T_0, $init;
    .scope S_000001cd651717b0;
T_1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/ar v000001cd65166900, 4;
    %cvt/vr 32;
    %store/vec4 v000001cd65167300_0, 0, 32;
    %fork t_1, S_000001cd65171940;
    %jmp t_0;
    .scope S_000001cd65171940;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cd651601f0_0, 0, 32;
T_1.0 ; Top of for-loop
    %load/vec4 v000001cd651601f0_0;
    %cmpi/s 6, 0, 32;
    %flag_or 5, 4;
	  %jmp/0xz T_1.1, 5;
    %load/vec4 v000001cd651601f0_0;
    %load/vec4 v000001cd65161a30_0;
    %cmp/s;
    %jmp/0xz  T_1.3, 5;
    %load/vec4 v000001cd651601f0_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/ar v000001cd65166900, 4;
    %ix/getv/s 4, v000001cd651601f0_0;
    %load/ar v000001cd65166900, 4;
    %sub/wr;
    %pushi/real 2048000000, 4086; load=2.00000e+06
    %div/wr;
    %load/real v000001cd65046fa0_0;
    %mul/wr;
    %cvt/vr 32;
    %ix/getv/s 4, v000001cd651601f0_0;
    %store/vec4a v000001cd65167080, 4, 0;
    %vpi_call/w 5 35 "$display", &A<v000001cd65167080, v000001cd651601f0_0 > {0 0 0};
T_1.3 ;
T_1.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001cd651601f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001cd651601f0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ; for-loop exit label
    %end;
    .scope S_000001cd651717b0;
t_0 %join;
    %end;
    .thread T_1;
    .scope S_000001cd651717b0;
T_2 ;
    %wait E_000001cd65160820;
    %load/vec4 v000001cd65171ad0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001cd65171ad0_0, 0;
    %load/vec4 v000001cd65171ad0_0;
    %load/vec4 v000001cd65171b70_0;
    %cmp/e;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v000001cd65167300_0;
    %ix/getv/s 4, v000001cd65166860_0;
    %load/vec4a v000001cd65167080, 4;
    %add;
    %cast2;
    %assign/vec4 v000001cd65167300_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001cd65171ad0_0, 0;
T_2.0 ;
    %load/vec4 v000001cd65160330_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001cd65160330_0, 0;
    %load/vec4 v000001cd65160330_0;
    %cvt/rv/s;
    %pushi/real 2048000000, 4086; load=2.00000e+06
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001cd65160330_0, 0;
    %load/vec4 v000001cd65166860_0;
    %load/vec4 v000001cd65161a30_0;
    %subi 1, 0, 32;
    %cmp/s;
    %jmp/0xz  T_2.4, 5;
    %load/vec4 v000001cd65166860_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001cd65166860_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001cd65166860_0, 0;
T_2.5 ;
T_2.2 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001cd65047040;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cd65166cc0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cd65166ae0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_000001cd65047040;
T_4 ;
    %wait E_000001cd65160820;
    %load/vec4 v000001cd65166cc0_0;
    %load/vec4 v000001cd651665e0_0;
    %cmp/e;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001cd65166cc0_0, 0;
    %load/vec4 v000001cd65166ae0_0;
    %inv;
    %assign/vec4 v000001cd65166ae0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001cd65166cc0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001cd65166cc0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001cd651741e0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cd65166f40_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_000001cd651741e0;
T_6 ;
    %vpi_call/w 3 19 "$dumpfile", "top.vcd" {0 0 0};
    %vpi_call/w 3 20 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001cd651741e0 {0 0 0};
    %delay 60000000, 0;
    %vpi_call/w 3 22 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_000001cd651741e0;
T_7 ;
    %delay 4, 0;
    %load/vec4 v000001cd65166f40_0;
    %inv;
    %store/vec4 v000001cd65166f40_0, 0, 1;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "top_tb.sv";
    "./top.sv";
    "./ramp.sv";
    "./pwm.sv";
