#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Apr  2 11:20:26 2025
# Process ID: 3452
# Current directory: C:/tar/adc_dma_test.runs/adc_dma_bd_AXI_TAR_0_0_synth_1
# Command line: vivado.exe -log adc_dma_bd_AXI_TAR_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source adc_dma_bd_AXI_TAR_0_0.tcl
# Log file: C:/tar/adc_dma_test.runs/adc_dma_bd_AXI_TAR_0_0_synth_1/adc_dma_bd_AXI_TAR_0_0.vds
# Journal file: C:/tar/adc_dma_test.runs/adc_dma_bd_AXI_TAR_0_0_synth_1\vivado.jou
# Running On: DESKTOP-N93DAM9, OS: Windows, CPU Frequency: 1190 MHz, CPU Physical cores: 4, Host memory: 8341 MB
#-----------------------------------------------------------
source adc_dma_bd_AXI_TAR_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 427.340 ; gain = 162.871
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/tar/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: adc_dma_bd_AXI_TAR_0_0
Command: synth_design -top adc_dma_bd_AXI_TAR_0_0 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13812
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1289.270 ; gain = 409.617
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'adc_dma_bd_AXI_TAR_0_0' [c:/tar/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ip/adc_dma_bd_AXI_TAR_0_0/synth/adc_dma_bd_AXI_TAR_0_0.vhd:113]
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter G_MARK_DEBUG bound to: true - type: string 
	Parameter TIMESTAMP_LEN bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'AXI_TAR_v1_0' declared at 'c:/tar/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/bda2/hdl/AXI_TAR_v1_0.vhd:5' bound to instance 'U0' of component 'AXI_TAR_v1_0' [c:/tar/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ip/adc_dma_bd_AXI_TAR_0_0/synth/adc_dma_bd_AXI_TAR_0_0.vhd:224]
INFO: [Synth 8-638] synthesizing module 'AXI_TAR_v1_0' [c:/tar/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/bda2/hdl/AXI_TAR_v1_0.vhd:85]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'AXI_TAR_v1_0_S00_AXI' declared at 'c:/tar/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/bda2/hdl/AXI_TAR_v1_0_S00_AXI.vhd:5' bound to instance 'AXI_TAR_v1_0_S00_AXI_inst' of component 'AXI_TAR_v1_0_S00_AXI' [c:/tar/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/bda2/hdl/AXI_TAR_v1_0.vhd:293]
INFO: [Synth 8-638] synthesizing module 'AXI_TAR_v1_0_S00_AXI' [c:/tar/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/bda2/hdl/AXI_TAR_v1_0_S00_AXI.vhd:92]
INFO: [Synth 8-226] default block is never used [c:/tar/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/bda2/hdl/AXI_TAR_v1_0_S00_AXI.vhd:230]
INFO: [Synth 8-226] default block is never used [c:/tar/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/bda2/hdl/AXI_TAR_v1_0_S00_AXI.vhd:360]
INFO: [Synth 8-256] done synthesizing module 'AXI_TAR_v1_0_S00_AXI' (0#1) [c:/tar/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/bda2/hdl/AXI_TAR_v1_0_S00_AXI.vhd:92]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_MARK_DEBUG bound to: true - type: string 
INFO: [Synth 8-3491] module 'TAR' declared at 'c:/tar/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/bda2/hdl/TAR.vhd:23' bound to instance 'TAR_00' of component 'TAR' [c:/tar/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/bda2/hdl/AXI_TAR_v1_0.vhd:350]
INFO: [Synth 8-638] synthesizing module 'TAR' [c:/tar/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/bda2/hdl/TAR.vhd:78]
	Parameter TS_LEN bound to: 32 - type: integer 
	Parameter G_MARK_DEBUG bound to: true - type: string 
INFO: [Synth 8-3491] module 'VP_DETECTOR' declared at 'c:/tar/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/bda2/hdl/VP_DETECTOR.vhd:25' bound to instance 'VP_DET_A' of component 'VP_DETECTOR' [c:/tar/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/bda2/hdl/TAR.vhd:192]
INFO: [Synth 8-638] synthesizing module 'VP_DETECTOR' [c:/tar/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/bda2/hdl/VP_DETECTOR.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'VP_DETECTOR' (0#1) [c:/tar/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/bda2/hdl/VP_DETECTOR.vhd:51]
	Parameter TS_LEN bound to: 32 - type: integer 
	Parameter G_MARK_DEBUG bound to: true - type: string 
INFO: [Synth 8-3491] module 'VP_DETECTOR' declared at 'c:/tar/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/bda2/hdl/VP_DETECTOR.vhd:25' bound to instance 'VP_DET_B' of component 'VP_DETECTOR' [c:/tar/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/bda2/hdl/TAR.vhd:212]
	Parameter TS_LEN bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'TIME_BASE' declared at 'c:/tar/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/bda2/hdl/TIME_BASE.vhd:25' bound to instance 'TIME_BASE_00' of component 'TIME_BASE' [c:/tar/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/bda2/hdl/TAR.vhd:232]
INFO: [Synth 8-638] synthesizing module 'TIME_BASE' [c:/tar/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/bda2/hdl/TIME_BASE.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'TIME_BASE' (0#1) [c:/tar/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/bda2/hdl/TIME_BASE.vhd:37]
	Parameter TS_LEN bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 16 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_MARK_DEBUG bound to: true - type: string 
INFO: [Synth 8-3491] module 'PULSE_FORMATTER' declared at 'c:/tar/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/bda2/hdl/PULSE_FORMATTER.vhd:25' bound to instance 'PLS_FMT_00' of component 'PULSE_FORMATTER' [c:/tar/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/bda2/hdl/TAR.vhd:243]
INFO: [Synth 8-638] synthesizing module 'PULSE_FORMATTER' [c:/tar/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/bda2/hdl/PULSE_FORMATTER.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'PULSE_FORMATTER' (0#1) [c:/tar/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/bda2/hdl/PULSE_FORMATTER.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'TAR' (0#1) [c:/tar/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/bda2/hdl/TAR.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'AXI_TAR_v1_0' (0#1) [c:/tar/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/bda2/hdl/AXI_TAR_v1_0.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'adc_dma_bd_AXI_TAR_0_0' (0#1) [c:/tar/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ip/adc_dma_bd_AXI_TAR_0_0/synth/adc_dma_bd_AXI_TAR_0_0.vhd:113]
WARNING: [Synth 8-6014] Unused sequential element m_axis_tlast_reg was removed.  [c:/tar/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/bda2/hdl/PULSE_FORMATTER.vhd:142]
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'fifo_mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "fifo_mem_reg" dissolved into registers
WARNING: [Synth 8-3848] Net Introut in module/entity AXI_TAR_v1_0 does not have driver. [c:/tar/adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/bda2/hdl/AXI_TAR_v1_0.vhd:26]
WARNING: [Synth 8-7129] Port m_axis_aclk in module PULSE_FORMATTER is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_aresetn in module PULSE_FORMATTER is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module AXI_TAR_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module AXI_TAR_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module AXI_TAR_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module AXI_TAR_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module AXI_TAR_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module AXI_TAR_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Introut in module AXI_TAR_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sCh1In[1] in module AXI_TAR_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sCh1In[0] in module AXI_TAR_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sCh2In[1] in module AXI_TAR_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sCh2In[0] in module AXI_TAR_v1_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1401.988 ; gain = 522.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1401.988 ; gain = 522.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1401.988 ; gain = 522.336
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.099 . Memory (MB): peak = 1401.988 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1472.801 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.128 . Memory (MB): peak = 1477.004 ; gain = 4.203
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1477.004 ; gain = 597.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1477.004 ; gain = 597.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1477.004 ; gain = 597.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1477.004 ; gain = 597.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   6 Input    5 Bit       Adders := 1     
	   7 Input    5 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 1     
	   6 Input    4 Bit       Adders := 1     
	   7 Input    4 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 2     
	   3 Input    4 Bit       Adders := 1     
	   4 Input    4 Bit       Adders := 1     
	   5 Input    4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 17    
	               32 Bit    Registers := 9     
	               14 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input 1024 Bit        Muxes := 3     
	   5 Input 1024 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 149   
	   2 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 5     
	   2 Input   14 Bit        Muxes := 2     
	   4 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 36    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port m_axis_aclk in module PULSE_FORMATTER is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_aresetn in module PULSE_FORMATTER is either unconnected or has no load
WARNING: [Synth 8-7129] Port Introut in module adc_dma_bd_AXI_TAR_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sCh1In[1] in module adc_dma_bd_AXI_TAR_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sCh1In[0] in module adc_dma_bd_AXI_TAR_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sCh2In[1] in module adc_dma_bd_AXI_TAR_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sCh2In[0] in module adc_dma_bd_AXI_TAR_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module adc_dma_bd_AXI_TAR_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module adc_dma_bd_AXI_TAR_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module adc_dma_bd_AXI_TAR_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module adc_dma_bd_AXI_TAR_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module adc_dma_bd_AXI_TAR_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module adc_dma_bd_AXI_TAR_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:04 . Memory (MB): peak = 1935.375 ; gain = 1055.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:08 ; elapsed = 00:01:13 . Memory (MB): peak = 1935.375 ; gain = 1055.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:09 ; elapsed = 00:01:14 . Memory (MB): peak = 1935.375 ; gain = 1055.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:17 ; elapsed = 00:01:22 . Memory (MB): peak = 1935.375 ; gain = 1055.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:25 ; elapsed = 00:01:31 . Memory (MB): peak = 1935.375 ; gain = 1055.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:25 ; elapsed = 00:01:31 . Memory (MB): peak = 1935.375 ; gain = 1055.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:26 ; elapsed = 00:01:32 . Memory (MB): peak = 1935.375 ; gain = 1055.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:26 ; elapsed = 00:01:32 . Memory (MB): peak = 1935.375 ; gain = 1055.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:28 ; elapsed = 00:01:34 . Memory (MB): peak = 1935.375 ; gain = 1055.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:28 ; elapsed = 00:01:34 . Memory (MB): peak = 1935.375 ; gain = 1055.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    20|
|2     |LUT1   |     5|
|3     |LUT2   |   772|
|4     |LUT3   |   664|
|5     |LUT4   |  1879|
|6     |LUT5   |  1101|
|7     |LUT6   |  4443|
|8     |MUXF7  |   259|
|9     |MUXF8  |    78|
|10    |FDRE   |  1514|
|11    |FDSE   |     3|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:28 ; elapsed = 00:01:34 . Memory (MB): peak = 1935.375 ; gain = 1055.723
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:13 ; elapsed = 00:01:30 . Memory (MB): peak = 1935.375 ; gain = 980.707
Synthesis Optimization Complete : Time (s): cpu = 00:01:29 ; elapsed = 00:01:34 . Memory (MB): peak = 1935.375 ; gain = 1055.723
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.143 . Memory (MB): peak = 1935.375 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 357 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'adc_dma_bd_AXI_TAR_0_0' is not ideal for floorplanning, since the cellview 'PULSE_FORMATTER' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1935.375 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f4f93618
INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:39 ; elapsed = 00:01:46 . Memory (MB): peak = 1935.375 ; gain = 1464.266
INFO: [Common 17-1381] The checkpoint 'C:/tar/adc_dma_test.runs/adc_dma_bd_AXI_TAR_0_0_synth_1/adc_dma_bd_AXI_TAR_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP adc_dma_bd_AXI_TAR_0_0, cache-ID = 87bfa26197d2140d
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/tar/adc_dma_test.runs/adc_dma_bd_AXI_TAR_0_0_synth_1/adc_dma_bd_AXI_TAR_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file adc_dma_bd_AXI_TAR_0_0_utilization_synth.rpt -pb adc_dma_bd_AXI_TAR_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr  2 11:22:41 2025...
