// Seed: 80575825
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_9;
endmodule
module module_0 (
    id_1,
    access,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  supply1 id_14 = 1;
  module_0(
      id_1, id_5, id_6, id_5, id_12, id_14, id_7, id_14
  );
  wire id_15;
  module_1 id_16 = id_1, id_17 = 1'b0, id_18, id_19, id_20, id_21, id_22, id_23;
  assign id_22 = {id_1, 1, 1'b0};
endmodule
