##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for ADC_IR_IntClock
		4.2::Critical Path Report for Clock_1
		4.3::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. ADC_IR_IntClock:R)
		5.3::Critical Path Report for (ADC_IR_IntClock:R vs. CyBUS_CLK:R)
		5.4::Critical Path Report for (ADC_IR_IntClock:R vs. ADC_IR_IntClock:R)
		5.5::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 10
Clock: ADC_IR_IntClock            | Frequency: 28.34 MHz  | Target: 1.20 MHz   | 
Clock: ADC_IR_IntClock(routed)    | N/A                   | Target: 1.20 MHz   | 
Clock: Clock_1                    | Frequency: 52.79 MHz  | Target: 0.02 MHz   | 
Clock: Clock_3                    | N/A                   | Target: 0.00 MHz   | 
Clock: CyBUS_CLK                  | Frequency: 92.76 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK               | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
ADC_IR_IntClock  ADC_IR_IntClock  833333           798045      N/A              N/A         N/A              N/A         N/A              N/A         
ADC_IR_IntClock  CyBUS_CLK        41666.7          32520       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_1          Clock_1          5e+007           49981059    N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        ADC_IR_IntClock  41666.7          34129       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        CyBUS_CLK        41666.7          30886       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name   Setup to Clk  Clock Name:Phase  
----------  ------------  ----------------  
SW2(0)_PAD  15418         Clock_3:R         


                       3.2::Clock to Out
                       -----------------

Port Name        Clock to Out  Clock Name:Phase  
---------------  ------------  ----------------  
IN1(0)_PAD       22507         Clock_1:R         
IN3(0)_PAD       23637         Clock_1:R         
Trigger1(0)_PAD  32396         CyBUS_CLK:R       
Trigger2(0)_PAD  30841         CyBUS_CLK:R       
Trigger3(0)_PAD  32006         CyBUS_CLK:R       


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for ADC_IR_IntClock
*********************************************
Clock: ADC_IR_IntClock
Frequency: 28.34 MHz | Target: 1.20 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 798045p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31779
-------------------------------------   ----- 
End-of-path arrival time (ps)           31779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5720   6970  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10320  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2913  13234  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  16584  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_0        macrocell45  15195  31779  798045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell45         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 52.79 MHz | Target: 0.02 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \MotorControl:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \MotorControl:PWMUDB:genblk8:stsreg\/clock
Path slack     : 49981059p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 49999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18441
-------------------------------------   ----- 
End-of-path arrival time (ps)           18441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  49981059  RISE       1
\MotorControl:PWMUDB:status_2\/main_1          macrocell8      6539   8829  49981059  RISE       1
\MotorControl:PWMUDB:status_2\/q               macrocell8      3350  12179  49981059  RISE       1
\MotorControl:PWMUDB:genblk8:stsreg\/status_2  statusicell1    6263  18441  49981059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:genblk8:stsreg\/clock                 statusicell1        0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 92.76 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:Sync:genblk1[0]:INST\/out
Path End       : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 30886p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7271
-------------------------------------   ---- 
End-of-path arrival time (ps)           7271
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_IR:Sync:genblk1[0]:INST\/clock                         synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_IR:Sync:genblk1[0]:INST\/out         synccell      1020   1020  30886  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell80   6251   7271  30886  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell80         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:Sync:genblk1[0]:INST\/out
Path End       : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 30886p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7271
-------------------------------------   ---- 
End-of-path arrival time (ps)           7271
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_IR:Sync:genblk1[0]:INST\/clock                         synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_IR:Sync:genblk1[0]:INST\/out         synccell      1020   1020  30886  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell80   6251   7271  30886  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell80         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. ADC_IR_IntClock:R)
*****************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_13/main_0
Capture Clock  : Net_13/clock_0
Path slack     : 34129p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#20 vs. ADC_IR_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell80         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell80   1250   1250  34129  RISE       1
Net_13/main_0                        macrocell79   2778   4028  34129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_13/clock_0                                             macrocell79         0      0  RISE       1


5.3::Critical Path Report for (ADC_IR_IntClock:R vs. CyBUS_CLK:R)
*****************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13/q
Path End       : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 32520p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5637
-------------------------------------   ---- 
End-of-path arrival time (ps)           5637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_13/clock_0                                             macrocell79         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_13/q                                  macrocell79   1250   1250  32520  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell80   4387   5637  32520  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell80         0      0  RISE       1


5.4::Critical Path Report for (ADC_IR_IntClock:R vs. ADC_IR_IntClock:R)
***********************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 798045p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31779
-------------------------------------   ----- 
End-of-path arrival time (ps)           31779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5720   6970  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10320  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2913  13234  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  16584  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_0        macrocell45  15195  31779  798045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell45         0      0  RISE       1


5.5::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \MotorControl:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \MotorControl:PWMUDB:genblk8:stsreg\/clock
Path slack     : 49981059p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 49999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18441
-------------------------------------   ----- 
End-of-path arrival time (ps)           18441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  49981059  RISE       1
\MotorControl:PWMUDB:status_2\/main_1          macrocell8      6539   8829  49981059  RISE       1
\MotorControl:PWMUDB:status_2\/q               macrocell8      3350  12179  49981059  RISE       1
\MotorControl:PWMUDB:genblk8:stsreg\/status_2  statusicell1    6263  18441  49981059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:genblk8:stsreg\/clock                 statusicell1        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:Sync:genblk1[0]:INST\/out
Path End       : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 30886p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7271
-------------------------------------   ---- 
End-of-path arrival time (ps)           7271
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_IR:Sync:genblk1[0]:INST\/clock                         synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_IR:Sync:genblk1[0]:INST\/out         synccell      1020   1020  30886  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell80   6251   7271  30886  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13/q
Path End       : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 32520p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5637
-------------------------------------   ---- 
End-of-path arrival time (ps)           5637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_13/clock_0                                             macrocell79         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_13/q                                  macrocell79   1250   1250  32520  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell80   4387   5637  32520  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_13/main_0
Capture Clock  : Net_13/clock_0
Path slack     : 34129p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#20 vs. ADC_IR_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell80         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell80   1250   1250  34129  RISE       1
Net_13/main_0                        macrocell79   2778   4028  34129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_13/clock_0                                             macrocell79         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_IR:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \ADC_IR:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 34129p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#20 vs. ADC_IR_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell80         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell80   1250   1250  34129  RISE       1
\ADC_IR:bSAR_SEQ:nrq_reg\/main_0     macrocell81   2778   4028  34129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:nrq_reg\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34136p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell80         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell80   1250   1250  34136  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell80   2771   4021  34136  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 798045p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31779
-------------------------------------   ----- 
End-of-path arrival time (ps)           31779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5720   6970  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10320  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2913  13234  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  16584  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_0        macrocell45  15195  31779  798045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell45         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 798045p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31779
-------------------------------------   ----- 
End-of-path arrival time (ps)           31779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5720   6970  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10320  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2913  13234  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  16584  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_34\/main_0        macrocell49  15195  31779  798045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell49         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 798045p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31779
-------------------------------------   ----- 
End-of-path arrival time (ps)           31779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5720   6970  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10320  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2913  13234  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  16584  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_0        macrocell60  15195  31779  798045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell60         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 798045p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31779
-------------------------------------   ----- 
End-of-path arrival time (ps)           31779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5720   6970  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10320  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2913  13234  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  16584  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_48\/main_0        macrocell63  15195  31779  798045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell63         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 798054p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31769
-------------------------------------   ----- 
End-of-path arrival time (ps)           31769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5720   6970  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10320  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2913  13234  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  16584  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_8\/main_0         macrocell23  15185  31769  798054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell23         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 798054p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31769
-------------------------------------   ----- 
End-of-path arrival time (ps)           31769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5720   6970  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10320  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2913  13234  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  16584  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_47\/main_0        macrocell62  15185  31769  798054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell62         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 798054p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31769
-------------------------------------   ----- 
End-of-path arrival time (ps)           31769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5720   6970  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10320  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2913  13234  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  16584  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_53\/main_0        macrocell68  15185  31769  798054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell68         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 798736p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31087
-------------------------------------   ----- 
End-of-path arrival time (ps)           31087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5720   6970  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10320  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2913  13234  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  16584  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_27\/main_0        macrocell42  14504  31087  798736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell42         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 798736p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31087
-------------------------------------   ----- 
End-of-path arrival time (ps)           31087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5720   6970  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10320  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2913  13234  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  16584  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_46\/main_0        macrocell61  14504  31087  798736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell61         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 798736p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31087
-------------------------------------   ----- 
End-of-path arrival time (ps)           31087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5720   6970  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10320  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2913  13234  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  16584  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_56\/main_0        macrocell71  14504  31087  798736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell71         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 799244p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30579
-------------------------------------   ----- 
End-of-path arrival time (ps)           30579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5720   6970  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10320  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2913  13234  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  16584  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_0        macrocell29  13996  30579  799244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell29         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 799244p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30579
-------------------------------------   ----- 
End-of-path arrival time (ps)           30579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5720   6970  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10320  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2913  13234  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  16584  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_22\/main_0        macrocell37  13996  30579  799244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell37         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 799244p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30579
-------------------------------------   ----- 
End-of-path arrival time (ps)           30579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5720   6970  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10320  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2913  13234  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  16584  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_23\/main_0        macrocell38  13996  30579  799244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell38         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 799244p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30579
-------------------------------------   ----- 
End-of-path arrival time (ps)           30579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5720   6970  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10320  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2913  13234  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  16584  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_58\/main_0        macrocell73  13996  30579  799244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell73         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 799552p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30271
-------------------------------------   ----- 
End-of-path arrival time (ps)           30271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5720   6970  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10320  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2913  13234  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  16584  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_25\/main_0        macrocell40  13688  30271  799552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell40         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 799552p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30271
-------------------------------------   ----- 
End-of-path arrival time (ps)           30271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5720   6970  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10320  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2913  13234  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  16584  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_49\/main_0        macrocell64  13688  30271  799552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell64         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 799552p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30271
-------------------------------------   ----- 
End-of-path arrival time (ps)           30271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5720   6970  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10320  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2913  13234  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  16584  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_55\/main_0        macrocell70  13688  30271  799552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell70         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 802043p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27780
-------------------------------------   ----- 
End-of-path arrival time (ps)           27780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5720   6970  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10320  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2913  13234  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  16584  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_16\/main_0        macrocell31  11196  27780  802043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell31         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 802043p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27780
-------------------------------------   ----- 
End-of-path arrival time (ps)           27780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5720   6970  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10320  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2913  13234  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  16584  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_37\/main_0        macrocell52  11196  27780  802043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell52         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 802043p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27780
-------------------------------------   ----- 
End-of-path arrival time (ps)           27780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5720   6970  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10320  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2913  13234  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  16584  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_63\/main_0        macrocell78  11196  27780  802043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell78         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 802442p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27382
-------------------------------------   ----- 
End-of-path arrival time (ps)           27382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5720   6970  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10320  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2913  13234  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  16584  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_9\/main_0         macrocell24  10798  27382  802442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell24         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 802442p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27382
-------------------------------------   ----- 
End-of-path arrival time (ps)           27382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5720   6970  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10320  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2913  13234  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  16584  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_18\/main_0        macrocell33  10798  27382  802442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell33         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 802442p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27382
-------------------------------------   ----- 
End-of-path arrival time (ps)           27382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5720   6970  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10320  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2913  13234  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  16584  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_39\/main_0        macrocell54  10798  27382  802442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell54         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 802607p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27216
-------------------------------------   ----- 
End-of-path arrival time (ps)           27216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5720   6970  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10320  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2913  13234  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  16584  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_35\/main_0        macrocell50  10632  27216  802607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell50         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 802607p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27216
-------------------------------------   ----- 
End-of-path arrival time (ps)           27216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5720   6970  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10320  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2913  13234  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  16584  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_41\/main_0        macrocell56  10632  27216  802607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell56         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 802607p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27216
-------------------------------------   ----- 
End-of-path arrival time (ps)           27216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5720   6970  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10320  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2913  13234  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  16584  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_51\/main_0        macrocell66  10632  27216  802607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell66         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 802607p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27216
-------------------------------------   ----- 
End-of-path arrival time (ps)           27216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5720   6970  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10320  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2913  13234  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  16584  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_52\/main_0        macrocell67  10632  27216  802607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell67         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 803003p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26820
-------------------------------------   ----- 
End-of-path arrival time (ps)           26820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5720   6970  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10320  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2913  13234  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  16584  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_24\/main_0        macrocell39  10237  26820  803003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell39         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 803003p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26820
-------------------------------------   ----- 
End-of-path arrival time (ps)           26820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5720   6970  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10320  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2913  13234  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  16584  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_26\/main_0        macrocell41  10237  26820  803003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell41         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 803003p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26820
-------------------------------------   ----- 
End-of-path arrival time (ps)           26820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5720   6970  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10320  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2913  13234  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  16584  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_29\/main_0        macrocell44  10237  26820  803003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell44         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 803003p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26820
-------------------------------------   ----- 
End-of-path arrival time (ps)           26820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5720   6970  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10320  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2913  13234  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  16584  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_62\/main_0        macrocell77  10237  26820  803003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell77         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 803368p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26455
-------------------------------------   ----- 
End-of-path arrival time (ps)           26455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5720   6970  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10320  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2913  13234  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  16584  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_11\/main_0        macrocell26   9872  26455  803368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell26         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 803368p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26455
-------------------------------------   ----- 
End-of-path arrival time (ps)           26455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5720   6970  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10320  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2913  13234  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  16584  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_42\/main_0        macrocell57   9872  26455  803368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell57         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 803368p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26455
-------------------------------------   ----- 
End-of-path arrival time (ps)           26455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5720   6970  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10320  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2913  13234  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  16584  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_61\/main_0        macrocell76   9872  26455  803368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell76         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 803383p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26440
-------------------------------------   ----- 
End-of-path arrival time (ps)           26440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5720   6970  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10320  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2913  13234  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  16584  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_20\/main_0        macrocell35   9857  26440  803383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell35         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 803383p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26440
-------------------------------------   ----- 
End-of-path arrival time (ps)           26440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5720   6970  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10320  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2913  13234  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  16584  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_32\/main_0        macrocell47   9857  26440  803383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell47         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 804094p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25730
-------------------------------------   ----- 
End-of-path arrival time (ps)           25730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5720   6970  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10320  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2913  13234  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  16584  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_21\/main_0        macrocell36   9146  25730  804094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell36         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 804094p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25730
-------------------------------------   ----- 
End-of-path arrival time (ps)           25730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5720   6970  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10320  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2913  13234  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  16584  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_33\/main_0        macrocell48   9146  25730  804094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell48         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 804094p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25730
-------------------------------------   ----- 
End-of-path arrival time (ps)           25730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5720   6970  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10320  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2913  13234  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  16584  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_43\/main_0        macrocell58   9146  25730  804094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell58         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 804094p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25730
-------------------------------------   ----- 
End-of-path arrival time (ps)           25730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5720   6970  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10320  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2913  13234  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  16584  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_54\/main_0        macrocell69   9146  25730  804094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell69         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 804624p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25199
-------------------------------------   ----- 
End-of-path arrival time (ps)           25199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5720   6970  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10320  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2913  13234  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  16584  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_19\/main_0        macrocell34   8615  25199  804624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell34         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 804624p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25199
-------------------------------------   ----- 
End-of-path arrival time (ps)           25199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5720   6970  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10320  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2913  13234  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  16584  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_40\/main_0        macrocell55   8615  25199  804624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell55         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 804624p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25199
-------------------------------------   ----- 
End-of-path arrival time (ps)           25199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5720   6970  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10320  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2913  13234  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  16584  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_57\/main_0        macrocell72   8615  25199  804624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell72         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 804692p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25131
-------------------------------------   ----- 
End-of-path arrival time (ps)           25131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5720   6970  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10320  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2913  13234  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  16584  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_12\/main_0        macrocell27   8547  25131  804692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell27         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 804692p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25131
-------------------------------------   ----- 
End-of-path arrival time (ps)           25131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5720   6970  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10320  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2913  13234  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  16584  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_0        macrocell28   8547  25131  804692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell28         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 804692p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25131
-------------------------------------   ----- 
End-of-path arrival time (ps)           25131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5720   6970  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10320  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2913  13234  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  16584  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_28\/main_0        macrocell43   8547  25131  804692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell43         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 804692p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25131
-------------------------------------   ----- 
End-of-path arrival time (ps)           25131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5720   6970  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10320  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2913  13234  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  16584  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_59\/main_0        macrocell74   8547  25131  804692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell74         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 805413p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24410
-------------------------------------   ----- 
End-of-path arrival time (ps)           24410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5720   6970  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10320  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2913  13234  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  16584  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_36\/main_0        macrocell51   7827  24410  805413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell51         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 805413p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24410
-------------------------------------   ----- 
End-of-path arrival time (ps)           24410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5720   6970  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10320  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2913  13234  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  16584  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_50\/main_0        macrocell65   7827  24410  805413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell65         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 805425p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24398
-------------------------------------   ----- 
End-of-path arrival time (ps)           24398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5720   6970  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10320  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2913  13234  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  16584  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_38\/main_0        macrocell53   7814  24398  805425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell53         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 805576p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24248
-------------------------------------   ----- 
End-of-path arrival time (ps)           24248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5720   6970  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10320  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2913  13234  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  16584  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_31\/main_0        macrocell46   7664  24248  805576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell46         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 805576p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24248
-------------------------------------   ----- 
End-of-path arrival time (ps)           24248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5720   6970  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10320  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2913  13234  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  16584  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_44\/main_0        macrocell59   7664  24248  805576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell59         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 805576p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24248
-------------------------------------   ----- 
End-of-path arrival time (ps)           24248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5720   6970  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10320  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2913  13234  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  16584  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_60\/main_0        macrocell75   7664  24248  805576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell75         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 806421p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23402
-------------------------------------   ----- 
End-of-path arrival time (ps)           23402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5720   6970  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10320  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2913  13234  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  16584  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_0\/main_0         macrocell15   6819  23402  806421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell15         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 806421p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23402
-------------------------------------   ----- 
End-of-path arrival time (ps)           23402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5720   6970  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10320  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2913  13234  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  16584  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_1\/main_0         macrocell16   6819  23402  806421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell16         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 806421p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23402
-------------------------------------   ----- 
End-of-path arrival time (ps)           23402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5720   6970  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10320  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2913  13234  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  16584  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_2\/main_0         macrocell17   6819  23402  806421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell17         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 806421p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23402
-------------------------------------   ----- 
End-of-path arrival time (ps)           23402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5720   6970  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10320  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2913  13234  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  16584  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_4\/main_0         macrocell19   6819  23402  806421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell19         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 806434p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23390
-------------------------------------   ----- 
End-of-path arrival time (ps)           23390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5720   6970  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10320  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2913  13234  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  16584  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_3\/main_0         macrocell18   6806  23390  806434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell18         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 806434p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23390
-------------------------------------   ----- 
End-of-path arrival time (ps)           23390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5720   6970  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10320  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2913  13234  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  16584  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_5\/main_0         macrocell20   6806  23390  806434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell20         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 806434p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23390
-------------------------------------   ----- 
End-of-path arrival time (ps)           23390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5720   6970  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10320  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2913  13234  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  16584  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_6\/main_0         macrocell21   6806  23390  806434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell21         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 806434p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23390
-------------------------------------   ----- 
End-of-path arrival time (ps)           23390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5720   6970  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10320  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2913  13234  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  16584  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_7\/main_0         macrocell22   6806  23390  806434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell22         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 807555p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22268
-------------------------------------   ----- 
End-of-path arrival time (ps)           22268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5720   6970  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10320  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2913  13234  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  16584  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_0        macrocell25   5685  22268  807555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell25         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 807555p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22268
-------------------------------------   ----- 
End-of-path arrival time (ps)           22268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5720   6970  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10320  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2913  13234  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  16584  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_15\/main_0        macrocell30   5685  22268  807555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell30         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 807555p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22268
-------------------------------------   ----- 
End-of-path arrival time (ps)           22268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q               macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_10  macrocell1    5720   6970  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q        macrocell1    3350  10320  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8         macrocell2    2913  13234  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q              macrocell2    3350  16584  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_17\/main_0        macrocell32   5685  22268  807555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell32         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 814562p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15261
-------------------------------------   ----- 
End-of-path arrival time (ps)           15261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  798109  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell42  14011  15261  814562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell42         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 814562p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15261
-------------------------------------   ----- 
End-of-path arrival time (ps)           15261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  798109  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell61  14011  15261  814562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell61         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 814562p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15261
-------------------------------------   ----- 
End-of-path arrival time (ps)           15261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  798109  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell71  14011  15261  814562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell71         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 815088p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14735
-------------------------------------   ----- 
End-of-path arrival time (ps)           14735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  798109  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell29  13485  14735  815088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell29         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 815088p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14735
-------------------------------------   ----- 
End-of-path arrival time (ps)           14735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  798109  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell37  13485  14735  815088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell37         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 815088p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14735
-------------------------------------   ----- 
End-of-path arrival time (ps)           14735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  798109  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell38  13485  14735  815088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell38         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 815088p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14735
-------------------------------------   ----- 
End-of-path arrival time (ps)           14735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  798109  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell73  13485  14735  815088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell73         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 815137p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14686
-------------------------------------   ----- 
End-of-path arrival time (ps)           14686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  798434  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell42  13436  14686  815137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell42         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 815137p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14686
-------------------------------------   ----- 
End-of-path arrival time (ps)           14686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  798434  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell61  13436  14686  815137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell61         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 815137p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14686
-------------------------------------   ----- 
End-of-path arrival time (ps)           14686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  798434  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell71  13436  14686  815137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell71         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 815469p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14354
-------------------------------------   ----- 
End-of-path arrival time (ps)           14354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  798109  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell45  13104  14354  815469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell45         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 815469p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14354
-------------------------------------   ----- 
End-of-path arrival time (ps)           14354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  798109  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell49  13104  14354  815469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell49         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 815469p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14354
-------------------------------------   ----- 
End-of-path arrival time (ps)           14354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  798109  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell60  13104  14354  815469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell60         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 815469p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14354
-------------------------------------   ----- 
End-of-path arrival time (ps)           14354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  798109  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell63  13104  14354  815469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell63         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 815490p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14334
-------------------------------------   ----- 
End-of-path arrival time (ps)           14334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q        macrocell9    1250   1250  798109  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell23  13084  14334  815490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell23         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 815490p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14334
-------------------------------------   ----- 
End-of-path arrival time (ps)           14334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  798109  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell62  13084  14334  815490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell62         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 815490p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14334
-------------------------------------   ----- 
End-of-path arrival time (ps)           14334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  798109  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell68  13084  14334  815490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell68         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 815661p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14163
-------------------------------------   ----- 
End-of-path arrival time (ps)           14163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q        macrocell10   1250   1250  798434  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell23  12913  14163  815661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell23         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 815661p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14163
-------------------------------------   ----- 
End-of-path arrival time (ps)           14163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  798434  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell62  12913  14163  815661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell62         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 815661p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14163
-------------------------------------   ----- 
End-of-path arrival time (ps)           14163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  798434  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell68  12913  14163  815661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell68         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 815813p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14010
-------------------------------------   ----- 
End-of-path arrival time (ps)           14010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  798109  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell40  12760  14010  815813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell40         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 815813p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14010
-------------------------------------   ----- 
End-of-path arrival time (ps)           14010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  798109  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell64  12760  14010  815813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell64         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 815813p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14010
-------------------------------------   ----- 
End-of-path arrival time (ps)           14010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  798109  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell70  12760  14010  815813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell70         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 816020p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13803
-------------------------------------   ----- 
End-of-path arrival time (ps)           13803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  798434  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell45  12553  13803  816020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell45         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 816020p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13803
-------------------------------------   ----- 
End-of-path arrival time (ps)           13803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  798434  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell49  12553  13803  816020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell49         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 816020p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13803
-------------------------------------   ----- 
End-of-path arrival time (ps)           13803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  798434  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell60  12553  13803  816020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell60         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 816020p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13803
-------------------------------------   ----- 
End-of-path arrival time (ps)           13803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  798434  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell63  12553  13803  816020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell63         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 816022p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13802
-------------------------------------   ----- 
End-of-path arrival time (ps)           13802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  798434  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell29  12552  13802  816022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell29         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 816022p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13802
-------------------------------------   ----- 
End-of-path arrival time (ps)           13802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  798434  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell37  12552  13802  816022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell37         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 816022p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13802
-------------------------------------   ----- 
End-of-path arrival time (ps)           13802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  798434  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell38  12552  13802  816022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell38         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 816022p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13802
-------------------------------------   ----- 
End-of-path arrival time (ps)           13802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  798434  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell73  12552  13802  816022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell73         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 816385p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13438
-------------------------------------   ----- 
End-of-path arrival time (ps)           13438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  798434  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell40  12188  13438  816385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell40         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 816385p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13438
-------------------------------------   ----- 
End-of-path arrival time (ps)           13438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  798434  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell64  12188  13438  816385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell64         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 816385p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13438
-------------------------------------   ----- 
End-of-path arrival time (ps)           13438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  798434  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell70  12188  13438  816385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell70         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 816871p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12952
-------------------------------------   ----- 
End-of-path arrival time (ps)           12952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q        macrocell10   1250   1250  798434  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell24  11702  12952  816871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell24         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 816871p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12952
-------------------------------------   ----- 
End-of-path arrival time (ps)           12952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  798434  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell33  11702  12952  816871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell33         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 816871p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12952
-------------------------------------   ----- 
End-of-path arrival time (ps)           12952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  798434  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell54  11702  12952  816871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell54         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 817437p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12386
-------------------------------------   ----- 
End-of-path arrival time (ps)           12386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  798434  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell50  11136  12386  817437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell50         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 817437p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12386
-------------------------------------   ----- 
End-of-path arrival time (ps)           12386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  798434  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell56  11136  12386  817437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell56         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 817437p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12386
-------------------------------------   ----- 
End-of-path arrival time (ps)           12386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  798434  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell66  11136  12386  817437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell66         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 817437p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12386
-------------------------------------   ----- 
End-of-path arrival time (ps)           12386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  798434  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell67  11136  12386  817437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell67         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 817751p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12072
-------------------------------------   ----- 
End-of-path arrival time (ps)           12072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  798553  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell29  10822  12072  817751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell29         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 817751p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12072
-------------------------------------   ----- 
End-of-path arrival time (ps)           12072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  798553  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell37  10822  12072  817751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell37         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 817751p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12072
-------------------------------------   ----- 
End-of-path arrival time (ps)           12072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  798553  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell38  10822  12072  817751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell38         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 817751p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12072
-------------------------------------   ----- 
End-of-path arrival time (ps)           12072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  798553  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell73  10822  12072  817751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell73         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 817755p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12068
-------------------------------------   ----- 
End-of-path arrival time (ps)           12068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  798553  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell45  10818  12068  817755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell45         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 817755p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12068
-------------------------------------   ----- 
End-of-path arrival time (ps)           12068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  798553  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell49  10818  12068  817755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell49         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 817755p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12068
-------------------------------------   ----- 
End-of-path arrival time (ps)           12068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  798553  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell60  10818  12068  817755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell60         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 817755p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12068
-------------------------------------   ----- 
End-of-path arrival time (ps)           12068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  798553  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell63  10818  12068  817755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell63         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 817775p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12048
-------------------------------------   ----- 
End-of-path arrival time (ps)           12048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  798553  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell42  10798  12048  817775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell42         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 817775p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12048
-------------------------------------   ----- 
End-of-path arrival time (ps)           12048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  798553  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell61  10798  12048  817775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell61         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 817775p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12048
-------------------------------------   ----- 
End-of-path arrival time (ps)           12048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  798553  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell71  10798  12048  817775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell71         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 817778p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12045
-------------------------------------   ----- 
End-of-path arrival time (ps)           12045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q        macrocell12   1250   1250  798553  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell23  10795  12045  817778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell23         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 817778p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12045
-------------------------------------   ----- 
End-of-path arrival time (ps)           12045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  798553  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell62  10795  12045  817778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell62         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 817778p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12045
-------------------------------------   ----- 
End-of-path arrival time (ps)           12045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  798553  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell68  10795  12045  817778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell68         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 818001p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11823
-------------------------------------   ----- 
End-of-path arrival time (ps)           11823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  798109  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell50  10573  11823  818001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell50         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 818001p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11823
-------------------------------------   ----- 
End-of-path arrival time (ps)           11823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  798109  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell56  10573  11823  818001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell56         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 818001p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11823
-------------------------------------   ----- 
End-of-path arrival time (ps)           11823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  798109  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell66  10573  11823  818001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell66         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 818001p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11823
-------------------------------------   ----- 
End-of-path arrival time (ps)           11823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  798109  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell67  10573  11823  818001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell67         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 818005p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11818
-------------------------------------   ----- 
End-of-path arrival time (ps)           11818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  798109  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell31  10568  11818  818005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell31         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 818005p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11818
-------------------------------------   ----- 
End-of-path arrival time (ps)           11818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  798109  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell52  10568  11818  818005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell52         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 818005p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11818
-------------------------------------   ----- 
End-of-path arrival time (ps)           11818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  798109  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell78  10568  11818  818005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell78         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 818557p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11266
-------------------------------------   ----- 
End-of-path arrival time (ps)           11266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  798216  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell29  10016  11266  818557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell29         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 818557p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11266
-------------------------------------   ----- 
End-of-path arrival time (ps)           11266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  798216  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell37  10016  11266  818557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell37         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 818557p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11266
-------------------------------------   ----- 
End-of-path arrival time (ps)           11266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  798216  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell38  10016  11266  818557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell38         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 818557p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11266
-------------------------------------   ----- 
End-of-path arrival time (ps)           11266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  798216  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell73  10016  11266  818557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell73         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 818569p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11255
-------------------------------------   ----- 
End-of-path arrival time (ps)           11255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q        macrocell11   1250   1250  798216  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell23  10005  11255  818569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell23         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 818569p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11255
-------------------------------------   ----- 
End-of-path arrival time (ps)           11255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  798216  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell62  10005  11255  818569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell62         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 818569p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11255
-------------------------------------   ----- 
End-of-path arrival time (ps)           11255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  798216  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell68  10005  11255  818569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell68         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 818690p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11134
-------------------------------------   ----- 
End-of-path arrival time (ps)           11134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  798216  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell45   9884  11134  818690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell45         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 818690p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11134
-------------------------------------   ----- 
End-of-path arrival time (ps)           11134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  798216  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell49   9884  11134  818690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell49         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 818690p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11134
-------------------------------------   ----- 
End-of-path arrival time (ps)           11134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  798216  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell60   9884  11134  818690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell60         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 818690p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11134
-------------------------------------   ----- 
End-of-path arrival time (ps)           11134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  798216  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell63   9884  11134  818690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell63         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 818713p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11110
-------------------------------------   ----- 
End-of-path arrival time (ps)           11110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q        macrocell9    1250   1250  798109  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell24   9860  11110  818713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell24         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 818713p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11110
-------------------------------------   ----- 
End-of-path arrival time (ps)           11110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  798109  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell33   9860  11110  818713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell33         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 818713p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11110
-------------------------------------   ----- 
End-of-path arrival time (ps)           11110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  798109  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell54   9860  11110  818713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell54         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 818818p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11005
-------------------------------------   ----- 
End-of-path arrival time (ps)           11005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  798434  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell31   9755  11005  818818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell31         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 818818p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11005
-------------------------------------   ----- 
End-of-path arrival time (ps)           11005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  798434  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell52   9755  11005  818818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell52         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 818818p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11005
-------------------------------------   ----- 
End-of-path arrival time (ps)           11005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  798434  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell78   9755  11005  818818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell78         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 819109p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10714
-------------------------------------   ----- 
End-of-path arrival time (ps)           10714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q        macrocell12   1250   1250  798553  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell24   9464  10714  819109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell24         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 819109p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10714
-------------------------------------   ----- 
End-of-path arrival time (ps)           10714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  798553  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell33   9464  10714  819109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell33         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 819109p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10714
-------------------------------------   ----- 
End-of-path arrival time (ps)           10714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  798553  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell54   9464  10714  819109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell54         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 819140p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10683
-------------------------------------   ----- 
End-of-path arrival time (ps)           10683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell29   9433  10683  819140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell29         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 819140p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10683
-------------------------------------   ----- 
End-of-path arrival time (ps)           10683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell37   9433  10683  819140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell37         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 819140p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10683
-------------------------------------   ----- 
End-of-path arrival time (ps)           10683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell38   9433  10683  819140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell38         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 819140p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10683
-------------------------------------   ----- 
End-of-path arrival time (ps)           10683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell73   9433  10683  819140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell73         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_IR:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \ADC_IR:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 819153p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -4060
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10120
-------------------------------------   ----- 
End-of-path arrival time (ps)           10120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:CtrlReg\/clock                            controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_IR:bSAR_SEQ:CtrlReg\/control_1      controlcell1   1210   1210  819153  RISE       1
\ADC_IR:bSAR_SEQ:cnt_enable\/main_1      macrocell3     2636   3846  819153  RISE       1
\ADC_IR:bSAR_SEQ:cnt_enable\/q           macrocell3     3350   7196  819153  RISE       1
\ADC_IR:bSAR_SEQ:ChannelCounter\/enable  count7cell     2925  10120  819153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 819173p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10651
-------------------------------------   ----- 
End-of-path arrival time (ps)           10651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  798553  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell40   9401  10651  819173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell40         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 819173p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10651
-------------------------------------   ----- 
End-of-path arrival time (ps)           10651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  798553  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell64   9401  10651  819173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell64         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 819173p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10651
-------------------------------------   ----- 
End-of-path arrival time (ps)           10651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  798553  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell70   9401  10651  819173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell70         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 819256p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10568
-------------------------------------   ----- 
End-of-path arrival time (ps)           10568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  798216  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell42   9318  10568  819256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell42         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 819256p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10568
-------------------------------------   ----- 
End-of-path arrival time (ps)           10568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  798216  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell61   9318  10568  819256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell61         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 819256p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10568
-------------------------------------   ----- 
End-of-path arrival time (ps)           10568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  798216  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell71   9318  10568  819256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell71         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 819270p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10553
-------------------------------------   ----- 
End-of-path arrival time (ps)           10553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  798109  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell39   9303  10553  819270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell39         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 819270p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10553
-------------------------------------   ----- 
End-of-path arrival time (ps)           10553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  798109  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell41   9303  10553  819270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell41         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 819270p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10553
-------------------------------------   ----- 
End-of-path arrival time (ps)           10553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  798109  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell44   9303  10553  819270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell44         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 819270p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10553
-------------------------------------   ----- 
End-of-path arrival time (ps)           10553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  798109  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell77   9303  10553  819270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell77         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 819443p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10380
-------------------------------------   ----- 
End-of-path arrival time (ps)           10380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell51   9130  10380  819443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell51         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 819443p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10380
-------------------------------------   ----- 
End-of-path arrival time (ps)           10380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell65   9130  10380  819443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell65         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 819621p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10203
-------------------------------------   ----- 
End-of-path arrival time (ps)           10203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  798434  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell39   8953  10203  819621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell39         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 819621p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10203
-------------------------------------   ----- 
End-of-path arrival time (ps)           10203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  798434  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell41   8953  10203  819621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell41         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 819621p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10203
-------------------------------------   ----- 
End-of-path arrival time (ps)           10203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  798434  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell44   8953  10203  819621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell44         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 819621p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10203
-------------------------------------   ----- 
End-of-path arrival time (ps)           10203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  798434  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell77   8953  10203  819621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell77         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 819667p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10157
-------------------------------------   ----- 
End-of-path arrival time (ps)           10157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell42   8907  10157  819667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell42         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 819667p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10157
-------------------------------------   ----- 
End-of-path arrival time (ps)           10157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell61   8907  10157  819667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell61         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 819667p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10157
-------------------------------------   ----- 
End-of-path arrival time (ps)           10157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell71   8907  10157  819667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell71         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 819680p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10143
-------------------------------------   ----- 
End-of-path arrival time (ps)           10143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  798553  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell39   8893  10143  819680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell39         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 819680p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10143
-------------------------------------   ----- 
End-of-path arrival time (ps)           10143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  798553  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell41   8893  10143  819680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell41         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 819680p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10143
-------------------------------------   ----- 
End-of-path arrival time (ps)           10143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  798553  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell44   8893  10143  819680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell44         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 819680p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10143
-------------------------------------   ----- 
End-of-path arrival time (ps)           10143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  798553  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell77   8893  10143  819680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell77         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 820030p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9793
-------------------------------------   ---- 
End-of-path arrival time (ps)           9793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell25   8543   9793  820030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell25         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 820030p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9793
-------------------------------------   ---- 
End-of-path arrival time (ps)           9793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell30   8543   9793  820030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell30         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 820030p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9793
-------------------------------------   ---- 
End-of-path arrival time (ps)           9793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell32   8543   9793  820030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell32         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 820038p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9786
-------------------------------------   ---- 
End-of-path arrival time (ps)           9786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell45   8536   9786  820038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell45         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 820038p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9786
-------------------------------------   ---- 
End-of-path arrival time (ps)           9786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell49   8536   9786  820038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell49         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 820038p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9786
-------------------------------------   ---- 
End-of-path arrival time (ps)           9786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell60   8536   9786  820038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell60         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 820038p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9786
-------------------------------------   ---- 
End-of-path arrival time (ps)           9786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell63   8536   9786  820038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell63         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 820045p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9778
-------------------------------------   ---- 
End-of-path arrival time (ps)           9778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q        macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell23   8528   9778  820045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell23         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 820045p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9778
-------------------------------------   ---- 
End-of-path arrival time (ps)           9778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell62   8528   9778  820045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell62         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 820045p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9778
-------------------------------------   ---- 
End-of-path arrival time (ps)           9778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell68   8528   9778  820045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell68         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 820131p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9692
-------------------------------------   ---- 
End-of-path arrival time (ps)           9692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  798553  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell50   8442   9692  820131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell50         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 820131p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9692
-------------------------------------   ---- 
End-of-path arrival time (ps)           9692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  798553  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell56   8442   9692  820131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell56         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 820131p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9692
-------------------------------------   ---- 
End-of-path arrival time (ps)           9692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  798553  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell66   8442   9692  820131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell66         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 820131p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9692
-------------------------------------   ---- 
End-of-path arrival time (ps)           9692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  798553  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell67   8442   9692  820131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell67         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 820134p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9689
-------------------------------------   ---- 
End-of-path arrival time (ps)           9689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  798553  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell31   8439   9689  820134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell31         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 820134p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9689
-------------------------------------   ---- 
End-of-path arrival time (ps)           9689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  798553  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell52   8439   9689  820134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell52         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 820134p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9689
-------------------------------------   ---- 
End-of-path arrival time (ps)           9689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  798553  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell78   8439   9689  820134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell78         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 820419p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9404
-------------------------------------   ---- 
End-of-path arrival time (ps)           9404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell46   8154   9404  820419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell46         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 820419p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9404
-------------------------------------   ---- 
End-of-path arrival time (ps)           9404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell59   8154   9404  820419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell59         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 820419p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9404
-------------------------------------   ---- 
End-of-path arrival time (ps)           9404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell75   8154   9404  820419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell75         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 820436p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9388
-------------------------------------   ---- 
End-of-path arrival time (ps)           9388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell53   8138   9388  820436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell53         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 820609p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9214
-------------------------------------   ---- 
End-of-path arrival time (ps)           9214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell46   7964   9214  820609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell46         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 820609p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9214
-------------------------------------   ---- 
End-of-path arrival time (ps)           9214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell59   7964   9214  820609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell59         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 820609p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9214
-------------------------------------   ---- 
End-of-path arrival time (ps)           9214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell75   7964   9214  820609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell75         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 820612p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9211
-------------------------------------   ---- 
End-of-path arrival time (ps)           9211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell51   7961   9211  820612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell51         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 820612p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9211
-------------------------------------   ---- 
End-of-path arrival time (ps)           9211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell65   7961   9211  820612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell65         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 820626p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9197
-------------------------------------   ---- 
End-of-path arrival time (ps)           9197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell25   7947   9197  820626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell25         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 820626p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9197
-------------------------------------   ---- 
End-of-path arrival time (ps)           9197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell30   7947   9197  820626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell30         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 820626p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9197
-------------------------------------   ---- 
End-of-path arrival time (ps)           9197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell32   7947   9197  820626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell32         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 820631p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9192
-------------------------------------   ---- 
End-of-path arrival time (ps)           9192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell53   7942   9192  820631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell53         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 820698p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9125
-------------------------------------   ---- 
End-of-path arrival time (ps)           9125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  798216  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell46   7875   9125  820698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell46         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 820698p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9125
-------------------------------------   ---- 
End-of-path arrival time (ps)           9125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  798216  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell59   7875   9125  820698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell59         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 820698p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9125
-------------------------------------   ---- 
End-of-path arrival time (ps)           9125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  798216  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell75   7875   9125  820698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell75         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 820776p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9047
-------------------------------------   ---- 
End-of-path arrival time (ps)           9047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell40   7797   9047  820776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell40         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 820776p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9047
-------------------------------------   ---- 
End-of-path arrival time (ps)           9047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell64   7797   9047  820776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell64         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 820776p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9047
-------------------------------------   ---- 
End-of-path arrival time (ps)           9047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell70   7797   9047  820776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell70         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 821091p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8733
-------------------------------------   ---- 
End-of-path arrival time (ps)           8733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  798109  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell34   7483   8733  821091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell34         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 821091p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8733
-------------------------------------   ---- 
End-of-path arrival time (ps)           8733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  798109  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell55   7483   8733  821091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell55         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 821091p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8733
-------------------------------------   ---- 
End-of-path arrival time (ps)           8733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  798109  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell72   7483   8733  821091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell72         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 821092p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8732
-------------------------------------   ---- 
End-of-path arrival time (ps)           8732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  798109  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell26   7482   8732  821092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell26         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 821092p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8732
-------------------------------------   ---- 
End-of-path arrival time (ps)           8732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  798109  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell57   7482   8732  821092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell57         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 821092p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8732
-------------------------------------   ---- 
End-of-path arrival time (ps)           8732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  798109  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell76   7482   8732  821092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell76         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 821108p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8716
-------------------------------------   ---- 
End-of-path arrival time (ps)           8716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  798109  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell35   7466   8716  821108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell35         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 821108p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8716
-------------------------------------   ---- 
End-of-path arrival time (ps)           8716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  798109  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell47   7466   8716  821108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell47         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 821256p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8567
-------------------------------------   ---- 
End-of-path arrival time (ps)           8567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  798216  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell51   7317   8567  821256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell51         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 821256p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8567
-------------------------------------   ---- 
End-of-path arrival time (ps)           8567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  798216  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell65   7317   8567  821256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell65         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 821417p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8406
-------------------------------------   ---- 
End-of-path arrival time (ps)           8406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell29   7156   8406  821417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell29         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 821417p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8406
-------------------------------------   ---- 
End-of-path arrival time (ps)           8406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell37   7156   8406  821417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell37         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 821417p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8406
-------------------------------------   ---- 
End-of-path arrival time (ps)           8406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell38   7156   8406  821417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell38         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 821417p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8406
-------------------------------------   ---- 
End-of-path arrival time (ps)           8406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell73   7156   8406  821417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell73         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 821417p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8406
-------------------------------------   ---- 
End-of-path arrival time (ps)           8406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell45   7156   8406  821417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell45         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 821417p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8406
-------------------------------------   ---- 
End-of-path arrival time (ps)           8406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell49   7156   8406  821417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell49         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 821417p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8406
-------------------------------------   ---- 
End-of-path arrival time (ps)           8406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell60   7156   8406  821417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell60         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 821417p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8406
-------------------------------------   ---- 
End-of-path arrival time (ps)           8406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell63   7156   8406  821417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell63         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 821430p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8393
-------------------------------------   ---- 
End-of-path arrival time (ps)           8393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q        macrocell13   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell23   7143   8393  821430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell23         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 821430p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8393
-------------------------------------   ---- 
End-of-path arrival time (ps)           8393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell62   7143   8393  821430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell62         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 821430p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8393
-------------------------------------   ---- 
End-of-path arrival time (ps)           8393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell68   7143   8393  821430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell68         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 821431p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8393
-------------------------------------   ---- 
End-of-path arrival time (ps)           8393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell42   7143   8393  821431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell42         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 821431p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8393
-------------------------------------   ---- 
End-of-path arrival time (ps)           8393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell61   7143   8393  821431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell61         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 821431p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8393
-------------------------------------   ---- 
End-of-path arrival time (ps)           8393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell71   7143   8393  821431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell71         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 821701p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8122
-------------------------------------   ---- 
End-of-path arrival time (ps)           8122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  798216  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell25   6872   8122  821701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell25         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 821701p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8122
-------------------------------------   ---- 
End-of-path arrival time (ps)           8122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  798216  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell30   6872   8122  821701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell30         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 821701p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8122
-------------------------------------   ---- 
End-of-path arrival time (ps)           8122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  798216  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell32   6872   8122  821701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell32         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 821703p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8120
-------------------------------------   ---- 
End-of-path arrival time (ps)           8120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  798216  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell53   6870   8120  821703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell53         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 821723p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8100
-------------------------------------   ---- 
End-of-path arrival time (ps)           8100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  798216  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell50   6850   8100  821723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell50         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 821723p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8100
-------------------------------------   ---- 
End-of-path arrival time (ps)           8100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  798216  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell56   6850   8100  821723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell56         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 821723p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8100
-------------------------------------   ---- 
End-of-path arrival time (ps)           8100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  798216  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell66   6850   8100  821723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell66         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 821723p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8100
-------------------------------------   ---- 
End-of-path arrival time (ps)           8100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  798216  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell67   6850   8100  821723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell67         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 821728p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8096
-------------------------------------   ---- 
End-of-path arrival time (ps)           8096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  798216  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell31   6846   8096  821728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell31         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 821728p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8096
-------------------------------------   ---- 
End-of-path arrival time (ps)           8096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  798216  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell52   6846   8096  821728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell52         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 821728p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8096
-------------------------------------   ---- 
End-of-path arrival time (ps)           8096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  798216  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell78   6846   8096  821728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell78         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 821770p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8053
-------------------------------------   ---- 
End-of-path arrival time (ps)           8053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  798434  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell35   6803   8053  821770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell35         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 821770p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8053
-------------------------------------   ---- 
End-of-path arrival time (ps)           8053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  798434  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell47   6803   8053  821770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell47         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 821905p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7918
-------------------------------------   ---- 
End-of-path arrival time (ps)           7918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  798553  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell26   6668   7918  821905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell26         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 821905p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7918
-------------------------------------   ---- 
End-of-path arrival time (ps)           7918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  798553  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell57   6668   7918  821905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell57         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 821905p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7918
-------------------------------------   ---- 
End-of-path arrival time (ps)           7918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  798553  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell76   6668   7918  821905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell76         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 821909p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7914
-------------------------------------   ---- 
End-of-path arrival time (ps)           7914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  798553  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell34   6664   7914  821909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell34         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 821909p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7914
-------------------------------------   ---- 
End-of-path arrival time (ps)           7914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  798553  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell55   6664   7914  821909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell55         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 821909p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7914
-------------------------------------   ---- 
End-of-path arrival time (ps)           7914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  798553  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell72   6664   7914  821909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell72         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 821931p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7892
-------------------------------------   ---- 
End-of-path arrival time (ps)           7892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  798553  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell36   6642   7892  821931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell36         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 821931p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7892
-------------------------------------   ---- 
End-of-path arrival time (ps)           7892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  798553  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell48   6642   7892  821931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell48         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 821931p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7892
-------------------------------------   ---- 
End-of-path arrival time (ps)           7892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  798553  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell58   6642   7892  821931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell58         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 821931p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7892
-------------------------------------   ---- 
End-of-path arrival time (ps)           7892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  798553  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell69   6642   7892  821931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell69         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 821934p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7889
-------------------------------------   ---- 
End-of-path arrival time (ps)           7889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  798553  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell35   6639   7889  821934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell35         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 821934p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7889
-------------------------------------   ---- 
End-of-path arrival time (ps)           7889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  798553  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell47   6639   7889  821934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell47         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 822017p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7806
-------------------------------------   ---- 
End-of-path arrival time (ps)           7806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q        macrocell13   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell18   6556   7806  822017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell18         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 822017p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7806
-------------------------------------   ---- 
End-of-path arrival time (ps)           7806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q        macrocell13   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell20   6556   7806  822017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell20         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 822017p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7806
-------------------------------------   ---- 
End-of-path arrival time (ps)           7806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q        macrocell13   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell21   6556   7806  822017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell21         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 822017p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7806
-------------------------------------   ---- 
End-of-path arrival time (ps)           7806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q        macrocell13   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell22   6556   7806  822017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell22         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 822021p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7803
-------------------------------------   ---- 
End-of-path arrival time (ps)           7803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell27   6553   7803  822021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell27         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 822021p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7803
-------------------------------------   ---- 
End-of-path arrival time (ps)           7803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell28   6553   7803  822021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell28         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 822021p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7803
-------------------------------------   ---- 
End-of-path arrival time (ps)           7803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell43   6553   7803  822021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell43         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 822021p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7803
-------------------------------------   ---- 
End-of-path arrival time (ps)           7803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell74   6553   7803  822021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell74         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 822035p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7789
-------------------------------------   ---- 
End-of-path arrival time (ps)           7789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q        macrocell13   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell15   6539   7789  822035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell15         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 822035p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7789
-------------------------------------   ---- 
End-of-path arrival time (ps)           7789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q        macrocell13   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell16   6539   7789  822035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell16         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 822035p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7789
-------------------------------------   ---- 
End-of-path arrival time (ps)           7789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q        macrocell13   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell17   6539   7789  822035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell17         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 822035p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7789
-------------------------------------   ---- 
End-of-path arrival time (ps)           7789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q        macrocell13   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell19   6539   7789  822035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell19         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 822148p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7675
-------------------------------------   ---- 
End-of-path arrival time (ps)           7675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q        macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell18   6425   7675  822148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell18         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 822148p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7675
-------------------------------------   ---- 
End-of-path arrival time (ps)           7675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q        macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell20   6425   7675  822148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell20         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 822148p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7675
-------------------------------------   ---- 
End-of-path arrival time (ps)           7675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q        macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell21   6425   7675  822148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell21         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 822148p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7675
-------------------------------------   ---- 
End-of-path arrival time (ps)           7675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q        macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell22   6425   7675  822148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell22         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 822168p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7656
-------------------------------------   ---- 
End-of-path arrival time (ps)           7656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q        macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell15   6406   7656  822168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell15         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 822168p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7656
-------------------------------------   ---- 
End-of-path arrival time (ps)           7656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q        macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell16   6406   7656  822168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell16         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 822168p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7656
-------------------------------------   ---- 
End-of-path arrival time (ps)           7656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q        macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell17   6406   7656  822168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell17         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 822168p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7656
-------------------------------------   ---- 
End-of-path arrival time (ps)           7656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q        macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell19   6406   7656  822168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell19         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 822189p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7634
-------------------------------------   ---- 
End-of-path arrival time (ps)           7634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  798216  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell40   6384   7634  822189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell40         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 822189p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7634
-------------------------------------   ---- 
End-of-path arrival time (ps)           7634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  798216  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell64   6384   7634  822189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell64         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 822189p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7634
-------------------------------------   ---- 
End-of-path arrival time (ps)           7634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  798216  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell70   6384   7634  822189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell70         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 822206p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7618
-------------------------------------   ---- 
End-of-path arrival time (ps)           7618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q        macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell24   6368   7618  822206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell24         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 822206p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7618
-------------------------------------   ---- 
End-of-path arrival time (ps)           7618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell33   6368   7618  822206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell33         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 822206p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7618
-------------------------------------   ---- 
End-of-path arrival time (ps)           7618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell54   6368   7618  822206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell54         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 822289p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7535
-------------------------------------   ---- 
End-of-path arrival time (ps)           7535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q        macrocell11   1250   1250  798216  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell24   6285   7535  822289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell24         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 822289p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7535
-------------------------------------   ---- 
End-of-path arrival time (ps)           7535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  798216  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell33   6285   7535  822289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell33         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 822289p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7535
-------------------------------------   ---- 
End-of-path arrival time (ps)           7535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  798216  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell54   6285   7535  822289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell54         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 822365p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7458
-------------------------------------   ---- 
End-of-path arrival time (ps)           7458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  798434  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell26   6208   7458  822365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell26         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 822365p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7458
-------------------------------------   ---- 
End-of-path arrival time (ps)           7458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  798434  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell57   6208   7458  822365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell57         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 822365p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7458
-------------------------------------   ---- 
End-of-path arrival time (ps)           7458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  798434  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell76   6208   7458  822365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell76         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 822367p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7457
-------------------------------------   ---- 
End-of-path arrival time (ps)           7457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  798434  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell34   6207   7457  822367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell34         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 822367p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7457
-------------------------------------   ---- 
End-of-path arrival time (ps)           7457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  798434  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell55   6207   7457  822367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell55         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 822367p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7457
-------------------------------------   ---- 
End-of-path arrival time (ps)           7457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  798434  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell72   6207   7457  822367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell72         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 822367p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7457
-------------------------------------   ---- 
End-of-path arrival time (ps)           7457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q        macrocell9    1250   1250  798109  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell15   6207   7457  822367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell15         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 822367p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7457
-------------------------------------   ---- 
End-of-path arrival time (ps)           7457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q        macrocell9    1250   1250  798109  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell16   6207   7457  822367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell16         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 822367p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7457
-------------------------------------   ---- 
End-of-path arrival time (ps)           7457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q        macrocell9    1250   1250  798109  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell17   6207   7457  822367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell17         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 822367p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7457
-------------------------------------   ---- 
End-of-path arrival time (ps)           7457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q        macrocell9    1250   1250  798109  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell19   6207   7457  822367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell19         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 822385p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7439
-------------------------------------   ---- 
End-of-path arrival time (ps)           7439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  798434  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell36   6189   7439  822385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell36         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 822385p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7439
-------------------------------------   ---- 
End-of-path arrival time (ps)           7439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  798434  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell48   6189   7439  822385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell48         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 822385p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7439
-------------------------------------   ---- 
End-of-path arrival time (ps)           7439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  798434  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell58   6189   7439  822385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell58         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 822385p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7439
-------------------------------------   ---- 
End-of-path arrival time (ps)           7439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  798434  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell69   6189   7439  822385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell69         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 822419p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7404
-------------------------------------   ---- 
End-of-path arrival time (ps)           7404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  798109  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell36   6154   7404  822419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell36         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 822419p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7404
-------------------------------------   ---- 
End-of-path arrival time (ps)           7404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  798109  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell48   6154   7404  822419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell48         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 822419p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7404
-------------------------------------   ---- 
End-of-path arrival time (ps)           7404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  798109  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell58   6154   7404  822419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell58         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 822419p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7404
-------------------------------------   ---- 
End-of-path arrival time (ps)           7404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  798109  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell69   6154   7404  822419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell69         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 822446p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7378
-------------------------------------   ---- 
End-of-path arrival time (ps)           7378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q        macrocell11   1250   1250  798216  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell18   6128   7378  822446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell18         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 822446p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7378
-------------------------------------   ---- 
End-of-path arrival time (ps)           7378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q        macrocell11   1250   1250  798216  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell20   6128   7378  822446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell20         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 822446p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7378
-------------------------------------   ---- 
End-of-path arrival time (ps)           7378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q        macrocell11   1250   1250  798216  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell21   6128   7378  822446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell21         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 822446p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7378
-------------------------------------   ---- 
End-of-path arrival time (ps)           7378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q        macrocell11   1250   1250  798216  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell22   6128   7378  822446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell22         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 822576p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7248
-------------------------------------   ---- 
End-of-path arrival time (ps)           7248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  800191  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell12   5308   7248  822576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 822660p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7163
-------------------------------------   ---- 
End-of-path arrival time (ps)           7163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  798434  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell27   5913   7163  822660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell27         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 822660p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7163
-------------------------------------   ---- 
End-of-path arrival time (ps)           7163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  798434  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell28   5913   7163  822660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell28         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 822660p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7163
-------------------------------------   ---- 
End-of-path arrival time (ps)           7163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  798434  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell43   5913   7163  822660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell43         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 822660p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7163
-------------------------------------   ---- 
End-of-path arrival time (ps)           7163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  798434  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell74   5913   7163  822660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell74         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 822749p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7075
-------------------------------------   ---- 
End-of-path arrival time (ps)           7075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell39   5825   7075  822749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell39         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 822749p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7075
-------------------------------------   ---- 
End-of-path arrival time (ps)           7075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell41   5825   7075  822749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell41         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 822749p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7075
-------------------------------------   ---- 
End-of-path arrival time (ps)           7075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell44   5825   7075  822749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell44         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 822749p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7075
-------------------------------------   ---- 
End-of-path arrival time (ps)           7075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell77   5825   7075  822749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell77         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 822842p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6981
-------------------------------------   ---- 
End-of-path arrival time (ps)           6981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell40   5731   6981  822842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell40         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 822842p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6981
-------------------------------------   ---- 
End-of-path arrival time (ps)           6981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell64   5731   6981  822842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell64         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 822842p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6981
-------------------------------------   ---- 
End-of-path arrival time (ps)           6981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell70   5731   6981  822842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell70         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 822898p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6925
-------------------------------------   ---- 
End-of-path arrival time (ps)           6925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1940   1940  799573  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell9    4985   6925  822898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 823182p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6641
-------------------------------------   ---- 
End-of-path arrival time (ps)           6641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell31   5391   6641  823182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell31         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 823182p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6641
-------------------------------------   ---- 
End-of-path arrival time (ps)           6641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell52   5391   6641  823182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell52         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 823182p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6641
-------------------------------------   ---- 
End-of-path arrival time (ps)           6641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell78   5391   6641  823182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell78         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 823186p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6638
-------------------------------------   ---- 
End-of-path arrival time (ps)           6638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell50   5388   6638  823186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell50         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 823186p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6638
-------------------------------------   ---- 
End-of-path arrival time (ps)           6638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell56   5388   6638  823186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell56         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 823186p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6638
-------------------------------------   ---- 
End-of-path arrival time (ps)           6638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell66   5388   6638  823186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell66         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 823186p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6638
-------------------------------------   ---- 
End-of-path arrival time (ps)           6638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell67   5388   6638  823186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell67         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_IR:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \ADC_IR:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 823354p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -5360
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 827973

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4620
-------------------------------------   ---- 
End-of-path arrival time (ps)           4620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:CtrlReg\/clock                            controlcell1        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_IR:bSAR_SEQ:CtrlReg\/control_1    controlcell1   1210   1210  819153  RISE       1
\ADC_IR:bSAR_SEQ:ChannelCounter\/load  count7cell     3410   4620  823354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 823358p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6465
-------------------------------------   ---- 
End-of-path arrival time (ps)           6465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q        macrocell12   1250   1250  798553  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell15   5215   6465  823358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell15         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 823358p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6465
-------------------------------------   ---- 
End-of-path arrival time (ps)           6465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q        macrocell12   1250   1250  798553  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell16   5215   6465  823358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell16         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 823358p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6465
-------------------------------------   ---- 
End-of-path arrival time (ps)           6465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q        macrocell12   1250   1250  798553  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell17   5215   6465  823358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell17         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 823358p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6465
-------------------------------------   ---- 
End-of-path arrival time (ps)           6465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q        macrocell12   1250   1250  798553  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell19   5215   6465  823358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell19         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 823363p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6460
-------------------------------------   ---- 
End-of-path arrival time (ps)           6460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  798109  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell27   5210   6460  823363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell27         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 823363p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6460
-------------------------------------   ---- 
End-of-path arrival time (ps)           6460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  798109  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell28   5210   6460  823363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell28         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 823363p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6460
-------------------------------------   ---- 
End-of-path arrival time (ps)           6460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  798109  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell43   5210   6460  823363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell43         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 823363p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6460
-------------------------------------   ---- 
End-of-path arrival time (ps)           6460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  798109  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell74   5210   6460  823363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell74         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 823367p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6456
-------------------------------------   ---- 
End-of-path arrival time (ps)           6456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q        macrocell9    1250   1250  798109  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell18   5206   6456  823367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell18         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 823367p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6456
-------------------------------------   ---- 
End-of-path arrival time (ps)           6456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q        macrocell9    1250   1250  798109  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell20   5206   6456  823367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell20         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 823367p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6456
-------------------------------------   ---- 
End-of-path arrival time (ps)           6456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q        macrocell9    1250   1250  798109  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell21   5206   6456  823367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell21         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 823367p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6456
-------------------------------------   ---- 
End-of-path arrival time (ps)           6456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q        macrocell9    1250   1250  798109  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell22   5206   6456  823367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell22         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 823380p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6444
-------------------------------------   ---- 
End-of-path arrival time (ps)           6444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell27   5194   6444  823380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell27         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 823380p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6444
-------------------------------------   ---- 
End-of-path arrival time (ps)           6444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell28   5194   6444  823380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell28         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 823380p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6444
-------------------------------------   ---- 
End-of-path arrival time (ps)           6444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell43   5194   6444  823380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell43         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 823380p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6444
-------------------------------------   ---- 
End-of-path arrival time (ps)           6444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell74   5194   6444  823380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell74         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 823384p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6440
-------------------------------------   ---- 
End-of-path arrival time (ps)           6440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q        macrocell12   1250   1250  798553  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell18   5190   6440  823384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell18         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 823384p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6440
-------------------------------------   ---- 
End-of-path arrival time (ps)           6440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q        macrocell12   1250   1250  798553  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell20   5190   6440  823384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell20         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 823384p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6440
-------------------------------------   ---- 
End-of-path arrival time (ps)           6440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q        macrocell12   1250   1250  798553  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell21   5190   6440  823384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell21         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 823384p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6440
-------------------------------------   ---- 
End-of-path arrival time (ps)           6440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q        macrocell12   1250   1250  798553  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell22   5190   6440  823384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell22         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 823387p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6436
-------------------------------------   ---- 
End-of-path arrival time (ps)           6436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  798553  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell27   5186   6436  823387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell27         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 823387p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6436
-------------------------------------   ---- 
End-of-path arrival time (ps)           6436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  798553  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell28   5186   6436  823387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell28         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 823387p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6436
-------------------------------------   ---- 
End-of-path arrival time (ps)           6436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  798553  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell43   5186   6436  823387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell43         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 823387p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6436
-------------------------------------   ---- 
End-of-path arrival time (ps)           6436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  798553  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell74   5186   6436  823387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell74         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 823415p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6408
-------------------------------------   ---- 
End-of-path arrival time (ps)           6408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  798216  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell27   5158   6408  823415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell27         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 823415p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6408
-------------------------------------   ---- 
End-of-path arrival time (ps)           6408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  798216  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell28   5158   6408  823415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell28         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 823415p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6408
-------------------------------------   ---- 
End-of-path arrival time (ps)           6408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  798216  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell43   5158   6408  823415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell43         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 823415p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6408
-------------------------------------   ---- 
End-of-path arrival time (ps)           6408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  798216  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell74   5158   6408  823415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell74         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 823431p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6392
-------------------------------------   ---- 
End-of-path arrival time (ps)           6392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q        macrocell11   1250   1250  798216  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell15   5142   6392  823431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell15         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 823431p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6392
-------------------------------------   ---- 
End-of-path arrival time (ps)           6392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q        macrocell11   1250   1250  798216  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell16   5142   6392  823431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell16         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 823431p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6392
-------------------------------------   ---- 
End-of-path arrival time (ps)           6392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q        macrocell11   1250   1250  798216  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell17   5142   6392  823431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell17         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 823431p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6392
-------------------------------------   ---- 
End-of-path arrival time (ps)           6392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q        macrocell11   1250   1250  798216  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell19   5142   6392  823431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell19         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 823649p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6174
-------------------------------------   ---- 
End-of-path arrival time (ps)           6174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q        macrocell10   1250   1250  798434  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell15   4924   6174  823649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell15         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 823649p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6174
-------------------------------------   ---- 
End-of-path arrival time (ps)           6174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q        macrocell10   1250   1250  798434  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell16   4924   6174  823649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell16         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 823649p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6174
-------------------------------------   ---- 
End-of-path arrival time (ps)           6174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q        macrocell10   1250   1250  798434  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell17   4924   6174  823649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell17         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 823649p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6174
-------------------------------------   ---- 
End-of-path arrival time (ps)           6174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q        macrocell10   1250   1250  798434  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell19   4924   6174  823649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell19         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 823700p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6123
-------------------------------------   ---- 
End-of-path arrival time (ps)           6123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q        macrocell10   1250   1250  798434  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell18   4873   6123  823700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell18         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 823700p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6123
-------------------------------------   ---- 
End-of-path arrival time (ps)           6123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q        macrocell10   1250   1250  798434  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell20   4873   6123  823700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell20         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 823700p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6123
-------------------------------------   ---- 
End-of-path arrival time (ps)           6123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q        macrocell10   1250   1250  798434  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell21   4873   6123  823700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell21         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 823700p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6123
-------------------------------------   ---- 
End-of-path arrival time (ps)           6123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q        macrocell10   1250   1250  798434  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell22   4873   6123  823700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell22         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 823759p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6065
-------------------------------------   ---- 
End-of-path arrival time (ps)           6065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell39   4815   6065  823759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell39         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 823759p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6065
-------------------------------------   ---- 
End-of-path arrival time (ps)           6065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell41   4815   6065  823759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell41         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 823759p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6065
-------------------------------------   ---- 
End-of-path arrival time (ps)           6065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell44   4815   6065  823759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell44         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 823759p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6065
-------------------------------------   ---- 
End-of-path arrival time (ps)           6065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell77   4815   6065  823759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell77         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 823767p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6056
-------------------------------------   ---- 
End-of-path arrival time (ps)           6056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell31   4806   6056  823767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell31         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 823767p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6056
-------------------------------------   ---- 
End-of-path arrival time (ps)           6056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell52   4806   6056  823767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell52         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 823767p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6056
-------------------------------------   ---- 
End-of-path arrival time (ps)           6056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell78   4806   6056  823767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell78         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 823804p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6019
-------------------------------------   ---- 
End-of-path arrival time (ps)           6019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  798553  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell53   4769   6019  823804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell53         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 823926p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5897
-------------------------------------   ---- 
End-of-path arrival time (ps)           5897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  800190  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell10   3957   5897  823926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 824019p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5805
-------------------------------------   ---- 
End-of-path arrival time (ps)           5805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q        macrocell13   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell24   4555   5805  824019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell24         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 824019p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5805
-------------------------------------   ---- 
End-of-path arrival time (ps)           5805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell33   4555   5805  824019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell33         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 824019p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5805
-------------------------------------   ---- 
End-of-path arrival time (ps)           5805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell54   4555   5805  824019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell54         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 824032p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5792
-------------------------------------   ---- 
End-of-path arrival time (ps)           5792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell50   4542   5792  824032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell50         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 824032p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5792
-------------------------------------   ---- 
End-of-path arrival time (ps)           5792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell56   4542   5792  824032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell56         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 824032p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5792
-------------------------------------   ---- 
End-of-path arrival time (ps)           5792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell66   4542   5792  824032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell66         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 824032p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5792
-------------------------------------   ---- 
End-of-path arrival time (ps)           5792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell67   4542   5792  824032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell67         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 824215p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5608
-------------------------------------   ---- 
End-of-path arrival time (ps)           5608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  798216  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell39   4358   5608  824215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell39         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 824215p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5608
-------------------------------------   ---- 
End-of-path arrival time (ps)           5608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  798216  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell41   4358   5608  824215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell41         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 824215p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5608
-------------------------------------   ---- 
End-of-path arrival time (ps)           5608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  798216  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell44   4358   5608  824215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell44         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 824215p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5608
-------------------------------------   ---- 
End-of-path arrival time (ps)           5608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  798216  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell77   4358   5608  824215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell77         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 824378p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5446
-------------------------------------   ---- 
End-of-path arrival time (ps)           5446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  798553  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell51   4196   5446  824378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell51         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 824378p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5446
-------------------------------------   ---- 
End-of-path arrival time (ps)           5446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  798553  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell65   4196   5446  824378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell65         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 824782p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5041
-------------------------------------   ---- 
End-of-path arrival time (ps)           5041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  798553  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell46   3791   5041  824782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell46         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 824782p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5041
-------------------------------------   ---- 
End-of-path arrival time (ps)           5041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  798553  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell59   3791   5041  824782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell59         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 824782p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5041
-------------------------------------   ---- 
End-of-path arrival time (ps)           5041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  798553  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell75   3791   5041  824782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell75         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 824810p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5013
-------------------------------------   ---- 
End-of-path arrival time (ps)           5013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  798553  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell25   3763   5013  824810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell25         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 824810p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5013
-------------------------------------   ---- 
End-of-path arrival time (ps)           5013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  798553  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell30   3763   5013  824810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell30         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 824810p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5013
-------------------------------------   ---- 
End-of-path arrival time (ps)           5013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  798553  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell32   3763   5013  824810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell32         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 824861p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4963
-------------------------------------   ---- 
End-of-path arrival time (ps)           4963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell36   3713   4963  824861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell36         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 824861p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4963
-------------------------------------   ---- 
End-of-path arrival time (ps)           4963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell48   3713   4963  824861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell48         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 824861p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4963
-------------------------------------   ---- 
End-of-path arrival time (ps)           4963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell58   3713   4963  824861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell58         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 824861p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4963
-------------------------------------   ---- 
End-of-path arrival time (ps)           4963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell69   3713   4963  824861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell69         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 824861p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4962
-------------------------------------   ---- 
End-of-path arrival time (ps)           4962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell34   3712   4962  824861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell34         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 824861p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4962
-------------------------------------   ---- 
End-of-path arrival time (ps)           4962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell55   3712   4962  824861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell55         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 824861p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4962
-------------------------------------   ---- 
End-of-path arrival time (ps)           4962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell72   3712   4962  824861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell72         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 824861p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4962
-------------------------------------   ---- 
End-of-path arrival time (ps)           4962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell35   3712   4962  824861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell35         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 824861p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4962
-------------------------------------   ---- 
End-of-path arrival time (ps)           4962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell47   3712   4962  824861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell47         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 824964p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4859
-------------------------------------   ---- 
End-of-path arrival time (ps)           4859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  798216  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell35   3609   4859  824964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell35         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 824964p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4859
-------------------------------------   ---- 
End-of-path arrival time (ps)           4859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  798216  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell47   3609   4859  824964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell47         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 824967p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4856
-------------------------------------   ---- 
End-of-path arrival time (ps)           4856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  798216  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell36   3606   4856  824967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell36         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 824967p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4856
-------------------------------------   ---- 
End-of-path arrival time (ps)           4856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  798216  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell48   3606   4856  824967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell48         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 824967p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4856
-------------------------------------   ---- 
End-of-path arrival time (ps)           4856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  798216  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell58   3606   4856  824967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell58         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 824967p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4856
-------------------------------------   ---- 
End-of-path arrival time (ps)           4856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  798216  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell69   3606   4856  824967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell69         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 824972p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4851
-------------------------------------   ---- 
End-of-path arrival time (ps)           4851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell36   3601   4851  824972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell36         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 824972p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4851
-------------------------------------   ---- 
End-of-path arrival time (ps)           4851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell48   3601   4851  824972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell48         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 824972p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4851
-------------------------------------   ---- 
End-of-path arrival time (ps)           4851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell58   3601   4851  824972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell58         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 824972p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4851
-------------------------------------   ---- 
End-of-path arrival time (ps)           4851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell69   3601   4851  824972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell69         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 824972p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4851
-------------------------------------   ---- 
End-of-path arrival time (ps)           4851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell34   3601   4851  824972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell34         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 824972p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4851
-------------------------------------   ---- 
End-of-path arrival time (ps)           4851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell55   3601   4851  824972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell55         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 824972p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4851
-------------------------------------   ---- 
End-of-path arrival time (ps)           4851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell72   3601   4851  824972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell72         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 825107p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4717
-------------------------------------   ---- 
End-of-path arrival time (ps)           4717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell35   3467   4717  825107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell35         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 825107p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4717
-------------------------------------   ---- 
End-of-path arrival time (ps)           4717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell47   3467   4717  825107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell47         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 825108p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4715
-------------------------------------   ---- 
End-of-path arrival time (ps)           4715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell26   3465   4715  825108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell26         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 825108p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4715
-------------------------------------   ---- 
End-of-path arrival time (ps)           4715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell57   3465   4715  825108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell57         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 825108p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4715
-------------------------------------   ---- 
End-of-path arrival time (ps)           4715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell76   3465   4715  825108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell76         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 825110p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4714
-------------------------------------   ---- 
End-of-path arrival time (ps)           4714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  798216  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell26   3464   4714  825110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell26         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 825110p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4714
-------------------------------------   ---- 
End-of-path arrival time (ps)           4714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  798216  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell57   3464   4714  825110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell57         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 825110p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4714
-------------------------------------   ---- 
End-of-path arrival time (ps)           4714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  798216  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell76   3464   4714  825110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell76         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 825118p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4706
-------------------------------------   ---- 
End-of-path arrival time (ps)           4706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell26   3456   4706  825118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell26         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 825118p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4706
-------------------------------------   ---- 
End-of-path arrival time (ps)           4706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell57   3456   4706  825118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell57         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 825118p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4706
-------------------------------------   ---- 
End-of-path arrival time (ps)           4706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  798045  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell76   3456   4706  825118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell76         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 825142p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4682
-------------------------------------   ---- 
End-of-path arrival time (ps)           4682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  798216  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell34   3432   4682  825142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell34         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 825142p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4682
-------------------------------------   ---- 
End-of-path arrival time (ps)           4682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  798216  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell55   3432   4682  825142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell55         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 825142p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4682
-------------------------------------   ---- 
End-of-path arrival time (ps)           4682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  798216  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell72   3432   4682  825142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell72         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 825155p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4668
-------------------------------------   ---- 
End-of-path arrival time (ps)           4668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  798109  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell51   3418   4668  825155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell51         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 825155p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4668
-------------------------------------   ---- 
End-of-path arrival time (ps)           4668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  798109  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell65   3418   4668  825155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell65         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 825158p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4665
-------------------------------------   ---- 
End-of-path arrival time (ps)           4665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  798109  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell46   3415   4665  825158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell46         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 825158p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4665
-------------------------------------   ---- 
End-of-path arrival time (ps)           4665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  798109  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell59   3415   4665  825158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell59         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 825158p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4665
-------------------------------------   ---- 
End-of-path arrival time (ps)           4665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  798109  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell75   3415   4665  825158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell75         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 825159p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4664
-------------------------------------   ---- 
End-of-path arrival time (ps)           4664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  798109  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell53   3414   4664  825159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell53         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 825206p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4617
-------------------------------------   ---- 
End-of-path arrival time (ps)           4617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  798434  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell51   3367   4617  825206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell51         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 825206p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4617
-------------------------------------   ---- 
End-of-path arrival time (ps)           4617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  798434  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell65   3367   4617  825206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell65         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 825209p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4614
-------------------------------------   ---- 
End-of-path arrival time (ps)           4614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  798434  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell25   3364   4614  825209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell25         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 825209p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4614
-------------------------------------   ---- 
End-of-path arrival time (ps)           4614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  798434  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell30   3364   4614  825209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell30         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 825209p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4614
-------------------------------------   ---- 
End-of-path arrival time (ps)           4614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  798434  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell32   3364   4614  825209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell32         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 825211p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4612
-------------------------------------   ---- 
End-of-path arrival time (ps)           4612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  798434  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell53   3362   4612  825211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell53         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 825254p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4570
-------------------------------------   ---- 
End-of-path arrival time (ps)           4570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  799113  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell11   2630   4570  825254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 825436p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4388
-------------------------------------   ---- 
End-of-path arrival time (ps)           4388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  798109  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell25   3138   4388  825436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell25         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 825436p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4388
-------------------------------------   ---- 
End-of-path arrival time (ps)           4388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  798109  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell30   3138   4388  825436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell30         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 825436p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4388
-------------------------------------   ---- 
End-of-path arrival time (ps)           4388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  798109  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell32   3138   4388  825436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell32         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 825471p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4353
-------------------------------------   ---- 
End-of-path arrival time (ps)           4353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  798434  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell46   3103   4353  825471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell46         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 825471p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4353
-------------------------------------   ---- 
End-of-path arrival time (ps)           4353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  798434  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell59   3103   4353  825471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell59         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 825471p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4353
-------------------------------------   ---- 
End-of-path arrival time (ps)           4353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  798434  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell75   3103   4353  825471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell75         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 825572p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4251
-------------------------------------   ---- 
End-of-path arrival time (ps)           4251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  799898  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell13   2311   4251  825572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 825585p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4238
-------------------------------------   ---- 
End-of-path arrival time (ps)           4238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  799899  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell14   2298   4238  825585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13/q
Path End       : \ADC_IR:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \ADC_IR:bSAR_SEQ:EOCSts\/clock
Path slack     : 825775p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                     -500
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 832833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7058
-------------------------------------   ---- 
End-of-path arrival time (ps)           7058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_13/clock_0                                             macrocell79         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
Net_13/q                           macrocell79   1250   1250  825775  RISE       1
\ADC_IR:bSAR_SEQ:EOCSts\/status_0  statuscell1   5808   7058  825775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:EOCSts\/clock                             statuscell1         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:nrq_reg\/q
Path End       : Net_13/main_1
Capture Clock  : Net_13/clock_0
Path slack     : 826279p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:nrq_reg\/clock_0                          macrocell81         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:bSAR_SEQ:nrq_reg\/q  macrocell81   1250   1250  826279  RISE       1
Net_13/main_1                macrocell79   2295   3545  826279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_13/clock_0                                             macrocell79         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_IR:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \ADC_IR:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 827098p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -2100
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 831233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4135
-------------------------------------   ---- 
End-of-path arrival time (ps)           4135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:CtrlReg\/clock                            controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_IR:bSAR_SEQ:CtrlReg\/control_0      controlcell1   1210   1210  827098  RISE       1
\ADC_IR:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     2925   4135  827098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_IR:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \ADC_IR:bSAR_SEQ:EOCSts\/clock
Path slack     : 827122p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -2100
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 831233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4111
-------------------------------------   ---- 
End-of-path arrival time (ps)           4111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:CtrlReg\/clock                            controlcell1        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_IR:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  827098  RISE       1
\ADC_IR:bSAR_SEQ:EOCSts\/clk_en      statuscell1    2901   4111  827122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:EOCSts\/clock                             statuscell1         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_13/clk_en
Capture Clock  : Net_13/clock_0
Path slack     : 827122p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -2100
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 831233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4111
-------------------------------------   ---- 
End-of-path arrival time (ps)           4111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:CtrlReg\/clock                            controlcell1        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_IR:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  827098  RISE       1
Net_13/clk_en                        macrocell79    2901   4111  827122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_13/clock_0                                             macrocell79         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_IR:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \ADC_IR:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 827122p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   833333
- Setup time                                                    -2100
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 831233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4111
-------------------------------------   ---- 
End-of-path arrival time (ps)           4111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:CtrlReg\/clock                            controlcell1        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_IR:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  827098  RISE       1
\ADC_IR:bSAR_SEQ:nrq_reg\/clk_en     macrocell81    2901   4111  827122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:nrq_reg\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \MotorControl:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \MotorControl:PWMUDB:genblk8:stsreg\/clock
Path slack     : 49981059p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 49999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18441
-------------------------------------   ----- 
End-of-path arrival time (ps)           18441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  49981059  RISE       1
\MotorControl:PWMUDB:status_2\/main_1          macrocell8      6539   8829  49981059  RISE       1
\MotorControl:PWMUDB:status_2\/q               macrocell8      3350  12179  49981059  RISE       1
\MotorControl:PWMUDB:genblk8:stsreg\/status_2  statusicell1    6263  18441  49981059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:genblk8:stsreg\/clock                 statusicell1        0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \MotorControl:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \MotorControl:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 49987871p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 49993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6069
-------------------------------------   ---- 
End-of-path arrival time (ps)           6069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  49981059  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   3779   6069  49987871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:runmode_enable\/q
Path End       : \MotorControl:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \MotorControl:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 49988789p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 49993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5151
-------------------------------------   ---- 
End-of-path arrival time (ps)           5151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:runmode_enable\/clock_0               macrocell82         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:runmode_enable\/q        macrocell82     1250   1250  49981744  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   3901   5151  49988789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \MotorControl:PWMUDB:prevCompare1\/main_0
Capture Clock  : \MotorControl:PWMUDB:prevCompare1\/clock_0
Path slack     : 49991070p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5420
-------------------------------------   ---- 
End-of-path arrival time (ps)           5420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  49991070  RISE       1
\MotorControl:PWMUDB:prevCompare1\/main_0    macrocell83     2910   5420  49991070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:prevCompare1\/clock_0                 macrocell83         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_691/main_1
Capture Clock  : Net_691/clock_0
Path slack     : 49991074p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5416
-------------------------------------   ---- 
End-of-path arrival time (ps)           5416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  49991070  RISE       1
Net_691/main_1                               macrocell87     2906   5416  49991074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_691/clock_0                                            macrocell87         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \MotorControl:PWMUDB:status_0\/main_1
Capture Clock  : \MotorControl:PWMUDB:status_0\/clock_0
Path slack     : 49991088p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5402
-------------------------------------   ---- 
End-of-path arrival time (ps)           5402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  49991070  RISE       1
\MotorControl:PWMUDB:status_0\/main_1        macrocell85     2892   5402  49991088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:status_0\/clock_0                     macrocell85         0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:runmode_enable\/q
Path End       : Net_691/main_0
Capture Clock  : Net_691/clock_0
Path slack     : 49991346p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5144
-------------------------------------   ---- 
End-of-path arrival time (ps)           5144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:runmode_enable\/clock_0               macrocell82         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:runmode_enable\/q  macrocell82   1250   1250  49981744  RISE       1
Net_691/main_0                          macrocell87   3894   5144  49991346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_691/clock_0                                            macrocell87         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:runmode_enable\/q
Path End       : Net_690/main_0
Capture Clock  : Net_690/clock_0
Path slack     : 49991356p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5134
-------------------------------------   ---- 
End-of-path arrival time (ps)           5134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:runmode_enable\/clock_0               macrocell82         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:runmode_enable\/q  macrocell82   1250   1250  49981744  RISE       1
Net_690/main_0                          macrocell88   3884   5134  49991356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_690/clock_0                                            macrocell88         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:prevCompare2\/q
Path End       : \MotorControl:PWMUDB:status_1\/main_0
Capture Clock  : \MotorControl:PWMUDB:status_1\/clock_0
Path slack     : 49992944p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:prevCompare2\/clock_0                 macrocell84         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:prevCompare2\/q   macrocell84   1250   1250  49992944  RISE       1
\MotorControl:PWMUDB:status_1\/main_0  macrocell86   2296   3546  49992944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:status_1\/clock_0                     macrocell86         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:prevCompare1\/q
Path End       : \MotorControl:PWMUDB:status_0\/main_0
Capture Clock  : \MotorControl:PWMUDB:status_0\/clock_0
Path slack     : 49992953p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:prevCompare1\/clock_0                 macrocell83         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:prevCompare1\/q   macrocell83   1250   1250  49992953  RISE       1
\MotorControl:PWMUDB:status_0\/main_0  macrocell85   2287   3537  49992953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:status_0\/clock_0                     macrocell85         0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \MotorControl:PWMUDB:runmode_enable\/main_0
Capture Clock  : \MotorControl:PWMUDB:runmode_enable\/clock_0
Path slack     : 49992966p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3524
-------------------------------------   ---- 
End-of-path arrival time (ps)           3524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:genblk1:ctrlreg\/clock                controlcell4        0      0  RISE       1

Data path
pin name                                         model name    delay     AT     slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   1210   1210  49992966  RISE       1
\MotorControl:PWMUDB:runmode_enable\/main_0      macrocell82    2314   3524  49992966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:runmode_enable\/clock_0               macrocell82         0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:status_0\/q
Path End       : \MotorControl:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \MotorControl:PWMUDB:genblk8:stsreg\/clock
Path slack     : 49995942p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 49999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:status_0\/clock_0                     macrocell85         0      0  RISE       1

Data path
pin name                                       model name    delay     AT     slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:status_0\/q               macrocell85    1250   1250  49995942  RISE       1
\MotorControl:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2308   3558  49995942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:genblk8:stsreg\/clock                 statusicell1        0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:status_1\/q
Path End       : \MotorControl:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \MotorControl:PWMUDB:genblk8:stsreg\/clock
Path slack     : 49995951p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 49999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:status_1\/clock_0                     macrocell86         0      0  RISE       1

Data path
pin name                                       model name    delay     AT     slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:status_1\/q               macrocell86    1250   1250  49995951  RISE       1
\MotorControl:PWMUDB:genblk8:stsreg\/status_1  statusicell1   2299   3549  49995951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:genblk8:stsreg\/clock                 statusicell1        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

