
*** Running vivado
    with args -log countBCDLento.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source countBCDLento.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source countBCDLento.tcl -notrace
Command: synth_design -top countBCDLento -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11870 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1221.020 ; gain = 66.023 ; free physical = 3386 ; free virtual = 9639
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'countBCDLento' [/home/raxt/CESE_Workspace/CLP_workspace/Guia/Ej18/Fuente/countBCDLento.vhd:20]
	Parameter ciclos bound to: 125000000 - type: integer 
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'countBCD' declared at '/home/raxt/CESE_Workspace/CLP_workspace/Guia/Ej18/Fuente/countBCD.vhd:7' bound to instance 'countBCD_inst' of component 'countBCD' [/home/raxt/CESE_Workspace/CLP_workspace/Guia/Ej18/Fuente/countBCDLento.vhd:51]
INFO: [Synth 8-638] synthesizing module 'countBCD' [/home/raxt/CESE_Workspace/CLP_workspace/Guia/Ej18/Fuente/countBCD.vhd:20]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'countBCD' (1#1) [/home/raxt/CESE_Workspace/CLP_workspace/Guia/Ej18/Fuente/countBCD.vhd:20]
	Parameter N bound to: 125000000 - type: integer 
INFO: [Synth 8-3491] module 'genEna' declared at '/home/raxt/CESE_Workspace/CLP_workspace/Guia/Ej18/Fuente/genEna.vhd:6' bound to instance 'genEna_inst' of component 'genEna' [/home/raxt/CESE_Workspace/CLP_workspace/Guia/Ej18/Fuente/countBCDLento.vhd:62]
INFO: [Synth 8-638] synthesizing module 'genEna' [/home/raxt/CESE_Workspace/CLP_workspace/Guia/Ej18/Fuente/genEna.vhd:18]
	Parameter N bound to: 125000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'genEna' (2#1) [/home/raxt/CESE_Workspace/CLP_workspace/Guia/Ej18/Fuente/genEna.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'countBCDLento' (3#1) [/home/raxt/CESE_Workspace/CLP_workspace/Guia/Ej18/Fuente/countBCDLento.vhd:20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1265.629 ; gain = 110.633 ; free physical = 3370 ; free virtual = 9624
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1265.629 ; gain = 110.633 ; free physical = 3383 ; free virtual = 9637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1265.629 ; gain = 110.633 ; free physical = 3383 ; free virtual = 9637
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/raxt/CESE_Workspace/CLP_workspace/Guia/Ej18/Fuente/ArtyZ7_10.xdc]
Finished Parsing XDC File [/home/raxt/CESE_Workspace/CLP_workspace/Guia/Ej18/Fuente/ArtyZ7_10.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/raxt/CESE_Workspace/CLP_workspace/Guia/Ej18/Fuente/ArtyZ7_10.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/countBCDLento_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/countBCDLento_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1605.207 ; gain = 0.000 ; free physical = 3167 ; free virtual = 9421
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:14 ; elapsed = 00:01:59 . Memory (MB): peak = 1605.207 ; gain = 450.211 ; free physical = 3244 ; free virtual = 9498
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:14 ; elapsed = 00:01:59 . Memory (MB): peak = 1605.207 ; gain = 450.211 ; free physical = 3244 ; free virtual = 9498
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:14 ; elapsed = 00:01:59 . Memory (MB): peak = 1605.207 ; gain = 450.211 ; free physical = 3246 ; free virtual = 9500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:14 ; elapsed = 00:02:00 . Memory (MB): peak = 1605.207 ; gain = 450.211 ; free physical = 3238 ; free virtual = 9493
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module countBCD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module genEna 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:02:01 . Memory (MB): peak = 1605.207 ; gain = 450.211 ; free physical = 3210 ; free virtual = 9465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:35 ; elapsed = 00:02:30 . Memory (MB): peak = 1605.207 ; gain = 450.211 ; free physical = 3098 ; free virtual = 9354
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:35 ; elapsed = 00:02:30 . Memory (MB): peak = 1605.207 ; gain = 450.211 ; free physical = 3098 ; free virtual = 9354
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:35 ; elapsed = 00:02:30 . Memory (MB): peak = 1605.207 ; gain = 450.211 ; free physical = 3090 ; free virtual = 9345
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:36 ; elapsed = 00:02:31 . Memory (MB): peak = 1605.207 ; gain = 450.211 ; free physical = 3093 ; free virtual = 9349
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:36 ; elapsed = 00:02:31 . Memory (MB): peak = 1605.207 ; gain = 450.211 ; free physical = 3093 ; free virtual = 9349
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:36 ; elapsed = 00:02:31 . Memory (MB): peak = 1605.207 ; gain = 450.211 ; free physical = 3093 ; free virtual = 9349
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:36 ; elapsed = 00:02:31 . Memory (MB): peak = 1605.207 ; gain = 450.211 ; free physical = 3093 ; free virtual = 9349
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:36 ; elapsed = 00:02:31 . Memory (MB): peak = 1605.207 ; gain = 450.211 ; free physical = 3093 ; free virtual = 9349
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:36 ; elapsed = 00:02:31 . Memory (MB): peak = 1605.207 ; gain = 450.211 ; free physical = 3093 ; free virtual = 9349
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    14|
|3     |LUT1   |     2|
|4     |LUT2   |     1|
|5     |LUT3   |     4|
|6     |LUT4   |     5|
|7     |LUT5   |     1|
|8     |LUT6   |     2|
|9     |FDRE   |    32|
|10    |IBUF   |     3|
|11    |OBUF   |     4|
+------+-------+------+

Report Instance Areas: 
+------+----------------+---------+------+
|      |Instance        |Module   |Cells |
+------+----------------+---------+------+
|1     |top             |         |    69|
|2     |  countBCD_inst |countBCD |     8|
|3     |  genEna_inst   |genEna   |    53|
+------+----------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:36 ; elapsed = 00:02:31 . Memory (MB): peak = 1605.207 ; gain = 450.211 ; free physical = 3093 ; free virtual = 9349
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:00 ; elapsed = 00:01:14 . Memory (MB): peak = 1605.207 ; gain = 110.633 ; free physical = 3143 ; free virtual = 9399
Synthesis Optimization Complete : Time (s): cpu = 00:01:36 ; elapsed = 00:02:31 . Memory (MB): peak = 1605.207 ; gain = 450.211 ; free physical = 3143 ; free virtual = 9399
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:41 ; elapsed = 00:02:35 . Memory (MB): peak = 1609.207 ; gain = 454.211 ; free physical = 3149 ; free virtual = 9406
INFO: [Common 17-1381] The checkpoint '/home/raxt/CESE_Workspace/CLP_workspace/Guia/Ej18/Sintesis/CountBCD_Lento.runs/synth_1/countBCDLento.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file countBCDLento_utilization_synth.rpt -pb countBCDLento_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1633.219 ; gain = 0.000 ; free physical = 3136 ; free virtual = 9392
INFO: [Common 17-206] Exiting Vivado at Sun Apr  6 17:48:46 2025...
