
AudioDSP-v3.1.1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006054  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  080061ec  080061ec  000161ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006210  08006210  000270e8  2**0
                  CONTENTS
  4 .ARM          00000008  08006210  08006210  00016210  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006218  08006218  000270e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006218  08006218  00016218  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800621c  0800621c  0001621c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000070e8  20000000  08006220  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004b8  200070e8  0800d308  000270e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200075a0  0800d308  000275a0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000270e8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00027118  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000d66c  00000000  00000000  0002715b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001de1  00000000  00000000  000347c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000de0  00000000  00000000  000365a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000aed  00000000  00000000  00037388  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002e35c  00000000  00000000  00037e75  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00010a42  00000000  00000000  000661d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0013d391  00000000  00000000  00076c13  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003fd0  00000000  00000000  001b3fa4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008e  00000000  00000000  001b7f74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	200070e8 	.word	0x200070e8
 80001b4:	00000000 	.word	0x00000000
 80001b8:	080061d4 	.word	0x080061d4

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	200070ec 	.word	0x200070ec
 80001d4:	080061d4 	.word	0x080061d4

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2uiz>:
 8000ab0:	004a      	lsls	r2, r1, #1
 8000ab2:	d211      	bcs.n	8000ad8 <__aeabi_d2uiz+0x28>
 8000ab4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab8:	d211      	bcs.n	8000ade <__aeabi_d2uiz+0x2e>
 8000aba:	d50d      	bpl.n	8000ad8 <__aeabi_d2uiz+0x28>
 8000abc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac4:	d40e      	bmi.n	8000ae4 <__aeabi_d2uiz+0x34>
 8000ac6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ace:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad2:	fa23 f002 	lsr.w	r0, r3, r2
 8000ad6:	4770      	bx	lr
 8000ad8:	f04f 0000 	mov.w	r0, #0
 8000adc:	4770      	bx	lr
 8000ade:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ae2:	d102      	bne.n	8000aea <__aeabi_d2uiz+0x3a>
 8000ae4:	f04f 30ff 	mov.w	r0, #4294967295
 8000ae8:	4770      	bx	lr
 8000aea:	f04f 0000 	mov.w	r0, #0
 8000aee:	4770      	bx	lr

08000af0 <__aeabi_uldivmod>:
 8000af0:	b953      	cbnz	r3, 8000b08 <__aeabi_uldivmod+0x18>
 8000af2:	b94a      	cbnz	r2, 8000b08 <__aeabi_uldivmod+0x18>
 8000af4:	2900      	cmp	r1, #0
 8000af6:	bf08      	it	eq
 8000af8:	2800      	cmpeq	r0, #0
 8000afa:	bf1c      	itt	ne
 8000afc:	f04f 31ff 	movne.w	r1, #4294967295
 8000b00:	f04f 30ff 	movne.w	r0, #4294967295
 8000b04:	f000 b970 	b.w	8000de8 <__aeabi_idiv0>
 8000b08:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b0c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b10:	f000 f806 	bl	8000b20 <__udivmoddi4>
 8000b14:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b18:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b1c:	b004      	add	sp, #16
 8000b1e:	4770      	bx	lr

08000b20 <__udivmoddi4>:
 8000b20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b24:	9e08      	ldr	r6, [sp, #32]
 8000b26:	460d      	mov	r5, r1
 8000b28:	4604      	mov	r4, r0
 8000b2a:	460f      	mov	r7, r1
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d14a      	bne.n	8000bc6 <__udivmoddi4+0xa6>
 8000b30:	428a      	cmp	r2, r1
 8000b32:	4694      	mov	ip, r2
 8000b34:	d965      	bls.n	8000c02 <__udivmoddi4+0xe2>
 8000b36:	fab2 f382 	clz	r3, r2
 8000b3a:	b143      	cbz	r3, 8000b4e <__udivmoddi4+0x2e>
 8000b3c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000b40:	f1c3 0220 	rsb	r2, r3, #32
 8000b44:	409f      	lsls	r7, r3
 8000b46:	fa20 f202 	lsr.w	r2, r0, r2
 8000b4a:	4317      	orrs	r7, r2
 8000b4c:	409c      	lsls	r4, r3
 8000b4e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000b52:	fa1f f58c 	uxth.w	r5, ip
 8000b56:	fbb7 f1fe 	udiv	r1, r7, lr
 8000b5a:	0c22      	lsrs	r2, r4, #16
 8000b5c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000b60:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000b64:	fb01 f005 	mul.w	r0, r1, r5
 8000b68:	4290      	cmp	r0, r2
 8000b6a:	d90a      	bls.n	8000b82 <__udivmoddi4+0x62>
 8000b6c:	eb1c 0202 	adds.w	r2, ip, r2
 8000b70:	f101 37ff 	add.w	r7, r1, #4294967295
 8000b74:	f080 811c 	bcs.w	8000db0 <__udivmoddi4+0x290>
 8000b78:	4290      	cmp	r0, r2
 8000b7a:	f240 8119 	bls.w	8000db0 <__udivmoddi4+0x290>
 8000b7e:	3902      	subs	r1, #2
 8000b80:	4462      	add	r2, ip
 8000b82:	1a12      	subs	r2, r2, r0
 8000b84:	b2a4      	uxth	r4, r4
 8000b86:	fbb2 f0fe 	udiv	r0, r2, lr
 8000b8a:	fb0e 2210 	mls	r2, lr, r0, r2
 8000b8e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000b92:	fb00 f505 	mul.w	r5, r0, r5
 8000b96:	42a5      	cmp	r5, r4
 8000b98:	d90a      	bls.n	8000bb0 <__udivmoddi4+0x90>
 8000b9a:	eb1c 0404 	adds.w	r4, ip, r4
 8000b9e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ba2:	f080 8107 	bcs.w	8000db4 <__udivmoddi4+0x294>
 8000ba6:	42a5      	cmp	r5, r4
 8000ba8:	f240 8104 	bls.w	8000db4 <__udivmoddi4+0x294>
 8000bac:	4464      	add	r4, ip
 8000bae:	3802      	subs	r0, #2
 8000bb0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000bb4:	1b64      	subs	r4, r4, r5
 8000bb6:	2100      	movs	r1, #0
 8000bb8:	b11e      	cbz	r6, 8000bc2 <__udivmoddi4+0xa2>
 8000bba:	40dc      	lsrs	r4, r3
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	e9c6 4300 	strd	r4, r3, [r6]
 8000bc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bc6:	428b      	cmp	r3, r1
 8000bc8:	d908      	bls.n	8000bdc <__udivmoddi4+0xbc>
 8000bca:	2e00      	cmp	r6, #0
 8000bcc:	f000 80ed 	beq.w	8000daa <__udivmoddi4+0x28a>
 8000bd0:	2100      	movs	r1, #0
 8000bd2:	e9c6 0500 	strd	r0, r5, [r6]
 8000bd6:	4608      	mov	r0, r1
 8000bd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bdc:	fab3 f183 	clz	r1, r3
 8000be0:	2900      	cmp	r1, #0
 8000be2:	d149      	bne.n	8000c78 <__udivmoddi4+0x158>
 8000be4:	42ab      	cmp	r3, r5
 8000be6:	d302      	bcc.n	8000bee <__udivmoddi4+0xce>
 8000be8:	4282      	cmp	r2, r0
 8000bea:	f200 80f8 	bhi.w	8000dde <__udivmoddi4+0x2be>
 8000bee:	1a84      	subs	r4, r0, r2
 8000bf0:	eb65 0203 	sbc.w	r2, r5, r3
 8000bf4:	2001      	movs	r0, #1
 8000bf6:	4617      	mov	r7, r2
 8000bf8:	2e00      	cmp	r6, #0
 8000bfa:	d0e2      	beq.n	8000bc2 <__udivmoddi4+0xa2>
 8000bfc:	e9c6 4700 	strd	r4, r7, [r6]
 8000c00:	e7df      	b.n	8000bc2 <__udivmoddi4+0xa2>
 8000c02:	b902      	cbnz	r2, 8000c06 <__udivmoddi4+0xe6>
 8000c04:	deff      	udf	#255	; 0xff
 8000c06:	fab2 f382 	clz	r3, r2
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	f040 8090 	bne.w	8000d30 <__udivmoddi4+0x210>
 8000c10:	1a8a      	subs	r2, r1, r2
 8000c12:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c16:	fa1f fe8c 	uxth.w	lr, ip
 8000c1a:	2101      	movs	r1, #1
 8000c1c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000c20:	fb07 2015 	mls	r0, r7, r5, r2
 8000c24:	0c22      	lsrs	r2, r4, #16
 8000c26:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000c2a:	fb0e f005 	mul.w	r0, lr, r5
 8000c2e:	4290      	cmp	r0, r2
 8000c30:	d908      	bls.n	8000c44 <__udivmoddi4+0x124>
 8000c32:	eb1c 0202 	adds.w	r2, ip, r2
 8000c36:	f105 38ff 	add.w	r8, r5, #4294967295
 8000c3a:	d202      	bcs.n	8000c42 <__udivmoddi4+0x122>
 8000c3c:	4290      	cmp	r0, r2
 8000c3e:	f200 80cb 	bhi.w	8000dd8 <__udivmoddi4+0x2b8>
 8000c42:	4645      	mov	r5, r8
 8000c44:	1a12      	subs	r2, r2, r0
 8000c46:	b2a4      	uxth	r4, r4
 8000c48:	fbb2 f0f7 	udiv	r0, r2, r7
 8000c4c:	fb07 2210 	mls	r2, r7, r0, r2
 8000c50:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c54:	fb0e fe00 	mul.w	lr, lr, r0
 8000c58:	45a6      	cmp	lr, r4
 8000c5a:	d908      	bls.n	8000c6e <__udivmoddi4+0x14e>
 8000c5c:	eb1c 0404 	adds.w	r4, ip, r4
 8000c60:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c64:	d202      	bcs.n	8000c6c <__udivmoddi4+0x14c>
 8000c66:	45a6      	cmp	lr, r4
 8000c68:	f200 80bb 	bhi.w	8000de2 <__udivmoddi4+0x2c2>
 8000c6c:	4610      	mov	r0, r2
 8000c6e:	eba4 040e 	sub.w	r4, r4, lr
 8000c72:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000c76:	e79f      	b.n	8000bb8 <__udivmoddi4+0x98>
 8000c78:	f1c1 0720 	rsb	r7, r1, #32
 8000c7c:	408b      	lsls	r3, r1
 8000c7e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000c82:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c86:	fa05 f401 	lsl.w	r4, r5, r1
 8000c8a:	fa20 f307 	lsr.w	r3, r0, r7
 8000c8e:	40fd      	lsrs	r5, r7
 8000c90:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000c94:	4323      	orrs	r3, r4
 8000c96:	fbb5 f8f9 	udiv	r8, r5, r9
 8000c9a:	fa1f fe8c 	uxth.w	lr, ip
 8000c9e:	fb09 5518 	mls	r5, r9, r8, r5
 8000ca2:	0c1c      	lsrs	r4, r3, #16
 8000ca4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000ca8:	fb08 f50e 	mul.w	r5, r8, lr
 8000cac:	42a5      	cmp	r5, r4
 8000cae:	fa02 f201 	lsl.w	r2, r2, r1
 8000cb2:	fa00 f001 	lsl.w	r0, r0, r1
 8000cb6:	d90b      	bls.n	8000cd0 <__udivmoddi4+0x1b0>
 8000cb8:	eb1c 0404 	adds.w	r4, ip, r4
 8000cbc:	f108 3aff 	add.w	sl, r8, #4294967295
 8000cc0:	f080 8088 	bcs.w	8000dd4 <__udivmoddi4+0x2b4>
 8000cc4:	42a5      	cmp	r5, r4
 8000cc6:	f240 8085 	bls.w	8000dd4 <__udivmoddi4+0x2b4>
 8000cca:	f1a8 0802 	sub.w	r8, r8, #2
 8000cce:	4464      	add	r4, ip
 8000cd0:	1b64      	subs	r4, r4, r5
 8000cd2:	b29d      	uxth	r5, r3
 8000cd4:	fbb4 f3f9 	udiv	r3, r4, r9
 8000cd8:	fb09 4413 	mls	r4, r9, r3, r4
 8000cdc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000ce0:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ce4:	45a6      	cmp	lr, r4
 8000ce6:	d908      	bls.n	8000cfa <__udivmoddi4+0x1da>
 8000ce8:	eb1c 0404 	adds.w	r4, ip, r4
 8000cec:	f103 35ff 	add.w	r5, r3, #4294967295
 8000cf0:	d26c      	bcs.n	8000dcc <__udivmoddi4+0x2ac>
 8000cf2:	45a6      	cmp	lr, r4
 8000cf4:	d96a      	bls.n	8000dcc <__udivmoddi4+0x2ac>
 8000cf6:	3b02      	subs	r3, #2
 8000cf8:	4464      	add	r4, ip
 8000cfa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cfe:	fba3 9502 	umull	r9, r5, r3, r2
 8000d02:	eba4 040e 	sub.w	r4, r4, lr
 8000d06:	42ac      	cmp	r4, r5
 8000d08:	46c8      	mov	r8, r9
 8000d0a:	46ae      	mov	lr, r5
 8000d0c:	d356      	bcc.n	8000dbc <__udivmoddi4+0x29c>
 8000d0e:	d053      	beq.n	8000db8 <__udivmoddi4+0x298>
 8000d10:	b156      	cbz	r6, 8000d28 <__udivmoddi4+0x208>
 8000d12:	ebb0 0208 	subs.w	r2, r0, r8
 8000d16:	eb64 040e 	sbc.w	r4, r4, lr
 8000d1a:	fa04 f707 	lsl.w	r7, r4, r7
 8000d1e:	40ca      	lsrs	r2, r1
 8000d20:	40cc      	lsrs	r4, r1
 8000d22:	4317      	orrs	r7, r2
 8000d24:	e9c6 7400 	strd	r7, r4, [r6]
 8000d28:	4618      	mov	r0, r3
 8000d2a:	2100      	movs	r1, #0
 8000d2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d30:	f1c3 0120 	rsb	r1, r3, #32
 8000d34:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d38:	fa20 f201 	lsr.w	r2, r0, r1
 8000d3c:	fa25 f101 	lsr.w	r1, r5, r1
 8000d40:	409d      	lsls	r5, r3
 8000d42:	432a      	orrs	r2, r5
 8000d44:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d48:	fa1f fe8c 	uxth.w	lr, ip
 8000d4c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d50:	fb07 1510 	mls	r5, r7, r0, r1
 8000d54:	0c11      	lsrs	r1, r2, #16
 8000d56:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000d5a:	fb00 f50e 	mul.w	r5, r0, lr
 8000d5e:	428d      	cmp	r5, r1
 8000d60:	fa04 f403 	lsl.w	r4, r4, r3
 8000d64:	d908      	bls.n	8000d78 <__udivmoddi4+0x258>
 8000d66:	eb1c 0101 	adds.w	r1, ip, r1
 8000d6a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000d6e:	d22f      	bcs.n	8000dd0 <__udivmoddi4+0x2b0>
 8000d70:	428d      	cmp	r5, r1
 8000d72:	d92d      	bls.n	8000dd0 <__udivmoddi4+0x2b0>
 8000d74:	3802      	subs	r0, #2
 8000d76:	4461      	add	r1, ip
 8000d78:	1b49      	subs	r1, r1, r5
 8000d7a:	b292      	uxth	r2, r2
 8000d7c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000d80:	fb07 1115 	mls	r1, r7, r5, r1
 8000d84:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d88:	fb05 f10e 	mul.w	r1, r5, lr
 8000d8c:	4291      	cmp	r1, r2
 8000d8e:	d908      	bls.n	8000da2 <__udivmoddi4+0x282>
 8000d90:	eb1c 0202 	adds.w	r2, ip, r2
 8000d94:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d98:	d216      	bcs.n	8000dc8 <__udivmoddi4+0x2a8>
 8000d9a:	4291      	cmp	r1, r2
 8000d9c:	d914      	bls.n	8000dc8 <__udivmoddi4+0x2a8>
 8000d9e:	3d02      	subs	r5, #2
 8000da0:	4462      	add	r2, ip
 8000da2:	1a52      	subs	r2, r2, r1
 8000da4:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000da8:	e738      	b.n	8000c1c <__udivmoddi4+0xfc>
 8000daa:	4631      	mov	r1, r6
 8000dac:	4630      	mov	r0, r6
 8000dae:	e708      	b.n	8000bc2 <__udivmoddi4+0xa2>
 8000db0:	4639      	mov	r1, r7
 8000db2:	e6e6      	b.n	8000b82 <__udivmoddi4+0x62>
 8000db4:	4610      	mov	r0, r2
 8000db6:	e6fb      	b.n	8000bb0 <__udivmoddi4+0x90>
 8000db8:	4548      	cmp	r0, r9
 8000dba:	d2a9      	bcs.n	8000d10 <__udivmoddi4+0x1f0>
 8000dbc:	ebb9 0802 	subs.w	r8, r9, r2
 8000dc0:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000dc4:	3b01      	subs	r3, #1
 8000dc6:	e7a3      	b.n	8000d10 <__udivmoddi4+0x1f0>
 8000dc8:	4645      	mov	r5, r8
 8000dca:	e7ea      	b.n	8000da2 <__udivmoddi4+0x282>
 8000dcc:	462b      	mov	r3, r5
 8000dce:	e794      	b.n	8000cfa <__udivmoddi4+0x1da>
 8000dd0:	4640      	mov	r0, r8
 8000dd2:	e7d1      	b.n	8000d78 <__udivmoddi4+0x258>
 8000dd4:	46d0      	mov	r8, sl
 8000dd6:	e77b      	b.n	8000cd0 <__udivmoddi4+0x1b0>
 8000dd8:	3d02      	subs	r5, #2
 8000dda:	4462      	add	r2, ip
 8000ddc:	e732      	b.n	8000c44 <__udivmoddi4+0x124>
 8000dde:	4608      	mov	r0, r1
 8000de0:	e70a      	b.n	8000bf8 <__udivmoddi4+0xd8>
 8000de2:	4464      	add	r4, ip
 8000de4:	3802      	subs	r0, #2
 8000de6:	e742      	b.n	8000c6e <__udivmoddi4+0x14e>

08000de8 <__aeabi_idiv0>:
 8000de8:	4770      	bx	lr
 8000dea:	bf00      	nop

08000dec <default_download_IC_1>:
/*
 * Default Download
 */
#define DEFAULT_DOWNLOAD_SIZE_IC_1 70

void default_download_IC_1(uint16_t devAddress) {
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b082      	sub	sp, #8
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	4603      	mov	r3, r0
 8000df4:	80fb      	strh	r3, [r7, #6]
	SIGMA_WRITE_REGISTER_BLOCK( devAddress, REG_SOFT_RESET_IC_1_ADDR, REG_SOFT_RESET_IC_1_BYTE, R0_SOFT_RESET_IC_1_Default );
 8000df6:	88f8      	ldrh	r0, [r7, #6]
 8000df8:	4bc5      	ldr	r3, [pc, #788]	; (8001110 <default_download_IC_1+0x324>)
 8000dfa:	2202      	movs	r2, #2
 8000dfc:	f64f 0190 	movw	r1, #63632	; 0xf890
 8000e00:	f001 fca8 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( devAddress, REG_SOFT_RESET_IC_1_ADDR, REG_SOFT_RESET_IC_1_BYTE, R1_SOFT_RESET_IC_1_Default );
 8000e04:	88f8      	ldrh	r0, [r7, #6]
 8000e06:	4bc3      	ldr	r3, [pc, #780]	; (8001114 <default_download_IC_1+0x328>)
 8000e08:	2202      	movs	r2, #2
 8000e0a:	f64f 0190 	movw	r1, #63632	; 0xf890
 8000e0e:	f001 fca1 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_DELAY( devAddress, R2_RESET_DELAY_IC_1_SIZE, R2_RESET_DELAY_IC_1_Default );
 8000e12:	88fb      	ldrh	r3, [r7, #6]
 8000e14:	4ac0      	ldr	r2, [pc, #768]	; (8001118 <default_download_IC_1+0x32c>)
 8000e16:	2102      	movs	r1, #2
 8000e18:	4618      	mov	r0, r3
 8000e1a:	f001 fcbf 	bl	800279c <SIGMA_WRITE_DELAY>
	SIGMA_WRITE_REGISTER_BLOCK( devAddress, REG_HIBERNATE_IC_1_ADDR, REG_HIBERNATE_IC_1_BYTE, R3_HIBERNATE_IC_1_Default );
 8000e1e:	88f8      	ldrh	r0, [r7, #6]
 8000e20:	4bbe      	ldr	r3, [pc, #760]	; (800111c <default_download_IC_1+0x330>)
 8000e22:	2202      	movs	r2, #2
 8000e24:	f44f 4174 	mov.w	r1, #62464	; 0xf400
 8000e28:	f001 fc94 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( devAddress, REG_HIBERNATE_IC_1_ADDR, REG_HIBERNATE_IC_1_BYTE, R4_HIBERNATE_IC_1_Default );
 8000e2c:	88f8      	ldrh	r0, [r7, #6]
 8000e2e:	4bbc      	ldr	r3, [pc, #752]	; (8001120 <default_download_IC_1+0x334>)
 8000e30:	2202      	movs	r2, #2
 8000e32:	f44f 4174 	mov.w	r1, #62464	; 0xf400
 8000e36:	f001 fc8d 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_DELAY( devAddress, R5_HIBERNATE_DELAY_IC_1_SIZE, R5_HIBERNATE_DELAY_IC_1_Default );
 8000e3a:	88fb      	ldrh	r3, [r7, #6]
 8000e3c:	4ab9      	ldr	r2, [pc, #740]	; (8001124 <default_download_IC_1+0x338>)
 8000e3e:	2102      	movs	r1, #2
 8000e40:	4618      	mov	r0, r3
 8000e42:	f001 fcab 	bl	800279c <SIGMA_WRITE_DELAY>
	SIGMA_WRITE_REGISTER_BLOCK( devAddress, REG_KILL_CORE_IC_1_ADDR, REG_KILL_CORE_IC_1_BYTE, R6_KILL_CORE_IC_1_Default );
 8000e46:	88f8      	ldrh	r0, [r7, #6]
 8000e48:	4bb7      	ldr	r3, [pc, #732]	; (8001128 <default_download_IC_1+0x33c>)
 8000e4a:	2202      	movs	r2, #2
 8000e4c:	f24f 4103 	movw	r1, #62467	; 0xf403
 8000e50:	f001 fc80 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( devAddress, REG_KILL_CORE_IC_1_ADDR, REG_KILL_CORE_IC_1_BYTE, R7_KILL_CORE_IC_1_Default );
 8000e54:	88f8      	ldrh	r0, [r7, #6]
 8000e56:	4bb5      	ldr	r3, [pc, #724]	; (800112c <default_download_IC_1+0x340>)
 8000e58:	2202      	movs	r2, #2
 8000e5a:	f24f 4103 	movw	r1, #62467	; 0xf403
 8000e5e:	f001 fc79 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( devAddress, REG_PLL_ENABLE_IC_1_ADDR, REG_PLL_ENABLE_IC_1_BYTE, R8_PLL_ENABLE_IC_1_Default );
 8000e62:	88f8      	ldrh	r0, [r7, #6]
 8000e64:	4bb2      	ldr	r3, [pc, #712]	; (8001130 <default_download_IC_1+0x344>)
 8000e66:	2202      	movs	r2, #2
 8000e68:	f24f 0103 	movw	r1, #61443	; 0xf003
 8000e6c:	f001 fc72 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( devAddress, REG_PLL_CTRL1_IC_1_ADDR, REG_PLL_CTRL1_IC_1_BYTE, R9_PLL_CTRL1_IC_1_Default );
 8000e70:	88f8      	ldrh	r0, [r7, #6]
 8000e72:	4bb0      	ldr	r3, [pc, #704]	; (8001134 <default_download_IC_1+0x348>)
 8000e74:	2202      	movs	r2, #2
 8000e76:	f24f 0101 	movw	r1, #61441	; 0xf001
 8000e7a:	f001 fc6b 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( devAddress, REG_PLL_CLK_SRC_IC_1_ADDR, REG_PLL_CLK_SRC_IC_1_BYTE, R10_PLL_CLK_SRC_IC_1_Default );
 8000e7e:	88f8      	ldrh	r0, [r7, #6]
 8000e80:	4bad      	ldr	r3, [pc, #692]	; (8001138 <default_download_IC_1+0x34c>)
 8000e82:	2202      	movs	r2, #2
 8000e84:	f24f 0102 	movw	r1, #61442	; 0xf002
 8000e88:	f001 fc64 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( devAddress, REG_MCLK_OUT_IC_1_ADDR, REG_MCLK_OUT_IC_1_BYTE, R11_MCLK_OUT_IC_1_Default );
 8000e8c:	88f8      	ldrh	r0, [r7, #6]
 8000e8e:	4bab      	ldr	r3, [pc, #684]	; (800113c <default_download_IC_1+0x350>)
 8000e90:	2202      	movs	r2, #2
 8000e92:	f24f 0105 	movw	r1, #61445	; 0xf005
 8000e96:	f001 fc5d 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( devAddress, REG_PLL_ENABLE_IC_1_ADDR, REG_PLL_ENABLE_IC_1_BYTE, R12_PLL_ENABLE_IC_1_Default );
 8000e9a:	88f8      	ldrh	r0, [r7, #6]
 8000e9c:	4ba8      	ldr	r3, [pc, #672]	; (8001140 <default_download_IC_1+0x354>)
 8000e9e:	2202      	movs	r2, #2
 8000ea0:	f24f 0103 	movw	r1, #61443	; 0xf003
 8000ea4:	f001 fc56 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_DELAY( devAddress, R13_PLL_LOCK_DELAY_IC_1_SIZE, R13_PLL_LOCK_DELAY_IC_1_Default );
 8000ea8:	88fb      	ldrh	r3, [r7, #6]
 8000eaa:	4aa6      	ldr	r2, [pc, #664]	; (8001144 <default_download_IC_1+0x358>)
 8000eac:	2102      	movs	r1, #2
 8000eae:	4618      	mov	r0, r3
 8000eb0:	f001 fc74 	bl	800279c <SIGMA_WRITE_DELAY>
	SIGMA_WRITE_REGISTER_BLOCK( devAddress, REG_POWER_ENABLE0_IC_1_ADDR, REG_POWER_ENABLE0_IC_1_BYTE, R14_POWER_ENABLE0_IC_1_Default );
 8000eb4:	88f8      	ldrh	r0, [r7, #6]
 8000eb6:	4ba4      	ldr	r3, [pc, #656]	; (8001148 <default_download_IC_1+0x35c>)
 8000eb8:	2202      	movs	r2, #2
 8000eba:	f24f 0150 	movw	r1, #61520	; 0xf050
 8000ebe:	f001 fc49 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( devAddress, REG_POWER_ENABLE1_IC_1_ADDR, REG_POWER_ENABLE1_IC_1_BYTE, R15_POWER_ENABLE1_IC_1_Default );
 8000ec2:	88f8      	ldrh	r0, [r7, #6]
 8000ec4:	4ba1      	ldr	r3, [pc, #644]	; (800114c <default_download_IC_1+0x360>)
 8000ec6:	2202      	movs	r2, #2
 8000ec8:	f24f 0151 	movw	r1, #61521	; 0xf051
 8000ecc:	f001 fc42 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( devAddress, REG_CLK_GEN1_M_IC_1_ADDR, REG_CLK_GEN1_M_IC_1_BYTE, R16_CLK_GEN1_M_IC_1_Default );
 8000ed0:	88f8      	ldrh	r0, [r7, #6]
 8000ed2:	4b9f      	ldr	r3, [pc, #636]	; (8001150 <default_download_IC_1+0x364>)
 8000ed4:	2202      	movs	r2, #2
 8000ed6:	f24f 0120 	movw	r1, #61472	; 0xf020
 8000eda:	f001 fc3b 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( devAddress, REG_CLK_GEN1_N_IC_1_ADDR, REG_CLK_GEN1_N_IC_1_BYTE, R17_CLK_GEN1_N_IC_1_Default );
 8000ede:	88f8      	ldrh	r0, [r7, #6]
 8000ee0:	4b9c      	ldr	r3, [pc, #624]	; (8001154 <default_download_IC_1+0x368>)
 8000ee2:	2202      	movs	r2, #2
 8000ee4:	f24f 0121 	movw	r1, #61473	; 0xf021
 8000ee8:	f001 fc34 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( devAddress, REG_CLK_GEN2_M_IC_1_ADDR, REG_CLK_GEN2_M_IC_1_BYTE, R18_CLK_GEN2_M_IC_1_Default );
 8000eec:	88f8      	ldrh	r0, [r7, #6]
 8000eee:	4b9a      	ldr	r3, [pc, #616]	; (8001158 <default_download_IC_1+0x36c>)
 8000ef0:	2202      	movs	r2, #2
 8000ef2:	f24f 0122 	movw	r1, #61474	; 0xf022
 8000ef6:	f001 fc2d 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( devAddress, REG_CLK_GEN2_N_IC_1_ADDR, REG_CLK_GEN2_N_IC_1_BYTE, R19_CLK_GEN2_N_IC_1_Default );
 8000efa:	88f8      	ldrh	r0, [r7, #6]
 8000efc:	4b97      	ldr	r3, [pc, #604]	; (800115c <default_download_IC_1+0x370>)
 8000efe:	2202      	movs	r2, #2
 8000f00:	f24f 0123 	movw	r1, #61475	; 0xf023
 8000f04:	f001 fc26 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( devAddress, REG_CLK_GEN3_M_IC_1_ADDR, REG_CLK_GEN3_M_IC_1_BYTE, R20_CLK_GEN3_M_IC_1_Default );
 8000f08:	88f8      	ldrh	r0, [r7, #6]
 8000f0a:	4b95      	ldr	r3, [pc, #596]	; (8001160 <default_download_IC_1+0x374>)
 8000f0c:	2202      	movs	r2, #2
 8000f0e:	f24f 0124 	movw	r1, #61476	; 0xf024
 8000f12:	f001 fc1f 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( devAddress, REG_CLK_GEN3_N_IC_1_ADDR, REG_CLK_GEN3_N_IC_1_BYTE, R21_CLK_GEN3_N_IC_1_Default );
 8000f16:	88f8      	ldrh	r0, [r7, #6]
 8000f18:	4b92      	ldr	r3, [pc, #584]	; (8001164 <default_download_IC_1+0x378>)
 8000f1a:	2202      	movs	r2, #2
 8000f1c:	f24f 0125 	movw	r1, #61477	; 0xf025
 8000f20:	f001 fc18 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( devAddress, REG_MP0_MODE_IC_1_ADDR, REG_MP0_MODE_IC_1_BYTE, R22_MP0_MODE_IC_1_Default );
 8000f24:	88f8      	ldrh	r0, [r7, #6]
 8000f26:	4b90      	ldr	r3, [pc, #576]	; (8001168 <default_download_IC_1+0x37c>)
 8000f28:	2202      	movs	r2, #2
 8000f2a:	f24f 5110 	movw	r1, #62736	; 0xf510
 8000f2e:	f001 fc11 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( devAddress, REG_MP1_MODE_IC_1_ADDR, REG_MP1_MODE_IC_1_BYTE, R23_MP1_MODE_IC_1_Default );
 8000f32:	88f8      	ldrh	r0, [r7, #6]
 8000f34:	4b8d      	ldr	r3, [pc, #564]	; (800116c <default_download_IC_1+0x380>)
 8000f36:	2202      	movs	r2, #2
 8000f38:	f24f 5111 	movw	r1, #62737	; 0xf511
 8000f3c:	f001 fc0a 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( devAddress, REG_MP2_MODE_IC_1_ADDR, REG_MP2_MODE_IC_1_BYTE, R24_MP2_MODE_IC_1_Default );
 8000f40:	88f8      	ldrh	r0, [r7, #6]
 8000f42:	4b8b      	ldr	r3, [pc, #556]	; (8001170 <default_download_IC_1+0x384>)
 8000f44:	2202      	movs	r2, #2
 8000f46:	f24f 5112 	movw	r1, #62738	; 0xf512
 8000f4a:	f001 fc03 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( devAddress, REG_MP3_MODE_IC_1_ADDR, REG_MP3_MODE_IC_1_BYTE, R25_MP3_MODE_IC_1_Default );
 8000f4e:	88f8      	ldrh	r0, [r7, #6]
 8000f50:	4b88      	ldr	r3, [pc, #544]	; (8001174 <default_download_IC_1+0x388>)
 8000f52:	2202      	movs	r2, #2
 8000f54:	f24f 5113 	movw	r1, #62739	; 0xf513
 8000f58:	f001 fbfc 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( devAddress, REG_MP6_MODE_IC_1_ADDR, REG_MP6_MODE_IC_1_BYTE, R26_MP6_MODE_IC_1_Default );
 8000f5c:	88f8      	ldrh	r0, [r7, #6]
 8000f5e:	4b86      	ldr	r3, [pc, #536]	; (8001178 <default_download_IC_1+0x38c>)
 8000f60:	2202      	movs	r2, #2
 8000f62:	f24f 5116 	movw	r1, #62742	; 0xf516
 8000f66:	f001 fbf5 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( devAddress, REG_MP7_MODE_IC_1_ADDR, REG_MP7_MODE_IC_1_BYTE, R27_MP7_MODE_IC_1_Default );
 8000f6a:	88f8      	ldrh	r0, [r7, #6]
 8000f6c:	4b83      	ldr	r3, [pc, #524]	; (800117c <default_download_IC_1+0x390>)
 8000f6e:	2202      	movs	r2, #2
 8000f70:	f24f 5117 	movw	r1, #62743	; 0xf517
 8000f74:	f001 fbee 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( devAddress, REG_SOUT_SOURCE0_IC_1_ADDR, REG_SOUT_SOURCE0_IC_1_BYTE, R28_SOUT_SOURCE0_IC_1_Default );
 8000f78:	88f8      	ldrh	r0, [r7, #6]
 8000f7a:	4b81      	ldr	r3, [pc, #516]	; (8001180 <default_download_IC_1+0x394>)
 8000f7c:	2202      	movs	r2, #2
 8000f7e:	f24f 1180 	movw	r1, #61824	; 0xf180
 8000f82:	f001 fbe7 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( devAddress, REG_SOUT_SOURCE1_IC_1_ADDR, REG_SOUT_SOURCE1_IC_1_BYTE, R29_SOUT_SOURCE1_IC_1_Default );
 8000f86:	88f8      	ldrh	r0, [r7, #6]
 8000f88:	4b7e      	ldr	r3, [pc, #504]	; (8001184 <default_download_IC_1+0x398>)
 8000f8a:	2202      	movs	r2, #2
 8000f8c:	f24f 1181 	movw	r1, #61825	; 0xf181
 8000f90:	f001 fbe0 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( devAddress, REG_SOUT_SOURCE2_IC_1_ADDR, REG_SOUT_SOURCE2_IC_1_BYTE, R30_SOUT_SOURCE2_IC_1_Default );
 8000f94:	88f8      	ldrh	r0, [r7, #6]
 8000f96:	4b7c      	ldr	r3, [pc, #496]	; (8001188 <default_download_IC_1+0x39c>)
 8000f98:	2202      	movs	r2, #2
 8000f9a:	f24f 1182 	movw	r1, #61826	; 0xf182
 8000f9e:	f001 fbd9 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( devAddress, REG_SOUT_SOURCE3_IC_1_ADDR, REG_SOUT_SOURCE3_IC_1_BYTE, R31_SOUT_SOURCE3_IC_1_Default );
 8000fa2:	88f8      	ldrh	r0, [r7, #6]
 8000fa4:	4b79      	ldr	r3, [pc, #484]	; (800118c <default_download_IC_1+0x3a0>)
 8000fa6:	2202      	movs	r2, #2
 8000fa8:	f24f 1183 	movw	r1, #61827	; 0xf183
 8000fac:	f001 fbd2 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( devAddress, REG_SOUT_SOURCE4_IC_1_ADDR, REG_SOUT_SOURCE4_IC_1_BYTE, R32_SOUT_SOURCE4_IC_1_Default );
 8000fb0:	88f8      	ldrh	r0, [r7, #6]
 8000fb2:	4b77      	ldr	r3, [pc, #476]	; (8001190 <default_download_IC_1+0x3a4>)
 8000fb4:	2202      	movs	r2, #2
 8000fb6:	f24f 1184 	movw	r1, #61828	; 0xf184
 8000fba:	f001 fbcb 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( devAddress, REG_SOUT_SOURCE5_IC_1_ADDR, REG_SOUT_SOURCE5_IC_1_BYTE, R33_SOUT_SOURCE5_IC_1_Default );
 8000fbe:	88f8      	ldrh	r0, [r7, #6]
 8000fc0:	4b74      	ldr	r3, [pc, #464]	; (8001194 <default_download_IC_1+0x3a8>)
 8000fc2:	2202      	movs	r2, #2
 8000fc4:	f24f 1185 	movw	r1, #61829	; 0xf185
 8000fc8:	f001 fbc4 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( devAddress, REG_SOUT_SOURCE6_IC_1_ADDR, REG_SOUT_SOURCE6_IC_1_BYTE, R34_SOUT_SOURCE6_IC_1_Default );
 8000fcc:	88f8      	ldrh	r0, [r7, #6]
 8000fce:	4b72      	ldr	r3, [pc, #456]	; (8001198 <default_download_IC_1+0x3ac>)
 8000fd0:	2202      	movs	r2, #2
 8000fd2:	f24f 1186 	movw	r1, #61830	; 0xf186
 8000fd6:	f001 fbbd 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( devAddress, REG_SOUT_SOURCE7_IC_1_ADDR, REG_SOUT_SOURCE7_IC_1_BYTE, R35_SOUT_SOURCE7_IC_1_Default );
 8000fda:	88f8      	ldrh	r0, [r7, #6]
 8000fdc:	4b6f      	ldr	r3, [pc, #444]	; (800119c <default_download_IC_1+0x3b0>)
 8000fde:	2202      	movs	r2, #2
 8000fe0:	f24f 1187 	movw	r1, #61831	; 0xf187
 8000fe4:	f001 fbb6 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( devAddress, REG_SOUT_SOURCE8_IC_1_ADDR, REG_SOUT_SOURCE8_IC_1_BYTE, R36_SOUT_SOURCE8_IC_1_Default );
 8000fe8:	88f8      	ldrh	r0, [r7, #6]
 8000fea:	4b6d      	ldr	r3, [pc, #436]	; (80011a0 <default_download_IC_1+0x3b4>)
 8000fec:	2202      	movs	r2, #2
 8000fee:	f24f 1188 	movw	r1, #61832	; 0xf188
 8000ff2:	f001 fbaf 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( devAddress, REG_SOUT_SOURCE9_IC_1_ADDR, REG_SOUT_SOURCE9_IC_1_BYTE, R37_SOUT_SOURCE9_IC_1_Default );
 8000ff6:	88f8      	ldrh	r0, [r7, #6]
 8000ff8:	4b6a      	ldr	r3, [pc, #424]	; (80011a4 <default_download_IC_1+0x3b8>)
 8000ffa:	2202      	movs	r2, #2
 8000ffc:	f24f 1189 	movw	r1, #61833	; 0xf189
 8001000:	f001 fba8 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( devAddress, REG_SOUT_SOURCE10_IC_1_ADDR, REG_SOUT_SOURCE10_IC_1_BYTE, R38_SOUT_SOURCE10_IC_1_Default );
 8001004:	88f8      	ldrh	r0, [r7, #6]
 8001006:	4b68      	ldr	r3, [pc, #416]	; (80011a8 <default_download_IC_1+0x3bc>)
 8001008:	2202      	movs	r2, #2
 800100a:	f24f 118a 	movw	r1, #61834	; 0xf18a
 800100e:	f001 fba1 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( devAddress, REG_SOUT_SOURCE11_IC_1_ADDR, REG_SOUT_SOURCE11_IC_1_BYTE, R39_SOUT_SOURCE11_IC_1_Default );
 8001012:	88f8      	ldrh	r0, [r7, #6]
 8001014:	4b65      	ldr	r3, [pc, #404]	; (80011ac <default_download_IC_1+0x3c0>)
 8001016:	2202      	movs	r2, #2
 8001018:	f24f 118b 	movw	r1, #61835	; 0xf18b
 800101c:	f001 fb9a 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( devAddress, REG_SOUT_SOURCE12_IC_1_ADDR, REG_SOUT_SOURCE12_IC_1_BYTE, R40_SOUT_SOURCE12_IC_1_Default );
 8001020:	88f8      	ldrh	r0, [r7, #6]
 8001022:	4b63      	ldr	r3, [pc, #396]	; (80011b0 <default_download_IC_1+0x3c4>)
 8001024:	2202      	movs	r2, #2
 8001026:	f24f 118c 	movw	r1, #61836	; 0xf18c
 800102a:	f001 fb93 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( devAddress, REG_SOUT_SOURCE13_IC_1_ADDR, REG_SOUT_SOURCE13_IC_1_BYTE, R41_SOUT_SOURCE13_IC_1_Default );
 800102e:	88f8      	ldrh	r0, [r7, #6]
 8001030:	4b60      	ldr	r3, [pc, #384]	; (80011b4 <default_download_IC_1+0x3c8>)
 8001032:	2202      	movs	r2, #2
 8001034:	f24f 118d 	movw	r1, #61837	; 0xf18d
 8001038:	f001 fb8c 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( devAddress, REG_SOUT_SOURCE14_IC_1_ADDR, REG_SOUT_SOURCE14_IC_1_BYTE, R42_SOUT_SOURCE14_IC_1_Default );
 800103c:	88f8      	ldrh	r0, [r7, #6]
 800103e:	4b5e      	ldr	r3, [pc, #376]	; (80011b8 <default_download_IC_1+0x3cc>)
 8001040:	2202      	movs	r2, #2
 8001042:	f24f 118e 	movw	r1, #61838	; 0xf18e
 8001046:	f001 fb85 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( devAddress, REG_SOUT_SOURCE15_IC_1_ADDR, REG_SOUT_SOURCE15_IC_1_BYTE, R43_SOUT_SOURCE15_IC_1_Default );
 800104a:	88f8      	ldrh	r0, [r7, #6]
 800104c:	4b5b      	ldr	r3, [pc, #364]	; (80011bc <default_download_IC_1+0x3d0>)
 800104e:	2202      	movs	r2, #2
 8001050:	f24f 118f 	movw	r1, #61839	; 0xf18f
 8001054:	f001 fb7e 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( devAddress, REG_SOUT_SOURCE16_IC_1_ADDR, REG_SOUT_SOURCE16_IC_1_BYTE, R44_SOUT_SOURCE16_IC_1_Default );
 8001058:	88f8      	ldrh	r0, [r7, #6]
 800105a:	4b59      	ldr	r3, [pc, #356]	; (80011c0 <default_download_IC_1+0x3d4>)
 800105c:	2202      	movs	r2, #2
 800105e:	f24f 1190 	movw	r1, #61840	; 0xf190
 8001062:	f001 fb77 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( devAddress, REG_SOUT_SOURCE17_IC_1_ADDR, REG_SOUT_SOURCE17_IC_1_BYTE, R45_SOUT_SOURCE17_IC_1_Default );
 8001066:	88f8      	ldrh	r0, [r7, #6]
 8001068:	4b56      	ldr	r3, [pc, #344]	; (80011c4 <default_download_IC_1+0x3d8>)
 800106a:	2202      	movs	r2, #2
 800106c:	f24f 1191 	movw	r1, #61841	; 0xf191
 8001070:	f001 fb70 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( devAddress, REG_SOUT_SOURCE18_IC_1_ADDR, REG_SOUT_SOURCE18_IC_1_BYTE, R46_SOUT_SOURCE18_IC_1_Default );
 8001074:	88f8      	ldrh	r0, [r7, #6]
 8001076:	4b54      	ldr	r3, [pc, #336]	; (80011c8 <default_download_IC_1+0x3dc>)
 8001078:	2202      	movs	r2, #2
 800107a:	f24f 1192 	movw	r1, #61842	; 0xf192
 800107e:	f001 fb69 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( devAddress, REG_SOUT_SOURCE19_IC_1_ADDR, REG_SOUT_SOURCE19_IC_1_BYTE, R47_SOUT_SOURCE19_IC_1_Default );
 8001082:	88f8      	ldrh	r0, [r7, #6]
 8001084:	4b51      	ldr	r3, [pc, #324]	; (80011cc <default_download_IC_1+0x3e0>)
 8001086:	2202      	movs	r2, #2
 8001088:	f24f 1193 	movw	r1, #61843	; 0xf193
 800108c:	f001 fb62 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( devAddress, REG_SOUT_SOURCE20_IC_1_ADDR, REG_SOUT_SOURCE20_IC_1_BYTE, R48_SOUT_SOURCE20_IC_1_Default );
 8001090:	88f8      	ldrh	r0, [r7, #6]
 8001092:	4b4f      	ldr	r3, [pc, #316]	; (80011d0 <default_download_IC_1+0x3e4>)
 8001094:	2202      	movs	r2, #2
 8001096:	f24f 1194 	movw	r1, #61844	; 0xf194
 800109a:	f001 fb5b 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( devAddress, REG_SOUT_SOURCE21_IC_1_ADDR, REG_SOUT_SOURCE21_IC_1_BYTE, R49_SOUT_SOURCE21_IC_1_Default );
 800109e:	88f8      	ldrh	r0, [r7, #6]
 80010a0:	4b4c      	ldr	r3, [pc, #304]	; (80011d4 <default_download_IC_1+0x3e8>)
 80010a2:	2202      	movs	r2, #2
 80010a4:	f24f 1195 	movw	r1, #61845	; 0xf195
 80010a8:	f001 fb54 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( devAddress, REG_SOUT_SOURCE22_IC_1_ADDR, REG_SOUT_SOURCE22_IC_1_BYTE, R50_SOUT_SOURCE22_IC_1_Default );
 80010ac:	88f8      	ldrh	r0, [r7, #6]
 80010ae:	4b4a      	ldr	r3, [pc, #296]	; (80011d8 <default_download_IC_1+0x3ec>)
 80010b0:	2202      	movs	r2, #2
 80010b2:	f24f 1196 	movw	r1, #61846	; 0xf196
 80010b6:	f001 fb4d 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( devAddress, REG_SOUT_SOURCE23_IC_1_ADDR, REG_SOUT_SOURCE23_IC_1_BYTE, R51_SOUT_SOURCE23_IC_1_Default );
 80010ba:	88f8      	ldrh	r0, [r7, #6]
 80010bc:	4b47      	ldr	r3, [pc, #284]	; (80011dc <default_download_IC_1+0x3f0>)
 80010be:	2202      	movs	r2, #2
 80010c0:	f24f 1197 	movw	r1, #61847	; 0xf197
 80010c4:	f001 fb46 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( devAddress, REG_SERIAL_BYTE_0_0_IC_1_ADDR, REG_SERIAL_BYTE_0_0_IC_1_BYTE, R52_SERIAL_BYTE_0_0_IC_1_Default );
 80010c8:	88f8      	ldrh	r0, [r7, #6]
 80010ca:	4b45      	ldr	r3, [pc, #276]	; (80011e0 <default_download_IC_1+0x3f4>)
 80010cc:	2202      	movs	r2, #2
 80010ce:	f44f 4172 	mov.w	r1, #61952	; 0xf200
 80010d2:	f001 fb3f 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( devAddress, REG_SERIAL_BYTE_1_0_IC_1_ADDR, REG_SERIAL_BYTE_1_0_IC_1_BYTE, R53_SERIAL_BYTE_1_0_IC_1_Default );
 80010d6:	88f8      	ldrh	r0, [r7, #6]
 80010d8:	4b42      	ldr	r3, [pc, #264]	; (80011e4 <default_download_IC_1+0x3f8>)
 80010da:	2202      	movs	r2, #2
 80010dc:	f24f 2104 	movw	r1, #61956	; 0xf204
 80010e0:	f001 fb38 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( devAddress, REG_SERIAL_BYTE_2_0_IC_1_ADDR, REG_SERIAL_BYTE_2_0_IC_1_BYTE, R54_SERIAL_BYTE_2_0_IC_1_Default );
 80010e4:	88f8      	ldrh	r0, [r7, #6]
 80010e6:	4b40      	ldr	r3, [pc, #256]	; (80011e8 <default_download_IC_1+0x3fc>)
 80010e8:	2202      	movs	r2, #2
 80010ea:	f24f 2108 	movw	r1, #61960	; 0xf208
 80010ee:	f001 fb31 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( devAddress, REG_SERIAL_BYTE_3_0_IC_1_ADDR, REG_SERIAL_BYTE_3_0_IC_1_BYTE, R55_SERIAL_BYTE_3_0_IC_1_Default );
 80010f2:	88f8      	ldrh	r0, [r7, #6]
 80010f4:	4b3d      	ldr	r3, [pc, #244]	; (80011ec <default_download_IC_1+0x400>)
 80010f6:	2202      	movs	r2, #2
 80010f8:	f24f 210c 	movw	r1, #61964	; 0xf20c
 80010fc:	f001 fb2a 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( devAddress, REG_SERIAL_BYTE_4_0_IC_1_ADDR, REG_SERIAL_BYTE_4_0_IC_1_BYTE, R56_SERIAL_BYTE_4_0_IC_1_Default );
 8001100:	88f8      	ldrh	r0, [r7, #6]
 8001102:	4b3b      	ldr	r3, [pc, #236]	; (80011f0 <default_download_IC_1+0x404>)
 8001104:	2202      	movs	r2, #2
 8001106:	f24f 2110 	movw	r1, #61968	; 0xf210
 800110a:	f001 fb23 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
 800110e:	e071      	b.n	80011f4 <default_download_IC_1+0x408>
 8001110:	20007104 	.word	0x20007104
 8001114:	20006fa0 	.word	0x20006fa0
 8001118:	20006fa4 	.word	0x20006fa4
 800111c:	20007108 	.word	0x20007108
 8001120:	20006fa8 	.word	0x20006fa8
 8001124:	20006fac 	.word	0x20006fac
 8001128:	2000710c 	.word	0x2000710c
 800112c:	20006fb0 	.word	0x20006fb0
 8001130:	20007110 	.word	0x20007110
 8001134:	20006fb4 	.word	0x20006fb4
 8001138:	20006fb8 	.word	0x20006fb8
 800113c:	20006fbc 	.word	0x20006fbc
 8001140:	20006fc0 	.word	0x20006fc0
 8001144:	20006fc4 	.word	0x20006fc4
 8001148:	20006fc8 	.word	0x20006fc8
 800114c:	20006fcc 	.word	0x20006fcc
 8001150:	20006fd0 	.word	0x20006fd0
 8001154:	20006fd4 	.word	0x20006fd4
 8001158:	20006fd8 	.word	0x20006fd8
 800115c:	20006fdc 	.word	0x20006fdc
 8001160:	20006fe0 	.word	0x20006fe0
 8001164:	20006fe4 	.word	0x20006fe4
 8001168:	20006fe8 	.word	0x20006fe8
 800116c:	20006fec 	.word	0x20006fec
 8001170:	20006ff0 	.word	0x20006ff0
 8001174:	20006ff4 	.word	0x20006ff4
 8001178:	20006ff8 	.word	0x20006ff8
 800117c:	20006ffc 	.word	0x20006ffc
 8001180:	20007000 	.word	0x20007000
 8001184:	20007004 	.word	0x20007004
 8001188:	20007008 	.word	0x20007008
 800118c:	2000700c 	.word	0x2000700c
 8001190:	20007010 	.word	0x20007010
 8001194:	20007014 	.word	0x20007014
 8001198:	20007018 	.word	0x20007018
 800119c:	2000701c 	.word	0x2000701c
 80011a0:	20007020 	.word	0x20007020
 80011a4:	20007024 	.word	0x20007024
 80011a8:	20007028 	.word	0x20007028
 80011ac:	2000702c 	.word	0x2000702c
 80011b0:	20007030 	.word	0x20007030
 80011b4:	20007034 	.word	0x20007034
 80011b8:	20007038 	.word	0x20007038
 80011bc:	2000703c 	.word	0x2000703c
 80011c0:	20007040 	.word	0x20007040
 80011c4:	20007044 	.word	0x20007044
 80011c8:	20007048 	.word	0x20007048
 80011cc:	2000704c 	.word	0x2000704c
 80011d0:	20007050 	.word	0x20007050
 80011d4:	20007054 	.word	0x20007054
 80011d8:	20007058 	.word	0x20007058
 80011dc:	2000705c 	.word	0x2000705c
 80011e0:	20007060 	.word	0x20007060
 80011e4:	20007064 	.word	0x20007064
 80011e8:	20007068 	.word	0x20007068
 80011ec:	2000706c 	.word	0x2000706c
 80011f0:	20007070 	.word	0x20007070
	SIGMA_WRITE_REGISTER_BLOCK( devAddress, REG_SERIAL_BYTE_5_0_IC_1_ADDR, REG_SERIAL_BYTE_5_0_IC_1_BYTE, R57_SERIAL_BYTE_5_0_IC_1_Default );
 80011f4:	88f8      	ldrh	r0, [r7, #6]
 80011f6:	4b2f      	ldr	r3, [pc, #188]	; (80012b4 <default_download_IC_1+0x4c8>)
 80011f8:	2202      	movs	r2, #2
 80011fa:	f24f 2114 	movw	r1, #61972	; 0xf214
 80011fe:	f001 faa9 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( devAddress, REG_SERIAL_BYTE_6_0_IC_1_ADDR, REG_SERIAL_BYTE_6_0_IC_1_BYTE, R58_SERIAL_BYTE_6_0_IC_1_Default );
 8001202:	88f8      	ldrh	r0, [r7, #6]
 8001204:	4b2c      	ldr	r3, [pc, #176]	; (80012b8 <default_download_IC_1+0x4cc>)
 8001206:	2202      	movs	r2, #2
 8001208:	f24f 2118 	movw	r1, #61976	; 0xf218
 800120c:	f001 faa2 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( devAddress, REG_SERIAL_BYTE_7_0_IC_1_ADDR, REG_SERIAL_BYTE_7_0_IC_1_BYTE, R59_SERIAL_BYTE_7_0_IC_1_Default );
 8001210:	88f8      	ldrh	r0, [r7, #6]
 8001212:	4b2a      	ldr	r3, [pc, #168]	; (80012bc <default_download_IC_1+0x4d0>)
 8001214:	2202      	movs	r2, #2
 8001216:	f24f 211c 	movw	r1, #61980	; 0xf21c
 800121a:	f001 fa9b 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( devAddress, PROGRAM_ADDR_IC_1, PROGRAM_SIZE_IC_1, Program_Data_IC_1 );
 800121e:	88f8      	ldrh	r0, [r7, #6]
 8001220:	4b27      	ldr	r3, [pc, #156]	; (80012c0 <default_download_IC_1+0x4d4>)
 8001222:	f243 6278 	movw	r2, #13944	; 0x3678
 8001226:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 800122a:	f001 fa93 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( devAddress, PARAM_ADDR_IC_1, PARAM_SIZE_IC_1, Param_Data_IC_1 );
 800122e:	88f8      	ldrh	r0, [r7, #6]
 8001230:	4b24      	ldr	r3, [pc, #144]	; (80012c4 <default_download_IC_1+0x4d8>)
 8001232:	f642 4238 	movw	r2, #11320	; 0x2c38
 8001236:	2100      	movs	r1, #0
 8001238:	f001 fa8c 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( devAddress, DM1_DATA_ADDR_IC_1, DM1_DATA_SIZE_IC_1, DM1_DATA_Data_IC_1 );
 800123c:	88f8      	ldrh	r0, [r7, #6]
 800123e:	4b22      	ldr	r3, [pc, #136]	; (80012c8 <default_download_IC_1+0x4dc>)
 8001240:	f44f 624f 	mov.w	r2, #3312	; 0xcf0
 8001244:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 8001248:	f001 fa84 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( devAddress, REG_KILL_CORE_IC_1_ADDR, REG_KILL_CORE_IC_1_BYTE, R63_KILL_CORE_IC_1_Default );
 800124c:	88f8      	ldrh	r0, [r7, #6]
 800124e:	4b1f      	ldr	r3, [pc, #124]	; (80012cc <default_download_IC_1+0x4e0>)
 8001250:	2202      	movs	r2, #2
 8001252:	f24f 4103 	movw	r1, #62467	; 0xf403
 8001256:	f001 fa7d 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( devAddress, REG_START_ADDRESS_IC_1_ADDR, REG_START_ADDRESS_IC_1_BYTE, R64_START_ADDRESS_IC_1_Default );
 800125a:	88f8      	ldrh	r0, [r7, #6]
 800125c:	4b1c      	ldr	r3, [pc, #112]	; (80012d0 <default_download_IC_1+0x4e4>)
 800125e:	2202      	movs	r2, #2
 8001260:	f24f 4104 	movw	r1, #62468	; 0xf404
 8001264:	f001 fa76 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( devAddress, REG_START_PULSE_IC_1_ADDR, REG_START_PULSE_IC_1_BYTE, R65_START_PULSE_IC_1_Default );
 8001268:	88f8      	ldrh	r0, [r7, #6]
 800126a:	4b1a      	ldr	r3, [pc, #104]	; (80012d4 <default_download_IC_1+0x4e8>)
 800126c:	2202      	movs	r2, #2
 800126e:	f24f 4101 	movw	r1, #62465	; 0xf401
 8001272:	f001 fa6f 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( devAddress, REG_START_CORE_IC_1_ADDR, REG_START_CORE_IC_1_BYTE, R66_START_CORE_IC_1_Default );
 8001276:	88f8      	ldrh	r0, [r7, #6]
 8001278:	4b17      	ldr	r3, [pc, #92]	; (80012d8 <default_download_IC_1+0x4ec>)
 800127a:	2202      	movs	r2, #2
 800127c:	f24f 4102 	movw	r1, #62466	; 0xf402
 8001280:	f001 fa68 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( devAddress, REG_START_CORE_IC_1_ADDR, REG_START_CORE_IC_1_BYTE, R67_START_CORE_IC_1_Default );
 8001284:	88f8      	ldrh	r0, [r7, #6]
 8001286:	4b15      	ldr	r3, [pc, #84]	; (80012dc <default_download_IC_1+0x4f0>)
 8001288:	2202      	movs	r2, #2
 800128a:	f24f 4102 	movw	r1, #62466	; 0xf402
 800128e:	f001 fa61 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_DELAY( devAddress, R68_START_DELAY_IC_1_SIZE, R68_START_DELAY_IC_1_Default );
 8001292:	88fb      	ldrh	r3, [r7, #6]
 8001294:	4a12      	ldr	r2, [pc, #72]	; (80012e0 <default_download_IC_1+0x4f4>)
 8001296:	2102      	movs	r1, #2
 8001298:	4618      	mov	r0, r3
 800129a:	f001 fa7f 	bl	800279c <SIGMA_WRITE_DELAY>
	SIGMA_WRITE_REGISTER_BLOCK( devAddress, REG_HIBERNATE_IC_1_ADDR, REG_HIBERNATE_IC_1_BYTE, R69_HIBERNATE_IC_1_Default );
 800129e:	88f8      	ldrh	r0, [r7, #6]
 80012a0:	4b10      	ldr	r3, [pc, #64]	; (80012e4 <default_download_IC_1+0x4f8>)
 80012a2:	2202      	movs	r2, #2
 80012a4:	f44f 4174 	mov.w	r1, #62464	; 0xf400
 80012a8:	f001 fa54 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
}
 80012ac:	bf00      	nop
 80012ae:	3708      	adds	r7, #8
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bd80      	pop	{r7, pc}
 80012b4:	20007074 	.word	0x20007074
 80012b8:	20007078 	.word	0x20007078
 80012bc:	2000707c 	.word	0x2000707c
 80012c0:	20000cf0 	.word	0x20000cf0
 80012c4:	20004368 	.word	0x20004368
 80012c8:	20000000 	.word	0x20000000
 80012cc:	20007114 	.word	0x20007114
 80012d0:	20007118 	.word	0x20007118
 80012d4:	20007080 	.word	0x20007080
 80012d8:	2000711c 	.word	0x2000711c
 80012dc:	20007084 	.word	0x20007084
 80012e0:	20007088 	.word	0x20007088
 80012e4:	20007120 	.word	0x20007120

080012e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012e8:	b590      	push	{r4, r7, lr}
 80012ea:	f5ad 7d07 	sub.w	sp, sp, #540	; 0x21c
 80012ee:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN 1 */
	  uint16_t k = 0;
 80012f0:	2300      	movs	r3, #0
 80012f2:	f8a7 3206 	strh.w	r3, [r7, #518]	; 0x206
	  uint16_t pote_aux = 0;
 80012f6:	2300      	movs	r3, #0
 80012f8:	f8a7 3204 	strh.w	r3, [r7, #516]	; 0x204
	  uint32_t loud_data[30]; // Fixed loudness values
	  uint32_t boost_data[30]; // Fixed boost loudness values
	  uint32_t comp_data[30]; // Fixed compensation values

	  // Band Address Assign
	  BandAddress[0] = MOD_BAND32_SEL_DCINPALG145X4VALUE_ADDR;
 80012fc:	f640 0382 	movw	r3, #2178	; 0x882
 8001300:	f8a7 31e4 	strh.w	r3, [r7, #484]	; 0x1e4
	  BandAddress[1] = MOD_BAND64_SEL_DCINPALG145X5VALUE_ADDR;
 8001304:	f640 0383 	movw	r3, #2179	; 0x883
 8001308:	f8a7 31e6 	strh.w	r3, [r7, #486]	; 0x1e6
	  BandAddress[2] = MOD_BAND128_SEL_DCINPALG145X6VALUE_ADDR;
 800130c:	f640 037a 	movw	r3, #2170	; 0x87a
 8001310:	f8a7 31e8 	strh.w	r3, [r7, #488]	; 0x1e8
	  BandAddress[3] = MOD_BAND256_SEL_DCINPALG145X7VALUE_ADDR;
 8001314:	f640 037b 	movw	r3, #2171	; 0x87b
 8001318:	f8a7 31ea 	strh.w	r3, [r7, #490]	; 0x1ea
	  BandAddress[4] = MOD_BAND512_SEL_DCINPALG145X8VALUE_ADDR;
 800131c:	f640 0372 	movw	r3, #2162	; 0x872
 8001320:	f8a7 31ec 	strh.w	r3, [r7, #492]	; 0x1ec
	  BandAddress[5] = MOD_BAND1K_SEL_DCINPALG145X9VALUE_ADDR;
 8001324:	f640 0373 	movw	r3, #2163	; 0x873
 8001328:	f8a7 31ee 	strh.w	r3, [r7, #494]	; 0x1ee
	  BandAddress[6] = MOD_BAND2K_SEL_DCINPALG145X10VALUE_ADDR;
 800132c:	f640 036a 	movw	r3, #2154	; 0x86a
 8001330:	f8a7 31f0 	strh.w	r3, [r7, #496]	; 0x1f0
	  BandAddress[7] = MOD_BAND4K_SEL_DCINPALG145X11VALUE_ADDR;
 8001334:	f640 036b 	movw	r3, #2155	; 0x86b
 8001338:	f8a7 31f2 	strh.w	r3, [r7, #498]	; 0x1f2
	  BandAddress[8] = MOD_BAND8K_SEL_DCINPALG145X12VALUE_ADDR;
 800133c:	f640 035e 	movw	r3, #2142	; 0x85e
 8001340:	f8a7 31f4 	strh.w	r3, [r7, #500]	; 0x1f4
	  BandAddress[9] = MOD_BAND16K_SEL_DCINPALG145X13VALUE_ADDR;
 8001344:	f640 035f 	movw	r3, #2143	; 0x85f
 8001348:	f8a7 31f6 	strh.w	r3, [r7, #502]	; 0x1f6
	  //BandAddress[VOL_SUB] = MOD_VOLHP_GAINALGNS145X4GAIN_ADDR; // Subwoofer Volume
	  BandAddress[VOL_ARRAY] = MOD_VOL_GAINALGNS145X1GAIN_ADDR; // General Volume
 800134c:	f640 0362 	movw	r3, #2146	; 0x862
 8001350:	f8a7 31fa 	strh.w	r3, [r7, #506]	; 0x1fa
	  BandAddress[LOUD_LOW_ARRAY] = MOD_LOUD_ALG0_LEVEL0_ADDR;
 8001354:	f240 13d1 	movw	r3, #465	; 0x1d1
 8001358:	f8a7 31fc 	strh.w	r3, [r7, #508]	; 0x1fc
	  BandAddress[LOUD_HIGH_ARRAY] = MOD_LOUD_ALG0_LEVEL1_ADDR;
 800135c:	f44f 73e9 	mov.w	r3, #466	; 0x1d2
 8001360:	f8a7 31fe 	strh.w	r3, [r7, #510]	; 0x1fe
	  BandAddress[LOUD_GRL_ARRAY] = MOD_LOUD_SEL_DCINPALG145X15VALUE_ADDR;
 8001364:	f640 0361 	movw	r3, #2145	; 0x861
 8001368:	f8a7 3200 	strh.w	r3, [r7, #512]	; 0x200

	  // 8.24 FixPoint Volume
	  vol_data[29] = 0x01000000; // 0dB
 800136c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001370:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
	  vol_data[28] = 0x00CB5918; // -2dB
 8001374:	4bc2      	ldr	r3, [pc, #776]	; (8001680 <main+0x398>)
 8001376:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
	  vol_data[27] = 0x00A1866C; // -4dB
 800137a:	4bc2      	ldr	r3, [pc, #776]	; (8001684 <main+0x39c>)
 800137c:	f8c7 31d8 	str.w	r3, [r7, #472]	; 0x1d8
	  vol_data[26] = 0x00804DCE; // -6dB
 8001380:	4bc1      	ldr	r3, [pc, #772]	; (8001688 <main+0x3a0>)
 8001382:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
	  vol_data[25] = 0x0065EA5A; // -8dB
 8001386:	4bc1      	ldr	r3, [pc, #772]	; (800168c <main+0x3a4>)
 8001388:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
	  vol_data[24] = 0x0050F44E; // -10dB
 800138c:	4bc0      	ldr	r3, [pc, #768]	; (8001690 <main+0x3a8>)
 800138e:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
	  vol_data[23] = 0x00404DE6; // -12dB
 8001392:	4bc0      	ldr	r3, [pc, #768]	; (8001694 <main+0x3ac>)
 8001394:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
	  vol_data[22] = 0x00331427; // -14dB (-7.2dB)
 8001398:	4bbf      	ldr	r3, [pc, #764]	; (8001698 <main+0x3b0>)
 800139a:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
	  vol_data[21] = 0x002892C2; // -16dB
 800139e:	4bbf      	ldr	r3, [pc, #764]	; (800169c <main+0x3b4>)
 80013a0:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
	  vol_data[20] = 0x00203A7E; // -18dB
 80013a4:	4bbe      	ldr	r3, [pc, #760]	; (80016a0 <main+0x3b8>)
 80013a6:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
	  vol_data[19] = 0x0019999A; // -20dB
 80013aa:	4bbe      	ldr	r3, [pc, #760]	; (80016a4 <main+0x3bc>)
 80013ac:	f8c7 31b8 	str.w	r3, [r7, #440]	; 0x1b8
	  vol_data[18] = 0x001455B6; // -22dB
 80013b0:	4bbd      	ldr	r3, [pc, #756]	; (80016a8 <main+0x3c0>)
 80013b2:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
	  vol_data[17] = 0x0010270B; // -24dB
 80013b6:	4bbd      	ldr	r3, [pc, #756]	; (80016ac <main+0x3c4>)
 80013b8:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
	  vol_data[16] = 0x000CD495; // -26dB
 80013bc:	4bbc      	ldr	r3, [pc, #752]	; (80016b0 <main+0x3c8>)
 80013be:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
	  vol_data[15] = 0x000A3109; // -28dB
 80013c2:	4bbc      	ldr	r3, [pc, #752]	; (80016b4 <main+0x3cc>)
 80013c4:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
	  vol_data[14] = 0x0008186E; // -30dB
 80013c8:	4bbb      	ldr	r3, [pc, #748]	; (80016b8 <main+0x3d0>)
 80013ca:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
	  vol_data[13] = 0x00066E31; // -32dB
 80013ce:	4bbb      	ldr	r3, [pc, #748]	; (80016bc <main+0x3d4>)
 80013d0:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
	  vol_data[12] = 0x00051B9D; // -34dB
 80013d4:	4bba      	ldr	r3, [pc, #744]	; (80016c0 <main+0x3d8>)
 80013d6:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
	  vol_data[11] = 0x00040EAD; // -36dB
 80013da:	4bba      	ldr	r3, [pc, #744]	; (80016c4 <main+0x3dc>)
 80013dc:	f8c7 3198 	str.w	r3, [r7, #408]	; 0x198
	  vol_data[10] = 0x0003390D; // -38dB
 80013e0:	4bb9      	ldr	r3, [pc, #740]	; (80016c8 <main+0x3e0>)
 80013e2:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
	  vol_data[9] = 0x00028F5C; // -40dB
 80013e6:	4bb9      	ldr	r3, [pc, #740]	; (80016cc <main+0x3e4>)
 80013e8:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
	  vol_data[8] = 0x00020892; // -42dB
 80013ec:	4bb8      	ldr	r3, [pc, #736]	; (80016d0 <main+0x3e8>)
 80013ee:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
	  vol_data[7] = 0x00019D81; // -44dB
 80013f2:	4bb8      	ldr	r3, [pc, #736]	; (80016d4 <main+0x3ec>)
 80013f4:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
	  vol_data[6] = 0x00014875; // -46dB
 80013f8:	4bb7      	ldr	r3, [pc, #732]	; (80016d8 <main+0x3f0>)
 80013fa:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
	  vol_data[5] = 0x000104E7; // -48dB
 80013fe:	4bb7      	ldr	r3, [pc, #732]	; (80016dc <main+0x3f4>)
 8001400:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
	  vol_data[4] = 0x0000CF3E; // -50dB
 8001404:	f64c 733e 	movw	r3, #53054	; 0xcf3e
 8001408:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
	  vol_data[3] = 0x0000A49E; // -52dB
 800140c:	f24a 439e 	movw	r3, #42142	; 0xa49e
 8001410:	f8c7 3178 	str.w	r3, [r7, #376]	; 0x178
	  vol_data[2] = 0x000082C3; // -54dB
 8001414:	f248 23c3 	movw	r3, #33475	; 0x82c3
 8001418:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
	  vol_data[1] = 0x000067DE; // -56dB
 800141c:	f246 73de 	movw	r3, #26590	; 0x67de
 8001420:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
	  vol_data[0] = 0x00005281; // -58dB
 8001424:	f245 2381 	movw	r3, #21121	; 0x5281
 8001428:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c

	  // 8.24 FixPoint Loudness
	  loud_data[29] = 0x01000000; // 0dB
 800142c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001430:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001434:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001438:	675a      	str	r2, [r3, #116]	; 0x74
	  loud_data[28] = 0x00F1ADF9; // -0.5dB
 800143a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800143e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001442:	4aa7      	ldr	r2, [pc, #668]	; (80016e0 <main+0x3f8>)
 8001444:	671a      	str	r2, [r3, #112]	; 0x70
	  loud_data[27] = 0x00E42905; // -1dB
 8001446:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800144a:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800144e:	4aa5      	ldr	r2, [pc, #660]	; (80016e4 <main+0x3fc>)
 8001450:	66da      	str	r2, [r3, #108]	; 0x6c
	  loud_data[26] = 0x00D765AC; // -1.5dB
 8001452:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001456:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800145a:	4aa3      	ldr	r2, [pc, #652]	; (80016e8 <main+0x400>)
 800145c:	669a      	str	r2, [r3, #104]	; 0x68
	  loud_data[25] = 0x00CB5918; // -2dB
 800145e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001462:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001466:	4a86      	ldr	r2, [pc, #536]	; (8001680 <main+0x398>)
 8001468:	665a      	str	r2, [r3, #100]	; 0x64
	  loud_data[24] = 0x00BFF911; // -2.5dB
 800146a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800146e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001472:	4a9e      	ldr	r2, [pc, #632]	; (80016ec <main+0x404>)
 8001474:	661a      	str	r2, [r3, #96]	; 0x60
	  loud_data[23] = 0x00B53BEF; // -3dB
 8001476:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800147a:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800147e:	4a9c      	ldr	r2, [pc, #624]	; (80016f0 <main+0x408>)
 8001480:	65da      	str	r2, [r3, #92]	; 0x5c
	  loud_data[22] = 0x00AB1896; // -3.5dB
 8001482:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001486:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800148a:	4a9a      	ldr	r2, [pc, #616]	; (80016f4 <main+0x40c>)
 800148c:	659a      	str	r2, [r3, #88]	; 0x58
	  loud_data[21] = 0x00A1866C; // -4dB
 800148e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001492:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001496:	4a7b      	ldr	r2, [pc, #492]	; (8001684 <main+0x39c>)
 8001498:	655a      	str	r2, [r3, #84]	; 0x54
	  loud_data[20] = 0x00987D50; // -4.5dB
 800149a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800149e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80014a2:	4a95      	ldr	r2, [pc, #596]	; (80016f8 <main+0x410>)
 80014a4:	651a      	str	r2, [r3, #80]	; 0x50
	  loud_data[19] = 0x008FF59A; // -5dB
 80014a6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80014aa:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80014ae:	4a93      	ldr	r2, [pc, #588]	; (80016fc <main+0x414>)
 80014b0:	64da      	str	r2, [r3, #76]	; 0x4c
	  loud_data[18] = 0x0087E80B; // -5.5dB
 80014b2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80014b6:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80014ba:	4a91      	ldr	r2, [pc, #580]	; (8001700 <main+0x418>)
 80014bc:	649a      	str	r2, [r3, #72]	; 0x48
	  loud_data[17] = 0x00804DCE; // -6dB
 80014be:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80014c2:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80014c6:	4a70      	ldr	r2, [pc, #448]	; (8001688 <main+0x3a0>)
 80014c8:	645a      	str	r2, [r3, #68]	; 0x44
	  loud_data[16] = 0x00792071; // -6.5dB
 80014ca:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80014ce:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80014d2:	4a8c      	ldr	r2, [pc, #560]	; (8001704 <main+0x41c>)
 80014d4:	641a      	str	r2, [r3, #64]	; 0x40
	  loud_data[15] = 0x007259DB; // -7dB
 80014d6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80014da:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80014de:	4a8a      	ldr	r2, [pc, #552]	; (8001708 <main+0x420>)
 80014e0:	63da      	str	r2, [r3, #60]	; 0x3c
	  loud_data[14] = 0x006BF44D; // -7.5dB
 80014e2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80014e6:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80014ea:	4a88      	ldr	r2, [pc, #544]	; (800170c <main+0x424>)
 80014ec:	639a      	str	r2, [r3, #56]	; 0x38
	  loud_data[13] = 0x0065EA5A; // -8dB
 80014ee:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80014f2:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80014f6:	4a65      	ldr	r2, [pc, #404]	; (800168c <main+0x3a4>)
 80014f8:	635a      	str	r2, [r3, #52]	; 0x34
	  loud_data[12] = 0x006036E1; // -8.5dB
 80014fa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80014fe:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001502:	4a83      	ldr	r2, [pc, #524]	; (8001710 <main+0x428>)
 8001504:	631a      	str	r2, [r3, #48]	; 0x30
	  loud_data[11] = 0x005AD50D; // -9dB
 8001506:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800150a:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800150e:	4a81      	ldr	r2, [pc, #516]	; (8001714 <main+0x42c>)
 8001510:	62da      	str	r2, [r3, #44]	; 0x2c
	  loud_data[10] = 0x0055C04C; // -9.5dB
 8001512:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001516:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800151a:	4a7f      	ldr	r2, [pc, #508]	; (8001718 <main+0x430>)
 800151c:	629a      	str	r2, [r3, #40]	; 0x28
	  loud_data[9] = 0x0050F44E; // -10dB
 800151e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001522:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001526:	4a5a      	ldr	r2, [pc, #360]	; (8001690 <main+0x3a8>)
 8001528:	625a      	str	r2, [r3, #36]	; 0x24
	  loud_data[8] = 0x004C6D01; // -10.5dB
 800152a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800152e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001532:	4a7a      	ldr	r2, [pc, #488]	; (800171c <main+0x434>)
 8001534:	621a      	str	r2, [r3, #32]
	  loud_data[7] = 0x0048268E; // -11dB
 8001536:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800153a:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800153e:	4a78      	ldr	r2, [pc, #480]	; (8001720 <main+0x438>)
 8001540:	61da      	str	r2, [r3, #28]
	  loud_data[6] = 0x00441D54; // -11.5dB
 8001542:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001546:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800154a:	4a76      	ldr	r2, [pc, #472]	; (8001724 <main+0x43c>)
 800154c:	619a      	str	r2, [r3, #24]
	  loud_data[5] = 0x00404DE6; // -12dB
 800154e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001552:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001556:	4a4f      	ldr	r2, [pc, #316]	; (8001694 <main+0x3ac>)
 8001558:	615a      	str	r2, [r3, #20]
	  loud_data[4] = 0x003CB509; // -12.5dB
 800155a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800155e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001562:	4a71      	ldr	r2, [pc, #452]	; (8001728 <main+0x440>)
 8001564:	611a      	str	r2, [r3, #16]
	  loud_data[3] = 0x00394FAF; // -13dB
 8001566:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800156a:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800156e:	4a6f      	ldr	r2, [pc, #444]	; (800172c <main+0x444>)
 8001570:	60da      	str	r2, [r3, #12]
	  loud_data[2] = 0x00361AF6; // -13.5dB
 8001572:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001576:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800157a:	4a6d      	ldr	r2, [pc, #436]	; (8001730 <main+0x448>)
 800157c:	609a      	str	r2, [r3, #8]
	  loud_data[1] = 0x00331427; // -14dB
 800157e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001582:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001586:	4a44      	ldr	r2, [pc, #272]	; (8001698 <main+0x3b0>)
 8001588:	605a      	str	r2, [r3, #4]
	  loud_data[0] = 0x003038AF; // -14.5dB
 800158a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800158e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001592:	4a68      	ldr	r2, [pc, #416]	; (8001734 <main+0x44c>)
 8001594:	601a      	str	r2, [r3, #0]

	  // 8.24 Compensation FixPoint
	  comp_data[29] = 0x01000000; // 0dB
 8001596:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800159a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800159e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80015a2:	675a      	str	r2, [r3, #116]	; 0x74
	  comp_data[28] = 0x010F2B41; // +0.5dB
 80015a4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80015a8:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80015ac:	4a62      	ldr	r2, [pc, #392]	; (8001738 <main+0x450>)
 80015ae:	671a      	str	r2, [r3, #112]	; 0x70
	  comp_data[27] = 0x011F3C9A; // +1dB
 80015b0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80015b4:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80015b8:	4a60      	ldr	r2, [pc, #384]	; (800173c <main+0x454>)
 80015ba:	66da      	str	r2, [r3, #108]	; 0x6c
	  comp_data[26] = 0x013041AF; // +1.5dB
 80015bc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80015c0:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80015c4:	4a5e      	ldr	r2, [pc, #376]	; (8001740 <main+0x458>)
 80015c6:	669a      	str	r2, [r3, #104]	; 0x68
	  comp_data[25] = 0x014248F0; // +2dB
 80015c8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80015cc:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80015d0:	4a5c      	ldr	r2, [pc, #368]	; (8001744 <main+0x45c>)
 80015d2:	665a      	str	r2, [r3, #100]	; 0x64
	  comp_data[24] = 0x015561A9; // +2.5dB
 80015d4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80015d8:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80015dc:	4a5a      	ldr	r2, [pc, #360]	; (8001748 <main+0x460>)
 80015de:	661a      	str	r2, [r3, #96]	; 0x60
	  comp_data[23] = 0x01699C0F; // +3dB
 80015e0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80015e4:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80015e8:	4a58      	ldr	r2, [pc, #352]	; (800174c <main+0x464>)
 80015ea:	65da      	str	r2, [r3, #92]	; 0x5c
	  comp_data[22] = 0x017F094D; // +3.5dB
 80015ec:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80015f0:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80015f4:	4a56      	ldr	r2, [pc, #344]	; (8001750 <main+0x468>)
 80015f6:	659a      	str	r2, [r3, #88]	; 0x58
	  comp_data[21] = 0x0195BB8F; // +4dB
 80015f8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80015fc:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001600:	4a54      	ldr	r2, [pc, #336]	; (8001754 <main+0x46c>)
 8001602:	655a      	str	r2, [r3, #84]	; 0x54
	  comp_data[20] = 0x01ADC61A; // +4.5dB
 8001604:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001608:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800160c:	4a52      	ldr	r2, [pc, #328]	; (8001758 <main+0x470>)
 800160e:	651a      	str	r2, [r3, #80]	; 0x50
	  comp_data[19] = 0x01C73D52; // +5dB
 8001610:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001614:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001618:	4a50      	ldr	r2, [pc, #320]	; (800175c <main+0x474>)
 800161a:	64da      	str	r2, [r3, #76]	; 0x4c
	  comp_data[18] = 0x01E236D4; // +5.5dB
 800161c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001620:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001624:	4a4e      	ldr	r2, [pc, #312]	; (8001760 <main+0x478>)
 8001626:	649a      	str	r2, [r3, #72]	; 0x48
	  comp_data[17] = 0x01FEC983; // +6dB
 8001628:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800162c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001630:	4a4c      	ldr	r2, [pc, #304]	; (8001764 <main+0x47c>)
 8001632:	645a      	str	r2, [r3, #68]	; 0x44
	  comp_data[16] = 0x021D0D9E; // +6.5dB
 8001634:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001638:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800163c:	4a4a      	ldr	r2, [pc, #296]	; (8001768 <main+0x480>)
 800163e:	641a      	str	r2, [r3, #64]	; 0x40
	  comp_data[15] = 0x023D1CD4; // +7dB
 8001640:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001644:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001648:	4a48      	ldr	r2, [pc, #288]	; (800176c <main+0x484>)
 800164a:	63da      	str	r2, [r3, #60]	; 0x3c
	  comp_data[14] = 0x025F1259; // +7.5dB
 800164c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001650:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001654:	4a46      	ldr	r2, [pc, #280]	; (8001770 <main+0x488>)
 8001656:	639a      	str	r2, [r3, #56]	; 0x38
	  comp_data[13] = 0x02830AFD; // +8dB
 8001658:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800165c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001660:	4a44      	ldr	r2, [pc, #272]	; (8001774 <main+0x48c>)
 8001662:	635a      	str	r2, [r3, #52]	; 0x34
	  comp_data[12] = 0x02A92547; // +8.5dB
 8001664:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001668:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800166c:	4a42      	ldr	r2, [pc, #264]	; (8001778 <main+0x490>)
 800166e:	631a      	str	r2, [r3, #48]	; 0x30
	  comp_data[11] = 0x02D1818B; // +9dB
 8001670:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001674:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001678:	4a40      	ldr	r2, [pc, #256]	; (800177c <main+0x494>)
 800167a:	62da      	str	r2, [r3, #44]	; 0x2c
 800167c:	e080      	b.n	8001780 <main+0x498>
 800167e:	bf00      	nop
 8001680:	00cb5918 	.word	0x00cb5918
 8001684:	00a1866c 	.word	0x00a1866c
 8001688:	00804dce 	.word	0x00804dce
 800168c:	0065ea5a 	.word	0x0065ea5a
 8001690:	0050f44e 	.word	0x0050f44e
 8001694:	00404de6 	.word	0x00404de6
 8001698:	00331427 	.word	0x00331427
 800169c:	002892c2 	.word	0x002892c2
 80016a0:	00203a7e 	.word	0x00203a7e
 80016a4:	0019999a 	.word	0x0019999a
 80016a8:	001455b6 	.word	0x001455b6
 80016ac:	0010270b 	.word	0x0010270b
 80016b0:	000cd495 	.word	0x000cd495
 80016b4:	000a3109 	.word	0x000a3109
 80016b8:	0008186e 	.word	0x0008186e
 80016bc:	00066e31 	.word	0x00066e31
 80016c0:	00051b9d 	.word	0x00051b9d
 80016c4:	00040ead 	.word	0x00040ead
 80016c8:	0003390d 	.word	0x0003390d
 80016cc:	00028f5c 	.word	0x00028f5c
 80016d0:	00020892 	.word	0x00020892
 80016d4:	00019d81 	.word	0x00019d81
 80016d8:	00014875 	.word	0x00014875
 80016dc:	000104e7 	.word	0x000104e7
 80016e0:	00f1adf9 	.word	0x00f1adf9
 80016e4:	00e42905 	.word	0x00e42905
 80016e8:	00d765ac 	.word	0x00d765ac
 80016ec:	00bff911 	.word	0x00bff911
 80016f0:	00b53bef 	.word	0x00b53bef
 80016f4:	00ab1896 	.word	0x00ab1896
 80016f8:	00987d50 	.word	0x00987d50
 80016fc:	008ff59a 	.word	0x008ff59a
 8001700:	0087e80b 	.word	0x0087e80b
 8001704:	00792071 	.word	0x00792071
 8001708:	007259db 	.word	0x007259db
 800170c:	006bf44d 	.word	0x006bf44d
 8001710:	006036e1 	.word	0x006036e1
 8001714:	005ad50d 	.word	0x005ad50d
 8001718:	0055c04c 	.word	0x0055c04c
 800171c:	004c6d01 	.word	0x004c6d01
 8001720:	0048268e 	.word	0x0048268e
 8001724:	00441d54 	.word	0x00441d54
 8001728:	003cb509 	.word	0x003cb509
 800172c:	00394faf 	.word	0x00394faf
 8001730:	00361af6 	.word	0x00361af6
 8001734:	003038af 	.word	0x003038af
 8001738:	010f2b41 	.word	0x010f2b41
 800173c:	011f3c9a 	.word	0x011f3c9a
 8001740:	013041af 	.word	0x013041af
 8001744:	014248f0 	.word	0x014248f0
 8001748:	015561a9 	.word	0x015561a9
 800174c:	01699c0f 	.word	0x01699c0f
 8001750:	017f094d 	.word	0x017f094d
 8001754:	0195bb8f 	.word	0x0195bb8f
 8001758:	01adc61a 	.word	0x01adc61a
 800175c:	01c73d52 	.word	0x01c73d52
 8001760:	01e236d4 	.word	0x01e236d4
 8001764:	01fec983 	.word	0x01fec983
 8001768:	021d0d9e 	.word	0x021d0d9e
 800176c:	023d1cd4 	.word	0x023d1cd4
 8001770:	025f1259 	.word	0x025f1259
 8001774:	02830afd 	.word	0x02830afd
 8001778:	02a92547 	.word	0x02a92547
 800177c:	02d1818b 	.word	0x02d1818b
	  comp_data[10] = 0x02FC4209; // +9.5dB
 8001780:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001784:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001788:	4a7c      	ldr	r2, [pc, #496]	; (800197c <main+0x694>)
 800178a:	629a      	str	r2, [r3, #40]	; 0x28
	  comp_data[9] = 0x03298B07; // +10dB
 800178c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001790:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001794:	4a7a      	ldr	r2, [pc, #488]	; (8001980 <main+0x698>)
 8001796:	625a      	str	r2, [r3, #36]	; 0x24
	  comp_data[8] = 0x035982F3; // +10.5dB
 8001798:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800179c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80017a0:	4a78      	ldr	r2, [pc, #480]	; (8001984 <main+0x69c>)
 80017a2:	621a      	str	r2, [r3, #32]
	  comp_data[7] = 0x038C5281; // +11dB
 80017a4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80017a8:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80017ac:	4a76      	ldr	r2, [pc, #472]	; (8001988 <main+0x6a0>)
 80017ae:	61da      	str	r2, [r3, #28]
	  comp_data[6] = 0x03C224CD; // +11.5dB
 80017b0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80017b4:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80017b8:	4a74      	ldr	r2, [pc, #464]	; (800198c <main+0x6a4>)
 80017ba:	619a      	str	r2, [r3, #24]
	  comp_data[5] = 0x03FB2784; // +12dB
 80017bc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80017c0:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80017c4:	4a72      	ldr	r2, [pc, #456]	; (8001990 <main+0x6a8>)
 80017c6:	615a      	str	r2, [r3, #20]
	  comp_data[4] = 0x04378B05; // +12.5dB
 80017c8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80017cc:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80017d0:	4a70      	ldr	r2, [pc, #448]	; (8001994 <main+0x6ac>)
 80017d2:	611a      	str	r2, [r3, #16]
	  comp_data[3] = 0x0477828F; // +13dB
 80017d4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80017d8:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80017dc:	4a6e      	ldr	r2, [pc, #440]	; (8001998 <main+0x6b0>)
 80017de:	60da      	str	r2, [r3, #12]
	  comp_data[2] = 0x04BB4469; // +13.5dB
 80017e0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80017e4:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80017e8:	4a6c      	ldr	r2, [pc, #432]	; (800199c <main+0x6b4>)
 80017ea:	609a      	str	r2, [r3, #8]
	  comp_data[1] = 0x05030A11; // +14dB
 80017ec:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80017f0:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80017f4:	4a6a      	ldr	r2, [pc, #424]	; (80019a0 <main+0x6b8>)
 80017f6:	605a      	str	r2, [r3, #4]
	  comp_data[0] = 0x054F106E; // +14.5dB
 80017f8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80017fc:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001800:	4a68      	ldr	r2, [pc, #416]	; (80019a4 <main+0x6bc>)
 8001802:	601a      	str	r2, [r3, #0]

	  // 8.24 FixPoint Bass and Treble Loudness
	  boost_data[29] = 0x02800000; // 2.50
 8001804:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001808:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 800180c:	f04f 7220 	mov.w	r2, #41943040	; 0x2800000
 8001810:	675a      	str	r2, [r3, #116]	; 0x74
	  boost_data[28] = 0x02666666; // 2.40
 8001812:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001816:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 800181a:	4a63      	ldr	r2, [pc, #396]	; (80019a8 <main+0x6c0>)
 800181c:	671a      	str	r2, [r3, #112]	; 0x70
	  boost_data[27] = 0x02570a3c; // 2.34
 800181e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001822:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8001826:	4a61      	ldr	r2, [pc, #388]	; (80019ac <main+0x6c4>)
 8001828:	66da      	str	r2, [r3, #108]	; 0x6c
	  boost_data[26] = 0x02451eb8; // 2.27
 800182a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800182e:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8001832:	4a5f      	ldr	r2, [pc, #380]	; (80019b0 <main+0x6c8>)
 8001834:	669a      	str	r2, [r3, #104]	; 0x68
	  boost_data[25] = 0x02333332; // 2.20
 8001836:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800183a:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 800183e:	4a5d      	ldr	r2, [pc, #372]	; (80019b4 <main+0x6cc>)
 8001840:	665a      	str	r2, [r3, #100]	; 0x64
	  boost_data[24] = 0x022147ae; // 2.13
 8001842:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001846:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 800184a:	4a5b      	ldr	r2, [pc, #364]	; (80019b8 <main+0x6d0>)
 800184c:	661a      	str	r2, [r3, #96]	; 0x60
	  boost_data[23] = 0x020f5c28; // 2.06
 800184e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001852:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8001856:	4a59      	ldr	r2, [pc, #356]	; (80019bc <main+0x6d4>)
 8001858:	65da      	str	r2, [r3, #92]	; 0x5c
	  boost_data[22] = 0x02000000; // 2.00
 800185a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800185e:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8001862:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001866:	659a      	str	r2, [r3, #88]	; 0x58
	  boost_data[21] = 0x01ee147a; // 1.93
 8001868:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800186c:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8001870:	4a53      	ldr	r2, [pc, #332]	; (80019c0 <main+0x6d8>)
 8001872:	655a      	str	r2, [r3, #84]	; 0x54
	  boost_data[20] = 0x01dc28f4; // 1.86
 8001874:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001878:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 800187c:	4a51      	ldr	r2, [pc, #324]	; (80019c4 <main+0x6dc>)
 800187e:	651a      	str	r2, [r3, #80]	; 0x50
	  boost_data[19] = 0x01ca3d70; // 1.79
 8001880:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001884:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8001888:	4a4f      	ldr	r2, [pc, #316]	; (80019c8 <main+0x6e0>)
 800188a:	64da      	str	r2, [r3, #76]	; 0x4c
	  boost_data[18] = 0x01b851ea; // 1.72
 800188c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001890:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8001894:	4a4d      	ldr	r2, [pc, #308]	; (80019cc <main+0x6e4>)
 8001896:	649a      	str	r2, [r3, #72]	; 0x48
	  boost_data[17] = 0x01a8f5c2; // 1.66
 8001898:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800189c:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80018a0:	4a4b      	ldr	r2, [pc, #300]	; (80019d0 <main+0x6e8>)
 80018a2:	645a      	str	r2, [r3, #68]	; 0x44
	  boost_data[16] = 0x01970a3c; // 1.59
 80018a4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80018a8:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80018ac:	4a49      	ldr	r2, [pc, #292]	; (80019d4 <main+0x6ec>)
 80018ae:	641a      	str	r2, [r3, #64]	; 0x40
	  boost_data[15] = 0x01851eb8; // 1.52
 80018b0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80018b4:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80018b8:	4a47      	ldr	r2, [pc, #284]	; (80019d8 <main+0x6f0>)
 80018ba:	63da      	str	r2, [r3, #60]	; 0x3c
	  boost_data[14] = 0x01733332; // 1.45
 80018bc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80018c0:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80018c4:	4a45      	ldr	r2, [pc, #276]	; (80019dc <main+0x6f4>)
 80018c6:	639a      	str	r2, [r3, #56]	; 0x38
	  boost_data[13] = 0x016147ae; // 1.38
 80018c8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80018cc:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80018d0:	4a43      	ldr	r2, [pc, #268]	; (80019e0 <main+0x6f8>)
 80018d2:	635a      	str	r2, [r3, #52]	; 0x34
	  boost_data[12] = 0x0151eb84; // 1.32
 80018d4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80018d8:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80018dc:	4a41      	ldr	r2, [pc, #260]	; (80019e4 <main+0x6fc>)
 80018de:	631a      	str	r2, [r3, #48]	; 0x30
	  boost_data[11] = 0x01400000; // 1.25
 80018e0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80018e4:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80018e8:	f04f 72a0 	mov.w	r2, #20971520	; 0x1400000
 80018ec:	62da      	str	r2, [r3, #44]	; 0x2c
	  boost_data[10] = 0x012e147a; // 1.18
 80018ee:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80018f2:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80018f6:	4a3c      	ldr	r2, [pc, #240]	; (80019e8 <main+0x700>)
 80018f8:	629a      	str	r2, [r3, #40]	; 0x28
	  boost_data[9] =  0x011c28f4; // 1.11
 80018fa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80018fe:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8001902:	4a3a      	ldr	r2, [pc, #232]	; (80019ec <main+0x704>)
 8001904:	625a      	str	r2, [r3, #36]	; 0x24
	  boost_data[8] =  0x010a3d70; // 1.04
 8001906:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800190a:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 800190e:	4a38      	ldr	r2, [pc, #224]	; (80019f0 <main+0x708>)
 8001910:	621a      	str	r2, [r3, #32]
	  boost_data[7] =  0x00fae146; // 0.98
 8001912:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001916:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 800191a:	4a36      	ldr	r2, [pc, #216]	; (80019f4 <main+0x70c>)
 800191c:	61da      	str	r2, [r3, #28]
	  boost_data[6] =  0x00e8f5c2; // 0.91
 800191e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001922:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8001926:	4a34      	ldr	r2, [pc, #208]	; (80019f8 <main+0x710>)
 8001928:	619a      	str	r2, [r3, #24]
	  boost_data[5] =  0x00d70a3c; // 0.84
 800192a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800192e:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8001932:	4a32      	ldr	r2, [pc, #200]	; (80019fc <main+0x714>)
 8001934:	615a      	str	r2, [r3, #20]
	  boost_data[4] =  0x00c51eb8; // 0.77
 8001936:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800193a:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 800193e:	4a30      	ldr	r2, [pc, #192]	; (8001a00 <main+0x718>)
 8001940:	611a      	str	r2, [r3, #16]
	  boost_data[3] =  0x00b33332; // 0.70
 8001942:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001946:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 800194a:	4a2e      	ldr	r2, [pc, #184]	; (8001a04 <main+0x71c>)
 800194c:	60da      	str	r2, [r3, #12]
	  boost_data[2] =  0x00a3d70a; // 0.64
 800194e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001952:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8001956:	4a2c      	ldr	r2, [pc, #176]	; (8001a08 <main+0x720>)
 8001958:	609a      	str	r2, [r3, #8]
	  boost_data[1] =  0x0091eb84; // 0.57
 800195a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800195e:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8001962:	4a2a      	ldr	r2, [pc, #168]	; (8001a0c <main+0x724>)
 8001964:	605a      	str	r2, [r3, #4]
	  boost_data[0] =  0x00800000; // 0.50
 8001966:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800196a:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 800196e:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001972:	601a      	str	r2, [r3, #0]

	  for(k=0; k<30; k++)
 8001974:	2300      	movs	r3, #0
 8001976:	f8a7 3206 	strh.w	r3, [r7, #518]	; 0x206
 800197a:	e098      	b.n	8001aae <main+0x7c6>
 800197c:	02fc4209 	.word	0x02fc4209
 8001980:	03298b07 	.word	0x03298b07
 8001984:	035982f3 	.word	0x035982f3
 8001988:	038c5281 	.word	0x038c5281
 800198c:	03c224cd 	.word	0x03c224cd
 8001990:	03fb2784 	.word	0x03fb2784
 8001994:	04378b05 	.word	0x04378b05
 8001998:	0477828f 	.word	0x0477828f
 800199c:	04bb4469 	.word	0x04bb4469
 80019a0:	05030a11 	.word	0x05030a11
 80019a4:	054f106e 	.word	0x054f106e
 80019a8:	02666666 	.word	0x02666666
 80019ac:	02570a3c 	.word	0x02570a3c
 80019b0:	02451eb8 	.word	0x02451eb8
 80019b4:	02333332 	.word	0x02333332
 80019b8:	022147ae 	.word	0x022147ae
 80019bc:	020f5c28 	.word	0x020f5c28
 80019c0:	01ee147a 	.word	0x01ee147a
 80019c4:	01dc28f4 	.word	0x01dc28f4
 80019c8:	01ca3d70 	.word	0x01ca3d70
 80019cc:	01b851ea 	.word	0x01b851ea
 80019d0:	01a8f5c2 	.word	0x01a8f5c2
 80019d4:	01970a3c 	.word	0x01970a3c
 80019d8:	01851eb8 	.word	0x01851eb8
 80019dc:	01733332 	.word	0x01733332
 80019e0:	016147ae 	.word	0x016147ae
 80019e4:	0151eb84 	.word	0x0151eb84
 80019e8:	012e147a 	.word	0x012e147a
 80019ec:	011c28f4 	.word	0x011c28f4
 80019f0:	010a3d70 	.word	0x010a3d70
 80019f4:	00fae146 	.word	0x00fae146
 80019f8:	00e8f5c2 	.word	0x00e8f5c2
 80019fc:	00d70a3c 	.word	0x00d70a3c
 8001a00:	00c51eb8 	.word	0x00c51eb8
 8001a04:	00b33332 	.word	0x00b33332
 8001a08:	00a3d70a 	.word	0x00a3d70a
 8001a0c:	0091eb84 	.word	0x0091eb84
	  {
		  log_in_table[k] = 4096.0*log10(1.0+(3.0*k/10.0));
 8001a10:	f8b7 3206 	ldrh.w	r3, [r7, #518]	; 0x206
 8001a14:	4618      	mov	r0, r3
 8001a16:	f7fe fd31 	bl	800047c <__aeabi_i2d>
 8001a1a:	f04f 0200 	mov.w	r2, #0
 8001a1e:	4bbc      	ldr	r3, [pc, #752]	; (8001d10 <main+0xa28>)
 8001a20:	f7fe fd96 	bl	8000550 <__aeabi_dmul>
 8001a24:	4602      	mov	r2, r0
 8001a26:	460b      	mov	r3, r1
 8001a28:	4610      	mov	r0, r2
 8001a2a:	4619      	mov	r1, r3
 8001a2c:	f04f 0200 	mov.w	r2, #0
 8001a30:	4bb8      	ldr	r3, [pc, #736]	; (8001d14 <main+0xa2c>)
 8001a32:	f7fe feb7 	bl	80007a4 <__aeabi_ddiv>
 8001a36:	4602      	mov	r2, r0
 8001a38:	460b      	mov	r3, r1
 8001a3a:	4610      	mov	r0, r2
 8001a3c:	4619      	mov	r1, r3
 8001a3e:	f04f 0200 	mov.w	r2, #0
 8001a42:	4bb5      	ldr	r3, [pc, #724]	; (8001d18 <main+0xa30>)
 8001a44:	f7fe fbce 	bl	80001e4 <__adddf3>
 8001a48:	4602      	mov	r2, r0
 8001a4a:	460b      	mov	r3, r1
 8001a4c:	ec43 2b17 	vmov	d7, r2, r3
 8001a50:	eeb0 0a47 	vmov.f32	s0, s14
 8001a54:	eef0 0a67 	vmov.f32	s1, s15
 8001a58:	f004 f92e 	bl	8005cb8 <log10>
 8001a5c:	ec51 0b10 	vmov	r0, r1, d0
 8001a60:	f04f 0200 	mov.w	r2, #0
 8001a64:	4bad      	ldr	r3, [pc, #692]	; (8001d1c <main+0xa34>)
 8001a66:	f7fe fd73 	bl	8000550 <__aeabi_dmul>
 8001a6a:	4602      	mov	r2, r0
 8001a6c:	460b      	mov	r3, r1
 8001a6e:	f8b7 4206 	ldrh.w	r4, [r7, #518]	; 0x206
 8001a72:	4610      	mov	r0, r2
 8001a74:	4619      	mov	r1, r3
 8001a76:	f7ff f81b 	bl	8000ab0 <__aeabi_d2uiz>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	b29a      	uxth	r2, r3
 8001a7e:	4ba8      	ldr	r3, [pc, #672]	; (8001d20 <main+0xa38>)
 8001a80:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
		  linear_in_table[k] = 4096*k/30;
 8001a84:	f8b7 3206 	ldrh.w	r3, [r7, #518]	; 0x206
 8001a88:	031b      	lsls	r3, r3, #12
 8001a8a:	4aa6      	ldr	r2, [pc, #664]	; (8001d24 <main+0xa3c>)
 8001a8c:	fb82 1203 	smull	r1, r2, r2, r3
 8001a90:	441a      	add	r2, r3
 8001a92:	1112      	asrs	r2, r2, #4
 8001a94:	17db      	asrs	r3, r3, #31
 8001a96:	1ad2      	subs	r2, r2, r3
 8001a98:	f8b7 3206 	ldrh.w	r3, [r7, #518]	; 0x206
 8001a9c:	b291      	uxth	r1, r2
 8001a9e:	4aa2      	ldr	r2, [pc, #648]	; (8001d28 <main+0xa40>)
 8001aa0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	  for(k=0; k<30; k++)
 8001aa4:	f8b7 3206 	ldrh.w	r3, [r7, #518]	; 0x206
 8001aa8:	3301      	adds	r3, #1
 8001aaa:	f8a7 3206 	strh.w	r3, [r7, #518]	; 0x206
 8001aae:	f8b7 3206 	ldrh.w	r3, [r7, #518]	; 0x206
 8001ab2:	2b1d      	cmp	r3, #29
 8001ab4:	d9ac      	bls.n	8001a10 <main+0x728>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001ab6:	f001 fa93 	bl	8002fe0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001aba:	f000 fb21 	bl	8002100 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001abe:	f000 fdc9 	bl	8002654 <MX_GPIO_Init>
  MX_DMA_Init();
 8001ac2:	f000 fda7 	bl	8002614 <MX_DMA_Init>
  MX_ADC1_Init();
 8001ac6:	f000 fb87 	bl	80021d8 <MX_ADC1_Init>
  MX_TIM2_Init();
 8001aca:	f000 fd09 	bl	80024e0 <MX_TIM2_Init>
  MX_I2C1_Init();
 8001ace:	f000 fc7d 	bl	80023cc <MX_I2C1_Init>
  MX_I2C2_Init();
 8001ad2:	f000 fca9 	bl	8002428 <MX_I2C2_Init>
  MX_I2C3_Init();
 8001ad6:	f000 fcd5 	bl	8002484 <MX_I2C3_Init>
  MX_TIM4_Init();
 8001ada:	f000 fd4f 	bl	800257c <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  // Start timer for delay function
  HAL_TIM_Base_Start(&htim4);
 8001ade:	4893      	ldr	r0, [pc, #588]	; (8001d2c <main+0xa44>)
 8001ae0:	f003 fe0c 	bl	80056fc <HAL_TIM_Base_Start>

  // Reset DSPs
  HAL_GPIO_WritePin(nRST_DSP0_GPIO_Port, nRST_DSP0_Pin, GPIO_PIN_RESET);
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	2120      	movs	r1, #32
 8001ae8:	4891      	ldr	r0, [pc, #580]	; (8001d30 <main+0xa48>)
 8001aea:	f002 fcfd 	bl	80044e8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(nRST_DSP1_GPIO_Port, nRST_DSP1_Pin, GPIO_PIN_RESET);
 8001aee:	2200      	movs	r2, #0
 8001af0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001af4:	488e      	ldr	r0, [pc, #568]	; (8001d30 <main+0xa48>)
 8001af6:	f002 fcf7 	bl	80044e8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(nRST_DSP2_GPIO_Port, nRST_DSP2_Pin, GPIO_PIN_RESET);
 8001afa:	2200      	movs	r2, #0
 8001afc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001b00:	488b      	ldr	r0, [pc, #556]	; (8001d30 <main+0xa48>)
 8001b02:	f002 fcf1 	bl	80044e8 <HAL_GPIO_WritePin>

  HAL_Delay(100);
 8001b06:	2064      	movs	r0, #100	; 0x64
 8001b08:	f001 fadc 	bl	80030c4 <HAL_Delay>

  // Disable CLK
  HAL_GPIO_WritePin(EN_SCK_GPIO_Port, EN_SCK_Pin, GPIO_PIN_RESET);
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001b12:	4888      	ldr	r0, [pc, #544]	; (8001d34 <main+0xa4c>)
 8001b14:	f002 fce8 	bl	80044e8 <HAL_GPIO_WritePin>

  // Configure DACs
  HAL_GPIO_WritePin(FMT_GPIO_Port, FMT_Pin, GPIO_PIN_RESET); // 16-to-24 bit I2S Format
 8001b18:	2200      	movs	r2, #0
 8001b1a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001b1e:	4885      	ldr	r0, [pc, #532]	; (8001d34 <main+0xa4c>)
 8001b20:	f002 fce2 	bl	80044e8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(DEMP1_GPIO_Port, DEMP1_Pin, GPIO_PIN_RESET); // De-Emphasis
 8001b24:	2200      	movs	r2, #0
 8001b26:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001b2a:	4882      	ldr	r0, [pc, #520]	; (8001d34 <main+0xa4c>)
 8001b2c:	f002 fcdc 	bl	80044e8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(DEMP0_GPIO_Port, DEMP0_Pin, GPIO_PIN_SET);
 8001b30:	2201      	movs	r2, #1
 8001b32:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001b36:	487f      	ldr	r0, [pc, #508]	; (8001d34 <main+0xa4c>)
 8001b38:	f002 fcd6 	bl	80044e8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(MUTE_GPIO_Port, MUTE_Pin, GPIO_PIN_RESET); // Mute OFF
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001b42:	487d      	ldr	r0, [pc, #500]	; (8001d38 <main+0xa50>)
 8001b44:	f002 fcd0 	bl	80044e8 <HAL_GPIO_WritePin>

  // Enable CLK
  HAL_GPIO_WritePin(EN_SCK_GPIO_Port, EN_SCK_Pin, GPIO_PIN_SET);
 8001b48:	2201      	movs	r2, #1
 8001b4a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001b4e:	4879      	ldr	r0, [pc, #484]	; (8001d34 <main+0xa4c>)
 8001b50:	f002 fcca 	bl	80044e8 <HAL_GPIO_WritePin>

  // Mute DSPs
  HAL_GPIO_WritePin(GPIO_MCU0_GPIO_Port, GPIO_MCU0_Pin, GPIO_PIN_RESET);
 8001b54:	2200      	movs	r2, #0
 8001b56:	2110      	movs	r1, #16
 8001b58:	4875      	ldr	r0, [pc, #468]	; (8001d30 <main+0xa48>)
 8001b5a:	f002 fcc5 	bl	80044e8 <HAL_GPIO_WritePin>

  // Enable DSPs
  HAL_GPIO_WritePin(nRST_DSP0_GPIO_Port, nRST_DSP0_Pin, GPIO_PIN_SET);
 8001b5e:	2201      	movs	r2, #1
 8001b60:	2120      	movs	r1, #32
 8001b62:	4873      	ldr	r0, [pc, #460]	; (8001d30 <main+0xa48>)
 8001b64:	f002 fcc0 	bl	80044e8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(nRST_DSP1_GPIO_Port, nRST_DSP1_Pin, GPIO_PIN_SET);
 8001b68:	2201      	movs	r2, #1
 8001b6a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001b6e:	4870      	ldr	r0, [pc, #448]	; (8001d30 <main+0xa48>)
 8001b70:	f002 fcba 	bl	80044e8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(nRST_DSP2_GPIO_Port, nRST_DSP2_Pin, GPIO_PIN_SET);
 8001b74:	2201      	movs	r2, #1
 8001b76:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001b7a:	486d      	ldr	r0, [pc, #436]	; (8001d30 <main+0xa48>)
 8001b7c:	f002 fcb4 	bl	80044e8 <HAL_GPIO_WritePin>

  // DSPs Software Download
  default_download_IC_1(DSP0_ADDR);
 8001b80:	2070      	movs	r0, #112	; 0x70
 8001b82:	f7ff f933 	bl	8000dec <default_download_IC_1>
  default_download_IC_1(DSP1_ADDR);
 8001b86:	2072      	movs	r0, #114	; 0x72
 8001b88:	f7ff f930 	bl	8000dec <default_download_IC_1>
  default_download_IC_1(DSP2_ADDR);
 8001b8c:	2074      	movs	r0, #116	; 0x74
 8001b8e:	f7ff f92d 	bl	8000dec <default_download_IC_1>

  // Configure ADCs
  auxData[0] = 0xFE;
 8001b92:	4b6a      	ldr	r3, [pc, #424]	; (8001d3c <main+0xa54>)
 8001b94:	22fe      	movs	r2, #254	; 0xfe
 8001b96:	701a      	strb	r2, [r3, #0]
  stat = HAL_I2C_Mem_Write(&hi2c2, ADC0_ADDR, 0x00, 1, auxData, 1, 1000);
 8001b98:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b9c:	9302      	str	r3, [sp, #8]
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	9301      	str	r3, [sp, #4]
 8001ba2:	4b66      	ldr	r3, [pc, #408]	; (8001d3c <main+0xa54>)
 8001ba4:	9300      	str	r3, [sp, #0]
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	2200      	movs	r2, #0
 8001baa:	2194      	movs	r1, #148	; 0x94
 8001bac:	4864      	ldr	r0, [pc, #400]	; (8001d40 <main+0xa58>)
 8001bae:	f002 fdf9 	bl	80047a4 <HAL_I2C_Mem_Write>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	461a      	mov	r2, r3
 8001bb6:	4b63      	ldr	r3, [pc, #396]	; (8001d44 <main+0xa5c>)
 8001bb8:	701a      	strb	r2, [r3, #0]
  stat = HAL_I2C_Mem_Write(&hi2c2, ADC1_ADDR, 0x00, 1, auxData, 1, 1000);
 8001bba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001bbe:	9302      	str	r3, [sp, #8]
 8001bc0:	2301      	movs	r3, #1
 8001bc2:	9301      	str	r3, [sp, #4]
 8001bc4:	4b5d      	ldr	r3, [pc, #372]	; (8001d3c <main+0xa54>)
 8001bc6:	9300      	str	r3, [sp, #0]
 8001bc8:	2301      	movs	r3, #1
 8001bca:	2200      	movs	r2, #0
 8001bcc:	2196      	movs	r1, #150	; 0x96
 8001bce:	485c      	ldr	r0, [pc, #368]	; (8001d40 <main+0xa58>)
 8001bd0:	f002 fde8 	bl	80047a4 <HAL_I2C_Mem_Write>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	461a      	mov	r2, r3
 8001bd8:	4b5a      	ldr	r3, [pc, #360]	; (8001d44 <main+0xa5c>)
 8001bda:	701a      	strb	r2, [r3, #0]
  stat = HAL_I2C_Mem_Write(&hi2c3, ADC2_ADDR, 0x00, 1, auxData, 1, 1000);
 8001bdc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001be0:	9302      	str	r3, [sp, #8]
 8001be2:	2301      	movs	r3, #1
 8001be4:	9301      	str	r3, [sp, #4]
 8001be6:	4b55      	ldr	r3, [pc, #340]	; (8001d3c <main+0xa54>)
 8001be8:	9300      	str	r3, [sp, #0]
 8001bea:	2301      	movs	r3, #1
 8001bec:	2200      	movs	r2, #0
 8001bee:	2194      	movs	r1, #148	; 0x94
 8001bf0:	4855      	ldr	r0, [pc, #340]	; (8001d48 <main+0xa60>)
 8001bf2:	f002 fdd7 	bl	80047a4 <HAL_I2C_Mem_Write>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	461a      	mov	r2, r3
 8001bfa:	4b52      	ldr	r3, [pc, #328]	; (8001d44 <main+0xa5c>)
 8001bfc:	701a      	strb	r2, [r3, #0]
  auxData[0] = 0x47;
 8001bfe:	4b4f      	ldr	r3, [pc, #316]	; (8001d3c <main+0xa54>)
 8001c00:	2247      	movs	r2, #71	; 0x47
 8001c02:	701a      	strb	r2, [r3, #0]
  stat = HAL_I2C_Mem_Write(&hi2c2, ADC0_ADDR, 0x20, 1, auxData, 1, 1000);
 8001c04:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c08:	9302      	str	r3, [sp, #8]
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	9301      	str	r3, [sp, #4]
 8001c0e:	4b4b      	ldr	r3, [pc, #300]	; (8001d3c <main+0xa54>)
 8001c10:	9300      	str	r3, [sp, #0]
 8001c12:	2301      	movs	r3, #1
 8001c14:	2220      	movs	r2, #32
 8001c16:	2194      	movs	r1, #148	; 0x94
 8001c18:	4849      	ldr	r0, [pc, #292]	; (8001d40 <main+0xa58>)
 8001c1a:	f002 fdc3 	bl	80047a4 <HAL_I2C_Mem_Write>
 8001c1e:	4603      	mov	r3, r0
 8001c20:	461a      	mov	r2, r3
 8001c22:	4b48      	ldr	r3, [pc, #288]	; (8001d44 <main+0xa5c>)
 8001c24:	701a      	strb	r2, [r3, #0]
  stat = HAL_I2C_Mem_Write(&hi2c2, ADC1_ADDR, 0x20, 1, auxData, 1, 1000);
 8001c26:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c2a:	9302      	str	r3, [sp, #8]
 8001c2c:	2301      	movs	r3, #1
 8001c2e:	9301      	str	r3, [sp, #4]
 8001c30:	4b42      	ldr	r3, [pc, #264]	; (8001d3c <main+0xa54>)
 8001c32:	9300      	str	r3, [sp, #0]
 8001c34:	2301      	movs	r3, #1
 8001c36:	2220      	movs	r2, #32
 8001c38:	2196      	movs	r1, #150	; 0x96
 8001c3a:	4841      	ldr	r0, [pc, #260]	; (8001d40 <main+0xa58>)
 8001c3c:	f002 fdb2 	bl	80047a4 <HAL_I2C_Mem_Write>
 8001c40:	4603      	mov	r3, r0
 8001c42:	461a      	mov	r2, r3
 8001c44:	4b3f      	ldr	r3, [pc, #252]	; (8001d44 <main+0xa5c>)
 8001c46:	701a      	strb	r2, [r3, #0]
  stat = HAL_I2C_Mem_Write(&hi2c3, ADC2_ADDR, 0x20, 1, auxData, 1, 1000);
 8001c48:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c4c:	9302      	str	r3, [sp, #8]
 8001c4e:	2301      	movs	r3, #1
 8001c50:	9301      	str	r3, [sp, #4]
 8001c52:	4b3a      	ldr	r3, [pc, #232]	; (8001d3c <main+0xa54>)
 8001c54:	9300      	str	r3, [sp, #0]
 8001c56:	2301      	movs	r3, #1
 8001c58:	2220      	movs	r2, #32
 8001c5a:	2194      	movs	r1, #148	; 0x94
 8001c5c:	483a      	ldr	r0, [pc, #232]	; (8001d48 <main+0xa60>)
 8001c5e:	f002 fda1 	bl	80047a4 <HAL_I2C_Mem_Write>
 8001c62:	4603      	mov	r3, r0
 8001c64:	461a      	mov	r2, r3
 8001c66:	4b37      	ldr	r3, [pc, #220]	; (8001d44 <main+0xa5c>)
 8001c68:	701a      	strb	r2, [r3, #0]

  // Un-mute DSPs
  HAL_GPIO_WritePin(GPIO_MCU0_GPIO_Port, GPIO_MCU0_Pin, GPIO_PIN_SET);
 8001c6a:	2201      	movs	r2, #1
 8001c6c:	2110      	movs	r1, #16
 8001c6e:	4830      	ldr	r0, [pc, #192]	; (8001d30 <main+0xa48>)
 8001c70:	f002 fc3a 	bl	80044e8 <HAL_GPIO_WritePin>

  // Set flag ADC to update
  for(k=0; k<ADC_POT; k++)
 8001c74:	2300      	movs	r3, #0
 8001c76:	f8a7 3206 	strh.w	r3, [r7, #518]	; 0x206
 8001c7a:	e00a      	b.n	8001c92 <main+0x9aa>
  {
	  flag[k] = 1;
 8001c7c:	f8b7 3206 	ldrh.w	r3, [r7, #518]	; 0x206
 8001c80:	4a32      	ldr	r2, [pc, #200]	; (8001d4c <main+0xa64>)
 8001c82:	2101      	movs	r1, #1
 8001c84:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  for(k=0; k<ADC_POT; k++)
 8001c88:	f8b7 3206 	ldrh.w	r3, [r7, #518]	; 0x206
 8001c8c:	3301      	adds	r3, #1
 8001c8e:	f8a7 3206 	strh.w	r3, [r7, #518]	; 0x206
 8001c92:	f8b7 3206 	ldrh.w	r3, [r7, #518]	; 0x206
 8001c96:	2b0e      	cmp	r3, #14
 8001c98:	d9f0      	bls.n	8001c7c <main+0x994>
  }

  // DMA Start
  HAL_TIM_Base_Start(&htim2);
 8001c9a:	482d      	ldr	r0, [pc, #180]	; (8001d50 <main+0xa68>)
 8001c9c:	f003 fd2e 	bl	80056fc <HAL_TIM_Base_Start>
  HAL_ADC_Start_DMA(&hadc1, value, ADC_POT);
 8001ca0:	220f      	movs	r2, #15
 8001ca2:	492c      	ldr	r1, [pc, #176]	; (8001d54 <main+0xa6c>)
 8001ca4:	482c      	ldr	r0, [pc, #176]	; (8001d58 <main+0xa70>)
 8001ca6:	f001 fa75 	bl	8003194 <HAL_ADC_Start_DMA>

  HAL_Delay(100);
 8001caa:	2064      	movs	r0, #100	; 0x64
 8001cac:	f001 fa0a 	bl	80030c4 <HAL_Delay>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  data_SafeLoad[2] = 0x00;
 8001cb0:	4b2a      	ldr	r3, [pc, #168]	; (8001d5c <main+0xa74>)
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	709a      	strb	r2, [r3, #2]
	  data_SafeLoad[1] = 0x00;
 8001cb6:	4b29      	ldr	r3, [pc, #164]	; (8001d5c <main+0xa74>)
 8001cb8:	2200      	movs	r2, #0
 8001cba:	705a      	strb	r2, [r3, #1]
	  data_SafeLoad[0] = 0x00;
 8001cbc:	4b27      	ldr	r3, [pc, #156]	; (8001d5c <main+0xa74>)
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	701a      	strb	r2, [r3, #0]

	  address_SafeLoad[1] = 0x00;
 8001cc2:	4b27      	ldr	r3, [pc, #156]	; (8001d60 <main+0xa78>)
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	705a      	strb	r2, [r3, #1]
	  address_SafeLoad[0] = 0x00;
 8001cc8:	4b25      	ldr	r3, [pc, #148]	; (8001d60 <main+0xa78>)
 8001cca:	2200      	movs	r2, #0
 8001ccc:	701a      	strb	r2, [r3, #0]

	  num_SafeLoad_Lower[3] = 0x01;
 8001cce:	4b25      	ldr	r3, [pc, #148]	; (8001d64 <main+0xa7c>)
 8001cd0:	2201      	movs	r2, #1
 8001cd2:	70da      	strb	r2, [r3, #3]
	  num_SafeLoad_Lower[2] = 0x00;
 8001cd4:	4b23      	ldr	r3, [pc, #140]	; (8001d64 <main+0xa7c>)
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	709a      	strb	r2, [r3, #2]
	  num_SafeLoad_Lower[1] = 0x00;
 8001cda:	4b22      	ldr	r3, [pc, #136]	; (8001d64 <main+0xa7c>)
 8001cdc:	2200      	movs	r2, #0
 8001cde:	705a      	strb	r2, [r3, #1]
	  num_SafeLoad_Lower[0] = 0x00;
 8001ce0:	4b20      	ldr	r3, [pc, #128]	; (8001d64 <main+0xa7c>)
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	701a      	strb	r2, [r3, #0]

	  num_SafeLoad_Upper[3] = 0x00;
 8001ce6:	4b20      	ldr	r3, [pc, #128]	; (8001d68 <main+0xa80>)
 8001ce8:	2200      	movs	r2, #0
 8001cea:	70da      	strb	r2, [r3, #3]
	  num_SafeLoad_Upper[2] = 0x00;
 8001cec:	4b1e      	ldr	r3, [pc, #120]	; (8001d68 <main+0xa80>)
 8001cee:	2200      	movs	r2, #0
 8001cf0:	709a      	strb	r2, [r3, #2]
	  num_SafeLoad_Upper[1] = 0x00;
 8001cf2:	4b1d      	ldr	r3, [pc, #116]	; (8001d68 <main+0xa80>)
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	705a      	strb	r2, [r3, #1]
	  num_SafeLoad_Upper[0] = 0x00;
 8001cf8:	4b1b      	ldr	r3, [pc, #108]	; (8001d68 <main+0xa80>)
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	701a      	strb	r2, [r3, #0]

	  if(update == 1)
 8001cfe:	4b1b      	ldr	r3, [pc, #108]	; (8001d6c <main+0xa84>)
 8001d00:	781b      	ldrb	r3, [r3, #0]
 8001d02:	2b01      	cmp	r3, #1
 8001d04:	d1d4      	bne.n	8001cb0 <main+0x9c8>
	  {
		  for(k=0; k<10; k++) // Filters 32Hz - 16KHz
 8001d06:	2300      	movs	r3, #0
 8001d08:	f8a7 3206 	strh.w	r3, [r7, #518]	; 0x206
 8001d0c:	e06a      	b.n	8001de4 <main+0xafc>
 8001d0e:	bf00      	nop
 8001d10:	40080000 	.word	0x40080000
 8001d14:	40240000 	.word	0x40240000
 8001d18:	3ff00000 	.word	0x3ff00000
 8001d1c:	40b00000 	.word	0x40b00000
 8001d20:	200073bc 	.word	0x200073bc
 8001d24:	88888889 	.word	0x88888889
 8001d28:	200073f8 	.word	0x200073f8
 8001d2c:	20007310 	.word	0x20007310
 8001d30:	40020400 	.word	0x40020400
 8001d34:	40020800 	.word	0x40020800
 8001d38:	40020000 	.word	0x40020000
 8001d3c:	2000735c 	.word	0x2000735c
 8001d40:	20007220 	.word	0x20007220
 8001d44:	20007358 	.word	0x20007358
 8001d48:	20007274 	.word	0x20007274
 8001d4c:	20007434 	.word	0x20007434
 8001d50:	200072c8 	.word	0x200072c8
 8001d54:	20007360 	.word	0x20007360
 8001d58:	20007124 	.word	0x20007124
 8001d5c:	20007454 	.word	0x20007454
 8001d60:	20007458 	.word	0x20007458
 8001d64:	2000745c 	.word	0x2000745c
 8001d68:	20007460 	.word	0x20007460
 8001d6c:	20007452 	.word	0x20007452
		  {
			  if(flag[k] == 1)
 8001d70:	f8b7 3206 	ldrh.w	r3, [r7, #518]	; 0x206
 8001d74:	4aca      	ldr	r2, [pc, #808]	; (80020a0 <main+0xdb8>)
 8001d76:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001d7a:	2b01      	cmp	r3, #1
 8001d7c:	d12d      	bne.n	8001dda <main+0xaf2>
			  {
				  flag[k] = 0;
 8001d7e:	f8b7 3206 	ldrh.w	r3, [r7, #518]	; 0x206
 8001d82:	4ac7      	ldr	r2, [pc, #796]	; (80020a0 <main+0xdb8>)
 8001d84:	2100      	movs	r1, #0
 8001d86:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				  data_SafeLoad[3] = 29 - pote[k];
 8001d8a:	f8b7 3206 	ldrh.w	r3, [r7, #518]	; 0x206
 8001d8e:	4ac5      	ldr	r2, [pc, #788]	; (80020a4 <main+0xdbc>)
 8001d90:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001d94:	b2db      	uxtb	r3, r3
 8001d96:	f1c3 031d 	rsb	r3, r3, #29
 8001d9a:	b2da      	uxtb	r2, r3
 8001d9c:	4bc2      	ldr	r3, [pc, #776]	; (80020a8 <main+0xdc0>)
 8001d9e:	70da      	strb	r2, [r3, #3]
				  address_SafeLoad[3] = 0xFF & (BandAddress[k]);
 8001da0:	f8b7 3206 	ldrh.w	r3, [r7, #518]	; 0x206
 8001da4:	005b      	lsls	r3, r3, #1
 8001da6:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8001daa:	443b      	add	r3, r7
 8001dac:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 8001db0:	b2da      	uxtb	r2, r3
 8001db2:	4bbe      	ldr	r3, [pc, #760]	; (80020ac <main+0xdc4>)
 8001db4:	70da      	strb	r2, [r3, #3]
				  address_SafeLoad[2] = 0xFF & ((BandAddress[k])>>8);
 8001db6:	f8b7 3206 	ldrh.w	r3, [r7, #518]	; 0x206
 8001dba:	005b      	lsls	r3, r3, #1
 8001dbc:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8001dc0:	443b      	add	r3, r7
 8001dc2:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 8001dc6:	0a1b      	lsrs	r3, r3, #8
 8001dc8:	b29b      	uxth	r3, r3
 8001dca:	b2da      	uxtb	r2, r3
 8001dcc:	4bb7      	ldr	r3, [pc, #732]	; (80020ac <main+0xdc4>)
 8001dce:	709a      	strb	r2, [r3, #2]
				  Safeload_Write();
 8001dd0:	f000 fe3e 	bl	8002a50 <Safeload_Write>
				  delay_us(100);
 8001dd4:	2064      	movs	r0, #100	; 0x64
 8001dd6:	f000 fe21 	bl	8002a1c <delay_us>
		  for(k=0; k<10; k++) // Filters 32Hz - 16KHz
 8001dda:	f8b7 3206 	ldrh.w	r3, [r7, #518]	; 0x206
 8001dde:	3301      	adds	r3, #1
 8001de0:	f8a7 3206 	strh.w	r3, [r7, #518]	; 0x206
 8001de4:	f8b7 3206 	ldrh.w	r3, [r7, #518]	; 0x206
 8001de8:	2b09      	cmp	r3, #9
 8001dea:	d9c1      	bls.n	8001d70 <main+0xa88>
			  }

		  }

		  if(flag[VOL_ARRAY] == 1) // Volume General
 8001dec:	4bac      	ldr	r3, [pc, #688]	; (80020a0 <main+0xdb8>)
 8001dee:	8adb      	ldrh	r3, [r3, #22]
 8001df0:	2b01      	cmp	r3, #1
 8001df2:	d148      	bne.n	8001e86 <main+0xb9e>
		  {
			  flag[VOL_ARRAY] = 0;
 8001df4:	4baa      	ldr	r3, [pc, #680]	; (80020a0 <main+0xdb8>)
 8001df6:	2200      	movs	r2, #0
 8001df8:	82da      	strh	r2, [r3, #22]
			  pote_aux = 29 - pote[VOL_ARRAY];
 8001dfa:	4baa      	ldr	r3, [pc, #680]	; (80020a4 <main+0xdbc>)
 8001dfc:	8adb      	ldrh	r3, [r3, #22]
 8001dfe:	f1c3 031d 	rsb	r3, r3, #29
 8001e02:	f8a7 3204 	strh.w	r3, [r7, #516]	; 0x204

			  data_SafeLoad[3] = 0xFF & (vol_data[pote_aux]);
 8001e06:	f8b7 3204 	ldrh.w	r3, [r7, #516]	; 0x204
 8001e0a:	009b      	lsls	r3, r3, #2
 8001e0c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8001e10:	443b      	add	r3, r7
 8001e12:	f853 3c9c 	ldr.w	r3, [r3, #-156]
 8001e16:	b2da      	uxtb	r2, r3
 8001e18:	4ba3      	ldr	r3, [pc, #652]	; (80020a8 <main+0xdc0>)
 8001e1a:	70da      	strb	r2, [r3, #3]
			  data_SafeLoad[2] = 0xFF & ((vol_data[pote_aux])>>8);
 8001e1c:	f8b7 3204 	ldrh.w	r3, [r7, #516]	; 0x204
 8001e20:	009b      	lsls	r3, r3, #2
 8001e22:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8001e26:	443b      	add	r3, r7
 8001e28:	f853 3c9c 	ldr.w	r3, [r3, #-156]
 8001e2c:	0a1b      	lsrs	r3, r3, #8
 8001e2e:	b2da      	uxtb	r2, r3
 8001e30:	4b9d      	ldr	r3, [pc, #628]	; (80020a8 <main+0xdc0>)
 8001e32:	709a      	strb	r2, [r3, #2]
			  data_SafeLoad[1] = 0xFF & ((vol_data[pote_aux])>>16);
 8001e34:	f8b7 3204 	ldrh.w	r3, [r7, #516]	; 0x204
 8001e38:	009b      	lsls	r3, r3, #2
 8001e3a:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8001e3e:	443b      	add	r3, r7
 8001e40:	f853 3c9c 	ldr.w	r3, [r3, #-156]
 8001e44:	0c1b      	lsrs	r3, r3, #16
 8001e46:	b2da      	uxtb	r2, r3
 8001e48:	4b97      	ldr	r3, [pc, #604]	; (80020a8 <main+0xdc0>)
 8001e4a:	705a      	strb	r2, [r3, #1]
			  data_SafeLoad[0] = 0xFF & ((vol_data[pote_aux])>>24);
 8001e4c:	f8b7 3204 	ldrh.w	r3, [r7, #516]	; 0x204
 8001e50:	009b      	lsls	r3, r3, #2
 8001e52:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8001e56:	443b      	add	r3, r7
 8001e58:	f853 3c9c 	ldr.w	r3, [r3, #-156]
 8001e5c:	0e1b      	lsrs	r3, r3, #24
 8001e5e:	b2da      	uxtb	r2, r3
 8001e60:	4b91      	ldr	r3, [pc, #580]	; (80020a8 <main+0xdc0>)
 8001e62:	701a      	strb	r2, [r3, #0]
			  address_SafeLoad[3] = 0xFF & (BandAddress[VOL_ARRAY]);
 8001e64:	f8b7 31fa 	ldrh.w	r3, [r7, #506]	; 0x1fa
 8001e68:	b2da      	uxtb	r2, r3
 8001e6a:	4b90      	ldr	r3, [pc, #576]	; (80020ac <main+0xdc4>)
 8001e6c:	70da      	strb	r2, [r3, #3]
			  address_SafeLoad[2] = 0xFF & ((BandAddress[VOL_ARRAY])>>8);
 8001e6e:	f8b7 31fa 	ldrh.w	r3, [r7, #506]	; 0x1fa
 8001e72:	0a1b      	lsrs	r3, r3, #8
 8001e74:	b29b      	uxth	r3, r3
 8001e76:	b2da      	uxtb	r2, r3
 8001e78:	4b8c      	ldr	r3, [pc, #560]	; (80020ac <main+0xdc4>)
 8001e7a:	709a      	strb	r2, [r3, #2]
			  Safeload_Write();
 8001e7c:	f000 fde8 	bl	8002a50 <Safeload_Write>
			  delay_us(100);
 8001e80:	2064      	movs	r0, #100	; 0x64
 8001e82:	f000 fdcb 	bl	8002a1c <delay_us>
//			  SIGMA_WRITE_REGISTER_BLOCK(DSP2_ADDR, MOD_SAFELOADMODULE_ADDRESS_SAFELOAD_ADDR, 4, address_SafeLoad);
//			  SIGMA_WRITE_REGISTER_BLOCK(DSP2_ADDR, MOD_SAFELOADMODULE_NUM_SAFELOAD_ADDR, 4, num_SafeLoad);
//			  delay_us(100);
//		  }

		  if(flag[LOUD_LOW_ARRAY] == 1) // Loudness Low Side
 8001e86:	4b86      	ldr	r3, [pc, #536]	; (80020a0 <main+0xdb8>)
 8001e88:	8b1b      	ldrh	r3, [r3, #24]
 8001e8a:	2b01      	cmp	r3, #1
 8001e8c:	d148      	bne.n	8001f20 <main+0xc38>
		  {
			  flag[LOUD_LOW_ARRAY] = 0;
 8001e8e:	4b84      	ldr	r3, [pc, #528]	; (80020a0 <main+0xdb8>)
 8001e90:	2200      	movs	r2, #0
 8001e92:	831a      	strh	r2, [r3, #24]
			  pote_aux = 29 - pote[LOUD_LOW_ARRAY];
 8001e94:	4b83      	ldr	r3, [pc, #524]	; (80020a4 <main+0xdbc>)
 8001e96:	8b1b      	ldrh	r3, [r3, #24]
 8001e98:	f1c3 031d 	rsb	r3, r3, #29
 8001e9c:	f8a7 3204 	strh.w	r3, [r7, #516]	; 0x204

			  data_SafeLoad[3] = 0xFF & (boost_data[pote_aux]);
 8001ea0:	f8b7 2204 	ldrh.w	r2, [r7, #516]	; 0x204
 8001ea4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001ea8:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8001eac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001eb0:	b2da      	uxtb	r2, r3
 8001eb2:	4b7d      	ldr	r3, [pc, #500]	; (80020a8 <main+0xdc0>)
 8001eb4:	70da      	strb	r2, [r3, #3]
			  data_SafeLoad[2] = 0xFF & ((boost_data[pote_aux])>>8);
 8001eb6:	f8b7 2204 	ldrh.w	r2, [r7, #516]	; 0x204
 8001eba:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001ebe:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8001ec2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ec6:	0a1b      	lsrs	r3, r3, #8
 8001ec8:	b2da      	uxtb	r2, r3
 8001eca:	4b77      	ldr	r3, [pc, #476]	; (80020a8 <main+0xdc0>)
 8001ecc:	709a      	strb	r2, [r3, #2]
			  data_SafeLoad[1] = 0xFF & ((boost_data[pote_aux])>>16);
 8001ece:	f8b7 2204 	ldrh.w	r2, [r7, #516]	; 0x204
 8001ed2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001ed6:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8001eda:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ede:	0c1b      	lsrs	r3, r3, #16
 8001ee0:	b2da      	uxtb	r2, r3
 8001ee2:	4b71      	ldr	r3, [pc, #452]	; (80020a8 <main+0xdc0>)
 8001ee4:	705a      	strb	r2, [r3, #1]
			  data_SafeLoad[0] = 0xFF & ((boost_data[pote_aux])>>24);
 8001ee6:	f8b7 2204 	ldrh.w	r2, [r7, #516]	; 0x204
 8001eea:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001eee:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8001ef2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ef6:	0e1b      	lsrs	r3, r3, #24
 8001ef8:	b2da      	uxtb	r2, r3
 8001efa:	4b6b      	ldr	r3, [pc, #428]	; (80020a8 <main+0xdc0>)
 8001efc:	701a      	strb	r2, [r3, #0]
			  address_SafeLoad[3] = 0xFF & (BandAddress[LOUD_LOW_ARRAY]);
 8001efe:	f8b7 31fc 	ldrh.w	r3, [r7, #508]	; 0x1fc
 8001f02:	b2da      	uxtb	r2, r3
 8001f04:	4b69      	ldr	r3, [pc, #420]	; (80020ac <main+0xdc4>)
 8001f06:	70da      	strb	r2, [r3, #3]
			  address_SafeLoad[2] = 0xFF & ((BandAddress[LOUD_LOW_ARRAY])>>8);
 8001f08:	f8b7 31fc 	ldrh.w	r3, [r7, #508]	; 0x1fc
 8001f0c:	0a1b      	lsrs	r3, r3, #8
 8001f0e:	b29b      	uxth	r3, r3
 8001f10:	b2da      	uxtb	r2, r3
 8001f12:	4b66      	ldr	r3, [pc, #408]	; (80020ac <main+0xdc4>)
 8001f14:	709a      	strb	r2, [r3, #2]
			  Safeload_Write();
 8001f16:	f000 fd9b 	bl	8002a50 <Safeload_Write>
			  delay_us(100);
 8001f1a:	2064      	movs	r0, #100	; 0x64
 8001f1c:	f000 fd7e 	bl	8002a1c <delay_us>
		  }

		  if(flag[LOUD_HIGH_ARRAY] == 1) // Loudness High Side
 8001f20:	4b5f      	ldr	r3, [pc, #380]	; (80020a0 <main+0xdb8>)
 8001f22:	8b5b      	ldrh	r3, [r3, #26]
 8001f24:	2b01      	cmp	r3, #1
 8001f26:	d148      	bne.n	8001fba <main+0xcd2>
		  {
			  flag[LOUD_HIGH_ARRAY] = 0;
 8001f28:	4b5d      	ldr	r3, [pc, #372]	; (80020a0 <main+0xdb8>)
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	835a      	strh	r2, [r3, #26]
			  pote_aux = 29 - pote[LOUD_HIGH_ARRAY];
 8001f2e:	4b5d      	ldr	r3, [pc, #372]	; (80020a4 <main+0xdbc>)
 8001f30:	8b5b      	ldrh	r3, [r3, #26]
 8001f32:	f1c3 031d 	rsb	r3, r3, #29
 8001f36:	f8a7 3204 	strh.w	r3, [r7, #516]	; 0x204

			  data_SafeLoad[3] = 0xFF & (boost_data[pote_aux]);
 8001f3a:	f8b7 2204 	ldrh.w	r2, [r7, #516]	; 0x204
 8001f3e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001f42:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8001f46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f4a:	b2da      	uxtb	r2, r3
 8001f4c:	4b56      	ldr	r3, [pc, #344]	; (80020a8 <main+0xdc0>)
 8001f4e:	70da      	strb	r2, [r3, #3]
			  data_SafeLoad[2] = 0xFF & ((boost_data[pote_aux])>>8);
 8001f50:	f8b7 2204 	ldrh.w	r2, [r7, #516]	; 0x204
 8001f54:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001f58:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8001f5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f60:	0a1b      	lsrs	r3, r3, #8
 8001f62:	b2da      	uxtb	r2, r3
 8001f64:	4b50      	ldr	r3, [pc, #320]	; (80020a8 <main+0xdc0>)
 8001f66:	709a      	strb	r2, [r3, #2]
			  data_SafeLoad[1] = 0xFF & ((boost_data[pote_aux])>>16);
 8001f68:	f8b7 2204 	ldrh.w	r2, [r7, #516]	; 0x204
 8001f6c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001f70:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8001f74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f78:	0c1b      	lsrs	r3, r3, #16
 8001f7a:	b2da      	uxtb	r2, r3
 8001f7c:	4b4a      	ldr	r3, [pc, #296]	; (80020a8 <main+0xdc0>)
 8001f7e:	705a      	strb	r2, [r3, #1]
			  data_SafeLoad[0] = 0xFF & ((boost_data[pote_aux])>>24);
 8001f80:	f8b7 2204 	ldrh.w	r2, [r7, #516]	; 0x204
 8001f84:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001f88:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8001f8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f90:	0e1b      	lsrs	r3, r3, #24
 8001f92:	b2da      	uxtb	r2, r3
 8001f94:	4b44      	ldr	r3, [pc, #272]	; (80020a8 <main+0xdc0>)
 8001f96:	701a      	strb	r2, [r3, #0]
			  address_SafeLoad[3] = 0xFF & (BandAddress[LOUD_HIGH_ARRAY]);
 8001f98:	f8b7 31fe 	ldrh.w	r3, [r7, #510]	; 0x1fe
 8001f9c:	b2da      	uxtb	r2, r3
 8001f9e:	4b43      	ldr	r3, [pc, #268]	; (80020ac <main+0xdc4>)
 8001fa0:	70da      	strb	r2, [r3, #3]
			  address_SafeLoad[2] = 0xFF & ((BandAddress[LOUD_HIGH_ARRAY])>>8);
 8001fa2:	f8b7 31fe 	ldrh.w	r3, [r7, #510]	; 0x1fe
 8001fa6:	0a1b      	lsrs	r3, r3, #8
 8001fa8:	b29b      	uxth	r3, r3
 8001faa:	b2da      	uxtb	r2, r3
 8001fac:	4b3f      	ldr	r3, [pc, #252]	; (80020ac <main+0xdc4>)
 8001fae:	709a      	strb	r2, [r3, #2]
			  Safeload_Write();
 8001fb0:	f000 fd4e 	bl	8002a50 <Safeload_Write>
			  delay_us(100);
 8001fb4:	2064      	movs	r0, #100	; 0x64
 8001fb6:	f000 fd31 	bl	8002a1c <delay_us>
		  }

		  if(flag[LOUD_GRL_ARRAY] == 1) // Loudness General
 8001fba:	4b39      	ldr	r3, [pc, #228]	; (80020a0 <main+0xdb8>)
 8001fbc:	8b9b      	ldrh	r3, [r3, #28]
 8001fbe:	2b01      	cmp	r3, #1
 8001fc0:	f040 808b 	bne.w	80020da <main+0xdf2>
		  {
			  flag[LOUD_GRL_ARRAY] = 0;
 8001fc4:	4b36      	ldr	r3, [pc, #216]	; (80020a0 <main+0xdb8>)
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	839a      	strh	r2, [r3, #28]
			  pote_aux = pote[LOUD_GRL_ARRAY];
 8001fca:	4b36      	ldr	r3, [pc, #216]	; (80020a4 <main+0xdbc>)
 8001fcc:	8b9b      	ldrh	r3, [r3, #28]
 8001fce:	f8a7 3204 	strh.w	r3, [r7, #516]	; 0x204

			  data_SafeLoad[3] = 0xFF & (loud_data[pote_aux]);
 8001fd2:	f8b7 2204 	ldrh.w	r2, [r7, #516]	; 0x204
 8001fd6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001fda:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001fde:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001fe2:	b2da      	uxtb	r2, r3
 8001fe4:	4b30      	ldr	r3, [pc, #192]	; (80020a8 <main+0xdc0>)
 8001fe6:	70da      	strb	r2, [r3, #3]
			  data_SafeLoad[2] = 0xFF & ((loud_data[pote_aux])>>8);
 8001fe8:	f8b7 2204 	ldrh.w	r2, [r7, #516]	; 0x204
 8001fec:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001ff0:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001ff4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ff8:	0a1b      	lsrs	r3, r3, #8
 8001ffa:	b2da      	uxtb	r2, r3
 8001ffc:	4b2a      	ldr	r3, [pc, #168]	; (80020a8 <main+0xdc0>)
 8001ffe:	709a      	strb	r2, [r3, #2]
			  data_SafeLoad[1] = 0xFF & ((loud_data[pote_aux])>>16);
 8002000:	f8b7 2204 	ldrh.w	r2, [r7, #516]	; 0x204
 8002004:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002008:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800200c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002010:	0c1b      	lsrs	r3, r3, #16
 8002012:	b2da      	uxtb	r2, r3
 8002014:	4b24      	ldr	r3, [pc, #144]	; (80020a8 <main+0xdc0>)
 8002016:	705a      	strb	r2, [r3, #1]
			  data_SafeLoad[0] = 0xFF & ((loud_data[pote_aux])>>24);
 8002018:	f8b7 2204 	ldrh.w	r2, [r7, #516]	; 0x204
 800201c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002020:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002024:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002028:	0e1b      	lsrs	r3, r3, #24
 800202a:	b2da      	uxtb	r2, r3
 800202c:	4b1e      	ldr	r3, [pc, #120]	; (80020a8 <main+0xdc0>)
 800202e:	701a      	strb	r2, [r3, #0]
			  address_SafeLoad[3] = 0xFF & (BandAddress[LOUD_GRL_ARRAY]);
 8002030:	f8b7 3200 	ldrh.w	r3, [r7, #512]	; 0x200
 8002034:	b2da      	uxtb	r2, r3
 8002036:	4b1d      	ldr	r3, [pc, #116]	; (80020ac <main+0xdc4>)
 8002038:	70da      	strb	r2, [r3, #3]
			  address_SafeLoad[2] = 0xFF & ((BandAddress[LOUD_GRL_ARRAY])>>8);
 800203a:	f8b7 3200 	ldrh.w	r3, [r7, #512]	; 0x200
 800203e:	0a1b      	lsrs	r3, r3, #8
 8002040:	b29b      	uxth	r3, r3
 8002042:	b2da      	uxtb	r2, r3
 8002044:	4b19      	ldr	r3, [pc, #100]	; (80020ac <main+0xdc4>)
 8002046:	709a      	strb	r2, [r3, #2]
			  Safeload_Write();
 8002048:	f000 fd02 	bl	8002a50 <Safeload_Write>
			  delay_us(100);
 800204c:	2064      	movs	r0, #100	; 0x64
 800204e:	f000 fce5 	bl	8002a1c <delay_us>

			  data_SafeLoad[3] = 0xFF & (comp_data[pote_aux]);
 8002052:	f8b7 2204 	ldrh.w	r2, [r7, #516]	; 0x204
 8002056:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800205a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800205e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002062:	b2da      	uxtb	r2, r3
 8002064:	4b10      	ldr	r3, [pc, #64]	; (80020a8 <main+0xdc0>)
 8002066:	70da      	strb	r2, [r3, #3]
			  data_SafeLoad[2] = 0xFF & ((comp_data[pote_aux])>>8);
 8002068:	f8b7 2204 	ldrh.w	r2, [r7, #516]	; 0x204
 800206c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002070:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002074:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002078:	0a1b      	lsrs	r3, r3, #8
 800207a:	b2da      	uxtb	r2, r3
 800207c:	4b0a      	ldr	r3, [pc, #40]	; (80020a8 <main+0xdc0>)
 800207e:	709a      	strb	r2, [r3, #2]
			  data_SafeLoad[1] = 0xFF & ((comp_data[pote_aux])>>16);
 8002080:	f8b7 2204 	ldrh.w	r2, [r7, #516]	; 0x204
 8002084:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002088:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800208c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002090:	0c1b      	lsrs	r3, r3, #16
 8002092:	b2da      	uxtb	r2, r3
 8002094:	4b04      	ldr	r3, [pc, #16]	; (80020a8 <main+0xdc0>)
 8002096:	705a      	strb	r2, [r3, #1]
			  data_SafeLoad[0] = 0xFF & ((comp_data[pote_aux])>>24);
 8002098:	f8b7 2204 	ldrh.w	r2, [r7, #516]	; 0x204
 800209c:	e008      	b.n	80020b0 <main+0xdc8>
 800209e:	bf00      	nop
 80020a0:	20007434 	.word	0x20007434
 80020a4:	2000739c 	.word	0x2000739c
 80020a8:	20007454 	.word	0x20007454
 80020ac:	20007458 	.word	0x20007458
 80020b0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80020b4:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80020b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80020bc:	0e1b      	lsrs	r3, r3, #24
 80020be:	b2da      	uxtb	r2, r3
 80020c0:	4b0a      	ldr	r3, [pc, #40]	; (80020ec <main+0xe04>)
 80020c2:	701a      	strb	r2, [r3, #0]
			  address_SafeLoad[3] = 0xFF & (MOD_LOUD_COMP_GAINALGNS145X2GAIN_ADDR);
 80020c4:	4b0a      	ldr	r3, [pc, #40]	; (80020f0 <main+0xe08>)
 80020c6:	2269      	movs	r2, #105	; 0x69
 80020c8:	70da      	strb	r2, [r3, #3]
			  address_SafeLoad[2] = 0xFF & ((MOD_LOUD_COMP_GAINALGNS145X2GAIN_ADDR)>>8);
 80020ca:	4b09      	ldr	r3, [pc, #36]	; (80020f0 <main+0xe08>)
 80020cc:	2208      	movs	r2, #8
 80020ce:	709a      	strb	r2, [r3, #2]
			  Safeload_Write();
 80020d0:	f000 fcbe 	bl	8002a50 <Safeload_Write>
			  delay_us(100);
 80020d4:	2064      	movs	r0, #100	; 0x64
 80020d6:	f000 fca1 	bl	8002a1c <delay_us>
		  }

		  update = 0;
 80020da:	4b06      	ldr	r3, [pc, #24]	; (80020f4 <main+0xe0c>)
 80020dc:	2200      	movs	r2, #0
 80020de:	701a      	strb	r2, [r3, #0]
		  HAL_ADC_Start_DMA(&hadc1, value, ADC_POT);
 80020e0:	220f      	movs	r2, #15
 80020e2:	4905      	ldr	r1, [pc, #20]	; (80020f8 <main+0xe10>)
 80020e4:	4805      	ldr	r0, [pc, #20]	; (80020fc <main+0xe14>)
 80020e6:	f001 f855 	bl	8003194 <HAL_ADC_Start_DMA>
	  data_SafeLoad[2] = 0x00;
 80020ea:	e5e1      	b.n	8001cb0 <main+0x9c8>
 80020ec:	20007454 	.word	0x20007454
 80020f0:	20007458 	.word	0x20007458
 80020f4:	20007452 	.word	0x20007452
 80020f8:	20007360 	.word	0x20007360
 80020fc:	20007124 	.word	0x20007124

08002100 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b094      	sub	sp, #80	; 0x50
 8002104:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002106:	f107 0320 	add.w	r3, r7, #32
 800210a:	2230      	movs	r2, #48	; 0x30
 800210c:	2100      	movs	r1, #0
 800210e:	4618      	mov	r0, r3
 8002110:	f003 fd9e 	bl	8005c50 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002114:	f107 030c 	add.w	r3, r7, #12
 8002118:	2200      	movs	r2, #0
 800211a:	601a      	str	r2, [r3, #0]
 800211c:	605a      	str	r2, [r3, #4]
 800211e:	609a      	str	r2, [r3, #8]
 8002120:	60da      	str	r2, [r3, #12]
 8002122:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002124:	2300      	movs	r3, #0
 8002126:	60bb      	str	r3, [r7, #8]
 8002128:	4b29      	ldr	r3, [pc, #164]	; (80021d0 <SystemClock_Config+0xd0>)
 800212a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800212c:	4a28      	ldr	r2, [pc, #160]	; (80021d0 <SystemClock_Config+0xd0>)
 800212e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002132:	6413      	str	r3, [r2, #64]	; 0x40
 8002134:	4b26      	ldr	r3, [pc, #152]	; (80021d0 <SystemClock_Config+0xd0>)
 8002136:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002138:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800213c:	60bb      	str	r3, [r7, #8]
 800213e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8002140:	2300      	movs	r3, #0
 8002142:	607b      	str	r3, [r7, #4]
 8002144:	4b23      	ldr	r3, [pc, #140]	; (80021d4 <SystemClock_Config+0xd4>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800214c:	4a21      	ldr	r2, [pc, #132]	; (80021d4 <SystemClock_Config+0xd4>)
 800214e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002152:	6013      	str	r3, [r2, #0]
 8002154:	4b1f      	ldr	r3, [pc, #124]	; (80021d4 <SystemClock_Config+0xd4>)
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800215c:	607b      	str	r3, [r7, #4]
 800215e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002160:	2302      	movs	r3, #2
 8002162:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002164:	2301      	movs	r3, #1
 8002166:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002168:	2310      	movs	r3, #16
 800216a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800216c:	2302      	movs	r3, #2
 800216e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002170:	2300      	movs	r3, #0
 8002172:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002174:	2308      	movs	r3, #8
 8002176:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 80;
 8002178:	2350      	movs	r3, #80	; 0x50
 800217a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800217c:	2302      	movs	r3, #2
 800217e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002180:	2304      	movs	r3, #4
 8002182:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002184:	f107 0320 	add.w	r3, r7, #32
 8002188:	4618      	mov	r0, r3
 800218a:	f002 fe23 	bl	8004dd4 <HAL_RCC_OscConfig>
 800218e:	4603      	mov	r3, r0
 8002190:	2b00      	cmp	r3, #0
 8002192:	d001      	beq.n	8002198 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8002194:	f000 fcbc 	bl	8002b10 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002198:	230f      	movs	r3, #15
 800219a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800219c:	2302      	movs	r3, #2
 800219e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80021a0:	2300      	movs	r3, #0
 80021a2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80021a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80021a8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80021aa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80021ae:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80021b0:	f107 030c 	add.w	r3, r7, #12
 80021b4:	2102      	movs	r1, #2
 80021b6:	4618      	mov	r0, r3
 80021b8:	f003 f884 	bl	80052c4 <HAL_RCC_ClockConfig>
 80021bc:	4603      	mov	r3, r0
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d001      	beq.n	80021c6 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80021c2:	f000 fca5 	bl	8002b10 <Error_Handler>
  }
}
 80021c6:	bf00      	nop
 80021c8:	3750      	adds	r7, #80	; 0x50
 80021ca:	46bd      	mov	sp, r7
 80021cc:	bd80      	pop	{r7, pc}
 80021ce:	bf00      	nop
 80021d0:	40023800 	.word	0x40023800
 80021d4:	40007000 	.word	0x40007000

080021d8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b084      	sub	sp, #16
 80021dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80021de:	463b      	mov	r3, r7
 80021e0:	2200      	movs	r2, #0
 80021e2:	601a      	str	r2, [r3, #0]
 80021e4:	605a      	str	r2, [r3, #4]
 80021e6:	609a      	str	r2, [r3, #8]
 80021e8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80021ea:	4b76      	ldr	r3, [pc, #472]	; (80023c4 <MX_ADC1_Init+0x1ec>)
 80021ec:	4a76      	ldr	r2, [pc, #472]	; (80023c8 <MX_ADC1_Init+0x1f0>)
 80021ee:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80021f0:	4b74      	ldr	r3, [pc, #464]	; (80023c4 <MX_ADC1_Init+0x1ec>)
 80021f2:	2200      	movs	r2, #0
 80021f4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80021f6:	4b73      	ldr	r3, [pc, #460]	; (80023c4 <MX_ADC1_Init+0x1ec>)
 80021f8:	2200      	movs	r2, #0
 80021fa:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80021fc:	4b71      	ldr	r3, [pc, #452]	; (80023c4 <MX_ADC1_Init+0x1ec>)
 80021fe:	2201      	movs	r2, #1
 8002200:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002202:	4b70      	ldr	r3, [pc, #448]	; (80023c4 <MX_ADC1_Init+0x1ec>)
 8002204:	2200      	movs	r2, #0
 8002206:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002208:	4b6e      	ldr	r3, [pc, #440]	; (80023c4 <MX_ADC1_Init+0x1ec>)
 800220a:	2200      	movs	r2, #0
 800220c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8002210:	4b6c      	ldr	r3, [pc, #432]	; (80023c4 <MX_ADC1_Init+0x1ec>)
 8002212:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002216:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 8002218:	4b6a      	ldr	r3, [pc, #424]	; (80023c4 <MX_ADC1_Init+0x1ec>)
 800221a:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 800221e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002220:	4b68      	ldr	r3, [pc, #416]	; (80023c4 <MX_ADC1_Init+0x1ec>)
 8002222:	2200      	movs	r2, #0
 8002224:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 15;
 8002226:	4b67      	ldr	r3, [pc, #412]	; (80023c4 <MX_ADC1_Init+0x1ec>)
 8002228:	220f      	movs	r2, #15
 800222a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800222c:	4b65      	ldr	r3, [pc, #404]	; (80023c4 <MX_ADC1_Init+0x1ec>)
 800222e:	2200      	movs	r2, #0
 8002230:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8002234:	4b63      	ldr	r3, [pc, #396]	; (80023c4 <MX_ADC1_Init+0x1ec>)
 8002236:	2200      	movs	r2, #0
 8002238:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800223a:	4862      	ldr	r0, [pc, #392]	; (80023c4 <MX_ADC1_Init+0x1ec>)
 800223c:	f000 ff66 	bl	800310c <HAL_ADC_Init>
 8002240:	4603      	mov	r3, r0
 8002242:	2b00      	cmp	r3, #0
 8002244:	d001      	beq.n	800224a <MX_ADC1_Init+0x72>
  {
    Error_Handler();
 8002246:	f000 fc63 	bl	8002b10 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800224a:	2300      	movs	r3, #0
 800224c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800224e:	2301      	movs	r3, #1
 8002250:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 8002252:	2304      	movs	r3, #4
 8002254:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002256:	463b      	mov	r3, r7
 8002258:	4619      	mov	r1, r3
 800225a:	485a      	ldr	r0, [pc, #360]	; (80023c4 <MX_ADC1_Init+0x1ec>)
 800225c:	f001 f89e 	bl	800339c <HAL_ADC_ConfigChannel>
 8002260:	4603      	mov	r3, r0
 8002262:	2b00      	cmp	r3, #0
 8002264:	d001      	beq.n	800226a <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8002266:	f000 fc53 	bl	8002b10 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 2;
 800226a:	2302      	movs	r3, #2
 800226c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800226e:	463b      	mov	r3, r7
 8002270:	4619      	mov	r1, r3
 8002272:	4854      	ldr	r0, [pc, #336]	; (80023c4 <MX_ADC1_Init+0x1ec>)
 8002274:	f001 f892 	bl	800339c <HAL_ADC_ConfigChannel>
 8002278:	4603      	mov	r3, r0
 800227a:	2b00      	cmp	r3, #0
 800227c:	d001      	beq.n	8002282 <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 800227e:	f000 fc47 	bl	8002b10 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 3;
 8002282:	2303      	movs	r3, #3
 8002284:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002286:	463b      	mov	r3, r7
 8002288:	4619      	mov	r1, r3
 800228a:	484e      	ldr	r0, [pc, #312]	; (80023c4 <MX_ADC1_Init+0x1ec>)
 800228c:	f001 f886 	bl	800339c <HAL_ADC_ConfigChannel>
 8002290:	4603      	mov	r3, r0
 8002292:	2b00      	cmp	r3, #0
 8002294:	d001      	beq.n	800229a <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 8002296:	f000 fc3b 	bl	8002b10 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 4;
 800229a:	2304      	movs	r3, #4
 800229c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800229e:	463b      	mov	r3, r7
 80022a0:	4619      	mov	r1, r3
 80022a2:	4848      	ldr	r0, [pc, #288]	; (80023c4 <MX_ADC1_Init+0x1ec>)
 80022a4:	f001 f87a 	bl	800339c <HAL_ADC_ConfigChannel>
 80022a8:	4603      	mov	r3, r0
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d001      	beq.n	80022b2 <MX_ADC1_Init+0xda>
  {
    Error_Handler();
 80022ae:	f000 fc2f 	bl	8002b10 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 5;
 80022b2:	2305      	movs	r3, #5
 80022b4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80022b6:	463b      	mov	r3, r7
 80022b8:	4619      	mov	r1, r3
 80022ba:	4842      	ldr	r0, [pc, #264]	; (80023c4 <MX_ADC1_Init+0x1ec>)
 80022bc:	f001 f86e 	bl	800339c <HAL_ADC_ConfigChannel>
 80022c0:	4603      	mov	r3, r0
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d001      	beq.n	80022ca <MX_ADC1_Init+0xf2>
  {
    Error_Handler();
 80022c6:	f000 fc23 	bl	8002b10 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 6;
 80022ca:	2306      	movs	r3, #6
 80022cc:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80022ce:	463b      	mov	r3, r7
 80022d0:	4619      	mov	r1, r3
 80022d2:	483c      	ldr	r0, [pc, #240]	; (80023c4 <MX_ADC1_Init+0x1ec>)
 80022d4:	f001 f862 	bl	800339c <HAL_ADC_ConfigChannel>
 80022d8:	4603      	mov	r3, r0
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d001      	beq.n	80022e2 <MX_ADC1_Init+0x10a>
  {
    Error_Handler();
 80022de:	f000 fc17 	bl	8002b10 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 7;
 80022e2:	2307      	movs	r3, #7
 80022e4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80022e6:	463b      	mov	r3, r7
 80022e8:	4619      	mov	r1, r3
 80022ea:	4836      	ldr	r0, [pc, #216]	; (80023c4 <MX_ADC1_Init+0x1ec>)
 80022ec:	f001 f856 	bl	800339c <HAL_ADC_ConfigChannel>
 80022f0:	4603      	mov	r3, r0
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d001      	beq.n	80022fa <MX_ADC1_Init+0x122>
  {
    Error_Handler();
 80022f6:	f000 fc0b 	bl	8002b10 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 8;
 80022fa:	2308      	movs	r3, #8
 80022fc:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80022fe:	463b      	mov	r3, r7
 8002300:	4619      	mov	r1, r3
 8002302:	4830      	ldr	r0, [pc, #192]	; (80023c4 <MX_ADC1_Init+0x1ec>)
 8002304:	f001 f84a 	bl	800339c <HAL_ADC_ConfigChannel>
 8002308:	4603      	mov	r3, r0
 800230a:	2b00      	cmp	r3, #0
 800230c:	d001      	beq.n	8002312 <MX_ADC1_Init+0x13a>
  {
    Error_Handler();
 800230e:	f000 fbff 	bl	8002b10 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 9;
 8002312:	2309      	movs	r3, #9
 8002314:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002316:	463b      	mov	r3, r7
 8002318:	4619      	mov	r1, r3
 800231a:	482a      	ldr	r0, [pc, #168]	; (80023c4 <MX_ADC1_Init+0x1ec>)
 800231c:	f001 f83e 	bl	800339c <HAL_ADC_ConfigChannel>
 8002320:	4603      	mov	r3, r0
 8002322:	2b00      	cmp	r3, #0
 8002324:	d001      	beq.n	800232a <MX_ADC1_Init+0x152>
  {
    Error_Handler();
 8002326:	f000 fbf3 	bl	8002b10 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 10;
 800232a:	230a      	movs	r3, #10
 800232c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800232e:	463b      	mov	r3, r7
 8002330:	4619      	mov	r1, r3
 8002332:	4824      	ldr	r0, [pc, #144]	; (80023c4 <MX_ADC1_Init+0x1ec>)
 8002334:	f001 f832 	bl	800339c <HAL_ADC_ConfigChannel>
 8002338:	4603      	mov	r3, r0
 800233a:	2b00      	cmp	r3, #0
 800233c:	d001      	beq.n	8002342 <MX_ADC1_Init+0x16a>
  {
    Error_Handler();
 800233e:	f000 fbe7 	bl	8002b10 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 11;
 8002342:	230b      	movs	r3, #11
 8002344:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002346:	463b      	mov	r3, r7
 8002348:	4619      	mov	r1, r3
 800234a:	481e      	ldr	r0, [pc, #120]	; (80023c4 <MX_ADC1_Init+0x1ec>)
 800234c:	f001 f826 	bl	800339c <HAL_ADC_ConfigChannel>
 8002350:	4603      	mov	r3, r0
 8002352:	2b00      	cmp	r3, #0
 8002354:	d001      	beq.n	800235a <MX_ADC1_Init+0x182>
  {
    Error_Handler();
 8002356:	f000 fbdb 	bl	8002b10 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 12;
 800235a:	230c      	movs	r3, #12
 800235c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800235e:	463b      	mov	r3, r7
 8002360:	4619      	mov	r1, r3
 8002362:	4818      	ldr	r0, [pc, #96]	; (80023c4 <MX_ADC1_Init+0x1ec>)
 8002364:	f001 f81a 	bl	800339c <HAL_ADC_ConfigChannel>
 8002368:	4603      	mov	r3, r0
 800236a:	2b00      	cmp	r3, #0
 800236c:	d001      	beq.n	8002372 <MX_ADC1_Init+0x19a>
  {
    Error_Handler();
 800236e:	f000 fbcf 	bl	8002b10 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 13;
 8002372:	230d      	movs	r3, #13
 8002374:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002376:	463b      	mov	r3, r7
 8002378:	4619      	mov	r1, r3
 800237a:	4812      	ldr	r0, [pc, #72]	; (80023c4 <MX_ADC1_Init+0x1ec>)
 800237c:	f001 f80e 	bl	800339c <HAL_ADC_ConfigChannel>
 8002380:	4603      	mov	r3, r0
 8002382:	2b00      	cmp	r3, #0
 8002384:	d001      	beq.n	800238a <MX_ADC1_Init+0x1b2>
  {
    Error_Handler();
 8002386:	f000 fbc3 	bl	8002b10 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 14;
 800238a:	230e      	movs	r3, #14
 800238c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800238e:	463b      	mov	r3, r7
 8002390:	4619      	mov	r1, r3
 8002392:	480c      	ldr	r0, [pc, #48]	; (80023c4 <MX_ADC1_Init+0x1ec>)
 8002394:	f001 f802 	bl	800339c <HAL_ADC_ConfigChannel>
 8002398:	4603      	mov	r3, r0
 800239a:	2b00      	cmp	r3, #0
 800239c:	d001      	beq.n	80023a2 <MX_ADC1_Init+0x1ca>
  {
    Error_Handler();
 800239e:	f000 fbb7 	bl	8002b10 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 15;
 80023a2:	230f      	movs	r3, #15
 80023a4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80023a6:	463b      	mov	r3, r7
 80023a8:	4619      	mov	r1, r3
 80023aa:	4806      	ldr	r0, [pc, #24]	; (80023c4 <MX_ADC1_Init+0x1ec>)
 80023ac:	f000 fff6 	bl	800339c <HAL_ADC_ConfigChannel>
 80023b0:	4603      	mov	r3, r0
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d001      	beq.n	80023ba <MX_ADC1_Init+0x1e2>
  {
    Error_Handler();
 80023b6:	f000 fbab 	bl	8002b10 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80023ba:	bf00      	nop
 80023bc:	3710      	adds	r7, #16
 80023be:	46bd      	mov	sp, r7
 80023c0:	bd80      	pop	{r7, pc}
 80023c2:	bf00      	nop
 80023c4:	20007124 	.word	0x20007124
 80023c8:	40012000 	.word	0x40012000

080023cc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80023d0:	4b12      	ldr	r3, [pc, #72]	; (800241c <MX_I2C1_Init+0x50>)
 80023d2:	4a13      	ldr	r2, [pc, #76]	; (8002420 <MX_I2C1_Init+0x54>)
 80023d4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80023d6:	4b11      	ldr	r3, [pc, #68]	; (800241c <MX_I2C1_Init+0x50>)
 80023d8:	4a12      	ldr	r2, [pc, #72]	; (8002424 <MX_I2C1_Init+0x58>)
 80023da:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80023dc:	4b0f      	ldr	r3, [pc, #60]	; (800241c <MX_I2C1_Init+0x50>)
 80023de:	2200      	movs	r2, #0
 80023e0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80023e2:	4b0e      	ldr	r3, [pc, #56]	; (800241c <MX_I2C1_Init+0x50>)
 80023e4:	2200      	movs	r2, #0
 80023e6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80023e8:	4b0c      	ldr	r3, [pc, #48]	; (800241c <MX_I2C1_Init+0x50>)
 80023ea:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80023ee:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80023f0:	4b0a      	ldr	r3, [pc, #40]	; (800241c <MX_I2C1_Init+0x50>)
 80023f2:	2200      	movs	r2, #0
 80023f4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80023f6:	4b09      	ldr	r3, [pc, #36]	; (800241c <MX_I2C1_Init+0x50>)
 80023f8:	2200      	movs	r2, #0
 80023fa:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80023fc:	4b07      	ldr	r3, [pc, #28]	; (800241c <MX_I2C1_Init+0x50>)
 80023fe:	2200      	movs	r2, #0
 8002400:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002402:	4b06      	ldr	r3, [pc, #24]	; (800241c <MX_I2C1_Init+0x50>)
 8002404:	2200      	movs	r2, #0
 8002406:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002408:	4804      	ldr	r0, [pc, #16]	; (800241c <MX_I2C1_Init+0x50>)
 800240a:	f002 f887 	bl	800451c <HAL_I2C_Init>
 800240e:	4603      	mov	r3, r0
 8002410:	2b00      	cmp	r3, #0
 8002412:	d001      	beq.n	8002418 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002414:	f000 fb7c 	bl	8002b10 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002418:	bf00      	nop
 800241a:	bd80      	pop	{r7, pc}
 800241c:	200071cc 	.word	0x200071cc
 8002420:	40005400 	.word	0x40005400
 8002424:	00061a80 	.word	0x00061a80

08002428 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800242c:	4b12      	ldr	r3, [pc, #72]	; (8002478 <MX_I2C2_Init+0x50>)
 800242e:	4a13      	ldr	r2, [pc, #76]	; (800247c <MX_I2C2_Init+0x54>)
 8002430:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 8002432:	4b11      	ldr	r3, [pc, #68]	; (8002478 <MX_I2C2_Init+0x50>)
 8002434:	4a12      	ldr	r2, [pc, #72]	; (8002480 <MX_I2C2_Init+0x58>)
 8002436:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002438:	4b0f      	ldr	r3, [pc, #60]	; (8002478 <MX_I2C2_Init+0x50>)
 800243a:	2200      	movs	r2, #0
 800243c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800243e:	4b0e      	ldr	r3, [pc, #56]	; (8002478 <MX_I2C2_Init+0x50>)
 8002440:	2200      	movs	r2, #0
 8002442:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002444:	4b0c      	ldr	r3, [pc, #48]	; (8002478 <MX_I2C2_Init+0x50>)
 8002446:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800244a:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800244c:	4b0a      	ldr	r3, [pc, #40]	; (8002478 <MX_I2C2_Init+0x50>)
 800244e:	2200      	movs	r2, #0
 8002450:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8002452:	4b09      	ldr	r3, [pc, #36]	; (8002478 <MX_I2C2_Init+0x50>)
 8002454:	2200      	movs	r2, #0
 8002456:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002458:	4b07      	ldr	r3, [pc, #28]	; (8002478 <MX_I2C2_Init+0x50>)
 800245a:	2200      	movs	r2, #0
 800245c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800245e:	4b06      	ldr	r3, [pc, #24]	; (8002478 <MX_I2C2_Init+0x50>)
 8002460:	2200      	movs	r2, #0
 8002462:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002464:	4804      	ldr	r0, [pc, #16]	; (8002478 <MX_I2C2_Init+0x50>)
 8002466:	f002 f859 	bl	800451c <HAL_I2C_Init>
 800246a:	4603      	mov	r3, r0
 800246c:	2b00      	cmp	r3, #0
 800246e:	d001      	beq.n	8002474 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8002470:	f000 fb4e 	bl	8002b10 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8002474:	bf00      	nop
 8002476:	bd80      	pop	{r7, pc}
 8002478:	20007220 	.word	0x20007220
 800247c:	40005800 	.word	0x40005800
 8002480:	00061a80 	.word	0x00061a80

08002484 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8002488:	4b12      	ldr	r3, [pc, #72]	; (80024d4 <MX_I2C3_Init+0x50>)
 800248a:	4a13      	ldr	r2, [pc, #76]	; (80024d8 <MX_I2C3_Init+0x54>)
 800248c:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 400000;
 800248e:	4b11      	ldr	r3, [pc, #68]	; (80024d4 <MX_I2C3_Init+0x50>)
 8002490:	4a12      	ldr	r2, [pc, #72]	; (80024dc <MX_I2C3_Init+0x58>)
 8002492:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002494:	4b0f      	ldr	r3, [pc, #60]	; (80024d4 <MX_I2C3_Init+0x50>)
 8002496:	2200      	movs	r2, #0
 8002498:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 800249a:	4b0e      	ldr	r3, [pc, #56]	; (80024d4 <MX_I2C3_Init+0x50>)
 800249c:	2200      	movs	r2, #0
 800249e:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80024a0:	4b0c      	ldr	r3, [pc, #48]	; (80024d4 <MX_I2C3_Init+0x50>)
 80024a2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80024a6:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80024a8:	4b0a      	ldr	r3, [pc, #40]	; (80024d4 <MX_I2C3_Init+0x50>)
 80024aa:	2200      	movs	r2, #0
 80024ac:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 80024ae:	4b09      	ldr	r3, [pc, #36]	; (80024d4 <MX_I2C3_Init+0x50>)
 80024b0:	2200      	movs	r2, #0
 80024b2:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80024b4:	4b07      	ldr	r3, [pc, #28]	; (80024d4 <MX_I2C3_Init+0x50>)
 80024b6:	2200      	movs	r2, #0
 80024b8:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80024ba:	4b06      	ldr	r3, [pc, #24]	; (80024d4 <MX_I2C3_Init+0x50>)
 80024bc:	2200      	movs	r2, #0
 80024be:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80024c0:	4804      	ldr	r0, [pc, #16]	; (80024d4 <MX_I2C3_Init+0x50>)
 80024c2:	f002 f82b 	bl	800451c <HAL_I2C_Init>
 80024c6:	4603      	mov	r3, r0
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d001      	beq.n	80024d0 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80024cc:	f000 fb20 	bl	8002b10 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80024d0:	bf00      	nop
 80024d2:	bd80      	pop	{r7, pc}
 80024d4:	20007274 	.word	0x20007274
 80024d8:	40005c00 	.word	0x40005c00
 80024dc:	00061a80 	.word	0x00061a80

080024e0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b086      	sub	sp, #24
 80024e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80024e6:	f107 0308 	add.w	r3, r7, #8
 80024ea:	2200      	movs	r2, #0
 80024ec:	601a      	str	r2, [r3, #0]
 80024ee:	605a      	str	r2, [r3, #4]
 80024f0:	609a      	str	r2, [r3, #8]
 80024f2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024f4:	463b      	mov	r3, r7
 80024f6:	2200      	movs	r2, #0
 80024f8:	601a      	str	r2, [r3, #0]
 80024fa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80024fc:	4b1e      	ldr	r3, [pc, #120]	; (8002578 <MX_TIM2_Init+0x98>)
 80024fe:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002502:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8000;
 8002504:	4b1c      	ldr	r3, [pc, #112]	; (8002578 <MX_TIM2_Init+0x98>)
 8002506:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800250a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800250c:	4b1a      	ldr	r3, [pc, #104]	; (8002578 <MX_TIM2_Init+0x98>)
 800250e:	2200      	movs	r2, #0
 8002510:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 500-1;
 8002512:	4b19      	ldr	r3, [pc, #100]	; (8002578 <MX_TIM2_Init+0x98>)
 8002514:	f240 12f3 	movw	r2, #499	; 0x1f3
 8002518:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800251a:	4b17      	ldr	r3, [pc, #92]	; (8002578 <MX_TIM2_Init+0x98>)
 800251c:	2200      	movs	r2, #0
 800251e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002520:	4b15      	ldr	r3, [pc, #84]	; (8002578 <MX_TIM2_Init+0x98>)
 8002522:	2200      	movs	r2, #0
 8002524:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002526:	4814      	ldr	r0, [pc, #80]	; (8002578 <MX_TIM2_Init+0x98>)
 8002528:	f003 f898 	bl	800565c <HAL_TIM_Base_Init>
 800252c:	4603      	mov	r3, r0
 800252e:	2b00      	cmp	r3, #0
 8002530:	d001      	beq.n	8002536 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8002532:	f000 faed 	bl	8002b10 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002536:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800253a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800253c:	f107 0308 	add.w	r3, r7, #8
 8002540:	4619      	mov	r1, r3
 8002542:	480d      	ldr	r0, [pc, #52]	; (8002578 <MX_TIM2_Init+0x98>)
 8002544:	f003 f934 	bl	80057b0 <HAL_TIM_ConfigClockSource>
 8002548:	4603      	mov	r3, r0
 800254a:	2b00      	cmp	r3, #0
 800254c:	d001      	beq.n	8002552 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800254e:	f000 fadf 	bl	8002b10 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002552:	2320      	movs	r3, #32
 8002554:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002556:	2300      	movs	r3, #0
 8002558:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800255a:	463b      	mov	r3, r7
 800255c:	4619      	mov	r1, r3
 800255e:	4806      	ldr	r0, [pc, #24]	; (8002578 <MX_TIM2_Init+0x98>)
 8002560:	f003 fb08 	bl	8005b74 <HAL_TIMEx_MasterConfigSynchronization>
 8002564:	4603      	mov	r3, r0
 8002566:	2b00      	cmp	r3, #0
 8002568:	d001      	beq.n	800256e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800256a:	f000 fad1 	bl	8002b10 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800256e:	bf00      	nop
 8002570:	3718      	adds	r7, #24
 8002572:	46bd      	mov	sp, r7
 8002574:	bd80      	pop	{r7, pc}
 8002576:	bf00      	nop
 8002578:	200072c8 	.word	0x200072c8

0800257c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b086      	sub	sp, #24
 8002580:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002582:	f107 0308 	add.w	r3, r7, #8
 8002586:	2200      	movs	r2, #0
 8002588:	601a      	str	r2, [r3, #0]
 800258a:	605a      	str	r2, [r3, #4]
 800258c:	609a      	str	r2, [r3, #8]
 800258e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002590:	463b      	mov	r3, r7
 8002592:	2200      	movs	r2, #0
 8002594:	601a      	str	r2, [r3, #0]
 8002596:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002598:	4b1c      	ldr	r3, [pc, #112]	; (800260c <MX_TIM4_Init+0x90>)
 800259a:	4a1d      	ldr	r2, [pc, #116]	; (8002610 <MX_TIM4_Init+0x94>)
 800259c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 80 - 1;
 800259e:	4b1b      	ldr	r3, [pc, #108]	; (800260c <MX_TIM4_Init+0x90>)
 80025a0:	224f      	movs	r2, #79	; 0x4f
 80025a2:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025a4:	4b19      	ldr	r3, [pc, #100]	; (800260c <MX_TIM4_Init+0x90>)
 80025a6:	2200      	movs	r2, #0
 80025a8:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 123;
 80025aa:	4b18      	ldr	r3, [pc, #96]	; (800260c <MX_TIM4_Init+0x90>)
 80025ac:	227b      	movs	r2, #123	; 0x7b
 80025ae:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025b0:	4b16      	ldr	r3, [pc, #88]	; (800260c <MX_TIM4_Init+0x90>)
 80025b2:	2200      	movs	r2, #0
 80025b4:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025b6:	4b15      	ldr	r3, [pc, #84]	; (800260c <MX_TIM4_Init+0x90>)
 80025b8:	2200      	movs	r2, #0
 80025ba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80025bc:	4813      	ldr	r0, [pc, #76]	; (800260c <MX_TIM4_Init+0x90>)
 80025be:	f003 f84d 	bl	800565c <HAL_TIM_Base_Init>
 80025c2:	4603      	mov	r3, r0
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d001      	beq.n	80025cc <MX_TIM4_Init+0x50>
  {
    Error_Handler();
 80025c8:	f000 faa2 	bl	8002b10 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80025cc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80025d0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80025d2:	f107 0308 	add.w	r3, r7, #8
 80025d6:	4619      	mov	r1, r3
 80025d8:	480c      	ldr	r0, [pc, #48]	; (800260c <MX_TIM4_Init+0x90>)
 80025da:	f003 f8e9 	bl	80057b0 <HAL_TIM_ConfigClockSource>
 80025de:	4603      	mov	r3, r0
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d001      	beq.n	80025e8 <MX_TIM4_Init+0x6c>
  {
    Error_Handler();
 80025e4:	f000 fa94 	bl	8002b10 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025e8:	2300      	movs	r3, #0
 80025ea:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025ec:	2300      	movs	r3, #0
 80025ee:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80025f0:	463b      	mov	r3, r7
 80025f2:	4619      	mov	r1, r3
 80025f4:	4805      	ldr	r0, [pc, #20]	; (800260c <MX_TIM4_Init+0x90>)
 80025f6:	f003 fabd 	bl	8005b74 <HAL_TIMEx_MasterConfigSynchronization>
 80025fa:	4603      	mov	r3, r0
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d001      	beq.n	8002604 <MX_TIM4_Init+0x88>
  {
    Error_Handler();
 8002600:	f000 fa86 	bl	8002b10 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002604:	bf00      	nop
 8002606:	3718      	adds	r7, #24
 8002608:	46bd      	mov	sp, r7
 800260a:	bd80      	pop	{r7, pc}
 800260c:	20007310 	.word	0x20007310
 8002610:	40000800 	.word	0x40000800

08002614 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b082      	sub	sp, #8
 8002618:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800261a:	2300      	movs	r3, #0
 800261c:	607b      	str	r3, [r7, #4]
 800261e:	4b0c      	ldr	r3, [pc, #48]	; (8002650 <MX_DMA_Init+0x3c>)
 8002620:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002622:	4a0b      	ldr	r2, [pc, #44]	; (8002650 <MX_DMA_Init+0x3c>)
 8002624:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002628:	6313      	str	r3, [r2, #48]	; 0x30
 800262a:	4b09      	ldr	r3, [pc, #36]	; (8002650 <MX_DMA_Init+0x3c>)
 800262c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800262e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002632:	607b      	str	r3, [r7, #4]
 8002634:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8002636:	2200      	movs	r2, #0
 8002638:	2100      	movs	r1, #0
 800263a:	2038      	movs	r0, #56	; 0x38
 800263c:	f001 fa29 	bl	8003a92 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8002640:	2038      	movs	r0, #56	; 0x38
 8002642:	f001 fa42 	bl	8003aca <HAL_NVIC_EnableIRQ>

}
 8002646:	bf00      	nop
 8002648:	3708      	adds	r7, #8
 800264a:	46bd      	mov	sp, r7
 800264c:	bd80      	pop	{r7, pc}
 800264e:	bf00      	nop
 8002650:	40023800 	.word	0x40023800

08002654 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b088      	sub	sp, #32
 8002658:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800265a:	f107 030c 	add.w	r3, r7, #12
 800265e:	2200      	movs	r2, #0
 8002660:	601a      	str	r2, [r3, #0]
 8002662:	605a      	str	r2, [r3, #4]
 8002664:	609a      	str	r2, [r3, #8]
 8002666:	60da      	str	r2, [r3, #12]
 8002668:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800266a:	2300      	movs	r3, #0
 800266c:	60bb      	str	r3, [r7, #8]
 800266e:	4b35      	ldr	r3, [pc, #212]	; (8002744 <MX_GPIO_Init+0xf0>)
 8002670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002672:	4a34      	ldr	r2, [pc, #208]	; (8002744 <MX_GPIO_Init+0xf0>)
 8002674:	f043 0304 	orr.w	r3, r3, #4
 8002678:	6313      	str	r3, [r2, #48]	; 0x30
 800267a:	4b32      	ldr	r3, [pc, #200]	; (8002744 <MX_GPIO_Init+0xf0>)
 800267c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800267e:	f003 0304 	and.w	r3, r3, #4
 8002682:	60bb      	str	r3, [r7, #8]
 8002684:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002686:	2300      	movs	r3, #0
 8002688:	607b      	str	r3, [r7, #4]
 800268a:	4b2e      	ldr	r3, [pc, #184]	; (8002744 <MX_GPIO_Init+0xf0>)
 800268c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800268e:	4a2d      	ldr	r2, [pc, #180]	; (8002744 <MX_GPIO_Init+0xf0>)
 8002690:	f043 0301 	orr.w	r3, r3, #1
 8002694:	6313      	str	r3, [r2, #48]	; 0x30
 8002696:	4b2b      	ldr	r3, [pc, #172]	; (8002744 <MX_GPIO_Init+0xf0>)
 8002698:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800269a:	f003 0301 	and.w	r3, r3, #1
 800269e:	607b      	str	r3, [r7, #4]
 80026a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80026a2:	2300      	movs	r3, #0
 80026a4:	603b      	str	r3, [r7, #0]
 80026a6:	4b27      	ldr	r3, [pc, #156]	; (8002744 <MX_GPIO_Init+0xf0>)
 80026a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026aa:	4a26      	ldr	r2, [pc, #152]	; (8002744 <MX_GPIO_Init+0xf0>)
 80026ac:	f043 0302 	orr.w	r3, r3, #2
 80026b0:	6313      	str	r3, [r2, #48]	; 0x30
 80026b2:	4b24      	ldr	r3, [pc, #144]	; (8002744 <MX_GPIO_Init+0xf0>)
 80026b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026b6:	f003 0302 	and.w	r3, r3, #2
 80026ba:	603b      	str	r3, [r7, #0]
 80026bc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, EN_SCK_Pin|DEMP1_Pin|DEMP0_Pin|FMT_Pin, GPIO_PIN_RESET);
 80026be:	2200      	movs	r2, #0
 80026c0:	f44f 5170 	mov.w	r1, #15360	; 0x3c00
 80026c4:	4820      	ldr	r0, [pc, #128]	; (8002748 <MX_GPIO_Init+0xf4>)
 80026c6:	f001 ff0f 	bl	80044e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MUTE_GPIO_Port, MUTE_Pin, GPIO_PIN_RESET);
 80026ca:	2200      	movs	r2, #0
 80026cc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80026d0:	481e      	ldr	r0, [pc, #120]	; (800274c <MX_GPIO_Init+0xf8>)
 80026d2:	f001 ff09 	bl	80044e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_MCU0_Pin|nRST_DSP0_Pin|nRST_DSP1_Pin|nRST_DSP2_Pin, GPIO_PIN_RESET);
 80026d6:	2200      	movs	r2, #0
 80026d8:	f44f 714c 	mov.w	r1, #816	; 0x330
 80026dc:	481c      	ldr	r0, [pc, #112]	; (8002750 <MX_GPIO_Init+0xfc>)
 80026de:	f001 ff03 	bl	80044e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : EN_SCK_Pin DEMP1_Pin DEMP0_Pin FMT_Pin */
  GPIO_InitStruct.Pin = EN_SCK_Pin|DEMP1_Pin|DEMP0_Pin|FMT_Pin;
 80026e2:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80026e6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80026e8:	2301      	movs	r3, #1
 80026ea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026ec:	2300      	movs	r3, #0
 80026ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026f0:	2300      	movs	r3, #0
 80026f2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80026f4:	f107 030c 	add.w	r3, r7, #12
 80026f8:	4619      	mov	r1, r3
 80026fa:	4813      	ldr	r0, [pc, #76]	; (8002748 <MX_GPIO_Init+0xf4>)
 80026fc:	f001 fd70 	bl	80041e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : MUTE_Pin */
  GPIO_InitStruct.Pin = MUTE_Pin;
 8002700:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002704:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002706:	2301      	movs	r3, #1
 8002708:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800270a:	2300      	movs	r3, #0
 800270c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800270e:	2300      	movs	r3, #0
 8002710:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(MUTE_GPIO_Port, &GPIO_InitStruct);
 8002712:	f107 030c 	add.w	r3, r7, #12
 8002716:	4619      	mov	r1, r3
 8002718:	480c      	ldr	r0, [pc, #48]	; (800274c <MX_GPIO_Init+0xf8>)
 800271a:	f001 fd61 	bl	80041e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : GPIO_MCU0_Pin nRST_DSP0_Pin nRST_DSP1_Pin nRST_DSP2_Pin */
  GPIO_InitStruct.Pin = GPIO_MCU0_Pin|nRST_DSP0_Pin|nRST_DSP1_Pin|nRST_DSP2_Pin;
 800271e:	f44f 734c 	mov.w	r3, #816	; 0x330
 8002722:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002724:	2301      	movs	r3, #1
 8002726:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002728:	2300      	movs	r3, #0
 800272a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800272c:	2300      	movs	r3, #0
 800272e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002730:	f107 030c 	add.w	r3, r7, #12
 8002734:	4619      	mov	r1, r3
 8002736:	4806      	ldr	r0, [pc, #24]	; (8002750 <MX_GPIO_Init+0xfc>)
 8002738:	f001 fd52 	bl	80041e0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800273c:	bf00      	nop
 800273e:	3720      	adds	r7, #32
 8002740:	46bd      	mov	sp, r7
 8002742:	bd80      	pop	{r7, pc}
 8002744:	40023800 	.word	0x40023800
 8002748:	40020800 	.word	0x40020800
 800274c:	40020000 	.word	0x40020000
 8002750:	40020400 	.word	0x40020400

08002754 <SIGMA_WRITE_REGISTER_BLOCK>:

/* USER CODE BEGIN 4 */
void SIGMA_WRITE_REGISTER_BLOCK(uint16_t devAddress, uint16_t address, uint16_t length, uint8_t *pData)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b088      	sub	sp, #32
 8002758:	af04      	add	r7, sp, #16
 800275a:	607b      	str	r3, [r7, #4]
 800275c:	4603      	mov	r3, r0
 800275e:	81fb      	strh	r3, [r7, #14]
 8002760:	460b      	mov	r3, r1
 8002762:	81bb      	strh	r3, [r7, #12]
 8002764:	4613      	mov	r3, r2
 8002766:	817b      	strh	r3, [r7, #10]
	stat = HAL_I2C_Mem_Write(&hi2c1, devAddress, address, 2, pData, length, 1000);
 8002768:	89ba      	ldrh	r2, [r7, #12]
 800276a:	89f9      	ldrh	r1, [r7, #14]
 800276c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002770:	9302      	str	r3, [sp, #8]
 8002772:	897b      	ldrh	r3, [r7, #10]
 8002774:	9301      	str	r3, [sp, #4]
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	9300      	str	r3, [sp, #0]
 800277a:	2302      	movs	r3, #2
 800277c:	4805      	ldr	r0, [pc, #20]	; (8002794 <SIGMA_WRITE_REGISTER_BLOCK+0x40>)
 800277e:	f002 f811 	bl	80047a4 <HAL_I2C_Mem_Write>
 8002782:	4603      	mov	r3, r0
 8002784:	461a      	mov	r2, r3
 8002786:	4b04      	ldr	r3, [pc, #16]	; (8002798 <SIGMA_WRITE_REGISTER_BLOCK+0x44>)
 8002788:	701a      	strb	r2, [r3, #0]
}
 800278a:	bf00      	nop
 800278c:	3710      	adds	r7, #16
 800278e:	46bd      	mov	sp, r7
 8002790:	bd80      	pop	{r7, pc}
 8002792:	bf00      	nop
 8002794:	200071cc 	.word	0x200071cc
 8002798:	20007358 	.word	0x20007358

0800279c <SIGMA_WRITE_DELAY>:

void SIGMA_WRITE_DELAY(uint16_t devAddress, uint16_t length, uint8_t *pData)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b082      	sub	sp, #8
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	4603      	mov	r3, r0
 80027a4:	603a      	str	r2, [r7, #0]
 80027a6:	80fb      	strh	r3, [r7, #6]
 80027a8:	460b      	mov	r3, r1
 80027aa:	80bb      	strh	r3, [r7, #4]
	HAL_Delay(11);
 80027ac:	200b      	movs	r0, #11
 80027ae:	f000 fc89 	bl	80030c4 <HAL_Delay>
}
 80027b2:	bf00      	nop
 80027b4:	3708      	adds	r7, #8
 80027b6:	46bd      	mov	sp, r7
 80027b8:	bd80      	pop	{r7, pc}
	...

080027bc <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80027bc:	b480      	push	{r7}
 80027be:	b087      	sub	sp, #28
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
	uint32_t i = 0;
 80027c4:	2300      	movs	r3, #0
 80027c6:	617b      	str	r3, [r7, #20]
	uint32_t j = 0;
 80027c8:	2300      	movs	r3, #0
 80027ca:	613b      	str	r3, [r7, #16]
	uint32_t k = 0;
 80027cc:	2300      	movs	r3, #0
 80027ce:	60fb      	str	r3, [r7, #12]


	for(k=VOL_SUB; k<ADC_POT; k++) // For volume, loud low, loud high, loud general
 80027d0:	230a      	movs	r3, #10
 80027d2:	60fb      	str	r3, [r7, #12]
 80027d4:	e080      	b.n	80028d8 <HAL_ADC_ConvCpltCallback+0x11c>
	{
		for(i=0; i<30; i++)
 80027d6:	2300      	movs	r3, #0
 80027d8:	617b      	str	r3, [r7, #20]
 80027da:	e077      	b.n	80028cc <HAL_ADC_ConvCpltCallback+0x110>
		{
			if((i == 0) && (value[k] < (linear_in_table[i+1])-15))
 80027dc:	697b      	ldr	r3, [r7, #20]
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d11f      	bne.n	8002822 <HAL_ADC_ConvCpltCallback+0x66>
 80027e2:	4a88      	ldr	r2, [pc, #544]	; (8002a04 <HAL_ADC_ConvCpltCallback+0x248>)
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027ea:	697a      	ldr	r2, [r7, #20]
 80027ec:	3201      	adds	r2, #1
 80027ee:	4986      	ldr	r1, [pc, #536]	; (8002a08 <HAL_ADC_ConvCpltCallback+0x24c>)
 80027f0:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 80027f4:	3a0f      	subs	r2, #15
 80027f6:	4293      	cmp	r3, r2
 80027f8:	d213      	bcs.n	8002822 <HAL_ADC_ConvCpltCallback+0x66>
			{
				if(pote[k] != i)
 80027fa:	4a84      	ldr	r2, [pc, #528]	; (8002a0c <HAL_ADC_ConvCpltCallback+0x250>)
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002802:	461a      	mov	r2, r3
 8002804:	697b      	ldr	r3, [r7, #20]
 8002806:	4293      	cmp	r3, r2
 8002808:	d05d      	beq.n	80028c6 <HAL_ADC_ConvCpltCallback+0x10a>
				{
					pote[k] = i;
 800280a:	697b      	ldr	r3, [r7, #20]
 800280c:	b299      	uxth	r1, r3
 800280e:	4a7f      	ldr	r2, [pc, #508]	; (8002a0c <HAL_ADC_ConvCpltCallback+0x250>)
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
					flag[k] = 1;
 8002816:	4a7e      	ldr	r2, [pc, #504]	; (8002a10 <HAL_ADC_ConvCpltCallback+0x254>)
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	2101      	movs	r1, #1
 800281c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				if(pote[k] != i)
 8002820:	e051      	b.n	80028c6 <HAL_ADC_ConvCpltCallback+0x10a>
				}
			}
			else if((i > 0) && (i < 29) && (value[k] > (linear_in_table[i]+15)) && (value[k] < (linear_in_table[i+1])-15))
 8002822:	697b      	ldr	r3, [r7, #20]
 8002824:	2b00      	cmp	r3, #0
 8002826:	d02d      	beq.n	8002884 <HAL_ADC_ConvCpltCallback+0xc8>
 8002828:	697b      	ldr	r3, [r7, #20]
 800282a:	2b1c      	cmp	r3, #28
 800282c:	d82a      	bhi.n	8002884 <HAL_ADC_ConvCpltCallback+0xc8>
 800282e:	4a75      	ldr	r2, [pc, #468]	; (8002a04 <HAL_ADC_ConvCpltCallback+0x248>)
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002836:	4974      	ldr	r1, [pc, #464]	; (8002a08 <HAL_ADC_ConvCpltCallback+0x24c>)
 8002838:	697a      	ldr	r2, [r7, #20]
 800283a:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 800283e:	320f      	adds	r2, #15
 8002840:	4293      	cmp	r3, r2
 8002842:	d91f      	bls.n	8002884 <HAL_ADC_ConvCpltCallback+0xc8>
 8002844:	4a6f      	ldr	r2, [pc, #444]	; (8002a04 <HAL_ADC_ConvCpltCallback+0x248>)
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800284c:	697a      	ldr	r2, [r7, #20]
 800284e:	3201      	adds	r2, #1
 8002850:	496d      	ldr	r1, [pc, #436]	; (8002a08 <HAL_ADC_ConvCpltCallback+0x24c>)
 8002852:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8002856:	3a0f      	subs	r2, #15
 8002858:	4293      	cmp	r3, r2
 800285a:	d213      	bcs.n	8002884 <HAL_ADC_ConvCpltCallback+0xc8>
			{
				if(pote[k] != i)
 800285c:	4a6b      	ldr	r2, [pc, #428]	; (8002a0c <HAL_ADC_ConvCpltCallback+0x250>)
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002864:	461a      	mov	r2, r3
 8002866:	697b      	ldr	r3, [r7, #20]
 8002868:	4293      	cmp	r3, r2
 800286a:	d02c      	beq.n	80028c6 <HAL_ADC_ConvCpltCallback+0x10a>
				{
					pote[k] = i;
 800286c:	697b      	ldr	r3, [r7, #20]
 800286e:	b299      	uxth	r1, r3
 8002870:	4a66      	ldr	r2, [pc, #408]	; (8002a0c <HAL_ADC_ConvCpltCallback+0x250>)
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
					flag[k] = 1;
 8002878:	4a65      	ldr	r2, [pc, #404]	; (8002a10 <HAL_ADC_ConvCpltCallback+0x254>)
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	2101      	movs	r1, #1
 800287e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				if(pote[k] != i)
 8002882:	e020      	b.n	80028c6 <HAL_ADC_ConvCpltCallback+0x10a>
				}
			}
			else if((i == 29) && (value[k] > (linear_in_table[i]+15)))
 8002884:	697b      	ldr	r3, [r7, #20]
 8002886:	2b1d      	cmp	r3, #29
 8002888:	d11d      	bne.n	80028c6 <HAL_ADC_ConvCpltCallback+0x10a>
 800288a:	4a5e      	ldr	r2, [pc, #376]	; (8002a04 <HAL_ADC_ConvCpltCallback+0x248>)
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002892:	495d      	ldr	r1, [pc, #372]	; (8002a08 <HAL_ADC_ConvCpltCallback+0x24c>)
 8002894:	697a      	ldr	r2, [r7, #20]
 8002896:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 800289a:	320f      	adds	r2, #15
 800289c:	4293      	cmp	r3, r2
 800289e:	d912      	bls.n	80028c6 <HAL_ADC_ConvCpltCallback+0x10a>
			{
				if(pote[k] != i)
 80028a0:	4a5a      	ldr	r2, [pc, #360]	; (8002a0c <HAL_ADC_ConvCpltCallback+0x250>)
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80028a8:	461a      	mov	r2, r3
 80028aa:	697b      	ldr	r3, [r7, #20]
 80028ac:	4293      	cmp	r3, r2
 80028ae:	d00a      	beq.n	80028c6 <HAL_ADC_ConvCpltCallback+0x10a>
				{
					pote[k] = i;
 80028b0:	697b      	ldr	r3, [r7, #20]
 80028b2:	b299      	uxth	r1, r3
 80028b4:	4a55      	ldr	r2, [pc, #340]	; (8002a0c <HAL_ADC_ConvCpltCallback+0x250>)
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
					flag[k] = 1;
 80028bc:	4a54      	ldr	r2, [pc, #336]	; (8002a10 <HAL_ADC_ConvCpltCallback+0x254>)
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	2101      	movs	r1, #1
 80028c2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for(i=0; i<30; i++)
 80028c6:	697b      	ldr	r3, [r7, #20]
 80028c8:	3301      	adds	r3, #1
 80028ca:	617b      	str	r3, [r7, #20]
 80028cc:	697b      	ldr	r3, [r7, #20]
 80028ce:	2b1d      	cmp	r3, #29
 80028d0:	d984      	bls.n	80027dc <HAL_ADC_ConvCpltCallback+0x20>
	for(k=VOL_SUB; k<ADC_POT; k++) // For volume, loud low, loud high, loud general
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	3301      	adds	r3, #1
 80028d6:	60fb      	str	r3, [r7, #12]
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	2b0e      	cmp	r3, #14
 80028dc:	f67f af7b 	bls.w	80027d6 <HAL_ADC_ConvCpltCallback+0x1a>
			}
		}
	}


	for(j=0; j<10; j++) // For filter 32Hz - 16KHz
 80028e0:	2300      	movs	r3, #0
 80028e2:	613b      	str	r3, [r7, #16]
 80028e4:	e080      	b.n	80029e8 <HAL_ADC_ConvCpltCallback+0x22c>
	{
		for(i=0; i<30; i++)
 80028e6:	2300      	movs	r3, #0
 80028e8:	617b      	str	r3, [r7, #20]
 80028ea:	e077      	b.n	80029dc <HAL_ADC_ConvCpltCallback+0x220>
		{
			if((i == 0) && (value[j] < (log_in_table[i+1])-15))
 80028ec:	697b      	ldr	r3, [r7, #20]
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d11f      	bne.n	8002932 <HAL_ADC_ConvCpltCallback+0x176>
 80028f2:	4a44      	ldr	r2, [pc, #272]	; (8002a04 <HAL_ADC_ConvCpltCallback+0x248>)
 80028f4:	693b      	ldr	r3, [r7, #16]
 80028f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028fa:	697a      	ldr	r2, [r7, #20]
 80028fc:	3201      	adds	r2, #1
 80028fe:	4945      	ldr	r1, [pc, #276]	; (8002a14 <HAL_ADC_ConvCpltCallback+0x258>)
 8002900:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8002904:	3a0f      	subs	r2, #15
 8002906:	4293      	cmp	r3, r2
 8002908:	d213      	bcs.n	8002932 <HAL_ADC_ConvCpltCallback+0x176>
			{
				if(pote[j] != i)
 800290a:	4a40      	ldr	r2, [pc, #256]	; (8002a0c <HAL_ADC_ConvCpltCallback+0x250>)
 800290c:	693b      	ldr	r3, [r7, #16]
 800290e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002912:	461a      	mov	r2, r3
 8002914:	697b      	ldr	r3, [r7, #20]
 8002916:	4293      	cmp	r3, r2
 8002918:	d05d      	beq.n	80029d6 <HAL_ADC_ConvCpltCallback+0x21a>
				{
					pote[j] = i;
 800291a:	697b      	ldr	r3, [r7, #20]
 800291c:	b299      	uxth	r1, r3
 800291e:	4a3b      	ldr	r2, [pc, #236]	; (8002a0c <HAL_ADC_ConvCpltCallback+0x250>)
 8002920:	693b      	ldr	r3, [r7, #16]
 8002922:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
					flag[j] = 1;
 8002926:	4a3a      	ldr	r2, [pc, #232]	; (8002a10 <HAL_ADC_ConvCpltCallback+0x254>)
 8002928:	693b      	ldr	r3, [r7, #16]
 800292a:	2101      	movs	r1, #1
 800292c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				if(pote[j] != i)
 8002930:	e051      	b.n	80029d6 <HAL_ADC_ConvCpltCallback+0x21a>
				}
			}
			else if((i > 0) && (i < 29) && (value[j] > (log_in_table[i]+15)) && (value[j] < (log_in_table[i+1])-15))
 8002932:	697b      	ldr	r3, [r7, #20]
 8002934:	2b00      	cmp	r3, #0
 8002936:	d02d      	beq.n	8002994 <HAL_ADC_ConvCpltCallback+0x1d8>
 8002938:	697b      	ldr	r3, [r7, #20]
 800293a:	2b1c      	cmp	r3, #28
 800293c:	d82a      	bhi.n	8002994 <HAL_ADC_ConvCpltCallback+0x1d8>
 800293e:	4a31      	ldr	r2, [pc, #196]	; (8002a04 <HAL_ADC_ConvCpltCallback+0x248>)
 8002940:	693b      	ldr	r3, [r7, #16]
 8002942:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002946:	4933      	ldr	r1, [pc, #204]	; (8002a14 <HAL_ADC_ConvCpltCallback+0x258>)
 8002948:	697a      	ldr	r2, [r7, #20]
 800294a:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 800294e:	320f      	adds	r2, #15
 8002950:	4293      	cmp	r3, r2
 8002952:	d91f      	bls.n	8002994 <HAL_ADC_ConvCpltCallback+0x1d8>
 8002954:	4a2b      	ldr	r2, [pc, #172]	; (8002a04 <HAL_ADC_ConvCpltCallback+0x248>)
 8002956:	693b      	ldr	r3, [r7, #16]
 8002958:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800295c:	697a      	ldr	r2, [r7, #20]
 800295e:	3201      	adds	r2, #1
 8002960:	492c      	ldr	r1, [pc, #176]	; (8002a14 <HAL_ADC_ConvCpltCallback+0x258>)
 8002962:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8002966:	3a0f      	subs	r2, #15
 8002968:	4293      	cmp	r3, r2
 800296a:	d213      	bcs.n	8002994 <HAL_ADC_ConvCpltCallback+0x1d8>
			{
				if(pote[j] != i)
 800296c:	4a27      	ldr	r2, [pc, #156]	; (8002a0c <HAL_ADC_ConvCpltCallback+0x250>)
 800296e:	693b      	ldr	r3, [r7, #16]
 8002970:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002974:	461a      	mov	r2, r3
 8002976:	697b      	ldr	r3, [r7, #20]
 8002978:	4293      	cmp	r3, r2
 800297a:	d02c      	beq.n	80029d6 <HAL_ADC_ConvCpltCallback+0x21a>
				{
					pote[j] = i;
 800297c:	697b      	ldr	r3, [r7, #20]
 800297e:	b299      	uxth	r1, r3
 8002980:	4a22      	ldr	r2, [pc, #136]	; (8002a0c <HAL_ADC_ConvCpltCallback+0x250>)
 8002982:	693b      	ldr	r3, [r7, #16]
 8002984:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
					flag[j] = 1;
 8002988:	4a21      	ldr	r2, [pc, #132]	; (8002a10 <HAL_ADC_ConvCpltCallback+0x254>)
 800298a:	693b      	ldr	r3, [r7, #16]
 800298c:	2101      	movs	r1, #1
 800298e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				if(pote[j] != i)
 8002992:	e020      	b.n	80029d6 <HAL_ADC_ConvCpltCallback+0x21a>
				}
			}
			else if((i == 29) && (value[j] > (log_in_table[i]+15)))
 8002994:	697b      	ldr	r3, [r7, #20]
 8002996:	2b1d      	cmp	r3, #29
 8002998:	d11d      	bne.n	80029d6 <HAL_ADC_ConvCpltCallback+0x21a>
 800299a:	4a1a      	ldr	r2, [pc, #104]	; (8002a04 <HAL_ADC_ConvCpltCallback+0x248>)
 800299c:	693b      	ldr	r3, [r7, #16]
 800299e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029a2:	491c      	ldr	r1, [pc, #112]	; (8002a14 <HAL_ADC_ConvCpltCallback+0x258>)
 80029a4:	697a      	ldr	r2, [r7, #20]
 80029a6:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 80029aa:	320f      	adds	r2, #15
 80029ac:	4293      	cmp	r3, r2
 80029ae:	d912      	bls.n	80029d6 <HAL_ADC_ConvCpltCallback+0x21a>
			{
				if(pote[j] != i)
 80029b0:	4a16      	ldr	r2, [pc, #88]	; (8002a0c <HAL_ADC_ConvCpltCallback+0x250>)
 80029b2:	693b      	ldr	r3, [r7, #16]
 80029b4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80029b8:	461a      	mov	r2, r3
 80029ba:	697b      	ldr	r3, [r7, #20]
 80029bc:	4293      	cmp	r3, r2
 80029be:	d00a      	beq.n	80029d6 <HAL_ADC_ConvCpltCallback+0x21a>
				{
					pote[j] = i;
 80029c0:	697b      	ldr	r3, [r7, #20]
 80029c2:	b299      	uxth	r1, r3
 80029c4:	4a11      	ldr	r2, [pc, #68]	; (8002a0c <HAL_ADC_ConvCpltCallback+0x250>)
 80029c6:	693b      	ldr	r3, [r7, #16]
 80029c8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
					flag[j] = 1;
 80029cc:	4a10      	ldr	r2, [pc, #64]	; (8002a10 <HAL_ADC_ConvCpltCallback+0x254>)
 80029ce:	693b      	ldr	r3, [r7, #16]
 80029d0:	2101      	movs	r1, #1
 80029d2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for(i=0; i<30; i++)
 80029d6:	697b      	ldr	r3, [r7, #20]
 80029d8:	3301      	adds	r3, #1
 80029da:	617b      	str	r3, [r7, #20]
 80029dc:	697b      	ldr	r3, [r7, #20]
 80029de:	2b1d      	cmp	r3, #29
 80029e0:	d984      	bls.n	80028ec <HAL_ADC_ConvCpltCallback+0x130>
	for(j=0; j<10; j++) // For filter 32Hz - 16KHz
 80029e2:	693b      	ldr	r3, [r7, #16]
 80029e4:	3301      	adds	r3, #1
 80029e6:	613b      	str	r3, [r7, #16]
 80029e8:	693b      	ldr	r3, [r7, #16]
 80029ea:	2b09      	cmp	r3, #9
 80029ec:	f67f af7b 	bls.w	80028e6 <HAL_ADC_ConvCpltCallback+0x12a>
			}
		}

	}

	update = 1;
 80029f0:	4b09      	ldr	r3, [pc, #36]	; (8002a18 <HAL_ADC_ConvCpltCallback+0x25c>)
 80029f2:	2201      	movs	r2, #1
 80029f4:	701a      	strb	r2, [r3, #0]
}
 80029f6:	bf00      	nop
 80029f8:	371c      	adds	r7, #28
 80029fa:	46bd      	mov	sp, r7
 80029fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a00:	4770      	bx	lr
 8002a02:	bf00      	nop
 8002a04:	20007360 	.word	0x20007360
 8002a08:	200073f8 	.word	0x200073f8
 8002a0c:	2000739c 	.word	0x2000739c
 8002a10:	20007434 	.word	0x20007434
 8002a14:	200073bc 	.word	0x200073bc
 8002a18:	20007452 	.word	0x20007452

08002a1c <delay_us>:
void delay_us(uint16_t us)
{
 8002a1c:	b480      	push	{r7}
 8002a1e:	b083      	sub	sp, #12
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	4603      	mov	r3, r0
 8002a24:	80fb      	strh	r3, [r7, #6]
	htim4.Instance->CNT = 0;
 8002a26:	4b09      	ldr	r3, [pc, #36]	; (8002a4c <delay_us+0x30>)
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	625a      	str	r2, [r3, #36]	; 0x24
	while((htim4.Instance->CNT) < us);
 8002a2e:	bf00      	nop
 8002a30:	4b06      	ldr	r3, [pc, #24]	; (8002a4c <delay_us+0x30>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002a36:	88fb      	ldrh	r3, [r7, #6]
 8002a38:	429a      	cmp	r2, r3
 8002a3a:	d3f9      	bcc.n	8002a30 <delay_us+0x14>
}
 8002a3c:	bf00      	nop
 8002a3e:	bf00      	nop
 8002a40:	370c      	adds	r7, #12
 8002a42:	46bd      	mov	sp, r7
 8002a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a48:	4770      	bx	lr
 8002a4a:	bf00      	nop
 8002a4c:	20007310 	.word	0x20007310

08002a50 <Safeload_Write>:
void Safeload_Write(void)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	af00      	add	r7, sp, #0
	SIGMA_WRITE_REGISTER_BLOCK(DSP0_ADDR, MOD_SAFELOADMODULE_DATA_SAFELOAD0_ADDR, 4, data_SafeLoad);
 8002a54:	4b2a      	ldr	r3, [pc, #168]	; (8002b00 <Safeload_Write+0xb0>)
 8002a56:	2204      	movs	r2, #4
 8002a58:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 8002a5c:	2070      	movs	r0, #112	; 0x70
 8002a5e:	f7ff fe79 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK(DSP0_ADDR, MOD_SAFELOADMODULE_ADDRESS_SAFELOAD_ADDR, 4, address_SafeLoad);
 8002a62:	4b28      	ldr	r3, [pc, #160]	; (8002b04 <Safeload_Write+0xb4>)
 8002a64:	2204      	movs	r2, #4
 8002a66:	f246 0105 	movw	r1, #24581	; 0x6005
 8002a6a:	2070      	movs	r0, #112	; 0x70
 8002a6c:	f7ff fe72 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK(DSP0_ADDR, MOD_SAFELOADMODULE_NUM_SAFELOAD_LOWER_ADDR, 4, num_SafeLoad_Lower);
 8002a70:	4b25      	ldr	r3, [pc, #148]	; (8002b08 <Safeload_Write+0xb8>)
 8002a72:	2204      	movs	r2, #4
 8002a74:	f246 0106 	movw	r1, #24582	; 0x6006
 8002a78:	2070      	movs	r0, #112	; 0x70
 8002a7a:	f7ff fe6b 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
    SIGMA_WRITE_REGISTER_BLOCK(DSP0_ADDR, MOD_SAFELOADMODULE_NUM_SAFELOAD_UPPER_ADDR, 4, num_SafeLoad_Upper);
 8002a7e:	4b23      	ldr	r3, [pc, #140]	; (8002b0c <Safeload_Write+0xbc>)
 8002a80:	2204      	movs	r2, #4
 8002a82:	f246 0107 	movw	r1, #24583	; 0x6007
 8002a86:	2070      	movs	r0, #112	; 0x70
 8002a88:	f7ff fe64 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>

	SIGMA_WRITE_REGISTER_BLOCK(DSP1_ADDR, MOD_SAFELOADMODULE_DATA_SAFELOAD0_ADDR, 4, data_SafeLoad);
 8002a8c:	4b1c      	ldr	r3, [pc, #112]	; (8002b00 <Safeload_Write+0xb0>)
 8002a8e:	2204      	movs	r2, #4
 8002a90:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 8002a94:	2072      	movs	r0, #114	; 0x72
 8002a96:	f7ff fe5d 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK(DSP1_ADDR, MOD_SAFELOADMODULE_ADDRESS_SAFELOAD_ADDR, 4, address_SafeLoad);
 8002a9a:	4b1a      	ldr	r3, [pc, #104]	; (8002b04 <Safeload_Write+0xb4>)
 8002a9c:	2204      	movs	r2, #4
 8002a9e:	f246 0105 	movw	r1, #24581	; 0x6005
 8002aa2:	2072      	movs	r0, #114	; 0x72
 8002aa4:	f7ff fe56 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK(DSP1_ADDR, MOD_SAFELOADMODULE_NUM_SAFELOAD_LOWER_ADDR, 4, num_SafeLoad_Lower);
 8002aa8:	4b17      	ldr	r3, [pc, #92]	; (8002b08 <Safeload_Write+0xb8>)
 8002aaa:	2204      	movs	r2, #4
 8002aac:	f246 0106 	movw	r1, #24582	; 0x6006
 8002ab0:	2072      	movs	r0, #114	; 0x72
 8002ab2:	f7ff fe4f 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
    SIGMA_WRITE_REGISTER_BLOCK(DSP1_ADDR, MOD_SAFELOADMODULE_NUM_SAFELOAD_UPPER_ADDR, 4, num_SafeLoad_Upper);
 8002ab6:	4b15      	ldr	r3, [pc, #84]	; (8002b0c <Safeload_Write+0xbc>)
 8002ab8:	2204      	movs	r2, #4
 8002aba:	f246 0107 	movw	r1, #24583	; 0x6007
 8002abe:	2072      	movs	r0, #114	; 0x72
 8002ac0:	f7ff fe48 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>

	SIGMA_WRITE_REGISTER_BLOCK(DSP2_ADDR, MOD_SAFELOADMODULE_DATA_SAFELOAD0_ADDR, 4, data_SafeLoad);
 8002ac4:	4b0e      	ldr	r3, [pc, #56]	; (8002b00 <Safeload_Write+0xb0>)
 8002ac6:	2204      	movs	r2, #4
 8002ac8:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 8002acc:	2074      	movs	r0, #116	; 0x74
 8002ace:	f7ff fe41 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK(DSP2_ADDR, MOD_SAFELOADMODULE_ADDRESS_SAFELOAD_ADDR, 4, address_SafeLoad);
 8002ad2:	4b0c      	ldr	r3, [pc, #48]	; (8002b04 <Safeload_Write+0xb4>)
 8002ad4:	2204      	movs	r2, #4
 8002ad6:	f246 0105 	movw	r1, #24581	; 0x6005
 8002ada:	2074      	movs	r0, #116	; 0x74
 8002adc:	f7ff fe3a 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK(DSP2_ADDR, MOD_SAFELOADMODULE_NUM_SAFELOAD_LOWER_ADDR, 4, num_SafeLoad_Lower);
 8002ae0:	4b09      	ldr	r3, [pc, #36]	; (8002b08 <Safeload_Write+0xb8>)
 8002ae2:	2204      	movs	r2, #4
 8002ae4:	f246 0106 	movw	r1, #24582	; 0x6006
 8002ae8:	2074      	movs	r0, #116	; 0x74
 8002aea:	f7ff fe33 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
    SIGMA_WRITE_REGISTER_BLOCK(DSP2_ADDR, MOD_SAFELOADMODULE_NUM_SAFELOAD_UPPER_ADDR, 4, num_SafeLoad_Upper);
 8002aee:	4b07      	ldr	r3, [pc, #28]	; (8002b0c <Safeload_Write+0xbc>)
 8002af0:	2204      	movs	r2, #4
 8002af2:	f246 0107 	movw	r1, #24583	; 0x6007
 8002af6:	2074      	movs	r0, #116	; 0x74
 8002af8:	f7ff fe2c 	bl	8002754 <SIGMA_WRITE_REGISTER_BLOCK>
}
 8002afc:	bf00      	nop
 8002afe:	bd80      	pop	{r7, pc}
 8002b00:	20007454 	.word	0x20007454
 8002b04:	20007458 	.word	0x20007458
 8002b08:	2000745c 	.word	0x2000745c
 8002b0c:	20007460 	.word	0x20007460

08002b10 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002b10:	b480      	push	{r7}
 8002b12:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002b14:	b672      	cpsid	i
}
 8002b16:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002b18:	e7fe      	b.n	8002b18 <Error_Handler+0x8>
	...

08002b1c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	b083      	sub	sp, #12
 8002b20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b22:	2300      	movs	r3, #0
 8002b24:	607b      	str	r3, [r7, #4]
 8002b26:	4b10      	ldr	r3, [pc, #64]	; (8002b68 <HAL_MspInit+0x4c>)
 8002b28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b2a:	4a0f      	ldr	r2, [pc, #60]	; (8002b68 <HAL_MspInit+0x4c>)
 8002b2c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002b30:	6453      	str	r3, [r2, #68]	; 0x44
 8002b32:	4b0d      	ldr	r3, [pc, #52]	; (8002b68 <HAL_MspInit+0x4c>)
 8002b34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b36:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b3a:	607b      	str	r3, [r7, #4]
 8002b3c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002b3e:	2300      	movs	r3, #0
 8002b40:	603b      	str	r3, [r7, #0]
 8002b42:	4b09      	ldr	r3, [pc, #36]	; (8002b68 <HAL_MspInit+0x4c>)
 8002b44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b46:	4a08      	ldr	r2, [pc, #32]	; (8002b68 <HAL_MspInit+0x4c>)
 8002b48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b4c:	6413      	str	r3, [r2, #64]	; 0x40
 8002b4e:	4b06      	ldr	r3, [pc, #24]	; (8002b68 <HAL_MspInit+0x4c>)
 8002b50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b56:	603b      	str	r3, [r7, #0]
 8002b58:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002b5a:	bf00      	nop
 8002b5c:	370c      	adds	r7, #12
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b64:	4770      	bx	lr
 8002b66:	bf00      	nop
 8002b68:	40023800 	.word	0x40023800

08002b6c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b08c      	sub	sp, #48	; 0x30
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b74:	f107 031c 	add.w	r3, r7, #28
 8002b78:	2200      	movs	r2, #0
 8002b7a:	601a      	str	r2, [r3, #0]
 8002b7c:	605a      	str	r2, [r3, #4]
 8002b7e:	609a      	str	r2, [r3, #8]
 8002b80:	60da      	str	r2, [r3, #12]
 8002b82:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	4a49      	ldr	r2, [pc, #292]	; (8002cb0 <HAL_ADC_MspInit+0x144>)
 8002b8a:	4293      	cmp	r3, r2
 8002b8c:	f040 808c 	bne.w	8002ca8 <HAL_ADC_MspInit+0x13c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002b90:	2300      	movs	r3, #0
 8002b92:	61bb      	str	r3, [r7, #24]
 8002b94:	4b47      	ldr	r3, [pc, #284]	; (8002cb4 <HAL_ADC_MspInit+0x148>)
 8002b96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b98:	4a46      	ldr	r2, [pc, #280]	; (8002cb4 <HAL_ADC_MspInit+0x148>)
 8002b9a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b9e:	6453      	str	r3, [r2, #68]	; 0x44
 8002ba0:	4b44      	ldr	r3, [pc, #272]	; (8002cb4 <HAL_ADC_MspInit+0x148>)
 8002ba2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ba4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ba8:	61bb      	str	r3, [r7, #24]
 8002baa:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002bac:	2300      	movs	r3, #0
 8002bae:	617b      	str	r3, [r7, #20]
 8002bb0:	4b40      	ldr	r3, [pc, #256]	; (8002cb4 <HAL_ADC_MspInit+0x148>)
 8002bb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bb4:	4a3f      	ldr	r2, [pc, #252]	; (8002cb4 <HAL_ADC_MspInit+0x148>)
 8002bb6:	f043 0304 	orr.w	r3, r3, #4
 8002bba:	6313      	str	r3, [r2, #48]	; 0x30
 8002bbc:	4b3d      	ldr	r3, [pc, #244]	; (8002cb4 <HAL_ADC_MspInit+0x148>)
 8002bbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bc0:	f003 0304 	and.w	r3, r3, #4
 8002bc4:	617b      	str	r3, [r7, #20]
 8002bc6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bc8:	2300      	movs	r3, #0
 8002bca:	613b      	str	r3, [r7, #16]
 8002bcc:	4b39      	ldr	r3, [pc, #228]	; (8002cb4 <HAL_ADC_MspInit+0x148>)
 8002bce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bd0:	4a38      	ldr	r2, [pc, #224]	; (8002cb4 <HAL_ADC_MspInit+0x148>)
 8002bd2:	f043 0301 	orr.w	r3, r3, #1
 8002bd6:	6313      	str	r3, [r2, #48]	; 0x30
 8002bd8:	4b36      	ldr	r3, [pc, #216]	; (8002cb4 <HAL_ADC_MspInit+0x148>)
 8002bda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bdc:	f003 0301 	and.w	r3, r3, #1
 8002be0:	613b      	str	r3, [r7, #16]
 8002be2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002be4:	2300      	movs	r3, #0
 8002be6:	60fb      	str	r3, [r7, #12]
 8002be8:	4b32      	ldr	r3, [pc, #200]	; (8002cb4 <HAL_ADC_MspInit+0x148>)
 8002bea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bec:	4a31      	ldr	r2, [pc, #196]	; (8002cb4 <HAL_ADC_MspInit+0x148>)
 8002bee:	f043 0302 	orr.w	r3, r3, #2
 8002bf2:	6313      	str	r3, [r2, #48]	; 0x30
 8002bf4:	4b2f      	ldr	r3, [pc, #188]	; (8002cb4 <HAL_ADC_MspInit+0x148>)
 8002bf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bf8:	f003 0302 	and.w	r3, r3, #2
 8002bfc:	60fb      	str	r3, [r7, #12]
 8002bfe:	68fb      	ldr	r3, [r7, #12]
    PA7     ------> ADC1_IN7
    PC4     ------> ADC1_IN14
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8002c00:	231f      	movs	r3, #31
 8002c02:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002c04:	2303      	movs	r3, #3
 8002c06:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c08:	2300      	movs	r3, #0
 8002c0a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c0c:	f107 031c 	add.w	r3, r7, #28
 8002c10:	4619      	mov	r1, r3
 8002c12:	4829      	ldr	r0, [pc, #164]	; (8002cb8 <HAL_ADC_MspInit+0x14c>)
 8002c14:	f001 fae4 	bl	80041e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8002c18:	23ff      	movs	r3, #255	; 0xff
 8002c1a:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002c1c:	2303      	movs	r3, #3
 8002c1e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c20:	2300      	movs	r3, #0
 8002c22:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c24:	f107 031c 	add.w	r3, r7, #28
 8002c28:	4619      	mov	r1, r3
 8002c2a:	4824      	ldr	r0, [pc, #144]	; (8002cbc <HAL_ADC_MspInit+0x150>)
 8002c2c:	f001 fad8 	bl	80041e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002c30:	2303      	movs	r3, #3
 8002c32:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002c34:	2303      	movs	r3, #3
 8002c36:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c38:	2300      	movs	r3, #0
 8002c3a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c3c:	f107 031c 	add.w	r3, r7, #28
 8002c40:	4619      	mov	r1, r3
 8002c42:	481f      	ldr	r0, [pc, #124]	; (8002cc0 <HAL_ADC_MspInit+0x154>)
 8002c44:	f001 facc 	bl	80041e0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8002c48:	4b1e      	ldr	r3, [pc, #120]	; (8002cc4 <HAL_ADC_MspInit+0x158>)
 8002c4a:	4a1f      	ldr	r2, [pc, #124]	; (8002cc8 <HAL_ADC_MspInit+0x15c>)
 8002c4c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8002c4e:	4b1d      	ldr	r3, [pc, #116]	; (8002cc4 <HAL_ADC_MspInit+0x158>)
 8002c50:	2200      	movs	r2, #0
 8002c52:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002c54:	4b1b      	ldr	r3, [pc, #108]	; (8002cc4 <HAL_ADC_MspInit+0x158>)
 8002c56:	2200      	movs	r2, #0
 8002c58:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002c5a:	4b1a      	ldr	r3, [pc, #104]	; (8002cc4 <HAL_ADC_MspInit+0x158>)
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002c60:	4b18      	ldr	r3, [pc, #96]	; (8002cc4 <HAL_ADC_MspInit+0x158>)
 8002c62:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002c66:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002c68:	4b16      	ldr	r3, [pc, #88]	; (8002cc4 <HAL_ADC_MspInit+0x158>)
 8002c6a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002c6e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002c70:	4b14      	ldr	r3, [pc, #80]	; (8002cc4 <HAL_ADC_MspInit+0x158>)
 8002c72:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002c76:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002c78:	4b12      	ldr	r3, [pc, #72]	; (8002cc4 <HAL_ADC_MspInit+0x158>)
 8002c7a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002c7e:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002c80:	4b10      	ldr	r3, [pc, #64]	; (8002cc4 <HAL_ADC_MspInit+0x158>)
 8002c82:	2200      	movs	r2, #0
 8002c84:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002c86:	4b0f      	ldr	r3, [pc, #60]	; (8002cc4 <HAL_ADC_MspInit+0x158>)
 8002c88:	2200      	movs	r2, #0
 8002c8a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002c8c:	480d      	ldr	r0, [pc, #52]	; (8002cc4 <HAL_ADC_MspInit+0x158>)
 8002c8e:	f000 ff37 	bl	8003b00 <HAL_DMA_Init>
 8002c92:	4603      	mov	r3, r0
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d001      	beq.n	8002c9c <HAL_ADC_MspInit+0x130>
    {
      Error_Handler();
 8002c98:	f7ff ff3a 	bl	8002b10 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	4a09      	ldr	r2, [pc, #36]	; (8002cc4 <HAL_ADC_MspInit+0x158>)
 8002ca0:	639a      	str	r2, [r3, #56]	; 0x38
 8002ca2:	4a08      	ldr	r2, [pc, #32]	; (8002cc4 <HAL_ADC_MspInit+0x158>)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002ca8:	bf00      	nop
 8002caa:	3730      	adds	r7, #48	; 0x30
 8002cac:	46bd      	mov	sp, r7
 8002cae:	bd80      	pop	{r7, pc}
 8002cb0:	40012000 	.word	0x40012000
 8002cb4:	40023800 	.word	0x40023800
 8002cb8:	40020800 	.word	0x40020800
 8002cbc:	40020000 	.word	0x40020000
 8002cc0:	40020400 	.word	0x40020400
 8002cc4:	2000716c 	.word	0x2000716c
 8002cc8:	40026410 	.word	0x40026410

08002ccc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	b08e      	sub	sp, #56	; 0x38
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cd4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002cd8:	2200      	movs	r2, #0
 8002cda:	601a      	str	r2, [r3, #0]
 8002cdc:	605a      	str	r2, [r3, #4]
 8002cde:	609a      	str	r2, [r3, #8]
 8002ce0:	60da      	str	r2, [r3, #12]
 8002ce2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	4a63      	ldr	r2, [pc, #396]	; (8002e78 <HAL_I2C_MspInit+0x1ac>)
 8002cea:	4293      	cmp	r3, r2
 8002cec:	d12c      	bne.n	8002d48 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002cee:	2300      	movs	r3, #0
 8002cf0:	623b      	str	r3, [r7, #32]
 8002cf2:	4b62      	ldr	r3, [pc, #392]	; (8002e7c <HAL_I2C_MspInit+0x1b0>)
 8002cf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cf6:	4a61      	ldr	r2, [pc, #388]	; (8002e7c <HAL_I2C_MspInit+0x1b0>)
 8002cf8:	f043 0302 	orr.w	r3, r3, #2
 8002cfc:	6313      	str	r3, [r2, #48]	; 0x30
 8002cfe:	4b5f      	ldr	r3, [pc, #380]	; (8002e7c <HAL_I2C_MspInit+0x1b0>)
 8002d00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d02:	f003 0302 	and.w	r3, r3, #2
 8002d06:	623b      	str	r3, [r7, #32]
 8002d08:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002d0a:	23c0      	movs	r3, #192	; 0xc0
 8002d0c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002d0e:	2312      	movs	r3, #18
 8002d10:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d12:	2300      	movs	r3, #0
 8002d14:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d16:	2303      	movs	r3, #3
 8002d18:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002d1a:	2304      	movs	r3, #4
 8002d1c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d1e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002d22:	4619      	mov	r1, r3
 8002d24:	4856      	ldr	r0, [pc, #344]	; (8002e80 <HAL_I2C_MspInit+0x1b4>)
 8002d26:	f001 fa5b 	bl	80041e0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	61fb      	str	r3, [r7, #28]
 8002d2e:	4b53      	ldr	r3, [pc, #332]	; (8002e7c <HAL_I2C_MspInit+0x1b0>)
 8002d30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d32:	4a52      	ldr	r2, [pc, #328]	; (8002e7c <HAL_I2C_MspInit+0x1b0>)
 8002d34:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002d38:	6413      	str	r3, [r2, #64]	; 0x40
 8002d3a:	4b50      	ldr	r3, [pc, #320]	; (8002e7c <HAL_I2C_MspInit+0x1b0>)
 8002d3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d3e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d42:	61fb      	str	r3, [r7, #28]
 8002d44:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8002d46:	e093      	b.n	8002e70 <HAL_I2C_MspInit+0x1a4>
  else if(hi2c->Instance==I2C2)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	4a4d      	ldr	r2, [pc, #308]	; (8002e84 <HAL_I2C_MspInit+0x1b8>)
 8002d4e:	4293      	cmp	r3, r2
 8002d50:	d13d      	bne.n	8002dce <HAL_I2C_MspInit+0x102>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d52:	2300      	movs	r3, #0
 8002d54:	61bb      	str	r3, [r7, #24]
 8002d56:	4b49      	ldr	r3, [pc, #292]	; (8002e7c <HAL_I2C_MspInit+0x1b0>)
 8002d58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d5a:	4a48      	ldr	r2, [pc, #288]	; (8002e7c <HAL_I2C_MspInit+0x1b0>)
 8002d5c:	f043 0302 	orr.w	r3, r3, #2
 8002d60:	6313      	str	r3, [r2, #48]	; 0x30
 8002d62:	4b46      	ldr	r3, [pc, #280]	; (8002e7c <HAL_I2C_MspInit+0x1b0>)
 8002d64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d66:	f003 0302 	and.w	r3, r3, #2
 8002d6a:	61bb      	str	r3, [r7, #24]
 8002d6c:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002d6e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002d72:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002d74:	2312      	movs	r3, #18
 8002d76:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d78:	2300      	movs	r3, #0
 8002d7a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d7c:	2303      	movs	r3, #3
 8002d7e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002d80:	2304      	movs	r3, #4
 8002d82:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d84:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002d88:	4619      	mov	r1, r3
 8002d8a:	483d      	ldr	r0, [pc, #244]	; (8002e80 <HAL_I2C_MspInit+0x1b4>)
 8002d8c:	f001 fa28 	bl	80041e0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002d90:	2308      	movs	r3, #8
 8002d92:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002d94:	2312      	movs	r3, #18
 8002d96:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d98:	2300      	movs	r3, #0
 8002d9a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d9c:	2303      	movs	r3, #3
 8002d9e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 8002da0:	2309      	movs	r3, #9
 8002da2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002da4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002da8:	4619      	mov	r1, r3
 8002daa:	4835      	ldr	r0, [pc, #212]	; (8002e80 <HAL_I2C_MspInit+0x1b4>)
 8002dac:	f001 fa18 	bl	80041e0 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002db0:	2300      	movs	r3, #0
 8002db2:	617b      	str	r3, [r7, #20]
 8002db4:	4b31      	ldr	r3, [pc, #196]	; (8002e7c <HAL_I2C_MspInit+0x1b0>)
 8002db6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002db8:	4a30      	ldr	r2, [pc, #192]	; (8002e7c <HAL_I2C_MspInit+0x1b0>)
 8002dba:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002dbe:	6413      	str	r3, [r2, #64]	; 0x40
 8002dc0:	4b2e      	ldr	r3, [pc, #184]	; (8002e7c <HAL_I2C_MspInit+0x1b0>)
 8002dc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dc4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002dc8:	617b      	str	r3, [r7, #20]
 8002dca:	697b      	ldr	r3, [r7, #20]
}
 8002dcc:	e050      	b.n	8002e70 <HAL_I2C_MspInit+0x1a4>
  else if(hi2c->Instance==I2C3)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	4a2d      	ldr	r2, [pc, #180]	; (8002e88 <HAL_I2C_MspInit+0x1bc>)
 8002dd4:	4293      	cmp	r3, r2
 8002dd6:	d14b      	bne.n	8002e70 <HAL_I2C_MspInit+0x1a4>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002dd8:	2300      	movs	r3, #0
 8002dda:	613b      	str	r3, [r7, #16]
 8002ddc:	4b27      	ldr	r3, [pc, #156]	; (8002e7c <HAL_I2C_MspInit+0x1b0>)
 8002dde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002de0:	4a26      	ldr	r2, [pc, #152]	; (8002e7c <HAL_I2C_MspInit+0x1b0>)
 8002de2:	f043 0304 	orr.w	r3, r3, #4
 8002de6:	6313      	str	r3, [r2, #48]	; 0x30
 8002de8:	4b24      	ldr	r3, [pc, #144]	; (8002e7c <HAL_I2C_MspInit+0x1b0>)
 8002dea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dec:	f003 0304 	and.w	r3, r3, #4
 8002df0:	613b      	str	r3, [r7, #16]
 8002df2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002df4:	2300      	movs	r3, #0
 8002df6:	60fb      	str	r3, [r7, #12]
 8002df8:	4b20      	ldr	r3, [pc, #128]	; (8002e7c <HAL_I2C_MspInit+0x1b0>)
 8002dfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dfc:	4a1f      	ldr	r2, [pc, #124]	; (8002e7c <HAL_I2C_MspInit+0x1b0>)
 8002dfe:	f043 0301 	orr.w	r3, r3, #1
 8002e02:	6313      	str	r3, [r2, #48]	; 0x30
 8002e04:	4b1d      	ldr	r3, [pc, #116]	; (8002e7c <HAL_I2C_MspInit+0x1b0>)
 8002e06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e08:	f003 0301 	and.w	r3, r3, #1
 8002e0c:	60fb      	str	r3, [r7, #12]
 8002e0e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002e10:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002e14:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002e16:	2312      	movs	r3, #18
 8002e18:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e1e:	2303      	movs	r3, #3
 8002e20:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002e22:	2304      	movs	r3, #4
 8002e24:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e26:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e2a:	4619      	mov	r1, r3
 8002e2c:	4817      	ldr	r0, [pc, #92]	; (8002e8c <HAL_I2C_MspInit+0x1c0>)
 8002e2e:	f001 f9d7 	bl	80041e0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002e32:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002e36:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002e38:	2312      	movs	r3, #18
 8002e3a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e40:	2303      	movs	r3, #3
 8002e42:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002e44:	2304      	movs	r3, #4
 8002e46:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e48:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e4c:	4619      	mov	r1, r3
 8002e4e:	4810      	ldr	r0, [pc, #64]	; (8002e90 <HAL_I2C_MspInit+0x1c4>)
 8002e50:	f001 f9c6 	bl	80041e0 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8002e54:	2300      	movs	r3, #0
 8002e56:	60bb      	str	r3, [r7, #8]
 8002e58:	4b08      	ldr	r3, [pc, #32]	; (8002e7c <HAL_I2C_MspInit+0x1b0>)
 8002e5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e5c:	4a07      	ldr	r2, [pc, #28]	; (8002e7c <HAL_I2C_MspInit+0x1b0>)
 8002e5e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002e62:	6413      	str	r3, [r2, #64]	; 0x40
 8002e64:	4b05      	ldr	r3, [pc, #20]	; (8002e7c <HAL_I2C_MspInit+0x1b0>)
 8002e66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e68:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002e6c:	60bb      	str	r3, [r7, #8]
 8002e6e:	68bb      	ldr	r3, [r7, #8]
}
 8002e70:	bf00      	nop
 8002e72:	3738      	adds	r7, #56	; 0x38
 8002e74:	46bd      	mov	sp, r7
 8002e76:	bd80      	pop	{r7, pc}
 8002e78:	40005400 	.word	0x40005400
 8002e7c:	40023800 	.word	0x40023800
 8002e80:	40020400 	.word	0x40020400
 8002e84:	40005800 	.word	0x40005800
 8002e88:	40005c00 	.word	0x40005c00
 8002e8c:	40020800 	.word	0x40020800
 8002e90:	40020000 	.word	0x40020000

08002e94 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002e94:	b480      	push	{r7}
 8002e96:	b085      	sub	sp, #20
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ea4:	d10e      	bne.n	8002ec4 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	60fb      	str	r3, [r7, #12]
 8002eaa:	4b13      	ldr	r3, [pc, #76]	; (8002ef8 <HAL_TIM_Base_MspInit+0x64>)
 8002eac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eae:	4a12      	ldr	r2, [pc, #72]	; (8002ef8 <HAL_TIM_Base_MspInit+0x64>)
 8002eb0:	f043 0301 	orr.w	r3, r3, #1
 8002eb4:	6413      	str	r3, [r2, #64]	; 0x40
 8002eb6:	4b10      	ldr	r3, [pc, #64]	; (8002ef8 <HAL_TIM_Base_MspInit+0x64>)
 8002eb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eba:	f003 0301 	and.w	r3, r3, #1
 8002ebe:	60fb      	str	r3, [r7, #12]
 8002ec0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002ec2:	e012      	b.n	8002eea <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM4)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	4a0c      	ldr	r2, [pc, #48]	; (8002efc <HAL_TIM_Base_MspInit+0x68>)
 8002eca:	4293      	cmp	r3, r2
 8002ecc:	d10d      	bne.n	8002eea <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002ece:	2300      	movs	r3, #0
 8002ed0:	60bb      	str	r3, [r7, #8]
 8002ed2:	4b09      	ldr	r3, [pc, #36]	; (8002ef8 <HAL_TIM_Base_MspInit+0x64>)
 8002ed4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ed6:	4a08      	ldr	r2, [pc, #32]	; (8002ef8 <HAL_TIM_Base_MspInit+0x64>)
 8002ed8:	f043 0304 	orr.w	r3, r3, #4
 8002edc:	6413      	str	r3, [r2, #64]	; 0x40
 8002ede:	4b06      	ldr	r3, [pc, #24]	; (8002ef8 <HAL_TIM_Base_MspInit+0x64>)
 8002ee0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ee2:	f003 0304 	and.w	r3, r3, #4
 8002ee6:	60bb      	str	r3, [r7, #8]
 8002ee8:	68bb      	ldr	r3, [r7, #8]
}
 8002eea:	bf00      	nop
 8002eec:	3714      	adds	r7, #20
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef4:	4770      	bx	lr
 8002ef6:	bf00      	nop
 8002ef8:	40023800 	.word	0x40023800
 8002efc:	40000800 	.word	0x40000800

08002f00 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002f00:	b480      	push	{r7}
 8002f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002f04:	e7fe      	b.n	8002f04 <NMI_Handler+0x4>

08002f06 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002f06:	b480      	push	{r7}
 8002f08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002f0a:	e7fe      	b.n	8002f0a <HardFault_Handler+0x4>

08002f0c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002f0c:	b480      	push	{r7}
 8002f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002f10:	e7fe      	b.n	8002f10 <MemManage_Handler+0x4>

08002f12 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002f12:	b480      	push	{r7}
 8002f14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002f16:	e7fe      	b.n	8002f16 <BusFault_Handler+0x4>

08002f18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002f18:	b480      	push	{r7}
 8002f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002f1c:	e7fe      	b.n	8002f1c <UsageFault_Handler+0x4>

08002f1e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002f1e:	b480      	push	{r7}
 8002f20:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002f22:	bf00      	nop
 8002f24:	46bd      	mov	sp, r7
 8002f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2a:	4770      	bx	lr

08002f2c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002f2c:	b480      	push	{r7}
 8002f2e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002f30:	bf00      	nop
 8002f32:	46bd      	mov	sp, r7
 8002f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f38:	4770      	bx	lr

08002f3a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002f3a:	b480      	push	{r7}
 8002f3c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002f3e:	bf00      	nop
 8002f40:	46bd      	mov	sp, r7
 8002f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f46:	4770      	bx	lr

08002f48 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002f4c:	f000 f89a 	bl	8003084 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002f50:	bf00      	nop
 8002f52:	bd80      	pop	{r7, pc}

08002f54 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002f58:	4802      	ldr	r0, [pc, #8]	; (8002f64 <DMA2_Stream0_IRQHandler+0x10>)
 8002f5a:	f000 fed7 	bl	8003d0c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002f5e:	bf00      	nop
 8002f60:	bd80      	pop	{r7, pc}
 8002f62:	bf00      	nop
 8002f64:	2000716c 	.word	0x2000716c

08002f68 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002f68:	b480      	push	{r7}
 8002f6a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002f6c:	4b06      	ldr	r3, [pc, #24]	; (8002f88 <SystemInit+0x20>)
 8002f6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f72:	4a05      	ldr	r2, [pc, #20]	; (8002f88 <SystemInit+0x20>)
 8002f74:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002f78:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002f7c:	bf00      	nop
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f84:	4770      	bx	lr
 8002f86:	bf00      	nop
 8002f88:	e000ed00 	.word	0xe000ed00

08002f8c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002f8c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002fc4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002f90:	480d      	ldr	r0, [pc, #52]	; (8002fc8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002f92:	490e      	ldr	r1, [pc, #56]	; (8002fcc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002f94:	4a0e      	ldr	r2, [pc, #56]	; (8002fd0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002f96:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002f98:	e002      	b.n	8002fa0 <LoopCopyDataInit>

08002f9a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002f9a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002f9c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002f9e:	3304      	adds	r3, #4

08002fa0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002fa0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002fa2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002fa4:	d3f9      	bcc.n	8002f9a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002fa6:	4a0b      	ldr	r2, [pc, #44]	; (8002fd4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002fa8:	4c0b      	ldr	r4, [pc, #44]	; (8002fd8 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002faa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002fac:	e001      	b.n	8002fb2 <LoopFillZerobss>

08002fae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002fae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002fb0:	3204      	adds	r2, #4

08002fb2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002fb2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002fb4:	d3fb      	bcc.n	8002fae <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002fb6:	f7ff ffd7 	bl	8002f68 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002fba:	f002 fe57 	bl	8005c6c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002fbe:	f7fe f993 	bl	80012e8 <main>
  bx  lr    
 8002fc2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002fc4:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8002fc8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002fcc:	200070e8 	.word	0x200070e8
  ldr r2, =_sidata
 8002fd0:	08006220 	.word	0x08006220
  ldr r2, =_sbss
 8002fd4:	200070e8 	.word	0x200070e8
  ldr r4, =_ebss
 8002fd8:	200075a0 	.word	0x200075a0

08002fdc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002fdc:	e7fe      	b.n	8002fdc <ADC_IRQHandler>
	...

08002fe0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002fe4:	4b0e      	ldr	r3, [pc, #56]	; (8003020 <HAL_Init+0x40>)
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	4a0d      	ldr	r2, [pc, #52]	; (8003020 <HAL_Init+0x40>)
 8002fea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002fee:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002ff0:	4b0b      	ldr	r3, [pc, #44]	; (8003020 <HAL_Init+0x40>)
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	4a0a      	ldr	r2, [pc, #40]	; (8003020 <HAL_Init+0x40>)
 8002ff6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002ffa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002ffc:	4b08      	ldr	r3, [pc, #32]	; (8003020 <HAL_Init+0x40>)
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	4a07      	ldr	r2, [pc, #28]	; (8003020 <HAL_Init+0x40>)
 8003002:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003006:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003008:	2003      	movs	r0, #3
 800300a:	f000 fd37 	bl	8003a7c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800300e:	200f      	movs	r0, #15
 8003010:	f000 f808 	bl	8003024 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003014:	f7ff fd82 	bl	8002b1c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003018:	2300      	movs	r3, #0
}
 800301a:	4618      	mov	r0, r3
 800301c:	bd80      	pop	{r7, pc}
 800301e:	bf00      	nop
 8003020:	40023c00 	.word	0x40023c00

08003024 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b082      	sub	sp, #8
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800302c:	4b12      	ldr	r3, [pc, #72]	; (8003078 <HAL_InitTick+0x54>)
 800302e:	681a      	ldr	r2, [r3, #0]
 8003030:	4b12      	ldr	r3, [pc, #72]	; (800307c <HAL_InitTick+0x58>)
 8003032:	781b      	ldrb	r3, [r3, #0]
 8003034:	4619      	mov	r1, r3
 8003036:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800303a:	fbb3 f3f1 	udiv	r3, r3, r1
 800303e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003042:	4618      	mov	r0, r3
 8003044:	f000 fd4f 	bl	8003ae6 <HAL_SYSTICK_Config>
 8003048:	4603      	mov	r3, r0
 800304a:	2b00      	cmp	r3, #0
 800304c:	d001      	beq.n	8003052 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800304e:	2301      	movs	r3, #1
 8003050:	e00e      	b.n	8003070 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	2b0f      	cmp	r3, #15
 8003056:	d80a      	bhi.n	800306e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003058:	2200      	movs	r2, #0
 800305a:	6879      	ldr	r1, [r7, #4]
 800305c:	f04f 30ff 	mov.w	r0, #4294967295
 8003060:	f000 fd17 	bl	8003a92 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003064:	4a06      	ldr	r2, [pc, #24]	; (8003080 <HAL_InitTick+0x5c>)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800306a:	2300      	movs	r3, #0
 800306c:	e000      	b.n	8003070 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800306e:	2301      	movs	r3, #1
}
 8003070:	4618      	mov	r0, r3
 8003072:	3708      	adds	r7, #8
 8003074:	46bd      	mov	sp, r7
 8003076:	bd80      	pop	{r7, pc}
 8003078:	2000708c 	.word	0x2000708c
 800307c:	20007094 	.word	0x20007094
 8003080:	20007090 	.word	0x20007090

08003084 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003084:	b480      	push	{r7}
 8003086:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003088:	4b06      	ldr	r3, [pc, #24]	; (80030a4 <HAL_IncTick+0x20>)
 800308a:	781b      	ldrb	r3, [r3, #0]
 800308c:	461a      	mov	r2, r3
 800308e:	4b06      	ldr	r3, [pc, #24]	; (80030a8 <HAL_IncTick+0x24>)
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	4413      	add	r3, r2
 8003094:	4a04      	ldr	r2, [pc, #16]	; (80030a8 <HAL_IncTick+0x24>)
 8003096:	6013      	str	r3, [r2, #0]
}
 8003098:	bf00      	nop
 800309a:	46bd      	mov	sp, r7
 800309c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a0:	4770      	bx	lr
 80030a2:	bf00      	nop
 80030a4:	20007094 	.word	0x20007094
 80030a8:	20007464 	.word	0x20007464

080030ac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80030ac:	b480      	push	{r7}
 80030ae:	af00      	add	r7, sp, #0
  return uwTick;
 80030b0:	4b03      	ldr	r3, [pc, #12]	; (80030c0 <HAL_GetTick+0x14>)
 80030b2:	681b      	ldr	r3, [r3, #0]
}
 80030b4:	4618      	mov	r0, r3
 80030b6:	46bd      	mov	sp, r7
 80030b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030bc:	4770      	bx	lr
 80030be:	bf00      	nop
 80030c0:	20007464 	.word	0x20007464

080030c4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	b084      	sub	sp, #16
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80030cc:	f7ff ffee 	bl	80030ac <HAL_GetTick>
 80030d0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030dc:	d005      	beq.n	80030ea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80030de:	4b0a      	ldr	r3, [pc, #40]	; (8003108 <HAL_Delay+0x44>)
 80030e0:	781b      	ldrb	r3, [r3, #0]
 80030e2:	461a      	mov	r2, r3
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	4413      	add	r3, r2
 80030e8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80030ea:	bf00      	nop
 80030ec:	f7ff ffde 	bl	80030ac <HAL_GetTick>
 80030f0:	4602      	mov	r2, r0
 80030f2:	68bb      	ldr	r3, [r7, #8]
 80030f4:	1ad3      	subs	r3, r2, r3
 80030f6:	68fa      	ldr	r2, [r7, #12]
 80030f8:	429a      	cmp	r2, r3
 80030fa:	d8f7      	bhi.n	80030ec <HAL_Delay+0x28>
  {
  }
}
 80030fc:	bf00      	nop
 80030fe:	bf00      	nop
 8003100:	3710      	adds	r7, #16
 8003102:	46bd      	mov	sp, r7
 8003104:	bd80      	pop	{r7, pc}
 8003106:	bf00      	nop
 8003108:	20007094 	.word	0x20007094

0800310c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	b084      	sub	sp, #16
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003114:	2300      	movs	r3, #0
 8003116:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	2b00      	cmp	r3, #0
 800311c:	d101      	bne.n	8003122 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800311e:	2301      	movs	r3, #1
 8003120:	e033      	b.n	800318a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003126:	2b00      	cmp	r3, #0
 8003128:	d109      	bne.n	800313e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800312a:	6878      	ldr	r0, [r7, #4]
 800312c:	f7ff fd1e 	bl	8002b6c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2200      	movs	r2, #0
 8003134:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2200      	movs	r2, #0
 800313a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003142:	f003 0310 	and.w	r3, r3, #16
 8003146:	2b00      	cmp	r3, #0
 8003148:	d118      	bne.n	800317c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800314e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003152:	f023 0302 	bic.w	r3, r3, #2
 8003156:	f043 0202 	orr.w	r2, r3, #2
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800315e:	6878      	ldr	r0, [r7, #4]
 8003160:	f000 fa3e 	bl	80035e0 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	2200      	movs	r2, #0
 8003168:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800316e:	f023 0303 	bic.w	r3, r3, #3
 8003172:	f043 0201 	orr.w	r2, r3, #1
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	641a      	str	r2, [r3, #64]	; 0x40
 800317a:	e001      	b.n	8003180 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800317c:	2301      	movs	r3, #1
 800317e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2200      	movs	r2, #0
 8003184:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003188:	7bfb      	ldrb	r3, [r7, #15]
}
 800318a:	4618      	mov	r0, r3
 800318c:	3710      	adds	r7, #16
 800318e:	46bd      	mov	sp, r7
 8003190:	bd80      	pop	{r7, pc}
	...

08003194 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003194:	b580      	push	{r7, lr}
 8003196:	b086      	sub	sp, #24
 8003198:	af00      	add	r7, sp, #0
 800319a:	60f8      	str	r0, [r7, #12]
 800319c:	60b9      	str	r1, [r7, #8]
 800319e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80031a0:	2300      	movs	r3, #0
 80031a2:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80031aa:	2b01      	cmp	r3, #1
 80031ac:	d101      	bne.n	80031b2 <HAL_ADC_Start_DMA+0x1e>
 80031ae:	2302      	movs	r3, #2
 80031b0:	e0ce      	b.n	8003350 <HAL_ADC_Start_DMA+0x1bc>
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	2201      	movs	r2, #1
 80031b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	689b      	ldr	r3, [r3, #8]
 80031c0:	f003 0301 	and.w	r3, r3, #1
 80031c4:	2b01      	cmp	r3, #1
 80031c6:	d018      	beq.n	80031fa <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	689a      	ldr	r2, [r3, #8]
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f042 0201 	orr.w	r2, r2, #1
 80031d6:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80031d8:	4b5f      	ldr	r3, [pc, #380]	; (8003358 <HAL_ADC_Start_DMA+0x1c4>)
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	4a5f      	ldr	r2, [pc, #380]	; (800335c <HAL_ADC_Start_DMA+0x1c8>)
 80031de:	fba2 2303 	umull	r2, r3, r2, r3
 80031e2:	0c9a      	lsrs	r2, r3, #18
 80031e4:	4613      	mov	r3, r2
 80031e6:	005b      	lsls	r3, r3, #1
 80031e8:	4413      	add	r3, r2
 80031ea:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80031ec:	e002      	b.n	80031f4 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80031ee:	693b      	ldr	r3, [r7, #16]
 80031f0:	3b01      	subs	r3, #1
 80031f2:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80031f4:	693b      	ldr	r3, [r7, #16]
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d1f9      	bne.n	80031ee <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	689b      	ldr	r3, [r3, #8]
 8003200:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003204:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003208:	d107      	bne.n	800321a <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	689a      	ldr	r2, [r3, #8]
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003218:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	689b      	ldr	r3, [r3, #8]
 8003220:	f003 0301 	and.w	r3, r3, #1
 8003224:	2b01      	cmp	r3, #1
 8003226:	f040 8086 	bne.w	8003336 <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800322e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003232:	f023 0301 	bic.w	r3, r3, #1
 8003236:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	685b      	ldr	r3, [r3, #4]
 8003244:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003248:	2b00      	cmp	r3, #0
 800324a:	d007      	beq.n	800325c <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003250:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003254:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003260:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003264:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003268:	d106      	bne.n	8003278 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800326e:	f023 0206 	bic.w	r2, r3, #6
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	645a      	str	r2, [r3, #68]	; 0x44
 8003276:	e002      	b.n	800327e <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	2200      	movs	r2, #0
 800327c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	2200      	movs	r2, #0
 8003282:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003286:	4b36      	ldr	r3, [pc, #216]	; (8003360 <HAL_ADC_Start_DMA+0x1cc>)
 8003288:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800328e:	4a35      	ldr	r2, [pc, #212]	; (8003364 <HAL_ADC_Start_DMA+0x1d0>)
 8003290:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003296:	4a34      	ldr	r2, [pc, #208]	; (8003368 <HAL_ADC_Start_DMA+0x1d4>)
 8003298:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800329e:	4a33      	ldr	r2, [pc, #204]	; (800336c <HAL_ADC_Start_DMA+0x1d8>)
 80032a0:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80032aa:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	685a      	ldr	r2, [r3, #4]
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80032ba:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	689a      	ldr	r2, [r3, #8]
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80032ca:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	334c      	adds	r3, #76	; 0x4c
 80032d6:	4619      	mov	r1, r3
 80032d8:	68ba      	ldr	r2, [r7, #8]
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	f000 fcbe 	bl	8003c5c <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80032e0:	697b      	ldr	r3, [r7, #20]
 80032e2:	685b      	ldr	r3, [r3, #4]
 80032e4:	f003 031f 	and.w	r3, r3, #31
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d10f      	bne.n	800330c <HAL_ADC_Start_DMA+0x178>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	689b      	ldr	r3, [r3, #8]
 80032f2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d129      	bne.n	800334e <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	689a      	ldr	r2, [r3, #8]
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003308:	609a      	str	r2, [r3, #8]
 800330a:	e020      	b.n	800334e <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	4a17      	ldr	r2, [pc, #92]	; (8003370 <HAL_ADC_Start_DMA+0x1dc>)
 8003312:	4293      	cmp	r3, r2
 8003314:	d11b      	bne.n	800334e <HAL_ADC_Start_DMA+0x1ba>
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	689b      	ldr	r3, [r3, #8]
 800331c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003320:	2b00      	cmp	r3, #0
 8003322:	d114      	bne.n	800334e <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	689a      	ldr	r2, [r3, #8]
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003332:	609a      	str	r2, [r3, #8]
 8003334:	e00b      	b.n	800334e <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800333a:	f043 0210 	orr.w	r2, r3, #16
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003346:	f043 0201 	orr.w	r2, r3, #1
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 800334e:	2300      	movs	r3, #0
}
 8003350:	4618      	mov	r0, r3
 8003352:	3718      	adds	r7, #24
 8003354:	46bd      	mov	sp, r7
 8003356:	bd80      	pop	{r7, pc}
 8003358:	2000708c 	.word	0x2000708c
 800335c:	431bde83 	.word	0x431bde83
 8003360:	40012300 	.word	0x40012300
 8003364:	080037d9 	.word	0x080037d9
 8003368:	08003893 	.word	0x08003893
 800336c:	080038af 	.word	0x080038af
 8003370:	40012000 	.word	0x40012000

08003374 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003374:	b480      	push	{r7}
 8003376:	b083      	sub	sp, #12
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800337c:	bf00      	nop
 800337e:	370c      	adds	r7, #12
 8003380:	46bd      	mov	sp, r7
 8003382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003386:	4770      	bx	lr

08003388 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003388:	b480      	push	{r7}
 800338a:	b083      	sub	sp, #12
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003390:	bf00      	nop
 8003392:	370c      	adds	r7, #12
 8003394:	46bd      	mov	sp, r7
 8003396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339a:	4770      	bx	lr

0800339c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800339c:	b480      	push	{r7}
 800339e:	b085      	sub	sp, #20
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
 80033a4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80033a6:	2300      	movs	r3, #0
 80033a8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80033b0:	2b01      	cmp	r3, #1
 80033b2:	d101      	bne.n	80033b8 <HAL_ADC_ConfigChannel+0x1c>
 80033b4:	2302      	movs	r3, #2
 80033b6:	e105      	b.n	80035c4 <HAL_ADC_ConfigChannel+0x228>
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2201      	movs	r2, #1
 80033bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80033c0:	683b      	ldr	r3, [r7, #0]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	2b09      	cmp	r3, #9
 80033c6:	d925      	bls.n	8003414 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	68d9      	ldr	r1, [r3, #12]
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	b29b      	uxth	r3, r3
 80033d4:	461a      	mov	r2, r3
 80033d6:	4613      	mov	r3, r2
 80033d8:	005b      	lsls	r3, r3, #1
 80033da:	4413      	add	r3, r2
 80033dc:	3b1e      	subs	r3, #30
 80033de:	2207      	movs	r2, #7
 80033e0:	fa02 f303 	lsl.w	r3, r2, r3
 80033e4:	43da      	mvns	r2, r3
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	400a      	ands	r2, r1
 80033ec:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	68d9      	ldr	r1, [r3, #12]
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	689a      	ldr	r2, [r3, #8]
 80033f8:	683b      	ldr	r3, [r7, #0]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	b29b      	uxth	r3, r3
 80033fe:	4618      	mov	r0, r3
 8003400:	4603      	mov	r3, r0
 8003402:	005b      	lsls	r3, r3, #1
 8003404:	4403      	add	r3, r0
 8003406:	3b1e      	subs	r3, #30
 8003408:	409a      	lsls	r2, r3
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	430a      	orrs	r2, r1
 8003410:	60da      	str	r2, [r3, #12]
 8003412:	e022      	b.n	800345a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	6919      	ldr	r1, [r3, #16]
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	b29b      	uxth	r3, r3
 8003420:	461a      	mov	r2, r3
 8003422:	4613      	mov	r3, r2
 8003424:	005b      	lsls	r3, r3, #1
 8003426:	4413      	add	r3, r2
 8003428:	2207      	movs	r2, #7
 800342a:	fa02 f303 	lsl.w	r3, r2, r3
 800342e:	43da      	mvns	r2, r3
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	400a      	ands	r2, r1
 8003436:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	6919      	ldr	r1, [r3, #16]
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	689a      	ldr	r2, [r3, #8]
 8003442:	683b      	ldr	r3, [r7, #0]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	b29b      	uxth	r3, r3
 8003448:	4618      	mov	r0, r3
 800344a:	4603      	mov	r3, r0
 800344c:	005b      	lsls	r3, r3, #1
 800344e:	4403      	add	r3, r0
 8003450:	409a      	lsls	r2, r3
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	430a      	orrs	r2, r1
 8003458:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800345a:	683b      	ldr	r3, [r7, #0]
 800345c:	685b      	ldr	r3, [r3, #4]
 800345e:	2b06      	cmp	r3, #6
 8003460:	d824      	bhi.n	80034ac <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	685a      	ldr	r2, [r3, #4]
 800346c:	4613      	mov	r3, r2
 800346e:	009b      	lsls	r3, r3, #2
 8003470:	4413      	add	r3, r2
 8003472:	3b05      	subs	r3, #5
 8003474:	221f      	movs	r2, #31
 8003476:	fa02 f303 	lsl.w	r3, r2, r3
 800347a:	43da      	mvns	r2, r3
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	400a      	ands	r2, r1
 8003482:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800348a:	683b      	ldr	r3, [r7, #0]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	b29b      	uxth	r3, r3
 8003490:	4618      	mov	r0, r3
 8003492:	683b      	ldr	r3, [r7, #0]
 8003494:	685a      	ldr	r2, [r3, #4]
 8003496:	4613      	mov	r3, r2
 8003498:	009b      	lsls	r3, r3, #2
 800349a:	4413      	add	r3, r2
 800349c:	3b05      	subs	r3, #5
 800349e:	fa00 f203 	lsl.w	r2, r0, r3
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	430a      	orrs	r2, r1
 80034a8:	635a      	str	r2, [r3, #52]	; 0x34
 80034aa:	e04c      	b.n	8003546 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80034ac:	683b      	ldr	r3, [r7, #0]
 80034ae:	685b      	ldr	r3, [r3, #4]
 80034b0:	2b0c      	cmp	r3, #12
 80034b2:	d824      	bhi.n	80034fe <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	685a      	ldr	r2, [r3, #4]
 80034be:	4613      	mov	r3, r2
 80034c0:	009b      	lsls	r3, r3, #2
 80034c2:	4413      	add	r3, r2
 80034c4:	3b23      	subs	r3, #35	; 0x23
 80034c6:	221f      	movs	r2, #31
 80034c8:	fa02 f303 	lsl.w	r3, r2, r3
 80034cc:	43da      	mvns	r2, r3
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	400a      	ands	r2, r1
 80034d4:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80034dc:	683b      	ldr	r3, [r7, #0]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	b29b      	uxth	r3, r3
 80034e2:	4618      	mov	r0, r3
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	685a      	ldr	r2, [r3, #4]
 80034e8:	4613      	mov	r3, r2
 80034ea:	009b      	lsls	r3, r3, #2
 80034ec:	4413      	add	r3, r2
 80034ee:	3b23      	subs	r3, #35	; 0x23
 80034f0:	fa00 f203 	lsl.w	r2, r0, r3
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	430a      	orrs	r2, r1
 80034fa:	631a      	str	r2, [r3, #48]	; 0x30
 80034fc:	e023      	b.n	8003546 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	685a      	ldr	r2, [r3, #4]
 8003508:	4613      	mov	r3, r2
 800350a:	009b      	lsls	r3, r3, #2
 800350c:	4413      	add	r3, r2
 800350e:	3b41      	subs	r3, #65	; 0x41
 8003510:	221f      	movs	r2, #31
 8003512:	fa02 f303 	lsl.w	r3, r2, r3
 8003516:	43da      	mvns	r2, r3
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	400a      	ands	r2, r1
 800351e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003526:	683b      	ldr	r3, [r7, #0]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	b29b      	uxth	r3, r3
 800352c:	4618      	mov	r0, r3
 800352e:	683b      	ldr	r3, [r7, #0]
 8003530:	685a      	ldr	r2, [r3, #4]
 8003532:	4613      	mov	r3, r2
 8003534:	009b      	lsls	r3, r3, #2
 8003536:	4413      	add	r3, r2
 8003538:	3b41      	subs	r3, #65	; 0x41
 800353a:	fa00 f203 	lsl.w	r2, r0, r3
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	430a      	orrs	r2, r1
 8003544:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003546:	4b22      	ldr	r3, [pc, #136]	; (80035d0 <HAL_ADC_ConfigChannel+0x234>)
 8003548:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	4a21      	ldr	r2, [pc, #132]	; (80035d4 <HAL_ADC_ConfigChannel+0x238>)
 8003550:	4293      	cmp	r3, r2
 8003552:	d109      	bne.n	8003568 <HAL_ADC_ConfigChannel+0x1cc>
 8003554:	683b      	ldr	r3, [r7, #0]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	2b12      	cmp	r3, #18
 800355a:	d105      	bne.n	8003568 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	685b      	ldr	r3, [r3, #4]
 8003560:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	4a19      	ldr	r2, [pc, #100]	; (80035d4 <HAL_ADC_ConfigChannel+0x238>)
 800356e:	4293      	cmp	r3, r2
 8003570:	d123      	bne.n	80035ba <HAL_ADC_ConfigChannel+0x21e>
 8003572:	683b      	ldr	r3, [r7, #0]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	2b10      	cmp	r3, #16
 8003578:	d003      	beq.n	8003582 <HAL_ADC_ConfigChannel+0x1e6>
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	2b11      	cmp	r3, #17
 8003580:	d11b      	bne.n	80035ba <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	685b      	ldr	r3, [r3, #4]
 8003586:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800358e:	683b      	ldr	r3, [r7, #0]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	2b10      	cmp	r3, #16
 8003594:	d111      	bne.n	80035ba <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003596:	4b10      	ldr	r3, [pc, #64]	; (80035d8 <HAL_ADC_ConfigChannel+0x23c>)
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	4a10      	ldr	r2, [pc, #64]	; (80035dc <HAL_ADC_ConfigChannel+0x240>)
 800359c:	fba2 2303 	umull	r2, r3, r2, r3
 80035a0:	0c9a      	lsrs	r2, r3, #18
 80035a2:	4613      	mov	r3, r2
 80035a4:	009b      	lsls	r3, r3, #2
 80035a6:	4413      	add	r3, r2
 80035a8:	005b      	lsls	r3, r3, #1
 80035aa:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80035ac:	e002      	b.n	80035b4 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80035ae:	68bb      	ldr	r3, [r7, #8]
 80035b0:	3b01      	subs	r3, #1
 80035b2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80035b4:	68bb      	ldr	r3, [r7, #8]
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d1f9      	bne.n	80035ae <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	2200      	movs	r2, #0
 80035be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80035c2:	2300      	movs	r3, #0
}
 80035c4:	4618      	mov	r0, r3
 80035c6:	3714      	adds	r7, #20
 80035c8:	46bd      	mov	sp, r7
 80035ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ce:	4770      	bx	lr
 80035d0:	40012300 	.word	0x40012300
 80035d4:	40012000 	.word	0x40012000
 80035d8:	2000708c 	.word	0x2000708c
 80035dc:	431bde83 	.word	0x431bde83

080035e0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80035e0:	b480      	push	{r7}
 80035e2:	b085      	sub	sp, #20
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80035e8:	4b79      	ldr	r3, [pc, #484]	; (80037d0 <ADC_Init+0x1f0>)
 80035ea:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	685b      	ldr	r3, [r3, #4]
 80035f0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	685a      	ldr	r2, [r3, #4]
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	685b      	ldr	r3, [r3, #4]
 8003600:	431a      	orrs	r2, r3
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	685a      	ldr	r2, [r3, #4]
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003614:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	6859      	ldr	r1, [r3, #4]
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	691b      	ldr	r3, [r3, #16]
 8003620:	021a      	lsls	r2, r3, #8
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	430a      	orrs	r2, r1
 8003628:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	685a      	ldr	r2, [r3, #4]
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003638:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	6859      	ldr	r1, [r3, #4]
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	689a      	ldr	r2, [r3, #8]
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	430a      	orrs	r2, r1
 800364a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	689a      	ldr	r2, [r3, #8]
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800365a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	6899      	ldr	r1, [r3, #8]
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	68da      	ldr	r2, [r3, #12]
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	430a      	orrs	r2, r1
 800366c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003672:	4a58      	ldr	r2, [pc, #352]	; (80037d4 <ADC_Init+0x1f4>)
 8003674:	4293      	cmp	r3, r2
 8003676:	d022      	beq.n	80036be <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	689a      	ldr	r2, [r3, #8]
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003686:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	6899      	ldr	r1, [r3, #8]
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	430a      	orrs	r2, r1
 8003698:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	689a      	ldr	r2, [r3, #8]
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80036a8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	6899      	ldr	r1, [r3, #8]
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	430a      	orrs	r2, r1
 80036ba:	609a      	str	r2, [r3, #8]
 80036bc:	e00f      	b.n	80036de <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	689a      	ldr	r2, [r3, #8]
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80036cc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	689a      	ldr	r2, [r3, #8]
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80036dc:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	689a      	ldr	r2, [r3, #8]
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	f022 0202 	bic.w	r2, r2, #2
 80036ec:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	6899      	ldr	r1, [r3, #8]
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	7e1b      	ldrb	r3, [r3, #24]
 80036f8:	005a      	lsls	r2, r3, #1
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	430a      	orrs	r2, r1
 8003700:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003708:	2b00      	cmp	r3, #0
 800370a:	d01b      	beq.n	8003744 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	685a      	ldr	r2, [r3, #4]
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800371a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	685a      	ldr	r2, [r3, #4]
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800372a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	6859      	ldr	r1, [r3, #4]
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003736:	3b01      	subs	r3, #1
 8003738:	035a      	lsls	r2, r3, #13
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	430a      	orrs	r2, r1
 8003740:	605a      	str	r2, [r3, #4]
 8003742:	e007      	b.n	8003754 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	685a      	ldr	r2, [r3, #4]
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003752:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003762:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	69db      	ldr	r3, [r3, #28]
 800376e:	3b01      	subs	r3, #1
 8003770:	051a      	lsls	r2, r3, #20
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	430a      	orrs	r2, r1
 8003778:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	689a      	ldr	r2, [r3, #8]
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003788:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	6899      	ldr	r1, [r3, #8]
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003796:	025a      	lsls	r2, r3, #9
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	430a      	orrs	r2, r1
 800379e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	689a      	ldr	r2, [r3, #8]
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80037ae:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	6899      	ldr	r1, [r3, #8]
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	695b      	ldr	r3, [r3, #20]
 80037ba:	029a      	lsls	r2, r3, #10
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	430a      	orrs	r2, r1
 80037c2:	609a      	str	r2, [r3, #8]
}
 80037c4:	bf00      	nop
 80037c6:	3714      	adds	r7, #20
 80037c8:	46bd      	mov	sp, r7
 80037ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ce:	4770      	bx	lr
 80037d0:	40012300 	.word	0x40012300
 80037d4:	0f000001 	.word	0x0f000001

080037d8 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	b084      	sub	sp, #16
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037e4:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037ea:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d13c      	bne.n	800386c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037f6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	689b      	ldr	r3, [r3, #8]
 8003804:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003808:	2b00      	cmp	r3, #0
 800380a:	d12b      	bne.n	8003864 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003810:	2b00      	cmp	r3, #0
 8003812:	d127      	bne.n	8003864 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800381a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800381e:	2b00      	cmp	r3, #0
 8003820:	d006      	beq.n	8003830 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	689b      	ldr	r3, [r3, #8]
 8003828:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800382c:	2b00      	cmp	r3, #0
 800382e:	d119      	bne.n	8003864 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	685a      	ldr	r2, [r3, #4]
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f022 0220 	bic.w	r2, r2, #32
 800383e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003844:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003850:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003854:	2b00      	cmp	r3, #0
 8003856:	d105      	bne.n	8003864 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800385c:	f043 0201 	orr.w	r2, r3, #1
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003864:	68f8      	ldr	r0, [r7, #12]
 8003866:	f7fe ffa9 	bl	80027bc <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800386a:	e00e      	b.n	800388a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003870:	f003 0310 	and.w	r3, r3, #16
 8003874:	2b00      	cmp	r3, #0
 8003876:	d003      	beq.n	8003880 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003878:	68f8      	ldr	r0, [r7, #12]
 800387a:	f7ff fd85 	bl	8003388 <HAL_ADC_ErrorCallback>
}
 800387e:	e004      	b.n	800388a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003884:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003886:	6878      	ldr	r0, [r7, #4]
 8003888:	4798      	blx	r3
}
 800388a:	bf00      	nop
 800388c:	3710      	adds	r7, #16
 800388e:	46bd      	mov	sp, r7
 8003890:	bd80      	pop	{r7, pc}

08003892 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003892:	b580      	push	{r7, lr}
 8003894:	b084      	sub	sp, #16
 8003896:	af00      	add	r7, sp, #0
 8003898:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800389e:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80038a0:	68f8      	ldr	r0, [r7, #12]
 80038a2:	f7ff fd67 	bl	8003374 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80038a6:	bf00      	nop
 80038a8:	3710      	adds	r7, #16
 80038aa:	46bd      	mov	sp, r7
 80038ac:	bd80      	pop	{r7, pc}

080038ae <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80038ae:	b580      	push	{r7, lr}
 80038b0:	b084      	sub	sp, #16
 80038b2:	af00      	add	r7, sp, #0
 80038b4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038ba:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	2240      	movs	r2, #64	; 0x40
 80038c0:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038c6:	f043 0204 	orr.w	r2, r3, #4
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80038ce:	68f8      	ldr	r0, [r7, #12]
 80038d0:	f7ff fd5a 	bl	8003388 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80038d4:	bf00      	nop
 80038d6:	3710      	adds	r7, #16
 80038d8:	46bd      	mov	sp, r7
 80038da:	bd80      	pop	{r7, pc}

080038dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038dc:	b480      	push	{r7}
 80038de:	b085      	sub	sp, #20
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	f003 0307 	and.w	r3, r3, #7
 80038ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80038ec:	4b0c      	ldr	r3, [pc, #48]	; (8003920 <__NVIC_SetPriorityGrouping+0x44>)
 80038ee:	68db      	ldr	r3, [r3, #12]
 80038f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80038f2:	68ba      	ldr	r2, [r7, #8]
 80038f4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80038f8:	4013      	ands	r3, r2
 80038fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003900:	68bb      	ldr	r3, [r7, #8]
 8003902:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003904:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003908:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800390c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800390e:	4a04      	ldr	r2, [pc, #16]	; (8003920 <__NVIC_SetPriorityGrouping+0x44>)
 8003910:	68bb      	ldr	r3, [r7, #8]
 8003912:	60d3      	str	r3, [r2, #12]
}
 8003914:	bf00      	nop
 8003916:	3714      	adds	r7, #20
 8003918:	46bd      	mov	sp, r7
 800391a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391e:	4770      	bx	lr
 8003920:	e000ed00 	.word	0xe000ed00

08003924 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003924:	b480      	push	{r7}
 8003926:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003928:	4b04      	ldr	r3, [pc, #16]	; (800393c <__NVIC_GetPriorityGrouping+0x18>)
 800392a:	68db      	ldr	r3, [r3, #12]
 800392c:	0a1b      	lsrs	r3, r3, #8
 800392e:	f003 0307 	and.w	r3, r3, #7
}
 8003932:	4618      	mov	r0, r3
 8003934:	46bd      	mov	sp, r7
 8003936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393a:	4770      	bx	lr
 800393c:	e000ed00 	.word	0xe000ed00

08003940 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003940:	b480      	push	{r7}
 8003942:	b083      	sub	sp, #12
 8003944:	af00      	add	r7, sp, #0
 8003946:	4603      	mov	r3, r0
 8003948:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800394a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800394e:	2b00      	cmp	r3, #0
 8003950:	db0b      	blt.n	800396a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003952:	79fb      	ldrb	r3, [r7, #7]
 8003954:	f003 021f 	and.w	r2, r3, #31
 8003958:	4907      	ldr	r1, [pc, #28]	; (8003978 <__NVIC_EnableIRQ+0x38>)
 800395a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800395e:	095b      	lsrs	r3, r3, #5
 8003960:	2001      	movs	r0, #1
 8003962:	fa00 f202 	lsl.w	r2, r0, r2
 8003966:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800396a:	bf00      	nop
 800396c:	370c      	adds	r7, #12
 800396e:	46bd      	mov	sp, r7
 8003970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003974:	4770      	bx	lr
 8003976:	bf00      	nop
 8003978:	e000e100 	.word	0xe000e100

0800397c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800397c:	b480      	push	{r7}
 800397e:	b083      	sub	sp, #12
 8003980:	af00      	add	r7, sp, #0
 8003982:	4603      	mov	r3, r0
 8003984:	6039      	str	r1, [r7, #0]
 8003986:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003988:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800398c:	2b00      	cmp	r3, #0
 800398e:	db0a      	blt.n	80039a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003990:	683b      	ldr	r3, [r7, #0]
 8003992:	b2da      	uxtb	r2, r3
 8003994:	490c      	ldr	r1, [pc, #48]	; (80039c8 <__NVIC_SetPriority+0x4c>)
 8003996:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800399a:	0112      	lsls	r2, r2, #4
 800399c:	b2d2      	uxtb	r2, r2
 800399e:	440b      	add	r3, r1
 80039a0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80039a4:	e00a      	b.n	80039bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80039a6:	683b      	ldr	r3, [r7, #0]
 80039a8:	b2da      	uxtb	r2, r3
 80039aa:	4908      	ldr	r1, [pc, #32]	; (80039cc <__NVIC_SetPriority+0x50>)
 80039ac:	79fb      	ldrb	r3, [r7, #7]
 80039ae:	f003 030f 	and.w	r3, r3, #15
 80039b2:	3b04      	subs	r3, #4
 80039b4:	0112      	lsls	r2, r2, #4
 80039b6:	b2d2      	uxtb	r2, r2
 80039b8:	440b      	add	r3, r1
 80039ba:	761a      	strb	r2, [r3, #24]
}
 80039bc:	bf00      	nop
 80039be:	370c      	adds	r7, #12
 80039c0:	46bd      	mov	sp, r7
 80039c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c6:	4770      	bx	lr
 80039c8:	e000e100 	.word	0xe000e100
 80039cc:	e000ed00 	.word	0xe000ed00

080039d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80039d0:	b480      	push	{r7}
 80039d2:	b089      	sub	sp, #36	; 0x24
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	60f8      	str	r0, [r7, #12]
 80039d8:	60b9      	str	r1, [r7, #8]
 80039da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	f003 0307 	and.w	r3, r3, #7
 80039e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80039e4:	69fb      	ldr	r3, [r7, #28]
 80039e6:	f1c3 0307 	rsb	r3, r3, #7
 80039ea:	2b04      	cmp	r3, #4
 80039ec:	bf28      	it	cs
 80039ee:	2304      	movcs	r3, #4
 80039f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80039f2:	69fb      	ldr	r3, [r7, #28]
 80039f4:	3304      	adds	r3, #4
 80039f6:	2b06      	cmp	r3, #6
 80039f8:	d902      	bls.n	8003a00 <NVIC_EncodePriority+0x30>
 80039fa:	69fb      	ldr	r3, [r7, #28]
 80039fc:	3b03      	subs	r3, #3
 80039fe:	e000      	b.n	8003a02 <NVIC_EncodePriority+0x32>
 8003a00:	2300      	movs	r3, #0
 8003a02:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a04:	f04f 32ff 	mov.w	r2, #4294967295
 8003a08:	69bb      	ldr	r3, [r7, #24]
 8003a0a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a0e:	43da      	mvns	r2, r3
 8003a10:	68bb      	ldr	r3, [r7, #8]
 8003a12:	401a      	ands	r2, r3
 8003a14:	697b      	ldr	r3, [r7, #20]
 8003a16:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003a18:	f04f 31ff 	mov.w	r1, #4294967295
 8003a1c:	697b      	ldr	r3, [r7, #20]
 8003a1e:	fa01 f303 	lsl.w	r3, r1, r3
 8003a22:	43d9      	mvns	r1, r3
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a28:	4313      	orrs	r3, r2
         );
}
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	3724      	adds	r7, #36	; 0x24
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a34:	4770      	bx	lr
	...

08003a38 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b082      	sub	sp, #8
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	3b01      	subs	r3, #1
 8003a44:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003a48:	d301      	bcc.n	8003a4e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003a4a:	2301      	movs	r3, #1
 8003a4c:	e00f      	b.n	8003a6e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003a4e:	4a0a      	ldr	r2, [pc, #40]	; (8003a78 <SysTick_Config+0x40>)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	3b01      	subs	r3, #1
 8003a54:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003a56:	210f      	movs	r1, #15
 8003a58:	f04f 30ff 	mov.w	r0, #4294967295
 8003a5c:	f7ff ff8e 	bl	800397c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003a60:	4b05      	ldr	r3, [pc, #20]	; (8003a78 <SysTick_Config+0x40>)
 8003a62:	2200      	movs	r2, #0
 8003a64:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003a66:	4b04      	ldr	r3, [pc, #16]	; (8003a78 <SysTick_Config+0x40>)
 8003a68:	2207      	movs	r2, #7
 8003a6a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003a6c:	2300      	movs	r3, #0
}
 8003a6e:	4618      	mov	r0, r3
 8003a70:	3708      	adds	r7, #8
 8003a72:	46bd      	mov	sp, r7
 8003a74:	bd80      	pop	{r7, pc}
 8003a76:	bf00      	nop
 8003a78:	e000e010 	.word	0xe000e010

08003a7c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b082      	sub	sp, #8
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003a84:	6878      	ldr	r0, [r7, #4]
 8003a86:	f7ff ff29 	bl	80038dc <__NVIC_SetPriorityGrouping>
}
 8003a8a:	bf00      	nop
 8003a8c:	3708      	adds	r7, #8
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	bd80      	pop	{r7, pc}

08003a92 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003a92:	b580      	push	{r7, lr}
 8003a94:	b086      	sub	sp, #24
 8003a96:	af00      	add	r7, sp, #0
 8003a98:	4603      	mov	r3, r0
 8003a9a:	60b9      	str	r1, [r7, #8]
 8003a9c:	607a      	str	r2, [r7, #4]
 8003a9e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003aa4:	f7ff ff3e 	bl	8003924 <__NVIC_GetPriorityGrouping>
 8003aa8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003aaa:	687a      	ldr	r2, [r7, #4]
 8003aac:	68b9      	ldr	r1, [r7, #8]
 8003aae:	6978      	ldr	r0, [r7, #20]
 8003ab0:	f7ff ff8e 	bl	80039d0 <NVIC_EncodePriority>
 8003ab4:	4602      	mov	r2, r0
 8003ab6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003aba:	4611      	mov	r1, r2
 8003abc:	4618      	mov	r0, r3
 8003abe:	f7ff ff5d 	bl	800397c <__NVIC_SetPriority>
}
 8003ac2:	bf00      	nop
 8003ac4:	3718      	adds	r7, #24
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	bd80      	pop	{r7, pc}

08003aca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003aca:	b580      	push	{r7, lr}
 8003acc:	b082      	sub	sp, #8
 8003ace:	af00      	add	r7, sp, #0
 8003ad0:	4603      	mov	r3, r0
 8003ad2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003ad4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ad8:	4618      	mov	r0, r3
 8003ada:	f7ff ff31 	bl	8003940 <__NVIC_EnableIRQ>
}
 8003ade:	bf00      	nop
 8003ae0:	3708      	adds	r7, #8
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	bd80      	pop	{r7, pc}

08003ae6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003ae6:	b580      	push	{r7, lr}
 8003ae8:	b082      	sub	sp, #8
 8003aea:	af00      	add	r7, sp, #0
 8003aec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003aee:	6878      	ldr	r0, [r7, #4]
 8003af0:	f7ff ffa2 	bl	8003a38 <SysTick_Config>
 8003af4:	4603      	mov	r3, r0
}
 8003af6:	4618      	mov	r0, r3
 8003af8:	3708      	adds	r7, #8
 8003afa:	46bd      	mov	sp, r7
 8003afc:	bd80      	pop	{r7, pc}
	...

08003b00 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b086      	sub	sp, #24
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003b08:	2300      	movs	r3, #0
 8003b0a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003b0c:	f7ff face 	bl	80030ac <HAL_GetTick>
 8003b10:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d101      	bne.n	8003b1c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003b18:	2301      	movs	r3, #1
 8003b1a:	e099      	b.n	8003c50 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	2202      	movs	r2, #2
 8003b20:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2200      	movs	r2, #0
 8003b28:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	681a      	ldr	r2, [r3, #0]
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f022 0201 	bic.w	r2, r2, #1
 8003b3a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b3c:	e00f      	b.n	8003b5e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003b3e:	f7ff fab5 	bl	80030ac <HAL_GetTick>
 8003b42:	4602      	mov	r2, r0
 8003b44:	693b      	ldr	r3, [r7, #16]
 8003b46:	1ad3      	subs	r3, r2, r3
 8003b48:	2b05      	cmp	r3, #5
 8003b4a:	d908      	bls.n	8003b5e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2220      	movs	r2, #32
 8003b50:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	2203      	movs	r2, #3
 8003b56:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003b5a:	2303      	movs	r3, #3
 8003b5c:	e078      	b.n	8003c50 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f003 0301 	and.w	r3, r3, #1
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d1e8      	bne.n	8003b3e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003b74:	697a      	ldr	r2, [r7, #20]
 8003b76:	4b38      	ldr	r3, [pc, #224]	; (8003c58 <HAL_DMA_Init+0x158>)
 8003b78:	4013      	ands	r3, r2
 8003b7a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	685a      	ldr	r2, [r3, #4]
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	689b      	ldr	r3, [r3, #8]
 8003b84:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003b8a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	691b      	ldr	r3, [r3, #16]
 8003b90:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b96:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	699b      	ldr	r3, [r3, #24]
 8003b9c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ba2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	6a1b      	ldr	r3, [r3, #32]
 8003ba8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003baa:	697a      	ldr	r2, [r7, #20]
 8003bac:	4313      	orrs	r3, r2
 8003bae:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bb4:	2b04      	cmp	r3, #4
 8003bb6:	d107      	bne.n	8003bc8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bc0:	4313      	orrs	r3, r2
 8003bc2:	697a      	ldr	r2, [r7, #20]
 8003bc4:	4313      	orrs	r3, r2
 8003bc6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	697a      	ldr	r2, [r7, #20]
 8003bce:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	695b      	ldr	r3, [r3, #20]
 8003bd6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003bd8:	697b      	ldr	r3, [r7, #20]
 8003bda:	f023 0307 	bic.w	r3, r3, #7
 8003bde:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003be4:	697a      	ldr	r2, [r7, #20]
 8003be6:	4313      	orrs	r3, r2
 8003be8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bee:	2b04      	cmp	r3, #4
 8003bf0:	d117      	bne.n	8003c22 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bf6:	697a      	ldr	r2, [r7, #20]
 8003bf8:	4313      	orrs	r3, r2
 8003bfa:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d00e      	beq.n	8003c22 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003c04:	6878      	ldr	r0, [r7, #4]
 8003c06:	f000 fa6f 	bl	80040e8 <DMA_CheckFifoParam>
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d008      	beq.n	8003c22 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2240      	movs	r2, #64	; 0x40
 8003c14:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	2201      	movs	r2, #1
 8003c1a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003c1e:	2301      	movs	r3, #1
 8003c20:	e016      	b.n	8003c50 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	697a      	ldr	r2, [r7, #20]
 8003c28:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003c2a:	6878      	ldr	r0, [r7, #4]
 8003c2c:	f000 fa26 	bl	800407c <DMA_CalcBaseAndBitshift>
 8003c30:	4603      	mov	r3, r0
 8003c32:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c38:	223f      	movs	r2, #63	; 0x3f
 8003c3a:	409a      	lsls	r2, r3
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2200      	movs	r2, #0
 8003c44:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	2201      	movs	r2, #1
 8003c4a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003c4e:	2300      	movs	r3, #0
}
 8003c50:	4618      	mov	r0, r3
 8003c52:	3718      	adds	r7, #24
 8003c54:	46bd      	mov	sp, r7
 8003c56:	bd80      	pop	{r7, pc}
 8003c58:	f010803f 	.word	0xf010803f

08003c5c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	b086      	sub	sp, #24
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	60f8      	str	r0, [r7, #12]
 8003c64:	60b9      	str	r1, [r7, #8]
 8003c66:	607a      	str	r2, [r7, #4]
 8003c68:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c72:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003c7a:	2b01      	cmp	r3, #1
 8003c7c:	d101      	bne.n	8003c82 <HAL_DMA_Start_IT+0x26>
 8003c7e:	2302      	movs	r3, #2
 8003c80:	e040      	b.n	8003d04 <HAL_DMA_Start_IT+0xa8>
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	2201      	movs	r2, #1
 8003c86:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003c90:	b2db      	uxtb	r3, r3
 8003c92:	2b01      	cmp	r3, #1
 8003c94:	d12f      	bne.n	8003cf6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	2202      	movs	r2, #2
 8003c9a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	687a      	ldr	r2, [r7, #4]
 8003ca8:	68b9      	ldr	r1, [r7, #8]
 8003caa:	68f8      	ldr	r0, [r7, #12]
 8003cac:	f000 f9b8 	bl	8004020 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cb4:	223f      	movs	r2, #63	; 0x3f
 8003cb6:	409a      	lsls	r2, r3
 8003cb8:	693b      	ldr	r3, [r7, #16]
 8003cba:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	681a      	ldr	r2, [r3, #0]
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f042 0216 	orr.w	r2, r2, #22
 8003cca:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d007      	beq.n	8003ce4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	681a      	ldr	r2, [r3, #0]
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f042 0208 	orr.w	r2, r2, #8
 8003ce2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	681a      	ldr	r2, [r3, #0]
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f042 0201 	orr.w	r2, r2, #1
 8003cf2:	601a      	str	r2, [r3, #0]
 8003cf4:	e005      	b.n	8003d02 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003cfe:	2302      	movs	r3, #2
 8003d00:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003d02:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d04:	4618      	mov	r0, r3
 8003d06:	3718      	adds	r7, #24
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	bd80      	pop	{r7, pc}

08003d0c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b086      	sub	sp, #24
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003d14:	2300      	movs	r3, #0
 8003d16:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003d18:	4b8e      	ldr	r3, [pc, #568]	; (8003f54 <HAL_DMA_IRQHandler+0x248>)
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	4a8e      	ldr	r2, [pc, #568]	; (8003f58 <HAL_DMA_IRQHandler+0x24c>)
 8003d1e:	fba2 2303 	umull	r2, r3, r2, r3
 8003d22:	0a9b      	lsrs	r3, r3, #10
 8003d24:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d2a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003d2c:	693b      	ldr	r3, [r7, #16]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d36:	2208      	movs	r2, #8
 8003d38:	409a      	lsls	r2, r3
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	4013      	ands	r3, r2
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d01a      	beq.n	8003d78 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f003 0304 	and.w	r3, r3, #4
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d013      	beq.n	8003d78 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	681a      	ldr	r2, [r3, #0]
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f022 0204 	bic.w	r2, r2, #4
 8003d5e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d64:	2208      	movs	r2, #8
 8003d66:	409a      	lsls	r2, r3
 8003d68:	693b      	ldr	r3, [r7, #16]
 8003d6a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d70:	f043 0201 	orr.w	r2, r3, #1
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d7c:	2201      	movs	r2, #1
 8003d7e:	409a      	lsls	r2, r3
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	4013      	ands	r3, r2
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d012      	beq.n	8003dae <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	695b      	ldr	r3, [r3, #20]
 8003d8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d00b      	beq.n	8003dae <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d9a:	2201      	movs	r2, #1
 8003d9c:	409a      	lsls	r2, r3
 8003d9e:	693b      	ldr	r3, [r7, #16]
 8003da0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003da6:	f043 0202 	orr.w	r2, r3, #2
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003db2:	2204      	movs	r2, #4
 8003db4:	409a      	lsls	r2, r3
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	4013      	ands	r3, r2
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d012      	beq.n	8003de4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f003 0302 	and.w	r3, r3, #2
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d00b      	beq.n	8003de4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003dd0:	2204      	movs	r2, #4
 8003dd2:	409a      	lsls	r2, r3
 8003dd4:	693b      	ldr	r3, [r7, #16]
 8003dd6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ddc:	f043 0204 	orr.w	r2, r3, #4
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003de8:	2210      	movs	r2, #16
 8003dea:	409a      	lsls	r2, r3
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	4013      	ands	r3, r2
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d043      	beq.n	8003e7c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f003 0308 	and.w	r3, r3, #8
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d03c      	beq.n	8003e7c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e06:	2210      	movs	r2, #16
 8003e08:	409a      	lsls	r2, r3
 8003e0a:	693b      	ldr	r3, [r7, #16]
 8003e0c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d018      	beq.n	8003e4e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d108      	bne.n	8003e3c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d024      	beq.n	8003e7c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e36:	6878      	ldr	r0, [r7, #4]
 8003e38:	4798      	blx	r3
 8003e3a:	e01f      	b.n	8003e7c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d01b      	beq.n	8003e7c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e48:	6878      	ldr	r0, [r7, #4]
 8003e4a:	4798      	blx	r3
 8003e4c:	e016      	b.n	8003e7c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d107      	bne.n	8003e6c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	681a      	ldr	r2, [r3, #0]
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f022 0208 	bic.w	r2, r2, #8
 8003e6a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d003      	beq.n	8003e7c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e78:	6878      	ldr	r0, [r7, #4]
 8003e7a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e80:	2220      	movs	r2, #32
 8003e82:	409a      	lsls	r2, r3
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	4013      	ands	r3, r2
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	f000 808f 	beq.w	8003fac <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f003 0310 	and.w	r3, r3, #16
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	f000 8087 	beq.w	8003fac <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ea2:	2220      	movs	r2, #32
 8003ea4:	409a      	lsls	r2, r3
 8003ea6:	693b      	ldr	r3, [r7, #16]
 8003ea8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003eb0:	b2db      	uxtb	r3, r3
 8003eb2:	2b05      	cmp	r3, #5
 8003eb4:	d136      	bne.n	8003f24 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	681a      	ldr	r2, [r3, #0]
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f022 0216 	bic.w	r2, r2, #22
 8003ec4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	695a      	ldr	r2, [r3, #20]
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003ed4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d103      	bne.n	8003ee6 <HAL_DMA_IRQHandler+0x1da>
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d007      	beq.n	8003ef6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	681a      	ldr	r2, [r3, #0]
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f022 0208 	bic.w	r2, r2, #8
 8003ef4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003efa:	223f      	movs	r2, #63	; 0x3f
 8003efc:	409a      	lsls	r2, r3
 8003efe:	693b      	ldr	r3, [r7, #16]
 8003f00:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	2201      	movs	r2, #1
 8003f06:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d07e      	beq.n	8004018 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f1e:	6878      	ldr	r0, [r7, #4]
 8003f20:	4798      	blx	r3
        }
        return;
 8003f22:	e079      	b.n	8004018 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d01d      	beq.n	8003f6e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d10d      	bne.n	8003f5c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d031      	beq.n	8003fac <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f4c:	6878      	ldr	r0, [r7, #4]
 8003f4e:	4798      	blx	r3
 8003f50:	e02c      	b.n	8003fac <HAL_DMA_IRQHandler+0x2a0>
 8003f52:	bf00      	nop
 8003f54:	2000708c 	.word	0x2000708c
 8003f58:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d023      	beq.n	8003fac <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f68:	6878      	ldr	r0, [r7, #4]
 8003f6a:	4798      	blx	r3
 8003f6c:	e01e      	b.n	8003fac <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d10f      	bne.n	8003f9c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	681a      	ldr	r2, [r3, #0]
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f022 0210 	bic.w	r2, r2, #16
 8003f8a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	2201      	movs	r2, #1
 8003f90:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2200      	movs	r2, #0
 8003f98:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d003      	beq.n	8003fac <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fa8:	6878      	ldr	r0, [r7, #4]
 8003faa:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d032      	beq.n	800401a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fb8:	f003 0301 	and.w	r3, r3, #1
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d022      	beq.n	8004006 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2205      	movs	r2, #5
 8003fc4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	681a      	ldr	r2, [r3, #0]
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f022 0201 	bic.w	r2, r2, #1
 8003fd6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003fd8:	68bb      	ldr	r3, [r7, #8]
 8003fda:	3301      	adds	r3, #1
 8003fdc:	60bb      	str	r3, [r7, #8]
 8003fde:	697a      	ldr	r2, [r7, #20]
 8003fe0:	429a      	cmp	r2, r3
 8003fe2:	d307      	bcc.n	8003ff4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f003 0301 	and.w	r3, r3, #1
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d1f2      	bne.n	8003fd8 <HAL_DMA_IRQHandler+0x2cc>
 8003ff2:	e000      	b.n	8003ff6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003ff4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	2201      	movs	r2, #1
 8003ffa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2200      	movs	r2, #0
 8004002:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800400a:	2b00      	cmp	r3, #0
 800400c:	d005      	beq.n	800401a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004012:	6878      	ldr	r0, [r7, #4]
 8004014:	4798      	blx	r3
 8004016:	e000      	b.n	800401a <HAL_DMA_IRQHandler+0x30e>
        return;
 8004018:	bf00      	nop
    }
  }
}
 800401a:	3718      	adds	r7, #24
 800401c:	46bd      	mov	sp, r7
 800401e:	bd80      	pop	{r7, pc}

08004020 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004020:	b480      	push	{r7}
 8004022:	b085      	sub	sp, #20
 8004024:	af00      	add	r7, sp, #0
 8004026:	60f8      	str	r0, [r7, #12]
 8004028:	60b9      	str	r1, [r7, #8]
 800402a:	607a      	str	r2, [r7, #4]
 800402c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	681a      	ldr	r2, [r3, #0]
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800403c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	683a      	ldr	r2, [r7, #0]
 8004044:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	689b      	ldr	r3, [r3, #8]
 800404a:	2b40      	cmp	r3, #64	; 0x40
 800404c:	d108      	bne.n	8004060 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	687a      	ldr	r2, [r7, #4]
 8004054:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	68ba      	ldr	r2, [r7, #8]
 800405c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800405e:	e007      	b.n	8004070 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	68ba      	ldr	r2, [r7, #8]
 8004066:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	687a      	ldr	r2, [r7, #4]
 800406e:	60da      	str	r2, [r3, #12]
}
 8004070:	bf00      	nop
 8004072:	3714      	adds	r7, #20
 8004074:	46bd      	mov	sp, r7
 8004076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800407a:	4770      	bx	lr

0800407c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800407c:	b480      	push	{r7}
 800407e:	b085      	sub	sp, #20
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	b2db      	uxtb	r3, r3
 800408a:	3b10      	subs	r3, #16
 800408c:	4a14      	ldr	r2, [pc, #80]	; (80040e0 <DMA_CalcBaseAndBitshift+0x64>)
 800408e:	fba2 2303 	umull	r2, r3, r2, r3
 8004092:	091b      	lsrs	r3, r3, #4
 8004094:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004096:	4a13      	ldr	r2, [pc, #76]	; (80040e4 <DMA_CalcBaseAndBitshift+0x68>)
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	4413      	add	r3, r2
 800409c:	781b      	ldrb	r3, [r3, #0]
 800409e:	461a      	mov	r2, r3
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	2b03      	cmp	r3, #3
 80040a8:	d909      	bls.n	80040be <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80040b2:	f023 0303 	bic.w	r3, r3, #3
 80040b6:	1d1a      	adds	r2, r3, #4
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	659a      	str	r2, [r3, #88]	; 0x58
 80040bc:	e007      	b.n	80040ce <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80040c6:	f023 0303 	bic.w	r3, r3, #3
 80040ca:	687a      	ldr	r2, [r7, #4]
 80040cc:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80040d2:	4618      	mov	r0, r3
 80040d4:	3714      	adds	r7, #20
 80040d6:	46bd      	mov	sp, r7
 80040d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040dc:	4770      	bx	lr
 80040de:	bf00      	nop
 80040e0:	aaaaaaab 	.word	0xaaaaaaab
 80040e4:	08006204 	.word	0x08006204

080040e8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80040e8:	b480      	push	{r7}
 80040ea:	b085      	sub	sp, #20
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80040f0:	2300      	movs	r3, #0
 80040f2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040f8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	699b      	ldr	r3, [r3, #24]
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d11f      	bne.n	8004142 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004102:	68bb      	ldr	r3, [r7, #8]
 8004104:	2b03      	cmp	r3, #3
 8004106:	d856      	bhi.n	80041b6 <DMA_CheckFifoParam+0xce>
 8004108:	a201      	add	r2, pc, #4	; (adr r2, 8004110 <DMA_CheckFifoParam+0x28>)
 800410a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800410e:	bf00      	nop
 8004110:	08004121 	.word	0x08004121
 8004114:	08004133 	.word	0x08004133
 8004118:	08004121 	.word	0x08004121
 800411c:	080041b7 	.word	0x080041b7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004124:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004128:	2b00      	cmp	r3, #0
 800412a:	d046      	beq.n	80041ba <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800412c:	2301      	movs	r3, #1
 800412e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004130:	e043      	b.n	80041ba <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004136:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800413a:	d140      	bne.n	80041be <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800413c:	2301      	movs	r3, #1
 800413e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004140:	e03d      	b.n	80041be <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	699b      	ldr	r3, [r3, #24]
 8004146:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800414a:	d121      	bne.n	8004190 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800414c:	68bb      	ldr	r3, [r7, #8]
 800414e:	2b03      	cmp	r3, #3
 8004150:	d837      	bhi.n	80041c2 <DMA_CheckFifoParam+0xda>
 8004152:	a201      	add	r2, pc, #4	; (adr r2, 8004158 <DMA_CheckFifoParam+0x70>)
 8004154:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004158:	08004169 	.word	0x08004169
 800415c:	0800416f 	.word	0x0800416f
 8004160:	08004169 	.word	0x08004169
 8004164:	08004181 	.word	0x08004181
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004168:	2301      	movs	r3, #1
 800416a:	73fb      	strb	r3, [r7, #15]
      break;
 800416c:	e030      	b.n	80041d0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004172:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004176:	2b00      	cmp	r3, #0
 8004178:	d025      	beq.n	80041c6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800417a:	2301      	movs	r3, #1
 800417c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800417e:	e022      	b.n	80041c6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004184:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004188:	d11f      	bne.n	80041ca <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800418a:	2301      	movs	r3, #1
 800418c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800418e:	e01c      	b.n	80041ca <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004190:	68bb      	ldr	r3, [r7, #8]
 8004192:	2b02      	cmp	r3, #2
 8004194:	d903      	bls.n	800419e <DMA_CheckFifoParam+0xb6>
 8004196:	68bb      	ldr	r3, [r7, #8]
 8004198:	2b03      	cmp	r3, #3
 800419a:	d003      	beq.n	80041a4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800419c:	e018      	b.n	80041d0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800419e:	2301      	movs	r3, #1
 80041a0:	73fb      	strb	r3, [r7, #15]
      break;
 80041a2:	e015      	b.n	80041d0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041a8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d00e      	beq.n	80041ce <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80041b0:	2301      	movs	r3, #1
 80041b2:	73fb      	strb	r3, [r7, #15]
      break;
 80041b4:	e00b      	b.n	80041ce <DMA_CheckFifoParam+0xe6>
      break;
 80041b6:	bf00      	nop
 80041b8:	e00a      	b.n	80041d0 <DMA_CheckFifoParam+0xe8>
      break;
 80041ba:	bf00      	nop
 80041bc:	e008      	b.n	80041d0 <DMA_CheckFifoParam+0xe8>
      break;
 80041be:	bf00      	nop
 80041c0:	e006      	b.n	80041d0 <DMA_CheckFifoParam+0xe8>
      break;
 80041c2:	bf00      	nop
 80041c4:	e004      	b.n	80041d0 <DMA_CheckFifoParam+0xe8>
      break;
 80041c6:	bf00      	nop
 80041c8:	e002      	b.n	80041d0 <DMA_CheckFifoParam+0xe8>
      break;   
 80041ca:	bf00      	nop
 80041cc:	e000      	b.n	80041d0 <DMA_CheckFifoParam+0xe8>
      break;
 80041ce:	bf00      	nop
    }
  } 
  
  return status; 
 80041d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80041d2:	4618      	mov	r0, r3
 80041d4:	3714      	adds	r7, #20
 80041d6:	46bd      	mov	sp, r7
 80041d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041dc:	4770      	bx	lr
 80041de:	bf00      	nop

080041e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80041e0:	b480      	push	{r7}
 80041e2:	b089      	sub	sp, #36	; 0x24
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	6078      	str	r0, [r7, #4]
 80041e8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80041ea:	2300      	movs	r3, #0
 80041ec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80041ee:	2300      	movs	r3, #0
 80041f0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80041f2:	2300      	movs	r3, #0
 80041f4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80041f6:	2300      	movs	r3, #0
 80041f8:	61fb      	str	r3, [r7, #28]
 80041fa:	e159      	b.n	80044b0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80041fc:	2201      	movs	r2, #1
 80041fe:	69fb      	ldr	r3, [r7, #28]
 8004200:	fa02 f303 	lsl.w	r3, r2, r3
 8004204:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004206:	683b      	ldr	r3, [r7, #0]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	697a      	ldr	r2, [r7, #20]
 800420c:	4013      	ands	r3, r2
 800420e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004210:	693a      	ldr	r2, [r7, #16]
 8004212:	697b      	ldr	r3, [r7, #20]
 8004214:	429a      	cmp	r2, r3
 8004216:	f040 8148 	bne.w	80044aa <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800421a:	683b      	ldr	r3, [r7, #0]
 800421c:	685b      	ldr	r3, [r3, #4]
 800421e:	f003 0303 	and.w	r3, r3, #3
 8004222:	2b01      	cmp	r3, #1
 8004224:	d005      	beq.n	8004232 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004226:	683b      	ldr	r3, [r7, #0]
 8004228:	685b      	ldr	r3, [r3, #4]
 800422a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800422e:	2b02      	cmp	r3, #2
 8004230:	d130      	bne.n	8004294 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	689b      	ldr	r3, [r3, #8]
 8004236:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004238:	69fb      	ldr	r3, [r7, #28]
 800423a:	005b      	lsls	r3, r3, #1
 800423c:	2203      	movs	r2, #3
 800423e:	fa02 f303 	lsl.w	r3, r2, r3
 8004242:	43db      	mvns	r3, r3
 8004244:	69ba      	ldr	r2, [r7, #24]
 8004246:	4013      	ands	r3, r2
 8004248:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800424a:	683b      	ldr	r3, [r7, #0]
 800424c:	68da      	ldr	r2, [r3, #12]
 800424e:	69fb      	ldr	r3, [r7, #28]
 8004250:	005b      	lsls	r3, r3, #1
 8004252:	fa02 f303 	lsl.w	r3, r2, r3
 8004256:	69ba      	ldr	r2, [r7, #24]
 8004258:	4313      	orrs	r3, r2
 800425a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	69ba      	ldr	r2, [r7, #24]
 8004260:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	685b      	ldr	r3, [r3, #4]
 8004266:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004268:	2201      	movs	r2, #1
 800426a:	69fb      	ldr	r3, [r7, #28]
 800426c:	fa02 f303 	lsl.w	r3, r2, r3
 8004270:	43db      	mvns	r3, r3
 8004272:	69ba      	ldr	r2, [r7, #24]
 8004274:	4013      	ands	r3, r2
 8004276:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004278:	683b      	ldr	r3, [r7, #0]
 800427a:	685b      	ldr	r3, [r3, #4]
 800427c:	091b      	lsrs	r3, r3, #4
 800427e:	f003 0201 	and.w	r2, r3, #1
 8004282:	69fb      	ldr	r3, [r7, #28]
 8004284:	fa02 f303 	lsl.w	r3, r2, r3
 8004288:	69ba      	ldr	r2, [r7, #24]
 800428a:	4313      	orrs	r3, r2
 800428c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	69ba      	ldr	r2, [r7, #24]
 8004292:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	685b      	ldr	r3, [r3, #4]
 8004298:	f003 0303 	and.w	r3, r3, #3
 800429c:	2b03      	cmp	r3, #3
 800429e:	d017      	beq.n	80042d0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	68db      	ldr	r3, [r3, #12]
 80042a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80042a6:	69fb      	ldr	r3, [r7, #28]
 80042a8:	005b      	lsls	r3, r3, #1
 80042aa:	2203      	movs	r2, #3
 80042ac:	fa02 f303 	lsl.w	r3, r2, r3
 80042b0:	43db      	mvns	r3, r3
 80042b2:	69ba      	ldr	r2, [r7, #24]
 80042b4:	4013      	ands	r3, r2
 80042b6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80042b8:	683b      	ldr	r3, [r7, #0]
 80042ba:	689a      	ldr	r2, [r3, #8]
 80042bc:	69fb      	ldr	r3, [r7, #28]
 80042be:	005b      	lsls	r3, r3, #1
 80042c0:	fa02 f303 	lsl.w	r3, r2, r3
 80042c4:	69ba      	ldr	r2, [r7, #24]
 80042c6:	4313      	orrs	r3, r2
 80042c8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	69ba      	ldr	r2, [r7, #24]
 80042ce:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80042d0:	683b      	ldr	r3, [r7, #0]
 80042d2:	685b      	ldr	r3, [r3, #4]
 80042d4:	f003 0303 	and.w	r3, r3, #3
 80042d8:	2b02      	cmp	r3, #2
 80042da:	d123      	bne.n	8004324 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80042dc:	69fb      	ldr	r3, [r7, #28]
 80042de:	08da      	lsrs	r2, r3, #3
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	3208      	adds	r2, #8
 80042e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80042e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80042ea:	69fb      	ldr	r3, [r7, #28]
 80042ec:	f003 0307 	and.w	r3, r3, #7
 80042f0:	009b      	lsls	r3, r3, #2
 80042f2:	220f      	movs	r2, #15
 80042f4:	fa02 f303 	lsl.w	r3, r2, r3
 80042f8:	43db      	mvns	r3, r3
 80042fa:	69ba      	ldr	r2, [r7, #24]
 80042fc:	4013      	ands	r3, r2
 80042fe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004300:	683b      	ldr	r3, [r7, #0]
 8004302:	691a      	ldr	r2, [r3, #16]
 8004304:	69fb      	ldr	r3, [r7, #28]
 8004306:	f003 0307 	and.w	r3, r3, #7
 800430a:	009b      	lsls	r3, r3, #2
 800430c:	fa02 f303 	lsl.w	r3, r2, r3
 8004310:	69ba      	ldr	r2, [r7, #24]
 8004312:	4313      	orrs	r3, r2
 8004314:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004316:	69fb      	ldr	r3, [r7, #28]
 8004318:	08da      	lsrs	r2, r3, #3
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	3208      	adds	r2, #8
 800431e:	69b9      	ldr	r1, [r7, #24]
 8004320:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800432a:	69fb      	ldr	r3, [r7, #28]
 800432c:	005b      	lsls	r3, r3, #1
 800432e:	2203      	movs	r2, #3
 8004330:	fa02 f303 	lsl.w	r3, r2, r3
 8004334:	43db      	mvns	r3, r3
 8004336:	69ba      	ldr	r2, [r7, #24]
 8004338:	4013      	ands	r3, r2
 800433a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800433c:	683b      	ldr	r3, [r7, #0]
 800433e:	685b      	ldr	r3, [r3, #4]
 8004340:	f003 0203 	and.w	r2, r3, #3
 8004344:	69fb      	ldr	r3, [r7, #28]
 8004346:	005b      	lsls	r3, r3, #1
 8004348:	fa02 f303 	lsl.w	r3, r2, r3
 800434c:	69ba      	ldr	r2, [r7, #24]
 800434e:	4313      	orrs	r3, r2
 8004350:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	69ba      	ldr	r2, [r7, #24]
 8004356:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004358:	683b      	ldr	r3, [r7, #0]
 800435a:	685b      	ldr	r3, [r3, #4]
 800435c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004360:	2b00      	cmp	r3, #0
 8004362:	f000 80a2 	beq.w	80044aa <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004366:	2300      	movs	r3, #0
 8004368:	60fb      	str	r3, [r7, #12]
 800436a:	4b57      	ldr	r3, [pc, #348]	; (80044c8 <HAL_GPIO_Init+0x2e8>)
 800436c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800436e:	4a56      	ldr	r2, [pc, #344]	; (80044c8 <HAL_GPIO_Init+0x2e8>)
 8004370:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004374:	6453      	str	r3, [r2, #68]	; 0x44
 8004376:	4b54      	ldr	r3, [pc, #336]	; (80044c8 <HAL_GPIO_Init+0x2e8>)
 8004378:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800437a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800437e:	60fb      	str	r3, [r7, #12]
 8004380:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004382:	4a52      	ldr	r2, [pc, #328]	; (80044cc <HAL_GPIO_Init+0x2ec>)
 8004384:	69fb      	ldr	r3, [r7, #28]
 8004386:	089b      	lsrs	r3, r3, #2
 8004388:	3302      	adds	r3, #2
 800438a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800438e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004390:	69fb      	ldr	r3, [r7, #28]
 8004392:	f003 0303 	and.w	r3, r3, #3
 8004396:	009b      	lsls	r3, r3, #2
 8004398:	220f      	movs	r2, #15
 800439a:	fa02 f303 	lsl.w	r3, r2, r3
 800439e:	43db      	mvns	r3, r3
 80043a0:	69ba      	ldr	r2, [r7, #24]
 80043a2:	4013      	ands	r3, r2
 80043a4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	4a49      	ldr	r2, [pc, #292]	; (80044d0 <HAL_GPIO_Init+0x2f0>)
 80043aa:	4293      	cmp	r3, r2
 80043ac:	d019      	beq.n	80043e2 <HAL_GPIO_Init+0x202>
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	4a48      	ldr	r2, [pc, #288]	; (80044d4 <HAL_GPIO_Init+0x2f4>)
 80043b2:	4293      	cmp	r3, r2
 80043b4:	d013      	beq.n	80043de <HAL_GPIO_Init+0x1fe>
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	4a47      	ldr	r2, [pc, #284]	; (80044d8 <HAL_GPIO_Init+0x2f8>)
 80043ba:	4293      	cmp	r3, r2
 80043bc:	d00d      	beq.n	80043da <HAL_GPIO_Init+0x1fa>
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	4a46      	ldr	r2, [pc, #280]	; (80044dc <HAL_GPIO_Init+0x2fc>)
 80043c2:	4293      	cmp	r3, r2
 80043c4:	d007      	beq.n	80043d6 <HAL_GPIO_Init+0x1f6>
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	4a45      	ldr	r2, [pc, #276]	; (80044e0 <HAL_GPIO_Init+0x300>)
 80043ca:	4293      	cmp	r3, r2
 80043cc:	d101      	bne.n	80043d2 <HAL_GPIO_Init+0x1f2>
 80043ce:	2304      	movs	r3, #4
 80043d0:	e008      	b.n	80043e4 <HAL_GPIO_Init+0x204>
 80043d2:	2307      	movs	r3, #7
 80043d4:	e006      	b.n	80043e4 <HAL_GPIO_Init+0x204>
 80043d6:	2303      	movs	r3, #3
 80043d8:	e004      	b.n	80043e4 <HAL_GPIO_Init+0x204>
 80043da:	2302      	movs	r3, #2
 80043dc:	e002      	b.n	80043e4 <HAL_GPIO_Init+0x204>
 80043de:	2301      	movs	r3, #1
 80043e0:	e000      	b.n	80043e4 <HAL_GPIO_Init+0x204>
 80043e2:	2300      	movs	r3, #0
 80043e4:	69fa      	ldr	r2, [r7, #28]
 80043e6:	f002 0203 	and.w	r2, r2, #3
 80043ea:	0092      	lsls	r2, r2, #2
 80043ec:	4093      	lsls	r3, r2
 80043ee:	69ba      	ldr	r2, [r7, #24]
 80043f0:	4313      	orrs	r3, r2
 80043f2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80043f4:	4935      	ldr	r1, [pc, #212]	; (80044cc <HAL_GPIO_Init+0x2ec>)
 80043f6:	69fb      	ldr	r3, [r7, #28]
 80043f8:	089b      	lsrs	r3, r3, #2
 80043fa:	3302      	adds	r3, #2
 80043fc:	69ba      	ldr	r2, [r7, #24]
 80043fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004402:	4b38      	ldr	r3, [pc, #224]	; (80044e4 <HAL_GPIO_Init+0x304>)
 8004404:	689b      	ldr	r3, [r3, #8]
 8004406:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004408:	693b      	ldr	r3, [r7, #16]
 800440a:	43db      	mvns	r3, r3
 800440c:	69ba      	ldr	r2, [r7, #24]
 800440e:	4013      	ands	r3, r2
 8004410:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	685b      	ldr	r3, [r3, #4]
 8004416:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800441a:	2b00      	cmp	r3, #0
 800441c:	d003      	beq.n	8004426 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800441e:	69ba      	ldr	r2, [r7, #24]
 8004420:	693b      	ldr	r3, [r7, #16]
 8004422:	4313      	orrs	r3, r2
 8004424:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004426:	4a2f      	ldr	r2, [pc, #188]	; (80044e4 <HAL_GPIO_Init+0x304>)
 8004428:	69bb      	ldr	r3, [r7, #24]
 800442a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800442c:	4b2d      	ldr	r3, [pc, #180]	; (80044e4 <HAL_GPIO_Init+0x304>)
 800442e:	68db      	ldr	r3, [r3, #12]
 8004430:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004432:	693b      	ldr	r3, [r7, #16]
 8004434:	43db      	mvns	r3, r3
 8004436:	69ba      	ldr	r2, [r7, #24]
 8004438:	4013      	ands	r3, r2
 800443a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800443c:	683b      	ldr	r3, [r7, #0]
 800443e:	685b      	ldr	r3, [r3, #4]
 8004440:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004444:	2b00      	cmp	r3, #0
 8004446:	d003      	beq.n	8004450 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004448:	69ba      	ldr	r2, [r7, #24]
 800444a:	693b      	ldr	r3, [r7, #16]
 800444c:	4313      	orrs	r3, r2
 800444e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004450:	4a24      	ldr	r2, [pc, #144]	; (80044e4 <HAL_GPIO_Init+0x304>)
 8004452:	69bb      	ldr	r3, [r7, #24]
 8004454:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004456:	4b23      	ldr	r3, [pc, #140]	; (80044e4 <HAL_GPIO_Init+0x304>)
 8004458:	685b      	ldr	r3, [r3, #4]
 800445a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800445c:	693b      	ldr	r3, [r7, #16]
 800445e:	43db      	mvns	r3, r3
 8004460:	69ba      	ldr	r2, [r7, #24]
 8004462:	4013      	ands	r3, r2
 8004464:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004466:	683b      	ldr	r3, [r7, #0]
 8004468:	685b      	ldr	r3, [r3, #4]
 800446a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800446e:	2b00      	cmp	r3, #0
 8004470:	d003      	beq.n	800447a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8004472:	69ba      	ldr	r2, [r7, #24]
 8004474:	693b      	ldr	r3, [r7, #16]
 8004476:	4313      	orrs	r3, r2
 8004478:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800447a:	4a1a      	ldr	r2, [pc, #104]	; (80044e4 <HAL_GPIO_Init+0x304>)
 800447c:	69bb      	ldr	r3, [r7, #24]
 800447e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004480:	4b18      	ldr	r3, [pc, #96]	; (80044e4 <HAL_GPIO_Init+0x304>)
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004486:	693b      	ldr	r3, [r7, #16]
 8004488:	43db      	mvns	r3, r3
 800448a:	69ba      	ldr	r2, [r7, #24]
 800448c:	4013      	ands	r3, r2
 800448e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004490:	683b      	ldr	r3, [r7, #0]
 8004492:	685b      	ldr	r3, [r3, #4]
 8004494:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004498:	2b00      	cmp	r3, #0
 800449a:	d003      	beq.n	80044a4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800449c:	69ba      	ldr	r2, [r7, #24]
 800449e:	693b      	ldr	r3, [r7, #16]
 80044a0:	4313      	orrs	r3, r2
 80044a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80044a4:	4a0f      	ldr	r2, [pc, #60]	; (80044e4 <HAL_GPIO_Init+0x304>)
 80044a6:	69bb      	ldr	r3, [r7, #24]
 80044a8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80044aa:	69fb      	ldr	r3, [r7, #28]
 80044ac:	3301      	adds	r3, #1
 80044ae:	61fb      	str	r3, [r7, #28]
 80044b0:	69fb      	ldr	r3, [r7, #28]
 80044b2:	2b0f      	cmp	r3, #15
 80044b4:	f67f aea2 	bls.w	80041fc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80044b8:	bf00      	nop
 80044ba:	bf00      	nop
 80044bc:	3724      	adds	r7, #36	; 0x24
 80044be:	46bd      	mov	sp, r7
 80044c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c4:	4770      	bx	lr
 80044c6:	bf00      	nop
 80044c8:	40023800 	.word	0x40023800
 80044cc:	40013800 	.word	0x40013800
 80044d0:	40020000 	.word	0x40020000
 80044d4:	40020400 	.word	0x40020400
 80044d8:	40020800 	.word	0x40020800
 80044dc:	40020c00 	.word	0x40020c00
 80044e0:	40021000 	.word	0x40021000
 80044e4:	40013c00 	.word	0x40013c00

080044e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80044e8:	b480      	push	{r7}
 80044ea:	b083      	sub	sp, #12
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]
 80044f0:	460b      	mov	r3, r1
 80044f2:	807b      	strh	r3, [r7, #2]
 80044f4:	4613      	mov	r3, r2
 80044f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80044f8:	787b      	ldrb	r3, [r7, #1]
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d003      	beq.n	8004506 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80044fe:	887a      	ldrh	r2, [r7, #2]
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004504:	e003      	b.n	800450e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004506:	887b      	ldrh	r3, [r7, #2]
 8004508:	041a      	lsls	r2, r3, #16
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	619a      	str	r2, [r3, #24]
}
 800450e:	bf00      	nop
 8004510:	370c      	adds	r7, #12
 8004512:	46bd      	mov	sp, r7
 8004514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004518:	4770      	bx	lr
	...

0800451c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800451c:	b580      	push	{r7, lr}
 800451e:	b084      	sub	sp, #16
 8004520:	af00      	add	r7, sp, #0
 8004522:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2b00      	cmp	r3, #0
 8004528:	d101      	bne.n	800452e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800452a:	2301      	movs	r3, #1
 800452c:	e12b      	b.n	8004786 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004534:	b2db      	uxtb	r3, r3
 8004536:	2b00      	cmp	r3, #0
 8004538:	d106      	bne.n	8004548 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	2200      	movs	r2, #0
 800453e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004542:	6878      	ldr	r0, [r7, #4]
 8004544:	f7fe fbc2 	bl	8002ccc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2224      	movs	r2, #36	; 0x24
 800454c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	681a      	ldr	r2, [r3, #0]
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f022 0201 	bic.w	r2, r2, #1
 800455e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	681a      	ldr	r2, [r3, #0]
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800456e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	681a      	ldr	r2, [r3, #0]
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800457e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004580:	f001 f858 	bl	8005634 <HAL_RCC_GetPCLK1Freq>
 8004584:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	685b      	ldr	r3, [r3, #4]
 800458a:	4a81      	ldr	r2, [pc, #516]	; (8004790 <HAL_I2C_Init+0x274>)
 800458c:	4293      	cmp	r3, r2
 800458e:	d807      	bhi.n	80045a0 <HAL_I2C_Init+0x84>
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	4a80      	ldr	r2, [pc, #512]	; (8004794 <HAL_I2C_Init+0x278>)
 8004594:	4293      	cmp	r3, r2
 8004596:	bf94      	ite	ls
 8004598:	2301      	movls	r3, #1
 800459a:	2300      	movhi	r3, #0
 800459c:	b2db      	uxtb	r3, r3
 800459e:	e006      	b.n	80045ae <HAL_I2C_Init+0x92>
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	4a7d      	ldr	r2, [pc, #500]	; (8004798 <HAL_I2C_Init+0x27c>)
 80045a4:	4293      	cmp	r3, r2
 80045a6:	bf94      	ite	ls
 80045a8:	2301      	movls	r3, #1
 80045aa:	2300      	movhi	r3, #0
 80045ac:	b2db      	uxtb	r3, r3
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d001      	beq.n	80045b6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80045b2:	2301      	movs	r3, #1
 80045b4:	e0e7      	b.n	8004786 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	4a78      	ldr	r2, [pc, #480]	; (800479c <HAL_I2C_Init+0x280>)
 80045ba:	fba2 2303 	umull	r2, r3, r2, r3
 80045be:	0c9b      	lsrs	r3, r3, #18
 80045c0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	685b      	ldr	r3, [r3, #4]
 80045c8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	68ba      	ldr	r2, [r7, #8]
 80045d2:	430a      	orrs	r2, r1
 80045d4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	6a1b      	ldr	r3, [r3, #32]
 80045dc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	685b      	ldr	r3, [r3, #4]
 80045e4:	4a6a      	ldr	r2, [pc, #424]	; (8004790 <HAL_I2C_Init+0x274>)
 80045e6:	4293      	cmp	r3, r2
 80045e8:	d802      	bhi.n	80045f0 <HAL_I2C_Init+0xd4>
 80045ea:	68bb      	ldr	r3, [r7, #8]
 80045ec:	3301      	adds	r3, #1
 80045ee:	e009      	b.n	8004604 <HAL_I2C_Init+0xe8>
 80045f0:	68bb      	ldr	r3, [r7, #8]
 80045f2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80045f6:	fb02 f303 	mul.w	r3, r2, r3
 80045fa:	4a69      	ldr	r2, [pc, #420]	; (80047a0 <HAL_I2C_Init+0x284>)
 80045fc:	fba2 2303 	umull	r2, r3, r2, r3
 8004600:	099b      	lsrs	r3, r3, #6
 8004602:	3301      	adds	r3, #1
 8004604:	687a      	ldr	r2, [r7, #4]
 8004606:	6812      	ldr	r2, [r2, #0]
 8004608:	430b      	orrs	r3, r1
 800460a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	69db      	ldr	r3, [r3, #28]
 8004612:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004616:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	685b      	ldr	r3, [r3, #4]
 800461e:	495c      	ldr	r1, [pc, #368]	; (8004790 <HAL_I2C_Init+0x274>)
 8004620:	428b      	cmp	r3, r1
 8004622:	d819      	bhi.n	8004658 <HAL_I2C_Init+0x13c>
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	1e59      	subs	r1, r3, #1
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	685b      	ldr	r3, [r3, #4]
 800462c:	005b      	lsls	r3, r3, #1
 800462e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004632:	1c59      	adds	r1, r3, #1
 8004634:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004638:	400b      	ands	r3, r1
 800463a:	2b00      	cmp	r3, #0
 800463c:	d00a      	beq.n	8004654 <HAL_I2C_Init+0x138>
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	1e59      	subs	r1, r3, #1
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	685b      	ldr	r3, [r3, #4]
 8004646:	005b      	lsls	r3, r3, #1
 8004648:	fbb1 f3f3 	udiv	r3, r1, r3
 800464c:	3301      	adds	r3, #1
 800464e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004652:	e051      	b.n	80046f8 <HAL_I2C_Init+0x1dc>
 8004654:	2304      	movs	r3, #4
 8004656:	e04f      	b.n	80046f8 <HAL_I2C_Init+0x1dc>
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	689b      	ldr	r3, [r3, #8]
 800465c:	2b00      	cmp	r3, #0
 800465e:	d111      	bne.n	8004684 <HAL_I2C_Init+0x168>
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	1e58      	subs	r0, r3, #1
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	6859      	ldr	r1, [r3, #4]
 8004668:	460b      	mov	r3, r1
 800466a:	005b      	lsls	r3, r3, #1
 800466c:	440b      	add	r3, r1
 800466e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004672:	3301      	adds	r3, #1
 8004674:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004678:	2b00      	cmp	r3, #0
 800467a:	bf0c      	ite	eq
 800467c:	2301      	moveq	r3, #1
 800467e:	2300      	movne	r3, #0
 8004680:	b2db      	uxtb	r3, r3
 8004682:	e012      	b.n	80046aa <HAL_I2C_Init+0x18e>
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	1e58      	subs	r0, r3, #1
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	6859      	ldr	r1, [r3, #4]
 800468c:	460b      	mov	r3, r1
 800468e:	009b      	lsls	r3, r3, #2
 8004690:	440b      	add	r3, r1
 8004692:	0099      	lsls	r1, r3, #2
 8004694:	440b      	add	r3, r1
 8004696:	fbb0 f3f3 	udiv	r3, r0, r3
 800469a:	3301      	adds	r3, #1
 800469c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	bf0c      	ite	eq
 80046a4:	2301      	moveq	r3, #1
 80046a6:	2300      	movne	r3, #0
 80046a8:	b2db      	uxtb	r3, r3
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d001      	beq.n	80046b2 <HAL_I2C_Init+0x196>
 80046ae:	2301      	movs	r3, #1
 80046b0:	e022      	b.n	80046f8 <HAL_I2C_Init+0x1dc>
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	689b      	ldr	r3, [r3, #8]
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d10e      	bne.n	80046d8 <HAL_I2C_Init+0x1bc>
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	1e58      	subs	r0, r3, #1
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	6859      	ldr	r1, [r3, #4]
 80046c2:	460b      	mov	r3, r1
 80046c4:	005b      	lsls	r3, r3, #1
 80046c6:	440b      	add	r3, r1
 80046c8:	fbb0 f3f3 	udiv	r3, r0, r3
 80046cc:	3301      	adds	r3, #1
 80046ce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80046d2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80046d6:	e00f      	b.n	80046f8 <HAL_I2C_Init+0x1dc>
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	1e58      	subs	r0, r3, #1
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	6859      	ldr	r1, [r3, #4]
 80046e0:	460b      	mov	r3, r1
 80046e2:	009b      	lsls	r3, r3, #2
 80046e4:	440b      	add	r3, r1
 80046e6:	0099      	lsls	r1, r3, #2
 80046e8:	440b      	add	r3, r1
 80046ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80046ee:	3301      	adds	r3, #1
 80046f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80046f4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80046f8:	6879      	ldr	r1, [r7, #4]
 80046fa:	6809      	ldr	r1, [r1, #0]
 80046fc:	4313      	orrs	r3, r2
 80046fe:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	69da      	ldr	r2, [r3, #28]
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	6a1b      	ldr	r3, [r3, #32]
 8004712:	431a      	orrs	r2, r3
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	430a      	orrs	r2, r1
 800471a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	689b      	ldr	r3, [r3, #8]
 8004722:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004726:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800472a:	687a      	ldr	r2, [r7, #4]
 800472c:	6911      	ldr	r1, [r2, #16]
 800472e:	687a      	ldr	r2, [r7, #4]
 8004730:	68d2      	ldr	r2, [r2, #12]
 8004732:	4311      	orrs	r1, r2
 8004734:	687a      	ldr	r2, [r7, #4]
 8004736:	6812      	ldr	r2, [r2, #0]
 8004738:	430b      	orrs	r3, r1
 800473a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	68db      	ldr	r3, [r3, #12]
 8004742:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	695a      	ldr	r2, [r3, #20]
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	699b      	ldr	r3, [r3, #24]
 800474e:	431a      	orrs	r2, r3
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	430a      	orrs	r2, r1
 8004756:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	681a      	ldr	r2, [r3, #0]
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f042 0201 	orr.w	r2, r2, #1
 8004766:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2200      	movs	r2, #0
 800476c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	2220      	movs	r2, #32
 8004772:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2200      	movs	r2, #0
 800477a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2200      	movs	r2, #0
 8004780:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004784:	2300      	movs	r3, #0
}
 8004786:	4618      	mov	r0, r3
 8004788:	3710      	adds	r7, #16
 800478a:	46bd      	mov	sp, r7
 800478c:	bd80      	pop	{r7, pc}
 800478e:	bf00      	nop
 8004790:	000186a0 	.word	0x000186a0
 8004794:	001e847f 	.word	0x001e847f
 8004798:	003d08ff 	.word	0x003d08ff
 800479c:	431bde83 	.word	0x431bde83
 80047a0:	10624dd3 	.word	0x10624dd3

080047a4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b088      	sub	sp, #32
 80047a8:	af02      	add	r7, sp, #8
 80047aa:	60f8      	str	r0, [r7, #12]
 80047ac:	4608      	mov	r0, r1
 80047ae:	4611      	mov	r1, r2
 80047b0:	461a      	mov	r2, r3
 80047b2:	4603      	mov	r3, r0
 80047b4:	817b      	strh	r3, [r7, #10]
 80047b6:	460b      	mov	r3, r1
 80047b8:	813b      	strh	r3, [r7, #8]
 80047ba:	4613      	mov	r3, r2
 80047bc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80047be:	f7fe fc75 	bl	80030ac <HAL_GetTick>
 80047c2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80047ca:	b2db      	uxtb	r3, r3
 80047cc:	2b20      	cmp	r3, #32
 80047ce:	f040 80d9 	bne.w	8004984 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80047d2:	697b      	ldr	r3, [r7, #20]
 80047d4:	9300      	str	r3, [sp, #0]
 80047d6:	2319      	movs	r3, #25
 80047d8:	2201      	movs	r2, #1
 80047da:	496d      	ldr	r1, [pc, #436]	; (8004990 <HAL_I2C_Mem_Write+0x1ec>)
 80047dc:	68f8      	ldr	r0, [r7, #12]
 80047de:	f000 f971 	bl	8004ac4 <I2C_WaitOnFlagUntilTimeout>
 80047e2:	4603      	mov	r3, r0
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d001      	beq.n	80047ec <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80047e8:	2302      	movs	r3, #2
 80047ea:	e0cc      	b.n	8004986 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80047f2:	2b01      	cmp	r3, #1
 80047f4:	d101      	bne.n	80047fa <HAL_I2C_Mem_Write+0x56>
 80047f6:	2302      	movs	r3, #2
 80047f8:	e0c5      	b.n	8004986 <HAL_I2C_Mem_Write+0x1e2>
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	2201      	movs	r2, #1
 80047fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f003 0301 	and.w	r3, r3, #1
 800480c:	2b01      	cmp	r3, #1
 800480e:	d007      	beq.n	8004820 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	681a      	ldr	r2, [r3, #0]
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f042 0201 	orr.w	r2, r2, #1
 800481e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	681a      	ldr	r2, [r3, #0]
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800482e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	2221      	movs	r2, #33	; 0x21
 8004834:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	2240      	movs	r2, #64	; 0x40
 800483c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	2200      	movs	r2, #0
 8004844:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	6a3a      	ldr	r2, [r7, #32]
 800484a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004850:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004856:	b29a      	uxth	r2, r3
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	4a4d      	ldr	r2, [pc, #308]	; (8004994 <HAL_I2C_Mem_Write+0x1f0>)
 8004860:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004862:	88f8      	ldrh	r0, [r7, #6]
 8004864:	893a      	ldrh	r2, [r7, #8]
 8004866:	8979      	ldrh	r1, [r7, #10]
 8004868:	697b      	ldr	r3, [r7, #20]
 800486a:	9301      	str	r3, [sp, #4]
 800486c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800486e:	9300      	str	r3, [sp, #0]
 8004870:	4603      	mov	r3, r0
 8004872:	68f8      	ldr	r0, [r7, #12]
 8004874:	f000 f890 	bl	8004998 <I2C_RequestMemoryWrite>
 8004878:	4603      	mov	r3, r0
 800487a:	2b00      	cmp	r3, #0
 800487c:	d052      	beq.n	8004924 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800487e:	2301      	movs	r3, #1
 8004880:	e081      	b.n	8004986 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004882:	697a      	ldr	r2, [r7, #20]
 8004884:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004886:	68f8      	ldr	r0, [r7, #12]
 8004888:	f000 f9f2 	bl	8004c70 <I2C_WaitOnTXEFlagUntilTimeout>
 800488c:	4603      	mov	r3, r0
 800488e:	2b00      	cmp	r3, #0
 8004890:	d00d      	beq.n	80048ae <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004896:	2b04      	cmp	r3, #4
 8004898:	d107      	bne.n	80048aa <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	681a      	ldr	r2, [r3, #0]
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80048a8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80048aa:	2301      	movs	r3, #1
 80048ac:	e06b      	b.n	8004986 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048b2:	781a      	ldrb	r2, [r3, #0]
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048be:	1c5a      	adds	r2, r3, #1
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048c8:	3b01      	subs	r3, #1
 80048ca:	b29a      	uxth	r2, r3
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048d4:	b29b      	uxth	r3, r3
 80048d6:	3b01      	subs	r3, #1
 80048d8:	b29a      	uxth	r2, r3
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	695b      	ldr	r3, [r3, #20]
 80048e4:	f003 0304 	and.w	r3, r3, #4
 80048e8:	2b04      	cmp	r3, #4
 80048ea:	d11b      	bne.n	8004924 <HAL_I2C_Mem_Write+0x180>
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d017      	beq.n	8004924 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048f8:	781a      	ldrb	r2, [r3, #0]
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004904:	1c5a      	adds	r2, r3, #1
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800490e:	3b01      	subs	r3, #1
 8004910:	b29a      	uxth	r2, r3
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800491a:	b29b      	uxth	r3, r3
 800491c:	3b01      	subs	r3, #1
 800491e:	b29a      	uxth	r2, r3
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004928:	2b00      	cmp	r3, #0
 800492a:	d1aa      	bne.n	8004882 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800492c:	697a      	ldr	r2, [r7, #20]
 800492e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004930:	68f8      	ldr	r0, [r7, #12]
 8004932:	f000 f9de 	bl	8004cf2 <I2C_WaitOnBTFFlagUntilTimeout>
 8004936:	4603      	mov	r3, r0
 8004938:	2b00      	cmp	r3, #0
 800493a:	d00d      	beq.n	8004958 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004940:	2b04      	cmp	r3, #4
 8004942:	d107      	bne.n	8004954 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	681a      	ldr	r2, [r3, #0]
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004952:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004954:	2301      	movs	r3, #1
 8004956:	e016      	b.n	8004986 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	681a      	ldr	r2, [r3, #0]
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004966:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	2220      	movs	r2, #32
 800496c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	2200      	movs	r2, #0
 8004974:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	2200      	movs	r2, #0
 800497c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004980:	2300      	movs	r3, #0
 8004982:	e000      	b.n	8004986 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004984:	2302      	movs	r3, #2
  }
}
 8004986:	4618      	mov	r0, r3
 8004988:	3718      	adds	r7, #24
 800498a:	46bd      	mov	sp, r7
 800498c:	bd80      	pop	{r7, pc}
 800498e:	bf00      	nop
 8004990:	00100002 	.word	0x00100002
 8004994:	ffff0000 	.word	0xffff0000

08004998 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004998:	b580      	push	{r7, lr}
 800499a:	b088      	sub	sp, #32
 800499c:	af02      	add	r7, sp, #8
 800499e:	60f8      	str	r0, [r7, #12]
 80049a0:	4608      	mov	r0, r1
 80049a2:	4611      	mov	r1, r2
 80049a4:	461a      	mov	r2, r3
 80049a6:	4603      	mov	r3, r0
 80049a8:	817b      	strh	r3, [r7, #10]
 80049aa:	460b      	mov	r3, r1
 80049ac:	813b      	strh	r3, [r7, #8]
 80049ae:	4613      	mov	r3, r2
 80049b0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	681a      	ldr	r2, [r3, #0]
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80049c0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80049c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049c4:	9300      	str	r3, [sp, #0]
 80049c6:	6a3b      	ldr	r3, [r7, #32]
 80049c8:	2200      	movs	r2, #0
 80049ca:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80049ce:	68f8      	ldr	r0, [r7, #12]
 80049d0:	f000 f878 	bl	8004ac4 <I2C_WaitOnFlagUntilTimeout>
 80049d4:	4603      	mov	r3, r0
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d00d      	beq.n	80049f6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049e4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80049e8:	d103      	bne.n	80049f2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	f44f 7200 	mov.w	r2, #512	; 0x200
 80049f0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80049f2:	2303      	movs	r3, #3
 80049f4:	e05f      	b.n	8004ab6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80049f6:	897b      	ldrh	r3, [r7, #10]
 80049f8:	b2db      	uxtb	r3, r3
 80049fa:	461a      	mov	r2, r3
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004a04:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004a06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a08:	6a3a      	ldr	r2, [r7, #32]
 8004a0a:	492d      	ldr	r1, [pc, #180]	; (8004ac0 <I2C_RequestMemoryWrite+0x128>)
 8004a0c:	68f8      	ldr	r0, [r7, #12]
 8004a0e:	f000 f8b0 	bl	8004b72 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004a12:	4603      	mov	r3, r0
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d001      	beq.n	8004a1c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004a18:	2301      	movs	r3, #1
 8004a1a:	e04c      	b.n	8004ab6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a1c:	2300      	movs	r3, #0
 8004a1e:	617b      	str	r3, [r7, #20]
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	695b      	ldr	r3, [r3, #20]
 8004a26:	617b      	str	r3, [r7, #20]
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	699b      	ldr	r3, [r3, #24]
 8004a2e:	617b      	str	r3, [r7, #20]
 8004a30:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004a32:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a34:	6a39      	ldr	r1, [r7, #32]
 8004a36:	68f8      	ldr	r0, [r7, #12]
 8004a38:	f000 f91a 	bl	8004c70 <I2C_WaitOnTXEFlagUntilTimeout>
 8004a3c:	4603      	mov	r3, r0
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d00d      	beq.n	8004a5e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a46:	2b04      	cmp	r3, #4
 8004a48:	d107      	bne.n	8004a5a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	681a      	ldr	r2, [r3, #0]
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a58:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004a5a:	2301      	movs	r3, #1
 8004a5c:	e02b      	b.n	8004ab6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004a5e:	88fb      	ldrh	r3, [r7, #6]
 8004a60:	2b01      	cmp	r3, #1
 8004a62:	d105      	bne.n	8004a70 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004a64:	893b      	ldrh	r3, [r7, #8]
 8004a66:	b2da      	uxtb	r2, r3
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	611a      	str	r2, [r3, #16]
 8004a6e:	e021      	b.n	8004ab4 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004a70:	893b      	ldrh	r3, [r7, #8]
 8004a72:	0a1b      	lsrs	r3, r3, #8
 8004a74:	b29b      	uxth	r3, r3
 8004a76:	b2da      	uxtb	r2, r3
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004a7e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a80:	6a39      	ldr	r1, [r7, #32]
 8004a82:	68f8      	ldr	r0, [r7, #12]
 8004a84:	f000 f8f4 	bl	8004c70 <I2C_WaitOnTXEFlagUntilTimeout>
 8004a88:	4603      	mov	r3, r0
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d00d      	beq.n	8004aaa <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a92:	2b04      	cmp	r3, #4
 8004a94:	d107      	bne.n	8004aa6 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	681a      	ldr	r2, [r3, #0]
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004aa4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004aa6:	2301      	movs	r3, #1
 8004aa8:	e005      	b.n	8004ab6 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004aaa:	893b      	ldrh	r3, [r7, #8]
 8004aac:	b2da      	uxtb	r2, r3
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004ab4:	2300      	movs	r3, #0
}
 8004ab6:	4618      	mov	r0, r3
 8004ab8:	3718      	adds	r7, #24
 8004aba:	46bd      	mov	sp, r7
 8004abc:	bd80      	pop	{r7, pc}
 8004abe:	bf00      	nop
 8004ac0:	00010002 	.word	0x00010002

08004ac4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004ac4:	b580      	push	{r7, lr}
 8004ac6:	b084      	sub	sp, #16
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	60f8      	str	r0, [r7, #12]
 8004acc:	60b9      	str	r1, [r7, #8]
 8004ace:	603b      	str	r3, [r7, #0]
 8004ad0:	4613      	mov	r3, r2
 8004ad2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004ad4:	e025      	b.n	8004b22 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ad6:	683b      	ldr	r3, [r7, #0]
 8004ad8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004adc:	d021      	beq.n	8004b22 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ade:	f7fe fae5 	bl	80030ac <HAL_GetTick>
 8004ae2:	4602      	mov	r2, r0
 8004ae4:	69bb      	ldr	r3, [r7, #24]
 8004ae6:	1ad3      	subs	r3, r2, r3
 8004ae8:	683a      	ldr	r2, [r7, #0]
 8004aea:	429a      	cmp	r2, r3
 8004aec:	d302      	bcc.n	8004af4 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d116      	bne.n	8004b22 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	2200      	movs	r2, #0
 8004af8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	2220      	movs	r2, #32
 8004afe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	2200      	movs	r2, #0
 8004b06:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b0e:	f043 0220 	orr.w	r2, r3, #32
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	2200      	movs	r2, #0
 8004b1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004b1e:	2301      	movs	r3, #1
 8004b20:	e023      	b.n	8004b6a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004b22:	68bb      	ldr	r3, [r7, #8]
 8004b24:	0c1b      	lsrs	r3, r3, #16
 8004b26:	b2db      	uxtb	r3, r3
 8004b28:	2b01      	cmp	r3, #1
 8004b2a:	d10d      	bne.n	8004b48 <I2C_WaitOnFlagUntilTimeout+0x84>
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	695b      	ldr	r3, [r3, #20]
 8004b32:	43da      	mvns	r2, r3
 8004b34:	68bb      	ldr	r3, [r7, #8]
 8004b36:	4013      	ands	r3, r2
 8004b38:	b29b      	uxth	r3, r3
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	bf0c      	ite	eq
 8004b3e:	2301      	moveq	r3, #1
 8004b40:	2300      	movne	r3, #0
 8004b42:	b2db      	uxtb	r3, r3
 8004b44:	461a      	mov	r2, r3
 8004b46:	e00c      	b.n	8004b62 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	699b      	ldr	r3, [r3, #24]
 8004b4e:	43da      	mvns	r2, r3
 8004b50:	68bb      	ldr	r3, [r7, #8]
 8004b52:	4013      	ands	r3, r2
 8004b54:	b29b      	uxth	r3, r3
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	bf0c      	ite	eq
 8004b5a:	2301      	moveq	r3, #1
 8004b5c:	2300      	movne	r3, #0
 8004b5e:	b2db      	uxtb	r3, r3
 8004b60:	461a      	mov	r2, r3
 8004b62:	79fb      	ldrb	r3, [r7, #7]
 8004b64:	429a      	cmp	r2, r3
 8004b66:	d0b6      	beq.n	8004ad6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004b68:	2300      	movs	r3, #0
}
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	3710      	adds	r7, #16
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	bd80      	pop	{r7, pc}

08004b72 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004b72:	b580      	push	{r7, lr}
 8004b74:	b084      	sub	sp, #16
 8004b76:	af00      	add	r7, sp, #0
 8004b78:	60f8      	str	r0, [r7, #12]
 8004b7a:	60b9      	str	r1, [r7, #8]
 8004b7c:	607a      	str	r2, [r7, #4]
 8004b7e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004b80:	e051      	b.n	8004c26 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	695b      	ldr	r3, [r3, #20]
 8004b88:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004b8c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004b90:	d123      	bne.n	8004bda <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	681a      	ldr	r2, [r3, #0]
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ba0:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004baa:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	2200      	movs	r2, #0
 8004bb0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	2220      	movs	r2, #32
 8004bb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	2200      	movs	r2, #0
 8004bbe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bc6:	f043 0204 	orr.w	r2, r3, #4
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004bd6:	2301      	movs	r3, #1
 8004bd8:	e046      	b.n	8004c68 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004be0:	d021      	beq.n	8004c26 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004be2:	f7fe fa63 	bl	80030ac <HAL_GetTick>
 8004be6:	4602      	mov	r2, r0
 8004be8:	683b      	ldr	r3, [r7, #0]
 8004bea:	1ad3      	subs	r3, r2, r3
 8004bec:	687a      	ldr	r2, [r7, #4]
 8004bee:	429a      	cmp	r2, r3
 8004bf0:	d302      	bcc.n	8004bf8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d116      	bne.n	8004c26 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	2220      	movs	r2, #32
 8004c02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	2200      	movs	r2, #0
 8004c0a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c12:	f043 0220 	orr.w	r2, r3, #32
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004c22:	2301      	movs	r3, #1
 8004c24:	e020      	b.n	8004c68 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004c26:	68bb      	ldr	r3, [r7, #8]
 8004c28:	0c1b      	lsrs	r3, r3, #16
 8004c2a:	b2db      	uxtb	r3, r3
 8004c2c:	2b01      	cmp	r3, #1
 8004c2e:	d10c      	bne.n	8004c4a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	695b      	ldr	r3, [r3, #20]
 8004c36:	43da      	mvns	r2, r3
 8004c38:	68bb      	ldr	r3, [r7, #8]
 8004c3a:	4013      	ands	r3, r2
 8004c3c:	b29b      	uxth	r3, r3
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	bf14      	ite	ne
 8004c42:	2301      	movne	r3, #1
 8004c44:	2300      	moveq	r3, #0
 8004c46:	b2db      	uxtb	r3, r3
 8004c48:	e00b      	b.n	8004c62 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	699b      	ldr	r3, [r3, #24]
 8004c50:	43da      	mvns	r2, r3
 8004c52:	68bb      	ldr	r3, [r7, #8]
 8004c54:	4013      	ands	r3, r2
 8004c56:	b29b      	uxth	r3, r3
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	bf14      	ite	ne
 8004c5c:	2301      	movne	r3, #1
 8004c5e:	2300      	moveq	r3, #0
 8004c60:	b2db      	uxtb	r3, r3
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d18d      	bne.n	8004b82 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004c66:	2300      	movs	r3, #0
}
 8004c68:	4618      	mov	r0, r3
 8004c6a:	3710      	adds	r7, #16
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	bd80      	pop	{r7, pc}

08004c70 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004c70:	b580      	push	{r7, lr}
 8004c72:	b084      	sub	sp, #16
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	60f8      	str	r0, [r7, #12]
 8004c78:	60b9      	str	r1, [r7, #8]
 8004c7a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004c7c:	e02d      	b.n	8004cda <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004c7e:	68f8      	ldr	r0, [r7, #12]
 8004c80:	f000 f878 	bl	8004d74 <I2C_IsAcknowledgeFailed>
 8004c84:	4603      	mov	r3, r0
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d001      	beq.n	8004c8e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004c8a:	2301      	movs	r3, #1
 8004c8c:	e02d      	b.n	8004cea <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c8e:	68bb      	ldr	r3, [r7, #8]
 8004c90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c94:	d021      	beq.n	8004cda <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c96:	f7fe fa09 	bl	80030ac <HAL_GetTick>
 8004c9a:	4602      	mov	r2, r0
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	1ad3      	subs	r3, r2, r3
 8004ca0:	68ba      	ldr	r2, [r7, #8]
 8004ca2:	429a      	cmp	r2, r3
 8004ca4:	d302      	bcc.n	8004cac <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004ca6:	68bb      	ldr	r3, [r7, #8]
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d116      	bne.n	8004cda <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	2200      	movs	r2, #0
 8004cb0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	2220      	movs	r2, #32
 8004cb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cc6:	f043 0220 	orr.w	r2, r3, #32
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	2200      	movs	r2, #0
 8004cd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004cd6:	2301      	movs	r3, #1
 8004cd8:	e007      	b.n	8004cea <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	695b      	ldr	r3, [r3, #20]
 8004ce0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ce4:	2b80      	cmp	r3, #128	; 0x80
 8004ce6:	d1ca      	bne.n	8004c7e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004ce8:	2300      	movs	r3, #0
}
 8004cea:	4618      	mov	r0, r3
 8004cec:	3710      	adds	r7, #16
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	bd80      	pop	{r7, pc}

08004cf2 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004cf2:	b580      	push	{r7, lr}
 8004cf4:	b084      	sub	sp, #16
 8004cf6:	af00      	add	r7, sp, #0
 8004cf8:	60f8      	str	r0, [r7, #12]
 8004cfa:	60b9      	str	r1, [r7, #8]
 8004cfc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004cfe:	e02d      	b.n	8004d5c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004d00:	68f8      	ldr	r0, [r7, #12]
 8004d02:	f000 f837 	bl	8004d74 <I2C_IsAcknowledgeFailed>
 8004d06:	4603      	mov	r3, r0
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d001      	beq.n	8004d10 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004d0c:	2301      	movs	r3, #1
 8004d0e:	e02d      	b.n	8004d6c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d10:	68bb      	ldr	r3, [r7, #8]
 8004d12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d16:	d021      	beq.n	8004d5c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d18:	f7fe f9c8 	bl	80030ac <HAL_GetTick>
 8004d1c:	4602      	mov	r2, r0
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	1ad3      	subs	r3, r2, r3
 8004d22:	68ba      	ldr	r2, [r7, #8]
 8004d24:	429a      	cmp	r2, r3
 8004d26:	d302      	bcc.n	8004d2e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004d28:	68bb      	ldr	r3, [r7, #8]
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d116      	bne.n	8004d5c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	2200      	movs	r2, #0
 8004d32:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	2220      	movs	r2, #32
 8004d38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	2200      	movs	r2, #0
 8004d40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d48:	f043 0220 	orr.w	r2, r3, #32
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	2200      	movs	r2, #0
 8004d54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004d58:	2301      	movs	r3, #1
 8004d5a:	e007      	b.n	8004d6c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	695b      	ldr	r3, [r3, #20]
 8004d62:	f003 0304 	and.w	r3, r3, #4
 8004d66:	2b04      	cmp	r3, #4
 8004d68:	d1ca      	bne.n	8004d00 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004d6a:	2300      	movs	r3, #0
}
 8004d6c:	4618      	mov	r0, r3
 8004d6e:	3710      	adds	r7, #16
 8004d70:	46bd      	mov	sp, r7
 8004d72:	bd80      	pop	{r7, pc}

08004d74 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004d74:	b480      	push	{r7}
 8004d76:	b083      	sub	sp, #12
 8004d78:	af00      	add	r7, sp, #0
 8004d7a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	695b      	ldr	r3, [r3, #20]
 8004d82:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d86:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004d8a:	d11b      	bne.n	8004dc4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004d94:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	2200      	movs	r2, #0
 8004d9a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	2220      	movs	r2, #32
 8004da0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	2200      	movs	r2, #0
 8004da8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004db0:	f043 0204 	orr.w	r2, r3, #4
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	2200      	movs	r2, #0
 8004dbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004dc0:	2301      	movs	r3, #1
 8004dc2:	e000      	b.n	8004dc6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004dc4:	2300      	movs	r3, #0
}
 8004dc6:	4618      	mov	r0, r3
 8004dc8:	370c      	adds	r7, #12
 8004dca:	46bd      	mov	sp, r7
 8004dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd0:	4770      	bx	lr
	...

08004dd4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004dd4:	b580      	push	{r7, lr}
 8004dd6:	b086      	sub	sp, #24
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d101      	bne.n	8004de6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004de2:	2301      	movs	r3, #1
 8004de4:	e267      	b.n	80052b6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	f003 0301 	and.w	r3, r3, #1
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d075      	beq.n	8004ede <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004df2:	4b88      	ldr	r3, [pc, #544]	; (8005014 <HAL_RCC_OscConfig+0x240>)
 8004df4:	689b      	ldr	r3, [r3, #8]
 8004df6:	f003 030c 	and.w	r3, r3, #12
 8004dfa:	2b04      	cmp	r3, #4
 8004dfc:	d00c      	beq.n	8004e18 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004dfe:	4b85      	ldr	r3, [pc, #532]	; (8005014 <HAL_RCC_OscConfig+0x240>)
 8004e00:	689b      	ldr	r3, [r3, #8]
 8004e02:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004e06:	2b08      	cmp	r3, #8
 8004e08:	d112      	bne.n	8004e30 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004e0a:	4b82      	ldr	r3, [pc, #520]	; (8005014 <HAL_RCC_OscConfig+0x240>)
 8004e0c:	685b      	ldr	r3, [r3, #4]
 8004e0e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004e12:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004e16:	d10b      	bne.n	8004e30 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e18:	4b7e      	ldr	r3, [pc, #504]	; (8005014 <HAL_RCC_OscConfig+0x240>)
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d05b      	beq.n	8004edc <HAL_RCC_OscConfig+0x108>
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	685b      	ldr	r3, [r3, #4]
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d157      	bne.n	8004edc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004e2c:	2301      	movs	r3, #1
 8004e2e:	e242      	b.n	80052b6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	685b      	ldr	r3, [r3, #4]
 8004e34:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e38:	d106      	bne.n	8004e48 <HAL_RCC_OscConfig+0x74>
 8004e3a:	4b76      	ldr	r3, [pc, #472]	; (8005014 <HAL_RCC_OscConfig+0x240>)
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	4a75      	ldr	r2, [pc, #468]	; (8005014 <HAL_RCC_OscConfig+0x240>)
 8004e40:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004e44:	6013      	str	r3, [r2, #0]
 8004e46:	e01d      	b.n	8004e84 <HAL_RCC_OscConfig+0xb0>
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	685b      	ldr	r3, [r3, #4]
 8004e4c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004e50:	d10c      	bne.n	8004e6c <HAL_RCC_OscConfig+0x98>
 8004e52:	4b70      	ldr	r3, [pc, #448]	; (8005014 <HAL_RCC_OscConfig+0x240>)
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	4a6f      	ldr	r2, [pc, #444]	; (8005014 <HAL_RCC_OscConfig+0x240>)
 8004e58:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004e5c:	6013      	str	r3, [r2, #0]
 8004e5e:	4b6d      	ldr	r3, [pc, #436]	; (8005014 <HAL_RCC_OscConfig+0x240>)
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	4a6c      	ldr	r2, [pc, #432]	; (8005014 <HAL_RCC_OscConfig+0x240>)
 8004e64:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004e68:	6013      	str	r3, [r2, #0]
 8004e6a:	e00b      	b.n	8004e84 <HAL_RCC_OscConfig+0xb0>
 8004e6c:	4b69      	ldr	r3, [pc, #420]	; (8005014 <HAL_RCC_OscConfig+0x240>)
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	4a68      	ldr	r2, [pc, #416]	; (8005014 <HAL_RCC_OscConfig+0x240>)
 8004e72:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004e76:	6013      	str	r3, [r2, #0]
 8004e78:	4b66      	ldr	r3, [pc, #408]	; (8005014 <HAL_RCC_OscConfig+0x240>)
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	4a65      	ldr	r2, [pc, #404]	; (8005014 <HAL_RCC_OscConfig+0x240>)
 8004e7e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004e82:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	685b      	ldr	r3, [r3, #4]
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d013      	beq.n	8004eb4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e8c:	f7fe f90e 	bl	80030ac <HAL_GetTick>
 8004e90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e92:	e008      	b.n	8004ea6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004e94:	f7fe f90a 	bl	80030ac <HAL_GetTick>
 8004e98:	4602      	mov	r2, r0
 8004e9a:	693b      	ldr	r3, [r7, #16]
 8004e9c:	1ad3      	subs	r3, r2, r3
 8004e9e:	2b64      	cmp	r3, #100	; 0x64
 8004ea0:	d901      	bls.n	8004ea6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004ea2:	2303      	movs	r3, #3
 8004ea4:	e207      	b.n	80052b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ea6:	4b5b      	ldr	r3, [pc, #364]	; (8005014 <HAL_RCC_OscConfig+0x240>)
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d0f0      	beq.n	8004e94 <HAL_RCC_OscConfig+0xc0>
 8004eb2:	e014      	b.n	8004ede <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004eb4:	f7fe f8fa 	bl	80030ac <HAL_GetTick>
 8004eb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004eba:	e008      	b.n	8004ece <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004ebc:	f7fe f8f6 	bl	80030ac <HAL_GetTick>
 8004ec0:	4602      	mov	r2, r0
 8004ec2:	693b      	ldr	r3, [r7, #16]
 8004ec4:	1ad3      	subs	r3, r2, r3
 8004ec6:	2b64      	cmp	r3, #100	; 0x64
 8004ec8:	d901      	bls.n	8004ece <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004eca:	2303      	movs	r3, #3
 8004ecc:	e1f3      	b.n	80052b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004ece:	4b51      	ldr	r3, [pc, #324]	; (8005014 <HAL_RCC_OscConfig+0x240>)
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d1f0      	bne.n	8004ebc <HAL_RCC_OscConfig+0xe8>
 8004eda:	e000      	b.n	8004ede <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004edc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	f003 0302 	and.w	r3, r3, #2
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d063      	beq.n	8004fb2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004eea:	4b4a      	ldr	r3, [pc, #296]	; (8005014 <HAL_RCC_OscConfig+0x240>)
 8004eec:	689b      	ldr	r3, [r3, #8]
 8004eee:	f003 030c 	and.w	r3, r3, #12
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d00b      	beq.n	8004f0e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004ef6:	4b47      	ldr	r3, [pc, #284]	; (8005014 <HAL_RCC_OscConfig+0x240>)
 8004ef8:	689b      	ldr	r3, [r3, #8]
 8004efa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004efe:	2b08      	cmp	r3, #8
 8004f00:	d11c      	bne.n	8004f3c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004f02:	4b44      	ldr	r3, [pc, #272]	; (8005014 <HAL_RCC_OscConfig+0x240>)
 8004f04:	685b      	ldr	r3, [r3, #4]
 8004f06:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d116      	bne.n	8004f3c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004f0e:	4b41      	ldr	r3, [pc, #260]	; (8005014 <HAL_RCC_OscConfig+0x240>)
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f003 0302 	and.w	r3, r3, #2
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d005      	beq.n	8004f26 <HAL_RCC_OscConfig+0x152>
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	68db      	ldr	r3, [r3, #12]
 8004f1e:	2b01      	cmp	r3, #1
 8004f20:	d001      	beq.n	8004f26 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004f22:	2301      	movs	r3, #1
 8004f24:	e1c7      	b.n	80052b6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f26:	4b3b      	ldr	r3, [pc, #236]	; (8005014 <HAL_RCC_OscConfig+0x240>)
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	691b      	ldr	r3, [r3, #16]
 8004f32:	00db      	lsls	r3, r3, #3
 8004f34:	4937      	ldr	r1, [pc, #220]	; (8005014 <HAL_RCC_OscConfig+0x240>)
 8004f36:	4313      	orrs	r3, r2
 8004f38:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004f3a:	e03a      	b.n	8004fb2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	68db      	ldr	r3, [r3, #12]
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d020      	beq.n	8004f86 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004f44:	4b34      	ldr	r3, [pc, #208]	; (8005018 <HAL_RCC_OscConfig+0x244>)
 8004f46:	2201      	movs	r2, #1
 8004f48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f4a:	f7fe f8af 	bl	80030ac <HAL_GetTick>
 8004f4e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f50:	e008      	b.n	8004f64 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004f52:	f7fe f8ab 	bl	80030ac <HAL_GetTick>
 8004f56:	4602      	mov	r2, r0
 8004f58:	693b      	ldr	r3, [r7, #16]
 8004f5a:	1ad3      	subs	r3, r2, r3
 8004f5c:	2b02      	cmp	r3, #2
 8004f5e:	d901      	bls.n	8004f64 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004f60:	2303      	movs	r3, #3
 8004f62:	e1a8      	b.n	80052b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f64:	4b2b      	ldr	r3, [pc, #172]	; (8005014 <HAL_RCC_OscConfig+0x240>)
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f003 0302 	and.w	r3, r3, #2
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d0f0      	beq.n	8004f52 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f70:	4b28      	ldr	r3, [pc, #160]	; (8005014 <HAL_RCC_OscConfig+0x240>)
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	691b      	ldr	r3, [r3, #16]
 8004f7c:	00db      	lsls	r3, r3, #3
 8004f7e:	4925      	ldr	r1, [pc, #148]	; (8005014 <HAL_RCC_OscConfig+0x240>)
 8004f80:	4313      	orrs	r3, r2
 8004f82:	600b      	str	r3, [r1, #0]
 8004f84:	e015      	b.n	8004fb2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004f86:	4b24      	ldr	r3, [pc, #144]	; (8005018 <HAL_RCC_OscConfig+0x244>)
 8004f88:	2200      	movs	r2, #0
 8004f8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f8c:	f7fe f88e 	bl	80030ac <HAL_GetTick>
 8004f90:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004f92:	e008      	b.n	8004fa6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004f94:	f7fe f88a 	bl	80030ac <HAL_GetTick>
 8004f98:	4602      	mov	r2, r0
 8004f9a:	693b      	ldr	r3, [r7, #16]
 8004f9c:	1ad3      	subs	r3, r2, r3
 8004f9e:	2b02      	cmp	r3, #2
 8004fa0:	d901      	bls.n	8004fa6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004fa2:	2303      	movs	r3, #3
 8004fa4:	e187      	b.n	80052b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004fa6:	4b1b      	ldr	r3, [pc, #108]	; (8005014 <HAL_RCC_OscConfig+0x240>)
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f003 0302 	and.w	r3, r3, #2
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d1f0      	bne.n	8004f94 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f003 0308 	and.w	r3, r3, #8
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d036      	beq.n	800502c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	695b      	ldr	r3, [r3, #20]
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d016      	beq.n	8004ff4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004fc6:	4b15      	ldr	r3, [pc, #84]	; (800501c <HAL_RCC_OscConfig+0x248>)
 8004fc8:	2201      	movs	r2, #1
 8004fca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fcc:	f7fe f86e 	bl	80030ac <HAL_GetTick>
 8004fd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004fd2:	e008      	b.n	8004fe6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004fd4:	f7fe f86a 	bl	80030ac <HAL_GetTick>
 8004fd8:	4602      	mov	r2, r0
 8004fda:	693b      	ldr	r3, [r7, #16]
 8004fdc:	1ad3      	subs	r3, r2, r3
 8004fde:	2b02      	cmp	r3, #2
 8004fe0:	d901      	bls.n	8004fe6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004fe2:	2303      	movs	r3, #3
 8004fe4:	e167      	b.n	80052b6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004fe6:	4b0b      	ldr	r3, [pc, #44]	; (8005014 <HAL_RCC_OscConfig+0x240>)
 8004fe8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004fea:	f003 0302 	and.w	r3, r3, #2
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d0f0      	beq.n	8004fd4 <HAL_RCC_OscConfig+0x200>
 8004ff2:	e01b      	b.n	800502c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004ff4:	4b09      	ldr	r3, [pc, #36]	; (800501c <HAL_RCC_OscConfig+0x248>)
 8004ff6:	2200      	movs	r2, #0
 8004ff8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ffa:	f7fe f857 	bl	80030ac <HAL_GetTick>
 8004ffe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005000:	e00e      	b.n	8005020 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005002:	f7fe f853 	bl	80030ac <HAL_GetTick>
 8005006:	4602      	mov	r2, r0
 8005008:	693b      	ldr	r3, [r7, #16]
 800500a:	1ad3      	subs	r3, r2, r3
 800500c:	2b02      	cmp	r3, #2
 800500e:	d907      	bls.n	8005020 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005010:	2303      	movs	r3, #3
 8005012:	e150      	b.n	80052b6 <HAL_RCC_OscConfig+0x4e2>
 8005014:	40023800 	.word	0x40023800
 8005018:	42470000 	.word	0x42470000
 800501c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005020:	4b88      	ldr	r3, [pc, #544]	; (8005244 <HAL_RCC_OscConfig+0x470>)
 8005022:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005024:	f003 0302 	and.w	r3, r3, #2
 8005028:	2b00      	cmp	r3, #0
 800502a:	d1ea      	bne.n	8005002 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	f003 0304 	and.w	r3, r3, #4
 8005034:	2b00      	cmp	r3, #0
 8005036:	f000 8097 	beq.w	8005168 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800503a:	2300      	movs	r3, #0
 800503c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800503e:	4b81      	ldr	r3, [pc, #516]	; (8005244 <HAL_RCC_OscConfig+0x470>)
 8005040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005042:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005046:	2b00      	cmp	r3, #0
 8005048:	d10f      	bne.n	800506a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800504a:	2300      	movs	r3, #0
 800504c:	60bb      	str	r3, [r7, #8]
 800504e:	4b7d      	ldr	r3, [pc, #500]	; (8005244 <HAL_RCC_OscConfig+0x470>)
 8005050:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005052:	4a7c      	ldr	r2, [pc, #496]	; (8005244 <HAL_RCC_OscConfig+0x470>)
 8005054:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005058:	6413      	str	r3, [r2, #64]	; 0x40
 800505a:	4b7a      	ldr	r3, [pc, #488]	; (8005244 <HAL_RCC_OscConfig+0x470>)
 800505c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800505e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005062:	60bb      	str	r3, [r7, #8]
 8005064:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005066:	2301      	movs	r3, #1
 8005068:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800506a:	4b77      	ldr	r3, [pc, #476]	; (8005248 <HAL_RCC_OscConfig+0x474>)
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005072:	2b00      	cmp	r3, #0
 8005074:	d118      	bne.n	80050a8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005076:	4b74      	ldr	r3, [pc, #464]	; (8005248 <HAL_RCC_OscConfig+0x474>)
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	4a73      	ldr	r2, [pc, #460]	; (8005248 <HAL_RCC_OscConfig+0x474>)
 800507c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005080:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005082:	f7fe f813 	bl	80030ac <HAL_GetTick>
 8005086:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005088:	e008      	b.n	800509c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800508a:	f7fe f80f 	bl	80030ac <HAL_GetTick>
 800508e:	4602      	mov	r2, r0
 8005090:	693b      	ldr	r3, [r7, #16]
 8005092:	1ad3      	subs	r3, r2, r3
 8005094:	2b02      	cmp	r3, #2
 8005096:	d901      	bls.n	800509c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005098:	2303      	movs	r3, #3
 800509a:	e10c      	b.n	80052b6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800509c:	4b6a      	ldr	r3, [pc, #424]	; (8005248 <HAL_RCC_OscConfig+0x474>)
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d0f0      	beq.n	800508a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	689b      	ldr	r3, [r3, #8]
 80050ac:	2b01      	cmp	r3, #1
 80050ae:	d106      	bne.n	80050be <HAL_RCC_OscConfig+0x2ea>
 80050b0:	4b64      	ldr	r3, [pc, #400]	; (8005244 <HAL_RCC_OscConfig+0x470>)
 80050b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050b4:	4a63      	ldr	r2, [pc, #396]	; (8005244 <HAL_RCC_OscConfig+0x470>)
 80050b6:	f043 0301 	orr.w	r3, r3, #1
 80050ba:	6713      	str	r3, [r2, #112]	; 0x70
 80050bc:	e01c      	b.n	80050f8 <HAL_RCC_OscConfig+0x324>
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	689b      	ldr	r3, [r3, #8]
 80050c2:	2b05      	cmp	r3, #5
 80050c4:	d10c      	bne.n	80050e0 <HAL_RCC_OscConfig+0x30c>
 80050c6:	4b5f      	ldr	r3, [pc, #380]	; (8005244 <HAL_RCC_OscConfig+0x470>)
 80050c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050ca:	4a5e      	ldr	r2, [pc, #376]	; (8005244 <HAL_RCC_OscConfig+0x470>)
 80050cc:	f043 0304 	orr.w	r3, r3, #4
 80050d0:	6713      	str	r3, [r2, #112]	; 0x70
 80050d2:	4b5c      	ldr	r3, [pc, #368]	; (8005244 <HAL_RCC_OscConfig+0x470>)
 80050d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050d6:	4a5b      	ldr	r2, [pc, #364]	; (8005244 <HAL_RCC_OscConfig+0x470>)
 80050d8:	f043 0301 	orr.w	r3, r3, #1
 80050dc:	6713      	str	r3, [r2, #112]	; 0x70
 80050de:	e00b      	b.n	80050f8 <HAL_RCC_OscConfig+0x324>
 80050e0:	4b58      	ldr	r3, [pc, #352]	; (8005244 <HAL_RCC_OscConfig+0x470>)
 80050e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050e4:	4a57      	ldr	r2, [pc, #348]	; (8005244 <HAL_RCC_OscConfig+0x470>)
 80050e6:	f023 0301 	bic.w	r3, r3, #1
 80050ea:	6713      	str	r3, [r2, #112]	; 0x70
 80050ec:	4b55      	ldr	r3, [pc, #340]	; (8005244 <HAL_RCC_OscConfig+0x470>)
 80050ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050f0:	4a54      	ldr	r2, [pc, #336]	; (8005244 <HAL_RCC_OscConfig+0x470>)
 80050f2:	f023 0304 	bic.w	r3, r3, #4
 80050f6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	689b      	ldr	r3, [r3, #8]
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d015      	beq.n	800512c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005100:	f7fd ffd4 	bl	80030ac <HAL_GetTick>
 8005104:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005106:	e00a      	b.n	800511e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005108:	f7fd ffd0 	bl	80030ac <HAL_GetTick>
 800510c:	4602      	mov	r2, r0
 800510e:	693b      	ldr	r3, [r7, #16]
 8005110:	1ad3      	subs	r3, r2, r3
 8005112:	f241 3288 	movw	r2, #5000	; 0x1388
 8005116:	4293      	cmp	r3, r2
 8005118:	d901      	bls.n	800511e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800511a:	2303      	movs	r3, #3
 800511c:	e0cb      	b.n	80052b6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800511e:	4b49      	ldr	r3, [pc, #292]	; (8005244 <HAL_RCC_OscConfig+0x470>)
 8005120:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005122:	f003 0302 	and.w	r3, r3, #2
 8005126:	2b00      	cmp	r3, #0
 8005128:	d0ee      	beq.n	8005108 <HAL_RCC_OscConfig+0x334>
 800512a:	e014      	b.n	8005156 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800512c:	f7fd ffbe 	bl	80030ac <HAL_GetTick>
 8005130:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005132:	e00a      	b.n	800514a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005134:	f7fd ffba 	bl	80030ac <HAL_GetTick>
 8005138:	4602      	mov	r2, r0
 800513a:	693b      	ldr	r3, [r7, #16]
 800513c:	1ad3      	subs	r3, r2, r3
 800513e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005142:	4293      	cmp	r3, r2
 8005144:	d901      	bls.n	800514a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005146:	2303      	movs	r3, #3
 8005148:	e0b5      	b.n	80052b6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800514a:	4b3e      	ldr	r3, [pc, #248]	; (8005244 <HAL_RCC_OscConfig+0x470>)
 800514c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800514e:	f003 0302 	and.w	r3, r3, #2
 8005152:	2b00      	cmp	r3, #0
 8005154:	d1ee      	bne.n	8005134 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005156:	7dfb      	ldrb	r3, [r7, #23]
 8005158:	2b01      	cmp	r3, #1
 800515a:	d105      	bne.n	8005168 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800515c:	4b39      	ldr	r3, [pc, #228]	; (8005244 <HAL_RCC_OscConfig+0x470>)
 800515e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005160:	4a38      	ldr	r2, [pc, #224]	; (8005244 <HAL_RCC_OscConfig+0x470>)
 8005162:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005166:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	699b      	ldr	r3, [r3, #24]
 800516c:	2b00      	cmp	r3, #0
 800516e:	f000 80a1 	beq.w	80052b4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005172:	4b34      	ldr	r3, [pc, #208]	; (8005244 <HAL_RCC_OscConfig+0x470>)
 8005174:	689b      	ldr	r3, [r3, #8]
 8005176:	f003 030c 	and.w	r3, r3, #12
 800517a:	2b08      	cmp	r3, #8
 800517c:	d05c      	beq.n	8005238 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	699b      	ldr	r3, [r3, #24]
 8005182:	2b02      	cmp	r3, #2
 8005184:	d141      	bne.n	800520a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005186:	4b31      	ldr	r3, [pc, #196]	; (800524c <HAL_RCC_OscConfig+0x478>)
 8005188:	2200      	movs	r2, #0
 800518a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800518c:	f7fd ff8e 	bl	80030ac <HAL_GetTick>
 8005190:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005192:	e008      	b.n	80051a6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005194:	f7fd ff8a 	bl	80030ac <HAL_GetTick>
 8005198:	4602      	mov	r2, r0
 800519a:	693b      	ldr	r3, [r7, #16]
 800519c:	1ad3      	subs	r3, r2, r3
 800519e:	2b02      	cmp	r3, #2
 80051a0:	d901      	bls.n	80051a6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80051a2:	2303      	movs	r3, #3
 80051a4:	e087      	b.n	80052b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80051a6:	4b27      	ldr	r3, [pc, #156]	; (8005244 <HAL_RCC_OscConfig+0x470>)
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d1f0      	bne.n	8005194 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	69da      	ldr	r2, [r3, #28]
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	6a1b      	ldr	r3, [r3, #32]
 80051ba:	431a      	orrs	r2, r3
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051c0:	019b      	lsls	r3, r3, #6
 80051c2:	431a      	orrs	r2, r3
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051c8:	085b      	lsrs	r3, r3, #1
 80051ca:	3b01      	subs	r3, #1
 80051cc:	041b      	lsls	r3, r3, #16
 80051ce:	431a      	orrs	r2, r3
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051d4:	061b      	lsls	r3, r3, #24
 80051d6:	491b      	ldr	r1, [pc, #108]	; (8005244 <HAL_RCC_OscConfig+0x470>)
 80051d8:	4313      	orrs	r3, r2
 80051da:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80051dc:	4b1b      	ldr	r3, [pc, #108]	; (800524c <HAL_RCC_OscConfig+0x478>)
 80051de:	2201      	movs	r2, #1
 80051e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051e2:	f7fd ff63 	bl	80030ac <HAL_GetTick>
 80051e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80051e8:	e008      	b.n	80051fc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80051ea:	f7fd ff5f 	bl	80030ac <HAL_GetTick>
 80051ee:	4602      	mov	r2, r0
 80051f0:	693b      	ldr	r3, [r7, #16]
 80051f2:	1ad3      	subs	r3, r2, r3
 80051f4:	2b02      	cmp	r3, #2
 80051f6:	d901      	bls.n	80051fc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80051f8:	2303      	movs	r3, #3
 80051fa:	e05c      	b.n	80052b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80051fc:	4b11      	ldr	r3, [pc, #68]	; (8005244 <HAL_RCC_OscConfig+0x470>)
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005204:	2b00      	cmp	r3, #0
 8005206:	d0f0      	beq.n	80051ea <HAL_RCC_OscConfig+0x416>
 8005208:	e054      	b.n	80052b4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800520a:	4b10      	ldr	r3, [pc, #64]	; (800524c <HAL_RCC_OscConfig+0x478>)
 800520c:	2200      	movs	r2, #0
 800520e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005210:	f7fd ff4c 	bl	80030ac <HAL_GetTick>
 8005214:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005216:	e008      	b.n	800522a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005218:	f7fd ff48 	bl	80030ac <HAL_GetTick>
 800521c:	4602      	mov	r2, r0
 800521e:	693b      	ldr	r3, [r7, #16]
 8005220:	1ad3      	subs	r3, r2, r3
 8005222:	2b02      	cmp	r3, #2
 8005224:	d901      	bls.n	800522a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005226:	2303      	movs	r3, #3
 8005228:	e045      	b.n	80052b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800522a:	4b06      	ldr	r3, [pc, #24]	; (8005244 <HAL_RCC_OscConfig+0x470>)
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005232:	2b00      	cmp	r3, #0
 8005234:	d1f0      	bne.n	8005218 <HAL_RCC_OscConfig+0x444>
 8005236:	e03d      	b.n	80052b4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	699b      	ldr	r3, [r3, #24]
 800523c:	2b01      	cmp	r3, #1
 800523e:	d107      	bne.n	8005250 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005240:	2301      	movs	r3, #1
 8005242:	e038      	b.n	80052b6 <HAL_RCC_OscConfig+0x4e2>
 8005244:	40023800 	.word	0x40023800
 8005248:	40007000 	.word	0x40007000
 800524c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005250:	4b1b      	ldr	r3, [pc, #108]	; (80052c0 <HAL_RCC_OscConfig+0x4ec>)
 8005252:	685b      	ldr	r3, [r3, #4]
 8005254:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	699b      	ldr	r3, [r3, #24]
 800525a:	2b01      	cmp	r3, #1
 800525c:	d028      	beq.n	80052b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005268:	429a      	cmp	r2, r3
 800526a:	d121      	bne.n	80052b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005276:	429a      	cmp	r2, r3
 8005278:	d11a      	bne.n	80052b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800527a:	68fa      	ldr	r2, [r7, #12]
 800527c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005280:	4013      	ands	r3, r2
 8005282:	687a      	ldr	r2, [r7, #4]
 8005284:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005286:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005288:	4293      	cmp	r3, r2
 800528a:	d111      	bne.n	80052b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005296:	085b      	lsrs	r3, r3, #1
 8005298:	3b01      	subs	r3, #1
 800529a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800529c:	429a      	cmp	r2, r3
 800529e:	d107      	bne.n	80052b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052aa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80052ac:	429a      	cmp	r2, r3
 80052ae:	d001      	beq.n	80052b4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80052b0:	2301      	movs	r3, #1
 80052b2:	e000      	b.n	80052b6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80052b4:	2300      	movs	r3, #0
}
 80052b6:	4618      	mov	r0, r3
 80052b8:	3718      	adds	r7, #24
 80052ba:	46bd      	mov	sp, r7
 80052bc:	bd80      	pop	{r7, pc}
 80052be:	bf00      	nop
 80052c0:	40023800 	.word	0x40023800

080052c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80052c4:	b580      	push	{r7, lr}
 80052c6:	b084      	sub	sp, #16
 80052c8:	af00      	add	r7, sp, #0
 80052ca:	6078      	str	r0, [r7, #4]
 80052cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d101      	bne.n	80052d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80052d4:	2301      	movs	r3, #1
 80052d6:	e0cc      	b.n	8005472 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80052d8:	4b68      	ldr	r3, [pc, #416]	; (800547c <HAL_RCC_ClockConfig+0x1b8>)
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f003 0307 	and.w	r3, r3, #7
 80052e0:	683a      	ldr	r2, [r7, #0]
 80052e2:	429a      	cmp	r2, r3
 80052e4:	d90c      	bls.n	8005300 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80052e6:	4b65      	ldr	r3, [pc, #404]	; (800547c <HAL_RCC_ClockConfig+0x1b8>)
 80052e8:	683a      	ldr	r2, [r7, #0]
 80052ea:	b2d2      	uxtb	r2, r2
 80052ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80052ee:	4b63      	ldr	r3, [pc, #396]	; (800547c <HAL_RCC_ClockConfig+0x1b8>)
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f003 0307 	and.w	r3, r3, #7
 80052f6:	683a      	ldr	r2, [r7, #0]
 80052f8:	429a      	cmp	r2, r3
 80052fa:	d001      	beq.n	8005300 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80052fc:	2301      	movs	r3, #1
 80052fe:	e0b8      	b.n	8005472 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f003 0302 	and.w	r3, r3, #2
 8005308:	2b00      	cmp	r3, #0
 800530a:	d020      	beq.n	800534e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f003 0304 	and.w	r3, r3, #4
 8005314:	2b00      	cmp	r3, #0
 8005316:	d005      	beq.n	8005324 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005318:	4b59      	ldr	r3, [pc, #356]	; (8005480 <HAL_RCC_ClockConfig+0x1bc>)
 800531a:	689b      	ldr	r3, [r3, #8]
 800531c:	4a58      	ldr	r2, [pc, #352]	; (8005480 <HAL_RCC_ClockConfig+0x1bc>)
 800531e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005322:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	f003 0308 	and.w	r3, r3, #8
 800532c:	2b00      	cmp	r3, #0
 800532e:	d005      	beq.n	800533c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005330:	4b53      	ldr	r3, [pc, #332]	; (8005480 <HAL_RCC_ClockConfig+0x1bc>)
 8005332:	689b      	ldr	r3, [r3, #8]
 8005334:	4a52      	ldr	r2, [pc, #328]	; (8005480 <HAL_RCC_ClockConfig+0x1bc>)
 8005336:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800533a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800533c:	4b50      	ldr	r3, [pc, #320]	; (8005480 <HAL_RCC_ClockConfig+0x1bc>)
 800533e:	689b      	ldr	r3, [r3, #8]
 8005340:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	689b      	ldr	r3, [r3, #8]
 8005348:	494d      	ldr	r1, [pc, #308]	; (8005480 <HAL_RCC_ClockConfig+0x1bc>)
 800534a:	4313      	orrs	r3, r2
 800534c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	f003 0301 	and.w	r3, r3, #1
 8005356:	2b00      	cmp	r3, #0
 8005358:	d044      	beq.n	80053e4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	685b      	ldr	r3, [r3, #4]
 800535e:	2b01      	cmp	r3, #1
 8005360:	d107      	bne.n	8005372 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005362:	4b47      	ldr	r3, [pc, #284]	; (8005480 <HAL_RCC_ClockConfig+0x1bc>)
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800536a:	2b00      	cmp	r3, #0
 800536c:	d119      	bne.n	80053a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800536e:	2301      	movs	r3, #1
 8005370:	e07f      	b.n	8005472 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	685b      	ldr	r3, [r3, #4]
 8005376:	2b02      	cmp	r3, #2
 8005378:	d003      	beq.n	8005382 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800537e:	2b03      	cmp	r3, #3
 8005380:	d107      	bne.n	8005392 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005382:	4b3f      	ldr	r3, [pc, #252]	; (8005480 <HAL_RCC_ClockConfig+0x1bc>)
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800538a:	2b00      	cmp	r3, #0
 800538c:	d109      	bne.n	80053a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800538e:	2301      	movs	r3, #1
 8005390:	e06f      	b.n	8005472 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005392:	4b3b      	ldr	r3, [pc, #236]	; (8005480 <HAL_RCC_ClockConfig+0x1bc>)
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f003 0302 	and.w	r3, r3, #2
 800539a:	2b00      	cmp	r3, #0
 800539c:	d101      	bne.n	80053a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800539e:	2301      	movs	r3, #1
 80053a0:	e067      	b.n	8005472 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80053a2:	4b37      	ldr	r3, [pc, #220]	; (8005480 <HAL_RCC_ClockConfig+0x1bc>)
 80053a4:	689b      	ldr	r3, [r3, #8]
 80053a6:	f023 0203 	bic.w	r2, r3, #3
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	685b      	ldr	r3, [r3, #4]
 80053ae:	4934      	ldr	r1, [pc, #208]	; (8005480 <HAL_RCC_ClockConfig+0x1bc>)
 80053b0:	4313      	orrs	r3, r2
 80053b2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80053b4:	f7fd fe7a 	bl	80030ac <HAL_GetTick>
 80053b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80053ba:	e00a      	b.n	80053d2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80053bc:	f7fd fe76 	bl	80030ac <HAL_GetTick>
 80053c0:	4602      	mov	r2, r0
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	1ad3      	subs	r3, r2, r3
 80053c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80053ca:	4293      	cmp	r3, r2
 80053cc:	d901      	bls.n	80053d2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80053ce:	2303      	movs	r3, #3
 80053d0:	e04f      	b.n	8005472 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80053d2:	4b2b      	ldr	r3, [pc, #172]	; (8005480 <HAL_RCC_ClockConfig+0x1bc>)
 80053d4:	689b      	ldr	r3, [r3, #8]
 80053d6:	f003 020c 	and.w	r2, r3, #12
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	685b      	ldr	r3, [r3, #4]
 80053de:	009b      	lsls	r3, r3, #2
 80053e0:	429a      	cmp	r2, r3
 80053e2:	d1eb      	bne.n	80053bc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80053e4:	4b25      	ldr	r3, [pc, #148]	; (800547c <HAL_RCC_ClockConfig+0x1b8>)
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	f003 0307 	and.w	r3, r3, #7
 80053ec:	683a      	ldr	r2, [r7, #0]
 80053ee:	429a      	cmp	r2, r3
 80053f0:	d20c      	bcs.n	800540c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80053f2:	4b22      	ldr	r3, [pc, #136]	; (800547c <HAL_RCC_ClockConfig+0x1b8>)
 80053f4:	683a      	ldr	r2, [r7, #0]
 80053f6:	b2d2      	uxtb	r2, r2
 80053f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80053fa:	4b20      	ldr	r3, [pc, #128]	; (800547c <HAL_RCC_ClockConfig+0x1b8>)
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	f003 0307 	and.w	r3, r3, #7
 8005402:	683a      	ldr	r2, [r7, #0]
 8005404:	429a      	cmp	r2, r3
 8005406:	d001      	beq.n	800540c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005408:	2301      	movs	r3, #1
 800540a:	e032      	b.n	8005472 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	f003 0304 	and.w	r3, r3, #4
 8005414:	2b00      	cmp	r3, #0
 8005416:	d008      	beq.n	800542a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005418:	4b19      	ldr	r3, [pc, #100]	; (8005480 <HAL_RCC_ClockConfig+0x1bc>)
 800541a:	689b      	ldr	r3, [r3, #8]
 800541c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	68db      	ldr	r3, [r3, #12]
 8005424:	4916      	ldr	r1, [pc, #88]	; (8005480 <HAL_RCC_ClockConfig+0x1bc>)
 8005426:	4313      	orrs	r3, r2
 8005428:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	f003 0308 	and.w	r3, r3, #8
 8005432:	2b00      	cmp	r3, #0
 8005434:	d009      	beq.n	800544a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005436:	4b12      	ldr	r3, [pc, #72]	; (8005480 <HAL_RCC_ClockConfig+0x1bc>)
 8005438:	689b      	ldr	r3, [r3, #8]
 800543a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	691b      	ldr	r3, [r3, #16]
 8005442:	00db      	lsls	r3, r3, #3
 8005444:	490e      	ldr	r1, [pc, #56]	; (8005480 <HAL_RCC_ClockConfig+0x1bc>)
 8005446:	4313      	orrs	r3, r2
 8005448:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800544a:	f000 f821 	bl	8005490 <HAL_RCC_GetSysClockFreq>
 800544e:	4602      	mov	r2, r0
 8005450:	4b0b      	ldr	r3, [pc, #44]	; (8005480 <HAL_RCC_ClockConfig+0x1bc>)
 8005452:	689b      	ldr	r3, [r3, #8]
 8005454:	091b      	lsrs	r3, r3, #4
 8005456:	f003 030f 	and.w	r3, r3, #15
 800545a:	490a      	ldr	r1, [pc, #40]	; (8005484 <HAL_RCC_ClockConfig+0x1c0>)
 800545c:	5ccb      	ldrb	r3, [r1, r3]
 800545e:	fa22 f303 	lsr.w	r3, r2, r3
 8005462:	4a09      	ldr	r2, [pc, #36]	; (8005488 <HAL_RCC_ClockConfig+0x1c4>)
 8005464:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005466:	4b09      	ldr	r3, [pc, #36]	; (800548c <HAL_RCC_ClockConfig+0x1c8>)
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	4618      	mov	r0, r3
 800546c:	f7fd fdda 	bl	8003024 <HAL_InitTick>

  return HAL_OK;
 8005470:	2300      	movs	r3, #0
}
 8005472:	4618      	mov	r0, r3
 8005474:	3710      	adds	r7, #16
 8005476:	46bd      	mov	sp, r7
 8005478:	bd80      	pop	{r7, pc}
 800547a:	bf00      	nop
 800547c:	40023c00 	.word	0x40023c00
 8005480:	40023800 	.word	0x40023800
 8005484:	080061ec 	.word	0x080061ec
 8005488:	2000708c 	.word	0x2000708c
 800548c:	20007090 	.word	0x20007090

08005490 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005490:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005494:	b090      	sub	sp, #64	; 0x40
 8005496:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005498:	2300      	movs	r3, #0
 800549a:	637b      	str	r3, [r7, #52]	; 0x34
 800549c:	2300      	movs	r3, #0
 800549e:	63fb      	str	r3, [r7, #60]	; 0x3c
 80054a0:	2300      	movs	r3, #0
 80054a2:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 80054a4:	2300      	movs	r3, #0
 80054a6:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80054a8:	4b59      	ldr	r3, [pc, #356]	; (8005610 <HAL_RCC_GetSysClockFreq+0x180>)
 80054aa:	689b      	ldr	r3, [r3, #8]
 80054ac:	f003 030c 	and.w	r3, r3, #12
 80054b0:	2b08      	cmp	r3, #8
 80054b2:	d00d      	beq.n	80054d0 <HAL_RCC_GetSysClockFreq+0x40>
 80054b4:	2b08      	cmp	r3, #8
 80054b6:	f200 80a1 	bhi.w	80055fc <HAL_RCC_GetSysClockFreq+0x16c>
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d002      	beq.n	80054c4 <HAL_RCC_GetSysClockFreq+0x34>
 80054be:	2b04      	cmp	r3, #4
 80054c0:	d003      	beq.n	80054ca <HAL_RCC_GetSysClockFreq+0x3a>
 80054c2:	e09b      	b.n	80055fc <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80054c4:	4b53      	ldr	r3, [pc, #332]	; (8005614 <HAL_RCC_GetSysClockFreq+0x184>)
 80054c6:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 80054c8:	e09b      	b.n	8005602 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80054ca:	4b53      	ldr	r3, [pc, #332]	; (8005618 <HAL_RCC_GetSysClockFreq+0x188>)
 80054cc:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80054ce:	e098      	b.n	8005602 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80054d0:	4b4f      	ldr	r3, [pc, #316]	; (8005610 <HAL_RCC_GetSysClockFreq+0x180>)
 80054d2:	685b      	ldr	r3, [r3, #4]
 80054d4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80054d8:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80054da:	4b4d      	ldr	r3, [pc, #308]	; (8005610 <HAL_RCC_GetSysClockFreq+0x180>)
 80054dc:	685b      	ldr	r3, [r3, #4]
 80054de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d028      	beq.n	8005538 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80054e6:	4b4a      	ldr	r3, [pc, #296]	; (8005610 <HAL_RCC_GetSysClockFreq+0x180>)
 80054e8:	685b      	ldr	r3, [r3, #4]
 80054ea:	099b      	lsrs	r3, r3, #6
 80054ec:	2200      	movs	r2, #0
 80054ee:	623b      	str	r3, [r7, #32]
 80054f0:	627a      	str	r2, [r7, #36]	; 0x24
 80054f2:	6a3b      	ldr	r3, [r7, #32]
 80054f4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80054f8:	2100      	movs	r1, #0
 80054fa:	4b47      	ldr	r3, [pc, #284]	; (8005618 <HAL_RCC_GetSysClockFreq+0x188>)
 80054fc:	fb03 f201 	mul.w	r2, r3, r1
 8005500:	2300      	movs	r3, #0
 8005502:	fb00 f303 	mul.w	r3, r0, r3
 8005506:	4413      	add	r3, r2
 8005508:	4a43      	ldr	r2, [pc, #268]	; (8005618 <HAL_RCC_GetSysClockFreq+0x188>)
 800550a:	fba0 1202 	umull	r1, r2, r0, r2
 800550e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005510:	460a      	mov	r2, r1
 8005512:	62ba      	str	r2, [r7, #40]	; 0x28
 8005514:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005516:	4413      	add	r3, r2
 8005518:	62fb      	str	r3, [r7, #44]	; 0x2c
 800551a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800551c:	2200      	movs	r2, #0
 800551e:	61bb      	str	r3, [r7, #24]
 8005520:	61fa      	str	r2, [r7, #28]
 8005522:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005526:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800552a:	f7fb fae1 	bl	8000af0 <__aeabi_uldivmod>
 800552e:	4602      	mov	r2, r0
 8005530:	460b      	mov	r3, r1
 8005532:	4613      	mov	r3, r2
 8005534:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005536:	e053      	b.n	80055e0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005538:	4b35      	ldr	r3, [pc, #212]	; (8005610 <HAL_RCC_GetSysClockFreq+0x180>)
 800553a:	685b      	ldr	r3, [r3, #4]
 800553c:	099b      	lsrs	r3, r3, #6
 800553e:	2200      	movs	r2, #0
 8005540:	613b      	str	r3, [r7, #16]
 8005542:	617a      	str	r2, [r7, #20]
 8005544:	693b      	ldr	r3, [r7, #16]
 8005546:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800554a:	f04f 0b00 	mov.w	fp, #0
 800554e:	4652      	mov	r2, sl
 8005550:	465b      	mov	r3, fp
 8005552:	f04f 0000 	mov.w	r0, #0
 8005556:	f04f 0100 	mov.w	r1, #0
 800555a:	0159      	lsls	r1, r3, #5
 800555c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005560:	0150      	lsls	r0, r2, #5
 8005562:	4602      	mov	r2, r0
 8005564:	460b      	mov	r3, r1
 8005566:	ebb2 080a 	subs.w	r8, r2, sl
 800556a:	eb63 090b 	sbc.w	r9, r3, fp
 800556e:	f04f 0200 	mov.w	r2, #0
 8005572:	f04f 0300 	mov.w	r3, #0
 8005576:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800557a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800557e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005582:	ebb2 0408 	subs.w	r4, r2, r8
 8005586:	eb63 0509 	sbc.w	r5, r3, r9
 800558a:	f04f 0200 	mov.w	r2, #0
 800558e:	f04f 0300 	mov.w	r3, #0
 8005592:	00eb      	lsls	r3, r5, #3
 8005594:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005598:	00e2      	lsls	r2, r4, #3
 800559a:	4614      	mov	r4, r2
 800559c:	461d      	mov	r5, r3
 800559e:	eb14 030a 	adds.w	r3, r4, sl
 80055a2:	603b      	str	r3, [r7, #0]
 80055a4:	eb45 030b 	adc.w	r3, r5, fp
 80055a8:	607b      	str	r3, [r7, #4]
 80055aa:	f04f 0200 	mov.w	r2, #0
 80055ae:	f04f 0300 	mov.w	r3, #0
 80055b2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80055b6:	4629      	mov	r1, r5
 80055b8:	028b      	lsls	r3, r1, #10
 80055ba:	4621      	mov	r1, r4
 80055bc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80055c0:	4621      	mov	r1, r4
 80055c2:	028a      	lsls	r2, r1, #10
 80055c4:	4610      	mov	r0, r2
 80055c6:	4619      	mov	r1, r3
 80055c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80055ca:	2200      	movs	r2, #0
 80055cc:	60bb      	str	r3, [r7, #8]
 80055ce:	60fa      	str	r2, [r7, #12]
 80055d0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80055d4:	f7fb fa8c 	bl	8000af0 <__aeabi_uldivmod>
 80055d8:	4602      	mov	r2, r0
 80055da:	460b      	mov	r3, r1
 80055dc:	4613      	mov	r3, r2
 80055de:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80055e0:	4b0b      	ldr	r3, [pc, #44]	; (8005610 <HAL_RCC_GetSysClockFreq+0x180>)
 80055e2:	685b      	ldr	r3, [r3, #4]
 80055e4:	0c1b      	lsrs	r3, r3, #16
 80055e6:	f003 0303 	and.w	r3, r3, #3
 80055ea:	3301      	adds	r3, #1
 80055ec:	005b      	lsls	r3, r3, #1
 80055ee:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 80055f0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80055f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80055f8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80055fa:	e002      	b.n	8005602 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80055fc:	4b05      	ldr	r3, [pc, #20]	; (8005614 <HAL_RCC_GetSysClockFreq+0x184>)
 80055fe:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005600:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005602:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8005604:	4618      	mov	r0, r3
 8005606:	3740      	adds	r7, #64	; 0x40
 8005608:	46bd      	mov	sp, r7
 800560a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800560e:	bf00      	nop
 8005610:	40023800 	.word	0x40023800
 8005614:	00f42400 	.word	0x00f42400
 8005618:	017d7840 	.word	0x017d7840

0800561c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800561c:	b480      	push	{r7}
 800561e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005620:	4b03      	ldr	r3, [pc, #12]	; (8005630 <HAL_RCC_GetHCLKFreq+0x14>)
 8005622:	681b      	ldr	r3, [r3, #0]
}
 8005624:	4618      	mov	r0, r3
 8005626:	46bd      	mov	sp, r7
 8005628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800562c:	4770      	bx	lr
 800562e:	bf00      	nop
 8005630:	2000708c 	.word	0x2000708c

08005634 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005634:	b580      	push	{r7, lr}
 8005636:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005638:	f7ff fff0 	bl	800561c <HAL_RCC_GetHCLKFreq>
 800563c:	4602      	mov	r2, r0
 800563e:	4b05      	ldr	r3, [pc, #20]	; (8005654 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005640:	689b      	ldr	r3, [r3, #8]
 8005642:	0a9b      	lsrs	r3, r3, #10
 8005644:	f003 0307 	and.w	r3, r3, #7
 8005648:	4903      	ldr	r1, [pc, #12]	; (8005658 <HAL_RCC_GetPCLK1Freq+0x24>)
 800564a:	5ccb      	ldrb	r3, [r1, r3]
 800564c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005650:	4618      	mov	r0, r3
 8005652:	bd80      	pop	{r7, pc}
 8005654:	40023800 	.word	0x40023800
 8005658:	080061fc 	.word	0x080061fc

0800565c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800565c:	b580      	push	{r7, lr}
 800565e:	b082      	sub	sp, #8
 8005660:	af00      	add	r7, sp, #0
 8005662:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2b00      	cmp	r3, #0
 8005668:	d101      	bne.n	800566e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800566a:	2301      	movs	r3, #1
 800566c:	e041      	b.n	80056f2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005674:	b2db      	uxtb	r3, r3
 8005676:	2b00      	cmp	r3, #0
 8005678:	d106      	bne.n	8005688 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	2200      	movs	r2, #0
 800567e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005682:	6878      	ldr	r0, [r7, #4]
 8005684:	f7fd fc06 	bl	8002e94 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	2202      	movs	r2, #2
 800568c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681a      	ldr	r2, [r3, #0]
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	3304      	adds	r3, #4
 8005698:	4619      	mov	r1, r3
 800569a:	4610      	mov	r0, r2
 800569c:	f000 f950 	bl	8005940 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2201      	movs	r2, #1
 80056a4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2201      	movs	r2, #1
 80056ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	2201      	movs	r2, #1
 80056b4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	2201      	movs	r2, #1
 80056bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2201      	movs	r2, #1
 80056c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	2201      	movs	r2, #1
 80056cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	2201      	movs	r2, #1
 80056d4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2201      	movs	r2, #1
 80056dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	2201      	movs	r2, #1
 80056e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	2201      	movs	r2, #1
 80056ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80056f0:	2300      	movs	r3, #0
}
 80056f2:	4618      	mov	r0, r3
 80056f4:	3708      	adds	r7, #8
 80056f6:	46bd      	mov	sp, r7
 80056f8:	bd80      	pop	{r7, pc}
	...

080056fc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80056fc:	b480      	push	{r7}
 80056fe:	b085      	sub	sp, #20
 8005700:	af00      	add	r7, sp, #0
 8005702:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800570a:	b2db      	uxtb	r3, r3
 800570c:	2b01      	cmp	r3, #1
 800570e:	d001      	beq.n	8005714 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005710:	2301      	movs	r3, #1
 8005712:	e03c      	b.n	800578e <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2202      	movs	r2, #2
 8005718:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	4a1e      	ldr	r2, [pc, #120]	; (800579c <HAL_TIM_Base_Start+0xa0>)
 8005722:	4293      	cmp	r3, r2
 8005724:	d018      	beq.n	8005758 <HAL_TIM_Base_Start+0x5c>
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800572e:	d013      	beq.n	8005758 <HAL_TIM_Base_Start+0x5c>
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	4a1a      	ldr	r2, [pc, #104]	; (80057a0 <HAL_TIM_Base_Start+0xa4>)
 8005736:	4293      	cmp	r3, r2
 8005738:	d00e      	beq.n	8005758 <HAL_TIM_Base_Start+0x5c>
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	4a19      	ldr	r2, [pc, #100]	; (80057a4 <HAL_TIM_Base_Start+0xa8>)
 8005740:	4293      	cmp	r3, r2
 8005742:	d009      	beq.n	8005758 <HAL_TIM_Base_Start+0x5c>
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	4a17      	ldr	r2, [pc, #92]	; (80057a8 <HAL_TIM_Base_Start+0xac>)
 800574a:	4293      	cmp	r3, r2
 800574c:	d004      	beq.n	8005758 <HAL_TIM_Base_Start+0x5c>
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	4a16      	ldr	r2, [pc, #88]	; (80057ac <HAL_TIM_Base_Start+0xb0>)
 8005754:	4293      	cmp	r3, r2
 8005756:	d111      	bne.n	800577c <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	689b      	ldr	r3, [r3, #8]
 800575e:	f003 0307 	and.w	r3, r3, #7
 8005762:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	2b06      	cmp	r3, #6
 8005768:	d010      	beq.n	800578c <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	681a      	ldr	r2, [r3, #0]
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f042 0201 	orr.w	r2, r2, #1
 8005778:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800577a:	e007      	b.n	800578c <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	681a      	ldr	r2, [r3, #0]
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f042 0201 	orr.w	r2, r2, #1
 800578a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800578c:	2300      	movs	r3, #0
}
 800578e:	4618      	mov	r0, r3
 8005790:	3714      	adds	r7, #20
 8005792:	46bd      	mov	sp, r7
 8005794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005798:	4770      	bx	lr
 800579a:	bf00      	nop
 800579c:	40010000 	.word	0x40010000
 80057a0:	40000400 	.word	0x40000400
 80057a4:	40000800 	.word	0x40000800
 80057a8:	40000c00 	.word	0x40000c00
 80057ac:	40014000 	.word	0x40014000

080057b0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80057b0:	b580      	push	{r7, lr}
 80057b2:	b084      	sub	sp, #16
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	6078      	str	r0, [r7, #4]
 80057b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80057ba:	2300      	movs	r3, #0
 80057bc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80057c4:	2b01      	cmp	r3, #1
 80057c6:	d101      	bne.n	80057cc <HAL_TIM_ConfigClockSource+0x1c>
 80057c8:	2302      	movs	r3, #2
 80057ca:	e0b4      	b.n	8005936 <HAL_TIM_ConfigClockSource+0x186>
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	2201      	movs	r2, #1
 80057d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	2202      	movs	r2, #2
 80057d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	689b      	ldr	r3, [r3, #8]
 80057e2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80057e4:	68bb      	ldr	r3, [r7, #8]
 80057e6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80057ea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80057ec:	68bb      	ldr	r3, [r7, #8]
 80057ee:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80057f2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	68ba      	ldr	r2, [r7, #8]
 80057fa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80057fc:	683b      	ldr	r3, [r7, #0]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005804:	d03e      	beq.n	8005884 <HAL_TIM_ConfigClockSource+0xd4>
 8005806:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800580a:	f200 8087 	bhi.w	800591c <HAL_TIM_ConfigClockSource+0x16c>
 800580e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005812:	f000 8086 	beq.w	8005922 <HAL_TIM_ConfigClockSource+0x172>
 8005816:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800581a:	d87f      	bhi.n	800591c <HAL_TIM_ConfigClockSource+0x16c>
 800581c:	2b70      	cmp	r3, #112	; 0x70
 800581e:	d01a      	beq.n	8005856 <HAL_TIM_ConfigClockSource+0xa6>
 8005820:	2b70      	cmp	r3, #112	; 0x70
 8005822:	d87b      	bhi.n	800591c <HAL_TIM_ConfigClockSource+0x16c>
 8005824:	2b60      	cmp	r3, #96	; 0x60
 8005826:	d050      	beq.n	80058ca <HAL_TIM_ConfigClockSource+0x11a>
 8005828:	2b60      	cmp	r3, #96	; 0x60
 800582a:	d877      	bhi.n	800591c <HAL_TIM_ConfigClockSource+0x16c>
 800582c:	2b50      	cmp	r3, #80	; 0x50
 800582e:	d03c      	beq.n	80058aa <HAL_TIM_ConfigClockSource+0xfa>
 8005830:	2b50      	cmp	r3, #80	; 0x50
 8005832:	d873      	bhi.n	800591c <HAL_TIM_ConfigClockSource+0x16c>
 8005834:	2b40      	cmp	r3, #64	; 0x40
 8005836:	d058      	beq.n	80058ea <HAL_TIM_ConfigClockSource+0x13a>
 8005838:	2b40      	cmp	r3, #64	; 0x40
 800583a:	d86f      	bhi.n	800591c <HAL_TIM_ConfigClockSource+0x16c>
 800583c:	2b30      	cmp	r3, #48	; 0x30
 800583e:	d064      	beq.n	800590a <HAL_TIM_ConfigClockSource+0x15a>
 8005840:	2b30      	cmp	r3, #48	; 0x30
 8005842:	d86b      	bhi.n	800591c <HAL_TIM_ConfigClockSource+0x16c>
 8005844:	2b20      	cmp	r3, #32
 8005846:	d060      	beq.n	800590a <HAL_TIM_ConfigClockSource+0x15a>
 8005848:	2b20      	cmp	r3, #32
 800584a:	d867      	bhi.n	800591c <HAL_TIM_ConfigClockSource+0x16c>
 800584c:	2b00      	cmp	r3, #0
 800584e:	d05c      	beq.n	800590a <HAL_TIM_ConfigClockSource+0x15a>
 8005850:	2b10      	cmp	r3, #16
 8005852:	d05a      	beq.n	800590a <HAL_TIM_ConfigClockSource+0x15a>
 8005854:	e062      	b.n	800591c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	6818      	ldr	r0, [r3, #0]
 800585a:	683b      	ldr	r3, [r7, #0]
 800585c:	6899      	ldr	r1, [r3, #8]
 800585e:	683b      	ldr	r3, [r7, #0]
 8005860:	685a      	ldr	r2, [r3, #4]
 8005862:	683b      	ldr	r3, [r7, #0]
 8005864:	68db      	ldr	r3, [r3, #12]
 8005866:	f000 f965 	bl	8005b34 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	689b      	ldr	r3, [r3, #8]
 8005870:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005872:	68bb      	ldr	r3, [r7, #8]
 8005874:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005878:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	68ba      	ldr	r2, [r7, #8]
 8005880:	609a      	str	r2, [r3, #8]
      break;
 8005882:	e04f      	b.n	8005924 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	6818      	ldr	r0, [r3, #0]
 8005888:	683b      	ldr	r3, [r7, #0]
 800588a:	6899      	ldr	r1, [r3, #8]
 800588c:	683b      	ldr	r3, [r7, #0]
 800588e:	685a      	ldr	r2, [r3, #4]
 8005890:	683b      	ldr	r3, [r7, #0]
 8005892:	68db      	ldr	r3, [r3, #12]
 8005894:	f000 f94e 	bl	8005b34 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	689a      	ldr	r2, [r3, #8]
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80058a6:	609a      	str	r2, [r3, #8]
      break;
 80058a8:	e03c      	b.n	8005924 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	6818      	ldr	r0, [r3, #0]
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	6859      	ldr	r1, [r3, #4]
 80058b2:	683b      	ldr	r3, [r7, #0]
 80058b4:	68db      	ldr	r3, [r3, #12]
 80058b6:	461a      	mov	r2, r3
 80058b8:	f000 f8c2 	bl	8005a40 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	2150      	movs	r1, #80	; 0x50
 80058c2:	4618      	mov	r0, r3
 80058c4:	f000 f91b 	bl	8005afe <TIM_ITRx_SetConfig>
      break;
 80058c8:	e02c      	b.n	8005924 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	6818      	ldr	r0, [r3, #0]
 80058ce:	683b      	ldr	r3, [r7, #0]
 80058d0:	6859      	ldr	r1, [r3, #4]
 80058d2:	683b      	ldr	r3, [r7, #0]
 80058d4:	68db      	ldr	r3, [r3, #12]
 80058d6:	461a      	mov	r2, r3
 80058d8:	f000 f8e1 	bl	8005a9e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	2160      	movs	r1, #96	; 0x60
 80058e2:	4618      	mov	r0, r3
 80058e4:	f000 f90b 	bl	8005afe <TIM_ITRx_SetConfig>
      break;
 80058e8:	e01c      	b.n	8005924 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	6818      	ldr	r0, [r3, #0]
 80058ee:	683b      	ldr	r3, [r7, #0]
 80058f0:	6859      	ldr	r1, [r3, #4]
 80058f2:	683b      	ldr	r3, [r7, #0]
 80058f4:	68db      	ldr	r3, [r3, #12]
 80058f6:	461a      	mov	r2, r3
 80058f8:	f000 f8a2 	bl	8005a40 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	2140      	movs	r1, #64	; 0x40
 8005902:	4618      	mov	r0, r3
 8005904:	f000 f8fb 	bl	8005afe <TIM_ITRx_SetConfig>
      break;
 8005908:	e00c      	b.n	8005924 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681a      	ldr	r2, [r3, #0]
 800590e:	683b      	ldr	r3, [r7, #0]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	4619      	mov	r1, r3
 8005914:	4610      	mov	r0, r2
 8005916:	f000 f8f2 	bl	8005afe <TIM_ITRx_SetConfig>
      break;
 800591a:	e003      	b.n	8005924 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800591c:	2301      	movs	r3, #1
 800591e:	73fb      	strb	r3, [r7, #15]
      break;
 8005920:	e000      	b.n	8005924 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005922:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2201      	movs	r2, #1
 8005928:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	2200      	movs	r2, #0
 8005930:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005934:	7bfb      	ldrb	r3, [r7, #15]
}
 8005936:	4618      	mov	r0, r3
 8005938:	3710      	adds	r7, #16
 800593a:	46bd      	mov	sp, r7
 800593c:	bd80      	pop	{r7, pc}
	...

08005940 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005940:	b480      	push	{r7}
 8005942:	b085      	sub	sp, #20
 8005944:	af00      	add	r7, sp, #0
 8005946:	6078      	str	r0, [r7, #4]
 8005948:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	4a34      	ldr	r2, [pc, #208]	; (8005a24 <TIM_Base_SetConfig+0xe4>)
 8005954:	4293      	cmp	r3, r2
 8005956:	d00f      	beq.n	8005978 <TIM_Base_SetConfig+0x38>
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800595e:	d00b      	beq.n	8005978 <TIM_Base_SetConfig+0x38>
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	4a31      	ldr	r2, [pc, #196]	; (8005a28 <TIM_Base_SetConfig+0xe8>)
 8005964:	4293      	cmp	r3, r2
 8005966:	d007      	beq.n	8005978 <TIM_Base_SetConfig+0x38>
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	4a30      	ldr	r2, [pc, #192]	; (8005a2c <TIM_Base_SetConfig+0xec>)
 800596c:	4293      	cmp	r3, r2
 800596e:	d003      	beq.n	8005978 <TIM_Base_SetConfig+0x38>
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	4a2f      	ldr	r2, [pc, #188]	; (8005a30 <TIM_Base_SetConfig+0xf0>)
 8005974:	4293      	cmp	r3, r2
 8005976:	d108      	bne.n	800598a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800597e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005980:	683b      	ldr	r3, [r7, #0]
 8005982:	685b      	ldr	r3, [r3, #4]
 8005984:	68fa      	ldr	r2, [r7, #12]
 8005986:	4313      	orrs	r3, r2
 8005988:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	4a25      	ldr	r2, [pc, #148]	; (8005a24 <TIM_Base_SetConfig+0xe4>)
 800598e:	4293      	cmp	r3, r2
 8005990:	d01b      	beq.n	80059ca <TIM_Base_SetConfig+0x8a>
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005998:	d017      	beq.n	80059ca <TIM_Base_SetConfig+0x8a>
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	4a22      	ldr	r2, [pc, #136]	; (8005a28 <TIM_Base_SetConfig+0xe8>)
 800599e:	4293      	cmp	r3, r2
 80059a0:	d013      	beq.n	80059ca <TIM_Base_SetConfig+0x8a>
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	4a21      	ldr	r2, [pc, #132]	; (8005a2c <TIM_Base_SetConfig+0xec>)
 80059a6:	4293      	cmp	r3, r2
 80059a8:	d00f      	beq.n	80059ca <TIM_Base_SetConfig+0x8a>
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	4a20      	ldr	r2, [pc, #128]	; (8005a30 <TIM_Base_SetConfig+0xf0>)
 80059ae:	4293      	cmp	r3, r2
 80059b0:	d00b      	beq.n	80059ca <TIM_Base_SetConfig+0x8a>
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	4a1f      	ldr	r2, [pc, #124]	; (8005a34 <TIM_Base_SetConfig+0xf4>)
 80059b6:	4293      	cmp	r3, r2
 80059b8:	d007      	beq.n	80059ca <TIM_Base_SetConfig+0x8a>
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	4a1e      	ldr	r2, [pc, #120]	; (8005a38 <TIM_Base_SetConfig+0xf8>)
 80059be:	4293      	cmp	r3, r2
 80059c0:	d003      	beq.n	80059ca <TIM_Base_SetConfig+0x8a>
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	4a1d      	ldr	r2, [pc, #116]	; (8005a3c <TIM_Base_SetConfig+0xfc>)
 80059c6:	4293      	cmp	r3, r2
 80059c8:	d108      	bne.n	80059dc <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80059d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80059d2:	683b      	ldr	r3, [r7, #0]
 80059d4:	68db      	ldr	r3, [r3, #12]
 80059d6:	68fa      	ldr	r2, [r7, #12]
 80059d8:	4313      	orrs	r3, r2
 80059da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80059e2:	683b      	ldr	r3, [r7, #0]
 80059e4:	695b      	ldr	r3, [r3, #20]
 80059e6:	4313      	orrs	r3, r2
 80059e8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	68fa      	ldr	r2, [r7, #12]
 80059ee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80059f0:	683b      	ldr	r3, [r7, #0]
 80059f2:	689a      	ldr	r2, [r3, #8]
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80059f8:	683b      	ldr	r3, [r7, #0]
 80059fa:	681a      	ldr	r2, [r3, #0]
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	4a08      	ldr	r2, [pc, #32]	; (8005a24 <TIM_Base_SetConfig+0xe4>)
 8005a04:	4293      	cmp	r3, r2
 8005a06:	d103      	bne.n	8005a10 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005a08:	683b      	ldr	r3, [r7, #0]
 8005a0a:	691a      	ldr	r2, [r3, #16]
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	2201      	movs	r2, #1
 8005a14:	615a      	str	r2, [r3, #20]
}
 8005a16:	bf00      	nop
 8005a18:	3714      	adds	r7, #20
 8005a1a:	46bd      	mov	sp, r7
 8005a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a20:	4770      	bx	lr
 8005a22:	bf00      	nop
 8005a24:	40010000 	.word	0x40010000
 8005a28:	40000400 	.word	0x40000400
 8005a2c:	40000800 	.word	0x40000800
 8005a30:	40000c00 	.word	0x40000c00
 8005a34:	40014000 	.word	0x40014000
 8005a38:	40014400 	.word	0x40014400
 8005a3c:	40014800 	.word	0x40014800

08005a40 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005a40:	b480      	push	{r7}
 8005a42:	b087      	sub	sp, #28
 8005a44:	af00      	add	r7, sp, #0
 8005a46:	60f8      	str	r0, [r7, #12]
 8005a48:	60b9      	str	r1, [r7, #8]
 8005a4a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	6a1b      	ldr	r3, [r3, #32]
 8005a50:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	6a1b      	ldr	r3, [r3, #32]
 8005a56:	f023 0201 	bic.w	r2, r3, #1
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	699b      	ldr	r3, [r3, #24]
 8005a62:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005a64:	693b      	ldr	r3, [r7, #16]
 8005a66:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005a6a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	011b      	lsls	r3, r3, #4
 8005a70:	693a      	ldr	r2, [r7, #16]
 8005a72:	4313      	orrs	r3, r2
 8005a74:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005a76:	697b      	ldr	r3, [r7, #20]
 8005a78:	f023 030a 	bic.w	r3, r3, #10
 8005a7c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005a7e:	697a      	ldr	r2, [r7, #20]
 8005a80:	68bb      	ldr	r3, [r7, #8]
 8005a82:	4313      	orrs	r3, r2
 8005a84:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	693a      	ldr	r2, [r7, #16]
 8005a8a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	697a      	ldr	r2, [r7, #20]
 8005a90:	621a      	str	r2, [r3, #32]
}
 8005a92:	bf00      	nop
 8005a94:	371c      	adds	r7, #28
 8005a96:	46bd      	mov	sp, r7
 8005a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a9c:	4770      	bx	lr

08005a9e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005a9e:	b480      	push	{r7}
 8005aa0:	b087      	sub	sp, #28
 8005aa2:	af00      	add	r7, sp, #0
 8005aa4:	60f8      	str	r0, [r7, #12]
 8005aa6:	60b9      	str	r1, [r7, #8]
 8005aa8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	6a1b      	ldr	r3, [r3, #32]
 8005aae:	f023 0210 	bic.w	r2, r3, #16
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	699b      	ldr	r3, [r3, #24]
 8005aba:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	6a1b      	ldr	r3, [r3, #32]
 8005ac0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005ac2:	697b      	ldr	r3, [r7, #20]
 8005ac4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005ac8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	031b      	lsls	r3, r3, #12
 8005ace:	697a      	ldr	r2, [r7, #20]
 8005ad0:	4313      	orrs	r3, r2
 8005ad2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005ad4:	693b      	ldr	r3, [r7, #16]
 8005ad6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005ada:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005adc:	68bb      	ldr	r3, [r7, #8]
 8005ade:	011b      	lsls	r3, r3, #4
 8005ae0:	693a      	ldr	r2, [r7, #16]
 8005ae2:	4313      	orrs	r3, r2
 8005ae4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	697a      	ldr	r2, [r7, #20]
 8005aea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	693a      	ldr	r2, [r7, #16]
 8005af0:	621a      	str	r2, [r3, #32]
}
 8005af2:	bf00      	nop
 8005af4:	371c      	adds	r7, #28
 8005af6:	46bd      	mov	sp, r7
 8005af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005afc:	4770      	bx	lr

08005afe <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005afe:	b480      	push	{r7}
 8005b00:	b085      	sub	sp, #20
 8005b02:	af00      	add	r7, sp, #0
 8005b04:	6078      	str	r0, [r7, #4]
 8005b06:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	689b      	ldr	r3, [r3, #8]
 8005b0c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b14:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005b16:	683a      	ldr	r2, [r7, #0]
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	4313      	orrs	r3, r2
 8005b1c:	f043 0307 	orr.w	r3, r3, #7
 8005b20:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	68fa      	ldr	r2, [r7, #12]
 8005b26:	609a      	str	r2, [r3, #8]
}
 8005b28:	bf00      	nop
 8005b2a:	3714      	adds	r7, #20
 8005b2c:	46bd      	mov	sp, r7
 8005b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b32:	4770      	bx	lr

08005b34 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005b34:	b480      	push	{r7}
 8005b36:	b087      	sub	sp, #28
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	60f8      	str	r0, [r7, #12]
 8005b3c:	60b9      	str	r1, [r7, #8]
 8005b3e:	607a      	str	r2, [r7, #4]
 8005b40:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	689b      	ldr	r3, [r3, #8]
 8005b46:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005b48:	697b      	ldr	r3, [r7, #20]
 8005b4a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005b4e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005b50:	683b      	ldr	r3, [r7, #0]
 8005b52:	021a      	lsls	r2, r3, #8
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	431a      	orrs	r2, r3
 8005b58:	68bb      	ldr	r3, [r7, #8]
 8005b5a:	4313      	orrs	r3, r2
 8005b5c:	697a      	ldr	r2, [r7, #20]
 8005b5e:	4313      	orrs	r3, r2
 8005b60:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	697a      	ldr	r2, [r7, #20]
 8005b66:	609a      	str	r2, [r3, #8]
}
 8005b68:	bf00      	nop
 8005b6a:	371c      	adds	r7, #28
 8005b6c:	46bd      	mov	sp, r7
 8005b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b72:	4770      	bx	lr

08005b74 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005b74:	b480      	push	{r7}
 8005b76:	b085      	sub	sp, #20
 8005b78:	af00      	add	r7, sp, #0
 8005b7a:	6078      	str	r0, [r7, #4]
 8005b7c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005b84:	2b01      	cmp	r3, #1
 8005b86:	d101      	bne.n	8005b8c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005b88:	2302      	movs	r3, #2
 8005b8a:	e050      	b.n	8005c2e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	2201      	movs	r2, #1
 8005b90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	2202      	movs	r2, #2
 8005b98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	685b      	ldr	r3, [r3, #4]
 8005ba2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	689b      	ldr	r3, [r3, #8]
 8005baa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005bb2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005bb4:	683b      	ldr	r3, [r7, #0]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	68fa      	ldr	r2, [r7, #12]
 8005bba:	4313      	orrs	r3, r2
 8005bbc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	68fa      	ldr	r2, [r7, #12]
 8005bc4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	4a1c      	ldr	r2, [pc, #112]	; (8005c3c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005bcc:	4293      	cmp	r3, r2
 8005bce:	d018      	beq.n	8005c02 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005bd8:	d013      	beq.n	8005c02 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	4a18      	ldr	r2, [pc, #96]	; (8005c40 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005be0:	4293      	cmp	r3, r2
 8005be2:	d00e      	beq.n	8005c02 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	4a16      	ldr	r2, [pc, #88]	; (8005c44 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005bea:	4293      	cmp	r3, r2
 8005bec:	d009      	beq.n	8005c02 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	4a15      	ldr	r2, [pc, #84]	; (8005c48 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005bf4:	4293      	cmp	r3, r2
 8005bf6:	d004      	beq.n	8005c02 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	4a13      	ldr	r2, [pc, #76]	; (8005c4c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005bfe:	4293      	cmp	r3, r2
 8005c00:	d10c      	bne.n	8005c1c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005c02:	68bb      	ldr	r3, [r7, #8]
 8005c04:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005c08:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005c0a:	683b      	ldr	r3, [r7, #0]
 8005c0c:	685b      	ldr	r3, [r3, #4]
 8005c0e:	68ba      	ldr	r2, [r7, #8]
 8005c10:	4313      	orrs	r3, r2
 8005c12:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	68ba      	ldr	r2, [r7, #8]
 8005c1a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	2201      	movs	r2, #1
 8005c20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	2200      	movs	r2, #0
 8005c28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005c2c:	2300      	movs	r3, #0
}
 8005c2e:	4618      	mov	r0, r3
 8005c30:	3714      	adds	r7, #20
 8005c32:	46bd      	mov	sp, r7
 8005c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c38:	4770      	bx	lr
 8005c3a:	bf00      	nop
 8005c3c:	40010000 	.word	0x40010000
 8005c40:	40000400 	.word	0x40000400
 8005c44:	40000800 	.word	0x40000800
 8005c48:	40000c00 	.word	0x40000c00
 8005c4c:	40014000 	.word	0x40014000

08005c50 <memset>:
 8005c50:	4402      	add	r2, r0
 8005c52:	4603      	mov	r3, r0
 8005c54:	4293      	cmp	r3, r2
 8005c56:	d100      	bne.n	8005c5a <memset+0xa>
 8005c58:	4770      	bx	lr
 8005c5a:	f803 1b01 	strb.w	r1, [r3], #1
 8005c5e:	e7f9      	b.n	8005c54 <memset+0x4>

08005c60 <__errno>:
 8005c60:	4b01      	ldr	r3, [pc, #4]	; (8005c68 <__errno+0x8>)
 8005c62:	6818      	ldr	r0, [r3, #0]
 8005c64:	4770      	bx	lr
 8005c66:	bf00      	nop
 8005c68:	200070e4 	.word	0x200070e4

08005c6c <__libc_init_array>:
 8005c6c:	b570      	push	{r4, r5, r6, lr}
 8005c6e:	4d0d      	ldr	r5, [pc, #52]	; (8005ca4 <__libc_init_array+0x38>)
 8005c70:	4c0d      	ldr	r4, [pc, #52]	; (8005ca8 <__libc_init_array+0x3c>)
 8005c72:	1b64      	subs	r4, r4, r5
 8005c74:	10a4      	asrs	r4, r4, #2
 8005c76:	2600      	movs	r6, #0
 8005c78:	42a6      	cmp	r6, r4
 8005c7a:	d109      	bne.n	8005c90 <__libc_init_array+0x24>
 8005c7c:	4d0b      	ldr	r5, [pc, #44]	; (8005cac <__libc_init_array+0x40>)
 8005c7e:	4c0c      	ldr	r4, [pc, #48]	; (8005cb0 <__libc_init_array+0x44>)
 8005c80:	f000 faa8 	bl	80061d4 <_init>
 8005c84:	1b64      	subs	r4, r4, r5
 8005c86:	10a4      	asrs	r4, r4, #2
 8005c88:	2600      	movs	r6, #0
 8005c8a:	42a6      	cmp	r6, r4
 8005c8c:	d105      	bne.n	8005c9a <__libc_init_array+0x2e>
 8005c8e:	bd70      	pop	{r4, r5, r6, pc}
 8005c90:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c94:	4798      	blx	r3
 8005c96:	3601      	adds	r6, #1
 8005c98:	e7ee      	b.n	8005c78 <__libc_init_array+0xc>
 8005c9a:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c9e:	4798      	blx	r3
 8005ca0:	3601      	adds	r6, #1
 8005ca2:	e7f2      	b.n	8005c8a <__libc_init_array+0x1e>
 8005ca4:	08006218 	.word	0x08006218
 8005ca8:	08006218 	.word	0x08006218
 8005cac:	08006218 	.word	0x08006218
 8005cb0:	0800621c 	.word	0x0800621c
 8005cb4:	00000000 	.word	0x00000000

08005cb8 <log10>:
 8005cb8:	b538      	push	{r3, r4, r5, lr}
 8005cba:	ed2d 8b02 	vpush	{d8}
 8005cbe:	ec55 4b10 	vmov	r4, r5, d0
 8005cc2:	f000 f841 	bl	8005d48 <__ieee754_log10>
 8005cc6:	4622      	mov	r2, r4
 8005cc8:	462b      	mov	r3, r5
 8005cca:	4620      	mov	r0, r4
 8005ccc:	4629      	mov	r1, r5
 8005cce:	eeb0 8a40 	vmov.f32	s16, s0
 8005cd2:	eef0 8a60 	vmov.f32	s17, s1
 8005cd6:	f7fa fed5 	bl	8000a84 <__aeabi_dcmpun>
 8005cda:	b998      	cbnz	r0, 8005d04 <log10+0x4c>
 8005cdc:	2200      	movs	r2, #0
 8005cde:	2300      	movs	r3, #0
 8005ce0:	4620      	mov	r0, r4
 8005ce2:	4629      	mov	r1, r5
 8005ce4:	f7fa feb0 	bl	8000a48 <__aeabi_dcmple>
 8005ce8:	b160      	cbz	r0, 8005d04 <log10+0x4c>
 8005cea:	2200      	movs	r2, #0
 8005cec:	2300      	movs	r3, #0
 8005cee:	4620      	mov	r0, r4
 8005cf0:	4629      	mov	r1, r5
 8005cf2:	f7fa fe95 	bl	8000a20 <__aeabi_dcmpeq>
 8005cf6:	b160      	cbz	r0, 8005d12 <log10+0x5a>
 8005cf8:	f7ff ffb2 	bl	8005c60 <__errno>
 8005cfc:	ed9f 8b0a 	vldr	d8, [pc, #40]	; 8005d28 <log10+0x70>
 8005d00:	2322      	movs	r3, #34	; 0x22
 8005d02:	6003      	str	r3, [r0, #0]
 8005d04:	eeb0 0a48 	vmov.f32	s0, s16
 8005d08:	eef0 0a68 	vmov.f32	s1, s17
 8005d0c:	ecbd 8b02 	vpop	{d8}
 8005d10:	bd38      	pop	{r3, r4, r5, pc}
 8005d12:	f7ff ffa5 	bl	8005c60 <__errno>
 8005d16:	ecbd 8b02 	vpop	{d8}
 8005d1a:	2321      	movs	r3, #33	; 0x21
 8005d1c:	6003      	str	r3, [r0, #0]
 8005d1e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005d22:	4803      	ldr	r0, [pc, #12]	; (8005d30 <log10+0x78>)
 8005d24:	f000 b808 	b.w	8005d38 <nan>
 8005d28:	00000000 	.word	0x00000000
 8005d2c:	fff00000 	.word	0xfff00000
 8005d30:	0800620c 	.word	0x0800620c
 8005d34:	00000000 	.word	0x00000000

08005d38 <nan>:
 8005d38:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8005d40 <nan+0x8>
 8005d3c:	4770      	bx	lr
 8005d3e:	bf00      	nop
 8005d40:	00000000 	.word	0x00000000
 8005d44:	7ff80000 	.word	0x7ff80000

08005d48 <__ieee754_log10>:
 8005d48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005d4c:	ec55 4b10 	vmov	r4, r5, d0
 8005d50:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
 8005d54:	462b      	mov	r3, r5
 8005d56:	da2f      	bge.n	8005db8 <__ieee754_log10+0x70>
 8005d58:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
 8005d5c:	4322      	orrs	r2, r4
 8005d5e:	d109      	bne.n	8005d74 <__ieee754_log10+0x2c>
 8005d60:	493b      	ldr	r1, [pc, #236]	; (8005e50 <__ieee754_log10+0x108>)
 8005d62:	2200      	movs	r2, #0
 8005d64:	2300      	movs	r3, #0
 8005d66:	2000      	movs	r0, #0
 8005d68:	f7fa fd1c 	bl	80007a4 <__aeabi_ddiv>
 8005d6c:	ec41 0b10 	vmov	d0, r0, r1
 8005d70:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005d74:	2d00      	cmp	r5, #0
 8005d76:	da09      	bge.n	8005d8c <__ieee754_log10+0x44>
 8005d78:	ee10 2a10 	vmov	r2, s0
 8005d7c:	ee10 0a10 	vmov	r0, s0
 8005d80:	4629      	mov	r1, r5
 8005d82:	f7fa fa2d 	bl	80001e0 <__aeabi_dsub>
 8005d86:	2200      	movs	r2, #0
 8005d88:	2300      	movs	r3, #0
 8005d8a:	e7ed      	b.n	8005d68 <__ieee754_log10+0x20>
 8005d8c:	4b31      	ldr	r3, [pc, #196]	; (8005e54 <__ieee754_log10+0x10c>)
 8005d8e:	2200      	movs	r2, #0
 8005d90:	4629      	mov	r1, r5
 8005d92:	ee10 0a10 	vmov	r0, s0
 8005d96:	f7fa fbdb 	bl	8000550 <__aeabi_dmul>
 8005d9a:	f06f 0235 	mvn.w	r2, #53	; 0x35
 8005d9e:	4604      	mov	r4, r0
 8005da0:	460d      	mov	r5, r1
 8005da2:	460b      	mov	r3, r1
 8005da4:	492c      	ldr	r1, [pc, #176]	; (8005e58 <__ieee754_log10+0x110>)
 8005da6:	428b      	cmp	r3, r1
 8005da8:	dd08      	ble.n	8005dbc <__ieee754_log10+0x74>
 8005daa:	4622      	mov	r2, r4
 8005dac:	462b      	mov	r3, r5
 8005dae:	4620      	mov	r0, r4
 8005db0:	4629      	mov	r1, r5
 8005db2:	f7fa fa17 	bl	80001e4 <__adddf3>
 8005db6:	e7d9      	b.n	8005d6c <__ieee754_log10+0x24>
 8005db8:	2200      	movs	r2, #0
 8005dba:	e7f3      	b.n	8005da4 <__ieee754_log10+0x5c>
 8005dbc:	1518      	asrs	r0, r3, #20
 8005dbe:	f2a0 30ff 	subw	r0, r0, #1023	; 0x3ff
 8005dc2:	4410      	add	r0, r2
 8005dc4:	ea4f 79d0 	mov.w	r9, r0, lsr #31
 8005dc8:	eb00 70d0 	add.w	r0, r0, r0, lsr #31
 8005dcc:	f3c3 0813 	ubfx	r8, r3, #0, #20
 8005dd0:	f7fa fb54 	bl	800047c <__aeabi_i2d>
 8005dd4:	f5c9 737f 	rsb	r3, r9, #1020	; 0x3fc
 8005dd8:	3303      	adds	r3, #3
 8005dda:	ea48 5503 	orr.w	r5, r8, r3, lsl #20
 8005dde:	ec45 4b10 	vmov	d0, r4, r5
 8005de2:	4606      	mov	r6, r0
 8005de4:	460f      	mov	r7, r1
 8005de6:	f000 f83b 	bl	8005e60 <__ieee754_log>
 8005dea:	a313      	add	r3, pc, #76	; (adr r3, 8005e38 <__ieee754_log10+0xf0>)
 8005dec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005df0:	4630      	mov	r0, r6
 8005df2:	4639      	mov	r1, r7
 8005df4:	ec59 8b10 	vmov	r8, r9, d0
 8005df8:	f7fa fbaa 	bl	8000550 <__aeabi_dmul>
 8005dfc:	a310      	add	r3, pc, #64	; (adr r3, 8005e40 <__ieee754_log10+0xf8>)
 8005dfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e02:	4604      	mov	r4, r0
 8005e04:	460d      	mov	r5, r1
 8005e06:	4640      	mov	r0, r8
 8005e08:	4649      	mov	r1, r9
 8005e0a:	f7fa fba1 	bl	8000550 <__aeabi_dmul>
 8005e0e:	4602      	mov	r2, r0
 8005e10:	460b      	mov	r3, r1
 8005e12:	4620      	mov	r0, r4
 8005e14:	4629      	mov	r1, r5
 8005e16:	f7fa f9e5 	bl	80001e4 <__adddf3>
 8005e1a:	a30b      	add	r3, pc, #44	; (adr r3, 8005e48 <__ieee754_log10+0x100>)
 8005e1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e20:	4604      	mov	r4, r0
 8005e22:	460d      	mov	r5, r1
 8005e24:	4630      	mov	r0, r6
 8005e26:	4639      	mov	r1, r7
 8005e28:	f7fa fb92 	bl	8000550 <__aeabi_dmul>
 8005e2c:	4602      	mov	r2, r0
 8005e2e:	460b      	mov	r3, r1
 8005e30:	4620      	mov	r0, r4
 8005e32:	4629      	mov	r1, r5
 8005e34:	e7bd      	b.n	8005db2 <__ieee754_log10+0x6a>
 8005e36:	bf00      	nop
 8005e38:	11f12b36 	.word	0x11f12b36
 8005e3c:	3d59fef3 	.word	0x3d59fef3
 8005e40:	1526e50e 	.word	0x1526e50e
 8005e44:	3fdbcb7b 	.word	0x3fdbcb7b
 8005e48:	509f6000 	.word	0x509f6000
 8005e4c:	3fd34413 	.word	0x3fd34413
 8005e50:	c3500000 	.word	0xc3500000
 8005e54:	43500000 	.word	0x43500000
 8005e58:	7fefffff 	.word	0x7fefffff
 8005e5c:	00000000 	.word	0x00000000

08005e60 <__ieee754_log>:
 8005e60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e64:	ec51 0b10 	vmov	r0, r1, d0
 8005e68:	ed2d 8b04 	vpush	{d8-d9}
 8005e6c:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8005e70:	b083      	sub	sp, #12
 8005e72:	460d      	mov	r5, r1
 8005e74:	da29      	bge.n	8005eca <__ieee754_log+0x6a>
 8005e76:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8005e7a:	4303      	orrs	r3, r0
 8005e7c:	ee10 2a10 	vmov	r2, s0
 8005e80:	d10c      	bne.n	8005e9c <__ieee754_log+0x3c>
 8005e82:	49cf      	ldr	r1, [pc, #828]	; (80061c0 <__ieee754_log+0x360>)
 8005e84:	2200      	movs	r2, #0
 8005e86:	2300      	movs	r3, #0
 8005e88:	2000      	movs	r0, #0
 8005e8a:	f7fa fc8b 	bl	80007a4 <__aeabi_ddiv>
 8005e8e:	ec41 0b10 	vmov	d0, r0, r1
 8005e92:	b003      	add	sp, #12
 8005e94:	ecbd 8b04 	vpop	{d8-d9}
 8005e98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e9c:	2900      	cmp	r1, #0
 8005e9e:	da05      	bge.n	8005eac <__ieee754_log+0x4c>
 8005ea0:	460b      	mov	r3, r1
 8005ea2:	f7fa f99d 	bl	80001e0 <__aeabi_dsub>
 8005ea6:	2200      	movs	r2, #0
 8005ea8:	2300      	movs	r3, #0
 8005eaa:	e7ee      	b.n	8005e8a <__ieee754_log+0x2a>
 8005eac:	4bc5      	ldr	r3, [pc, #788]	; (80061c4 <__ieee754_log+0x364>)
 8005eae:	2200      	movs	r2, #0
 8005eb0:	f7fa fb4e 	bl	8000550 <__aeabi_dmul>
 8005eb4:	f06f 0335 	mvn.w	r3, #53	; 0x35
 8005eb8:	460d      	mov	r5, r1
 8005eba:	4ac3      	ldr	r2, [pc, #780]	; (80061c8 <__ieee754_log+0x368>)
 8005ebc:	4295      	cmp	r5, r2
 8005ebe:	dd06      	ble.n	8005ece <__ieee754_log+0x6e>
 8005ec0:	4602      	mov	r2, r0
 8005ec2:	460b      	mov	r3, r1
 8005ec4:	f7fa f98e 	bl	80001e4 <__adddf3>
 8005ec8:	e7e1      	b.n	8005e8e <__ieee754_log+0x2e>
 8005eca:	2300      	movs	r3, #0
 8005ecc:	e7f5      	b.n	8005eba <__ieee754_log+0x5a>
 8005ece:	152c      	asrs	r4, r5, #20
 8005ed0:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8005ed4:	f3c5 0513 	ubfx	r5, r5, #0, #20
 8005ed8:	441c      	add	r4, r3
 8005eda:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 8005ede:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 8005ee2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005ee6:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 8005eea:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 8005eee:	ea42 0105 	orr.w	r1, r2, r5
 8005ef2:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 8005ef6:	2200      	movs	r2, #0
 8005ef8:	4bb4      	ldr	r3, [pc, #720]	; (80061cc <__ieee754_log+0x36c>)
 8005efa:	f7fa f971 	bl	80001e0 <__aeabi_dsub>
 8005efe:	1cab      	adds	r3, r5, #2
 8005f00:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005f04:	2b02      	cmp	r3, #2
 8005f06:	4682      	mov	sl, r0
 8005f08:	468b      	mov	fp, r1
 8005f0a:	f04f 0200 	mov.w	r2, #0
 8005f0e:	dc53      	bgt.n	8005fb8 <__ieee754_log+0x158>
 8005f10:	2300      	movs	r3, #0
 8005f12:	f7fa fd85 	bl	8000a20 <__aeabi_dcmpeq>
 8005f16:	b1d0      	cbz	r0, 8005f4e <__ieee754_log+0xee>
 8005f18:	2c00      	cmp	r4, #0
 8005f1a:	f000 8122 	beq.w	8006162 <__ieee754_log+0x302>
 8005f1e:	4620      	mov	r0, r4
 8005f20:	f7fa faac 	bl	800047c <__aeabi_i2d>
 8005f24:	a390      	add	r3, pc, #576	; (adr r3, 8006168 <__ieee754_log+0x308>)
 8005f26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f2a:	4606      	mov	r6, r0
 8005f2c:	460f      	mov	r7, r1
 8005f2e:	f7fa fb0f 	bl	8000550 <__aeabi_dmul>
 8005f32:	a38f      	add	r3, pc, #572	; (adr r3, 8006170 <__ieee754_log+0x310>)
 8005f34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f38:	4604      	mov	r4, r0
 8005f3a:	460d      	mov	r5, r1
 8005f3c:	4630      	mov	r0, r6
 8005f3e:	4639      	mov	r1, r7
 8005f40:	f7fa fb06 	bl	8000550 <__aeabi_dmul>
 8005f44:	4602      	mov	r2, r0
 8005f46:	460b      	mov	r3, r1
 8005f48:	4620      	mov	r0, r4
 8005f4a:	4629      	mov	r1, r5
 8005f4c:	e7ba      	b.n	8005ec4 <__ieee754_log+0x64>
 8005f4e:	a38a      	add	r3, pc, #552	; (adr r3, 8006178 <__ieee754_log+0x318>)
 8005f50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f54:	4650      	mov	r0, sl
 8005f56:	4659      	mov	r1, fp
 8005f58:	f7fa fafa 	bl	8000550 <__aeabi_dmul>
 8005f5c:	4602      	mov	r2, r0
 8005f5e:	460b      	mov	r3, r1
 8005f60:	2000      	movs	r0, #0
 8005f62:	499b      	ldr	r1, [pc, #620]	; (80061d0 <__ieee754_log+0x370>)
 8005f64:	f7fa f93c 	bl	80001e0 <__aeabi_dsub>
 8005f68:	4652      	mov	r2, sl
 8005f6a:	4606      	mov	r6, r0
 8005f6c:	460f      	mov	r7, r1
 8005f6e:	465b      	mov	r3, fp
 8005f70:	4650      	mov	r0, sl
 8005f72:	4659      	mov	r1, fp
 8005f74:	f7fa faec 	bl	8000550 <__aeabi_dmul>
 8005f78:	4602      	mov	r2, r0
 8005f7a:	460b      	mov	r3, r1
 8005f7c:	4630      	mov	r0, r6
 8005f7e:	4639      	mov	r1, r7
 8005f80:	f7fa fae6 	bl	8000550 <__aeabi_dmul>
 8005f84:	4606      	mov	r6, r0
 8005f86:	460f      	mov	r7, r1
 8005f88:	b914      	cbnz	r4, 8005f90 <__ieee754_log+0x130>
 8005f8a:	4632      	mov	r2, r6
 8005f8c:	463b      	mov	r3, r7
 8005f8e:	e0a2      	b.n	80060d6 <__ieee754_log+0x276>
 8005f90:	4620      	mov	r0, r4
 8005f92:	f7fa fa73 	bl	800047c <__aeabi_i2d>
 8005f96:	a374      	add	r3, pc, #464	; (adr r3, 8006168 <__ieee754_log+0x308>)
 8005f98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f9c:	4680      	mov	r8, r0
 8005f9e:	4689      	mov	r9, r1
 8005fa0:	f7fa fad6 	bl	8000550 <__aeabi_dmul>
 8005fa4:	a372      	add	r3, pc, #456	; (adr r3, 8006170 <__ieee754_log+0x310>)
 8005fa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005faa:	4604      	mov	r4, r0
 8005fac:	460d      	mov	r5, r1
 8005fae:	4640      	mov	r0, r8
 8005fb0:	4649      	mov	r1, r9
 8005fb2:	f7fa facd 	bl	8000550 <__aeabi_dmul>
 8005fb6:	e0a7      	b.n	8006108 <__ieee754_log+0x2a8>
 8005fb8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005fbc:	f7fa f912 	bl	80001e4 <__adddf3>
 8005fc0:	4602      	mov	r2, r0
 8005fc2:	460b      	mov	r3, r1
 8005fc4:	4650      	mov	r0, sl
 8005fc6:	4659      	mov	r1, fp
 8005fc8:	f7fa fbec 	bl	80007a4 <__aeabi_ddiv>
 8005fcc:	ec41 0b18 	vmov	d8, r0, r1
 8005fd0:	4620      	mov	r0, r4
 8005fd2:	f7fa fa53 	bl	800047c <__aeabi_i2d>
 8005fd6:	ec53 2b18 	vmov	r2, r3, d8
 8005fda:	ec41 0b19 	vmov	d9, r0, r1
 8005fde:	ec51 0b18 	vmov	r0, r1, d8
 8005fe2:	f7fa fab5 	bl	8000550 <__aeabi_dmul>
 8005fe6:	f5a5 23c2 	sub.w	r3, r5, #397312	; 0x61000
 8005fea:	f2a3 437a 	subw	r3, r3, #1146	; 0x47a
 8005fee:	9301      	str	r3, [sp, #4]
 8005ff0:	4602      	mov	r2, r0
 8005ff2:	460b      	mov	r3, r1
 8005ff4:	4680      	mov	r8, r0
 8005ff6:	4689      	mov	r9, r1
 8005ff8:	f7fa faaa 	bl	8000550 <__aeabi_dmul>
 8005ffc:	a360      	add	r3, pc, #384	; (adr r3, 8006180 <__ieee754_log+0x320>)
 8005ffe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006002:	4606      	mov	r6, r0
 8006004:	460f      	mov	r7, r1
 8006006:	f7fa faa3 	bl	8000550 <__aeabi_dmul>
 800600a:	a35f      	add	r3, pc, #380	; (adr r3, 8006188 <__ieee754_log+0x328>)
 800600c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006010:	f7fa f8e8 	bl	80001e4 <__adddf3>
 8006014:	4632      	mov	r2, r6
 8006016:	463b      	mov	r3, r7
 8006018:	f7fa fa9a 	bl	8000550 <__aeabi_dmul>
 800601c:	a35c      	add	r3, pc, #368	; (adr r3, 8006190 <__ieee754_log+0x330>)
 800601e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006022:	f7fa f8df 	bl	80001e4 <__adddf3>
 8006026:	4632      	mov	r2, r6
 8006028:	463b      	mov	r3, r7
 800602a:	f7fa fa91 	bl	8000550 <__aeabi_dmul>
 800602e:	a35a      	add	r3, pc, #360	; (adr r3, 8006198 <__ieee754_log+0x338>)
 8006030:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006034:	f7fa f8d6 	bl	80001e4 <__adddf3>
 8006038:	4642      	mov	r2, r8
 800603a:	464b      	mov	r3, r9
 800603c:	f7fa fa88 	bl	8000550 <__aeabi_dmul>
 8006040:	a357      	add	r3, pc, #348	; (adr r3, 80061a0 <__ieee754_log+0x340>)
 8006042:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006046:	4680      	mov	r8, r0
 8006048:	4689      	mov	r9, r1
 800604a:	4630      	mov	r0, r6
 800604c:	4639      	mov	r1, r7
 800604e:	f7fa fa7f 	bl	8000550 <__aeabi_dmul>
 8006052:	a355      	add	r3, pc, #340	; (adr r3, 80061a8 <__ieee754_log+0x348>)
 8006054:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006058:	f7fa f8c4 	bl	80001e4 <__adddf3>
 800605c:	4632      	mov	r2, r6
 800605e:	463b      	mov	r3, r7
 8006060:	f7fa fa76 	bl	8000550 <__aeabi_dmul>
 8006064:	a352      	add	r3, pc, #328	; (adr r3, 80061b0 <__ieee754_log+0x350>)
 8006066:	e9d3 2300 	ldrd	r2, r3, [r3]
 800606a:	f7fa f8bb 	bl	80001e4 <__adddf3>
 800606e:	4632      	mov	r2, r6
 8006070:	463b      	mov	r3, r7
 8006072:	f7fa fa6d 	bl	8000550 <__aeabi_dmul>
 8006076:	460b      	mov	r3, r1
 8006078:	4602      	mov	r2, r0
 800607a:	4649      	mov	r1, r9
 800607c:	4640      	mov	r0, r8
 800607e:	f7fa f8b1 	bl	80001e4 <__adddf3>
 8006082:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 8006086:	9b01      	ldr	r3, [sp, #4]
 8006088:	3551      	adds	r5, #81	; 0x51
 800608a:	431d      	orrs	r5, r3
 800608c:	2d00      	cmp	r5, #0
 800608e:	4680      	mov	r8, r0
 8006090:	4689      	mov	r9, r1
 8006092:	dd48      	ble.n	8006126 <__ieee754_log+0x2c6>
 8006094:	4b4e      	ldr	r3, [pc, #312]	; (80061d0 <__ieee754_log+0x370>)
 8006096:	2200      	movs	r2, #0
 8006098:	4650      	mov	r0, sl
 800609a:	4659      	mov	r1, fp
 800609c:	f7fa fa58 	bl	8000550 <__aeabi_dmul>
 80060a0:	4652      	mov	r2, sl
 80060a2:	465b      	mov	r3, fp
 80060a4:	f7fa fa54 	bl	8000550 <__aeabi_dmul>
 80060a8:	4602      	mov	r2, r0
 80060aa:	460b      	mov	r3, r1
 80060ac:	4606      	mov	r6, r0
 80060ae:	460f      	mov	r7, r1
 80060b0:	4640      	mov	r0, r8
 80060b2:	4649      	mov	r1, r9
 80060b4:	f7fa f896 	bl	80001e4 <__adddf3>
 80060b8:	ec53 2b18 	vmov	r2, r3, d8
 80060bc:	f7fa fa48 	bl	8000550 <__aeabi_dmul>
 80060c0:	4680      	mov	r8, r0
 80060c2:	4689      	mov	r9, r1
 80060c4:	b964      	cbnz	r4, 80060e0 <__ieee754_log+0x280>
 80060c6:	4602      	mov	r2, r0
 80060c8:	460b      	mov	r3, r1
 80060ca:	4630      	mov	r0, r6
 80060cc:	4639      	mov	r1, r7
 80060ce:	f7fa f887 	bl	80001e0 <__aeabi_dsub>
 80060d2:	4602      	mov	r2, r0
 80060d4:	460b      	mov	r3, r1
 80060d6:	4650      	mov	r0, sl
 80060d8:	4659      	mov	r1, fp
 80060da:	f7fa f881 	bl	80001e0 <__aeabi_dsub>
 80060de:	e6d6      	b.n	8005e8e <__ieee754_log+0x2e>
 80060e0:	a321      	add	r3, pc, #132	; (adr r3, 8006168 <__ieee754_log+0x308>)
 80060e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060e6:	ec51 0b19 	vmov	r0, r1, d9
 80060ea:	f7fa fa31 	bl	8000550 <__aeabi_dmul>
 80060ee:	a320      	add	r3, pc, #128	; (adr r3, 8006170 <__ieee754_log+0x310>)
 80060f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060f4:	4604      	mov	r4, r0
 80060f6:	460d      	mov	r5, r1
 80060f8:	ec51 0b19 	vmov	r0, r1, d9
 80060fc:	f7fa fa28 	bl	8000550 <__aeabi_dmul>
 8006100:	4642      	mov	r2, r8
 8006102:	464b      	mov	r3, r9
 8006104:	f7fa f86e 	bl	80001e4 <__adddf3>
 8006108:	4602      	mov	r2, r0
 800610a:	460b      	mov	r3, r1
 800610c:	4630      	mov	r0, r6
 800610e:	4639      	mov	r1, r7
 8006110:	f7fa f866 	bl	80001e0 <__aeabi_dsub>
 8006114:	4652      	mov	r2, sl
 8006116:	465b      	mov	r3, fp
 8006118:	f7fa f862 	bl	80001e0 <__aeabi_dsub>
 800611c:	4602      	mov	r2, r0
 800611e:	460b      	mov	r3, r1
 8006120:	4620      	mov	r0, r4
 8006122:	4629      	mov	r1, r5
 8006124:	e7d9      	b.n	80060da <__ieee754_log+0x27a>
 8006126:	4602      	mov	r2, r0
 8006128:	460b      	mov	r3, r1
 800612a:	4650      	mov	r0, sl
 800612c:	4659      	mov	r1, fp
 800612e:	f7fa f857 	bl	80001e0 <__aeabi_dsub>
 8006132:	ec53 2b18 	vmov	r2, r3, d8
 8006136:	f7fa fa0b 	bl	8000550 <__aeabi_dmul>
 800613a:	4606      	mov	r6, r0
 800613c:	460f      	mov	r7, r1
 800613e:	2c00      	cmp	r4, #0
 8006140:	f43f af23 	beq.w	8005f8a <__ieee754_log+0x12a>
 8006144:	a308      	add	r3, pc, #32	; (adr r3, 8006168 <__ieee754_log+0x308>)
 8006146:	e9d3 2300 	ldrd	r2, r3, [r3]
 800614a:	ec51 0b19 	vmov	r0, r1, d9
 800614e:	f7fa f9ff 	bl	8000550 <__aeabi_dmul>
 8006152:	a307      	add	r3, pc, #28	; (adr r3, 8006170 <__ieee754_log+0x310>)
 8006154:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006158:	4604      	mov	r4, r0
 800615a:	460d      	mov	r5, r1
 800615c:	ec51 0b19 	vmov	r0, r1, d9
 8006160:	e727      	b.n	8005fb2 <__ieee754_log+0x152>
 8006162:	ed9f 0b15 	vldr	d0, [pc, #84]	; 80061b8 <__ieee754_log+0x358>
 8006166:	e694      	b.n	8005e92 <__ieee754_log+0x32>
 8006168:	fee00000 	.word	0xfee00000
 800616c:	3fe62e42 	.word	0x3fe62e42
 8006170:	35793c76 	.word	0x35793c76
 8006174:	3dea39ef 	.word	0x3dea39ef
 8006178:	55555555 	.word	0x55555555
 800617c:	3fd55555 	.word	0x3fd55555
 8006180:	df3e5244 	.word	0xdf3e5244
 8006184:	3fc2f112 	.word	0x3fc2f112
 8006188:	96cb03de 	.word	0x96cb03de
 800618c:	3fc74664 	.word	0x3fc74664
 8006190:	94229359 	.word	0x94229359
 8006194:	3fd24924 	.word	0x3fd24924
 8006198:	55555593 	.word	0x55555593
 800619c:	3fe55555 	.word	0x3fe55555
 80061a0:	d078c69f 	.word	0xd078c69f
 80061a4:	3fc39a09 	.word	0x3fc39a09
 80061a8:	1d8e78af 	.word	0x1d8e78af
 80061ac:	3fcc71c5 	.word	0x3fcc71c5
 80061b0:	9997fa04 	.word	0x9997fa04
 80061b4:	3fd99999 	.word	0x3fd99999
	...
 80061c0:	c3500000 	.word	0xc3500000
 80061c4:	43500000 	.word	0x43500000
 80061c8:	7fefffff 	.word	0x7fefffff
 80061cc:	3ff00000 	.word	0x3ff00000
 80061d0:	3fe00000 	.word	0x3fe00000

080061d4 <_init>:
 80061d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061d6:	bf00      	nop
 80061d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80061da:	bc08      	pop	{r3}
 80061dc:	469e      	mov	lr, r3
 80061de:	4770      	bx	lr

080061e0 <_fini>:
 80061e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061e2:	bf00      	nop
 80061e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80061e6:	bc08      	pop	{r3}
 80061e8:	469e      	mov	lr, r3
 80061ea:	4770      	bx	lr
