/* SPDX-License-Identifier: MIT
 *
 * Copyright 2016-2020 HabanaLabs, Ltd.
 * All Rights Reserved.
 *
 */

/************************************
 ** This is an auto-generated file **
 **       DO NOT EDIT BELOW        **
 ************************************/

#ifndef ASIC_REG_DCORE1_EDMA0_QM_REGS_H_
#define ASIC_REG_DCORE1_EDMA0_QM_REGS_H_

/*
 *****************************************
 *   DCORE1_EDMA0_QM
 *   (Prototype: QMAN)
 *****************************************
 */

#define mmDCORE1_EDMA0_QM_GLBL_CFG0 0x43CA000

#define mmDCORE1_EDMA0_QM_GLBL_CFG1 0x43CA004

#define mmDCORE1_EDMA0_QM_GLBL_CFG2 0x43CA008

#define mmDCORE1_EDMA0_QM_GLBL_ERR_CFG 0x43CA00C

#define mmDCORE1_EDMA0_QM_GLBL_ERR_CFG1 0x43CA010

#define mmDCORE1_EDMA0_QM_GLBL_ERR_ARC_HALT_EN 0x43CA014

#define mmDCORE1_EDMA0_QM_GLBL_AXCACHE 0x43CA018

#define mmDCORE1_EDMA0_QM_GLBL_STS0 0x43CA01C

#define mmDCORE1_EDMA0_QM_GLBL_STS1 0x43CA020

#define mmDCORE1_EDMA0_QM_GLBL_ERR_STS_0 0x43CA024

#define mmDCORE1_EDMA0_QM_GLBL_ERR_STS_1 0x43CA028

#define mmDCORE1_EDMA0_QM_GLBL_ERR_STS_2 0x43CA02C

#define mmDCORE1_EDMA0_QM_GLBL_ERR_STS_3 0x43CA030

#define mmDCORE1_EDMA0_QM_GLBL_ERR_STS_4 0x43CA034

#define mmDCORE1_EDMA0_QM_GLBL_ERR_MSG_EN_0 0x43CA038

#define mmDCORE1_EDMA0_QM_GLBL_ERR_MSG_EN_1 0x43CA03C

#define mmDCORE1_EDMA0_QM_GLBL_ERR_MSG_EN_2 0x43CA040

#define mmDCORE1_EDMA0_QM_GLBL_ERR_MSG_EN_3 0x43CA044

#define mmDCORE1_EDMA0_QM_GLBL_ERR_MSG_EN_4 0x43CA048

#define mmDCORE1_EDMA0_QM_GLBL_PROT 0x43CA04C

#define mmDCORE1_EDMA0_QM_PQ_BASE_LO_0 0x43CA050

#define mmDCORE1_EDMA0_QM_PQ_BASE_LO_1 0x43CA054

#define mmDCORE1_EDMA0_QM_PQ_BASE_LO_2 0x43CA058

#define mmDCORE1_EDMA0_QM_PQ_BASE_LO_3 0x43CA05C

#define mmDCORE1_EDMA0_QM_PQ_BASE_HI_0 0x43CA060

#define mmDCORE1_EDMA0_QM_PQ_BASE_HI_1 0x43CA064

#define mmDCORE1_EDMA0_QM_PQ_BASE_HI_2 0x43CA068

#define mmDCORE1_EDMA0_QM_PQ_BASE_HI_3 0x43CA06C

#define mmDCORE1_EDMA0_QM_PQ_SIZE_0 0x43CA070

#define mmDCORE1_EDMA0_QM_PQ_SIZE_1 0x43CA074

#define mmDCORE1_EDMA0_QM_PQ_SIZE_2 0x43CA078

#define mmDCORE1_EDMA0_QM_PQ_SIZE_3 0x43CA07C

#define mmDCORE1_EDMA0_QM_PQ_PI_0 0x43CA080

#define mmDCORE1_EDMA0_QM_PQ_PI_1 0x43CA084

#define mmDCORE1_EDMA0_QM_PQ_PI_2 0x43CA088

#define mmDCORE1_EDMA0_QM_PQ_PI_3 0x43CA08C

#define mmDCORE1_EDMA0_QM_PQ_CI_0 0x43CA090

#define mmDCORE1_EDMA0_QM_PQ_CI_1 0x43CA094

#define mmDCORE1_EDMA0_QM_PQ_CI_2 0x43CA098

#define mmDCORE1_EDMA0_QM_PQ_CI_3 0x43CA09C

#define mmDCORE1_EDMA0_QM_PQ_CFG0_0 0x43CA0A0

#define mmDCORE1_EDMA0_QM_PQ_CFG0_1 0x43CA0A4

#define mmDCORE1_EDMA0_QM_PQ_CFG0_2 0x43CA0A8

#define mmDCORE1_EDMA0_QM_PQ_CFG0_3 0x43CA0AC

#define mmDCORE1_EDMA0_QM_PQ_CFG1_0 0x43CA0B0

#define mmDCORE1_EDMA0_QM_PQ_CFG1_1 0x43CA0B4

#define mmDCORE1_EDMA0_QM_PQ_CFG1_2 0x43CA0B8

#define mmDCORE1_EDMA0_QM_PQ_CFG1_3 0x43CA0BC

#define mmDCORE1_EDMA0_QM_PQ_STS0_0 0x43CA0C0

#define mmDCORE1_EDMA0_QM_PQ_STS0_1 0x43CA0C4

#define mmDCORE1_EDMA0_QM_PQ_STS0_2 0x43CA0C8

#define mmDCORE1_EDMA0_QM_PQ_STS0_3 0x43CA0CC

#define mmDCORE1_EDMA0_QM_PQ_STS1_0 0x43CA0D0

#define mmDCORE1_EDMA0_QM_PQ_STS1_1 0x43CA0D4

#define mmDCORE1_EDMA0_QM_PQ_STS1_2 0x43CA0D8

#define mmDCORE1_EDMA0_QM_PQ_STS1_3 0x43CA0DC

#define mmDCORE1_EDMA0_QM_CQ_CFG0_0 0x43CA0E0

#define mmDCORE1_EDMA0_QM_CQ_CFG0_1 0x43CA0E4

#define mmDCORE1_EDMA0_QM_CQ_CFG0_2 0x43CA0E8

#define mmDCORE1_EDMA0_QM_CQ_CFG0_3 0x43CA0EC

#define mmDCORE1_EDMA0_QM_CQ_CFG0_4 0x43CA0F0

#define mmDCORE1_EDMA0_QM_CQ_STS0_0 0x43CA0F4

#define mmDCORE1_EDMA0_QM_CQ_STS0_1 0x43CA0F8

#define mmDCORE1_EDMA0_QM_CQ_STS0_2 0x43CA0FC

#define mmDCORE1_EDMA0_QM_CQ_STS0_3 0x43CA100

#define mmDCORE1_EDMA0_QM_CQ_STS0_4 0x43CA104

#define mmDCORE1_EDMA0_QM_CQ_CFG1_0 0x43CA108

#define mmDCORE1_EDMA0_QM_CQ_CFG1_1 0x43CA10C

#define mmDCORE1_EDMA0_QM_CQ_CFG1_2 0x43CA110

#define mmDCORE1_EDMA0_QM_CQ_CFG1_3 0x43CA114

#define mmDCORE1_EDMA0_QM_CQ_CFG1_4 0x43CA118

#define mmDCORE1_EDMA0_QM_CQ_STS1_0 0x43CA11C

#define mmDCORE1_EDMA0_QM_CQ_STS1_1 0x43CA120

#define mmDCORE1_EDMA0_QM_CQ_STS1_2 0x43CA124

#define mmDCORE1_EDMA0_QM_CQ_STS1_3 0x43CA128

#define mmDCORE1_EDMA0_QM_CQ_STS1_4 0x43CA12C

#define mmDCORE1_EDMA0_QM_CQ_PTR_LO_0 0x43CA150

#define mmDCORE1_EDMA0_QM_CQ_PTR_HI_0 0x43CA154

#define mmDCORE1_EDMA0_QM_CQ_TSIZE_0 0x43CA158

#define mmDCORE1_EDMA0_QM_CQ_CTL_0 0x43CA15C

#define mmDCORE1_EDMA0_QM_CQ_PTR_LO_1 0x43CA160

#define mmDCORE1_EDMA0_QM_CQ_PTR_HI_1 0x43CA164

#define mmDCORE1_EDMA0_QM_CQ_TSIZE_1 0x43CA168

#define mmDCORE1_EDMA0_QM_CQ_CTL_1 0x43CA16C

#define mmDCORE1_EDMA0_QM_CQ_PTR_LO_2 0x43CA170

#define mmDCORE1_EDMA0_QM_CQ_PTR_HI_2 0x43CA174

#define mmDCORE1_EDMA0_QM_CQ_TSIZE_2 0x43CA178

#define mmDCORE1_EDMA0_QM_CQ_CTL_2 0x43CA17C

#define mmDCORE1_EDMA0_QM_CQ_PTR_LO_3 0x43CA180

#define mmDCORE1_EDMA0_QM_CQ_PTR_HI_3 0x43CA184

#define mmDCORE1_EDMA0_QM_CQ_TSIZE_3 0x43CA188

#define mmDCORE1_EDMA0_QM_CQ_CTL_3 0x43CA18C

#define mmDCORE1_EDMA0_QM_CQ_PTR_LO_4 0x43CA190

#define mmDCORE1_EDMA0_QM_CQ_PTR_HI_4 0x43CA194

#define mmDCORE1_EDMA0_QM_CQ_TSIZE_4 0x43CA198

#define mmDCORE1_EDMA0_QM_CQ_CTL_4 0x43CA19C

#define mmDCORE1_EDMA0_QM_CQ_TSIZE_STS_0 0x43CA1A0

#define mmDCORE1_EDMA0_QM_CQ_TSIZE_STS_1 0x43CA1A4

#define mmDCORE1_EDMA0_QM_CQ_TSIZE_STS_2 0x43CA1A8

#define mmDCORE1_EDMA0_QM_CQ_TSIZE_STS_3 0x43CA1AC

#define mmDCORE1_EDMA0_QM_CQ_TSIZE_STS_4 0x43CA1B0

#define mmDCORE1_EDMA0_QM_CQ_PTR_LO_STS_0 0x43CA1B4

#define mmDCORE1_EDMA0_QM_CQ_PTR_LO_STS_1 0x43CA1B8

#define mmDCORE1_EDMA0_QM_CQ_PTR_LO_STS_2 0x43CA1BC

#define mmDCORE1_EDMA0_QM_CQ_PTR_LO_STS_3 0x43CA1C0

#define mmDCORE1_EDMA0_QM_CQ_PTR_LO_STS_4 0x43CA1C4

#define mmDCORE1_EDMA0_QM_CQ_PTR_HI_STS_0 0x43CA1C8

#define mmDCORE1_EDMA0_QM_CQ_PTR_HI_STS_1 0x43CA1CC

#define mmDCORE1_EDMA0_QM_CQ_PTR_HI_STS_2 0x43CA1D0

#define mmDCORE1_EDMA0_QM_CQ_PTR_HI_STS_3 0x43CA1D4

#define mmDCORE1_EDMA0_QM_CQ_PTR_HI_STS_4 0x43CA1D8

#define mmDCORE1_EDMA0_QM_CQ_IFIFO_STS_0 0x43CA1DC

#define mmDCORE1_EDMA0_QM_CQ_IFIFO_STS_1 0x43CA1E0

#define mmDCORE1_EDMA0_QM_CQ_IFIFO_STS_2 0x43CA1E4

#define mmDCORE1_EDMA0_QM_CQ_IFIFO_STS_3 0x43CA1E8

#define mmDCORE1_EDMA0_QM_CQ_IFIFO_STS_4 0x43CA1EC

#define mmDCORE1_EDMA0_QM_CP_MSG_BASE0_ADDR_LO_0 0x43CA1F0

#define mmDCORE1_EDMA0_QM_CP_MSG_BASE0_ADDR_LO_1 0x43CA1F4

#define mmDCORE1_EDMA0_QM_CP_MSG_BASE0_ADDR_LO_2 0x43CA1F8

#define mmDCORE1_EDMA0_QM_CP_MSG_BASE0_ADDR_LO_3 0x43CA1FC

#define mmDCORE1_EDMA0_QM_CP_MSG_BASE0_ADDR_LO_4 0x43CA200

#define mmDCORE1_EDMA0_QM_CP_MSG_BASE0_ADDR_HI_0 0x43CA204

#define mmDCORE1_EDMA0_QM_CP_MSG_BASE0_ADDR_HI_1 0x43CA208

#define mmDCORE1_EDMA0_QM_CP_MSG_BASE0_ADDR_HI_2 0x43CA20C

#define mmDCORE1_EDMA0_QM_CP_MSG_BASE0_ADDR_HI_3 0x43CA210

#define mmDCORE1_EDMA0_QM_CP_MSG_BASE0_ADDR_HI_4 0x43CA214

#define mmDCORE1_EDMA0_QM_CP_MSG_BASE1_ADDR_LO_0 0x43CA218

#define mmDCORE1_EDMA0_QM_CP_MSG_BASE1_ADDR_LO_1 0x43CA21C

#define mmDCORE1_EDMA0_QM_CP_MSG_BASE1_ADDR_LO_2 0x43CA220

#define mmDCORE1_EDMA0_QM_CP_MSG_BASE1_ADDR_LO_3 0x43CA224

#define mmDCORE1_EDMA0_QM_CP_MSG_BASE1_ADDR_LO_4 0x43CA228

#define mmDCORE1_EDMA0_QM_CP_MSG_BASE1_ADDR_HI_0 0x43CA22C

#define mmDCORE1_EDMA0_QM_CP_MSG_BASE1_ADDR_HI_1 0x43CA230

#define mmDCORE1_EDMA0_QM_CP_MSG_BASE1_ADDR_HI_2 0x43CA234

#define mmDCORE1_EDMA0_QM_CP_MSG_BASE1_ADDR_HI_3 0x43CA238

#define mmDCORE1_EDMA0_QM_CP_MSG_BASE1_ADDR_HI_4 0x43CA23C

#define mmDCORE1_EDMA0_QM_CP_MSG_BASE2_ADDR_LO_0 0x43CA240

#define mmDCORE1_EDMA0_QM_CP_MSG_BASE2_ADDR_LO_1 0x43CA244

#define mmDCORE1_EDMA0_QM_CP_MSG_BASE2_ADDR_LO_2 0x43CA248

#define mmDCORE1_EDMA0_QM_CP_MSG_BASE2_ADDR_LO_3 0x43CA24C

#define mmDCORE1_EDMA0_QM_CP_MSG_BASE2_ADDR_LO_4 0x43CA250

#define mmDCORE1_EDMA0_QM_CP_MSG_BASE2_ADDR_HI_0 0x43CA254

#define mmDCORE1_EDMA0_QM_CP_MSG_BASE2_ADDR_HI_1 0x43CA258

#define mmDCORE1_EDMA0_QM_CP_MSG_BASE2_ADDR_HI_2 0x43CA25C

#define mmDCORE1_EDMA0_QM_CP_MSG_BASE2_ADDR_HI_3 0x43CA260

#define mmDCORE1_EDMA0_QM_CP_MSG_BASE2_ADDR_HI_4 0x43CA264

#define mmDCORE1_EDMA0_QM_CP_MSG_BASE3_ADDR_LO_0 0x43CA268

#define mmDCORE1_EDMA0_QM_CP_MSG_BASE3_ADDR_LO_1 0x43CA26C

#define mmDCORE1_EDMA0_QM_CP_MSG_BASE3_ADDR_LO_2 0x43CA270

#define mmDCORE1_EDMA0_QM_CP_MSG_BASE3_ADDR_LO_3 0x43CA274

#define mmDCORE1_EDMA0_QM_CP_MSG_BASE3_ADDR_LO_4 0x43CA278

#define mmDCORE1_EDMA0_QM_CP_MSG_BASE3_ADDR_HI_0 0x43CA27C

#define mmDCORE1_EDMA0_QM_CP_MSG_BASE3_ADDR_HI_1 0x43CA280

#define mmDCORE1_EDMA0_QM_CP_MSG_BASE3_ADDR_HI_2 0x43CA284

#define mmDCORE1_EDMA0_QM_CP_MSG_BASE3_ADDR_HI_3 0x43CA288

#define mmDCORE1_EDMA0_QM_CP_MSG_BASE3_ADDR_HI_4 0x43CA28C

#define mmDCORE1_EDMA0_QM_CP_FENCE0_RDATA_0 0x43CA290

#define mmDCORE1_EDMA0_QM_CP_FENCE0_RDATA_1 0x43CA294

#define mmDCORE1_EDMA0_QM_CP_FENCE0_RDATA_2 0x43CA298

#define mmDCORE1_EDMA0_QM_CP_FENCE0_RDATA_3 0x43CA29C

#define mmDCORE1_EDMA0_QM_CP_FENCE0_RDATA_4 0x43CA2A0

#define mmDCORE1_EDMA0_QM_CP_FENCE1_RDATA_0 0x43CA2A4

#define mmDCORE1_EDMA0_QM_CP_FENCE1_RDATA_1 0x43CA2A8

#define mmDCORE1_EDMA0_QM_CP_FENCE1_RDATA_2 0x43CA2AC

#define mmDCORE1_EDMA0_QM_CP_FENCE1_RDATA_3 0x43CA2B0

#define mmDCORE1_EDMA0_QM_CP_FENCE1_RDATA_4 0x43CA2B4

#define mmDCORE1_EDMA0_QM_CP_FENCE2_RDATA_0 0x43CA2B8

#define mmDCORE1_EDMA0_QM_CP_FENCE2_RDATA_1 0x43CA2BC

#define mmDCORE1_EDMA0_QM_CP_FENCE2_RDATA_2 0x43CA2C0

#define mmDCORE1_EDMA0_QM_CP_FENCE2_RDATA_3 0x43CA2C4

#define mmDCORE1_EDMA0_QM_CP_FENCE2_RDATA_4 0x43CA2C8

#define mmDCORE1_EDMA0_QM_CP_FENCE3_RDATA_0 0x43CA2CC

#define mmDCORE1_EDMA0_QM_CP_FENCE3_RDATA_1 0x43CA2D0

#define mmDCORE1_EDMA0_QM_CP_FENCE3_RDATA_2 0x43CA2D4

#define mmDCORE1_EDMA0_QM_CP_FENCE3_RDATA_3 0x43CA2D8

#define mmDCORE1_EDMA0_QM_CP_FENCE3_RDATA_4 0x43CA2DC

#define mmDCORE1_EDMA0_QM_CP_FENCE0_CNT_0 0x43CA2E0

#define mmDCORE1_EDMA0_QM_CP_FENCE0_CNT_1 0x43CA2E4

#define mmDCORE1_EDMA0_QM_CP_FENCE0_CNT_2 0x43CA2E8

#define mmDCORE1_EDMA0_QM_CP_FENCE0_CNT_3 0x43CA2EC

#define mmDCORE1_EDMA0_QM_CP_FENCE0_CNT_4 0x43CA2F0

#define mmDCORE1_EDMA0_QM_CP_FENCE1_CNT_0 0x43CA2F4

#define mmDCORE1_EDMA0_QM_CP_FENCE1_CNT_1 0x43CA2F8

#define mmDCORE1_EDMA0_QM_CP_FENCE1_CNT_2 0x43CA2FC

#define mmDCORE1_EDMA0_QM_CP_FENCE1_CNT_3 0x43CA300

#define mmDCORE1_EDMA0_QM_CP_FENCE1_CNT_4 0x43CA304

#define mmDCORE1_EDMA0_QM_CP_FENCE2_CNT_0 0x43CA308

#define mmDCORE1_EDMA0_QM_CP_FENCE2_CNT_1 0x43CA30C

#define mmDCORE1_EDMA0_QM_CP_FENCE2_CNT_2 0x43CA310

#define mmDCORE1_EDMA0_QM_CP_FENCE2_CNT_3 0x43CA314

#define mmDCORE1_EDMA0_QM_CP_FENCE2_CNT_4 0x43CA318

#define mmDCORE1_EDMA0_QM_CP_FENCE3_CNT_0 0x43CA31C

#define mmDCORE1_EDMA0_QM_CP_FENCE3_CNT_1 0x43CA320

#define mmDCORE1_EDMA0_QM_CP_FENCE3_CNT_2 0x43CA324

#define mmDCORE1_EDMA0_QM_CP_FENCE3_CNT_3 0x43CA328

#define mmDCORE1_EDMA0_QM_CP_FENCE3_CNT_4 0x43CA32C

#define mmDCORE1_EDMA0_QM_CP_BARRIER_CFG 0x43CA330

#define mmDCORE1_EDMA0_QM_CP_LDMA_SRC_BASE_LO_OFFSET 0x43CA334

#define mmDCORE1_EDMA0_QM_CP_LDMA_DST_BASE_LO_OFFSET 0x43CA338

#define mmDCORE1_EDMA0_QM_CP_LDMA_TSIZE_OFFSET 0x43CA33C

#define mmDCORE1_EDMA0_QM_CP_CQ_PTR_LO_OFFSET_0 0x43CA340

#define mmDCORE1_EDMA0_QM_CP_CQ_PTR_LO_OFFSET_1 0x43CA344

#define mmDCORE1_EDMA0_QM_CP_CQ_PTR_LO_OFFSET_2 0x43CA348

#define mmDCORE1_EDMA0_QM_CP_CQ_PTR_LO_OFFSET_3 0x43CA34C

#define mmDCORE1_EDMA0_QM_CP_CQ_PTR_LO_OFFSET_4 0x43CA350

#define mmDCORE1_EDMA0_QM_CP_STS_0 0x43CA368

#define mmDCORE1_EDMA0_QM_CP_STS_1 0x43CA36C

#define mmDCORE1_EDMA0_QM_CP_STS_2 0x43CA370

#define mmDCORE1_EDMA0_QM_CP_STS_3 0x43CA374

#define mmDCORE1_EDMA0_QM_CP_STS_4 0x43CA378

#define mmDCORE1_EDMA0_QM_CP_CURRENT_INST_LO_0 0x43CA37C

#define mmDCORE1_EDMA0_QM_CP_CURRENT_INST_LO_1 0x43CA380

#define mmDCORE1_EDMA0_QM_CP_CURRENT_INST_LO_2 0x43CA384

#define mmDCORE1_EDMA0_QM_CP_CURRENT_INST_LO_3 0x43CA388

#define mmDCORE1_EDMA0_QM_CP_CURRENT_INST_LO_4 0x43CA38C

#define mmDCORE1_EDMA0_QM_CP_CURRENT_INST_HI_0 0x43CA390

#define mmDCORE1_EDMA0_QM_CP_CURRENT_INST_HI_1 0x43CA394

#define mmDCORE1_EDMA0_QM_CP_CURRENT_INST_HI_2 0x43CA398

#define mmDCORE1_EDMA0_QM_CP_CURRENT_INST_HI_3 0x43CA39C

#define mmDCORE1_EDMA0_QM_CP_CURRENT_INST_HI_4 0x43CA3A0

#define mmDCORE1_EDMA0_QM_CP_PRED_0 0x43CA3A4

#define mmDCORE1_EDMA0_QM_CP_PRED_1 0x43CA3A8

#define mmDCORE1_EDMA0_QM_CP_PRED_2 0x43CA3AC

#define mmDCORE1_EDMA0_QM_CP_PRED_3 0x43CA3B0

#define mmDCORE1_EDMA0_QM_CP_PRED_4 0x43CA3B4

#define mmDCORE1_EDMA0_QM_CP_PRED_UPEN_0 0x43CA3B8

#define mmDCORE1_EDMA0_QM_CP_PRED_UPEN_1 0x43CA3BC

#define mmDCORE1_EDMA0_QM_CP_PRED_UPEN_2 0x43CA3C0

#define mmDCORE1_EDMA0_QM_CP_PRED_UPEN_3 0x43CA3C4

#define mmDCORE1_EDMA0_QM_CP_PRED_UPEN_4 0x43CA3C8

#define mmDCORE1_EDMA0_QM_CP_DBG_0_0 0x43CA3CC

#define mmDCORE1_EDMA0_QM_CP_DBG_0_1 0x43CA3D0

#define mmDCORE1_EDMA0_QM_CP_DBG_0_2 0x43CA3D4

#define mmDCORE1_EDMA0_QM_CP_DBG_0_3 0x43CA3D8

#define mmDCORE1_EDMA0_QM_CP_DBG_0_4 0x43CA3DC

#define mmDCORE1_EDMA0_QM_CP_CPDMA_UP_CRED_0 0x43CA3E0

#define mmDCORE1_EDMA0_QM_CP_CPDMA_UP_CRED_1 0x43CA3E4

#define mmDCORE1_EDMA0_QM_CP_CPDMA_UP_CRED_2 0x43CA3E8

#define mmDCORE1_EDMA0_QM_CP_CPDMA_UP_CRED_3 0x43CA3EC

#define mmDCORE1_EDMA0_QM_CP_CPDMA_UP_CRED_4 0x43CA3F0

#define mmDCORE1_EDMA0_QM_CP_IN_DATA_LO_0 0x43CA3F4

#define mmDCORE1_EDMA0_QM_CP_IN_DATA_LO_1 0x43CA3F8

#define mmDCORE1_EDMA0_QM_CP_IN_DATA_LO_2 0x43CA3FC

#define mmDCORE1_EDMA0_QM_CP_IN_DATA_LO_3 0x43CA400

#define mmDCORE1_EDMA0_QM_CP_IN_DATA_LO_4 0x43CA404

#define mmDCORE1_EDMA0_QM_CP_IN_DATA_HI_0 0x43CA408

#define mmDCORE1_EDMA0_QM_CP_IN_DATA_HI_1 0x43CA40C

#define mmDCORE1_EDMA0_QM_CP_IN_DATA_HI_2 0x43CA410

#define mmDCORE1_EDMA0_QM_CP_IN_DATA_HI_3 0x43CA414

#define mmDCORE1_EDMA0_QM_CP_IN_DATA_HI_4 0x43CA418

#define mmDCORE1_EDMA0_QM_PQC_HBW_BASE_LO_0 0x43CA41C

#define mmDCORE1_EDMA0_QM_PQC_HBW_BASE_LO_1 0x43CA420

#define mmDCORE1_EDMA0_QM_PQC_HBW_BASE_LO_2 0x43CA424

#define mmDCORE1_EDMA0_QM_PQC_HBW_BASE_LO_3 0x43CA428

#define mmDCORE1_EDMA0_QM_PQC_HBW_BASE_HI_0 0x43CA42C

#define mmDCORE1_EDMA0_QM_PQC_HBW_BASE_HI_1 0x43CA430

#define mmDCORE1_EDMA0_QM_PQC_HBW_BASE_HI_2 0x43CA434

#define mmDCORE1_EDMA0_QM_PQC_HBW_BASE_HI_3 0x43CA438

#define mmDCORE1_EDMA0_QM_PQC_SIZE_0 0x43CA43C

#define mmDCORE1_EDMA0_QM_PQC_SIZE_1 0x43CA440

#define mmDCORE1_EDMA0_QM_PQC_SIZE_2 0x43CA444

#define mmDCORE1_EDMA0_QM_PQC_SIZE_3 0x43CA448

#define mmDCORE1_EDMA0_QM_PQC_PI_0 0x43CA44C

#define mmDCORE1_EDMA0_QM_PQC_PI_1 0x43CA450

#define mmDCORE1_EDMA0_QM_PQC_PI_2 0x43CA454

#define mmDCORE1_EDMA0_QM_PQC_PI_3 0x43CA458

#define mmDCORE1_EDMA0_QM_PQC_LBW_WDATA_0 0x43CA45C

#define mmDCORE1_EDMA0_QM_PQC_LBW_WDATA_1 0x43CA460

#define mmDCORE1_EDMA0_QM_PQC_LBW_WDATA_2 0x43CA464

#define mmDCORE1_EDMA0_QM_PQC_LBW_WDATA_3 0x43CA468

#define mmDCORE1_EDMA0_QM_PQC_LBW_BASE_LO_0 0x43CA46C

#define mmDCORE1_EDMA0_QM_PQC_LBW_BASE_LO_1 0x43CA470

#define mmDCORE1_EDMA0_QM_PQC_LBW_BASE_LO_2 0x43CA474

#define mmDCORE1_EDMA0_QM_PQC_LBW_BASE_LO_3 0x43CA478

#define mmDCORE1_EDMA0_QM_PQC_LBW_BASE_HI_0 0x43CA47C

#define mmDCORE1_EDMA0_QM_PQC_LBW_BASE_HI_1 0x43CA480

#define mmDCORE1_EDMA0_QM_PQC_LBW_BASE_HI_2 0x43CA484

#define mmDCORE1_EDMA0_QM_PQC_LBW_BASE_HI_3 0x43CA488

#define mmDCORE1_EDMA0_QM_PQC_CFG 0x43CA48C

#define mmDCORE1_EDMA0_QM_PQC_SECURE_PUSH_IND 0x43CA490

#define mmDCORE1_EDMA0_QM_ARB_MASK 0x43CA4A0

#define mmDCORE1_EDMA0_QM_ARB_CFG_0 0x43CA4A4

#define mmDCORE1_EDMA0_QM_ARB_CHOICE_Q_PUSH 0x43CA4A8

#define mmDCORE1_EDMA0_QM_ARB_WRR_WEIGHT_0 0x43CA4AC

#define mmDCORE1_EDMA0_QM_ARB_WRR_WEIGHT_1 0x43CA4B0

#define mmDCORE1_EDMA0_QM_ARB_WRR_WEIGHT_2 0x43CA4B4

#define mmDCORE1_EDMA0_QM_ARB_WRR_WEIGHT_3 0x43CA4B8

#define mmDCORE1_EDMA0_QM_ARB_CFG_1 0x43CA4BC

#define mmDCORE1_EDMA0_QM_ARB_MST_AVAIL_CRED_0 0x43CA4C0

#define mmDCORE1_EDMA0_QM_ARB_MST_AVAIL_CRED_1 0x43CA4C4

#define mmDCORE1_EDMA0_QM_ARB_MST_AVAIL_CRED_2 0x43CA4C8

#define mmDCORE1_EDMA0_QM_ARB_MST_AVAIL_CRED_3 0x43CA4CC

#define mmDCORE1_EDMA0_QM_ARB_MST_AVAIL_CRED_4 0x43CA4D0

#define mmDCORE1_EDMA0_QM_ARB_MST_AVAIL_CRED_5 0x43CA4D4

#define mmDCORE1_EDMA0_QM_ARB_MST_AVAIL_CRED_6 0x43CA4D8

#define mmDCORE1_EDMA0_QM_ARB_MST_AVAIL_CRED_7 0x43CA4DC

#define mmDCORE1_EDMA0_QM_ARB_MST_AVAIL_CRED_8 0x43CA4E0

#define mmDCORE1_EDMA0_QM_ARB_MST_AVAIL_CRED_9 0x43CA4E4

#define mmDCORE1_EDMA0_QM_ARB_MST_AVAIL_CRED_10 0x43CA4E8

#define mmDCORE1_EDMA0_QM_ARB_MST_AVAIL_CRED_11 0x43CA4EC

#define mmDCORE1_EDMA0_QM_ARB_MST_AVAIL_CRED_12 0x43CA4F0

#define mmDCORE1_EDMA0_QM_ARB_MST_AVAIL_CRED_13 0x43CA4F4

#define mmDCORE1_EDMA0_QM_ARB_MST_AVAIL_CRED_14 0x43CA4F8

#define mmDCORE1_EDMA0_QM_ARB_MST_AVAIL_CRED_15 0x43CA4FC

#define mmDCORE1_EDMA0_QM_ARB_MST_AVAIL_CRED_16 0x43CA500

#define mmDCORE1_EDMA0_QM_ARB_MST_AVAIL_CRED_17 0x43CA504

#define mmDCORE1_EDMA0_QM_ARB_MST_AVAIL_CRED_18 0x43CA508

#define mmDCORE1_EDMA0_QM_ARB_MST_AVAIL_CRED_19 0x43CA50C

#define mmDCORE1_EDMA0_QM_ARB_MST_AVAIL_CRED_20 0x43CA510

#define mmDCORE1_EDMA0_QM_ARB_MST_AVAIL_CRED_21 0x43CA514

#define mmDCORE1_EDMA0_QM_ARB_MST_AVAIL_CRED_22 0x43CA518

#define mmDCORE1_EDMA0_QM_ARB_MST_AVAIL_CRED_23 0x43CA51C

#define mmDCORE1_EDMA0_QM_ARB_MST_AVAIL_CRED_24 0x43CA520

#define mmDCORE1_EDMA0_QM_ARB_MST_AVAIL_CRED_25 0x43CA524

#define mmDCORE1_EDMA0_QM_ARB_MST_AVAIL_CRED_26 0x43CA528

#define mmDCORE1_EDMA0_QM_ARB_MST_AVAIL_CRED_27 0x43CA52C

#define mmDCORE1_EDMA0_QM_ARB_MST_AVAIL_CRED_28 0x43CA530

#define mmDCORE1_EDMA0_QM_ARB_MST_AVAIL_CRED_29 0x43CA534

#define mmDCORE1_EDMA0_QM_ARB_MST_AVAIL_CRED_30 0x43CA538

#define mmDCORE1_EDMA0_QM_ARB_MST_AVAIL_CRED_31 0x43CA53C

#define mmDCORE1_EDMA0_QM_ARB_MST_AVAIL_CRED_32 0x43CA540

#define mmDCORE1_EDMA0_QM_ARB_MST_AVAIL_CRED_33 0x43CA544

#define mmDCORE1_EDMA0_QM_ARB_MST_AVAIL_CRED_34 0x43CA548

#define mmDCORE1_EDMA0_QM_ARB_MST_AVAIL_CRED_35 0x43CA54C

#define mmDCORE1_EDMA0_QM_ARB_MST_AVAIL_CRED_36 0x43CA550

#define mmDCORE1_EDMA0_QM_ARB_MST_AVAIL_CRED_37 0x43CA554

#define mmDCORE1_EDMA0_QM_ARB_MST_AVAIL_CRED_38 0x43CA558

#define mmDCORE1_EDMA0_QM_ARB_MST_AVAIL_CRED_39 0x43CA55C

#define mmDCORE1_EDMA0_QM_ARB_MST_AVAIL_CRED_40 0x43CA560

#define mmDCORE1_EDMA0_QM_ARB_MST_AVAIL_CRED_41 0x43CA564

#define mmDCORE1_EDMA0_QM_ARB_MST_AVAIL_CRED_42 0x43CA568

#define mmDCORE1_EDMA0_QM_ARB_MST_AVAIL_CRED_43 0x43CA56C

#define mmDCORE1_EDMA0_QM_ARB_MST_AVAIL_CRED_44 0x43CA570

#define mmDCORE1_EDMA0_QM_ARB_MST_AVAIL_CRED_45 0x43CA574

#define mmDCORE1_EDMA0_QM_ARB_MST_AVAIL_CRED_46 0x43CA578

#define mmDCORE1_EDMA0_QM_ARB_MST_AVAIL_CRED_47 0x43CA57C

#define mmDCORE1_EDMA0_QM_ARB_MST_AVAIL_CRED_48 0x43CA580

#define mmDCORE1_EDMA0_QM_ARB_MST_AVAIL_CRED_49 0x43CA584

#define mmDCORE1_EDMA0_QM_ARB_MST_AVAIL_CRED_50 0x43CA588

#define mmDCORE1_EDMA0_QM_ARB_MST_AVAIL_CRED_51 0x43CA58C

#define mmDCORE1_EDMA0_QM_ARB_MST_AVAIL_CRED_52 0x43CA590

#define mmDCORE1_EDMA0_QM_ARB_MST_AVAIL_CRED_53 0x43CA594

#define mmDCORE1_EDMA0_QM_ARB_MST_AVAIL_CRED_54 0x43CA598

#define mmDCORE1_EDMA0_QM_ARB_MST_AVAIL_CRED_55 0x43CA59C

#define mmDCORE1_EDMA0_QM_ARB_MST_AVAIL_CRED_56 0x43CA5A0

#define mmDCORE1_EDMA0_QM_ARB_MST_AVAIL_CRED_57 0x43CA5A4

#define mmDCORE1_EDMA0_QM_ARB_MST_AVAIL_CRED_58 0x43CA5A8

#define mmDCORE1_EDMA0_QM_ARB_MST_AVAIL_CRED_59 0x43CA5AC

#define mmDCORE1_EDMA0_QM_ARB_MST_AVAIL_CRED_60 0x43CA5B0

#define mmDCORE1_EDMA0_QM_ARB_MST_AVAIL_CRED_61 0x43CA5B4

#define mmDCORE1_EDMA0_QM_ARB_MST_AVAIL_CRED_62 0x43CA5B8

#define mmDCORE1_EDMA0_QM_ARB_MST_AVAIL_CRED_63 0x43CA5BC

#define mmDCORE1_EDMA0_QM_ARB_MST_CRED_INC 0x43CA5E0

#define mmDCORE1_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_0 0x43CA5E4

#define mmDCORE1_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_1 0x43CA5E8

#define mmDCORE1_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_2 0x43CA5EC

#define mmDCORE1_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_3 0x43CA5F0

#define mmDCORE1_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_4 0x43CA5F4

#define mmDCORE1_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_5 0x43CA5F8

#define mmDCORE1_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_6 0x43CA5FC

#define mmDCORE1_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_7 0x43CA600

#define mmDCORE1_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_8 0x43CA604

#define mmDCORE1_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_9 0x43CA608

#define mmDCORE1_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_10 0x43CA60C

#define mmDCORE1_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_11 0x43CA610

#define mmDCORE1_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_12 0x43CA614

#define mmDCORE1_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_13 0x43CA618

#define mmDCORE1_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_14 0x43CA61C

#define mmDCORE1_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_15 0x43CA620

#define mmDCORE1_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_16 0x43CA624

#define mmDCORE1_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_17 0x43CA628

#define mmDCORE1_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_18 0x43CA62C

#define mmDCORE1_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_19 0x43CA630

#define mmDCORE1_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_20 0x43CA634

#define mmDCORE1_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_21 0x43CA638

#define mmDCORE1_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_22 0x43CA63C

#define mmDCORE1_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_23 0x43CA640

#define mmDCORE1_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_24 0x43CA644

#define mmDCORE1_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_25 0x43CA648

#define mmDCORE1_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_26 0x43CA64C

#define mmDCORE1_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_27 0x43CA650

#define mmDCORE1_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_28 0x43CA654

#define mmDCORE1_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_29 0x43CA658

#define mmDCORE1_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_30 0x43CA65C

#define mmDCORE1_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_31 0x43CA660

#define mmDCORE1_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_32 0x43CA664

#define mmDCORE1_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_33 0x43CA668

#define mmDCORE1_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_34 0x43CA66C

#define mmDCORE1_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_35 0x43CA670

#define mmDCORE1_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_36 0x43CA674

#define mmDCORE1_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_37 0x43CA678

#define mmDCORE1_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_38 0x43CA67C

#define mmDCORE1_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_39 0x43CA680

#define mmDCORE1_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_40 0x43CA684

#define mmDCORE1_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_41 0x43CA688

#define mmDCORE1_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_42 0x43CA68C

#define mmDCORE1_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_43 0x43CA690

#define mmDCORE1_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_44 0x43CA694

#define mmDCORE1_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_45 0x43CA698

#define mmDCORE1_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_46 0x43CA69C

#define mmDCORE1_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_47 0x43CA6A0

#define mmDCORE1_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_48 0x43CA6A4

#define mmDCORE1_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_49 0x43CA6A8

#define mmDCORE1_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_50 0x43CA6AC

#define mmDCORE1_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_51 0x43CA6B0

#define mmDCORE1_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_52 0x43CA6B4

#define mmDCORE1_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_53 0x43CA6B8

#define mmDCORE1_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_54 0x43CA6BC

#define mmDCORE1_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_55 0x43CA6C0

#define mmDCORE1_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_56 0x43CA6C4

#define mmDCORE1_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_57 0x43CA6C8

#define mmDCORE1_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_58 0x43CA6CC

#define mmDCORE1_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_59 0x43CA6D0

#define mmDCORE1_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_60 0x43CA6D4

#define mmDCORE1_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_61 0x43CA6D8

#define mmDCORE1_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_62 0x43CA6DC

#define mmDCORE1_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_63 0x43CA6E0

#define mmDCORE1_EDMA0_QM_ARB_SLV_MASTER_INC_CRED_OFST 0x43CA704

#define mmDCORE1_EDMA0_QM_ARB_MST_SLAVE_EN 0x43CA708

#define mmDCORE1_EDMA0_QM_ARB_MST_SLAVE_EN_1 0x43CA70C

#define mmDCORE1_EDMA0_QM_ARB_SLV_CHOICE_WDT 0x43CA710

#define mmDCORE1_EDMA0_QM_ARB_SLV_ID 0x43CA714

#define mmDCORE1_EDMA0_QM_ARB_MST_QUIET_PER 0x43CA718

#define mmDCORE1_EDMA0_QM_ARB_MSG_MAX_INFLIGHT 0x43CA744

#define mmDCORE1_EDMA0_QM_ARB_BASE_LO 0x43CA754

#define mmDCORE1_EDMA0_QM_ARB_BASE_HI 0x43CA758

#define mmDCORE1_EDMA0_QM_ARB_STATE_STS 0x43CA780

#define mmDCORE1_EDMA0_QM_ARB_CHOICE_FULLNESS_STS 0x43CA784

#define mmDCORE1_EDMA0_QM_ARB_MSG_STS 0x43CA788

#define mmDCORE1_EDMA0_QM_ARB_SLV_CHOICE_Q_HEAD 0x43CA78C

#define mmDCORE1_EDMA0_QM_ARB_ERR_CAUSE 0x43CA79C

#define mmDCORE1_EDMA0_QM_ARB_ERR_MSG_EN 0x43CA7A0

#define mmDCORE1_EDMA0_QM_ARB_ERR_STS_DRP 0x43CA7A8

#define mmDCORE1_EDMA0_QM_ARB_MST_CRED_STS 0x43CA7B0

#define mmDCORE1_EDMA0_QM_ARB_MST_CRED_STS_1 0x43CA7B4

#define mmDCORE1_EDMA0_QM_CSMR_STRICT_PRIO_CFG 0x43CA7FC

#define mmDCORE1_EDMA0_QM_ARC_CQ_CFG0 0x43CA800

#define mmDCORE1_EDMA0_QM_ARC_CQ_CFG1 0x43CA804

#define mmDCORE1_EDMA0_QM_ARC_CQ_PTR_LO 0x43CA808

#define mmDCORE1_EDMA0_QM_ARC_CQ_PTR_HI 0x43CA80C

#define mmDCORE1_EDMA0_QM_ARC_CQ_TSIZE 0x43CA810

#define mmDCORE1_EDMA0_QM_ARC_CQ_CTL 0x43CA814

#define mmDCORE1_EDMA0_QM_ARC_CQ_IFIFO_STS 0x43CA81C

#define mmDCORE1_EDMA0_QM_ARC_CQ_STS0 0x43CA820

#define mmDCORE1_EDMA0_QM_ARC_CQ_STS1 0x43CA824

#define mmDCORE1_EDMA0_QM_ARC_CQ_TSIZE_STS 0x43CA828

#define mmDCORE1_EDMA0_QM_ARC_CQ_PTR_LO_STS 0x43CA82C

#define mmDCORE1_EDMA0_QM_ARC_CQ_PTR_HI_STS 0x43CA830

#define mmDCORE1_EDMA0_QM_CP_WR_ARC_ADDR_HI 0x43CA834

#define mmDCORE1_EDMA0_QM_CP_WR_ARC_ADDR_LO 0x43CA838

#define mmDCORE1_EDMA0_QM_ARC_CQ_IFIFO_MSG_BASE_HI 0x43CA83C

#define mmDCORE1_EDMA0_QM_ARC_CQ_IFIFO_MSG_BASE_LO 0x43CA840

#define mmDCORE1_EDMA0_QM_ARC_CQ_CTL_MSG_BASE_HI 0x43CA844

#define mmDCORE1_EDMA0_QM_ARC_CQ_CTL_MSG_BASE_LO 0x43CA848

#define mmDCORE1_EDMA0_QM_CQ_IFIFO_MSG_BASE_HI 0x43CA84C

#define mmDCORE1_EDMA0_QM_CQ_IFIFO_MSG_BASE_LO 0x43CA850

#define mmDCORE1_EDMA0_QM_CQ_CTL_MSG_BASE_HI 0x43CA854

#define mmDCORE1_EDMA0_QM_CQ_CTL_MSG_BASE_LO 0x43CA858

#define mmDCORE1_EDMA0_QM_ADDR_OVRD 0x43CA85C

#define mmDCORE1_EDMA0_QM_CQ_IFIFO_CI_0 0x43CA860

#define mmDCORE1_EDMA0_QM_CQ_IFIFO_CI_1 0x43CA864

#define mmDCORE1_EDMA0_QM_CQ_IFIFO_CI_2 0x43CA868

#define mmDCORE1_EDMA0_QM_CQ_IFIFO_CI_3 0x43CA86C

#define mmDCORE1_EDMA0_QM_CQ_IFIFO_CI_4 0x43CA870

#define mmDCORE1_EDMA0_QM_ARC_CQ_IFIFO_CI 0x43CA874

#define mmDCORE1_EDMA0_QM_CQ_CTL_CI_0 0x43CA878

#define mmDCORE1_EDMA0_QM_CQ_CTL_CI_1 0x43CA87C

#define mmDCORE1_EDMA0_QM_CQ_CTL_CI_2 0x43CA880

#define mmDCORE1_EDMA0_QM_CQ_CTL_CI_3 0x43CA884

#define mmDCORE1_EDMA0_QM_CQ_CTL_CI_4 0x43CA888

#define mmDCORE1_EDMA0_QM_ARC_CQ_CTL_CI 0x43CA88C

#define mmDCORE1_EDMA0_QM_CP_CFG 0x43CA890

#define mmDCORE1_EDMA0_QM_CP_EXT_SWITCH 0x43CA894

#define mmDCORE1_EDMA0_QM_CP_SWITCH_WD_SET 0x43CA898

#define mmDCORE1_EDMA0_QM_CP_SWITCH_WD 0x43CA89C

#define mmDCORE1_EDMA0_QM_ARC_LB_ADDR_BASE_LO 0x43CA8A4

#define mmDCORE1_EDMA0_QM_ARC_LB_ADDR_BASE_HI 0x43CA8A8

#define mmDCORE1_EDMA0_QM_ENGINE_BASE_ADDR_HI 0x43CA8AC

#define mmDCORE1_EDMA0_QM_ENGINE_BASE_ADDR_LO 0x43CA8B0

#define mmDCORE1_EDMA0_QM_ENGINE_ADDR_RANGE_SIZE 0x43CA8B4

#define mmDCORE1_EDMA0_QM_QM_ARC_AUX_BASE_ADDR_HI 0x43CA8B8

#define mmDCORE1_EDMA0_QM_QM_ARC_AUX_BASE_ADDR_LO 0x43CA8BC

#define mmDCORE1_EDMA0_QM_QM_BASE_ADDR_HI 0x43CA8C0

#define mmDCORE1_EDMA0_QM_QM_BASE_ADDR_LO 0x43CA8C4

#define mmDCORE1_EDMA0_QM_ARC_PQC_SECURE_PUSH_IND 0x43CA8C8

#define mmDCORE1_EDMA0_QM_PQC_STS_0_0 0x43CA8D0

#define mmDCORE1_EDMA0_QM_PQC_STS_0_1 0x43CA8D4

#define mmDCORE1_EDMA0_QM_PQC_STS_0_2 0x43CA8D8

#define mmDCORE1_EDMA0_QM_PQC_STS_0_3 0x43CA8DC

#define mmDCORE1_EDMA0_QM_PQC_STS_1_0 0x43CA8E0

#define mmDCORE1_EDMA0_QM_PQC_STS_1_1 0x43CA8E4

#define mmDCORE1_EDMA0_QM_PQC_STS_1_2 0x43CA8E8

#define mmDCORE1_EDMA0_QM_PQC_STS_1_3 0x43CA8EC

#define mmDCORE1_EDMA0_QM_SEI_STATUS 0x43CA8F0

#define mmDCORE1_EDMA0_QM_SEI_MASK 0x43CA8F4

#define mmDCORE1_EDMA0_QM_GLBL_ERR_ADDR_LO 0x43CAD00

#define mmDCORE1_EDMA0_QM_GLBL_ERR_ADDR_HI 0x43CAD04

#define mmDCORE1_EDMA0_QM_GLBL_ERR_WDATA 0x43CAD08

#define mmDCORE1_EDMA0_QM_L2H_MASK_LO 0x43CAD14

#define mmDCORE1_EDMA0_QM_L2H_MASK_HI 0x43CAD18

#define mmDCORE1_EDMA0_QM_L2H_CMPR_LO 0x43CAD1C

#define mmDCORE1_EDMA0_QM_L2H_CMPR_HI 0x43CAD20

#define mmDCORE1_EDMA0_QM_LOCAL_RANGE_BASE 0x43CAD24

#define mmDCORE1_EDMA0_QM_LOCAL_RANGE_SIZE 0x43CAD28

#define mmDCORE1_EDMA0_QM_HBW_RD_RATE_LIM_CFG_1 0x43CAD30

#define mmDCORE1_EDMA0_QM_LBW_WR_RATE_LIM_CFG_0 0x43CAD34

#define mmDCORE1_EDMA0_QM_LBW_WR_RATE_LIM_CFG_1 0x43CAD38

#define mmDCORE1_EDMA0_QM_HBW_RD_RATE_LIM_CFG_0 0x43CAD3C

#define mmDCORE1_EDMA0_QM_IND_GW_APB_CFG 0x43CAD40

#define mmDCORE1_EDMA0_QM_IND_GW_APB_WDATA 0x43CAD44

#define mmDCORE1_EDMA0_QM_IND_GW_APB_RDATA 0x43CAD48

#define mmDCORE1_EDMA0_QM_IND_GW_APB_STATUS 0x43CAD4C

#define mmDCORE1_EDMA0_QM_PERF_CNT_FREE_LO 0x43CAD60

#define mmDCORE1_EDMA0_QM_PERF_CNT_FREE_HI 0x43CAD64

#define mmDCORE1_EDMA0_QM_PERF_CNT_IDLE_LO 0x43CAD68

#define mmDCORE1_EDMA0_QM_PERF_CNT_IDLE_HI 0x43CAD6C

#define mmDCORE1_EDMA0_QM_PERF_CNT_CFG 0x43CAD70

#endif /* ASIC_REG_DCORE1_EDMA0_QM_REGS_H_ */
