#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon Aug 11 09:57:24 2025
# Process ID         : 18552
# Current directory  : C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_TEST_PATTERN_READOUT/LVDS_TEST_PATTERN_READOUT.runs/impl_1
# Command line       : vivado.exe -log TEST_PATTERN_TO_AXIS_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source TEST_PATTERN_TO_AXIS_wrapper.tcl -notrace
# Log file           : C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_TEST_PATTERN_READOUT/LVDS_TEST_PATTERN_READOUT.runs/impl_1/TEST_PATTERN_TO_AXIS_wrapper.vdi
# Journal file       : C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_TEST_PATTERN_READOUT/LVDS_TEST_PATTERN_READOUT.runs/impl_1\vivado.jou
# Running On         : LAPTOP-UKM8GMC3
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 7 4800U with Radeon Graphics         
# CPU Frequency      : 1797 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16498 MB
# Swap memory        : 17179 MB
# Total Virtual      : 33678 MB
# Available Virtual  : 21430 MB
#-----------------------------------------------------------
source TEST_PATTERN_TO_AXIS_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_TEST_PATTERN_READOUT/LVDS_TEST_PATTERN_READOUT.cache/ip 
Command: link_design -top TEST_PATTERN_TO_AXIS_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_TEST_PATTERN_READOUT/LVDS_TEST_PATTERN_READOUT.gen/sources_1/bd/TEST_PATTERN_TO_AXIS/ip/TEST_PATTERN_TO_AXIS_LED_wrapper_0_1/TEST_PATTERN_TO_AXIS_LED_wrapper_0_1.dcp' for cell 'TEST_PATTERN_TO_AXIS_i/FRAME_LED_COUNTER'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_TEST_PATTERN_READOUT/LVDS_TEST_PATTERN_READOUT.gen/sources_1/bd/TEST_PATTERN_TO_AXIS/ip/TEST_PATTERN_TO_AXIS_LVDS_to_AXIS_0_0/TEST_PATTERN_TO_AXIS_LVDS_to_AXIS_0_0.dcp' for cell 'TEST_PATTERN_TO_AXIS_i/LVDS_to_AXIS_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_TEST_PATTERN_READOUT/LVDS_TEST_PATTERN_READOUT.gen/sources_1/bd/TEST_PATTERN_TO_AXIS/ip/TEST_PATTERN_TO_AXIS_LED_wrapper_0_0/TEST_PATTERN_TO_AXIS_LED_wrapper_0_0.dcp' for cell 'TEST_PATTERN_TO_AXIS_i/L_CLK_IN_LED_COUNTER'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_TEST_PATTERN_READOUT/LVDS_TEST_PATTERN_READOUT.gen/sources_1/bd/TEST_PATTERN_TO_AXIS/ip/TEST_PATTERN_TO_AXIS_LED_wrapper_1_0/TEST_PATTERN_TO_AXIS_LED_wrapper_1_0.dcp' for cell 'TEST_PATTERN_TO_AXIS_i/SDO_LED_COUNTER'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_TEST_PATTERN_READOUT/LVDS_TEST_PATTERN_READOUT.gen/sources_1/bd/TEST_PATTERN_TO_AXIS/ip/TEST_PATTERN_TO_AXIS_ila_0_0/TEST_PATTERN_TO_AXIS_ila_0_0.dcp' for cell 'TEST_PATTERN_TO_AXIS_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_TEST_PATTERN_READOUT/LVDS_TEST_PATTERN_READOUT.gen/sources_1/bd/TEST_PATTERN_TO_AXIS/ip/TEST_PATTERN_TO_AXIS_ila_1_0/TEST_PATTERN_TO_AXIS_ila_1_0.dcp' for cell 'TEST_PATTERN_TO_AXIS_i/ila_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_TEST_PATTERN_READOUT/LVDS_TEST_PATTERN_READOUT.gen/sources_1/bd/TEST_PATTERN_TO_AXIS/ip/TEST_PATTERN_TO_AXIS_spi_top_0_0/TEST_PATTERN_TO_AXIS_spi_top_0_0.dcp' for cell 'TEST_PATTERN_TO_AXIS_i/spi_top_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_TEST_PATTERN_READOUT/LVDS_TEST_PATTERN_READOUT.gen/sources_1/bd/LED/ip/LED_c_counter_binary_0_0/LED_c_counter_binary_0_0.dcp' for cell 'TEST_PATTERN_TO_AXIS_i/FRAME_LED_COUNTER/inst/LED_i/c_counter_binary_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_TEST_PATTERN_READOUT/LVDS_TEST_PATTERN_READOUT.gen/sources_1/bd/LED/ip/LED_c_counter_binary_0_0/LED_c_counter_binary_0_0.dcp' for cell 'TEST_PATTERN_TO_AXIS_i/L_CLK_IN_LED_COUNTER/inst/LED_i/c_counter_binary_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_TEST_PATTERN_READOUT/LVDS_TEST_PATTERN_READOUT.gen/sources_1/bd/LED/ip/LED_c_counter_binary_0_0/LED_c_counter_binary_0_0.dcp' for cell 'TEST_PATTERN_TO_AXIS_i/SDO_LED_COUNTER/inst/LED_i/c_counter_binary_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 742.328 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 247 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-549] Could not create 'DIFF_TERM' constraint because cell 'TEST_PATTERN_TO_AXIS_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/IBUFDS_frame' is not directly connected to top level port. 'DIFF_TERM' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'TEST_PATTERN_TO_AXIS_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/IBUFDS_frame' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IOSTANDARD' constraint because cell 'TEST_PATTERN_TO_AXIS_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/IBUFDS_frame' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DIFF_TERM' constraint because cell 'TEST_PATTERN_TO_AXIS_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/IBUFDS_l_clk' is not directly connected to top level port. 'DIFF_TERM' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'TEST_PATTERN_TO_AXIS_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/IBUFDS_l_clk' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IOSTANDARD' constraint because cell 'TEST_PATTERN_TO_AXIS_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/IBUFDS_l_clk' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DIFF_TERM' constraint because cell 'TEST_PATTERN_TO_AXIS_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/IBUFDS_sdo' is not directly connected to top level port. 'DIFF_TERM' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'TEST_PATTERN_TO_AXIS_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/IBUFDS_sdo' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IOSTANDARD' constraint because cell 'TEST_PATTERN_TO_AXIS_i/LVDS_to_AXIS_0/inst/lvds_master_0/inst/lvds_receiver_instance/IBUFDS_sdo' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'TEST_PATTERN_TO_AXIS_i/LVDS_to_AXIS_0/single_ended_frame' is not directly connected to top level port. 'DIFF_TERM' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'TEST_PATTERN_TO_AXIS_i/LVDS_to_AXIS_0/single_ended_frame' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'TEST_PATTERN_TO_AXIS_i/LVDS_to_AXIS_0/single_ended_frame' is not directly connected to top level port. 'IOSTANDARD' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'TEST_PATTERN_TO_AXIS_i/LVDS_to_AXIS_0/single_ended_l_clk_in' is not directly connected to top level port. 'DIFF_TERM' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'TEST_PATTERN_TO_AXIS_i/LVDS_to_AXIS_0/single_ended_l_clk_in' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'TEST_PATTERN_TO_AXIS_i/LVDS_to_AXIS_0/single_ended_l_clk_in' is not directly connected to top level port. 'IOSTANDARD' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'TEST_PATTERN_TO_AXIS_i/LVDS_to_AXIS_0/single_ended_sdo' is not directly connected to top level port. 'DIFF_TERM' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'TEST_PATTERN_TO_AXIS_i/LVDS_to_AXIS_0/single_ended_sdo' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'TEST_PATTERN_TO_AXIS_i/LVDS_to_AXIS_0/single_ended_sdo' is not directly connected to top level port. 'IOSTANDARD' is ignored for synthesis but preserved for implementation.
INFO: [Chipscope 16-324] Core: TEST_PATTERN_TO_AXIS_i/ila_0 UUID: 8ce6b33a-4b88-586f-ac3c-0aeb22866f22 
INFO: [Chipscope 16-324] Core: TEST_PATTERN_TO_AXIS_i/ila_1 UUID: a9143f22-bbe0-50ec-9c6e-ea62c624866d 
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_TEST_PATTERN_READOUT/LVDS_TEST_PATTERN_READOUT.gen/sources_1/bd/TEST_PATTERN_TO_AXIS/ip/TEST_PATTERN_TO_AXIS_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'TEST_PATTERN_TO_AXIS_i/ila_0/inst'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_TEST_PATTERN_READOUT/LVDS_TEST_PATTERN_READOUT.gen/sources_1/bd/TEST_PATTERN_TO_AXIS/ip/TEST_PATTERN_TO_AXIS_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'TEST_PATTERN_TO_AXIS_i/ila_0/inst'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_TEST_PATTERN_READOUT/LVDS_TEST_PATTERN_READOUT.gen/sources_1/bd/TEST_PATTERN_TO_AXIS/ip/TEST_PATTERN_TO_AXIS_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'TEST_PATTERN_TO_AXIS_i/ila_0/inst'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_TEST_PATTERN_READOUT/LVDS_TEST_PATTERN_READOUT.gen/sources_1/bd/TEST_PATTERN_TO_AXIS/ip/TEST_PATTERN_TO_AXIS_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'TEST_PATTERN_TO_AXIS_i/ila_0/inst'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_TEST_PATTERN_READOUT/LVDS_TEST_PATTERN_READOUT.gen/sources_1/bd/TEST_PATTERN_TO_AXIS/ip/TEST_PATTERN_TO_AXIS_ila_1_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'TEST_PATTERN_TO_AXIS_i/ila_1/inst'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_TEST_PATTERN_READOUT/LVDS_TEST_PATTERN_READOUT.gen/sources_1/bd/TEST_PATTERN_TO_AXIS/ip/TEST_PATTERN_TO_AXIS_ila_1_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'TEST_PATTERN_TO_AXIS_i/ila_1/inst'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_TEST_PATTERN_READOUT/LVDS_TEST_PATTERN_READOUT.gen/sources_1/bd/TEST_PATTERN_TO_AXIS/ip/TEST_PATTERN_TO_AXIS_ila_1_0/ila_v6_2/constraints/ila.xdc] for cell 'TEST_PATTERN_TO_AXIS_i/ila_1/inst'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_TEST_PATTERN_READOUT/LVDS_TEST_PATTERN_READOUT.gen/sources_1/bd/TEST_PATTERN_TO_AXIS/ip/TEST_PATTERN_TO_AXIS_ila_1_0/ila_v6_2/constraints/ila.xdc] for cell 'TEST_PATTERN_TO_AXIS_i/ila_1/inst'
Parsing XDC File [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_TEST_PATTERN_READOUT/LVDS_TEST_PATTERN_READOUT.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'spi_miso'. [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_TEST_PATTERN_READOUT/LVDS_TEST_PATTERN_READOUT.srcs/constrs_1/new/constraints.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_TEST_PATTERN_READOUT/LVDS_TEST_PATTERN_READOUT.srcs/constrs_1/new/constraints.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spi_interrupt_n'. [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_TEST_PATTERN_READOUT/LVDS_TEST_PATTERN_READOUT.srcs/constrs_1/new/constraints.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_TEST_PATTERN_READOUT/LVDS_TEST_PATTERN_READOUT.srcs/constrs_1/new/constraints.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_TEST_PATTERN_READOUT/LVDS_TEST_PATTERN_READOUT.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-1714] 2 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 4 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1446.246 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 136 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 136 instances

24 Infos, 21 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1446.246 ; gain = 1001.711
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1446.246 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1079d9ab1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.208 . Memory (MB): peak = 1446.246 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
ERROR: [Chipscope 16-302] Could not generate core for dbg_hub. Aborting IP Generation operaion. The current Vivado temporary directory path, 'C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/LVDS_TEST_PATTERN_READOUT/LVDS_TEST_PATTERN_READOUT.runs/impl_1/.Xil/Vivado-18552-LAPTOP-UKM8GMC3', is 149 characters. Errors on the host OS will occur when trying to insert logic for debug core 'dbg_hub' when temporary directory paths exceed 146 characters. Please move this Vivado project or the Vivado working directory to a shorter path; alternately consider using the OS subst command to map part of the path to a drive letter.
  
	
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 1079d9ab1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1823.504 ; gain = 0.000
Phase 1.1 Core Generation And Design Setup | Checksum: 1079d9ab1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1823.504 ; gain = 0.000
Phase 1 Initialization | Checksum: 1079d9ab1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1823.504 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 21 Warnings, 2 Critical Warnings and 2 Errors encountered.
opt_design failed
ERROR: [Chipscope 16-338] Implementing debug Cores failed due to earlier errors
INFO: [Common 17-206] Exiting Vivado at Mon Aug 11 09:57:55 2025...
