# reading modelsim.ini
# Loading project cpu-mips
# Compile of instruction_rom.sv was successful.
# Compile of instruction_rom_tb.sv was successful.
# Compile of reg_bank.sv was successful.
# Compile of reg_bank_tb.sv was successful.
# Compile of reg_en.sv was successful.
# Compile of reg_en_tb.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# Compile of mux_2x1.sv was successful.
# Compile of mux_2x1_tb.sv was successful.
# Compile of pipe_fetch.sv failed with 1 errors.
# Compile of pipe_fetch_tb.sv failed with 1 errors.
# 12 compiles, 2 failed with 2 errors.
# Compile of instruction_rom.sv was successful.
# Compile of instruction_rom_tb.sv was successful.
# Compile of reg_bank.sv was successful.
# Compile of reg_bank_tb.sv was successful.
# Compile of reg_en.sv was successful.
# Compile of reg_en_tb.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# Compile of mux_2x1.sv was successful.
# Compile of mux_2x1_tb.sv was successful.
# Compile of pipe_fetch.sv failed with 2 errors.
# Compile of pipe_fetch_tb.sv failed with 1 errors.
# 12 compiles, 2 failed with 3 errors.
# Compile of instruction_rom.sv was successful.
# Compile of instruction_rom_tb.sv was successful.
# Compile of reg_bank.sv was successful.
# Compile of reg_bank_tb.sv was successful.
# Compile of reg_en.sv was successful.
# Compile of reg_en_tb.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# Compile of mux_2x1.sv was successful.
# Compile of mux_2x1_tb.sv was successful.
# Compile of pipe_fetch.sv failed with 4 errors.
# Compile of pipe_fetch_tb.sv failed with 1 errors.
# 12 compiles, 2 failed with 5 errors.
# Compile of instruction_rom.sv was successful.
# Compile of instruction_rom_tb.sv was successful.
# Compile of reg_bank.sv was successful.
# Compile of reg_bank_tb.sv was successful.
# Compile of reg_en.sv was successful.
# Compile of reg_en_tb.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# Compile of mux_2x1.sv was successful.
# Compile of mux_2x1_tb.sv was successful.
# Compile of pipe_fetch.sv failed with 2 errors.
# Compile of pipe_fetch_tb.sv failed with 1 errors.
# 12 compiles, 2 failed with 3 errors.
# Compile of instruction_rom.sv was successful.
# Compile of instruction_rom_tb.sv was successful.
# Compile of reg_bank.sv was successful.
# Compile of reg_bank_tb.sv was successful.
# Compile of reg_en.sv was successful.
# Compile of reg_en_tb.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# Compile of mux_2x1.sv was successful.
# Compile of mux_2x1_tb.sv was successful.
# Compile of pipe_fetch.sv failed with 2 errors.
# Compile of pipe_fetch_tb.sv failed with 1 errors.
# 12 compiles, 2 failed with 3 errors.
# Compile of instruction_rom.sv was successful.
# Compile of instruction_rom_tb.sv was successful.
# Compile of reg_bank.sv was successful.
# Compile of reg_bank_tb.sv was successful.
# Compile of reg_en.sv was successful.
# Compile of reg_en_tb.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# Compile of mux_2x1.sv was successful.
# Compile of mux_2x1_tb.sv was successful.
# Compile of pipe_fetch.sv failed with 2 errors.
# Compile of pipe_fetch_tb.sv was successful.
# 12 compiles, 1 failed with 2 errors.
# Compile of instruction_rom.sv was successful.
# Compile of instruction_rom_tb.sv was successful.
# Compile of reg_bank.sv was successful.
# Compile of reg_bank_tb.sv was successful.
# Compile of reg_en.sv was successful.
# Compile of reg_en_tb.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# Compile of mux_2x1.sv was successful.
# Compile of mux_2x1_tb.sv was successful.
# Compile of pipe_fetch.sv was successful.
# Compile of pipe_fetch_tb.sv was successful.
# 12 compiles, 0 failed with no errors.
vsim cpu-mips.pipe_fetch_tb
# vsim cpu-mips.pipe_fetch_tb 
# Start time: 18:43:10 on Oct 17,2018
# Loading sv_std.std
# Loading cpu-mips.pipe_fetch_tb
# Loading cpu-mips.pipe_fetch
add wave -position end  sim:/pipe_fetch_tb/WIDTH
add wave -position end  sim:/pipe_fetch_tb/clk
add wave -position end  sim:/pipe_fetch_tb/clr
add wave -position end  sim:/pipe_fetch_tb/instr
add wave -position end  sim:/pipe_fetch_tb/pc
add wave -position end  sim:/pipe_fetch_tb/instr_out
add wave -position end  sim:/pipe_fetch_tb/pc_out
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: $stop    : /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_fetch_tb.sv(46)
#    Time: 40 ns  Iteration: 0  Instance: /pipe_fetch_tb
# Break in Module pipe_fetch_tb at /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_fetch_tb.sv line 46
# Compile of instruction_rom.sv was successful.
# Compile of instruction_rom_tb.sv was successful.
# Compile of reg_bank.sv was successful.
# Compile of reg_bank_tb.sv was successful.
# Compile of reg_en.sv was successful.
# Compile of reg_en_tb.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# Compile of mux_2x1.sv was successful.
# Compile of mux_2x1_tb.sv was successful.
# Compile of pipe_fetch.sv was successful.
# Compile of pipe_fetch_tb.sv was successful.
# 12 compiles, 0 failed with no errors.
restart
# Loading cpu-mips.pipe_fetch_tb
# Loading cpu-mips.pipe_fetch
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: $stop    : /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_fetch_tb.sv(46)
#    Time: 70 ns  Iteration: 0  Instance: /pipe_fetch_tb
# Break in Module pipe_fetch_tb at /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_fetch_tb.sv line 46
# Compile of instruction_rom.sv was successful.
# Compile of instruction_rom_tb.sv was successful.
# Compile of reg_bank.sv was successful.
# Compile of reg_bank_tb.sv was successful.
# Compile of reg_en.sv was successful.
# Compile of reg_en_tb.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# Compile of mux_2x1.sv was successful.
# Compile of mux_2x1_tb.sv was successful.
# Compile of pipe_fetch.sv was successful.
# Compile of pipe_fetch_tb.sv was successful.
# 12 compiles, 0 failed with no errors.
restart
# Loading cpu-mips.pipe_fetch_tb
# Loading cpu-mips.pipe_fetch
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: $stop    : /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_fetch_tb.sv(46)
#    Time: 70 ns  Iteration: 0  Instance: /pipe_fetch_tb
# Break in Module pipe_fetch_tb at /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_fetch_tb.sv line 46
# Compile of instruction_rom.sv was successful.
# Compile of instruction_rom_tb.sv was successful.
# Compile of reg_bank.sv was successful.
# Compile of reg_bank_tb.sv was successful.
# Compile of reg_en.sv was successful.
# Compile of reg_en_tb.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# Compile of mux_2x1.sv was successful.
# Compile of mux_2x1_tb.sv was successful.
# Compile of pipe_fetch.sv was successful.
# Compile of pipe_fetch_tb.sv was successful.
# 12 compiles, 0 failed with no errors.
restart
# Loading cpu-mips.pipe_fetch_tb
# Loading cpu-mips.pipe_fetch
restart
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: $stop    : /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_fetch_tb.sv(52)
#    Time: 40 ns  Iteration: 0  Instance: /pipe_fetch_tb
# Break in Module pipe_fetch_tb at /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_fetch_tb.sv line 52
# Compile of instruction_rom.sv was successful.
# Compile of instruction_rom_tb.sv was successful.
# Compile of reg_bank.sv was successful.
# Compile of reg_bank_tb.sv was successful.
# Compile of reg_en.sv was successful.
# Compile of reg_en_tb.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# Compile of mux_2x1.sv was successful.
# Compile of mux_2x1_tb.sv was successful.
# Compile of pipe_fetch.sv was successful.
# Compile of pipe_fetch_tb.sv was successful.
# 12 compiles, 0 failed with no errors.
restart
# Loading cpu-mips.pipe_fetch_tb
# Loading cpu-mips.pipe_fetch
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: $stop    : /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_fetch_tb.sv(52)
#    Time: 40 ns  Iteration: 0  Instance: /pipe_fetch_tb
# Break in Module pipe_fetch_tb at /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_fetch_tb.sv line 52
# Compile of instruction_rom.sv was successful.
# Compile of instruction_rom_tb.sv was successful.
# Compile of reg_bank.sv was successful.
# Compile of reg_bank_tb.sv was successful.
# Compile of reg_en.sv was successful.
# Compile of reg_en_tb.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# Compile of mux_2x1.sv was successful.
# Compile of mux_2x1_tb.sv was successful.
# Compile of pipe_wf.sv was successful.
# Compile of pipe_wf_tb.sv was successful.
# 12 compiles, 0 failed with no errors.
vsim cpu-mips.pipe_wf_tb
# End time: 18:55:17 on Oct 17,2018, Elapsed time: 0:12:07
# Errors: 0, Warnings: 5
# vsim cpu-mips.pipe_wf_tb 
# Start time: 18:55:17 on Oct 17,2018
# Loading sv_std.std
# Loading cpu-mips.pipe_wf_tb
# Loading cpu-mips.pipe_wf
add wave -position end  sim:/pipe_wf_tb/WIDTH
add wave -position end  sim:/pipe_wf_tb/clk
add wave -position end  sim:/pipe_wf_tb/pc
add wave -position end  sim:/pipe_wf_tb/pc_out
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: $stop    : /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_wf_tb.sv(41)
#    Time: 40 ns  Iteration: 0  Instance: /pipe_wf_tb
# Break in Module pipe_wf_tb at /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_wf_tb.sv line 41
# Compile of instruction_rom.sv was successful.
# Compile of instruction_rom_tb.sv was successful.
# Compile of reg_bank.sv was successful.
# Compile of reg_bank_tb.sv was successful.
# Compile of reg_en.sv was successful.
# Compile of reg_en_tb.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# Compile of mux_2x1.sv was successful.
# Compile of mux_2x1_tb.sv was successful.
# Compile of pipe_wf.sv was successful.
# Compile of pipe_wf_tb.sv was successful.
# Compile of pipe_fd.sv was successful.
# Compile of pipe_fd_tb.sv was successful.
# 14 compiles, 0 failed with no errors.
vsim cpu-mips.pipe_fd_tb
# End time: 18:57:08 on Oct 17,2018, Elapsed time: 0:01:51
# Errors: 0, Warnings: 1
# vsim cpu-mips.pipe_fd_tb 
# Start time: 18:57:08 on Oct 17,2018
# Loading sv_std.std
# Loading cpu-mips.pipe_fd_tb
# Loading cpu-mips.pipe_fd
add wave -position end  sim:/pipe_fd_tb/WIDTH
add wave -position end  sim:/pipe_fd_tb/clk
add wave -position end  sim:/pipe_fd_tb/clr
add wave -position end  sim:/pipe_fd_tb/instr
add wave -position end  sim:/pipe_fd_tb/pc
add wave -position end  sim:/pipe_fd_tb/instr_out
add wave -position end  sim:/pipe_fd_tb/pc_out
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: $stop    : /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_fd_tb.sv(52)
#    Time: 40 ns  Iteration: 0  Instance: /pipe_fd_tb
# Break in Module pipe_fd_tb at /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_fd_tb.sv line 52
# Compile of instruction_rom.sv failed with 1 errors.
# Compile of instruction_rom_tb.sv was successful.
# Compile of reg_bank.sv was successful.
# Compile of reg_bank_tb.sv was successful.
# Compile of reg_en.sv was successful.
# Compile of reg_en_tb.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# Compile of mux_2x1.sv was successful.
# Compile of mux_2x1_tb.sv was successful.
# Compile of pipe_wf.sv was successful.
# Compile of pipe_wf_tb.sv was successful.
# Compile of pipe_fd.sv was successful.
# Compile of pipe_fd_tb.sv was successful.
# 14 compiles, 1 failed with 1 error.
# Compile of instruction_rom.sv failed with 1 errors.
# Compile of instruction_rom_tb.sv was successful.
# Compile of reg_bank.sv was successful.
# Compile of reg_bank_tb.sv was successful.
# Compile of reg_en.sv was successful.
# Compile of reg_en_tb.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# Compile of mux_2x1.sv was successful.
# Compile of mux_2x1_tb.sv was successful.
# Compile of pipe_wf.sv was successful.
# Compile of pipe_wf_tb.sv was successful.
# Compile of pipe_fd.sv was successful.
# Compile of pipe_fd_tb.sv was successful.
# 14 compiles, 1 failed with 1 error.
# Compile of instruction_rom.sv was successful.
# Compile of instruction_rom_tb.sv was successful.
# Compile of reg_bank.sv was successful.
# Compile of reg_bank_tb.sv was successful.
# Compile of reg_en.sv was successful.
# Compile of reg_en_tb.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# Compile of mux_2x1.sv was successful.
# Compile of mux_2x1_tb.sv was successful.
# Compile of pipe_wf.sv was successful.
# Compile of pipe_wf_tb.sv was successful.
# Compile of pipe_fd.sv was successful.
# Compile of pipe_fd_tb.sv was successful.
# 14 compiles, 0 failed with no errors.
# Compile of instruction_rom.sv was successful.
# Compile of instruction_rom_tb.sv was successful.
# Compile of reg_bank.sv was successful.
# Compile of reg_bank_tb.sv was successful.
# Compile of reg_en.sv was successful.
# Compile of reg_en_tb.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# Compile of mux_2x1.sv was successful.
# Compile of mux_2x1_tb.sv was successful.
# Compile of pipe_wf.sv was successful.
# Compile of pipe_wf_tb.sv was successful.
# Compile of pipe_fd.sv was successful.
# Compile of pipe_fd_tb.sv was successful.
# Compile of is_equal.sv was successful.
# Compile of is_equal_tb.sv was successful.
# 16 compiles, 0 failed with no errors.
vsim cpu-mips.is_equal_tb
# End time: 20:09:20 on Oct 17,2018, Elapsed time: 1:12:12
# Errors: 0, Warnings: 1
# vsim cpu-mips.is_equal_tb 
# Start time: 20:09:20 on Oct 17,2018
# Loading sv_std.std
# Loading cpu-mips.is_equal_tb
# Loading cpu-mips.is_equal
# ** Warning: (vsim-3015) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/is_equal_tb.sv(14): [PCDPC] - Port size (1) does not match connection size (32) for port 'EQUAL'. The port definition is at: /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/rtl/is_equal.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /is_equal_tb/DUT File: /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/rtl/is_equal.sv
add wave -position end  sim:/is_equal_tb/WIDTH
add wave -position end  sim:/is_equal_tb/data_in_1
add wave -position end  sim:/is_equal_tb/data_in_2
add wave -position end  sim:/is_equal_tb/equal
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Compile of instruction_rom.sv was successful.
# Compile of instruction_rom_tb.sv was successful.
# Compile of reg_bank.sv was successful.
# Compile of reg_bank_tb.sv was successful.
# Compile of reg_en.sv was successful.
# Compile of reg_en_tb.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# Compile of mux_2x1.sv was successful.
# Compile of mux_2x1_tb.sv was successful.
# Compile of pipe_wf.sv was successful.
# Compile of pipe_wf_tb.sv was successful.
# Compile of pipe_fd.sv was successful.
# Compile of pipe_fd_tb.sv was successful.
# Compile of is_equal.sv was successful.
# Compile of is_equal_tb.sv was successful.
# 16 compiles, 0 failed with no errors.
# Compile of instruction_rom.sv was successful.
# Compile of instruction_rom_tb.sv was successful.
# Compile of reg_bank.sv was successful.
# Compile of reg_bank_tb.sv was successful.
# Compile of reg_en.sv was successful.
# Compile of reg_en_tb.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# Compile of mux_2x1.sv was successful.
# Compile of mux_2x1_tb.sv was successful.
# Compile of pipe_wf.sv was successful.
# Compile of pipe_wf_tb.sv was successful.
# Compile of pipe_fd.sv was successful.
# Compile of pipe_fd_tb.sv was successful.
# Compile of is_equal.sv was successful.
# Compile of is_equal_tb.sv was successful.
# Compile of sign_extend.sv failed with 1 errors.
# Compile of sign_extend_tb.sv was successful.
# 18 compiles, 1 failed with 1 error.
# Compile of instruction_rom.sv was successful.
# Compile of instruction_rom_tb.sv was successful.
# Compile of reg_bank.sv was successful.
# Compile of reg_bank_tb.sv was successful.
# Compile of reg_en.sv was successful.
# Compile of reg_en_tb.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# Compile of mux_2x1.sv was successful.
# Compile of mux_2x1_tb.sv was successful.
# Compile of pipe_wf.sv was successful.
# Compile of pipe_wf_tb.sv was successful.
# Compile of pipe_fd.sv was successful.
# Compile of pipe_fd_tb.sv was successful.
# Compile of is_equal.sv was successful.
# Compile of is_equal_tb.sv was successful.
# Compile of sign_extend.sv failed with 1 errors.
# Compile of sign_extend_tb.sv was successful.
# 18 compiles, 1 failed with 1 error.
# Compile of instruction_rom.sv was successful.
# Compile of instruction_rom_tb.sv was successful.
# Compile of reg_bank.sv was successful.
# Compile of reg_bank_tb.sv was successful.
# Compile of reg_en.sv was successful.
# Compile of reg_en_tb.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# Compile of mux_2x1.sv was successful.
# Compile of mux_2x1_tb.sv was successful.
# Compile of pipe_wf.sv was successful.
# Compile of pipe_wf_tb.sv was successful.
# Compile of pipe_fd.sv was successful.
# Compile of pipe_fd_tb.sv was successful.
# Compile of is_equal.sv was successful.
# Compile of is_equal_tb.sv was successful.
# Compile of sign_extend.sv was successful.
# Compile of sign_extend_tb.sv was successful.
# 18 compiles, 0 failed with no errors.
vsim cpu-mips.sign_extend_tb
# End time: 20:23:51 on Oct 17,2018, Elapsed time: 0:14:31
# Errors: 0, Warnings: 2
# vsim cpu-mips.sign_extend_tb 
# Start time: 20:23:51 on Oct 17,2018
# Loading sv_std.std
# Loading cpu-mips.sign_extend_tb
# Loading cpu-mips.sign_extend
add wave -position end  sim:/sign_extend_tb/WIDTH
add wave -position end  sim:/sign_extend_tb/data
add wave -position end  sim:/sign_extend_tb/extended
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Compile of instruction_rom.sv was successful.
# Compile of instruction_rom_tb.sv was successful.
# Compile of reg_bank.sv was successful.
# Compile of reg_bank_tb.sv was successful.
# Compile of reg_en.sv was successful.
# Compile of reg_en_tb.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# Compile of mux_2x1.sv was successful.
# Compile of mux_2x1_tb.sv was successful.
# Compile of pipe_wf.sv was successful.
# Compile of pipe_wf_tb.sv was successful.
# Compile of pipe_fd.sv was successful.
# Compile of pipe_fd_tb.sv was successful.
# Compile of is_equal.sv was successful.
# Compile of is_equal_tb.sv was successful.
# Compile of sign_extend.sv was successful.
# Compile of sign_extend_tb.sv was successful.
# Compile of shifter.sv was successful with warnings.
# Compile of shifter_tb.sv failed with 1 errors.
# 20 compiles, 1 failed with 1 error.
# Compile of instruction_rom.sv was successful.
# Compile of instruction_rom_tb.sv was successful.
# Compile of reg_bank.sv was successful.
# Compile of reg_bank_tb.sv was successful.
# Compile of reg_en.sv was successful.
# Compile of reg_en_tb.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# Compile of mux_2x1.sv was successful.
# Compile of mux_2x1_tb.sv was successful.
# Compile of pipe_wf.sv was successful.
# Compile of pipe_wf_tb.sv was successful.
# Compile of pipe_fd.sv was successful.
# Compile of pipe_fd_tb.sv was successful.
# Compile of is_equal.sv was successful.
# Compile of is_equal_tb.sv was successful.
# Compile of sign_extend.sv was successful.
# Compile of sign_extend_tb.sv was successful.
# Compile of shifter.sv was successful with warnings.
# Compile of shifter_tb.sv was successful.
# 20 compiles, 0 failed with no errors.
# Compile of instruction_rom.sv was successful.
# Compile of instruction_rom_tb.sv was successful.
# Compile of reg_bank.sv was successful.
# Compile of reg_bank_tb.sv was successful.
# Compile of reg_en.sv was successful.
# Compile of reg_en_tb.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# Compile of mux_2x1.sv was successful.
# Compile of mux_2x1_tb.sv was successful.
# Compile of pipe_wf.sv was successful.
# Compile of pipe_wf_tb.sv was successful.
# Compile of pipe_fd.sv was successful.
# Compile of pipe_fd_tb.sv was successful.
# Compile of is_equal.sv was successful.
# Compile of is_equal_tb.sv was successful.
# Compile of sign_extend.sv was successful.
# Compile of sign_extend_tb.sv was successful.
# Compile of shifter.sv was successful with warnings.
# Compile of shifter_tb.sv was successful.
# 20 compiles, 0 failed with no errors.
# Compile of instruction_rom.sv was successful.
# Compile of instruction_rom_tb.sv was successful.
# Compile of reg_bank.sv was successful.
# Compile of reg_bank_tb.sv was successful.
# Compile of reg_en.sv was successful.
# Compile of reg_en_tb.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# Compile of mux_2x1.sv was successful.
# Compile of mux_2x1_tb.sv was successful.
# Compile of pipe_wf.sv was successful.
# Compile of pipe_wf_tb.sv was successful.
# Compile of pipe_fd.sv was successful.
# Compile of pipe_fd_tb.sv was successful.
# Compile of is_equal.sv was successful.
# Compile of is_equal_tb.sv was successful.
# Compile of sign_extend.sv was successful.
# Compile of sign_extend_tb.sv was successful.
# Compile of shifter.sv was successful with warnings.
# Compile of shifter_tb.sv was successful.
# 20 compiles, 0 failed with no errors.
# Compile of instruction_rom.sv was successful.
# Compile of instruction_rom_tb.sv was successful.
# Compile of reg_bank.sv was successful.
# Compile of reg_bank_tb.sv was successful.
# Compile of reg_en.sv was successful.
# Compile of reg_en_tb.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# Compile of mux_2x1.sv was successful.
# Compile of mux_2x1_tb.sv was successful.
# Compile of pipe_wf.sv was successful.
# Compile of pipe_wf_tb.sv was successful.
# Compile of pipe_fd.sv was successful.
# Compile of pipe_fd_tb.sv was successful.
# Compile of is_equal.sv was successful.
# Compile of is_equal_tb.sv was successful.
# Compile of sign_extend.sv was successful.
# Compile of sign_extend_tb.sv was successful.
# Compile of shifter.sv was successful with warnings.
# Compile of shifter_tb.sv was successful.
# 20 compiles, 0 failed with no errors.
# Compile of instruction_rom.sv was successful.
# Compile of instruction_rom_tb.sv was successful.
# Compile of reg_bank.sv was successful.
# Compile of reg_bank_tb.sv was successful.
# Compile of reg_en.sv was successful.
# Compile of reg_en_tb.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# Compile of mux_2x1.sv was successful.
# Compile of mux_2x1_tb.sv was successful.
# Compile of pipe_wf.sv was successful.
# Compile of pipe_wf_tb.sv was successful.
# Compile of pipe_fd.sv was successful.
# Compile of pipe_fd_tb.sv was successful.
# Compile of is_equal.sv was successful.
# Compile of is_equal_tb.sv was successful.
# Compile of sign_extend.sv was successful.
# Compile of sign_extend_tb.sv was successful.
# Compile of shifter.sv was successful with warnings.
# Compile of shifter_tb.sv was successful.
# 20 compiles, 0 failed with no errors.
# Compile of instruction_rom.sv was successful.
# Compile of instruction_rom_tb.sv was successful.
# Compile of reg_bank.sv was successful.
# Compile of reg_bank_tb.sv was successful.
# Compile of reg_en.sv was successful.
# Compile of reg_en_tb.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# Compile of mux_2x1.sv was successful.
# Compile of mux_2x1_tb.sv was successful.
# Compile of pipe_wf.sv was successful.
# Compile of pipe_wf_tb.sv was successful.
# Compile of pipe_fd.sv was successful.
# Compile of pipe_fd_tb.sv was successful.
# Compile of is_equal.sv was successful.
# Compile of is_equal_tb.sv was successful.
# Compile of sign_extend.sv was successful.
# Compile of sign_extend_tb.sv was successful.
# Compile of shifter.sv was successful.
# Compile of shifter_tb.sv was successful.
# 20 compiles, 0 failed with no errors.
# Compile of instruction_rom.sv was successful.
# Compile of instruction_rom_tb.sv was successful.
# Compile of reg_bank.sv was successful.
# Compile of reg_bank_tb.sv was successful.
# Compile of reg_en.sv was successful.
# Compile of reg_en_tb.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# Compile of mux_2x1.sv was successful.
# Compile of mux_2x1_tb.sv was successful.
# Compile of pipe_wf.sv was successful.
# Compile of pipe_wf_tb.sv was successful.
# Compile of pipe_fd.sv was successful.
# Compile of pipe_fd_tb.sv was successful.
# Compile of is_equal.sv was successful.
# Compile of is_equal_tb.sv was successful.
# Compile of sign_extend.sv was successful.
# Compile of sign_extend_tb.sv was successful.
# Compile of shifter.sv was successful.
# Compile of shifter_tb.sv was successful.
# 20 compiles, 0 failed with no errors.
# Load canceled
# Compile of instruction_rom.sv was successful.
# Compile of instruction_rom_tb.sv was successful.
# Compile of reg_bank.sv was successful.
# Compile of reg_bank_tb.sv was successful.
# Compile of reg_en.sv was successful.
# Compile of reg_en_tb.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# Compile of mux_2x1.sv was successful.
# Compile of mux_2x1_tb.sv was successful.
# Compile of pipe_wf.sv was successful.
# Compile of pipe_wf_tb.sv was successful.
# Compile of pipe_fd.sv was successful.
# Compile of pipe_fd_tb.sv was successful.
# Compile of is_equal.sv was successful.
# Compile of is_equal_tb.sv was successful.
# Compile of sign_extend.sv was successful.
# Compile of sign_extend_tb.sv was successful.
# Compile of shifter.sv was successful.
# Compile of shifter_tb.sv was successful.
# 20 compiles, 0 failed with no errors.
# Break key hit
# Compile of instruction_rom.sv was successful.
# Compile of instruction_rom_tb.sv was successful.
# Compile of reg_bank.sv was successful.
# Compile of reg_bank_tb.sv was successful.
# Compile of reg_en.sv was successful.
# Compile of reg_en_tb.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# Compile of mux_2x1.sv was successful.
# Compile of mux_2x1_tb.sv was successful.
# Compile of pipe_wf.sv was successful.
# Compile of pipe_wf_tb.sv was successful.
# Compile of pipe_fd.sv was successful.
# Compile of pipe_fd_tb.sv was successful.
# Compile of is_equal.sv was successful.
# Compile of is_equal_tb.sv was successful.
# Compile of sign_extend.sv was successful.
# Compile of sign_extend_tb.sv was successful.
# Compile of shifter.sv was successful.
# Compile of shifter_tb.sv was successful.
# 20 compiles, 0 failed with no errors.
vsim cpu-mips.shifter_tb
# End time: 20:36:01 on Oct 17,2018, Elapsed time: 0:12:10
# Errors: 1, Warnings: 1
# vsim cpu-mips.shifter_tb 
# Start time: 20:36:01 on Oct 17,2018
# Loading sv_std.std
# Loading cpu-mips.shifter_tb
# Loading cpu-mips.sign_extend
# ** Warning: (vsim-3015) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/shifter_tb.sv(13): [PCDPC] - Port size (16) does not match connection size (8) for port 'DATA'. The port definition is at: /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/rtl/sign_extend.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /shifter_tb/DUT File: /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/rtl/sign_extend.sv
# ** Error: (vsim-3063) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/shifter_tb.sv(13): Port 'SHIFTED' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /shifter_tb/DUT File: /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/rtl/sign_extend.sv
# Error loading design
# End time: 20:36:01 on Oct 17,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# Compile of instruction_rom.sv was successful.
# Compile of instruction_rom_tb.sv was successful.
# Compile of reg_bank.sv was successful.
# Compile of reg_bank_tb.sv was successful.
# Compile of reg_en.sv was successful.
# Compile of reg_en_tb.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# Compile of mux_2x1.sv was successful.
# Compile of mux_2x1_tb.sv was successful.
# Compile of pipe_wf.sv was successful.
# Compile of pipe_wf_tb.sv was successful.
# Compile of pipe_fd.sv was successful.
# Compile of pipe_fd_tb.sv was successful.
# Compile of is_equal.sv was successful.
# Compile of is_equal_tb.sv was successful.
# Compile of sign_extend.sv was successful.
# Compile of sign_extend_tb.sv was successful.
# Compile of shifter.sv was successful.
# Compile of shifter_tb.sv was successful.
# 20 compiles, 0 failed with no errors.
vsim cpu-mips.shifter_tb
# vsim cpu-mips.shifter_tb 
# Start time: 20:36:36 on Oct 17,2018
# Loading sv_std.std
# Loading cpu-mips.shifter_tb
# Loading cpu-mips.sign_extend
# ** Warning: (vsim-3015) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/shifter_tb.sv(13): [PCDPC] - Port size (16) does not match connection size (8) for port 'DATA'. The port definition is at: /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/rtl/sign_extend.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /shifter_tb/DUT File: /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/rtl/sign_extend.sv
# ** Error: (vsim-3063) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/shifter_tb.sv(13): Port 'SHIFTED' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /shifter_tb/DUT File: /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/rtl/sign_extend.sv
# Error loading design
# End time: 20:36:36 on Oct 17,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# Compile of instruction_rom.sv was successful.
# Compile of instruction_rom_tb.sv was successful.
# Compile of reg_bank.sv was successful.
# Compile of reg_bank_tb.sv was successful.
# Compile of reg_en.sv was successful.
# Compile of reg_en_tb.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# Compile of mux_2x1.sv was successful.
# Compile of mux_2x1_tb.sv was successful.
# Compile of pipe_wf.sv was successful.
# Compile of pipe_wf_tb.sv was successful.
# Compile of pipe_fd.sv was successful.
# Compile of pipe_fd_tb.sv was successful.
# Compile of is_equal.sv was successful.
# Compile of is_equal_tb.sv was successful.
# Compile of sign_extend.sv was successful.
# Compile of sign_extend_tb.sv was successful.
# Compile of shifter.sv was successful.
# Compile of shifter_tb.sv was successful.
# 20 compiles, 0 failed with no errors.
vsim cpu-mips.shifter_tb
# vsim cpu-mips.shifter_tb 
# Start time: 20:37:03 on Oct 17,2018
# Loading sv_std.std
# Loading cpu-mips.shifter_tb
# Loading cpu-mips.shifter
add wave -position end  sim:/shifter_tb/WIDTH
add wave -position end  sim:/shifter_tb/data
add wave -position end  sim:/shifter_tb/shifted
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Compile of instruction_rom.sv was successful.
# Compile of instruction_rom_tb.sv was successful.
# Compile of reg_bank.sv was successful.
# Compile of reg_bank_tb.sv was successful.
# Compile of reg_en.sv was successful.
# Compile of reg_en_tb.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# Compile of mux_2x1.sv was successful.
# Compile of mux_2x1_tb.sv was successful.
# Compile of pipe_wf.sv was successful.
# Compile of pipe_wf_tb.sv was successful.
# Compile of pipe_fd.sv was successful.
# Compile of pipe_fd_tb.sv was successful.
# Compile of is_equal.sv was successful.
# Compile of is_equal_tb.sv was successful.
# Compile of sign_extend.sv was successful.
# Compile of sign_extend_tb.sv was successful.
# Compile of shifter.sv was successful.
# Compile of shifter_tb.sv was successful.
# 20 compiles, 0 failed with no errors.
# Compile of instruction_rom.sv was successful.
# Compile of instruction_rom_tb.sv was successful.
# Compile of reg_bank.sv was successful.
# Compile of reg_bank_tb.sv was successful.
# Compile of reg_en.sv was successful.
# Compile of reg_en_tb.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# Compile of mux_2x1.sv was successful.
# Compile of mux_2x1_tb.sv was successful.
# Compile of pipe_wf.sv was successful.
# Compile of pipe_wf_tb.sv was successful.
# Compile of pipe_fd.sv was successful.
# Compile of pipe_fd_tb.sv was successful.
# Compile of is_equal.sv was successful.
# Compile of is_equal_tb.sv was successful.
# Compile of sign_extend.sv was successful.
# Compile of sign_extend_tb.sv was successful.
# Compile of shifter.sv was successful.
# Compile of shifter_tb.sv was successful.
# Compile of pipe_de.sv failed with 6 errors.
# Compile of pipe_de_tb.sv was successful.
# 22 compiles, 1 failed with 6 errors.
# Compile of instruction_rom.sv was successful.
# Compile of instruction_rom_tb.sv was successful.
# Compile of reg_bank.sv was successful.
# Compile of reg_bank_tb.sv was successful.
# Compile of reg_en.sv was successful.
# Compile of reg_en_tb.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# Compile of mux_2x1.sv was successful.
# Compile of mux_2x1_tb.sv was successful.
# Compile of pipe_wf.sv was successful.
# Compile of pipe_wf_tb.sv was successful.
# Compile of pipe_fd.sv was successful.
# Compile of pipe_fd_tb.sv was successful.
# Compile of is_equal.sv was successful.
# Compile of is_equal_tb.sv was successful.
# Compile of sign_extend.sv was successful.
# Compile of sign_extend_tb.sv was successful.
# Compile of shifter.sv was successful.
# Compile of shifter_tb.sv was successful.
# Compile of pipe_de.sv failed with 1 errors.
# Compile of pipe_de_tb.sv was successful.
# 22 compiles, 1 failed with 1 error.
# Compile of instruction_rom.sv was successful.
# Compile of instruction_rom_tb.sv was successful.
# Compile of reg_bank.sv was successful.
# Compile of reg_bank_tb.sv was successful.
# Compile of reg_en.sv was successful.
# Compile of reg_en_tb.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# Compile of mux_2x1.sv was successful.
# Compile of mux_2x1_tb.sv was successful.
# Compile of pipe_wf.sv was successful.
# Compile of pipe_wf_tb.sv was successful.
# Compile of pipe_fd.sv was successful.
# Compile of pipe_fd_tb.sv was successful.
# Compile of is_equal.sv was successful.
# Compile of is_equal_tb.sv was successful.
# Compile of sign_extend.sv was successful.
# Compile of sign_extend_tb.sv was successful.
# Compile of shifter.sv was successful.
# Compile of shifter_tb.sv was successful.
# Compile of pipe_de.sv was successful.
# Compile of pipe_de_tb.sv was successful.
# 22 compiles, 0 failed with no errors.
# Compile of instruction_rom.sv was successful.
# Compile of instruction_rom_tb.sv was successful.
# Compile of reg_bank.sv was successful.
# Compile of reg_bank_tb.sv was successful.
# Compile of reg_en.sv was successful.
# Compile of reg_en_tb.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# Compile of mux_2x1.sv was successful.
# Compile of mux_2x1_tb.sv was successful.
# Compile of pipe_wf.sv was successful.
# Compile of pipe_wf_tb.sv was successful.
# Compile of pipe_fd.sv was successful.
# Compile of pipe_fd_tb.sv was successful.
# Compile of is_equal.sv was successful.
# Compile of is_equal_tb.sv was successful.
# Compile of sign_extend.sv was successful.
# Compile of sign_extend_tb.sv was successful.
# Compile of shifter.sv was successful.
# Compile of shifter_tb.sv was successful.
# Compile of pipe_de.sv was successful.
# Compile of pipe_de_tb.sv was successful.
# 22 compiles, 0 failed with no errors.
vsim cpu-mips.pipe_de_tb
# End time: 01:30:07 on Oct 18,2018, Elapsed time: 4:53:04
# Errors: 0, Warnings: 1
# vsim cpu-mips.pipe_de_tb 
# Start time: 01:30:07 on Oct 18,2018
# Loading sv_std.std
# Loading cpu-mips.pipe_de_tb
# Loading cpu-mips.pipe_fd
# ** Error: (vsim-3389) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(37): Port 'REG_WRITE_D' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /pipe_de_tb/DUT File: /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/rtl/pipe_fd.sv
# ** Error: (vsim-3389) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(37): Port 'MEM_TO_REG_D' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /pipe_de_tb/DUT File: /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/rtl/pipe_fd.sv
# ** Error: (vsim-3389) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(37): Port 'MEM_WRITE_D' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /pipe_de_tb/DUT File: /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/rtl/pipe_fd.sv
# ** Error: (vsim-3389) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(37): Port 'ALU_CONTROL_D' not found in the connected module (6th connection).
#    Time: 0 ps  Iteration: 0  Instance: /pipe_de_tb/DUT File: /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/rtl/pipe_fd.sv
# ** Error: (vsim-3389) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(37): Port 'ALU_SRC_D' not found in the connected module (7th connection).
#    Time: 0 ps  Iteration: 0  Instance: /pipe_de_tb/DUT File: /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/rtl/pipe_fd.sv
# ** Error: (vsim-3389) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(37): Port 'REG_DST_D' not found in the connected module (8th connection).
#    Time: 0 ps  Iteration: 0  Instance: /pipe_de_tb/DUT File: /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/rtl/pipe_fd.sv
# ** Error: (vsim-3389) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(37): Port 'RD1_D' not found in the connected module (9th connection).
#    Time: 0 ps  Iteration: 0  Instance: /pipe_de_tb/DUT File: /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/rtl/pipe_fd.sv
# ** Error: (vsim-3389) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(37): Port 'RD2_D' not found in the connected module (10th connection).
#    Time: 0 ps  Iteration: 0  Instance: /pipe_de_tb/DUT File: /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/rtl/pipe_fd.sv
# ** Error: (vsim-3389) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(37): Port 'RA1_D' not found in the connected module (11th connection).
#    Time: 0 ps  Iteration: 0  Instance: /pipe_de_tb/DUT File: /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/rtl/pipe_fd.sv
# ** Error: (vsim-3389) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(37): Port 'RA2_D' not found in the connected module (12th connection).
#    Time: 0 ps  Iteration: 0  Instance: /pipe_de_tb/DUT File: /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/rtl/pipe_fd.sv
# ** Error: (vsim-3389) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(37): Port 'RS_D' not found in the connected module (13th connection).
#    Time: 0 ps  Iteration: 0  Instance: /pipe_de_tb/DUT File: /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/rtl/pipe_fd.sv
# ** Error: (vsim-3389) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(37): Port 'SIGN_IMM_D' not found in the connected module (14th connection).
#    Time: 0 ps  Iteration: 0  Instance: /pipe_de_tb/DUT File: /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/rtl/pipe_fd.sv
# ** Error: (vsim-3389) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(37): Port 'REG_WRITE_E' not found in the connected module (15th connection).
#    Time: 0 ps  Iteration: 0  Instance: /pipe_de_tb/DUT File: /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/rtl/pipe_fd.sv
# ** Error: (vsim-3389) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(37): Port 'MEM_TO_REG_E' not found in the connected module (16th connection).
#    Time: 0 ps  Iteration: 0  Instance: /pipe_de_tb/DUT File: /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/rtl/pipe_fd.sv
# ** Error: (vsim-3389) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(37): Port 'MEM_WRITE_E' not found in the connected module (17th connection).
#    Time: 0 ps  Iteration: 0  Instance: /pipe_de_tb/DUT File: /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/rtl/pipe_fd.sv
# ** Error: (vsim-3389) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(37): Port 'ALU_CONTROL_E' not found in the connected module (18th connection).
#    Time: 0 ps  Iteration: 0  Instance: /pipe_de_tb/DUT File: /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/rtl/pipe_fd.sv
# ** Error: (vsim-3389) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(37): Port 'ALU_SRC_E' not found in the connected module (19th connection).
#    Time: 0 ps  Iteration: 0  Instance: /pipe_de_tb/DUT File: /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/rtl/pipe_fd.sv
# ** Error: (vsim-3389) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(37): Port 'REG_DST_E' not found in the connected module (20th connection).
#    Time: 0 ps  Iteration: 0  Instance: /pipe_de_tb/DUT File: /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/rtl/pipe_fd.sv
# ** Error: (vsim-3389) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(37): Port 'RD1_E' not found in the connected module (21st connection).
#    Time: 0 ps  Iteration: 0  Instance: /pipe_de_tb/DUT File: /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/rtl/pipe_fd.sv
# ** Error: (vsim-3389) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(37): Port 'RD2_E' not found in the connected module (22nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /pipe_de_tb/DUT File: /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/rtl/pipe_fd.sv
# ** Error: (vsim-3389) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(37): Port 'RA1_E' not found in the connected module (23rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /pipe_de_tb/DUT File: /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/rtl/pipe_fd.sv
# ** Error: (vsim-3389) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(37): Port 'RA2_E' not found in the connected module (24th connection).
#    Time: 0 ps  Iteration: 0  Instance: /pipe_de_tb/DUT File: /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/rtl/pipe_fd.sv
# ** Error: (vsim-3389) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(37): Port 'RS_E' not found in the connected module (25th connection).
#    Time: 0 ps  Iteration: 0  Instance: /pipe_de_tb/DUT File: /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/rtl/pipe_fd.sv
# ** Error: (vsim-3389) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(37): Port 'SIGN_IMM_E' not found in the connected module (26th connection).
#    Time: 0 ps  Iteration: 0  Instance: /pipe_de_tb/DUT File: /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/rtl/pipe_fd.sv
# ** Fatal: (vsim-3365) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(37): Too many port connections. Expected 6, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /pipe_de_tb/DUT File: /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/rtl/pipe_fd.sv
# FATAL ERROR while loading design
# Error loading design
# End time: 01:30:08 on Oct 18,2018, Elapsed time: 0:00:01
# Errors: 25, Warnings: 0
# Compile of instruction_rom.sv was successful.
# Compile of instruction_rom_tb.sv was successful.
# Compile of reg_bank.sv was successful.
# Compile of reg_bank_tb.sv was successful.
# Compile of reg_en.sv was successful.
# Compile of reg_en_tb.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# Compile of mux_2x1.sv was successful.
# Compile of mux_2x1_tb.sv was successful.
# Compile of pipe_wf.sv was successful.
# Compile of pipe_wf_tb.sv was successful.
# Compile of pipe_fd.sv was successful.
# Compile of pipe_fd_tb.sv was successful.
# Compile of is_equal.sv was successful.
# Compile of is_equal_tb.sv was successful.
# Compile of sign_extend.sv was successful.
# Compile of sign_extend_tb.sv was successful.
# Compile of shifter.sv was successful.
# Compile of shifter_tb.sv was successful.
# Compile of pipe_de.sv was successful.
# Compile of pipe_de_tb.sv was successful.
# 22 compiles, 0 failed with no errors.
vsim cpu-mips.pipe_de_tb
# vsim cpu-mips.pipe_de_tb 
# Start time: 01:31:00 on Oct 18,2018
# Loading sv_std.std
# Loading cpu-mips.pipe_de_tb
# Loading cpu-mips.pipe_de
# ** Warning: (vsim-3015) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(37): [PCDPC] - Port size (5) does not match connection size (32) for port 'RA2_D'. The port definition is at: /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/rtl/pipe_de.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /pipe_de_tb/DUT File: /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/rtl/pipe_de.sv
# ** Warning: (vsim-3839) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(37): Variable '/pipe_de_tb/memtoreg_e', driven via a port connection, is multiply driven. See /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(37).
#    Time: 0 ps  Iteration: 0  Instance: /pipe_de_tb/DUT File: /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/rtl/pipe_de.sv
# ** Warning: (vsim-3015) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(37): [PCDPC] - Port size (1) does not match connection size (4) for port 'ALU_SRC_E'. The port definition is at: /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/rtl/pipe_de.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /pipe_de_tb/DUT File: /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/rtl/pipe_de.sv
# ** Warning: (vsim-3839) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(37): Variable '/pipe_de_tb/alucontrol_e', driven via a port connection, is multiply driven. See /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(37).
#    Time: 0 ps  Iteration: 0  Instance: /pipe_de_tb/DUT File: /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/rtl/pipe_de.sv
add wave -position end  sim:/pipe_de_tb/WIDTH
add wave -position end  sim:/pipe_de_tb/clk
add wave -position end  sim:/pipe_de_tb/clr
add wave -position end  sim:/pipe_de_tb/regwrite_d
add wave -position end  sim:/pipe_de_tb/memtoreg_d
add wave -position end  sim:/pipe_de_tb/memwrite_d
add wave -position end  sim:/pipe_de_tb/alucontrol_d
add wave -position end  sim:/pipe_de_tb/alusrc_d
add wave -position end  sim:/pipe_de_tb/regdst_d
add wave -position end  sim:/pipe_de_tb/rd1_d
add wave -position end  sim:/pipe_de_tb/rd2_d
add wave -position end  sim:/pipe_de_tb/ra1_d
add wave -position end  sim:/pipe_de_tb/ra2_d
add wave -position end  sim:/pipe_de_tb/rs_d
add wave -position end  sim:/pipe_de_tb/signimm_d
add wave -position end  sim:/pipe_de_tb/regwrite_e
add wave -position end  sim:/pipe_de_tb/memtoreg_e
add wave -position end  sim:/pipe_de_tb/memwrite_e
add wave -position end  sim:/pipe_de_tb/alucontrol_e
add wave -position end  sim:/pipe_de_tb/alusrc_e
add wave -position end  sim:/pipe_de_tb/regdst_e
add wave -position end  sim:/pipe_de_tb/rd1_e
add wave -position end  sim:/pipe_de_tb/rd2_e
add wave -position end  sim:/pipe_de_tb/ra1_e
add wave -position end  sim:/pipe_de_tb/ra2_e
add wave -position end  sim:/pipe_de_tb/rs_e
add wave -position end  sim:/pipe_de_tb/signimm_e
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: $stop    : /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(136)
#    Time: 40 ns  Iteration: 0  Instance: /pipe_de_tb
# Break in Module pipe_de_tb at /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv line 136
# Compile of instruction_rom.sv was successful.
# Compile of instruction_rom_tb.sv was successful.
# Compile of reg_bank.sv was successful.
# Compile of reg_bank_tb.sv was successful.
# Compile of reg_en.sv was successful.
# Compile of reg_en_tb.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# Compile of mux_2x1.sv was successful.
# Compile of mux_2x1_tb.sv was successful.
# Compile of pipe_wf.sv was successful.
# Compile of pipe_wf_tb.sv was successful.
# Compile of pipe_fd.sv was successful.
# Compile of pipe_fd_tb.sv was successful.
# Compile of is_equal.sv was successful.
# Compile of is_equal_tb.sv was successful.
# Compile of sign_extend.sv was successful.
# Compile of sign_extend_tb.sv was successful.
# Compile of shifter.sv was successful.
# Compile of shifter_tb.sv was successful.
# Compile of pipe_de.sv was successful with warnings.
# Compile of pipe_de_tb.sv was successful.
# 22 compiles, 0 failed with no errors.
restart
# Loading cpu-mips.pipe_de_tb
# Loading cpu-mips.pipe_de
# ** Warning: (vsim-3015) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(37): [PCDPC] - Port size (5) does not match connection size (32) for port 'RA2_D'. The port definition is at: /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/rtl/pipe_de.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /pipe_de_tb/DUT File: /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/rtl/pipe_de.sv
# ** Warning: (vsim-3839) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(37): Variable '/pipe_de_tb/memtoreg_e', driven via a port connection, is multiply driven. See /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(37).
#    Time: 0 ps  Iteration: 0  Instance: /pipe_de_tb/DUT File: /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/rtl/pipe_de.sv
# ** Warning: (vsim-3015) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(37): [PCDPC] - Port size (1) does not match connection size (4) for port 'ALU_SRC_E'. The port definition is at: /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/rtl/pipe_de.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /pipe_de_tb/DUT File: /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/rtl/pipe_de.sv
# ** Warning: (vsim-3839) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(37): Variable '/pipe_de_tb/alucontrol_e', driven via a port connection, is multiply driven. See /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(37).
#    Time: 0 ps  Iteration: 0  Instance: /pipe_de_tb/DUT File: /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/rtl/pipe_de.sv
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: $stop    : /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(136)
#    Time: 40 ns  Iteration: 0  Instance: /pipe_de_tb
# Break in Module pipe_de_tb at /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv line 136
# Compile of instruction_rom.sv was successful.
# Compile of instruction_rom_tb.sv was successful.
# Compile of reg_bank.sv was successful.
# Compile of reg_bank_tb.sv was successful.
# Compile of reg_en.sv was successful.
# Compile of reg_en_tb.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# Compile of mux_2x1.sv was successful.
# Compile of mux_2x1_tb.sv was successful.
# Compile of pipe_wf.sv was successful.
# Compile of pipe_wf_tb.sv was successful.
# Compile of pipe_fd.sv was successful.
# Compile of pipe_fd_tb.sv was successful.
# Compile of is_equal.sv was successful.
# Compile of is_equal_tb.sv was successful.
# Compile of sign_extend.sv was successful.
# Compile of sign_extend_tb.sv was successful.
# Compile of shifter.sv was successful.
# Compile of shifter_tb.sv was successful.
# Compile of pipe_de.sv was successful with warnings.
# Compile of pipe_de_tb.sv was successful.
# 22 compiles, 0 failed with no errors.
restart
# Loading cpu-mips.pipe_de_tb
# Loading cpu-mips.pipe_de
# ** Warning: (vsim-3015) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(37): [PCDPC] - Port size (5) does not match connection size (32) for port 'RA2_D'. The port definition is at: /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/rtl/pipe_de.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /pipe_de_tb/DUT File: /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/rtl/pipe_de.sv
# ** Warning: (vsim-3839) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(37): Variable '/pipe_de_tb/memtoreg_e', driven via a port connection, is multiply driven. See /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(37).
#    Time: 0 ps  Iteration: 0  Instance: /pipe_de_tb/DUT File: /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/rtl/pipe_de.sv
# ** Warning: (vsim-3015) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(37): [PCDPC] - Port size (1) does not match connection size (4) for port 'ALU_SRC_E'. The port definition is at: /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/rtl/pipe_de.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /pipe_de_tb/DUT File: /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/rtl/pipe_de.sv
# ** Warning: (vsim-3839) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(37): Variable '/pipe_de_tb/alucontrol_e', driven via a port connection, is multiply driven. See /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(37).
#    Time: 0 ps  Iteration: 0  Instance: /pipe_de_tb/DUT File: /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/rtl/pipe_de.sv
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: $stop    : /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(137)
#    Time: 40 ns  Iteration: 0  Instance: /pipe_de_tb
# Break in Module pipe_de_tb at /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv line 137
# Compile of instruction_rom.sv was successful.
# Compile of instruction_rom_tb.sv was successful.
# Compile of reg_bank.sv was successful.
# Compile of reg_bank_tb.sv was successful.
# Compile of reg_en.sv was successful.
# Compile of reg_en_tb.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# Compile of mux_2x1.sv was successful.
# Compile of mux_2x1_tb.sv was successful.
# Compile of pipe_wf.sv was successful.
# Compile of pipe_wf_tb.sv was successful.
# Compile of pipe_fd.sv was successful.
# Compile of pipe_fd_tb.sv was successful.
# Compile of is_equal.sv was successful.
# Compile of is_equal_tb.sv was successful.
# Compile of sign_extend.sv was successful.
# Compile of sign_extend_tb.sv was successful.
# Compile of shifter.sv was successful.
# Compile of shifter_tb.sv was successful.
# Compile of pipe_de.sv failed with 1 errors.
# Compile of pipe_de_tb.sv was successful.
# 22 compiles, 1 failed with 1 error.
# Compile of instruction_rom.sv was successful.
# Compile of instruction_rom_tb.sv was successful.
# Compile of reg_bank.sv was successful.
# Compile of reg_bank_tb.sv was successful.
# Compile of reg_en.sv was successful.
# Compile of reg_en_tb.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# Compile of mux_2x1.sv was successful.
# Compile of mux_2x1_tb.sv was successful.
# Compile of pipe_wf.sv was successful.
# Compile of pipe_wf_tb.sv was successful.
# Compile of pipe_fd.sv was successful.
# Compile of pipe_fd_tb.sv was successful.
# Compile of is_equal.sv was successful.
# Compile of is_equal_tb.sv was successful.
# Compile of sign_extend.sv was successful.
# Compile of sign_extend_tb.sv was successful.
# Compile of shifter.sv was successful.
# Compile of shifter_tb.sv was successful.
# Compile of pipe_de.sv was successful with warnings.
# Compile of pipe_de_tb.sv was successful.
# 22 compiles, 0 failed with no errors.
run
restart
# Loading cpu-mips.pipe_de_tb
# Loading cpu-mips.pipe_de
# ** Warning: (vsim-3015) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(37): [PCDPC] - Port size (5) does not match connection size (32) for port 'RA2_D'. The port definition is at: /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/rtl/pipe_de.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /pipe_de_tb/DUT File: /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/rtl/pipe_de.sv
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: $stop    : /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(137)
#    Time: 40 ns  Iteration: 0  Instance: /pipe_de_tb
# Break in Module pipe_de_tb at /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv line 137
# Compile of instruction_rom.sv was successful.
# Compile of instruction_rom_tb.sv was successful.
# Compile of reg_bank.sv was successful.
# Compile of reg_bank_tb.sv was successful.
# Compile of reg_en.sv was successful.
# Compile of reg_en_tb.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# Compile of mux_2x1.sv was successful.
# Compile of mux_2x1_tb.sv was successful.
# Compile of pipe_wf.sv was successful.
# Compile of pipe_wf_tb.sv was successful.
# Compile of pipe_fd.sv was successful.
# Compile of pipe_fd_tb.sv was successful.
# Compile of is_equal.sv was successful.
# Compile of is_equal_tb.sv was successful.
# Compile of sign_extend.sv was successful.
# Compile of sign_extend_tb.sv was successful.
# Compile of shifter.sv was successful.
# Compile of shifter_tb.sv was successful.
# Compile of pipe_de.sv was successful with warnings.
# Compile of pipe_de_tb.sv was successful.
# 22 compiles, 0 failed with no errors.
# Compile of instruction_rom.sv was successful.
# Compile of instruction_rom_tb.sv was successful.
# Compile of reg_bank.sv was successful.
# Compile of reg_bank_tb.sv was successful.
# Compile of reg_en.sv was successful.
# Compile of reg_en_tb.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# Compile of mux_2x1.sv was successful.
# Compile of mux_2x1_tb.sv was successful.
# Compile of pipe_wf.sv was successful.
# Compile of pipe_wf_tb.sv was successful.
# Compile of pipe_fd.sv was successful.
# Compile of pipe_fd_tb.sv was successful.
# Compile of is_equal.sv was successful.
# Compile of is_equal_tb.sv was successful.
# Compile of sign_extend.sv was successful.
# Compile of sign_extend_tb.sv was successful.
# Compile of shifter.sv was successful.
# Compile of shifter_tb.sv was successful.
# Compile of pipe_de.sv was successful.
# Compile of pipe_de_tb.sv was successful.
# 22 compiles, 0 failed with no errors.
# Compile of instruction_rom.sv was successful.
# Compile of instruction_rom_tb.sv was successful.
# Compile of reg_bank.sv was successful.
# Compile of reg_bank_tb.sv was successful.
# Compile of reg_en.sv was successful.
# Compile of reg_en_tb.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# Compile of mux_2x1.sv was successful.
# Compile of mux_2x1_tb.sv was successful.
# Compile of pipe_wf.sv was successful.
# Compile of pipe_wf_tb.sv was successful.
# Compile of pipe_fd.sv was successful.
# Compile of pipe_fd_tb.sv was successful.
# Compile of is_equal.sv was successful.
# Compile of is_equal_tb.sv was successful.
# Compile of sign_extend.sv was successful.
# Compile of sign_extend_tb.sv was successful.
# Compile of shifter.sv was successful.
# Compile of shifter_tb.sv was successful.
# Compile of pipe_de.sv was successful.
# Compile of pipe_de_tb.sv was successful.
# 22 compiles, 0 failed with no errors.
run
restart
# Loading cpu-mips.pipe_de_tb
# Loading cpu-mips.pipe_de
# ** Warning: (vsim-3015) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(37): [PCDPC] - Port size (5) does not match connection size (32) for port 'RA2_D'. The port definition is at: /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/rtl/pipe_de.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /pipe_de_tb/DUT File: /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/rtl/pipe_de.sv
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: $stop    : /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(137)
#    Time: 40 ns  Iteration: 0  Instance: /pipe_de_tb
# Break in Module pipe_de_tb at /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv line 137
# Compile of instruction_rom.sv was successful.
# Compile of instruction_rom_tb.sv was successful.
# Compile of reg_bank.sv was successful.
# Compile of reg_bank_tb.sv was successful.
# Compile of reg_en.sv was successful.
# Compile of reg_en_tb.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# Compile of mux_2x1.sv was successful.
# Compile of mux_2x1_tb.sv was successful.
# Compile of pipe_wf.sv was successful.
# Compile of pipe_wf_tb.sv was successful.
# Compile of pipe_fd.sv was successful.
# Compile of pipe_fd_tb.sv was successful.
# Compile of is_equal.sv was successful.
# Compile of is_equal_tb.sv was successful.
# Compile of sign_extend.sv was successful.
# Compile of sign_extend_tb.sv was successful.
# Compile of shifter.sv was successful.
# Compile of shifter_tb.sv was successful.
# Compile of pipe_de.sv was successful.
# Compile of pipe_de_tb.sv was successful.
# 22 compiles, 0 failed with no errors.
run
restart
# Loading cpu-mips.pipe_de_tb
# Loading cpu-mips.pipe_de
# ** Warning: (vsim-3015) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(37): [PCDPC] - Port size (5) does not match connection size (32) for port 'RA2_D'. The port definition is at: /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/rtl/pipe_de.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /pipe_de_tb/DUT File: /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/rtl/pipe_de.sv
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: $stop    : /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(111)
#    Time: 130 ns  Iteration: 0  Instance: /pipe_de_tb
# Break in Module pipe_de_tb at /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv line 111
# Compile of pipe_de_tb.sv was successful.
run
restart
# Loading cpu-mips.pipe_de_tb
# ** Warning: (vsim-3015) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(37): [PCDPC] - Port size (5) does not match connection size (32) for port 'RA2_D'. The port definition is at: /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/rtl/pipe_de.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /pipe_de_tb/DUT File: /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/rtl/pipe_de.sv
# ** Warning: (vsim-PLI-3003) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(95): [TOFD] - System task or function '$srandom' is not defined.
#    Time: 0 ps  Iteration: 0  Region: /pipe_de_tb/#anonblk#190703298#93#4# File: /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Error (suppressible): (vsim-12023) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(95): Cannot execute undefined system task/function '$srandom'
# ** Error (suppressible): (vsim-12023) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(95): Cannot execute undefined system task/function '$srandom'
# ** Error (suppressible): (vsim-12023) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(95): Cannot execute undefined system task/function '$srandom'
# ** Error (suppressible): (vsim-12023) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(95): Cannot execute undefined system task/function '$srandom'
# ** Error (suppressible): (vsim-12023) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(95): Cannot execute undefined system task/function '$srandom'
# ** Error (suppressible): (vsim-12023) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(95): Cannot execute undefined system task/function '$srandom'
# ** Error (suppressible): (vsim-12023) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(95): Cannot execute undefined system task/function '$srandom'
# ** Error (suppressible): (vsim-12023) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(95): Cannot execute undefined system task/function '$srandom'
# ** Error (suppressible): (vsim-12023) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(95): Cannot execute undefined system task/function '$srandom'
# ** Error (suppressible): (vsim-12023) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(95): Cannot execute undefined system task/function '$srandom'
# ** Note: $stop    : /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(112)
#    Time: 130 ns  Iteration: 0  Instance: /pipe_de_tb
# Break in Module pipe_de_tb at /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv line 112
restart
# ** Warning: (vsim-3015) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(37): [PCDPC] - Port size (5) does not match connection size (32) for port 'RA2_D'. The port definition is at: /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/rtl/pipe_de.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /pipe_de_tb/DUT File: /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/rtl/pipe_de.sv
# ** Warning: (vsim-PLI-3003) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(95): [TOFD] - System task or function '$srandom' is not defined.
#    Time: 0 ps  Iteration: 0  Region: /pipe_de_tb/#anonblk#190703298#93#4# File: /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Error (suppressible): (vsim-12023) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(95): Cannot execute undefined system task/function '$srandom'
# ** Error (suppressible): (vsim-12023) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(95): Cannot execute undefined system task/function '$srandom'
# ** Error (suppressible): (vsim-12023) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(95): Cannot execute undefined system task/function '$srandom'
# ** Error (suppressible): (vsim-12023) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(95): Cannot execute undefined system task/function '$srandom'
# ** Error (suppressible): (vsim-12023) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(95): Cannot execute undefined system task/function '$srandom'
# ** Error (suppressible): (vsim-12023) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(95): Cannot execute undefined system task/function '$srandom'
# ** Error (suppressible): (vsim-12023) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(95): Cannot execute undefined system task/function '$srandom'
# ** Error (suppressible): (vsim-12023) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(95): Cannot execute undefined system task/function '$srandom'
# ** Error (suppressible): (vsim-12023) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(95): Cannot execute undefined system task/function '$srandom'
# ** Error (suppressible): (vsim-12023) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(95): Cannot execute undefined system task/function '$srandom'
# ** Note: $stop    : /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(112)
#    Time: 130 ns  Iteration: 0  Instance: /pipe_de_tb
# Break in Module pipe_de_tb at /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv line 112
# Compile of pipe_de_tb.sv was successful.
restart
# Loading cpu-mips.pipe_de_tb
# ** Warning: (vsim-3015) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(37): [PCDPC] - Port size (5) does not match connection size (32) for port 'RA2_D'. The port definition is at: /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/rtl/pipe_de.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /pipe_de_tb/DUT File: /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/rtl/pipe_de.sv
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: $stop    : /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(112)
#    Time: 130 ns  Iteration: 0  Instance: /pipe_de_tb
# Break in Module pipe_de_tb at /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv line 112
# Compile of instruction_rom.sv was successful.
# Compile of instruction_rom_tb.sv was successful.
# Compile of reg_bank.sv was successful.
# Compile of reg_bank_tb.sv was successful.
# Compile of reg_en.sv was successful.
# Compile of reg_en_tb.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# Compile of mux_2x1.sv was successful.
# Compile of mux_2x1_tb.sv was successful.
# Compile of pipe_wf.sv was successful.
# Compile of pipe_wf_tb.sv was successful.
# Compile of pipe_fd.sv was successful.
# Compile of pipe_fd_tb.sv was successful.
# Compile of is_equal.sv was successful.
# Compile of is_equal_tb.sv was successful.
# Compile of sign_extend.sv was successful.
# Compile of sign_extend_tb.sv was successful.
# Compile of shifter.sv was successful.
# Compile of shifter_tb.sv was successful.
# Compile of pipe_de.sv was successful.
# Compile of pipe_de_tb.sv was successful.
# Compile of pipe_em.sv failed with 1 errors.
# Compile of pipe_em_tb.sv failed with 12 errors.
# 24 compiles, 2 failed with 13 errors.
# Compile of pipe_em.sv was successful.
# Compile of pipe_em_tb.sv failed with 12 errors.
# 2 compiles, 1 failed with 12 errors.
# Compile of pipe_em_tb.sv was successful.
restart
vsim cpu-mips.pipe_em_tb
# End time: 02:33:55 on Oct 18,2018, Elapsed time: 1:02:55
# Errors: 20, Warnings: 29
# vsim cpu-mips.pipe_em_tb 
# Start time: 02:33:55 on Oct 18,2018
# Loading sv_std.std
# Loading cpu-mips.pipe_em_tb
# ** Error: (vsim-3033) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_em_tb.sv(23): Instantiation of 'pipe_em' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /pipe_em_tb File: /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_em_tb.sv
#         Searched libraries:
#             /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/simulation/cpu-mips
# Error loading design
# End time: 02:33:56 on Oct 18,2018, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# Compile of instruction_rom.sv was successful.
# Compile of instruction_rom_tb.sv was successful.
# Compile of reg_bank.sv was successful.
# Compile of reg_bank_tb.sv was successful.
# Compile of reg_en.sv was successful.
# Compile of reg_en_tb.sv was successful.
# Compile of adder.sv was successful.
# Compile of adder_tb.sv was successful.
# Compile of mux_2x1.sv was successful.
# Compile of mux_2x1_tb.sv was successful.
# Compile of pipe_wf.sv was successful.
# Compile of pipe_wf_tb.sv was successful.
# Compile of pipe_fd.sv was successful.
# Compile of pipe_fd_tb.sv was successful.
# Compile of is_equal.sv was successful.
# Compile of is_equal_tb.sv was successful.
# Compile of sign_extend.sv was successful.
# Compile of sign_extend_tb.sv was successful.
# Compile of shifter.sv was successful.
# Compile of shifter_tb.sv was successful.
# Compile of pipe_de.sv was successful.
# Compile of pipe_de_tb.sv was successful.
# Compile of pipe_em.sv was successful.
# Compile of pipe_em_tb.sv was successful.
# 24 compiles, 0 failed with no errors.
vsim cpu-mips.pipe_em_tb
# vsim cpu-mips.pipe_em_tb 
# Start time: 02:35:02 on Oct 18,2018
# Loading sv_std.std
# Loading cpu-mips.pipe_em_tb
# Loading cpu-mips.pipe_em
add wave -position end  sim:/pipe_em_tb/WIDTH
add wave -position end  sim:/pipe_em_tb/clk
add wave -position end  sim:/pipe_em_tb/clr
add wave -position end  sim:/pipe_em_tb/regwrite_e
add wave -position end  sim:/pipe_em_tb/memtoreg_e
add wave -position end  sim:/pipe_em_tb/memwrite_e
add wave -position end  sim:/pipe_em_tb/aluout_e
add wave -position end  sim:/pipe_em_tb/writedata_e
add wave -position end  sim:/pipe_em_tb/regwrite_m
add wave -position end  sim:/pipe_em_tb/memtoreg_m
add wave -position end  sim:/pipe_em_tb/memwrite_m
add wave -position end  sim:/pipe_em_tb/aluout_m
add wave -position end  sim:/pipe_em_tb/writedata_m
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: $stop    : /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_em_tb.sv(71)
#    Time: 130 ns  Iteration: 0  Instance: /pipe_em_tb
# Break in Module pipe_em_tb at /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_em_tb.sv line 71
restart
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: $stop    : /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_em_tb.sv(71)
#    Time: 130 ns  Iteration: 0  Instance: /pipe_em_tb
# Break in Module pipe_em_tb at /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_em_tb.sv line 71
# Compile of pipe_em_tb.sv was successful.
restart
# Loading cpu-mips.pipe_em_tb
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: $stop    : /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_em_tb.sv(71)
#    Time: 130 ns  Iteration: 0  Instance: /pipe_em_tb
# Break in Module pipe_em_tb at /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_em_tb.sv line 71
vsim cpu-mips.pipe_de_tb
# End time: 02:38:27 on Oct 18,2018, Elapsed time: 0:03:25
# Errors: 0, Warnings: 3
# vsim cpu-mips.pipe_de_tb 
# Start time: 02:38:27 on Oct 18,2018
# Loading sv_std.std
# Loading cpu-mips.pipe_de_tb
# Loading cpu-mips.pipe_de
# ** Warning: (vsim-3015) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(37): [PCDPC] - Port size (5) does not match connection size (32) for port 'RA2_D'. The port definition is at: /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/rtl/pipe_de.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /pipe_de_tb/DUT File: /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/rtl/pipe_de.sv
add wave -position end  sim:/pipe_de_tb/WIDTH
add wave -position end  sim:/pipe_de_tb/clk
add wave -position end  sim:/pipe_de_tb/clr
add wave -position end  sim:/pipe_de_tb/regwrite_d
add wave -position end  sim:/pipe_de_tb/memtoreg_d
add wave -position end  sim:/pipe_de_tb/memwrite_d
add wave -position end  sim:/pipe_de_tb/alucontrol_d
add wave -position end  sim:/pipe_de_tb/alusrc_d
add wave -position end  sim:/pipe_de_tb/regdst_d
add wave -position end  sim:/pipe_de_tb/rd1_d
add wave -position end  sim:/pipe_de_tb/rd2_d
add wave -position end  sim:/pipe_de_tb/ra1_d
add wave -position end  sim:/pipe_de_tb/ra2_d
add wave -position end  sim:/pipe_de_tb/rs_d
add wave -position end  sim:/pipe_de_tb/signimm_d
add wave -position end  sim:/pipe_de_tb/regwrite_e
add wave -position end  sim:/pipe_de_tb/memtoreg_e
add wave -position end  sim:/pipe_de_tb/memwrite_e
add wave -position end  sim:/pipe_de_tb/alucontrol_e
add wave -position end  sim:/pipe_de_tb/alusrc_e
add wave -position end  sim:/pipe_de_tb/regdst_e
add wave -position end  sim:/pipe_de_tb/rd1_e
add wave -position end  sim:/pipe_de_tb/rd2_e
add wave -position end  sim:/pipe_de_tb/ra1_e
add wave -position end  sim:/pipe_de_tb/ra2_e
add wave -position end  sim:/pipe_de_tb/rs_e
add wave -position end  sim:/pipe_de_tb/signimm_e
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: $stop    : /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(111)
#    Time: 130 ns  Iteration: 0  Instance: /pipe_de_tb
# Break in Module pipe_de_tb at /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv line 111
# Compile of pipe_wf.sv was successful.
# Compile of pipe_de.sv was successful.
# Compile of pipe_em.sv was successful.
# 3 compiles, 0 failed with no errors.
restart
# Loading cpu-mips.pipe_de
# ** Warning: (vsim-3015) /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(37): [PCDPC] - Port size (5) does not match connection size (32) for port 'RA2_D'. The port definition is at: /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/rtl/pipe_de.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /pipe_de_tb/DUT File: /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/rtl/pipe_de.sv
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: $stop    : /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(111)
#    Time: 130 ns  Iteration: 0  Instance: /pipe_de_tb
# Break in Module pipe_de_tb at /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv line 111
# Compile of pipe_de_tb.sv was successful.
restart
# Loading cpu-mips.pipe_de_tb
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: $stop    : /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(111)
#    Time: 130 ns  Iteration: 0  Instance: /pipe_de_tb
# Break in Module pipe_de_tb at /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv line 111
# Compile of pipe_de_tb.sv was successful.
restart
# Loading cpu-mips.pipe_de_tb
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: $stop    : /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(111)
#    Time: 130 ns  Iteration: 0  Instance: /pipe_de_tb
# Break in Module pipe_de_tb at /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv line 111
# Compile of pipe_de_tb.sv was successful.
restart
# Loading cpu-mips.pipe_de_tb
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: $stop    : /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv(112)
#    Time: 135 ns  Iteration: 0  Instance: /pipe_de_tb
# Break in Module pipe_de_tb at /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_de_tb.sv line 112
vsim cpu-mips.pipe_em_tb
# End time: 02:50:45 on Oct 18,2018, Elapsed time: 0:12:18
# Errors: 0, Warnings: 7
# vsim cpu-mips.pipe_em_tb 
# Start time: 02:50:45 on Oct 18,2018
# Loading sv_std.std
# Loading cpu-mips.pipe_em_tb
# Loading cpu-mips.pipe_em
add wave -position end  sim:/pipe_em_tb/WIDTH
add wave -position end  sim:/pipe_em_tb/clk
add wave -position end  sim:/pipe_em_tb/clr
add wave -position end  sim:/pipe_em_tb/regwrite_e
add wave -position end  sim:/pipe_em_tb/memtoreg_e
add wave -position end  sim:/pipe_em_tb/memwrite_e
add wave -position end  sim:/pipe_em_tb/aluout_e
add wave -position end  sim:/pipe_em_tb/writedata_e
add wave -position end  sim:/pipe_em_tb/regwrite_m
add wave -position end  sim:/pipe_em_tb/memtoreg_m
add wave -position end  sim:/pipe_em_tb/memwrite_m
add wave -position end  sim:/pipe_em_tb/aluout_m
add wave -position end  sim:/pipe_em_tb/writedata_m
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: $stop    : /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_em_tb.sv(71)
#    Time: 130 ns  Iteration: 0  Instance: /pipe_em_tb
# Break in Module pipe_em_tb at /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_em_tb.sv line 71
# Compile of pipe_wf_tb.sv was successful.
# Compile of pipe_fd_tb.sv was successful.
# Compile of pipe_em_tb.sv was successful.
# Compile of pipe_mw.sv was successful.
# Compile of pipe_mw_tb.sv was successful.
# 5 compiles, 0 failed with no errors.
vsim cpu-mips.pipe_mw_tb
# End time: 03:11:21 on Oct 18,2018, Elapsed time: 0:20:36
# Errors: 0, Warnings: 1
# vsim cpu-mips.pipe_mw_tb 
# Start time: 03:11:21 on Oct 18,2018
# Loading sv_std.std
# Loading cpu-mips.pipe_mw_tb
# Loading cpu-mips.pipe_mw
add wave -position end  sim:/pipe_mw_tb/WIDTH
add wave -position end  sim:/pipe_mw_tb/clk
add wave -position end  sim:/pipe_mw_tb/clr
add wave -position end  sim:/pipe_mw_tb/regwrite_m
add wave -position end  sim:/pipe_mw_tb/memtoreg_m
add wave -position end  sim:/pipe_mw_tb/memrd_m
add wave -position end  sim:/pipe_mw_tb/aluout_m
add wave -position end  sim:/pipe_mw_tb/regwrite_w
add wave -position end  sim:/pipe_mw_tb/memtoreg_w
add wave -position end  sim:/pipe_mw_tb/memrd_w
add wave -position end  sim:/pipe_mw_tb/aluout_w
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: $stop    : /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_mw_tb.sv(64)
#    Time: 135 ns  Iteration: 0  Instance: /pipe_mw_tb
# Break in Module pipe_mw_tb at /home/ochesto/TEC/Arqui-II/Proyectos/CE-4302-proyecto-2/test/pipe_mw_tb.sv line 64
