ğŸŒŸ Verilog Odyssey â€“ Designing Tomorrowâ€™s Circuits
Hello, Iâ€™m Hodar Meet!Join me on my journey to master Verilog/SystemVerilog and conquer the VLSI world, one project at a time.


ğŸš€ Whatâ€™s This All About?
This repo is my sandbox for learning Verilog and SystemVerilog through hands-on projects. From basic gates to RTL designs, Iâ€™m building skills to break into VLSI.
What Youâ€™ll Find:  

Clean, beginner-friendly projects with testbenches  
A clear path from logic gates to advanced designs  
My stepping stones to a VLSI career


ğŸ› ï¸ Project Snapshot



Project
Focus
Status



Half Adder
Logic gate basics
âœ… Done


Full Adder
Combinational design
âœ… Done


4:1 Multiplexer
Data selection
âœ… Done


1:4 Demultiplexer
Signal distribution
âœ… Done


D Flip-Flop
Sequential circuits
ğŸ› ï¸ In Progress


Traffic Light FSM
State machines
ğŸ“… Planned


Up Next: Encoders, Counters, and SPI Protocol  

âš™ï¸ My Toolkit

Icarus Verilog: For smooth simulations  
GTKWave: To visualize my waveforms  
VS Code: Where I bring my code to life


ğŸ“© Connect With Me!
Love VLSI? Got ideas or want to collab? Reach outâ€”Iâ€™d love to chat!  

  
    
  


ğŸ“§ Email me: hodarmeet99010@gmail.com  
Drop a message, and letâ€™s geek out over digital design!  

Letâ€™s build the future, one Verilog module at a time!
