Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot comprehensive_testbench_v2_behav xil_defaultlib.comprehensive_testbench_v2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_receiver
Compiling module xil_defaultlib.parse
Compiling module xil_defaultlib.rgb2gray
Compiling module xil_defaultlib.MultiPortRAM
Compiling module xil_defaultlib.sobel(BAUD_VAL=2)
Compiling module xil_defaultlib.uart_transmitter(BAUD_VAL=2)
Compiling module xil_defaultlib.new_top(BAUD_VAL=2)
Compiling module xil_defaultlib.comprehensive_testbench_v2
Compiling module xil_defaultlib.glbl
Built simulation snapshot comprehensive_testbench_v2_behav
