

================================================================
== Vitis HLS Report for 'conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3'
================================================================
* Date:           Tue Oct 31 13:43:47 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   194214|   194214|  1.942 ms|  1.942 ms|  194214|  194214|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3  |   194212|   194212|        26|         21|          1|  9248|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 21, depth = 27


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 1
  Pipeline-0 : II = 21, D = 27, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tx = alloca i32 1"   --->   Operation 29 'alloca' 'tx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%ty = alloca i32 1"   --->   Operation 30 'alloca' 'ty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten42 = alloca i32 1"   --->   Operation 31 'alloca' 'indvar_flatten42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%nout = alloca i32 1"   --->   Operation 32 'alloca' 'nout' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten80 = alloca i32 1"   --->   Operation 33 'alloca' 'indvar_flatten80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap"   --->   Operation 34 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_5_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %tmp_5"   --->   Operation 35 'read' 'tmp_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%ti_cast14_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %ti_cast14"   --->   Operation 36 'read' 'ti_cast14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln30_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln30"   --->   Operation 37 'read' 'sext_ln30_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%select_ln30_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %select_ln30_1"   --->   Operation 38 'read' 'select_ln30_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%ti_cast14_cast = zext i4 %ti_cast14_read"   --->   Operation 39 'zext' 'ti_cast14_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln30_cast = sext i62 %sext_ln30_read"   --->   Operation 40 'sext' 'sext_ln30_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_15, i32 0, i32 0, void @empty_12, i32 0, i32 512, void @empty_20, void @empty_21, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten80"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %nout"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 44 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten42"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 45 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %ty"   --->   Operation 45 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %tx"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.i"   --->   Operation 47 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.33>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%ty_2 = load i5 %ty" [src/conv2.cpp:137->src/conv2.cpp:79]   --->   Operation 48 'load' 'ty_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%indvar_flatten80_load = load i14 %indvar_flatten80" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 49 'load' 'indvar_flatten80_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i5 %ty_2" [src/conv2.cpp:137->src/conv2.cpp:79]   --->   Operation 50 'zext' 'zext_ln137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.76ns)   --->   "%empty = add i8 %zext_ln137, i8 %select_ln30_1_read" [src/conv2.cpp:137->src/conv2.cpp:79]   --->   Operation 51 'add' 'empty' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %empty, i10 0" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 52 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i18 %shl_ln" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 53 'zext' 'zext_ln140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%shl_ln140_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %empty, i2 0" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 54 'bitconcatenate' 'shl_ln140_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln140_1 = zext i10 %shl_ln140_1" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 55 'zext' 'zext_ln140_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.87ns)   --->   "%sub_ln140 = sub i19 %zext_ln140, i19 %zext_ln140_1" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 56 'sub' 'sub_ln140' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 57 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.83ns)   --->   "%icmp_ln136 = icmp_eq  i14 %indvar_flatten80_load, i14 9248" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 58 'icmp' 'icmp_ln136' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.83ns)   --->   "%add_ln136_2 = add i14 %indvar_flatten80_load, i14 1" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 59 'add' 'add_ln136_2' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %icmp_ln136, void %for.inc44.i, void %memset.loop.i26.preheader.exitStub" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 60 'br' 'br_ln136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tx_load = load i5 %tx" [src/conv2.cpp:138->src/conv2.cpp:79]   --->   Operation 61 'load' 'tx_load' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%indvar_flatten42_load = load i10 %indvar_flatten42" [src/conv2.cpp:137->src/conv2.cpp:79]   --->   Operation 62 'load' 'indvar_flatten42_load' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%nout_load = load i6 %nout" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 63 'load' 'nout_load' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.78ns)   --->   "%add_ln136 = add i6 %nout_load, i6 1" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 64 'add' 'add_ln136' <Predicate = (!icmp_ln136)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.78ns)   --->   "%icmp_ln137 = icmp_eq  i10 %indvar_flatten42_load, i10 289" [src/conv2.cpp:137->src/conv2.cpp:79]   --->   Operation 65 'icmp' 'icmp_ln137' <Predicate = (!icmp_ln136)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.41ns)   --->   "%select_ln136 = select i1 %icmp_ln137, i5 0, i5 %ty_2" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 66 'select' 'select_ln136' <Predicate = (!icmp_ln136)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.38ns)   --->   "%select_ln136_1 = select i1 %icmp_ln137, i6 %add_ln136, i6 %nout_load" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 67 'select' 'select_ln136_1' <Predicate = (!icmp_ln136)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln140_2 = zext i6 %select_ln136_1" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 68 'zext' 'zext_ln140_2' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln136_1, i4 0" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 69 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln140_9 = zext i10 %tmp_6" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 70 'zext' 'zext_ln140_9' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln140_5 = add i11 %zext_ln140_9, i11 %zext_ln140_2" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 71 'add' 'add_ln140_5' <Predicate = (!icmp_ln136)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i6 %select_ln136_1" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 72 'zext' 'zext_ln136' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (1.08ns)   --->   "%add_ln136_1 = add i63 %zext_ln136, i63 %sext_ln30_cast" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 73 'add' 'add_ln136_1' <Predicate = (!icmp_ln136)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln136 = sext i63 %add_ln136_1" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 74 'sext' 'sext_ln136' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln136" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 75 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln136_1 = zext i6 %select_ln136_1" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 76 'zext' 'zext_ln136_1' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (2.49ns)   --->   "%mul_ln136 = mul i24 %zext_ln136_1, i24 260100" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 77 'mul' 'mul_ln136' <Predicate = (!icmp_ln136)> <Delay = 2.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln136_2 = zext i24 %mul_ln136" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 78 'zext' 'zext_ln136_2' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%shl_ln140_mid = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %select_ln30_1_read, i10 0" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 79 'bitconcatenate' 'shl_ln140_mid' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln140_3 = zext i18 %shl_ln140_mid" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 80 'zext' 'zext_ln140_3' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%shl_ln140_1_mid = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %select_ln30_1_read, i2 0" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 81 'bitconcatenate' 'shl_ln140_1_mid' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln140_5 = zext i10 %shl_ln140_1_mid" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 82 'zext' 'zext_ln140_5' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.87ns)   --->   "%sub_ln140_1 = sub i19 %zext_ln140_3, i19 %zext_ln140_5" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 83 'sub' 'sub_ln140_1' <Predicate = (!icmp_ln136)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node add_ln140_4)   --->   "%select_ln136_2 = select i1 %icmp_ln137, i19 %sub_ln140_1, i19 %sub_ln140" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 84 'select' 'select_ln136_2' <Predicate = (!icmp_ln136)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln136)   --->   "%xor_ln136 = xor i1 %icmp_ln137, i1 1" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 85 'xor' 'xor_ln136' <Predicate = (!icmp_ln136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.78ns)   --->   "%icmp_ln138 = icmp_eq  i5 %tx_load, i5 17" [src/conv2.cpp:138->src/conv2.cpp:79]   --->   Operation 86 'icmp' 'icmp_ln138' <Predicate = (!icmp_ln136)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln136 = and i1 %icmp_ln138, i1 %xor_ln136" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 87 'and' 'and_ln136' <Predicate = (!icmp_ln136)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.78ns)   --->   "%add_ln137 = add i5 %select_ln136, i5 1" [src/conv2.cpp:137->src/conv2.cpp:79]   --->   Operation 88 'add' 'add_ln137' <Predicate = (!icmp_ln136)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln137)   --->   "%or_ln137 = or i1 %and_ln136, i1 %icmp_ln137" [src/conv2.cpp:137->src/conv2.cpp:79]   --->   Operation 89 'or' 'or_ln137' <Predicate = (!icmp_ln136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln137 = select i1 %or_ln137, i5 0, i5 %tx_load" [src/conv2.cpp:137->src/conv2.cpp:79]   --->   Operation 90 'select' 'select_ln137' <Predicate = (!icmp_ln136)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.41ns)   --->   "%select_ln137_1 = select i1 %and_ln136, i5 %add_ln137, i5 %select_ln136" [src/conv2.cpp:137->src/conv2.cpp:79]   --->   Operation 91 'select' 'select_ln137_1' <Predicate = (!icmp_ln136)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln140_10 = zext i5 %select_ln137_1" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 92 'zext' 'zext_ln140_10' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%add_ln140_6 = add i11 %add_ln140_5, i11 %zext_ln140_10" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 93 'add' 'add_ln140_6' <Predicate = (!icmp_ln136)> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln140_11 = zext i11 %add_ln140_6" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 94 'zext' 'zext_ln140_11' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln140 = trunc i11 %add_ln140_6" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 95 'trunc' 'trunc_ln140' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %trunc_ln140, i4 0" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 96 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln140_7 = add i14 %p_shl1, i14 %zext_ln140_11" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 97 'add' 'add_ln140_7' <Predicate = (!icmp_ln136)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln137_1 = zext i5 %add_ln137" [src/conv2.cpp:137->src/conv2.cpp:79]   --->   Operation 98 'zext' 'zext_ln137_1' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.76ns)   --->   "%p_mid140 = add i8 %zext_ln137_1, i8 %select_ln30_1_read" [src/conv2.cpp:137->src/conv2.cpp:79]   --->   Operation 99 'add' 'p_mid140' <Predicate = (!icmp_ln136)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%shl_ln140_mid1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %p_mid140, i10 0" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 100 'bitconcatenate' 'shl_ln140_mid1' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln140_7 = zext i18 %shl_ln140_mid1" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 101 'zext' 'zext_ln140_7' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%shl_ln140_1_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_mid140, i2 0" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 102 'bitconcatenate' 'shl_ln140_1_mid1' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln140_8 = zext i10 %shl_ln140_1_mid1" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 103 'zext' 'zext_ln140_8' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.87ns)   --->   "%sub_ln140_2 = sub i19 %zext_ln140_7, i19 %zext_ln140_8" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 104 'sub' 'sub_ln140_2' <Predicate = (!icmp_ln136)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node add_ln140_4)   --->   "%select_ln137_2 = select i1 %and_ln136, i19 %sub_ln140_2, i19 %select_ln136_2" [src/conv2.cpp:137->src/conv2.cpp:79]   --->   Operation 105 'select' 'select_ln137_2' <Predicate = (!icmp_ln136)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln140_12 = zext i5 %select_ln137" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 106 'zext' 'zext_ln140_12' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln140_8 = add i14 %add_ln140_7, i14 %zext_ln140_12" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 107 'add' 'add_ln140_8' <Predicate = (!icmp_ln136)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln140_13 = zext i14 %add_ln140_8" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 108 'zext' 'zext_ln140_13' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%output_fm_buffer_addr = getelementptr i32 %output_fm_buffer, i64 0, i64 %zext_ln140_13" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 109 'getelementptr' 'output_fm_buffer_addr' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 110 [2/2] (1.23ns)   --->   "%output_fm_buffer_load = load i14 %output_fm_buffer_addr" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 110 'load' 'output_fm_buffer_load' <Predicate = (!icmp_ln136)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9248> <RAM>
ST_2 : Operation 111 [1/1] (0.78ns)   --->   "%add_ln140 = add i5 %ti_cast14_cast, i5 %select_ln137" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 111 'add' 'add_ln140' <Predicate = (!icmp_ln136)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln140_4 = zext i5 %add_ln140" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 112 'zext' 'zext_ln140_4' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.76ns)   --->   "%add_ln140_1 = add i8 %zext_ln140_4, i8 %tmp_5_read" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 113 'add' 'add_ln140_1' <Predicate = (!icmp_ln136)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node add_ln140_4)   --->   "%shl_ln140_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln140_1, i2 0" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 114 'bitconcatenate' 'shl_ln140_2' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node add_ln140_4)   --->   "%zext_ln140_6 = zext i10 %shl_ln140_2" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 115 'zext' 'zext_ln140_6' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln140_2 = add i64 %zext_ln136_2, i64 %output_ftmap_read" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 116 'add' 'add_ln140_2' <Predicate = (!icmp_ln136)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 117 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln140_4 = add i19 %select_ln137_2, i19 %zext_ln140_6" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 117 'add' 'add_ln140_4' <Predicate = (!icmp_ln136)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln140_1 = sext i19 %add_ln140_4" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 118 'sext' 'sext_ln140_1' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln140_3 = add i64 %sext_ln140_1, i64 %add_ln140_2" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 119 'add' 'add_ln140_3' <Predicate = (!icmp_ln136)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln140_3, i32 2, i32 63" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 120 'partselect' 'trunc_ln6' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln140 = sext i62 %trunc_ln6" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 121 'sext' 'sext_ln140' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%gmem_addr_13 = getelementptr i32 %gmem, i64 %sext_ln140" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 122 'getelementptr' 'gmem_addr_13' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.78ns)   --->   "%add_ln137_1 = add i10 %indvar_flatten42_load, i10 1" [src/conv2.cpp:137->src/conv2.cpp:79]   --->   Operation 123 'add' 'add_ln137_1' <Predicate = (!icmp_ln136)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.40ns)   --->   "%select_ln137_3 = select i1 %icmp_ln137, i10 1, i10 %add_ln137_1" [src/conv2.cpp:137->src/conv2.cpp:79]   --->   Operation 124 'select' 'select_ln137_3' <Predicate = (!icmp_ln136)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.42ns)   --->   "%store_ln138 = store i14 %add_ln136_2, i14 %indvar_flatten80" [src/conv2.cpp:138->src/conv2.cpp:79]   --->   Operation 125 'store' 'store_ln138' <Predicate = (!icmp_ln136)> <Delay = 0.42>
ST_2 : Operation 126 [1/1] (0.42ns)   --->   "%store_ln138 = store i6 %select_ln136_1, i6 %nout" [src/conv2.cpp:138->src/conv2.cpp:79]   --->   Operation 126 'store' 'store_ln138' <Predicate = (!icmp_ln136)> <Delay = 0.42>
ST_2 : Operation 127 [1/1] (0.42ns)   --->   "%store_ln138 = store i10 %select_ln137_3, i10 %indvar_flatten42" [src/conv2.cpp:138->src/conv2.cpp:79]   --->   Operation 127 'store' 'store_ln138' <Predicate = (!icmp_ln136)> <Delay = 0.42>
ST_2 : Operation 128 [1/1] (0.42ns)   --->   "%store_ln138 = store i5 %select_ln137_1, i5 %ty" [src/conv2.cpp:138->src/conv2.cpp:79]   --->   Operation 128 'store' 'store_ln138' <Predicate = (!icmp_ln136)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 129 [8/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 129 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln136)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 130 [1/2] (1.23ns)   --->   "%output_fm_buffer_load = load i14 %output_fm_buffer_addr" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 130 'load' 'output_fm_buffer_load' <Predicate = (!icmp_ln136)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9248> <RAM>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 131 [7/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 131 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln136)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 132 [6/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 132 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln136)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 133 [5/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 133 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln136)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 184 'ret' 'ret_ln0' <Predicate = (icmp_ln136)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 134 [4/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 134 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln136)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 135 [8/8] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 135 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln136)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 136 [3/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 136 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln136)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 137 [7/8] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 137 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln136)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 138 [2/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 138 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln136)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 139 [6/8] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 139 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln136)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 140 [1/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 140 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln136)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 141 [5/8] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 141 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln136)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 142 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 142 'read' 'gmem_addr_read' <Predicate = (!icmp_ln136)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 143 [4/8] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 143 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln136)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 144 [1/1] (0.00ns)   --->   "%bitcast_ln136 = bitcast i32 %gmem_addr_read" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 144 'bitcast' 'bitcast_ln136' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_12 : [1/1] (1.31ns)   --->   Input mux for Operation 145 '%add_i = fadd i32 %output_fm_buffer_load, i32 %bitcast_ln136'
ST_12 : Operation 145 [4/4] (5.11ns)   --->   "%add_i = fadd i32 %output_fm_buffer_load, i32 %bitcast_ln136" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 145 'fadd' 'add_i' <Predicate = (!icmp_ln136)> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 146 [3/8] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 146 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln136)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 147 [3/4] (6.43ns)   --->   "%add_i = fadd i32 %output_fm_buffer_load, i32 %bitcast_ln136" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 147 'fadd' 'add_i' <Predicate = (!icmp_ln136)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 148 [2/8] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 148 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln136)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 149 [2/4] (6.43ns)   --->   "%add_i = fadd i32 %output_fm_buffer_load, i32 %bitcast_ln136" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 149 'fadd' 'add_i' <Predicate = (!icmp_ln136)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 150 [1/8] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 150 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln136)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 151 [1/4] (6.43ns)   --->   "%add_i = fadd i32 %output_fm_buffer_load, i32 %bitcast_ln136" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 151 'fadd' 'add_i' <Predicate = (!icmp_ln136)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 152 [1/1] (7.30ns)   --->   "%gmem_addr_13_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_13" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 152 'read' 'gmem_addr_13_read' <Predicate = (!icmp_ln136)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 153 [1/1] (0.00ns)   --->   "%bitcast_ln140 = bitcast i32 %gmem_addr_13_read" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 153 'bitcast' 'bitcast_ln140' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_16 : [1/1] (1.31ns)   --->   Input mux for Operation 154 '%add23_i = fadd i32 %bitcast_ln140, i32 %add_i'
ST_16 : Operation 154 [4/4] (5.11ns)   --->   "%add23_i = fadd i32 %bitcast_ln140, i32 %add_i" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 154 'fadd' 'add23_i' <Predicate = (!icmp_ln136)> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.43>
ST_17 : Operation 155 [3/4] (6.43ns)   --->   "%add23_i = fadd i32 %bitcast_ln140, i32 %add_i" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 155 'fadd' 'add23_i' <Predicate = (!icmp_ln136)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.43>
ST_18 : Operation 156 [2/4] (6.43ns)   --->   "%add23_i = fadd i32 %bitcast_ln140, i32 %add_i" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 156 'fadd' 'add23_i' <Predicate = (!icmp_ln136)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.43>
ST_19 : Operation 157 [1/4] (6.43ns)   --->   "%add23_i = fadd i32 %bitcast_ln140, i32 %add_i" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 157 'fadd' 'add23_i' <Predicate = (!icmp_ln136)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.78>
ST_20 : [1/1] (0.42ns)   --->   Input mux for Operation 158 '%tmp_4 = fcmp_olt  i32 %add23_i, i32 0'
ST_20 : Operation 158 [2/2] (2.35ns)   --->   "%tmp_4 = fcmp_olt  i32 %add23_i, i32 0" [src/conv2.cpp:141->src/conv2.cpp:79]   --->   Operation 158 'fcmp' 'tmp_4' <Predicate = (!icmp_ln136)> <Delay = 2.35> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 159 [1/1] (0.00ns)   --->   "%bitcast_ln140_1 = bitcast i32 %add23_i" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 159 'bitcast' 'bitcast_ln140_1' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_21 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln140_1, i32 23, i32 30" [src/conv2.cpp:141->src/conv2.cpp:79]   --->   Operation 160 'partselect' 'tmp_3' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_21 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln141 = trunc i32 %bitcast_ln140_1" [src/conv2.cpp:141->src/conv2.cpp:79]   --->   Operation 161 'trunc' 'trunc_ln141' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_21 : Operation 162 [1/1] (0.76ns)   --->   "%icmp_ln141 = icmp_ne  i8 %tmp_3, i8 255" [src/conv2.cpp:141->src/conv2.cpp:79]   --->   Operation 162 'icmp' 'icmp_ln141' <Predicate = (!icmp_ln136)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 163 [1/1] (0.92ns)   --->   "%icmp_ln141_1 = icmp_eq  i23 %trunc_ln141, i23 0" [src/conv2.cpp:141->src/conv2.cpp:79]   --->   Operation 163 'icmp' 'icmp_ln141_1' <Predicate = (!icmp_ln136)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node select_ln141)   --->   "%or_ln141 = or i1 %icmp_ln141_1, i1 %icmp_ln141" [src/conv2.cpp:141->src/conv2.cpp:79]   --->   Operation 164 'or' 'or_ln141' <Predicate = (!icmp_ln136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 165 [1/2] (2.78ns)   --->   "%tmp_4 = fcmp_olt  i32 %add23_i, i32 0" [src/conv2.cpp:141->src/conv2.cpp:79]   --->   Operation 165 'fcmp' 'tmp_4' <Predicate = (!icmp_ln136)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln141)   --->   "%and_ln141 = and i1 %or_ln141, i1 %tmp_4" [src/conv2.cpp:141->src/conv2.cpp:79]   --->   Operation 166 'and' 'and_ln141' <Predicate = (!icmp_ln136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 167 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln141 = select i1 %and_ln141, i32 0, i32 %bitcast_ln140_1" [src/conv2.cpp:141->src/conv2.cpp:79]   --->   Operation 167 'select' 'select_ln141' <Predicate = (!icmp_ln136)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 168 [1/1] (7.30ns)   --->   "%gmem_addr_13_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 168 'writereq' 'gmem_addr_13_req' <Predicate = (!icmp_ln136)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 169 [1/1] (7.30ns)   --->   "%write_ln140 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_13, i32 %select_ln141, i4 15" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 169 'write' 'write_ln140' <Predicate = (!icmp_ln136)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 170 [1/1] (0.78ns)   --->   "%add_ln138 = add i5 %select_ln137, i5 1" [src/conv2.cpp:138->src/conv2.cpp:79]   --->   Operation 170 'add' 'add_ln138' <Predicate = (!icmp_ln136)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 171 [1/1] (0.42ns)   --->   "%store_ln138 = store i5 %add_ln138, i5 %tx" [src/conv2.cpp:138->src/conv2.cpp:79]   --->   Operation 171 'store' 'store_ln138' <Predicate = (!icmp_ln136)> <Delay = 0.42>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 172 [5/5] (7.30ns)   --->   "%gmem_addr_13_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_13" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 172 'writeresp' 'gmem_addr_13_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 173 [4/5] (7.30ns)   --->   "%gmem_addr_13_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_13" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 173 'writeresp' 'gmem_addr_13_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 174 [3/5] (7.30ns)   --->   "%gmem_addr_13_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_13" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 174 'writeresp' 'gmem_addr_13_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 175 [2/5] (7.30ns)   --->   "%gmem_addr_13_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_13" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 175 'writeresp' 'gmem_addr_13_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 176 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3_str"   --->   Operation 176 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 177 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9248, i64 9248, i64 9248"   --->   Operation 177 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 178 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 178 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 179 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_137_2_VITIS_LOOP_138_3_str"   --->   Operation 179 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 180 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 180 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 181 [1/1] (0.00ns)   --->   "%specloopname_ln138 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [src/conv2.cpp:138->src/conv2.cpp:79]   --->   Operation 181 'specloopname' 'specloopname_ln138' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 182 [1/5] (7.30ns)   --->   "%gmem_addr_13_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_13" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 182 'writeresp' 'gmem_addr_13_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln138 = br void %for.body8.i" [src/conv2.cpp:138->src/conv2.cpp:79]   --->   Operation 183 'br' 'br_ln138' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten80') [12]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten80' [21]  (0.427 ns)

 <State 2>: 5.334ns
The critical path consists of the following:
	'load' operation ('indvar_flatten42_load', src/conv2.cpp:137->src/conv2.cpp:79) on local variable 'indvar_flatten42' [43]  (0.000 ns)
	'icmp' operation ('icmp_ln137', src/conv2.cpp:137->src/conv2.cpp:79) [48]  (0.787 ns)
	'select' operation ('select_ln136', src/conv2.cpp:136->src/conv2.cpp:79) [49]  (0.414 ns)
	'add' operation ('add_ln137', src/conv2.cpp:137->src/conv2.cpp:79) [75]  (0.789 ns)
	'select' operation ('select_ln137_1', src/conv2.cpp:137->src/conv2.cpp:79) [79]  (0.414 ns)
	'add' operation ('add_ln140_6', src/conv2.cpp:140->src/conv2.cpp:79) [81]  (0.914 ns)
	'add' operation ('add_ln140_7', src/conv2.cpp:140->src/conv2.cpp:79) [85]  (0.000 ns)
	'add' operation ('add_ln140_8', src/conv2.cpp:140->src/conv2.cpp:79) [96]  (0.778 ns)
	'getelementptr' operation ('output_fm_buffer_addr', src/conv2.cpp:140->src/conv2.cpp:79) [98]  (0.000 ns)
	'load' operation ('output_fm_buffer_load', src/conv2.cpp:140->src/conv2.cpp:79) on array 'output_fm_buffer' [100]  (1.237 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv2.cpp:136->src/conv2.cpp:79) on port 'gmem' (src/conv2.cpp:136->src/conv2.cpp:79) [59]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv2.cpp:136->src/conv2.cpp:79) on port 'gmem' (src/conv2.cpp:136->src/conv2.cpp:79) [59]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv2.cpp:136->src/conv2.cpp:79) on port 'gmem' (src/conv2.cpp:136->src/conv2.cpp:79) [59]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv2.cpp:136->src/conv2.cpp:79) on port 'gmem' (src/conv2.cpp:136->src/conv2.cpp:79) [59]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv2.cpp:136->src/conv2.cpp:79) on port 'gmem' (src/conv2.cpp:136->src/conv2.cpp:79) [59]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv2.cpp:136->src/conv2.cpp:79) on port 'gmem' (src/conv2.cpp:136->src/conv2.cpp:79) [59]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv2.cpp:136->src/conv2.cpp:79) on port 'gmem' (src/conv2.cpp:136->src/conv2.cpp:79) [59]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv2.cpp:136->src/conv2.cpp:79) on port 'gmem' (src/conv2.cpp:136->src/conv2.cpp:79) [59]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', src/conv2.cpp:136->src/conv2.cpp:79) on port 'gmem' (src/conv2.cpp:136->src/conv2.cpp:79) [60]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_10_req', src/conv2.cpp:140->src/conv2.cpp:79) on port 'gmem' (src/conv2.cpp:140->src/conv2.cpp:79) [114]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_10_req', src/conv2.cpp:140->src/conv2.cpp:79) on port 'gmem' (src/conv2.cpp:140->src/conv2.cpp:79) [114]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_10_req', src/conv2.cpp:140->src/conv2.cpp:79) on port 'gmem' (src/conv2.cpp:140->src/conv2.cpp:79) [114]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_13_read', src/conv2.cpp:140->src/conv2.cpp:79) on port 'gmem' (src/conv2.cpp:140->src/conv2.cpp:79) [115]  (7.300 ns)

 <State 16>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add23_i', src/conv2.cpp:140->src/conv2.cpp:79) [117]  (5.120 ns)

 <State 17>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add23_i', src/conv2.cpp:140->src/conv2.cpp:79) [117]  (6.437 ns)

 <State 18>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add23_i', src/conv2.cpp:140->src/conv2.cpp:79) [117]  (6.437 ns)

 <State 19>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add23_i', src/conv2.cpp:140->src/conv2.cpp:79) [117]  (6.437 ns)

 <State 20>: 2.782ns
The critical path consists of the following:
	multiplexor before operation 'fcmp' with delay (0.427 ns)
'fcmp' operation ('tmp_4', src/conv2.cpp:141->src/conv2.cpp:79) [124]  (2.355 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_addr_13_req', src/conv2.cpp:140->src/conv2.cpp:79) on port 'gmem' (src/conv2.cpp:140->src/conv2.cpp:79) [127]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln140', src/conv2.cpp:140->src/conv2.cpp:79) on port 'gmem' (src/conv2.cpp:140->src/conv2.cpp:79) [128]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_13_resp', src/conv2.cpp:140->src/conv2.cpp:79) on port 'gmem' (src/conv2.cpp:140->src/conv2.cpp:79) [129]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_13_resp', src/conv2.cpp:140->src/conv2.cpp:79) on port 'gmem' (src/conv2.cpp:140->src/conv2.cpp:79) [129]  (7.300 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_13_resp', src/conv2.cpp:140->src/conv2.cpp:79) on port 'gmem' (src/conv2.cpp:140->src/conv2.cpp:79) [129]  (7.300 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_13_resp', src/conv2.cpp:140->src/conv2.cpp:79) on port 'gmem' (src/conv2.cpp:140->src/conv2.cpp:79) [129]  (7.300 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_13_resp', src/conv2.cpp:140->src/conv2.cpp:79) on port 'gmem' (src/conv2.cpp:140->src/conv2.cpp:79) [129]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
