{\rtf1\ansi\deff0\deftab720{\fonttbl{\f0\fnil MS Sans Serif;}{\f1\fnil\fcharset2 Symbol;}{\f2\fswiss\fprq2 System;}{\f3\fnil Times New Roman;}{\f4\fswiss\fprq2 Arial;}}
{\colortbl\red0\green0\blue0;\red0\green0\blue128;\red255\green0\blue0;}
\deflang1031\pard\plain\f4\fs28\cf0 DAvE's Project Documentation
\par \plain\f4\fs22\cf0
\par \plain\f4\fs22\cf0 Project: \tab\tab\b tiaoshi.dav
\par 
\par \plain\f4\fs22\cf0 Controller: \tab\tab\b XC2267M-104F80
\par \plain\f4\fs22\cf0 Compiler: \tab\tab\b Keil
\par \plain\f4\fs22\cf0 Memory Model: \tab\b SMALL
\par 
\par \plain\f4\fs22\cf0 Date: \tab\tab\tab\b 2020/1/14 16:27:51
\par 
\par 
\par \plain\f4\fs22\cf2\b Please read this document carefully and note
\par \plain\f4\fs22\cf2\b the red-colored hints.
\par 
\par \plain\f4\fs22\cf2\b If you miss a file in the generated files list
\par \plain\f4\fs22\cf2\b maybe you have forgotten to select the
\par \plain\f4\fs22\cf2\b initialisation function of the related module.
\par 
\par \plain\f4\fs22\cf0 Generated Files:
\plain\f4\fs20\cf0\b
\par \tab\tab\tab MAIN.H
\par \tab\tab\tab MAIN.C
\par \tab\tab\tab SCS.H
\par \tab\tab\tab SCS.C
\par \tab\tab\tab XC22XXMREGS.H
\par \tab\tab\tab IO.H
\par \tab\tab\tab IO.C
\par \tab\tab\tab U0C0.H
\par \tab\tab\tab U0C0.C
\par \tab\tab\tab U0C1.H
\par \tab\tab\tab U0C1.C
\par \tab\tab\tab USIC0.H
\par \tab\tab\tab USIC0.C
\par \tab\tab\tab U1C0.H
\par \tab\tab\tab U1C0.C
\par \tab\tab\tab USIC1.H
\par \tab\tab\tab USIC1.C
\par \tab\tab\tab GPT1.H
\par \tab\tab\tab GPT1.C
\par \tab\tab\tab GPT2.H
\par \tab\tab\tab GPT2.C
\par \tab\tab\tab ADC0.H
\par \tab\tab\tab ADC0.C
\par \tab\tab\tab ADC1.H
\par \tab\tab\tab ADC1.C
\par \tab\tab\tab CAN.H
\par \tab\tab\tab CAN.C
\par 
\par 
\par \plain\f4\fs20\cf0
\par \plain\f4\fs28\cf0\ul Project Settings
\par
\par \plain\f4\fs24\cf0 Macros:\f4\fs20\cf0
\par \plain\f4\fs24\cf0 Functions:\f4\fs20\cf0
\par
\par \plain\f4\fs20\cf0 \tab Function:
\par \plain\f4\fs20\cf0\b \tab \tab void MAIN_vInit(void)\plain\f4\fs20\cf0
\par \tab Description:
\par \plain\f4\fs20\cf0\i
\tab \tab This function initializes the microcontroller.

\par \plain\f4\fs20\cf0 \tab Returnvalue:
\par \tab \tab \plain\f4\fs20\cf0\b None\plain\f4\fs20\cf0
\par \plain\f4\fs20\cf0 \tab Parameters:
\par \plain\f4\fs20\cf0\b 
\tab \tab None

\par
\par \plain\f4\fs20\cf0 \tab Function:
\par \plain\f4\fs20\cf0\b \tab \tab void MAIN_vUnlockProtecReg(void)\plain\f4\fs20\cf0
\par \tab Description:
\par \plain\f4\fs20\cf0\i
\tab \tab This function makes it possible to write one protected

\par \tab \tab register.

\par \plain\f4\fs20\cf0 \tab Returnvalue:
\par \tab \tab \plain\f4\fs20\cf0\b None\plain\f4\fs20\cf0
\par \plain\f4\fs20\cf0 \tab Parameters:
\par \plain\f4\fs20\cf0\b 
\tab \tab None

\par
\par \plain\f4\fs20\cf0 \tab Function:
\par \plain\f4\fs20\cf0\b \tab \tab void MAIN_vLockProtecReg(void)\plain\f4\fs20\cf0
\par \tab Description:
\par \plain\f4\fs20\cf0\i
\tab \tab This function makes it possible to lock one protected

\par \tab \tab register.

\par \plain\f4\fs20\cf0 \tab Returnvalue:
\par \tab \tab \plain\f4\fs20\cf0\b None\plain\f4\fs20\cf0
\par \plain\f4\fs20\cf0 \tab Parameters:
\par \plain\f4\fs20\cf0\b 
\tab \tab None

\par
\par \plain\f4\fs20\cf0 \tab Function:
\par \plain\f4\fs20\cf0\b \tab \tab void main(void)\plain\f4\fs20\cf0
\par \tab Description:
\par \plain\f4\fs20\cf0\i
\tab \tab This is the main function.

\par \plain\f4\fs20\cf0 \tab Returnvalue:
\par \tab \tab \plain\f4\fs20\cf0\b None\plain\f4\fs20\cf0
\par \plain\f4\fs20\cf0 \tab Parameters:
\par \plain\f4\fs20\cf0\b 
\tab \tab None

\par
\par \plain\f4\fs24\cf0 Initialization:
\par \plain\f4\fs20\cf0\b
\par
\tab Configuration of the System Clock:\par 
\tab - VCO clock used, input clock is connected\par 
\tab - input frequency is 8.00 MHz\par 
\tab - configured system frequency is 80.00 MHz\par 
\tab - system clock is 80.00MHz\par 
\par 

\par \plain\f4\fs20\cf0
\par \plain\f4\fs28\cf0\ul Project Settings
\par
\par \plain\f4\fs24\cf0 Macros:\f4\fs20\cf0
\par \plain\f4\fs24\cf0 Functions:\f4\fs20\cf0
\par
\par \plain\f4\fs20\cf0 \tab Function:
\par \plain\f4\fs20\cf0\b \tab \tab inline void SCS_EnableOscHiPrecCrystal(void)\plain\f4\fs20\cf0
\par \tab Description:
\par \plain\f4\fs20\cf0\i
\tab \tab This expert level function configures the high precision

\par \tab \tab oscillator for crystal mode.

\par \tab \tab Notes:

\par \tab \tab - The user is responsible for disabling the register

\par \tab \tab protection.

\par \plain\f4\fs20\cf0 \tab Returnvalue:
\par \tab \tab \plain\f4\fs20\cf0\b None\plain\f4\fs20\cf0
\par \plain\f4\fs20\cf0 \tab Parameters:
\par \plain\f4\fs20\cf0\b 
\tab \tab None

\par
\par \plain\f4\fs20\cf0 \tab Function:
\par \plain\f4\fs20\cf0\b \tab \tab inline void SCS_RestartVcoLockDetect(void)\plain\f4\fs20\cf0
\par \tab Description:
\par \plain\f4\fs20\cf0\i
\tab \tab This expert level function restarts the VCO lock detection.

\par \tab \tab Notes:

\par \tab \tab - The user is responsible for disabling the register

\par \tab \tab protection.

\par \plain\f4\fs20\cf0 \tab Returnvalue:
\par \tab \tab \plain\f4\fs20\cf0\b None\plain\f4\fs20\cf0
\par \plain\f4\fs20\cf0 \tab Parameters:
\par \plain\f4\fs20\cf0\b 
\tab \tab None

\par
\par \plain\f4\fs20\cf0 \tab Function:
\par \plain\f4\fs20\cf0\b \tab \tab inline void SCS_DisconnectVcoInput(void)\plain\f4\fs20\cf0
\par \tab Description:
\par \plain\f4\fs20\cf0\i
\tab \tab This expert level function disconnects VCO from its clock

\par \tab \tab input.

\par \tab \tab Notes:

\par \tab \tab - The user is responsible for disabling the register

\par \tab \tab protection.

\par \plain\f4\fs20\cf0 \tab Returnvalue:
\par \tab \tab \plain\f4\fs20\cf0\b None\plain\f4\fs20\cf0
\par \plain\f4\fs20\cf0 \tab Parameters:
\par \plain\f4\fs20\cf0\b 
\tab \tab None

\par
\par \plain\f4\fs20\cf0 \tab Function:
\par \plain\f4\fs20\cf0\b \tab \tab inline void SCS_ConnectVcoInput(void)\plain\f4\fs20\cf0
\par \tab Description:
\par \plain\f4\fs20\cf0\i
\tab \tab This expert level function connects VCO from its clock

\par \tab \tab input.

\par \tab \tab Notes:

\par \tab \tab - The user is responsible for disabling the register

\par \tab \tab protection.

\par \plain\f4\fs20\cf0 \tab Returnvalue:
\par \tab \tab \plain\f4\fs20\cf0\b None\plain\f4\fs20\cf0
\par \plain\f4\fs20\cf0 \tab Parameters:
\par \plain\f4\fs20\cf0\b 
\tab \tab None

\par
\par \plain\f4\fs20\cf0 \tab Function:
\par \plain\f4\fs20\cf0\b \tab \tab inline void SCS_SelectVcoBand(unsigned int VcoBand)\plain\f4\fs20\cf0
\par \tab Description:
\par \plain\f4\fs20\cf0\i
\tab \tab This expert level function sets the required VCO band.

\par \tab \tab Notes:

\par \tab \tab - The user is responsible for disabling the register

\par \tab \tab protection.

\par \plain\f4\fs20\cf0 \tab Returnvalue:
\par \tab \tab \plain\f4\fs20\cf0\b None\plain\f4\fs20\cf0
\par \plain\f4\fs20\cf0 \tab Parameters:
\par \plain\f4\fs20\cf0\b 
\tab \tab VcoBand: 0 or 1

\par
\par \plain\f4\fs20\cf0 \tab Function:
\par \plain\f4\fs20\cf0\b \tab \tab inline void SCS_StartTimer(unsigned int Cycles)\plain\f4\fs20\cf0
\par \tab Description:
\par \plain\f4\fs20\cf0\i
\tab \tab This expert level function starts timer T13 for counting

\par \tab \tab a certain number of clocks.

\par \tab \tab Notes:

\par \tab \tab - It is assumed that the timer is already initialized by

\par \tab \tab SCS_InitTimer.

\par \tab \tab - Cycles < 3 are set to 3 for hardware reasons.

\par \plain\f4\fs20\cf0 \tab Returnvalue:
\par \tab \tab \plain\f4\fs20\cf0\b None\plain\f4\fs20\cf0
\par \plain\f4\fs20\cf0 \tab Parameters:
\par \plain\f4\fs20\cf0\b 
\tab \tab Cycles: Number of T13 clocks to count, 0...65535

\par
\par \plain\f4\fs20\cf0 \tab Function:
\par \plain\f4\fs20\cf0\b \tab \tab inline void SCS_DelayByTimer(unsigned int Cycles)\plain\f4\fs20\cf0
\par \tab Description:
\par \plain\f4\fs20\cf0\i
\tab \tab This expert level function starts timer T13 and waits until

\par \tab \tab the specified number of clocks is counted.

\par \tab \tab Notes:

\par \tab \tab - It is assumed that the timer is already initialized by

\par \tab \tab SCS_InitTimer.

\par \tab \tab - Cycles < 3 are set to 3 for hardware reasons.

\par \plain\f4\fs20\cf0 \tab Returnvalue:
\par \tab \tab \plain\f4\fs20\cf0\b None\plain\f4\fs20\cf0
\par \plain\f4\fs20\cf0 \tab Parameters:
\par \plain\f4\fs20\cf0\b 
\tab \tab Cycles: Number of T13 clocks to count, 0...65535

\par
\par \plain\f4\fs20\cf0 \tab Function:
\par \plain\f4\fs20\cf0\b \tab \tab SCS_ErrorType SCS_RampUpPllInNormalMode (void)\plain\f4\fs20\cf0
\par \tab Description:
\par \plain\f4\fs20\cf0\i
\tab \tab This private function performs a ramp-up of the PLL in

\par \tab \tab Normal Operation Mode.

\par \tab \tab Notes:

\par \tab \tab - The user is responsible for disabling the register

\par \tab \tab protection.

\par \plain\f4\fs20\cf0 \tab Returnvalue:
\par \tab \tab \plain\f4\fs20\cf0\b Error code\plain\f4\fs20\cf0
\par \plain\f4\fs20\cf0 \tab Parameters:
\par \plain\f4\fs20\cf0\b 
\tab \tab None

\par
\par \plain\f4\fs20\cf0 \tab Function:
\par \plain\f4\fs20\cf0\b \tab \tab SCS_ErrorType SCS_GoFromBaseToNormalMode (void)\plain\f4\fs20\cf0
\par \tab Description:
\par \plain\f4\fs20\cf0\i
\tab \tab This use case function performs a transition from Base Mode

\par \tab \tab to Normal Operation Mode.

\par \tab \tab Notes:

\par \tab \tab - The user is responsible for disabling the register

\par \tab \tab protection.

\par \plain\f4\fs20\cf0 \tab Returnvalue:
\par \tab \tab \plain\f4\fs20\cf0\b Error code\plain\f4\fs20\cf0
\par \plain\f4\fs20\cf0 \tab Parameters:
\par \plain\f4\fs20\cf0\b 
\tab \tab None

\par
\par \plain\f4\fs20\cf0 \tab Function:
\par \plain\f4\fs20\cf0\b \tab \tab void SCS_InitTimer (void)\plain\f4\fs20\cf0
\par \tab Description:
\par \plain\f4\fs20\cf0\i
\tab \tab This function configures CCU6 timer T13 as one-shot timer with

\par \tab \tab a resolution of 16 CCU6 clocks = 16 system clocks.

\par \tab \tab Notes:

\par \tab \tab - The function will enable CCU6 and will overwrite previous

\par \tab \tab settings for T13.

\par \tab \tab - The function will save the previous CCU6 register contents;

\par \tab \tab they may be restored via SCS_RestoreTimer.

\par \tab \tab - The user must call this function before any other SCS driver

\par \tab \tab function. (except SCS_SelectBandgapHiPrec if needed).

\par \tab \tab - The user is responsible for disabling the register protection.

\par \plain\f4\fs20\cf0 \tab Returnvalue:
\par \tab \tab \plain\f4\fs20\cf0\b None\plain\f4\fs20\cf0
\par \plain\f4\fs20\cf0 \tab Parameters:
\par \plain\f4\fs20\cf0\b 
\tab \tab None

\par
\par \plain\f4\fs20\cf0 \tab Function:
\par \plain\f4\fs20\cf0\b \tab \tab void SCS_RestoreTimer (void)\plain\f4\fs20\cf0
\par \tab Description:
\par \plain\f4\fs20\cf0\i
\tab \tab This expert level function restores the old CCU6 register

\par \tab \tab values.

\par \tab \tab Notes:

\par \tab \tab - It is assumed that the CCU6 registers have been saved by

\par \tab \tab execution of SCS_InitTimer.

\par \tab \tab - The function will stop and clear T13.

\par \tab \tab - The user may call this function after the last SCS driver

\par \tab \tab function.

\par \tab \tab - The user is responsible for disabling the register protection.

\par \plain\f4\fs20\cf0 \tab Returnvalue:
\par \tab \tab \plain\f4\fs20\cf0\b None\plain\f4\fs20\cf0
\par \plain\f4\fs20\cf0 \tab Parameters:
\par \plain\f4\fs20\cf0\b 
\tab \tab None

\par
\par \plain\f4\fs20\cf0 \tab Function:
\par \plain\f4\fs20\cf0\b \tab \tab SCS_ErrorType SCS_CheckFreqOscHiPrec (void)\plain\f4\fs20\cf0
\par \tab Description:
\par \plain\f4\fs20\cf0\i
\tab \tab This expert level function checks the high precision

\par \tab \tab oscillator for valid output frequency.

\par \plain\f4\fs20\cf0 \tab Returnvalue:
\par \tab \tab \plain\f4\fs20\cf0\b Error code\plain\f4\fs20\cf0
\par \plain\f4\fs20\cf0 \tab Parameters:
\par \plain\f4\fs20\cf0\b 
\tab \tab None

\par
\par \plain\f4\fs20\cf0 \tab Function:
\par \plain\f4\fs20\cf0\b \tab \tab SCS_ErrorType SCS_ApplyNewPDiv (unsigned int PDiv)\plain\f4\fs20\cf0
\par \tab Description:
\par \plain\f4\fs20\cf0\i
\tab \tab This expert level function applies a new P divider value to

\par \tab \tab the PLL frequency.

\par \tab \tab Notes:

\par \tab \tab - If the divider is already set to the specified value, the

\par \tab \tab function will return immediately without error.

\par \tab \tab - The user is responsible for disabling the register protection.

\par \plain\f4\fs20\cf0 \tab Returnvalue:
\par \tab \tab \plain\f4\fs20\cf0\b Error code\plain\f4\fs20\cf0
\par \plain\f4\fs20\cf0 \tab Parameters:
\par \plain\f4\fs20\cf0\b 
\tab \tab PDiv: P divider value

\par
\par \plain\f4\fs20\cf0 \tab Function:
\par \plain\f4\fs20\cf0\b \tab \tab SCS_ErrorType SCS_ApplyNewNDiv (unsigned int NDiv)\plain\f4\fs20\cf0
\par \tab Description:
\par \plain\f4\fs20\cf0\i
\tab \tab This expert level function applies a new N divider value to

\par \tab \tab the PLL frequency.

\par \tab \tab Notes:

\par \tab \tab - If the divider is already set to the specified value, the

\par \tab \tab function will return immediately without error.

\par \tab \tab - The user is responsible for disabling the register protection.

\par \plain\f4\fs20\cf0 \tab Returnvalue:
\par \tab \tab \plain\f4\fs20\cf0\b Error code\plain\f4\fs20\cf0
\par \plain\f4\fs20\cf0 \tab Parameters:
\par \plain\f4\fs20\cf0\b 
\tab \tab NDiv: N divider value

\par
\par \plain\f4\fs20\cf0 \tab Function:
\par \plain\f4\fs20\cf0\b \tab \tab SCS_ErrorType SCS_ApplyNewK1Div (unsigned int K1Div)\plain\f4\fs20\cf0
\par \tab Description:
\par \plain\f4\fs20\cf0\i
\tab \tab This expert level function applies a new K1 divider value to

\par \tab \tab the PLL frequency.

\par \tab \tab Notes:

\par \tab \tab - If the divider is already set to the specified value, the

\par \tab \tab function will return immediately without error.

\par \tab \tab - The user is responsible for disabling the register protection.

\par \plain\f4\fs20\cf0 \tab Returnvalue:
\par \tab \tab \plain\f4\fs20\cf0\b Error code\plain\f4\fs20\cf0
\par \plain\f4\fs20\cf0 \tab Parameters:
\par \plain\f4\fs20\cf0\b 
\tab \tab K1Div: K1 divider value

\par
\par \plain\f4\fs20\cf0 \tab Function:
\par \plain\f4\fs20\cf0\b \tab \tab SCS_ErrorType SCS_ApplyNewK2Div (unsigned int K2Div)\plain\f4\fs20\cf0
\par \tab Description:
\par \plain\f4\fs20\cf0\i
\tab \tab This expert level function applies a new K2 divider value to

\par \tab \tab the PLL frequency.

\par \tab \tab Notes:

\par \tab \tab - If the divider is already set to the specified value, the

\par \tab \tab function will return immediately without error.

\par \tab \tab - The user is responsible for disabling the register protection.

\par \plain\f4\fs20\cf0 \tab Returnvalue:
\par \tab \tab \plain\f4\fs20\cf0\b Error code\plain\f4\fs20\cf0
\par \plain\f4\fs20\cf0 \tab Parameters:
\par \plain\f4\fs20\cf0\b 
\tab \tab K2Div: K2 divider value

\par
\par \plain\f4\fs20\cf0 \tab Function:
\par \plain\f4\fs20\cf0\b \tab \tab SCS_ErrorType SCS_SelectVcoSrcOscHiPrec (void)\plain\f4\fs20\cf0
\par \tab Description:
\par \plain\f4\fs20\cf0\i
\tab \tab This expert level function selects the high precision

\par \tab \tab oscillator as the source for the VCO.

\par \tab \tab Notes:

\par \tab \tab - The user is responsible for disabling the register protection.

\par \plain\f4\fs20\cf0 \tab Returnvalue:
\par \tab \tab \plain\f4\fs20\cf0\b Error code\plain\f4\fs20\cf0
\par \plain\f4\fs20\cf0 \tab Parameters:
\par \plain\f4\fs20\cf0\b 
\tab \tab None

\par
\par \plain\f4\fs20\cf0 \tab Function:
\par \plain\f4\fs20\cf0\b \tab \tab SCS_ErrorType SCS_EnableVcoLockEmerg (void)\plain\f4\fs20\cf0
\par \tab Description:
\par \plain\f4\fs20\cf0\i
\tab \tab This expert level function enables the VCO loss-of-lock

\par \tab \tab emergency handling.

\par \plain\f4\fs20\cf0 \tab Returnvalue:
\par \tab \tab \plain\f4\fs20\cf0\b Error code\plain\f4\fs20\cf0
\par \plain\f4\fs20\cf0 \tab Parameters:
\par \plain\f4\fs20\cf0\b 
\tab \tab None

\par
\par \plain\f4\fs20\cf0 \tab Function:
\par \plain\f4\fs20\cf0\b \tab \tab SCS_ErrorType SCS_DisableVcoBypass (void)\plain\f4\fs20\cf0
\par \tab Description:
\par \plain\f4\fs20\cf0\i
\tab \tab This expert level function disables VCO bypass.

\par \tab \tab Notes:

\par \tab \tab - The user is responsible for disabling the register protection.

\par \plain\f4\fs20\cf0 \tab Returnvalue:
\par \tab \tab \plain\f4\fs20\cf0\b Error code\plain\f4\fs20\cf0
\par \plain\f4\fs20\cf0 \tab Parameters:
\par \plain\f4\fs20\cf0\b 
\tab \tab None

\par
\par \plain\f4\fs20\cf0 \tab Function:
\par \plain\f4\fs20\cf0\b \tab \tab SCS_ErrorType SCS_EnableVcoBypass (void)\plain\f4\fs20\cf0
\par \tab Description:
\par \plain\f4\fs20\cf0\i
\tab \tab This expert level function enables VCO bypass.

\par \tab \tab Notes:

\par \tab \tab - The user is responsible for disabling the register protection.

\par \plain\f4\fs20\cf0 \tab Returnvalue:
\par \tab \tab \plain\f4\fs20\cf0\b Error code\plain\f4\fs20\cf0
\par \plain\f4\fs20\cf0 \tab Parameters:
\par \plain\f4\fs20\cf0\b 
\tab \tab None

\par \plain\f4\fs20\cf0
\par \plain\f4\fs28\cf0\ul Parallel Ports
\par
\par \plain\f4\fs24\cf0 Macros:\f4\fs20\cf0
\par \plain\f4\fs24\cf0 Functions:\f4\fs20\cf0
\par
\par \plain\f4\fs20\cf0 \tab Function:
\par \plain\f4\fs20\cf0\b \tab \tab void IO_vInit(void)\plain\f4\fs20\cf0
\par \tab Description:
\par \plain\f4\fs20\cf0\i
\tab \tab This is the initialization function of the IO function

\par \tab \tab library. It is assumed that the SFRs used by this library

\par \tab \tab are in reset state.

\par \plain\f4\fs20\cf0 \tab Returnvalue:
\par \tab \tab \plain\f4\fs20\cf0\b None\plain\f4\fs20\cf0
\par \plain\f4\fs20\cf0 \tab Parameters:
\par \plain\f4\fs20\cf0\b 
\tab \tab None

\par
\par \plain\f4\fs24\cf0 Initialization:
\par \plain\f4\fs20\cf0\b
\par
\tab Configuration of Port P0:\par 
\tab P0.0 is used as alternate output for the USIC1 Channel0 Shift Data\par 
\tab output(DOUT)\par 
\tab - push/pull output is selected\par 
\tab P0.1 is used as alternate input for the USIC1 Channel0 Shift Data\par 
\tab input(DX0B)\par 
\tab P0.2 is used as alternate output for the USIC1 Channel0 Shift Clock\par 
\tab output(SCLKOUT)\par 
\tab - push/pull output is selected\par 
\tab P0.3 is used as general purpose output\par 
\tab - push/pull output is selected\par 
\tab - the pin status is high level\par 
\tab P0.4 is used as alternate input for the CAN1 Receive input(RXDC1B)\par 
\tab P0.5 is used as general purpose output\par 
\tab - push/pull output is selected\par 
\tab - the pin status is low level\par 
\tab P0.6 is used as alternate output for the CAN1 Transmit Output(TXDC1A)\par 
\tab - push/pull output is selected\par 
\tab P0.7 is used as general purpose output\par 
\tab - push/pull output is selected\par 
\tab - the pin status is low level\par 
\par 
\tab P0.0 - P0.3 output driver characteristic: strong driver\par 
\tab P0.4 - P0.7 output driver characteristic: strong driver\par 
\par 
\tab P0.0 - P0.3 output edge characteristic: sharp edge mode\par 
\tab P0.4 - P0.7 output edge characteristic: sharp edge mode\par 
\par 
\tab Configuration of Port P1:\par 
\tab P1.0 is used as general purpose output\par 
\tab - push/pull output is selected\par 
\tab - the pin status is low level\par 
\tab P1.1 is used as general purpose output\par 
\tab - push/pull output is selected\par 
\tab - the pin status is low level\par 
\tab P1.2 is used as general purpose output\par 
\tab - push/pull output is selected\par 
\tab - the pin status is low level\par 
\tab P1.3 is used as general input\par 
\tab - pull device is tristate\par 
\tab P1.4 is used as general input\par 
\tab - pull device is tristate\par 
\tab P1.5 is used as general input\par 
\tab - pull-up device is assigned\par 
\tab P1.6 is used as general input\par 
\tab - pull device is tristate\par 
\tab P1.7 is used as general input\par 
\tab - pull device is tristate\par 
\par 
\tab P1.0 - P1.3 output driver characteristic: strong driver\par 
\tab P1.4 - P1.7 output driver characteristic: strong driver\par 
\par 
\tab P1.0 - P1.3 output edge characteristic: sharp edge mode\par 
\tab P1.4 - P1.7 output edge characteristic: sharp edge mode\par 
\par 
\tab Configuration of Port P2:\par 
\tab P2.0 is used as alternate input for the CAN0 Receive input(RXDC0C)\par 
\tab P2.1 is used as alternate output for the CAN0 Transmit output(TXDC0C)\par 
\tab - push/pull output is selected\par 
\tab P2.2 is used as general input\par 
\tab - pull device is tristate\par 
\tab P2.8 is used as general input\par 
\tab - pull device is tristate\par 
\tab P2.10 is used as general input\par 
\tab - pull device is tristate\par 
\tab P2.11 is used as general input\par 
\tab - pull device is tristate\par 
\tab P2.12 is used as general input\par 
\tab - pull device is tristate\par 
\tab P2.13 is used as general input\par 
\tab - pull device is tristate\par 
\par 
\tab P2.0 - P2.3 output driver characteristic: strong driver\par 
\tab P2.4 - P2.7 output driver characteristic: strong driver\par 
\tab P2.8 - P2.13 output driver characteristic: strong driver\par 
\par 
\tab P2.0 - P2.3 output edge characteristic: sharp edge mode\par 
\tab P2.4 - P2.7 output edge characteristic: sharp edge mode\par 
\tab P2.8 - P2.13 output edge characteristic: sharp edge mode\par 
\par 
\tab Configuration of Port P4:\par 
\tab P4.0 is used as general input\par 
\tab - pull device is tristate\par 
\tab P4.1 is used as general input\par 
\tab - pull device is tristate\par 
\tab P4.2 is used as alternate output for the CAN2 Transmit output(TXDC2B)\par 
\tab - push/pull output is selected\par 
\tab P4.3 is used as alternate input for the CAN2 Receive inputA(RXDC2A)\par 
\par 
\tab P4.0 - P4.3 output driver characteristic: strong driver\par 
\par 
\tab P4.0 - P4.3 output edge characteristic: sharp edge mode\par 
\par 
\tab Configuration of Port P5:\par 
\tab P5.0 is used as alternate input for the  Analog Input Pin (AN50)\par 
\tab P5.3 is used as general input\par 
\tab P5.5 is used as general input\par 
\tab P5.8 is used as general input\par 
\tab P5.9 is used as general input\par 
\tab P5.10 is used as general input\par 
\tab P5.11 is used as general input\par 
\tab P5.13 is used as general input\par 
\tab P5.15 is used as general input\par 
\par 
\tab Configuration of Port P6:\par 
\tab P6.0 is used as general purpose output\par 
\tab - push/pull output is selected\par 
\tab - the pin status is low level\par 
\tab P6.1 is used as general input\par 
\tab - pull device is tristate\par 
\tab P6.2 is used as general input\par 
\tab - pull device is tristate\par 
\par 
\tab P6.0 - P6.2 output driver characteristic: strong driver\par 
\par 
\tab P6.0 - P6.2 output edge characteristic: sharp edge mode\par 
\par 
\tab Configuration of Port P7:\par 
\tab P7.1 is used as general input\par 
\tab - pull device is tristate\par 
\tab P7.2 is used as general input\par 
\tab - pull device is tristate\par 
\tab P7.3 is used as general purpose output\par 
\tab - push/pull output is selected\par 
\tab - the pin status is low level\par 
\tab P7.4 is used as general purpose output\par 
\tab - push/pull output is selected\par 
\tab - the pin status is low level\par 
\par 
\tab P7.0 - P7.3 output driver characteristic: strong driver\par 
\tab P7.4 - P7.4 output driver characteristic: strong driver\par 
\par 
\tab P7.0 - P7.3 output edge characteristic: sharp edge mode\par 
\tab P7.4 - P7.4 output edge characteristic: sharp edge mode\par 
\par 
\tab Configuration of Port P10:\par 
\tab P10.0 is used as alternate output for the USIC0 Channel1 Shift Data\par 
\tab output(DOUT)\par 
\tab - open drain output is selected\par 
\tab P10.1 is used as alternate output for the USIC0 Channel0 Shift Data\par 
\tab output(DOUT)\par 
\tab - open drain output is selected\par 
\tab P10.2 is used as alternate output for the USIC0 Channel0 Shift Clock\par 
\tab output(SCLKOUT)\par 
\tab - open drain output is selected\par 
\tab P10.3 is used as general purpose output\par 
\tab - push/pull output is selected\par 
\tab - the pin status is low level\par 
\tab P10.4 is used as general purpose output\par 
\tab - push/pull output is selected\par 
\tab - the pin status is low level\par 
\tab P10.5 is used as alternate output for the USIC0 Channel0 Shift Clock\par 
\tab output(SCLKOUT)\par 
\tab - open drain output is selected\par 
\tab P10.6 is used as general input\par 
\tab - pull device is tristate\par 
\tab P10.7 is used as general input\par 
\tab - pull device is tristate\par 
\tab P10.8 is used as general purpose output\par 
\tab - push/pull output is selected\par 
\tab - the pin status is low level\par 
\tab P10.9 is used as general input\par 
\tab - pull device is tristate\par 
\tab P10.10 is used as general purpose output\par 
\tab - push/pull output is selected\par 
\tab - the pin status is low level\par 
\tab P10.11 is used as general purpose output\par 
\tab - push/pull output is selected\par 
\tab - the pin status is low level\par 
\tab P10.12 is used as general input\par 
\tab - pull device is tristate\par 
\tab P10.13 is used as general purpose output\par 
\tab - push/pull output is selected\par 
\tab - the pin status is low level\par 
\tab P10.14 is used as general input\par 
\tab - pull device is tristate\par 
\tab P10.15 is used as general input\par 
\tab - pull device is tristate\par 
\par 
\tab P10.0 - P10.3 output driver characteristic: strong driver\par 
\tab P10.4 - P10.7 output driver characteristic: strong driver\par 
\tab P10.8 - P10.11 output driver characteristic: strong driver\par 
\tab P10.12 - P10.15 output driver characteristic: strong driver\par 
\par 
\tab P10.0 - P10.3 output edge characteristic: sharp edge mode\par 
\tab P10.4 - P10.7 output edge characteristic: sharp edge mode\par 
\tab P10.8 - P10.11 output edge characteristic: sharp edge mode\par 
\tab P10.12 - P10.15 output edge characteristic: sharp edge mode\par 
\par 
\tab Configuration of Port P15:\par 
\tab P15.0 is used as alternate input for the  Analog Input Pin (AN0)\par 
\tab P15.2 is used as alternate input for the  Analog Input Pin (AN2)\par 
\tab P15.4 is used as alternate input for the  Analog Input Pin (AN4)\par 
\tab P15.5 is used as alternate input for the  Analog Input Pin (AN5)\par 
\tab P15.6 is used as alternate input for the  Analog Input Pin (AN6)\par 
\par 

\par \plain\f4\fs20\cf0
\par \plain\f4\fs28\cf0\ul Universal Serial Interface Channel (USIC) U0C0
\par
\par \plain\f4\fs24\cf0 Macros:\f4\fs20\cf0
\par
\par
\par \plain\f4\fs20\cf0 \tab Macro:
\par \plain\f4\fs20\cf0\b \tab \tab U0C0_IIC_vSlaveAddrFormat(Addr)\plain\f4\fs20\cf0
\par \tab Description:
\par \plain\f4\fs20\cf0\i
\tab \tab Important: Use this macro only for 7 bit address.

\par \tab \tab This macro is used to left shift the slave address by 1

\par \tab \tab and stores the left shifted address in Addr variable.

\par \tab \tab The 7 bit address in the slave device resides in the sfr

\par \tab \tab PCRL[15:9]. To select the slave device, user has to shift the

\par \tab \tab address by 1 and transmit it from master with start(TDF).

\par \tab \tab Please refer User Manual for the detailed explanation.

\par \tab \tab Example:

\par \tab \tab if 7 bit slave address is 0x17 at PCRL[15:9] of slave device,

\par \tab \tab user has to transmit 0x2E (0x17 << 1) to select this slave.

\par \tab \tab Now user can use this macro with other functions,

\par \tab \tab U0C0_IIC_vWriteData(U0C0TDF_MStart, U0C0_IIC_vSlaveAddrFormat(Addr) + U0C0IIC_WRITE);

\par \tab \tab U0C0_IIC_vMasterTransmit(U0C0_IIC_vSlaveAddrFormat(uwDeviceAddr), uwSubAddr, *uwTxBuffer, uwBufferSize, uwAddrMode);

\par \tab \tab U0C0_IIC_vMasterReceive(U0C0_IIC_vSlaveAddrFormat(uwDeviceAddr), uwSubAddr, *uwRxBuffer, uwBufferSize, uwAddrMode);

\par \plain\f4\fs20\cf0 \tab Returnvalue:
\par \tab \tab \plain\f4\fs20\cf0\b None\plain\f4\fs20\cf0
\par \plain\f4\fs20\cf0 \tab Parameters:
\par \plain\f4\fs20\cf0\b 
\tab \tab Slave address

\par \plain\f4\fs24\cf0 Functions:\f4\fs20\cf0
\par
\par \plain\f4\fs20\cf0 \tab Function:
\par \plain\f4\fs20\cf0\b \tab \tab void U0C0_IIC_vInit(void)\plain\f4\fs20\cf0
\par \tab Description:
\par \plain\f4\fs20\cf0\i
\tab \tab This is the initialization function of the U0C0 function

\par \tab \tab library. It is assumed that the SFRs used by this library

\par \tab \tab are in reset state.

\par \plain\f4\fs20\cf0 \tab Returnvalue:
\par \tab \tab \plain\f4\fs20\cf0\b None\plain\f4\fs20\cf0
\par \plain\f4\fs20\cf0 \tab Parameters:
\par \plain\f4\fs20\cf0\b 
\tab \tab None

\par
\par \plain\f4\fs20\cf0 \tab Function:
\par \plain\f4\fs20\cf0\b \tab \tab void U0C0_IIC_vWriteData(uword uwTDF, uword uwData)\plain\f4\fs20\cf0
\par \tab Description:
\par \plain\f4\fs20\cf0\i
\tab \tab This function writes data to the U0C0 Transmit buffer

\par \tab \tab (U0C0_TBUF00). valid TDF & 8 bit data.

\par \tab \tab The valid TDF formats are available in U0C0 header file

\par \tab \tab Defines section. Ex..

\par \tab \tab Master start                  U0C0TDF_MStart

\par \tab \tab Master Transmit               U0C0TDF_MTxData

\par \tab \tab Master receive with Ack 0     U0C0TDF_MRxAck0

\par \tab \tab Master receive with Ack 1     U0C0TDF_MRxAck1

\par \tab \tab Master stop                   U0C0TDF_MStop

\par \tab \tab 7 bit address mode:

\par \tab \tab if 7 bit slave address is 0x17 at PCRL[15:9] of the slave,

\par \tab \tab user has to transmit 0x2E (0x17 << 1) to select this slave.

\par \tab \tab Please refer User Manual for the detailed explanation.

\par \tab \tab User can use the macro U0C0_IIC_vSlaveAddrFormat(Addr)

\par \tab \tab to left shift the address by 1,

\par \tab \tab U0C0_IIC_vWriteData(U0C0TDF_MStart,

\par \tab \tab U0C0_IIC_vSlaveAddrFormat(Addr) + U0C0IIC_WRITE);

\par \tab \tab 10 bit address mode:

\par \tab \tab if 10 bit slave address is 0x1C4 at PCRL[10:9] & PCRL[7:0]

\par \tab \tab of the slave, user has to transmit 0xF2 first and

\par \tab \tab 0xC4 second to select this slave.

\par \tab \tab U0C0_IIC_vWriteData(U0C0TDF_MStart, uwDeviceAddr +

\par \tab \tab U0C0IIC_WRITE);

\par \tab \tab U0C0_IIC_vWriteData(U0C0TDF_MTxData, uwSubAddr);

\par \plain\f4\fs20\cf0 \tab Returnvalue:
\par \tab \tab \plain\f4\fs20\cf0\b None\plain\f4\fs20\cf0
\par \plain\f4\fs20\cf0 \tab Parameters:
\par \plain\f4\fs20\cf0\b 
\tab \tab uwTDF:

\par \tab \tab valid Transmit Data Format TDF code

\par \tab \tab uwData:

\par \tab \tab 8 bit data to be transmitted

\par
\par \plain\f4\fs20\cf0 \tab Function:
\par \plain\f4\fs20\cf0\b \tab \tab uword U0C0_IIC_uwReadData(void)\plain\f4\fs20\cf0
\par \tab Description:
\par \plain\f4\fs20\cf0\i
\tab \tab This function reads out the content of the U0C0 receive

\par \tab \tab buffer (U0C0_RBUF).

\par \plain\f4\fs20\cf0 \tab Returnvalue:
\par \tab \tab \plain\f4\fs20\cf0\b Value of the register U0C0_RBUF\plain\f4\fs20\cf0
\par \plain\f4\fs20\cf0 \tab Parameters:
\par \plain\f4\fs20\cf0\b 
\tab \tab None

\par
\par \plain\f4\fs24\cf0 Initialization:
\par \plain\f4\fs20\cf0\b
\par
\tab Configuration of the U0C0 Operation Mode:\par 
\tab - The Master mode is selected\par 
\par 
\tab Configuration of the U0C0 Fractional Divider:\par 
\tab - The Fractional divider is selected\par 
\tab - The step value STEP = 640\par 
\par 
\tab Configuration of the U0C0 Baudrate Generator:\par 
\tab - The selected BaudRate is 100.000 kbaud\par 
\tab - The PreDivider for CTQ, PCTQ = 1\par 
\tab - The Denominator for CTQ, DCTQ = 9\par 
\tab - The Divider factor PDIV = 24\par 
\par 
\tab Configuration of the U0C0 Input Control Register:\par 
\tab - The data input DX0B (P10.1) is selected\par 
\par 
\tab - The clock input DX1B (P10.2) is selected\par 
\par 
\tab Configuration of the U0C0 Interrupt Node Pointer Register:\par 
\par 
\tab Configuration of the U0C0 Shift Control:\par 
\tab - Transmit/Receive shift MSB first\par 
\tab - The passive data level is 1\par 
\tab - The shift control signal is active, data frame transfer is possible\par 
\tab - The frame length is 63 and the word length is 7\par 
\par 
\tab Configuration of the U0C0 Transmit Control/Status Register:\par 
\tab - TBUF data single shot mode: TBUF data transferred only once\par 
\tab - TBUF data transmission starts if TDV = 1\par 
\par 
\tab Configuration of the U0C0 Protocol Control Register:\par 
\tab - The Symbol Timing, A symbol contains 10 time quanta\par 
\par 
\tab Configuration of U0C0 FIFO:\par 
\tab Configuration of U0C0 Transmitter Buffer Conrol Register:\par 
\tab - Transmit FIFO buffer is disabled\par 
\tab Configuration of U0C0 Receiver Buffer Conrol Register:\par 
\tab - Receive FIFO buffer is disabled\par 
\tab Configuration of the used U0C0 Interrupts:\par 
\tab Configuration of the used U0C0 Port Pins:\par 
\tab - P10.1 is used for USIC0 Channel0 Shift Data output(DOUT)\par 
\tab - P10.2 is used for USIC0 Channel0 Shift Clock output(SCLKOUT)\par 
\par 

\par \plain\f4\fs20\cf0
\par \plain\f4\fs28\cf0\ul Universal Serial Interface Channel (USIC) U0C1
\par
\par \plain\f4\fs24\cf0 Macros:\f4\fs20\cf0
\par
\par
\par \plain\f4\fs20\cf0 \tab Macro:
\par \plain\f4\fs20\cf0\b \tab \tab U0C1_IIC_vSlaveAddrFormat(Addr)\plain\f4\fs20\cf0
\par \tab Description:
\par \plain\f4\fs20\cf0\i
\tab \tab Important: Use this macro only for 7 bit address.

\par \tab \tab This macro is used to left shift the slave address by 1

\par \tab \tab and stores the left shifted address in Addr variable.

\par \tab \tab The 7 bit address in the slave device resides in the sfr

\par \tab \tab PCRL[15:9]. To select the slave device, user has to shift the

\par \tab \tab address by 1 and transmit it from master with start(TDF).

\par \tab \tab Please refer User Manual for the detailed explanation.

\par \tab \tab Example:

\par \tab \tab if 7 bit slave address is 0x17 at PCRL[15:9] of slave device,

\par \tab \tab user has to transmit 0x2E (0x17 << 1) to select this slave.

\par \tab \tab Now user can use this macro with other functions,

\par \tab \tab U0C1_IIC_vWriteData(U0C1TDF_MStart, U0C1_IIC_vSlaveAddrFormat(Addr) + U0C1IIC_WRITE);

\par \tab \tab U0C1_IIC_vMasterTransmit(U0C1_IIC_vSlaveAddrFormat(uwDeviceAddr), uwSubAddr, *uwTxBuffer, uwBufferSize, uwAddrMode);

\par \tab \tab U0C1_IIC_vMasterReceive(U0C1_IIC_vSlaveAddrFormat(uwDeviceAddr), uwSubAddr, *uwRxBuffer, uwBufferSize, uwAddrMode);

\par \plain\f4\fs20\cf0 \tab Returnvalue:
\par \tab \tab \plain\f4\fs20\cf0\b None\plain\f4\fs20\cf0
\par \plain\f4\fs20\cf0 \tab Parameters:
\par \plain\f4\fs20\cf0\b 
\tab \tab Slave address

\par \plain\f4\fs24\cf0 Functions:\f4\fs20\cf0
\par
\par \plain\f4\fs20\cf0 \tab Function:
\par \plain\f4\fs20\cf0\b \tab \tab void U0C1_IIC_vInit(void)\plain\f4\fs20\cf0
\par \tab Description:
\par \plain\f4\fs20\cf0\i
\tab \tab This is the initialization function of the U0C1 function

\par \tab \tab library. It is assumed that the SFRs used by this library

\par \tab \tab are in reset state.

\par \plain\f4\fs20\cf0 \tab Returnvalue:
\par \tab \tab \plain\f4\fs20\cf0\b None\plain\f4\fs20\cf0
\par \plain\f4\fs20\cf0 \tab Parameters:
\par \plain\f4\fs20\cf0\b 
\tab \tab None

\par
\par \plain\f4\fs20\cf0 \tab Function:
\par \plain\f4\fs20\cf0\b \tab \tab void U0C1_IIC_vWriteData(uword uwTDF, uword uwData)\plain\f4\fs20\cf0
\par \tab Description:
\par \plain\f4\fs20\cf0\i
\tab \tab This function writes data to the U0C1 Transmit buffer

\par \tab \tab (U0C1_TBUF00). valid TDF & 8 bit data.

\par \tab \tab The valid TDF formats are available in U0C1 header file

\par \tab \tab Defines section. Ex..

\par \tab \tab Master start                  U0C1TDF_MStart

\par \tab \tab Master Transmit               U0C1TDF_MTxData

\par \tab \tab Master receive with Ack 0     U0C1TDF_MRxAck0

\par \tab \tab Master receive with Ack 1     U0C1TDF_MRxAck1

\par \tab \tab Master stop                   U0C1TDF_MStop

\par \tab \tab 7 bit address mode:

\par \tab \tab if 7 bit slave address is 0x17 at PCRL[15:9] of the slave,

\par \tab \tab user has to transmit 0x2E (0x17 << 1) to select this slave.

\par \tab \tab Please refer User Manual for the detailed explanation.

\par \tab \tab User can use the macro U0C1_IIC_vSlaveAddrFormat(Addr)

\par \tab \tab to left shift the address by 1,

\par \tab \tab U0C1_IIC_vWriteData(U0C1TDF_MStart,

\par \tab \tab U0C1_IIC_vSlaveAddrFormat(Addr) + U0C1IIC_WRITE);

\par \tab \tab 10 bit address mode:

\par \tab \tab if 10 bit slave address is 0x1C4 at PCRL[10:9] & PCRL[7:0]

\par \tab \tab of the slave, user has to transmit 0xF2 first and

\par \tab \tab 0xC4 second to select this slave.

\par \tab \tab U0C1_IIC_vWriteData(U0C1TDF_MStart, uwDeviceAddr +

\par \tab \tab U0C1IIC_WRITE);

\par \tab \tab U0C1_IIC_vWriteData(U0C1TDF_MTxData, uwSubAddr);

\par \plain\f4\fs20\cf0 \tab Returnvalue:
\par \tab \tab \plain\f4\fs20\cf0\b None\plain\f4\fs20\cf0
\par \plain\f4\fs20\cf0 \tab Parameters:
\par \plain\f4\fs20\cf0\b 
\tab \tab uwTDF:

\par \tab \tab valid Transmit Data Format TDF code

\par \tab \tab uwData:

\par \tab \tab 8 bit data to be transmitted

\par
\par \plain\f4\fs20\cf0 \tab Function:
\par \plain\f4\fs20\cf0\b \tab \tab uword U0C1_IIC_uwReadData(void)\plain\f4\fs20\cf0
\par \tab Description:
\par \plain\f4\fs20\cf0\i
\tab \tab This function reads out the content of the U0C1 receive

\par \tab \tab buffer (U0C1_RBUF).

\par \plain\f4\fs20\cf0 \tab Returnvalue:
\par \tab \tab \plain\f4\fs20\cf0\b Value of the register U0C1_RBUF\plain\f4\fs20\cf0
\par \plain\f4\fs20\cf0 \tab Parameters:
\par \plain\f4\fs20\cf0\b 
\tab \tab None

\par
\par \plain\f4\fs24\cf0 Initialization:
\par \plain\f4\fs20\cf0\b
\par
\tab Configuration of the U0C1 Operation Mode:\par 
\tab - The Master mode is selected\par 
\par 
\tab Configuration of the U0C1 Fractional Divider:\par 
\tab - The Fractional divider is selected\par 
\tab - The step value STEP = 640\par 
\par 
\tab Configuration of the U0C1 Baudrate Generator:\par 
\tab - The selected BaudRate is 100.000 kbaud\par 
\tab - The PreDivider for CTQ, PCTQ = 1\par 
\tab - The Denominator for CTQ, DCTQ = 9\par 
\tab - The Divider factor PDIV = 24\par 
\par 
\tab Configuration of the U0C1 Input Control Register:\par 
\tab - The data input DX0A (P10.0) is selected\par 
\par 
\tab - The clock input DX1B (P10.5) is selected\par 
\par 
\tab Configuration of the U0C1 Interrupt Node Pointer Register:\par 
\par 
\tab Configuration of the U0C1 Shift Control:\par 
\tab - Transmit/Receive shift MSB first\par 
\tab - The passive data level is 1\par 
\tab - The shift control signal is active, data frame transfer is possible\par 
\tab - The frame length is 63 and the word length is 7\par 
\par 
\tab Configuration of the U0C1 Transmit Control/Status Register:\par 
\tab - TBUF data single shot mode: TBUF data transferred only once\par 
\tab - TBUF data transmission starts if TDV = 1\par 
\par 
\tab Configuration of the U0C1 Protocol Control Register:\par 
\tab - The Symbol Timing, A symbol contains 10 time quanta\par 
\par 
\tab Configuration of U0C1 FIFO:\par 
\tab Configuration of U0C1 Transmitter Buffer Conrol Register:\par 
\tab - Transmit FIFO buffer is disabled\par 
\tab Configuration of U0C1 Receiver Buffer Conrol Register:\par 
\tab - Receive FIFO buffer is disabled\par 
\tab Configuration of the used U0C1 Interrupts:\par 
\tab Configuration of the used U0C1 Port Pins:\par 
\tab - P10.0 is used for USIC0 Channel1 Shift Data output(DOUT)\par 
\tab - P10.5 is used for USIC0 Channel0 Shift Clock output(SCLKOUT)\par 
\par 

\par \plain\f4\fs20\cf0
\par \plain\f4\fs28\cf0\ul USIC0
\par
\par \plain\f4\fs24\cf0 Macros:\f4\fs20\cf0
\par \plain\f4\fs24\cf0 Functions:\f4\fs20\cf0
\par
\par \plain\f4\fs20\cf0 \tab Function:
\par \plain\f4\fs20\cf0\b \tab \tab void USIC0_vInit(void)\plain\f4\fs20\cf0
\par \tab Description:
\par \plain\f4\fs20\cf0\i
\tab \tab This function initializes USIC0 Module

\par \plain\f4\fs20\cf0 \tab Returnvalue:
\par \tab \tab \plain\f4\fs20\cf0\b None\plain\f4\fs20\cf0
\par \plain\f4\fs20\cf0 \tab Parameters:
\par \plain\f4\fs20\cf0\b 
\tab \tab None

\par
\par \plain\f4\fs24\cf0 Initialization:
\par \plain\f4\fs20\cf0\b
\par
\tab - USIC0 module clock = 80.00 MHz\par 
\par 
\tab Configuration of the U0C0 Kernel State Configuration:\par 
\par 
\tab Configuration of the U0C0 Channel Control Register (Mode & Interrupts):\par 
\tab - The USIC channel is disabled\par 
\tab - The parity generation is disabled\par 
\par 
\tab Configuration of the U0C0 Channel Control Register (Mode & Interrupts):\par 
\tab - IIC protocol is selected\par 
\tab - The parity generation is disabled\par 
\par 
\tab Configuration of the U0C1 Kernel State Configuration:\par 
\par 
\tab Configuration of the U0C1 Channel Control Register (Mode & Interrupts):\par 
\tab - The USIC channel is disabled\par 
\tab - The parity generation is disabled\par 
\par 
\tab Configuration of the U0C1 Channel Control Register (Mode & Interrupts):\par 
\tab - IIC protocol is selected\par 
\tab - The parity generation is disabled\par 
\par 

\par \plain\f4\fs20\cf0
\par \plain\f4\fs28\cf0\ul Universal Serial Interface Channel (USIC) U1C0
\par
\par \plain\f4\fs24\cf0 Macros:\f4\fs20\cf0
\par \plain\f4\fs24\cf0 Functions:\f4\fs20\cf0
\par
\par \plain\f4\fs20\cf0 \tab Function:
\par \plain\f4\fs20\cf0\b \tab \tab void U1C0_SSC_vInit(void)\plain\f4\fs20\cf0
\par \tab Description:
\par \plain\f4\fs20\cf0\i
\tab \tab This is the initialization function of the U1C0 function

\par \tab \tab library. It is assumed that the SFRs used by this library

\par \tab \tab are in reset state.

\par \plain\f4\fs20\cf0 \tab Returnvalue:
\par \tab \tab \plain\f4\fs20\cf0\b None\plain\f4\fs20\cf0
\par \plain\f4\fs20\cf0 \tab Parameters:
\par \plain\f4\fs20\cf0\b 
\tab \tab None

\par
\par \plain\f4\fs20\cf0 \tab Function:
\par \plain\f4\fs20\cf0\b \tab \tab void U1C0_SSC_vSendData(uword uwData)\plain\f4\fs20\cf0
\par \tab Description:
\par \plain\f4\fs20\cf0\i
\tab \tab This function clears the transmit buffer Indication flag

\par \tab \tab first  & then writes the send data initialization word into

\par \tab \tab the transmit buffer register.

\par \tab \tab Note:

\par \tab \tab In a multiprocessor system the master with this function

\par \tab \tab has the possibility to send data to the selected slave.

\par \plain\f4\fs20\cf0 \tab Returnvalue:
\par \tab \tab \plain\f4\fs20\cf0\b None\plain\f4\fs20\cf0
\par \plain\f4\fs20\cf0 \tab Parameters:
\par \plain\f4\fs20\cf0\b 
\tab \tab uwData:

\par \tab \tab Data to be send

\par
\par \plain\f4\fs20\cf0 \tab Function:
\par \plain\f4\fs20\cf0\b \tab \tab uword U1C0_SSC_uwGetData(void)\plain\f4\fs20\cf0
\par \tab Description:
\par \plain\f4\fs20\cf0\i
\tab \tab This function reads out the content of the receive buffer

\par \tab \tab register which contains the received data.

\par \plain\f4\fs20\cf0 \tab Returnvalue:
\par \tab \tab \plain\f4\fs20\cf0\b Data that has been received\plain\f4\fs20\cf0
\par \plain\f4\fs20\cf0 \tab Parameters:
\par \plain\f4\fs20\cf0\b 
\tab \tab None

\par
\par \plain\f4\fs20\cf0 \tab Function:
\par \plain\f4\fs20\cf0\b \tab \tab ubyte U1C0_SSC_ubTxDataReady(void)\plain\f4\fs20\cf0
\par \tab Description:
\par \plain\f4\fs20\cf0\i
\tab \tab This function can be used for checking up the status of the

\par \tab \tab transmit shift indication flag U1C0_PSR_TSIF. This function

\par \tab \tab shows when the sending of data has terminated. By

\par \tab \tab continuously polling this flag after the function

\par \tab \tab U1C0_SSC_vSendData has been called, it is possible to

\par \tab \tab establish when U1C0 has terminated its task.

\par \plain\f4\fs20\cf0 \tab Returnvalue:
\par \tab \tab \plain\f4\fs20\cf0\b 0 if transmitter is busy, else 1\plain\f4\fs20\cf0
\par \plain\f4\fs20\cf0 \tab Parameters:
\par \plain\f4\fs20\cf0\b 
\tab \tab None

\par
\par \plain\f4\fs24\cf0 Initialization:
\par \plain\f4\fs20\cf0\b
\par
\tab Configuration of the U1C0 Fractional Divider:\par 
\tab - The Fractional divider is selected\par 
\tab - The step value STEP = 870\par 
\par 
\tab Configuration of the U1C0 Baudrate Generator:\par 
\tab - The selected BaudRate is 2.000 Mbaud\par 
\tab - The PreDivider for CTQ, PCTQ = 0\par 
\tab - The Denominator for CTQ, DCTQ = 0\par 
\tab - The Divider factor PDIV = 16\par 
\par 
\tab Configuration of the U1C0 Input Control Register:\par 
\tab - The data input DX0B is selected\par 
\par 
\tab Configuration of the U1C0 Interrupt Node Pointer Register:\par 
\par 
\tab Configuration of the U1C0 Shift Control:\par 
\tab - Transmit/Receive MSB first is selected\par 
\par 
\tab Configuration of the U1C0 Transmit Control/Status Register:\par 
\par 
\tab Configuration of the U1C0 Protocol Control Register:\par 
\par 
\tab Configuration of the U1C0 Protocol Status Register:\par 
\tab - TBIF is set to simplify polling\par 
\par 
\tab Configuration of the used U1C0 Interrupts:\par 
\tab Configuration of the used U1C0 Port Pins:\par 
\par 
\tab - P0.0 is used for USIC1 Channel0 Shift Data output(DOUT)\par 
\tab - P0.2 is used for USIC1 Channel0 Shift Clock output(SCLKOUT)\par 
\par 
\tab Configuration of U1C0 FIFO:\par 
\tab Configuration of U1C0 Transmitter Buffer Conrol Register:\par 
\tab - Transmit FIFO buffer is disabled\par 
\tab Configuration of U1C0 Receiver Buffer Conrol Register:\par 
\tab - Receive FIFO buffer is disabled\par 
\par 

\par \plain\f4\fs20\cf0
\par \plain\f4\fs28\cf0\ul USIC1
\par
\par \plain\f4\fs24\cf0 Macros:\f4\fs20\cf0
\par \plain\f4\fs24\cf0 Functions:\f4\fs20\cf0
\par
\par \plain\f4\fs20\cf0 \tab Function:
\par \plain\f4\fs20\cf0\b \tab \tab void USIC1_vInit(void)\plain\f4\fs20\cf0
\par \tab Description:
\par \plain\f4\fs20\cf0\i
\tab \tab This function initializes USIC1 Module

\par \plain\f4\fs20\cf0 \tab Returnvalue:
\par \tab \tab \plain\f4\fs20\cf0\b None\plain\f4\fs20\cf0
\par \plain\f4\fs20\cf0 \tab Parameters:
\par \plain\f4\fs20\cf0\b 
\tab \tab None

\par
\par \plain\f4\fs24\cf0 Initialization:
\par \plain\f4\fs20\cf0\b
\par
\tab - USIC1 module clock = 80.00 MHz\par 
\par 
\tab Configuration of the U1C0 Kernel State Configuration:\par 
\par 
\tab Configuration of the U1C0 Channel Control Register (Mode & Interrupts):\par 
\tab - The USIC channel is disabled\par 
\tab - The parity generation is disabled\par 
\par 
\tab Configuration of the U1C0 Channel Control Register (Mode & Interrupts):\par 
\tab - SSC (SPI) Protocol is selected\par 
\tab - The parity generation is disabled\par 
\par 

\par \plain\f4\fs20\cf0
\par \plain\f4\fs28\cf0\ul General Purpose Timer Unit (GPT1)
\par
\par \plain\f4\fs24\cf0 Macros:\f4\fs20\cf0
\par
\par
\par \plain\f4\fs20\cf0 \tab Macro:
\par \plain\f4\fs20\cf0\b \tab \tab GPT1_vStartTmr(TimerNr)\plain\f4\fs20\cf0
\par \tab Description:
\par \plain\f4\fs20\cf0\i
\tab \tab This macro starts the selected GPT1 timer. The timer

\par \tab \tab continues to count from where it had stopped. The following

\par \tab \tab definitions are available for TimerNr:

\par \tab \tab GPT1_TIMER_2

\par \tab \tab GPT1_TIMER_3

\par \tab \tab GPT1_TIMER_4

\par \plain\f4\fs20\cf0 \tab Returnvalue:
\par \tab \tab \plain\f4\fs20\cf0\b None\plain\f4\fs20\cf0
\par \plain\f4\fs20\cf0 \tab Parameters:
\par \plain\f4\fs20\cf0\b 
\tab \tab TimerNr:

\par \tab \tab the name of the timer to be started

\par
\par
\par \plain\f4\fs20\cf0 \tab Macro:
\par \plain\f4\fs20\cf0\b \tab \tab GPT1_vStopTmr(TimerNr)\plain\f4\fs20\cf0
\par \tab Description:
\par \plain\f4\fs20\cf0\i
\tab \tab This macro stops the selected GPT1 timer. The contents of

\par \tab \tab the timer register remain unchanged. The remote control of

\par \tab \tab the selected timer is cleared. The following definitions

\par \tab \tab are available for TimerNr:

\par \tab \tab GPT1_TIMER_2

\par \tab \tab GPT1_TIMER_3

\par \tab \tab GPT1_TIMER_4

\par \plain\f4\fs20\cf0 \tab Returnvalue:
\par \tab \tab \plain\f4\fs20\cf0\b None\plain\f4\fs20\cf0
\par \plain\f4\fs20\cf0 \tab Parameters:
\par \plain\f4\fs20\cf0\b 
\tab \tab TimerNr:

\par \tab \tab The name of the timer to be stopped

\par
\par
\par \plain\f4\fs20\cf0 \tab Macro:
\par \plain\f4\fs20\cf0\b \tab \tab GPT1_vLoadTmr(TimerNr, Value)\plain\f4\fs20\cf0
\par \tab Description:
\par \plain\f4\fs20\cf0\i
\tab \tab This macro loads the selected GPT1 timer with the forwarded

\par \tab \tab value. The timer is not stopped. The access of the CPU to

\par \tab \tab the registers of the timers is of higher priority than a

\par \tab \tab timer increment, a reload or a capture event. The following

\par \tab \tab definitions are available for TimerNr:

\par \tab \tab GPT1_TIMER_2

\par \tab \tab GPT1_TIMER_3

\par \tab \tab GPT1_TIMER_4

\par \plain\f4\fs20\cf0 \tab Returnvalue:
\par \tab \tab \plain\f4\fs20\cf0\b None\plain\f4\fs20\cf0
\par \plain\f4\fs20\cf0 \tab Parameters:
\par \plain\f4\fs20\cf0\b 
\tab \tab TimerNr:

\par \tab \tab The name of the timer to be loaded

\par \tab \tab Value:

\par \tab \tab 16-bit value to be loaded

\par \plain\f4\fs24\cf0 Functions:\f4\fs20\cf0
\par
\par \plain\f4\fs20\cf0 \tab Function:
\par \plain\f4\fs20\cf0\b \tab \tab void GPT1_vInit(void)\plain\f4\fs20\cf0
\par \tab Description:
\par \plain\f4\fs20\cf0\i
\tab \tab This is the initialization function of the GPT1 function

\par \tab \tab library. It is assumed that the SFRs used by this library

\par \tab \tab are in reset state.

\par \plain\f4\fs20\cf0 \tab Returnvalue:
\par \tab \tab \plain\f4\fs20\cf0\b None\plain\f4\fs20\cf0
\par \plain\f4\fs20\cf0 \tab Parameters:
\par \plain\f4\fs20\cf0\b 
\tab \tab None

\par
\par \plain\f4\fs20\cf0 \tab Function:
\par \plain\f4\fs20\cf0\b \tab \tab void GPT1_viTmr3(void)\plain\f4\fs20\cf0
\par \tab Description:
\par \plain\f4\fs20\cf0\i
\tab \tab This is the interrupt service routine for the GPT1 timer 3.

\par \tab \tab It is called up in the case of over or underflow of the

\par \tab \tab timer 3 register.

\par \tab \tab If the incremental interface mode is selected it is called

\par \tab \tab up if count edge or count direction was detected.

\par \tab \tab Please note that you have to add application specific code

\par \tab \tab to this function.

\par \plain\f4\fs20\cf0 \tab Returnvalue:
\par \tab \tab \plain\f4\fs20\cf0\b None\plain\f4\fs20\cf0
\par \plain\f4\fs20\cf0 \tab Parameters:
\par \plain\f4\fs20\cf0\b 
\tab \tab None

\par
\par \plain\f4\fs20\cf0 \tab Function:
\par \plain\f4\fs20\cf0\b \tab \tab void GPT1_viTmr2(void)\plain\f4\fs20\cf0
\par \tab Description:
\par \plain\f4\fs20\cf0\i
\tab \tab This is the interrupt service routine for the GPT1 timer 2.

\par \tab \tab It is called up in the case of over or underflow of the

\par \tab \tab timer 2 register.

\par \tab \tab If the incremental interface mode is selected and the

\par \tab \tab interrupt for this mode is not disabled it is called up if

\par \tab \tab count edge or count direction was detected.

\par \tab \tab Please note that you have to add application specific code

\par \tab \tab to this function.

\par \plain\f4\fs20\cf0 \tab Returnvalue:
\par \tab \tab \plain\f4\fs20\cf0\b None\plain\f4\fs20\cf0
\par \plain\f4\fs20\cf0 \tab Parameters:
\par \plain\f4\fs20\cf0\b 
\tab \tab None

\par
\par \plain\f4\fs24\cf0 Initialization:
\par \plain\f4\fs20\cf0\b
\par
\tab Configuration of Timer Block Prescaler 1:\par 
\par 
\tab Configuration of Timer Block Prescaler 1:\par 
\tab - prescaler for timer block 1 is 4\par 
\par 
\tab Configuration of the GPT1 Core Timer 3:\par 
\tab - timer 3 works in timer mode\par 
\tab - external up/down control is disabled\par 
\tab - prescaler factor is 32\par 
\tab - up/down control bit is reset\par 
\tab - alternate output function T3OUT (P7.0) is disabled\par 
\tab - timer 3 output toggle latch (T3OTL) is set to 0\par 
\par 
\tab - prescaler for timer block 1 is 4\par 
\par 
\tab Configuration of the GPT1 Auxiliary Timer 2:\par 
\tab - timer 2 works in timer mode\par 
\tab - external up/down control is disabled\par 
\tab - prescaler factor is 8\par 
\tab - up/down control bit is reset\par 
\par 
\tab - prescaler for timer block 1 is 4\par 
\par 
\tab Configuration of the GPT1 Auxiliary Timer 4:\par 
\tab - timer 4 works in timer mode\par 
\tab - external up/down control is disabled\par 
\tab - prescaler factor is 4\par 
\tab - up/down control bit is reset\par 
\tab - timer 4 run bit is reset\par 
\par 
\tab - prescaler for timer block 1 is 4\par 
\par 
\tab Configuration of the used GPT1 Port Pins:\par 
\par 
\tab Configuration of the used GPT1 Interrupts:\par 
\tab timer 2 service request node configuration:\par 
\tab - timer 2 interrupt priority level (ILVL) = 14\par 
\tab - timer 2 interrupt group level (GLVL) = 0\par 
\tab - timer 2 group priority extension (GPX) = 0\par 
\par 
\tab Use PEC channel 0 for GPT1 T2 INT:\par 
\tab - normal interrupt\par 
\tab - pointers are not modified\par 
\tab - transfer a word\par 
\tab - service End of PEC interrrupt by a EOP interrupt node is disabled\par 
\tab - channel link mode is disabled\par 
\par 
\tab timer 3 service request node configuration:\par 
\tab - timer 3 interrupt priority level (ILVL) = 13\par 
\tab - timer 3 interrupt group level (GLVL) = 0\par 
\tab - timer 3 group priority extension (GPX) = 0\par 
\par 

\par \plain\f4\fs20\cf0
\par \plain\f4\fs28\cf0\ul General Purpose Timer Unit (GPT2)
\par
\par \plain\f4\fs24\cf0 Macros:\f4\fs20\cf0
\par
\par
\par \plain\f4\fs20\cf0 \tab Macro:
\par \plain\f4\fs20\cf0\b \tab \tab GPT2_vStartTmr(TimerNr)\plain\f4\fs20\cf0
\par \tab Description:
\par \plain\f4\fs20\cf0\i
\tab \tab This macro starts the selected GPT2 timer. The timer

\par \tab \tab continues to count from where it had stopped. The following

\par \tab \tab definitions are available for TimerNr:

\par \tab \tab GPT2_TIMER_5

\par \tab \tab GPT2_TIMER_6

\par \plain\f4\fs20\cf0 \tab Returnvalue:
\par \tab \tab \plain\f4\fs20\cf0\b None\plain\f4\fs20\cf0
\par \plain\f4\fs20\cf0 \tab Parameters:
\par \plain\f4\fs20\cf0\b 
\tab \tab TimerNr:

\par \tab \tab The name of the timer to be started

\par
\par
\par \plain\f4\fs20\cf0 \tab Macro:
\par \plain\f4\fs20\cf0\b \tab \tab GPT2_vStopTmr(TimerNr)\plain\f4\fs20\cf0
\par \tab Description:
\par \plain\f4\fs20\cf0\i
\tab \tab This macro stops the selected GPT2 timer. The contents of

\par \tab \tab the timer register remain unchanged. The remote control of

\par \tab \tab the selected timer is cleared. The following definitions

\par \tab \tab are available for TimerNr:

\par \tab \tab GPT2_TIMER_5

\par \tab \tab GPT2_TIMER_6

\par \plain\f4\fs20\cf0 \tab Returnvalue:
\par \tab \tab \plain\f4\fs20\cf0\b None\plain\f4\fs20\cf0
\par \plain\f4\fs20\cf0 \tab Parameters:
\par \plain\f4\fs20\cf0\b 
\tab \tab TimerNr:

\par \tab \tab The name of the timer to be stopped

\par
\par
\par \plain\f4\fs20\cf0 \tab Macro:
\par \plain\f4\fs20\cf0\b \tab \tab GPT2_vLoadTmr(TimerNr, Value)\plain\f4\fs20\cf0
\par \tab Description:
\par \plain\f4\fs20\cf0\i
\tab \tab This macro loads the selected GPT2 timer with the forwarded

\par \tab \tab value. The timer is not stopped. The access of the CPU to

\par \tab \tab the registers of the timers is of higher priority than a

\par \tab \tab timer increment, a reload or a capture event. The following

\par \tab \tab definitions are available for TimerNr:

\par \tab \tab GPT2_TIMER_5

\par \tab \tab GPT2_TIMER_6

\par \plain\f4\fs20\cf0 \tab Returnvalue:
\par \tab \tab \plain\f4\fs20\cf0\b None\plain\f4\fs20\cf0
\par \plain\f4\fs20\cf0 \tab Parameters:
\par \plain\f4\fs20\cf0\b 
\tab \tab TimerNr:

\par \tab \tab The name of the timer to be loaded

\par \tab \tab Value:

\par \tab \tab 16-bit value to be loaded

\par \plain\f4\fs24\cf0 Functions:\f4\fs20\cf0
\par
\par \plain\f4\fs20\cf0 \tab Function:
\par \plain\f4\fs20\cf0\b \tab \tab void GPT2_vInit(void)\plain\f4\fs20\cf0
\par \tab Description:
\par \plain\f4\fs20\cf0\i
\tab \tab This is the initialization function of the GPT2 function

\par \tab \tab library. It is assumed that the SFRs used by this library

\par \tab \tab are in reset state.

\par \plain\f4\fs20\cf0 \tab Returnvalue:
\par \tab \tab \plain\f4\fs20\cf0\b None\plain\f4\fs20\cf0
\par \plain\f4\fs20\cf0 \tab Parameters:
\par \plain\f4\fs20\cf0\b 
\tab \tab None

\par
\par \plain\f4\fs20\cf0 \tab Function:
\par \plain\f4\fs20\cf0\b \tab \tab void GPT2_viTmr6(void)\plain\f4\fs20\cf0
\par \tab Description:
\par \plain\f4\fs20\cf0\i
\tab \tab This is the interrupt service routine for the GPT2 timer 6.

\par \tab \tab It is called up in the case of over or underflow of the

\par \tab \tab timer 6 register.

\par \tab \tab Please note that you have to add application specific code

\par \tab \tab to this function.

\par \plain\f4\fs20\cf0 \tab Returnvalue:
\par \tab \tab \plain\f4\fs20\cf0\b None\plain\f4\fs20\cf0
\par \plain\f4\fs20\cf0 \tab Parameters:
\par \plain\f4\fs20\cf0\b 
\tab \tab None

\par
\par \plain\f4\fs20\cf0 \tab Function:
\par \plain\f4\fs20\cf0\b \tab \tab void GPT2_viTmr5(void)\plain\f4\fs20\cf0
\par \tab Description:
\par \plain\f4\fs20\cf0\i
\tab \tab This is the interrupt service routine for the GPT2 timer 5.

\par \tab \tab It is called up in the case of over or underflow of the

\par \tab \tab timer 5 register.

\par \tab \tab Please note that you have to add application specific code

\par \tab \tab to this function.

\par \plain\f4\fs20\cf0 \tab Returnvalue:
\par \tab \tab \plain\f4\fs20\cf0\b None\plain\f4\fs20\cf0
\par \plain\f4\fs20\cf0 \tab Parameters:
\par \plain\f4\fs20\cf0\b 
\tab \tab None

\par
\par \plain\f4\fs24\cf0 Initialization:
\par \plain\f4\fs20\cf0\b
\par
\tab Configuration of Timer Block Prescaler 1:\par 
\par 
\tab Configuration of Timer Block Prescaler 2:\par 
\tab - prescaler for timer block 2 is 4\par 
\par 
\tab Configuration of the GPT2 Core Timer 5:\par 
\tab - timer 5 works in timer mode\par 
\tab - prescaler factor is 128\par 
\tab - up/down control bit is reset\par 
\tab - external up/down control is disabled\par 
\tab - timer 5 remote control is disabled\par 
\par 
\tab Configuration of the GPT2 Core Timer 6:\par 
\tab - timer 6 works in timer mode\par 
\tab - prescaler factor is 128\par 
\tab - up/down control bit is reset\par 
\tab - external up/down control is disabled\par 
\tab - alternate output function T6OUT (P6.2) is disabled\par 
\tab - alternate output function T6OUT (P7.0) is disabled\par 
\tab - timer 6 output toggle latch (T6OTL) is set to 0\par 
\tab - timer 6 is not cleared on a capture\par 
\par 
\tab Configuration of the GPT2 CAPREL:\par 
\tab - capture T5 into CAPREL is disabled\par 
\tab - capture trigger from pin CAPIN\par 
\tab - capure is disabled\par 
\tab - timer 5 is not cleared on a capture\par 
\tab - timer 5 is just captured without any correction\par 
\par 
\tab Configuration of the used GPT2 Port Pins:\par 
\par 
\tab Configuration of the used GPT2 Interrupts:\par 
\tab timer 5 service request node configuration:\par 
\tab - timer 5 interrupt priority level (ILVL) = 11\par 
\tab - timer 5 interrupt group level (GLVL) = 0\par 
\tab - timer 5 group priority extension (GPX) = 0\par 
\par 
\tab timer 6 service request node configuration:\par 
\tab - timer 6 interrupt priority level (ILVL) = 12\par 
\tab - timer 6 interrupt group level (GLVL) = 0\par 
\tab - timer 6 group priority extension (GPX) = 0\par 
\par 

\par \plain\f4\fs20\cf0
\par \plain\f4\fs28\cf0\ul Analog / Digital Converter  (ADC0)
\par
\par \plain\f4\fs24\cf0 Macros:\f4\fs20\cf0
\par \plain\f4\fs24\cf0 Functions:\f4\fs20\cf0
\par
\par \plain\f4\fs20\cf0 \tab Function:
\par \plain\f4\fs20\cf0\b \tab \tab void ADC0_vInit(void)\plain\f4\fs20\cf0
\par \tab Description:
\par \plain\f4\fs20\cf0\i
\tab \tab This is the initialization function of the ADC function

\par \tab \tab library. It is assumed that the SFRs used by this library

\par \tab \tab are in reset state.

\par \tab \tab Following SFR fields will be initialized:

\par \tab \tab GLOBCTR  - Global Control

\par \tab \tab RSPR0    - Priority and Arbitration Register

\par \tab \tab ASENR    - Arbitration slot enable register

\par \tab \tab CHCTRx   - Channel Control Register x

\par \tab \tab RCRx     - Result Control Register x

\par \tab \tab KSCFG    - Module configuration Register

\par \tab \tab INPCR    - Input class Registers

\par \tab \tab CHINPRx  - Channel Interrupt register

\par \tab \tab EVINPRx  - Event Interrupt register

\par \tab \tab SYNCTR   - Synchronisation control register

\par \tab \tab LCBRx    - Limit check boundary register

\par \tab \tab PISEL    - Port input selection

\par \tab \tab QMR0     - Sequential 0 mode register

\par \tab \tab CRMR1    - Parallel mode register

\par \tab \tab QMR2     - Sequential 2 mode register

\par \plain\f4\fs20\cf0 \tab Returnvalue:
\par \tab \tab \plain\f4\fs20\cf0\b None\plain\f4\fs20\cf0
\par \plain\f4\fs20\cf0 \tab Parameters:
\par \plain\f4\fs20\cf0\b 
\tab \tab None

\par
\par \plain\f4\fs20\cf0 \tab Function:
\par \plain\f4\fs20\cf0\b \tab \tab void ADC0_vStartSeq0ReqChNum(ubyte ubExtTrg, ubyte\plain\f4\fs20\cf0
\par \tab Description:
\par \plain\f4\fs20\cf0\i
\tab \tab This function starts the conversion of the requested

\par \tab \tab channel.

\par \tab \tab NOTE -

\par \tab \tab Before passing ubEnIntr argument as 1,make sure that Seq 0

\par \tab \tab source interrupt is enabled.

\par \tab \tab External Trigger -> 0,Indicates software trigger

\par \tab \tab (Conversion starts once this function is executed)

\par \plain\f4\fs20\cf0 \tab Returnvalue:
\par \tab \tab \plain\f4\fs20\cf0\b None\plain\f4\fs20\cf0
\par \plain\f4\fs20\cf0 \tab Parameters:
\par \plain\f4\fs20\cf0\b 
\tab \tab ubExtTrg:

\par \tab \tab External Trigger : defines external trigger.

\par \tab \tab ubEnIntr:

\par \tab \tab Enable Source Interrupt : defines source interrupt

\par \tab \tab ubRFill:

\par \tab \tab Refill : defines the refill

\par \tab \tab ubChannelNum:

\par \tab \tab Channel number : Name of the Request Channel Number (0 -

\par \tab \tab 15)- see macros defined in the header file

\par
\par \plain\f4\fs24\cf0 Initialization:
\par \plain\f4\fs20\cf0\b
\par
\tab Configuration of ADC0 kernel configuration register:\par 
\par 
\tab - the ADC module clock is enabled\par 
\tab - the ADC module clock = 80.00 MHz\par 
\tab \par 
\par 
\tab Configure global control register:\par 
\tab --- Conversion Timing -----------------\par 
\tab - conversion time (CTC)    = 02.13 us\par 
\par 
\tab _Analog clock is 1/10th of module clock and digital clock is 1/2 times\par 
\tab of module clock\par 
\par 
\tab - the permanent arbitration mode is selected\par 
\par 
\tab Configuration of Arbitration Slot enable register and also the Source\par 
\tab Priority register:\par 
\tab - Arbitration Slot 0 is enabled\par 
\par 
\tab - Arbitration Slot 1 is disabled\par 
\par 
\tab - Arbitration Slot 2 is disabled\par 
\par 
\tab - the priority of request source 0 is low\par 
\tab - the wait-for-start mode is selected for source 0\par 
\tab - the priority of request source 1 is low\par 
\tab - the wait-for-start mode is selected for source 1\par 
\tab - the priority of request source 2 is low\par 
\tab - the wait-for-start mode is selected for source 2\par 
\par 
\tab Configuration of Channel Control Registers:\par 
\tab Configuration of Channel 0\par 
\tab - the result register0 is selected\par 
\tab - the limit check 0 is selected\par 
\par 
\tab - the reference voltage selected is Standard Voltage (Varef)\par 
\par 
\tab - the input class selected is Input Class 0\par 
\par 
\tab - LCBR0 is selected as upper boundary\par 
\par 
\tab - LCBR1 is selected as lower boundary\par 
\par 
\tab Configuration of Sample Time and Resolution:\par 
\par 
\tab 10 bit resolution selected\par 
\par 
\tab 10 bit resolution selected\par 
\par 
\tab Configuration of Result Control Registers:\par 
\tab Configuration of Result Control Register 0\par 
\tab - the data reduction filter is disabled\par 
\tab - the event interrupt is disabled\par 
\tab - the wait-for-read mode is disabled\par 
\par 
\tab - the FIFO functionality is disabled\par 
\par 
\tab Configuration of Result Control Register 1\par 
\tab - the data reduction filter is disabled\par 
\tab - the event interrupt is disabled\par 
\tab - the wait-for-read mode is disabled\par 
\par 
\tab - the FIFO functionality is disabled\par 
\par 
\tab Configuration of Result Control Register 2\par 
\tab - the data reduction filter is disabled\par 
\tab - the event interrupt is disabled\par 
\tab - the wait-for-read mode is disabled\par 
\par 
\tab - the FIFO functionality is disabled\par 
\par 
\tab Configuration of Result Control Register 3\par 
\tab - the data reduction filter is disabled\par 
\tab - the event interrupt is disabled\par 
\tab - the wait-for-read mode is disabled\par 
\par 
\tab - the FIFO functionality is disabled\par 
\par 
\tab Configuration of Result Control Register 4\par 
\tab - the data reduction filter is disabled\par 
\tab - the event interrupt is disabled\par 
\tab - the wait-for-read mode is disabled\par 
\par 
\tab - the FIFO functionality is disabled\par 
\par 
\tab Configuration of Result Control Register 5\par 
\tab - the data reduction filter is disabled\par 
\tab - the event interrupt is disabled\par 
\tab - the wait-for-read mode is disabled\par 
\par 
\tab - the FIFO functionality is disabled\par 
\par 
\tab Configuration of Result Control Register 6\par 
\tab - the data reduction filter is disabled\par 
\tab - the event interrupt is disabled\par 
\tab - the wait-for-read mode is disabled\par 
\par 
\tab - the FIFO functionality is disabled\par 
\par 
\tab Configuration of Result Control Register 7\par 
\tab - the data reduction filter is disabled\par 
\tab - the event interrupt is disabled\par 
\tab - the wait-for-read mode is disabled\par 
\par 
\tab - the FIFO functionality is disabled\par 
\par 
\tab Configuration of Channel Interrupt Node Pointer Register:\par 
\tab - the SR0 line become activated if channel 0 interrupt is generated\par 
\par 
\tab Configuration of Event Interrupt Node Pointer Register for Source\par 
\tab Interrupts:\par 
\tab - the SR 0 line become activated if the event 0 interrupt is generated\par 
\par 
\tab Configuration of Event Interrupt Node Pointer Register for Result\par 
\tab Interrupts:\par 
\par 
\tab Configuration of Service Request Nodes 0 - 3 :\par 
\par 
\tab Configuration of Limit Check Boundary:\par 
\par 
\tab Configuration of Gating source and External Trigger Control:\par 
\tab - No Gating source selected for Arbitration Source 0\par 
\par 
\tab - the trigger input selection is not enabled for source 0\par 
\par 
\tab - No Gating source selected for Arbitration Source 1\par 
\par 
\tab - the trigger input TRSEL selection is not enabled for Source 1\par 
\par 
\tab - No Gating source selected for Arbitration Source 2\par 
\par 
\tab - the trigger input TRSEL selection is not enabled for Source 2\par 
\par 
\tab Configuration of Conversion Queue Mode Register:Sequential Source 0\par 
\tab - the gating line is permanently Enabled\par 
\tab - the external trigger is disabled\par 
\par 
\tab Configuration of Conversion Queue Mode Register:Sequential Source 2\par 
\tab - the gating line is permanently Disabled\par 
\tab - the external trigger is disabled\par 
\tab - the trigger mode 0 is selected\par 
\par 
\tab Configuration of Conversion Request Mode Registers:Parallel Source\par 
\tab - the gating line is permanently Disabled\par 
\tab - the external trigger is disabled\par 
\tab - the source interrupt is disabled\par 
\tab - the autoscan functionality is disabled\par 
\par 
\tab Configuration of Synchronisation Registers:\par 
\tab - ADC0 is master\par 
\par 

\par \plain\f4\fs20\cf0
\par \plain\f4\fs28\cf0\ul Analog / Digital Converter (ADC1)
\par
\par \plain\f4\fs24\cf0 Macros:\f4\fs20\cf0
\par \plain\f4\fs24\cf0 Functions:\f4\fs20\cf0
\par
\par \plain\f4\fs20\cf0 \tab Function:
\par \plain\f4\fs20\cf0\b \tab \tab void ADC1_vInit(void)\plain\f4\fs20\cf0
\par \tab Description:
\par \plain\f4\fs20\cf0\i
\tab \tab This is the initialization function of the ADC function

\par \tab \tab library. It is assumed that the SFRs used by this library

\par \tab \tab are in reset state.

\par \tab \tab Following SFR fields will be initialized:

\par \tab \tab GLOBCTR  - Global Control

\par \tab \tab RSPR0    - Priority and Arbitration Register

\par \tab \tab ASENR    - Arbitration slot enable register

\par \tab \tab CHCTRx   - Channel Control Register x

\par \tab \tab RCRx     - Result Control Register x

\par \tab \tab KSCFG    - Module configuration Register

\par \tab \tab INPCR    - Input class Registers

\par \tab \tab CHINPRx  - Channel Interrupt register

\par \tab \tab EVINPRx  - Event Interrupt register

\par \tab \tab SYNCTR   - Synchronisation control register

\par \tab \tab LCBRx    - Limit check boundary register

\par \tab \tab PISEL    - Port input selection

\par \tab \tab QMR0     - Sequential 0 mode register

\par \tab \tab CRMR1    - Parallel mode register

\par \tab \tab QMR2     - Sequential 2 mode register

\par \plain\f4\fs20\cf0 \tab Returnvalue:
\par \tab \tab \plain\f4\fs20\cf0\b None\plain\f4\fs20\cf0
\par \plain\f4\fs20\cf0 \tab Parameters:
\par \plain\f4\fs20\cf0\b 
\tab \tab None

\par
\par \plain\f4\fs20\cf0 \tab Function:
\par \plain\f4\fs20\cf0\b \tab \tab void ADC1_vStartSeq0ReqChNum(ubyte ubExtTrg, ubyte\plain\f4\fs20\cf0
\par \tab Description:
\par \plain\f4\fs20\cf0\i
\tab \tab This function starts the conversion of the requested

\par \tab \tab channel.

\par \tab \tab NOTE -

\par \tab \tab Before passing ubEnIntr argument as 1,make sure that Seq 0

\par \tab \tab source interrupt is enabled.

\par \tab \tab External Trigger -> 0,Indicates software trigger

\par \tab \tab (Conversion starts once this function is executed)

\par \plain\f4\fs20\cf0 \tab Returnvalue:
\par \tab \tab \plain\f4\fs20\cf0\b None\plain\f4\fs20\cf0
\par \plain\f4\fs20\cf0 \tab Parameters:
\par \plain\f4\fs20\cf0\b 
\tab \tab ubExtTrg:

\par \tab \tab External Trigger : defines external trigger.

\par \tab \tab ubEnIntr:

\par \tab \tab Enable Source Interrupt : defines source interrupt

\par \tab \tab ubRFill:

\par \tab \tab Refill : defines the refill

\par \tab \tab ubChannelNum:

\par \tab \tab Channel number : Name of the Request Channel Number (0 -

\par \tab \tab 7)- see macros defined in the header file

\par
\par \plain\f4\fs24\cf0 Initialization:
\par \plain\f4\fs20\cf0\b
\par
\tab Configuration of ADC0 kernel configuration register:\par 
\par 
\tab - the ADC module clock is enabled\par 
\tab - the ADC module clock = 80.00 MHz\par 
\tab \par 
\par 
\tab Configure global control register:\par 
\tab --- Conversion Timing -----------------\par 
\tab - conversion time (CTC)    = 02.13 us\par 
\par 
\tab _Analog clock is 1/10th of module clock and digital clock is 1/2 times\par 
\tab of module clock\par 
\par 
\tab - the permanent arbitration mode is selected\par 
\par 
\tab Configuration of Arbitration Slot enable register and also the Source\par 
\tab Priority register:\par 
\tab - Arbitration Slot 0 is enabled\par 
\par 
\tab - Arbitration Slot 1 is disabled\par 
\par 
\tab - Arbitration Slot 2 is disabled\par 
\par 
\tab - the priority of request source 0 is low\par 
\tab - the wait-for-start mode is selected for source 0\par 
\tab - the priority of request source 1 is low\par 
\tab - the wait-for-start mode is selected for source 1\par 
\tab - the priority of request source 2 is low\par 
\tab - the wait-for-start mode is selected for source 2\par 
\par 
\tab Configuration of Channel Control Registers:\par 
\tab Configuration of Channel 0\par 
\tab - the result register0 is selected\par 
\tab - the limit check 0 is selected\par 
\par 
\tab - the reference voltage selected is Standard Voltage (Varef)\par 
\par 
\tab - the input class selected is Input Class 0\par 
\par 
\tab - LCBR0 is selected as upper boundary\par 
\par 
\tab - LCBR1 is selected as lower boundary\par 
\par 
\tab Configuration of Channel 2\par 
\tab - the result register2 is selected\par 
\tab - the limit check 0 is selected\par 
\par 
\tab - the reference voltage selected is Standard Voltage (Varef)\par 
\par 
\tab - the input class selected is Input Class 0\par 
\par 
\tab - LCBR0 is selected as upper boundary\par 
\par 
\tab - LCBR1 is selected as lower boundary\par 
\par 
\tab Configuration of Channel 4\par 
\tab - the result register4 is selected\par 
\tab - the limit check 0 is selected\par 
\par 
\tab - the reference voltage selected is Standard Voltage (Varef)\par 
\par 
\tab - the input class selected is Input Class 0\par 
\par 
\tab - LCBR0 is selected as upper boundary\par 
\par 
\tab - LCBR1 is selected as lower boundary\par 
\par 
\tab Configuration of Channel 5\par 
\tab - the result register5 is selected\par 
\tab - the limit check 0 is selected\par 
\par 
\tab - the reference voltage selected is Standard Voltage (Varef)\par 
\par 
\tab - the input class selected is Input Class 0\par 
\par 
\tab - LCBR0 is selected as upper boundary\par 
\par 
\tab - LCBR1 is selected as lower boundary\par 
\par 
\tab Configuration of Channel 6\par 
\tab - the result register6 is selected\par 
\tab - the limit check 0 is selected\par 
\par 
\tab - the reference voltage selected is Standard Voltage (Varef)\par 
\par 
\tab - the input class selected is Input Class 0\par 
\par 
\tab - LCBR0 is selected as upper boundary\par 
\par 
\tab - LCBR1 is selected as lower boundary\par 
\par 
\tab Configuration of Sample Time and Resolution:\par 
\par 
\tab 10 bit resolution selected\par 
\par 
\tab 10 bit resolution selected\par 
\par 
\tab Configuration of Result Control Registers:\par 
\tab Configuration of Result Control Register 0\par 
\tab - the data reduction filter is disabled\par 
\tab - the event interrupt is disabled\par 
\tab - the wait-for-read mode is disabled\par 
\par 
\tab - the FIFO functionality is disabled\par 
\par 
\tab Configuration of Result Control Register 1\par 
\tab - the data reduction filter is disabled\par 
\tab - the event interrupt is disabled\par 
\tab - the wait-for-read mode is disabled\par 
\par 
\tab - the FIFO functionality is disabled\par 
\par 
\tab Configuration of Result Control Register 2\par 
\tab - the data reduction filter is disabled\par 
\tab - the event interrupt is disabled\par 
\tab - the wait-for-read mode is disabled\par 
\par 
\tab - the FIFO functionality is disabled\par 
\par 
\tab Configuration of Result Control Register 3\par 
\tab - the data reduction filter is disabled\par 
\tab - the event interrupt is disabled\par 
\tab - the wait-for-read mode is disabled\par 
\par 
\tab - the FIFO functionality is disabled\par 
\par 
\tab Configuration of Result Control Register 4\par 
\tab - the data reduction filter is disabled\par 
\tab - the event interrupt is disabled\par 
\tab - the wait-for-read mode is disabled\par 
\par 
\tab - the FIFO functionality is disabled\par 
\par 
\tab Configuration of Result Control Register 5\par 
\tab - the data reduction filter is disabled\par 
\tab - the event interrupt is disabled\par 
\tab - the wait-for-read mode is disabled\par 
\par 
\tab - the FIFO functionality is disabled\par 
\par 
\tab Configuration of Result Control Register 6\par 
\tab - the data reduction filter is disabled\par 
\tab - the event interrupt is disabled\par 
\tab - the wait-for-read mode is disabled\par 
\par 
\tab - the FIFO functionality is disabled\par 
\par 
\tab Configuration of Result Control Register 7\par 
\tab - the data reduction filter is disabled\par 
\tab - the event interrupt is disabled\par 
\tab - the wait-for-read mode is disabled\par 
\par 
\tab - the FIFO functionality is disabled\par 
\par 
\tab Configuration of Channel Interrupt Node Pointer Register:\par 
\tab - the SR0 line become activated if channel 0 interrupt is generated\par 
\par 
\tab - the SR0 line become activated if channel 2 interrupt is generated\par 
\par 
\tab - the SR0 line become activated if channel 4 interrupt is generated\par 
\par 
\tab - the SR0 line become activated if channel 5 interrupt is generated\par 
\par 
\tab - the SR0 line become activated if channel 6 interrupt is generated\par 
\par 
\tab Configuration of Event Interrupt Node Pointer Register for Source\par 
\tab Interrupts:\par 
\tab - the SR 0 line become activated if the event 0 interrupt is generated\par 
\par 
\tab Configuration of Event Interrupt Node Pointer Register for Result\par 
\tab Interrupts:\par 
\par 
\tab Configuration of Service Request Nodes 0 - 3 :\par 
\par 
\tab Configuration of Limit Check Boundary:\par 
\par 
\tab Configuration of Gating source and External Trigger Control:\par 
\tab - No Gating source selected for Arbitration Source 0\par 
\par 
\tab - the trigger input selection is not enabled for source 0\par 
\par 
\tab - No Gating source selected for Arbitration Source 1\par 
\par 
\tab - the trigger input TRSEL selection is not enabled for Source 1\par 
\par 
\tab - No Gating source selected for Arbitration Source 2\par 
\par 
\tab - the trigger input TRSEL selection is not enabled for Source 2\par 
\par 
\tab Configuration of Conversion Queue Mode Register:Sequential Source 0\par 
\tab - the gating line is permanently Enabled\par 
\tab - the external trigger is disabled\par 
\par 
\tab Configuration of Conversion Queue Mode Register:Sequential Source 2\par 
\tab - the gating line is permanently Disabled\par 
\tab - the external trigger is disabled\par 
\tab - the trigger mode 0 is selected\par 
\par 
\tab Configuration of Conversion Request Mode Registers:Parallel Source\par 
\tab - the gating line is permanently Disabled\par 
\tab - the external trigger is disabled\par 
\tab - the source interrupt is disabled\par 
\tab - the autoscan functionality is disabled\par 
\par 
\tab Configuration of Synchronisation Registers:\par 
\tab - ADC1 is master\par 
\par 

\par \plain\f4\fs20\cf0
\par \plain\f4\fs28\cf0\ul MultiCAN Module (CAN)
\par
\par \plain\f4\fs24\cf0 Macros:\f4\fs20\cf0
\par
\par
\par \plain\f4\fs20\cf0 \tab Macro:
\par \plain\f4\fs20\cf0\b \tab \tab CAN_ubNewData(ObjNr)\plain\f4\fs20\cf0
\par \tab Description:
\par \plain\f4\fs20\cf0\i
\tab \tab This function checks whether the selected RECEIVE OBJECT

\par \tab \tab has received a new message. If so the function returns the

\par \tab \tab value '1'.

\par \plain\f4\fs20\cf0 \tab Returnvalue:
\par \tab \tab \plain\f4\fs20\cf0\b 1 the message object has received a new message, else 0\plain\f4\fs20\cf0
\par \plain\f4\fs20\cf0 \tab Parameters:
\par \plain\f4\fs20\cf0\b 
\tab \tab ObjNr:

\par \tab \tab Number of the message object (0-254)

\par \plain\f4\fs24\cf0 Functions:\f4\fs20\cf0
\par
\par \plain\f4\fs20\cf0 \tab Function:
\par \plain\f4\fs20\cf0\b \tab \tab void CAN_vInit(void)\plain\f4\fs20\cf0
\par \tab Description:
\par \plain\f4\fs20\cf0\i
\tab \tab This is the initialization function of the CAN function

\par \tab \tab library. It is assumed that the SFRs used by this library

\par \tab \tab are in reset state.

\par \plain\f4\fs20\cf0 \tab Returnvalue:
\par \tab \tab \plain\f4\fs20\cf0\b None\plain\f4\fs20\cf0
\par \plain\f4\fs20\cf0 \tab Parameters:
\par \plain\f4\fs20\cf0\b 
\tab \tab None

\par
\par \plain\f4\fs20\cf0 \tab Function:
\par \plain\f4\fs20\cf0\b \tab \tab void CAN_vGetMsgObj(ubyte ubObjNr, stCAN_SWObj *pstObj)\plain\f4\fs20\cf0
\par \tab Description:
\par \plain\f4\fs20\cf0\i
\tab \tab This function fills the forwarded SW message object with

\par \tab \tab the content of the chosen HW message object.

\par \tab \tab For Receive Message object use function CAN_vReleaseObj, to

\par \tab \tab release the message object.

\par \tab \tab The structure of the SW message object is defined in the

\par \tab \tab header file CAN.h (see stCAN_SWObj).

\par \plain\f4\fs20\cf0 \tab Returnvalue:
\par \tab \tab \plain\f4\fs20\cf0\b None\plain\f4\fs20\cf0
\par \plain\f4\fs20\cf0 \tab Parameters:
\par \plain\f4\fs20\cf0\b 
\tab \tab ubObjNr:

\par \tab \tab Number of the message object to be read (0-254)

\par \tab \tab *pstObj:

\par \tab \tab Pointer on a message object to be filled by this function

\par
\par \plain\f4\fs20\cf0 \tab Function:
\par \plain\f4\fs20\cf0\b \tab \tab void CAN_vTransmit(ubyte ubObjNr)\plain\f4\fs20\cf0
\par \tab Description:
\par \plain\f4\fs20\cf0\i
\tab \tab This function triggers the CAN controller to send the

\par \tab \tab selected message.

\par \tab \tab If the selected message object is a TRANSMIT OBJECT then

\par \tab \tab this function triggers the sending of a data frame. If

\par \tab \tab however the selected message object is a RECEIVE OBJECT

\par \tab \tab this function triggers the sending of a remote frame.

\par \plain\f4\fs20\cf0 \tab Returnvalue:
\par \tab \tab \plain\f4\fs20\cf0\b None\plain\f4\fs20\cf0
\par \plain\f4\fs20\cf0 \tab Parameters:
\par \plain\f4\fs20\cf0\b 
\tab \tab ubObjNr:

\par \tab \tab Number of the message object (0-254)

\par
\par \plain\f4\fs20\cf0 \tab Function:
\par \plain\f4\fs20\cf0\b \tab \tab void CAN_vLoadData(ubyte ubObjNr, ubyte *ubpubData)\plain\f4\fs20\cf0
\par \tab Description:
\par \plain\f4\fs20\cf0\i
\tab \tab If a hardware TRANSMIT OBJECT has to be loaded with data

\par \tab \tab but not with a new identifier, this function may be used

\par \tab \tab instead of the function CAN_vConfigMsgObj. The message

\par \tab \tab object should be accessed by calling the function

\par \tab \tab CAN_ubRequestMsgObj before calling this function. This

\par \tab \tab prevents the CAN controller from working with invalid data.

\par \plain\f4\fs20\cf0 \tab Returnvalue:
\par \tab \tab \plain\f4\fs20\cf0\b None\plain\f4\fs20\cf0
\par \plain\f4\fs20\cf0 \tab Parameters:
\par \plain\f4\fs20\cf0\b 
\tab \tab ubObjNr:

\par \tab \tab Number of the message object to be configured (0-254)

\par \tab \tab *ubpubData:

\par \tab \tab Pointer on a data buffer

\par
\par
\par \plain\f4\fs20\cf0 \tab Macro:
\par \plain\f4\fs20\cf0\b \tab \tab CAN_viSRN0()\plain\f4\fs20\cf0
\par \tab Description:
\par \plain\f4\fs20\cf0\i
\tab \tab 

\par \plain\f4\fs20\cf0 \tab Returnvalue:
\par \tab \tab \plain\f4\fs20\cf0\b \plain\f4\fs20\cf0
\par \plain\f4\fs20\cf0 \tab Parameters:
\par \plain\f4\fs20\cf0\b 
\tab \tab None

\par
\par \plain\f4\fs24\cf0 Initialization:
\par \plain\f4\fs20\cf0\b
\par
\tab Configuration of Kernel State Configuration Register:\par 
\tab - Enable the CAN module(MODEN)\par 
\tab - Enable Bit Protection for MODEN\par 
\par 
\tab Configuration of the Module Clock:\par 
\tab - the CAN module clock = 40.00 MHz\par 
\tab - Normal divider mode selected\par 
\par 
\tab Panel Control\par 
\tab - wait until Panel has finished the initialisation\par 
\par 
\tab Configuration of CAN Node 0:\par 
\par 
\tab General Configuration of the Node 0:\par 
\tab - set INIT and CCE\par 
\par 
\tab - load NODE 0 interrupt pointer register\par 
\par 
\tab Configuration of the used CAN Port Pins:\par 
\tab - Loop-back mode is disabled\par 
\tab - P2.0 is used for CAN0 Receive input(RXDC0C)\par 
\tab - P2.1 is used for CAN0 Transmit output(TXDC0C)\par 
\par 
\tab Configuration of the Node 0 Baud Rate:\par 
\tab - required baud rate = 500.000 kbaud\par 
\tab - real baud rate     = 500.000 kbaud\par 
\tab - sample point       = 60.00 %\par 
\tab - there are 5 time quanta before sample point\par 
\tab - there are 4 time quanta after sample point\par 
\tab - the (re)synchronization jump width is 2 time quanta\par 
\par 
\tab Configuration of the Node 0 Error Counter:\par 
\tab - the error warning threshold value (warning level) is 96\par 
\par 
\tab Configuration of the Frame Counter:\par 
\tab - Frame Counter Mode: the counter is incremented upon the reception\par 
\tab and transmission of frames\par 
\tab - frame counter: 0x0000\par 
\par 
\tab Configuration of CAN Node 1:\par 
\par 
\tab General Configuration of the Node 1:\par 
\tab - set INIT and CCE\par 
\par 
\tab - load NODE 1 interrupt pointer register\par 
\par 
\tab Configuration of the used CAN Port Pins:\par 
\tab - Loop-back mode is disabled\par 
\tab - P0.4 is used for CAN1 Receive input(RXDC1B)\par 
\tab - P0.6 is used for CAN1 Transmit Output(TXDC1A)\par 
\par 
\tab Configuration of the Node 1 Baud Rate:\par 
\tab - required baud rate = 500.000 kbaud\par 
\tab - real baud rate     = 500.000 kbaud\par 
\tab - sample point       = 60.00 %\par 
\tab - there are 5 time quanta before sample point\par 
\tab - there are 4 time quanta after sample point\par 
\tab - the (re)synchronization jump width is 2 time quanta\par 
\par 
\tab Configuration of the Node 1 Error Counter:\par 
\tab - the error warning threshold value (warning level) is 96\par 
\par 
\tab Configuration of the Frame Counter:\par 
\tab - Frame Counter Mode: the counter is incremented upon the reception\par 
\tab and transmission of frames\par 
\tab - frame counter: 0x0000\par 
\par 
\tab Configuration of CAN Node 2:\par 
\par 
\tab General Configuration of the Node 2:\par 
\tab - set INIT and CCE\par 
\par 
\tab - load NODE 2 interrupt pointer register\par 
\par 
\tab Configuration of the used CAN Port Pins:\par 
\tab - Loop-back mode is disabled\par 
\tab - P4.3 is used for CAN2 Receive inputA(RXDC2A)\par 
\tab - P4.2 is used for CAN2 Transmit output(TXDC2B)\par 
\par 
\tab Configuration of the Node 2 Baud Rate:\par 
\tab - required baud rate = 500.000 kbaud\par 
\tab - real baud rate     = 500.000 kbaud\par 
\tab - sample point       = 60.00 %\par 
\tab - there are 5 time quanta before sample point\par 
\tab - there are 4 time quanta after sample point\par 
\tab - the (re)synchronization jump width is 2 time quanta\par 
\par 
\tab Configuration of the Node 2 Error Counter:\par 
\tab - the error warning threshold value (warning level) is 96\par 
\par 
\tab Configuration of the Frame Counter:\par 
\tab - Frame Counter Mode: the counter is incremented upon the reception\par 
\tab and transmission of frames\par 
\tab - frame counter: 0x0000\par 
\par 
\tab Configuration of CAN Node 3:\par 
\par 
\tab General Configuration of the Node 3:\par 
\tab - set INIT and CCE\par 
\par 
\tab Configuration of CAN Node 4:\par 
\par 
\tab General Configuration of the Node 4:\par 
\tab - set INIT and CCE\par 
\par 
\tab Configuration of CAN Node 5:\par 
\par 
\tab General Configuration of the Node 5:\par 
\tab - set INIT and CCE\par 
\par 
\tab Configuration of the CAN Message Object List Structure:\par 
\par 
\tab Allocate MOs for list 1:\par 
\par 
\tab Configuration of the CAN Message Objects 0 - 254:\par 
\tab Configuration of Message Object 0:\par 
\par 
\tab General Configuration of the Message Object 0 :\par 
\tab - message object 0 is valid\par 
\tab - message object is used as receive object\par 
\tab - this message object is assigned to list 1 (node 0)\par 
\par 
\tab Configuration of Message Object 0 Arbitration:\par 
\tab - priority class 1; transmit acceptance filtering is based on the list\par 
\tab order\par 
\tab - standard 11-bit identifier\par 
\tab - identifier 11-bit:      0x316\par 
\par 
\tab Configuration of Message Object 0 acceptance mask:\par 
\tab - only accept receive frames with matching IDE bit\par 
\tab - acceptance mask 11-bit: 0x7FF\par 
\par 
\tab Configuration of Message Object 0 interrupt pointer:\par 
\tab - use message pending register 0 bit position 0\par 
\tab - receive interrupt node pointer: MultiCAN SRN 0\par 
\par 
\tab Configuration of Message Object 0 FIFO/Gateway pointer:\par 
\par 
\tab Configuration of Message Object 0 Function control:\par 
\tab - this object is a STANDARD MESSAGE OBJECT\par 
\tab - 8 valid data bytes\par 
\tab - enable receive interrupt; bit RXPND is set after successful\par 
\tab reception of a frame\par 
\par 
\tab Configuration of Message Object 1:\par 
\par 
\tab General Configuration of the Message Object 1 :\par 
\tab - message object 1 is valid\par 
\tab - message object is used as receive object\par 
\tab - this message object is assigned to list 1 (node 0)\par 
\par 
\tab Configuration of Message Object 1 Arbitration:\par 
\tab - priority class 1; transmit acceptance filtering is based on the list\par 
\tab order\par 
\tab - standard 11-bit identifier\par 
\tab - identifier 11-bit:      0x326\par 
\par 
\tab Configuration of Message Object 1 acceptance mask:\par 
\tab - only accept receive frames with matching IDE bit\par 
\tab - acceptance mask 11-bit: 0x7FF\par 
\par 
\tab Configuration of Message Object 1 interrupt pointer:\par 
\tab - use message pending register 0 bit position 1\par 
\tab - receive interrupt node pointer: MultiCAN SRN 0\par 
\par 
\tab Configuration of Message Object 1 FIFO/Gateway pointer:\par 
\par 
\tab Configuration of Message Object 1 Function control:\par 
\tab - this object is a STANDARD MESSAGE OBJECT\par 
\tab - 8 valid data bytes\par 
\tab - enable receive interrupt; bit RXPND is set after successful\par 
\tab reception of a frame\par 
\par 
\tab Configuration of Message Object 2:\par 
\par 
\tab General Configuration of the Message Object 2 :\par 
\tab - message object 2 is valid\par 
\tab - message object is used as receive object\par 
\tab - this message object is assigned to list 1 (node 0)\par 
\par 
\tab Configuration of Message Object 2 Arbitration:\par 
\tab - priority class 1; transmit acceptance filtering is based on the list\par 
\tab order\par 
\tab - standard 11-bit identifier\par 
\tab - identifier 11-bit:      0x336\par 
\par 
\tab Configuration of Message Object 2 acceptance mask:\par 
\tab - only accept receive frames with matching IDE bit\par 
\tab - acceptance mask 11-bit: 0x7FF\par 
\par 
\tab Configuration of Message Object 2 interrupt pointer:\par 
\tab - use message pending register 0 bit position 2\par 
\tab - receive interrupt node pointer: MultiCAN SRN 0\par 
\par 
\tab Configuration of Message Object 2 FIFO/Gateway pointer:\par 
\par 
\tab Configuration of Message Object 2 Function control:\par 
\tab - this object is a STANDARD MESSAGE OBJECT\par 
\tab - 8 valid data bytes\par 
\tab - enable receive interrupt; bit RXPND is set after successful\par 
\tab reception of a frame\par 
\par 
\tab Configuration of Message Object 3:\par 
\par 
\tab General Configuration of the Message Object 3 :\par 
\tab - message object 3 is valid\par 
\tab - message object is used as receive object\par 
\tab - this message object is assigned to list 1 (node 0)\par 
\par 
\tab Configuration of Message Object 3 Arbitration:\par 
\tab - priority class 1; transmit acceptance filtering is based on the list\par 
\tab order\par 
\tab - standard 11-bit identifier\par 
\tab - identifier 11-bit:      0x346\par 
\par 
\tab Configuration of Message Object 3 acceptance mask:\par 
\tab - only accept receive frames with matching IDE bit\par 
\tab - acceptance mask 11-bit: 0x7FF\par 
\par 
\tab Configuration of Message Object 3 interrupt pointer:\par 
\tab - use message pending register 0 bit position 3\par 
\tab - receive interrupt node pointer: MultiCAN SRN 0\par 
\par 
\tab Configuration of Message Object 3 FIFO/Gateway pointer:\par 
\par 
\tab Configuration of Message Object 3 Function control:\par 
\tab - this object is a STANDARD MESSAGE OBJECT\par 
\tab - 8 valid data bytes\par 
\tab - enable receive interrupt; bit RXPND is set after successful\par 
\tab reception of a frame\par 
\par 
\tab Configuration of Message Object 4:\par 
\par 
\tab General Configuration of the Message Object 4 :\par 
\tab - message object 4 is valid\par 
\tab - message object is used as receive object\par 
\tab - this message object is assigned to list 1 (node 0)\par 
\par 
\tab Configuration of Message Object 4 Arbitration:\par 
\tab - priority class 1; transmit acceptance filtering is based on the list\par 
\tab order\par 
\tab - standard 11-bit identifier\par 
\tab - identifier 11-bit:      0x416\par 
\par 
\tab Configuration of Message Object 4 acceptance mask:\par 
\tab - only accept receive frames with matching IDE bit\par 
\tab - acceptance mask 11-bit: 0x7FF\par 
\par 
\tab Configuration of Message Object 4 interrupt pointer:\par 
\tab - use message pending register 0 bit position 4\par 
\tab - receive interrupt node pointer: MultiCAN SRN 0\par 
\par 
\tab Configuration of Message Object 4 FIFO/Gateway pointer:\par 
\par 
\tab Configuration of Message Object 4 Function control:\par 
\tab - this object is a STANDARD MESSAGE OBJECT\par 
\tab - 8 valid data bytes\par 
\tab - enable receive interrupt; bit RXPND is set after successful\par 
\tab reception of a frame\par 
\par 
\tab Configuration of Message Object 5:\par 
\par 
\tab General Configuration of the Message Object 5 :\par 
\tab - message object 5 is valid\par 
\tab - message object is used as receive object\par 
\tab - this message object is assigned to list 1 (node 0)\par 
\par 
\tab Configuration of Message Object 5 Arbitration:\par 
\tab - priority class 1; transmit acceptance filtering is based on the list\par 
\tab order\par 
\tab - standard 11-bit identifier\par 
\tab - identifier 11-bit:      0x426\par 
\par 
\tab Configuration of Message Object 5 acceptance mask:\par 
\tab - only accept receive frames with matching IDE bit\par 
\tab - acceptance mask 11-bit: 0x7FF\par 
\par 
\tab Configuration of Message Object 5 interrupt pointer:\par 
\tab - use message pending register 0 bit position 5\par 
\tab - receive interrupt node pointer: MultiCAN SRN 0\par 
\par 
\tab Configuration of Message Object 5 FIFO/Gateway pointer:\par 
\par 
\tab Configuration of Message Object 5 Function control:\par 
\tab - this object is a STANDARD MESSAGE OBJECT\par 
\tab - 8 valid data bytes\par 
\tab - enable receive interrupt; bit RXPND is set after successful\par 
\tab reception of a frame\par 
\par 
\tab Configuration of Message Object 6:\par 
\par 
\tab General Configuration of the Message Object 6 :\par 
\tab - message object 6 is valid\par 
\tab - message object is used as transmit object\par 
\tab - this message object is assigned to list 1 (node 0)\par 
\par 
\tab Configuration of Message Object 6 Arbitration:\par 
\tab - priority class 1; transmit acceptance filtering is based on the list\par 
\tab order\par 
\tab - standard 11-bit identifier\par 
\tab - identifier 11-bit:      0x410\par 
\par 
\tab Configuration of Message Object 6 Data:\par 
\par 
\tab Configuration of Message Object 6 acceptance mask:\par 
\tab - only accept receive frames with matching IDE bit\par 
\tab - acceptance mask 11-bit: 0x000\par 
\par 
\tab Configuration of Message Object 6 interrupt pointer:\par 
\tab - use message pending register 0 bit position 6\par 
\par 
\tab Configuration of Message Object 6 FIFO/Gateway pointer:\par 
\par 
\tab Configuration of Message Object 6 Function control:\par 
\tab - this object is a STANDARD MESSAGE OBJECT\par 
\tab - 8 valid data bytes\par 
\par 
\tab Configuration of Message Object 7:\par 
\par 
\tab General Configuration of the Message Object 7 :\par 
\tab - message object 7 is valid\par 
\tab - message object is used as transmit object\par 
\tab - this message object is assigned to list 1 (node 0)\par 
\par 
\tab Configuration of Message Object 7 Arbitration:\par 
\tab - priority class 1; transmit acceptance filtering is based on the list\par 
\tab order\par 
\tab - standard 11-bit identifier\par 
\tab - identifier 11-bit:      0x420\par 
\par 
\tab Configuration of Message Object 7 Data:\par 
\par 
\tab Configuration of Message Object 7 acceptance mask:\par 
\tab - only accept receive frames with matching IDE bit\par 
\tab - acceptance mask 11-bit: 0x7FF\par 
\par 
\tab Configuration of Message Object 7 interrupt pointer:\par 
\tab - use message pending register 0 bit position 7\par 
\par 
\tab Configuration of Message Object 7 FIFO/Gateway pointer:\par 
\par 
\tab Configuration of Message Object 7 Function control:\par 
\tab - this object is a STANDARD MESSAGE OBJECT\par 
\tab - 8 valid data bytes\par 
\par 
\tab Configuration of Message Object 8:\par 
\par 
\tab General Configuration of the Message Object 8 :\par 
\tab - message object 8 is valid\par 
\tab - message object is used as transmit object\par 
\tab - this message object is assigned to list 1 (node 0)\par 
\par 
\tab Configuration of Message Object 8 Arbitration:\par 
\tab - priority class 1; transmit acceptance filtering is based on the list\par 
\tab order\par 
\tab - standard 11-bit identifier\par 
\tab - identifier 11-bit:      0x310\par 
\par 
\tab Configuration of Message Object 8 Data:\par 
\par 
\tab Configuration of Message Object 8 acceptance mask:\par 
\tab - only accept receive frames with matching IDE bit\par 
\tab - acceptance mask 11-bit: 0x7FF\par 
\par 
\tab Configuration of Message Object 8 interrupt pointer:\par 
\tab - use message pending register 0 bit position 8\par 
\par 
\tab Configuration of Message Object 8 FIFO/Gateway pointer:\par 
\par 
\tab Configuration of Message Object 8 Function control:\par 
\tab - this object is a STANDARD MESSAGE OBJECT\par 
\tab - 8 valid data bytes\par 
\par 
\tab Configuration of Message Object 9:\par 
\par 
\tab General Configuration of the Message Object 9 :\par 
\tab - message object 9 is valid\par 
\tab - message object is used as transmit object\par 
\tab - this message object is assigned to list 1 (node 0)\par 
\par 
\tab Configuration of Message Object 9 Arbitration:\par 
\tab - priority class 1; transmit acceptance filtering is based on the list\par 
\tab order\par 
\tab - standard 11-bit identifier\par 
\tab - identifier 11-bit:      0x320\par 
\par 
\tab Configuration of Message Object 9 Data:\par 
\par 
\tab Configuration of Message Object 9 acceptance mask:\par 
\tab - only accept receive frames with matching IDE bit\par 
\tab - acceptance mask 11-bit: 0x7FF\par 
\par 
\tab Configuration of Message Object 9 interrupt pointer:\par 
\tab - use message pending register 0 bit position 9\par 
\par 
\tab Configuration of Message Object 9 FIFO/Gateway pointer:\par 
\par 
\tab Configuration of Message Object 9 Function control:\par 
\tab - this object is a STANDARD MESSAGE OBJECT\par 
\tab - 8 valid data bytes\par 
\par 
\tab Configuration of Message Object 10:\par 
\par 
\tab General Configuration of the Message Object 10 :\par 
\tab - message object 10 is valid\par 
\tab - message object is used as transmit object\par 
\tab - this message object is assigned to list 1 (node 0)\par 
\par 
\tab Configuration of Message Object 10 Arbitration:\par 
\tab - priority class 1; transmit acceptance filtering is based on the list\par 
\tab order\par 
\tab - standard 11-bit identifier\par 
\tab - identifier 11-bit:      0x330\par 
\par 
\tab Configuration of Message Object 10 Data:\par 
\par 
\tab Configuration of Message Object 10 acceptance mask:\par 
\tab - only accept receive frames with matching IDE bit\par 
\tab - acceptance mask 11-bit: 0x7FF\par 
\par 
\tab Configuration of Message Object 10 interrupt pointer:\par 
\tab - use message pending register 0 bit position 10\par 
\par 
\tab Configuration of Message Object 10 FIFO/Gateway pointer:\par 
\par 
\tab Configuration of Message Object 10 Function control:\par 
\tab - this object is a STANDARD MESSAGE OBJECT\par 
\tab - 8 valid data bytes\par 
\par 
\tab Configuration of Message Object 11:\par 
\par 
\tab General Configuration of the Message Object 11 :\par 
\tab - message object 11 is valid\par 
\tab - message object is used as transmit object\par 
\tab - this message object is assigned to list 1 (node 0)\par 
\par 
\tab Configuration of Message Object 11 Arbitration:\par 
\tab - priority class 1; transmit acceptance filtering is based on the list\par 
\tab order\par 
\tab - standard 11-bit identifier\par 
\tab - identifier 11-bit:      0x340\par 
\par 
\tab Configuration of Message Object 11 Data:\par 
\par 
\tab Configuration of Message Object 11 acceptance mask:\par 
\tab - only accept receive frames with matching IDE bit\par 
\tab - acceptance mask 11-bit: 0x7FF\par 
\par 
\tab Configuration of Message Object 11 interrupt pointer:\par 
\tab - use message pending register 0 bit position 11\par 
\par 
\tab Configuration of Message Object 11 FIFO/Gateway pointer:\par 
\par 
\tab Configuration of Message Object 11 Function control:\par 
\tab - this object is a STANDARD MESSAGE OBJECT\par 
\tab - 8 valid data bytes\par 
\par 
\tab Configuration of Message Object 12:\par 
\par 
\tab General Configuration of the Message Object 12 :\par 
\tab - message object 12 is valid\par 
\tab - message object is used as receive object\par 
\tab - this message object is assigned to list 1 (node 0)\par 
\par 
\tab Configuration of Message Object 12 Arbitration:\par 
\tab - priority class 1; transmit acceptance filtering is based on the list\par 
\tab order\par 
\tab - standard 11-bit identifier\par 
\tab - identifier 11-bit:      0x283\par 
\par 
\tab Configuration of Message Object 12 acceptance mask:\par 
\tab - only accept receive frames with matching IDE bit\par 
\tab - acceptance mask 11-bit: 0x7FF\par 
\par 
\tab Configuration of Message Object 12 interrupt pointer:\par 
\tab - use message pending register 0 bit position 12\par 
\tab - receive interrupt node pointer: MultiCAN SRN 0\par 
\par 
\tab Configuration of Message Object 12 FIFO/Gateway pointer:\par 
\par 
\tab Configuration of Message Object 12 Function control:\par 
\tab - this object is a STANDARD MESSAGE OBJECT\par 
\tab - 8 valid data bytes\par 
\tab - enable receive interrupt; bit RXPND is set after successful\par 
\tab reception of a frame\par 
\par 
\tab Configuration of Message Object 13:\par 
\par 
\tab General Configuration of the Message Object 13 :\par 
\tab - message object 13 is valid\par 
\tab - message object is used as transmit object\par 
\tab - this message object is assigned to list 1 (node 0)\par 
\par 
\tab Configuration of Message Object 13 Arbitration:\par 
\tab - priority class 1; transmit acceptance filtering is based on the list\par 
\tab order\par 
\tab - standard 11-bit identifier\par 
\tab - identifier 11-bit:      0x190\par 
\par 
\tab Configuration of Message Object 13 Data:\par 
\par 
\tab Configuration of Message Object 13 acceptance mask:\par 
\tab - only accept receive frames with matching IDE bit\par 
\tab - acceptance mask 11-bit: 0x7FF\par 
\par 
\tab Configuration of Message Object 13 interrupt pointer:\par 
\tab - use message pending register 0 bit position 13\par 
\par 
\tab Configuration of Message Object 13 FIFO/Gateway pointer:\par 
\par 
\tab Configuration of Message Object 13 Function control:\par 
\tab - this object is a STANDARD MESSAGE OBJECT\par 
\tab - 8 valid data bytes\par 
\par 
\tab Configuration of Message Object 14:\par 
\par 
\tab General Configuration of the Message Object 14 :\par 
\tab - message object 14 is valid\par 
\tab - message object is used as transmit object\par 
\tab - this message object is assigned to list 1 (node 0)\par 
\par 
\tab Configuration of Message Object 14 Arbitration:\par 
\tab - priority class 1; transmit acceptance filtering is based on the list\par 
\tab order\par 
\tab - standard 11-bit identifier\par 
\tab - identifier 11-bit:      0x077\par 
\par 
\tab Configuration of Message Object 14 Data:\par 
\par 
\tab Configuration of Message Object 14 acceptance mask:\par 
\tab - only accept receive frames with matching IDE bit\par 
\tab - acceptance mask 11-bit: 0x7FF\par 
\par 
\tab Configuration of Message Object 14 interrupt pointer:\par 
\tab - use message pending register 0 bit position 14\par 
\par 
\tab Configuration of Message Object 14 FIFO/Gateway pointer:\par 
\par 
\tab Configuration of Message Object 14 Function control:\par 
\tab - this object is a STANDARD MESSAGE OBJECT\par 
\tab - 8 valid data bytes\par 
\par 
\tab Configuration of Message Object 15:\par 
\par 
\tab General Configuration of the Message Object 15 :\par 
\tab - message object 15 is valid\par 
\tab - message object is used as receive object\par 
\tab - this message object is assigned to list 1 (node 0)\par 
\par 
\tab Configuration of Message Object 15 Arbitration:\par 
\tab - priority class 1; transmit acceptance filtering is based on the list\par 
\tab order\par 
\tab - standard 11-bit identifier\par 
\tab - identifier 11-bit:      0x183\par 
\par 
\tab Configuration of Message Object 15 acceptance mask:\par 
\tab - only accept receive frames with matching IDE bit\par 
\tab - acceptance mask 11-bit: 0x7FF\par 
\par 
\tab Configuration of Message Object 15 interrupt pointer:\par 
\tab - use message pending register 0 bit position 15\par 
\tab - receive interrupt node pointer: MultiCAN SRN 0\par 
\par 
\tab Configuration of Message Object 15 FIFO/Gateway pointer:\par 
\par 
\tab Configuration of Message Object 15 Function control:\par 
\tab - this object is a STANDARD MESSAGE OBJECT\par 
\tab - 8 valid data bytes\par 
\tab - enable receive interrupt; bit RXPND is set after successful\par 
\tab reception of a frame\par 
\par 
\tab Configuration of Message Object 16:\par 
\par 
\tab General Configuration of the Message Object 16 :\par 
\tab - message object 16 is valid\par 
\tab - message object is used as receive object\par 
\tab - this message object is assigned to list 1 (node 0)\par 
\par 
\tab Configuration of Message Object 16 Arbitration:\par 
\tab - priority class 1; transmit acceptance filtering is based on the list\par 
\tab order\par 
\tab - standard 11-bit identifier\par 
\tab - identifier 11-bit:      0x436\par 
\par 
\tab Configuration of Message Object 16 acceptance mask:\par 
\tab - only accept receive frames with matching IDE bit\par 
\tab - acceptance mask 11-bit: 0x7FF\par 
\par 
\tab Configuration of Message Object 16 interrupt pointer:\par 
\tab - use message pending register 0 bit position 16\par 
\tab - receive interrupt node pointer: MultiCAN SRN 0\par 
\par 
\tab Configuration of Message Object 16 FIFO/Gateway pointer:\par 
\par 
\tab Configuration of Message Object 16 Function control:\par 
\tab - this object is a STANDARD MESSAGE OBJECT\par 
\tab - 8 valid data bytes\par 
\tab - enable receive interrupt; bit RXPND is set after successful\par 
\tab reception of a frame\par 
\par 
\tab Configuration of Message Object 17:\par 
\par 
\tab General Configuration of the Message Object 17 :\par 
\tab - message object 17 is valid\par 
\tab - message object is used as transmit object\par 
\tab - this message object is assigned to list 1 (node 0)\par 
\par 
\tab Configuration of Message Object 17 Arbitration:\par 
\tab - priority class 1; transmit acceptance filtering is based on the list\par 
\tab order\par 
\tab - standard 11-bit identifier\par 
\tab - identifier 11-bit:      0x430\par 
\par 
\tab Configuration of Message Object 17 Data:\par 
\par 
\tab Configuration of Message Object 17 acceptance mask:\par 
\tab - only accept receive frames with matching IDE bit\par 
\tab - acceptance mask 11-bit: 0x7FF\par 
\par 
\tab Configuration of Message Object 17 interrupt pointer:\par 
\tab - use message pending register 0 bit position 17\par 
\par 
\tab Configuration of Message Object 17 FIFO/Gateway pointer:\par 
\par 
\tab Configuration of Message Object 17 Function control:\par 
\tab - this object is a STANDARD MESSAGE OBJECT\par 
\tab - 8 valid data bytes\par 
\par 
\tab Configuration of Message Object 18:\par 
\par 
\tab General Configuration of the Message Object 18 :\par 
\tab - message object 18 is valid\par 
\tab - message object is used as transmit object\par 
\tab - this message object is assigned to list 1 (node 0)\par 
\par 
\tab Configuration of Message Object 18 Arbitration:\par 
\tab - priority class 1; transmit acceptance filtering is based on the list\par 
\tab order\par 
\tab - standard 11-bit identifier\par 
\tab - identifier 11-bit:      0x401\par 
\par 
\tab Configuration of Message Object 18 Data:\par 
\par 
\tab Configuration of Message Object 18 acceptance mask:\par 
\tab - only accept receive frames with matching IDE bit\par 
\tab - acceptance mask 11-bit: 0x7FF\par 
\par 
\tab Configuration of Message Object 18 interrupt pointer:\par 
\tab - use message pending register 0 bit position 18\par 
\par 
\tab Configuration of Message Object 18 FIFO/Gateway pointer:\par 
\par 
\tab Configuration of Message Object 18 Function control:\par 
\tab - this object is a STANDARD MESSAGE OBJECT\par 
\tab - 8 valid data bytes\par 
\par 
\tab Configuration of Message Object 19:\par 
\par 
\tab General Configuration of the Message Object 19 :\par 
\tab - message object 19 is valid\par 
\tab - message object is used as receive object\par 
\tab - this message object is assigned to list 1 (node 0)\par 
\par 
\tab Configuration of Message Object 19 Arbitration:\par 
\tab - priority class 1; transmit acceptance filtering is based on the list\par 
\tab order\par 
\tab - standard 11-bit identifier\par 
\tab - identifier 11-bit:      0x319\par 
\par 
\tab Configuration of Message Object 19 acceptance mask:\par 
\tab - only accept receive frames with matching IDE bit\par 
\tab - acceptance mask 11-bit: 0x7FF\par 
\par 
\tab Configuration of Message Object 19 interrupt pointer:\par 
\tab - use message pending register 0 bit position 19\par 
\tab - receive interrupt node pointer: MultiCAN SRN 0\par 
\par 
\tab Configuration of Message Object 19 FIFO/Gateway pointer:\par 
\par 
\tab Configuration of Message Object 19 Function control:\par 
\tab - this object is a STANDARD MESSAGE OBJECT\par 
\tab - 8 valid data bytes\par 
\tab - enable receive interrupt; bit RXPND is set after successful\par 
\tab reception of a frame\par 
\par 
\tab Configuration of Message Object 20:\par 
\par 
\tab General Configuration of the Message Object 20 :\par 
\tab - message object 20 is valid\par 
\tab - message object is used as receive object\par 
\tab - this message object is assigned to list 1 (node 0)\par 
\par 
\tab Configuration of Message Object 20 Arbitration:\par 
\tab - priority class 1; transmit acceptance filtering is based on the list\par 
\tab order\par 
\tab - standard 11-bit identifier\par 
\tab - identifier 11-bit:      0x329\par 
\par 
\tab Configuration of Message Object 20 acceptance mask:\par 
\tab - only accept receive frames with matching IDE bit\par 
\tab - acceptance mask 11-bit: 0x7FF\par 
\par 
\tab Configuration of Message Object 20 interrupt pointer:\par 
\tab - use message pending register 0 bit position 20\par 
\tab - receive interrupt node pointer: MultiCAN SRN 0\par 
\par 
\tab Configuration of Message Object 20 FIFO/Gateway pointer:\par 
\par 
\tab Configuration of Message Object 20 Function control:\par 
\tab - this object is a STANDARD MESSAGE OBJECT\par 
\tab - 8 valid data bytes\par 
\tab - enable receive interrupt; bit RXPND is set after successful\par 
\tab reception of a frame\par 
\par 
\tab Configuration of Message Object 21:\par 
\par 
\tab General Configuration of the Message Object 21 :\par 
\tab - message object 21 is valid\par 
\tab - message object is used as receive object\par 
\tab - this message object is assigned to list 1 (node 0)\par 
\par 
\tab Configuration of Message Object 21 Arbitration:\par 
\tab - priority class 1; transmit acceptance filtering is based on the list\par 
\tab order\par 
\tab - standard 11-bit identifier\par 
\tab - identifier 11-bit:      0x339\par 
\par 
\tab Configuration of Message Object 21 acceptance mask:\par 
\tab - only accept receive frames with matching IDE bit\par 
\tab - acceptance mask 11-bit: 0x7FF\par 
\par 
\tab Configuration of Message Object 21 interrupt pointer:\par 
\tab - use message pending register 0 bit position 21\par 
\tab - receive interrupt node pointer: MultiCAN SRN 0\par 
\par 
\tab Configuration of Message Object 21 FIFO/Gateway pointer:\par 
\par 
\tab Configuration of Message Object 21 Function control:\par 
\tab - this object is a STANDARD MESSAGE OBJECT\par 
\tab - 8 valid data bytes\par 
\tab - enable receive interrupt; bit RXPND is set after successful\par 
\tab reception of a frame\par 
\par 
\tab Configuration of Message Object 22:\par 
\par 
\tab General Configuration of the Message Object 22 :\par 
\tab - message object 22 is valid\par 
\tab - message object is used as receive object\par 
\tab - this message object is assigned to list 1 (node 0)\par 
\par 
\tab Configuration of Message Object 22 Arbitration:\par 
\tab - priority class 1; transmit acceptance filtering is based on the list\par 
\tab order\par 
\tab - standard 11-bit identifier\par 
\tab - identifier 11-bit:      0x349\par 
\par 
\tab Configuration of Message Object 22 acceptance mask:\par 
\tab - only accept receive frames with matching IDE bit\par 
\tab - acceptance mask 11-bit: 0x7FF\par 
\par 
\tab Configuration of Message Object 22 interrupt pointer:\par 
\tab - use message pending register 0 bit position 22\par 
\tab - receive interrupt node pointer: MultiCAN SRN 0\par 
\par 
\tab Configuration of Message Object 22 FIFO/Gateway pointer:\par 
\par 
\tab Configuration of Message Object 22 Function control:\par 
\tab - this object is a STANDARD MESSAGE OBJECT\par 
\tab - 8 valid data bytes\par 
\tab - enable receive interrupt; bit RXPND is set after successful\par 
\tab reception of a frame\par 
\par 
\tab Configuration of Message Object 23:\par 
\par 
\tab General Configuration of the Message Object 23 :\par 
\tab - message object 23 is valid\par 
\tab - message object is used as transmit object\par 
\tab - this message object is assigned to list 1 (node 0)\par 
\par 
\tab Configuration of Message Object 23 Arbitration:\par 
\tab - priority class 1; transmit acceptance filtering is based on the list\par 
\tab order\par 
\tab - standard 11-bit identifier\par 
\tab - identifier 11-bit:      0x196\par 
\par 
\tab Configuration of Message Object 23 Data:\par 
\par 
\tab Configuration of Message Object 23 acceptance mask:\par 
\tab - only accept receive frames with matching IDE bit\par 
\tab - acceptance mask 11-bit: 0x7FF\par 
\par 
\tab Configuration of Message Object 23 interrupt pointer:\par 
\tab - use message pending register 0 bit position 23\par 
\par 
\tab Configuration of Message Object 23 FIFO/Gateway pointer:\par 
\par 
\tab Configuration of Message Object 23 Function control:\par 
\tab - this object is a STANDARD MESSAGE OBJECT\par 
\tab - 8 valid data bytes\par 
\par 
\tab Configuration of Message Object 24:\par 
\par 
\tab General Configuration of the Message Object 24 :\par 
\tab - message object 24 is valid\par 
\tab - message object is used as transmit object\par 
\tab - this message object is assigned to list 1 (node 0)\par 
\par 
\tab Configuration of Message Object 24 Arbitration:\par 
\tab - priority class 1; transmit acceptance filtering is based on the list\par 
\tab order\par 
\tab - standard 11-bit identifier\par 
\tab - identifier 11-bit:      0x197\par 
\par 
\tab Configuration of Message Object 24 Data:\par 
\par 
\tab Configuration of Message Object 24 acceptance mask:\par 
\tab - only accept receive frames with matching IDE bit\par 
\tab - acceptance mask 11-bit: 0x7FF\par 
\par 
\tab Configuration of Message Object 24 interrupt pointer:\par 
\tab - use message pending register 0 bit position 24\par 
\par 
\tab Configuration of Message Object 24 FIFO/Gateway pointer:\par 
\par 
\tab Configuration of Message Object 24 Function control:\par 
\tab - this object is a STANDARD MESSAGE OBJECT\par 
\tab - 8 valid data bytes\par 
\par 
\tab Configuration of Message Object 25:\par 
\par 
\tab General Configuration of the Message Object 25 :\par 
\tab - message object 25 is valid\par 
\tab - message object is used as transmit object\par 
\tab - this message object is assigned to list 1 (node 0)\par 
\par 
\tab Configuration of Message Object 25 Arbitration:\par 
\tab - priority class 1; transmit acceptance filtering is based on the list\par 
\tab order\par 
\tab - standard 11-bit identifier\par 
\tab - identifier 11-bit:      0x101\par 
\par 
\tab Configuration of Message Object 25 Data:\par 
\par 
\tab Configuration of Message Object 25 acceptance mask:\par 
\tab - only accept receive frames with matching IDE bit\par 
\tab - acceptance mask 11-bit: 0x7FF\par 
\par 
\tab Configuration of Message Object 25 interrupt pointer:\par 
\tab - use message pending register 0 bit position 25\par 
\par 
\tab Configuration of Message Object 25 FIFO/Gateway pointer:\par 
\par 
\tab Configuration of Message Object 25 Function control:\par 
\tab - this object is a STANDARD MESSAGE OBJECT\par 
\tab - 8 valid data bytes\par 
\par 
\tab Configuration of Message Object 26:\par 
\par 
\tab General Configuration of the Message Object 26 :\par 
\tab - message object 26 is valid\par 
\tab - message object is used as receive object\par 
\tab - this message object is assigned to list 1 (node 0)\par 
\par 
\tab Configuration of Message Object 26 Arbitration:\par 
\tab - priority class 1; transmit acceptance filtering is based on the list\par 
\tab order\par 
\tab - standard 11-bit identifier\par 
\tab - identifier 11-bit:      0x700\par 
\par 
\tab Configuration of Message Object 26 acceptance mask:\par 
\tab - only accept receive frames with matching IDE bit\par 
\tab - acceptance mask 11-bit: 0x7FF\par 
\par 
\tab Configuration of Message Object 26 interrupt pointer:\par 
\tab - use message pending register 0 bit position 26\par 
\tab - receive interrupt node pointer: MultiCAN SRN 0\par 
\par 
\tab Configuration of Message Object 26 FIFO/Gateway pointer:\par 
\par 
\tab Configuration of Message Object 26 Function control:\par 
\tab - this object is a STANDARD MESSAGE OBJECT\par 
\tab - 8 valid data bytes\par 
\tab - enable receive interrupt; bit RXPND is set after successful\par 
\tab reception of a frame\par 
\par 
\tab Configuration of Message Object 27:\par 
\tab - message object 27 is not valid\par 
\tab Configuration of Message Object 28:\par 
\tab - message object 28 is not valid\par 
\tab Configuration of Message Object 29:\par 
\tab - message object 29 is not valid\par 
\tab Configuration of Message Object 30:\par 
\tab - message object 30 is not valid\par 
\tab Configuration of Message Object 31:\par 
\tab - message object 31 is not valid\par 
\tab Configuration of Message Object 32:\par 
\tab - message object 32 is not valid\par 
\tab Configuration of Message Object 33:\par 
\tab - message object 33 is not valid\par 
\tab Configuration of Message Object 34:\par 
\tab - message object 34 is not valid\par 
\tab Configuration of Message Object 35:\par 
\tab - message object 35 is not valid\par 
\tab Configuration of Message Object 36:\par 
\tab - message object 36 is not valid\par 
\tab Configuration of Message Object 37:\par 
\tab - message object 37 is not valid\par 
\tab Configuration of Message Object 38:\par 
\tab - message object 38 is not valid\par 
\tab Configuration of Message Object 39:\par 
\tab - message object 39 is not valid\par 
\tab Configuration of Message Object 40:\par 
\tab - message object 40 is not valid\par 
\tab Configuration of Message Object 41:\par 
\tab - message object 41 is not valid\par 
\tab Configuration of Message Object 42:\par 
\tab - message object 42 is not valid\par 
\tab Configuration of Message Object 43:\par 
\tab - message object 43 is not valid\par 
\tab Configuration of Message Object 44:\par 
\tab - message object 44 is not valid\par 
\tab Configuration of Message Object 45:\par 
\tab - message object 45 is not valid\par 
\tab Configuration of Message Object 46:\par 
\tab - message object 46 is not valid\par 
\tab Configuration of Message Object 47:\par 
\tab - message object 47 is not valid\par 
\tab Configuration of Message Object 48:\par 
\tab - message object 48 is not valid\par 
\tab Configuration of Message Object 49:\par 
\tab - message object 49 is not valid\par 
\tab Configuration of Message Object 50:\par 
\tab - message object 50 is not valid\par 
\tab Configuration of Message Object 51:\par 
\tab - message object 51 is not valid\par 
\tab Configuration of Message Object 52:\par 
\tab - message object 52 is not valid\par 
\tab Configuration of Message Object 53:\par 
\tab - message object 53 is not valid\par 
\tab Configuration of Message Object 54:\par 
\tab - message object 54 is not valid\par 
\tab Configuration of Message Object 55:\par 
\tab - message object 55 is not valid\par 
\tab Configuration of Message Object 56:\par 
\tab - message object 56 is not valid\par 
\tab Configuration of Message Object 57:\par 
\tab - message object 57 is not valid\par 
\tab Configuration of Message Object 58:\par 
\tab - message object 58 is not valid\par 
\tab Configuration of Message Object 59:\par 
\tab - message object 59 is not valid\par 
\tab Configuration of Message Object 60:\par 
\tab - message object 60 is not valid\par 
\tab Configuration of Message Object 61:\par 
\tab - message object 61 is not valid\par 
\tab Configuration of Message Object 62:\par 
\tab - message object 62 is not valid\par 
\tab Configuration of Message Object 63:\par 
\tab - message object 63 is not valid\par 
\tab Configuration of Message Object 64:\par 
\tab - message object 64 is not valid\par 
\tab Configuration of Message Object 65:\par 
\tab - message object 65 is not valid\par 
\tab Configuration of Message Object 66:\par 
\tab - message object 66 is not valid\par 
\tab Configuration of Message Object 67:\par 
\tab - message object 67 is not valid\par 
\tab Configuration of Message Object 68:\par 
\tab - message object 68 is not valid\par 
\tab Configuration of Message Object 69:\par 
\tab - message object 69 is not valid\par 
\tab Configuration of Message Object 70:\par 
\tab - message object 70 is not valid\par 
\tab Configuration of Message Object 71:\par 
\tab - message object 71 is not valid\par 
\tab Configuration of Message Object 72:\par 
\tab - message object 72 is not valid\par 
\tab Configuration of Message Object 73:\par 
\tab - message object 73 is not valid\par 
\tab Configuration of Message Object 74:\par 
\tab - message object 74 is not valid\par 
\tab Configuration of Message Object 75:\par 
\tab - message object 75 is not valid\par 
\tab Configuration of Message Object 76:\par 
\tab - message object 76 is not valid\par 
\tab Configuration of Message Object 77:\par 
\tab - message object 77 is not valid\par 
\tab Configuration of Message Object 78:\par 
\tab - message object 78 is not valid\par 
\tab Configuration of Message Object 79:\par 
\tab - message object 79 is not valid\par 
\tab Configuration of Message Object 80:\par 
\tab - message object 80 is not valid\par 
\tab Configuration of Message Object 81:\par 
\tab - message object 81 is not valid\par 
\tab Configuration of Message Object 82:\par 
\tab - message object 82 is not valid\par 
\tab Configuration of Message Object 83:\par 
\tab - message object 83 is not valid\par 
\tab Configuration of Message Object 84:\par 
\tab - message object 84 is not valid\par 
\tab Configuration of Message Object 85:\par 
\tab - message object 85 is not valid\par 
\tab Configuration of Message Object 86:\par 
\tab - message object 86 is not valid\par 
\tab Configuration of Message Object 87:\par 
\tab - message object 87 is not valid\par 
\tab Configuration of Message Object 88:\par 
\tab - message object 88 is not valid\par 
\tab Configuration of Message Object 89:\par 
\tab - message object 89 is not valid\par 
\tab Configuration of Message Object 90:\par 
\tab - message object 90 is not valid\par 
\tab Configuration of Message Object 91:\par 
\tab - message object 91 is not valid\par 
\tab Configuration of Message Object 92:\par 
\tab - message object 92 is not valid\par 
\tab Configuration of Message Object 93:\par 
\tab - message object 93 is not valid\par 
\tab Configuration of Message Object 94:\par 
\tab - message object 94 is not valid\par 
\tab Configuration of Message Object 95:\par 
\tab - message object 95 is not valid\par 
\tab Configuration of Message Object 96:\par 
\tab - message object 96 is not valid\par 
\tab Configuration of Message Object 97:\par 
\tab - message object 97 is not valid\par 
\tab Configuration of Message Object 98:\par 
\tab - message object 98 is not valid\par 
\tab Configuration of Message Object 99:\par 
\tab - message object 99 is not valid\par 
\tab Configuration of Message Object 100:\par 
\tab - message object 100 is not valid\par 
\tab Configuration of Message Object 101:\par 
\tab - message object 101 is not valid\par 
\tab Configuration of Message Object 102:\par 
\tab - message object 102 is not valid\par 
\tab Configuration of Message Object 103:\par 
\tab - message object 103 is not valid\par 
\tab Configuration of Message Object 104:\par 
\tab - message object 104 is not valid\par 
\tab Configuration of Message Object 105:\par 
\tab - message object 105 is not valid\par 
\tab Configuration of Message Object 106:\par 
\tab - message object 106 is not valid\par 
\tab Configuration of Message Object 107:\par 
\tab - message object 107 is not valid\par 
\tab Configuration of Message Object 108:\par 
\tab - message object 108 is not valid\par 
\tab Configuration of Message Object 109:\par 
\tab - message object 109 is not valid\par 
\tab Configuration of Message Object 110:\par 
\tab - message object 110 is not valid\par 
\tab Configuration of Message Object 111:\par 
\tab - message object 111 is not valid\par 
\tab Configuration of Message Object 112:\par 
\tab - message object 112 is not valid\par 
\tab Configuration of Message Object 113:\par 
\tab - message object 113 is not valid\par 
\tab Configuration of Message Object 114:\par 
\tab - message object 114 is not valid\par 
\tab Configuration of Message Object 115:\par 
\tab - message object 115 is not valid\par 
\tab Configuration of Message Object 116:\par 
\tab - message object 116 is not valid\par 
\tab Configuration of Message Object 117:\par 
\tab - message object 117 is not valid\par 
\tab Configuration of Message Object 118:\par 
\tab - message object 118 is not valid\par 
\tab Configuration of Message Object 119:\par 
\tab - message object 119 is not valid\par 
\tab Configuration of Message Object 120:\par 
\tab - message object 120 is not valid\par 
\tab Configuration of Message Object 121:\par 
\tab - message object 121 is not valid\par 
\tab Configuration of Message Object 122:\par 
\tab - message object 122 is not valid\par 
\tab Configuration of Message Object 123:\par 
\tab - message object 123 is not valid\par 
\tab Configuration of Message Object 124:\par 
\tab - message object 124 is not valid\par 
\tab Configuration of Message Object 125:\par 
\tab - message object 125 is not valid\par 
\tab Configuration of Message Object 126:\par 
\tab - message object 126 is not valid\par 
\tab Configuration of Message Object 127:\par 
\tab - message object 127 is not valid\par 
\tab Configuration of Message Object 128:\par 
\tab - message object 128 is not valid\par 
\tab Configuration of Message Object 129:\par 
\tab - message object 129 is not valid\par 
\tab Configuration of Message Object 130:\par 
\tab - message object 130 is not valid\par 
\tab Configuration of Message Object 131:\par 
\tab - message object 131 is not valid\par 
\tab Configuration of Message Object 132:\par 
\tab - message object 132 is not valid\par 
\tab Configuration of Message Object 133:\par 
\tab - message object 133 is not valid\par 
\tab Configuration of Message Object 134:\par 
\tab - message object 134 is not valid\par 
\tab Configuration of Message Object 135:\par 
\tab - message object 135 is not valid\par 
\tab Configuration of Message Object 136:\par 
\tab - message object 136 is not valid\par 
\tab Configuration of Message Object 137:\par 
\tab - message object 137 is not valid\par 
\tab Configuration of Message Object 138:\par 
\tab - message object 138 is not valid\par 
\tab Configuration of Message Object 139:\par 
\tab - message object 139 is not valid\par 
\tab Configuration of Message Object 140:\par 
\tab - message object 140 is not valid\par 
\tab Configuration of Message Object 141:\par 
\tab - message object 141 is not valid\par 
\tab Configuration of Message Object 142:\par 
\tab - message object 142 is not valid\par 
\tab Configuration of Message Object 143:\par 
\tab - message object 143 is not valid\par 
\tab Configuration of Message Object 144:\par 
\tab - message object 144 is not valid\par 
\tab Configuration of Message Object 145:\par 
\tab - message object 145 is not valid\par 
\tab Configuration of Message Object 146:\par 
\tab - message object 146 is not valid\par 
\tab Configuration of Message Object 147:\par 
\tab - message object 147 is not valid\par 
\tab Configuration of Message Object 148:\par 
\tab - message object 148 is not valid\par 
\tab Configuration of Message Object 149:\par 
\tab - message object 149 is not valid\par 
\tab Configuration of Message Object 150:\par 
\tab - message object 150 is not valid\par 
\tab Configuration of Message Object 151:\par 
\tab - message object 151 is not valid\par 
\tab Configuration of Message Object 152:\par 
\tab - message object 152 is not valid\par 
\tab Configuration of Message Object 153:\par 
\tab - message object 153 is not valid\par 
\tab Configuration of Message Object 154:\par 
\tab - message object 154 is not valid\par 
\tab Configuration of Message Object 155:\par 
\tab - message object 155 is not valid\par 
\tab Configuration of Message Object 156:\par 
\tab - message object 156 is not valid\par 
\tab Configuration of Message Object 157:\par 
\tab - message object 157 is not valid\par 
\tab Configuration of Message Object 158:\par 
\tab - message object 158 is not valid\par 
\tab Configuration of Message Object 159:\par 
\tab - message object 159 is not valid\par 
\tab Configuration of Message Object 160:\par 
\tab - message object 160 is not valid\par 
\tab Configuration of Message Object 161:\par 
\tab - message object 161 is not valid\par 
\tab Configuration of Message Object 162:\par 
\tab - message object 162 is not valid\par 
\tab Configuration of Message Object 163:\par 
\tab - message object 163 is not valid\par 
\tab Configuration of Message Object 164:\par 
\tab - message object 164 is not valid\par 
\tab Configuration of Message Object 165:\par 
\tab - message object 165 is not valid\par 
\tab Configuration of Message Object 166:\par 
\tab - message object 166 is not valid\par 
\tab Configuration of Message Object 167:\par 
\tab - message object 167 is not valid\par 
\tab Configuration of Message Object 168:\par 
\tab - message object 168 is not valid\par 
\tab Configuration of Message Object 169:\par 
\tab - message object 169 is not valid\par 
\tab Configuration of Message Object 170:\par 
\tab - message object 170 is not valid\par 
\tab Configuration of Message Object 171:\par 
\tab - message object 171 is not valid\par 
\tab Configuration of Message Object 172:\par 
\tab - message object 172 is not valid\par 
\tab Configuration of Message Object 173:\par 
\tab - message object 173 is not valid\par 
\tab Configuration of Message Object 174:\par 
\tab - message object 174 is not valid\par 
\tab Configuration of Message Object 175:\par 
\tab - message object 175 is not valid\par 
\tab Configuration of Message Object 176:\par 
\tab - message object 176 is not valid\par 
\tab Configuration of Message Object 177:\par 
\tab - message object 177 is not valid\par 
\tab Configuration of Message Object 178:\par 
\tab - message object 178 is not valid\par 
\tab Configuration of Message Object 179:\par 
\tab - message object 179 is not valid\par 
\tab Configuration of Message Object 180:\par 
\tab - message object 180 is not valid\par 
\tab Configuration of Message Object 181:\par 
\tab - message object 181 is not valid\par 
\tab Configuration of Message Object 182:\par 
\tab - message object 182 is not valid\par 
\tab Configuration of Message Object 183:\par 
\tab - message object 183 is not valid\par 
\tab Configuration of Message Object 184:\par 
\tab - message object 184 is not valid\par 
\tab Configuration of Message Object 185:\par 
\tab - message object 185 is not valid\par 
\tab Configuration of Message Object 186:\par 
\tab - message object 186 is not valid\par 
\tab Configuration of Message Object 187:\par 
\tab - message object 187 is not valid\par 
\tab Configuration of Message Object 188:\par 
\tab - message object 188 is not valid\par 
\tab Configuration of Message Object 189:\par 
\tab - message object 189 is not valid\par 
\tab Configuration of Message Object 190:\par 
\tab - message object 190 is not valid\par 
\tab Configuration of Message Object 191:\par 
\tab - message object 191 is not valid\par 
\tab Configuration of Message Object 192:\par 
\tab - message object 192 is not valid\par 
\tab Configuration of Message Object 193:\par 
\tab - message object 193 is not valid\par 
\tab Configuration of Message Object 194:\par 
\tab - message object 194 is not valid\par 
\tab Configuration of Message Object 195:\par 
\tab - message object 195 is not valid\par 
\tab Configuration of Message Object 196:\par 
\tab - message object 196 is not valid\par 
\tab Configuration of Message Object 197:\par 
\tab - message object 197 is not valid\par 
\tab Configuration of Message Object 198:\par 
\tab - message object 198 is not valid\par 
\tab Configuration of Message Object 199:\par 
\tab - message object 199 is not valid\par 
\tab Configuration of Message Object 200:\par 
\tab - message object 200 is not valid\par 
\tab Configuration of Message Object 201:\par 
\tab - message object 201 is not valid\par 
\tab Configuration of Message Object 202:\par 
\tab - message object 202 is not valid\par 
\tab Configuration of Message Object 203:\par 
\tab - message object 203 is not valid\par 
\tab Configuration of Message Object 204:\par 
\tab - message object 204 is not valid\par 
\tab Configuration of Message Object 205:\par 
\tab - message object 205 is not valid\par 
\tab Configuration of Message Object 206:\par 
\tab - message object 206 is not valid\par 
\tab Configuration of Message Object 207:\par 
\tab - message object 207 is not valid\par 
\tab Configuration of Message Object 208:\par 
\tab - message object 208 is not valid\par 
\tab Configuration of Message Object 209:\par 
\tab - message object 209 is not valid\par 
\tab Configuration of Message Object 210:\par 
\tab - message object 210 is not valid\par 
\tab Configuration of Message Object 211:\par 
\tab - message object 211 is not valid\par 
\tab Configuration of Message Object 212:\par 
\tab - message object 212 is not valid\par 
\tab Configuration of Message Object 213:\par 
\tab - message object 213 is not valid\par 
\tab Configuration of Message Object 214:\par 
\tab - message object 214 is not valid\par 
\tab Configuration of Message Object 215:\par 
\tab - message object 215 is not valid\par 
\tab Configuration of Message Object 216:\par 
\tab - message object 216 is not valid\par 
\tab Configuration of Message Object 217:\par 
\tab - message object 217 is not valid\par 
\tab Configuration of Message Object 218:\par 
\tab - message object 218 is not valid\par 
\tab Configuration of Message Object 219:\par 
\tab - message object 219 is not valid\par 
\tab Configuration of Message Object 220:\par 
\tab - message object 220 is not valid\par 
\tab Configuration of Message Object 221:\par 
\tab - message object 221 is not valid\par 
\tab Configuration of Message Object 222:\par 
\tab - message object 222 is not valid\par 
\tab Configuration of Message Object 223:\par 
\tab - message object 223 is not valid\par 
\tab Configuration of Message Object 224:\par 
\tab - message object 224 is not valid\par 
\tab Configuration of Message Object 225:\par 
\tab - message object 225 is not valid\par 
\tab Configuration of Message Object 226:\par 
\tab - message object 226 is not valid\par 
\tab Configuration of Message Object 227:\par 
\tab - message object 227 is not valid\par 
\tab Configuration of Message Object 228:\par 
\tab - message object 228 is not valid\par 
\tab Configuration of Message Object 229:\par 
\tab - message object 229 is not valid\par 
\tab Configuration of Message Object 230:\par 
\tab - message object 230 is not valid\par 
\tab Configuration of Message Object 231:\par 
\tab - message object 231 is not valid\par 
\tab Configuration of Message Object 232:\par 
\tab - message object 232 is not valid\par 
\tab Configuration of Message Object 233:\par 
\tab - message object 233 is not valid\par 
\tab Configuration of Message Object 234:\par 
\tab - message object 234 is not valid\par 
\tab Configuration of Message Object 235:\par 
\tab - message object 235 is not valid\par 
\tab Configuration of Message Object 236:\par 
\tab - message object 236 is not valid\par 
\tab Configuration of Message Object 237:\par 
\tab - message object 237 is not valid\par 
\tab Configuration of Message Object 238:\par 
\tab - message object 238 is not valid\par 
\tab Configuration of Message Object 239:\par 
\tab - message object 239 is not valid\par 
\tab Configuration of Message Object 240:\par 
\tab - message object 240 is not valid\par 
\tab Configuration of Message Object 241:\par 
\tab - message object 241 is not valid\par 
\tab Configuration of Message Object 242:\par 
\tab - message object 242 is not valid\par 
\tab Configuration of Message Object 243:\par 
\tab - message object 243 is not valid\par 
\tab Configuration of Message Object 244:\par 
\tab - message object 244 is not valid\par 
\tab Configuration of Message Object 245:\par 
\tab - message object 245 is not valid\par 
\tab Configuration of Message Object 246:\par 
\tab - message object 246 is not valid\par 
\tab Configuration of Message Object 247:\par 
\tab - message object 247 is not valid\par 
\tab Configuration of Message Object 248:\par 
\tab - message object 248 is not valid\par 
\tab Configuration of Message Object 249:\par 
\tab - message object 249 is not valid\par 
\tab Configuration of Message Object 250:\par 
\tab - message object 250 is not valid\par 
\tab Configuration of Message Object 251:\par 
\tab - message object 251 is not valid\par 
\tab Configuration of Message Object 252:\par 
\tab - message object 252 is not valid\par 
\tab Configuration of Message Object 253:\par 
\tab - message object 253 is not valid\par 
\tab Configuration of Message Object 254:\par 
\tab - message object 254 is not valid\par 
\par 
\tab Configuration of Service Request Nodes 0 - 15:\par 
\tab SRN0 service request node configuration:\par 
\tab - SRN0 interrupt priority level (ILVL) = 10\par 
\tab - SRN0 interrupt group level (GLVL) = 0\par 
\tab - SRN0 group priority extension (GPX) = 0\par 
\par 

}
