// Copyright 2024-present Niobium Microsystems, Inc.
// Licensed under the Apache License, Version 2.0.
//
// FHETCH instruction-set simulator — executes .fhetch traces using
// OpenFHE modular arithmetic.

#include "niobium/fhetch_sim/simulator.h"
#include "instruction.h"
#include "memory.h"

#include <chrono>
#include <cstdint>
#include <cstddef>
#include <cstdlib>
#include <filesystem>
#include <fstream>
#include <iomanip>
#include <iostream>
#include <memory>
#include <iterator>
#include <set>
#include <string>
#include <unordered_set>
#include <vector>
#include <utility>

// OpenFHE math
#include "math/math-hal.h"
#include "math/nbtheory.h"
#include "core/lattice/hal/lat-backend.h"
#include "lattice/lat-hal.h"

using namespace lbcrypto;

namespace niobium::fhetch_sim {

// ============================================================================
// Impl
// ============================================================================

struct Simulator::Impl {
    uint64_t ring_dim = 0;
    ParsedTrace trace;
    Memory memory;
    size_t error_count = 0;

    // Resolve a modulus index to the actual value
    uint64_t resolve_modulus(uint32_t idx) const {
        if (idx < trace.modulus_table.size())
            return trace.modulus_table[idx];
        return 0;
    }

    // Addresses we've already warned about once — keeps uninit-read
    // warnings readable when the same address is consumed by many ops.
    std::unordered_set<uint64_t> warned_uninit_addrs;

    // Get polynomial from memory, returning zero-initialized if missing
    const std::vector<uint64_t>& get_or_zero(uint64_t addr,
                                              std::vector<uint64_t>& scratch,
                                              const Instruction& inst) {
        if (memory.is_initialized(addr))
            return memory.get(addr).values;
        if (warned_uninit_addrs.insert(addr).second) {
            std::cerr << "[FHETCH_SIM] WARNING: read from uninitialized address %"
                      << addr << " (first seen at line " << inst.line_number
                      << ": " << inst.raw_line << ")" << '\n';
        }
        scratch.assign(ring_dim, 0);
        return scratch;
    }

    void error(const Instruction& inst, const std::string& msg) {
        std::cerr << "[FHETCH_SIM] ERROR line " << inst.line_number
                  << ": " << msg << "\n  " << inst.raw_line << '\n';
        error_count++;
    }

    // --- Arithmetic dispatch ---

    bool exec_addp(const Instruction& inst) {
        uint64_t q = resolve_modulus(inst.modulus_index);
        std::vector<uint64_t> scratch1, scratch2;
        const auto& a = get_or_zero(inst.src1, scratch1, inst);
        const auto& b = get_or_zero(inst.src2, scratch2, inst);
        if (a.size() != ring_dim || b.size() != ring_dim) {
            error(inst, "ring dimension mismatch"); return false;
        }

        NativeInteger mod(q);
        NativeVector va(ring_dim, mod), vb(ring_dim, mod);
        for (size_t i = 0; i < ring_dim; i++) {
            va[i] = NativeInteger(a[i]);
            vb[i] = NativeInteger(b[i]);
        }
        NativeVector vr = va.ModAdd(vb);
        std::vector<uint64_t> result(ring_dim);
        for (size_t i = 0; i < ring_dim; i++)
            result[i] = vr[i].ConvertToInt();
        memory.set(inst.dest, std::move(result), q);
        return true;
    }

    bool exec_subp(const Instruction& inst) {
        uint64_t q = resolve_modulus(inst.modulus_index);
        std::vector<uint64_t> scratch1, scratch2;
        const auto& a = get_or_zero(inst.src1, scratch1, inst);
        const auto& b = get_or_zero(inst.src2, scratch2, inst);
        if (a.size() != ring_dim || b.size() != ring_dim) {
            error(inst, "ring dimension mismatch"); return false;
        }

        NativeInteger mod(q);
        NativeVector va(ring_dim, mod), vb(ring_dim, mod);
        for (size_t i = 0; i < ring_dim; i++) {
            va[i] = NativeInteger(a[i]);
            vb[i] = NativeInteger(b[i]);
        }
        NativeVector vr = va.ModSub(vb);
        std::vector<uint64_t> result(ring_dim);
        for (size_t i = 0; i < ring_dim; i++)
            result[i] = vr[i].ConvertToInt();
        memory.set(inst.dest, std::move(result), q);
        return true;
    }

    bool exec_mulp(const Instruction& inst) {
        uint64_t q = resolve_modulus(inst.modulus_index);
        std::vector<uint64_t> scratch1, scratch2;
        const auto& a = get_or_zero(inst.src1, scratch1, inst);
        const auto& b = get_or_zero(inst.src2, scratch2, inst);
        if (a.size() != ring_dim || b.size() != ring_dim) {
            error(inst, "ring dimension mismatch"); return false;
        }

        NativeInteger mod(q);
        NativeVector va(ring_dim, mod), vb(ring_dim, mod);
        for (size_t i = 0; i < ring_dim; i++) {
            va[i] = NativeInteger(a[i]);
            vb[i] = NativeInteger(b[i]);
        }
        NativeVector vr = va.ModMul(vb);
        std::vector<uint64_t> result(ring_dim);
        for (size_t i = 0; i < ring_dim; i++)
            result[i] = vr[i].ConvertToInt();
        memory.set(inst.dest, std::move(result), q);
        return true;
    }

    bool exec_addps(const Instruction& inst) {
        uint64_t q = resolve_modulus(inst.modulus_index);
        std::vector<uint64_t> scratch;
        const auto& a = get_or_zero(inst.src1, scratch, inst);
        if (a.size() != ring_dim) { error(inst, "ring dimension mismatch"); return false; }

        // Special case: immediate 0 = copy (no modular reduction).
        // Used by copy probes where the modulus may not match the data.
        if (inst.immediate == 0) {
            memory.set(inst.dest, std::vector<uint64_t>(a), q);
            return true;
        }

        NativeInteger mod(q), imm(inst.immediate);
        NativeVector va(ring_dim, mod);
        for (size_t i = 0; i < ring_dim; i++) va[i] = NativeInteger(a[i]);
        va.ModAddEq(imm);
        std::vector<uint64_t> result(ring_dim);
        for (size_t i = 0; i < ring_dim; i++) result[i] = va[i].ConvertToInt();
        memory.set(inst.dest, std::move(result), q);
        return true;
    }

    bool exec_subps(const Instruction& inst) {
        uint64_t q = resolve_modulus(inst.modulus_index);
        std::vector<uint64_t> scratch;
        const auto& a = get_or_zero(inst.src1, scratch, inst);
        if (a.size() != ring_dim) { error(inst, "ring dimension mismatch"); return false; }

        NativeInteger mod(q), imm(inst.immediate);
        NativeVector va(ring_dim, mod);
        for (size_t i = 0; i < ring_dim; i++) va[i] = NativeInteger(a[i]);
        va.ModSubEq(imm);
        std::vector<uint64_t> result(ring_dim);
        for (size_t i = 0; i < ring_dim; i++) result[i] = va[i].ConvertToInt();
        memory.set(inst.dest, std::move(result), q);
        return true;
    }

    bool exec_mulps(const Instruction& inst) {
        uint64_t q = resolve_modulus(inst.modulus_index);

        // Special case: multiply by 0 always produces zero
        if (inst.immediate == 0) {
            memory.set(inst.dest, std::vector<uint64_t>(ring_dim, 0), q);
            return true;
        }

        std::vector<uint64_t> scratch;
        const auto& a = get_or_zero(inst.src1, scratch, inst);
        if (a.size() != ring_dim) { error(inst, "ring dimension mismatch"); return false; }

        NativeInteger mod(q), imm(inst.immediate);
        NativeVector va(ring_dim, mod);
        for (size_t i = 0; i < ring_dim; i++) va[i] = NativeInteger(a[i]);
        va.ModMulEq(imm);
        std::vector<uint64_t> result(ring_dim);
        for (size_t i = 0; i < ring_dim; i++) result[i] = va[i].ConvertToInt();
        memory.set(inst.dest, std::move(result), q);
        return true;
    }

    bool exec_negp(const Instruction& inst) {
        uint64_t q = resolve_modulus(inst.modulus_index);
        std::vector<uint64_t> scratch;
        const auto& a = get_or_zero(inst.src1, scratch, inst);
        if (a.size() != ring_dim) { error(inst, "ring dimension mismatch"); return false; }

        std::vector<uint64_t> result(ring_dim);
        for (size_t i = 0; i < ring_dim; i++)
            result[i] = (a[i] == 0) ? 0 : q - a[i];
        memory.set(inst.dest, std::move(result), q);
        return true;
    }

    bool exec_ntt(const Instruction& inst) {
        uint64_t q = resolve_modulus(inst.modulus_index);
        std::vector<uint64_t> scratch;
        const auto& a = get_or_zero(inst.src1, scratch, inst);
        if (a.size() != ring_dim) { error(inst, "ring dimension mismatch"); return false; }

        NativeInteger mod(q);
        NativeVector va(ring_dim, mod);
        for (size_t i = 0; i < ring_dim; i++) va[i] = NativeInteger(a[i]);

        // Use omega from trace if available, otherwise compute
        NativeInteger root;
        if (inst.omega.has_value() && inst.omega.value() != 0) {
            root = NativeInteger(inst.omega.value());
        } else {
            root = RootOfUnity<NativeInteger>(2 * ring_dim, mod);
        }
        ChineseRemainderTransformFTT<NativeVector> transformer;
        transformer.ForwardTransformToBitReverse(va, root, 2 * ring_dim, &va);

        std::vector<uint64_t> result(ring_dim);
        for (size_t i = 0; i < ring_dim; i++) result[i] = va[i].ConvertToInt();
        memory.set(inst.dest, std::move(result), q);
        return true;
    }

    // AutomorphismTransform for power-of-2 ring in EVALUATION form.
    // Mirrors OpenFHE's PolyImpl::AutomorphismTransform(k) (poly-impl.h:494):
    //   logn = log2(N)
    //   mask = N - 1
    //   for (j=0, jk=k; j < N; ++j, jk += 2k):
    //       result[ReverseBits(j, logn)] = values[ReverseBits((jk>>1)&mask, logn)]
    bool exec_automorph_eval(const Instruction& inst) {
        uint64_t q = resolve_modulus(inst.modulus_index);
        std::vector<uint64_t> scratch;
        const auto& a = get_or_zero(inst.src1, scratch, inst);
        if (a.size() != ring_dim) { error(inst, "ring dimension mismatch"); return false; }
        if (!inst.k.has_value()) {
            error(inst, "automorphism missing k"); return false;
        }
        uint32_t k = static_cast<uint32_t>(inst.k.value());
        // logn such that (1 << logn) == ring_dim
        uint32_t logn = 0;
        for (uint32_t n = static_cast<uint32_t>(ring_dim); n > 1; n >>= 1) ++logn;
        uint32_t mask = (1u << logn) - 1u;

        auto rev_bits = [](uint32_t x, uint32_t bits) {
            uint32_t r = 0;
            for (uint32_t i = 0; i < bits; ++i)
                if (x & (1u << i)) r |= 1u << (bits - 1 - i);
            return r;
        };

        std::vector<uint64_t> result(ring_dim, 0);
        uint32_t jk = k;
        for (uint32_t j = 0; j < ring_dim; ++j, jk += 2 * k) {
            uint32_t jrev = rev_bits(j, logn);
            uint32_t idxrev = rev_bits((jk >> 1) & mask, logn);
            result[jrev] = a[idxrev];
        }
        memory.set(inst.dest, std::move(result), q);
        return true;
    }

    bool exec_rot_automorph_coeff(const Instruction& inst) {
        // Negacyclic-coefficient rotation per the FHETCH spec:
        //   result[i] = signs[i] * src[(i + offset) mod N]
        //   signs[i] = (-1)^((i + offset) // N)
        // i.e. result[i] reads src at the position offset slots ahead,
        // with a sign flip when the read wraps past N (because X^N = -1).
        // This is multiplication by X^{-offset} (= X^{2N-offset}) in
        // R_q = Z_q[X]/(X^N+1), a left shift of the coefficient vector.
        uint64_t q = resolve_modulus(inst.modulus_index);
        std::vector<uint64_t> scratch;
        const auto& a = get_or_zero(inst.src1, scratch, inst);
        if (a.size() != ring_dim) { error(inst, "ring dimension mismatch"); return false; }
        if (!inst.offset.has_value()) {
            error(inst, "rotation missing offset"); return false;
        }
        const uint64_t offset = inst.offset.value();

        std::vector<uint64_t> result(ring_dim, 0);
        for (uint64_t i = 0; i < ring_dim; ++i) {
            const uint64_t src_pos = i + offset;
            if (src_pos < ring_dim) {
                result[i] = a[src_pos];
            } else {
                // (q - a[k]) % q yields 0 when a[k]==0 and (q - a[k]) when
                // a[k] != 0, keeping result in [0, q).
                result[i] = (q - a[src_pos - ring_dim]) % q;
            }
        }
        memory.set(inst.dest, std::move(result), q);
        return true;
    }

    bool exec_intt(const Instruction& inst) {
        uint64_t q = resolve_modulus(inst.modulus_index);
        std::vector<uint64_t> scratch;
        const auto& a = get_or_zero(inst.src1, scratch, inst);
        if (a.size() != ring_dim) { error(inst, "ring dimension mismatch"); return false; }

        NativeInteger mod(q);
        NativeVector va(ring_dim, mod);
        for (size_t i = 0; i < ring_dim; i++) va[i] = NativeInteger(a[i]);

        NativeInteger root;
        if (inst.omega.has_value() && inst.omega.value() != 0) {
            root = NativeInteger(inst.omega.value());
        } else {
            root = RootOfUnity<NativeInteger>(2 * ring_dim, mod);
        }
        ChineseRemainderTransformFTT<NativeVector> transformer;
        transformer.InverseTransformFromBitReverse(va, root, 2 * ring_dim, &va);

        std::vector<uint64_t> result(ring_dim);
        for (size_t i = 0; i < ring_dim; i++) result[i] = va[i].ConvertToInt();
        memory.set(inst.dest, std::move(result), q);
        return true;
    }

    // --- Main execution loop ---

    SimResult execute() {
        auto start = std::chrono::steady_clock::now();
        size_t executed = 0;
        error_count = 0;
        size_t total = trace.instructions.size();

        std::cout << "[FHETCH_SIM] Executing " << total << " instructions, "
                  << trace.modulus_table.size() << " moduli, N=" << ring_dim
                  << '\n';

        // Per-instruction dump: NIOBIUM_DEBUG_INSTR=N prints every instruction's
        // result for the first N instructions. Set N=-1 for all.
        const char* dbg_env = std::getenv("NIOBIUM_DEBUG_INSTR");
        long dbg_limit = dbg_env ? std::atol(dbg_env) : 0;

        auto last_report = start;
        for (size_t i = 0; i < total; i++) {
            const auto& inst = trace.instructions[i];
            bool ok = true;

            switch (inst.opcode) {
            case OpCode::SR_ADDP:        ok = exec_addp(inst);  break;
            case OpCode::SR_SUBP:        ok = exec_subp(inst);  break;
            case OpCode::SR_MULP:        ok = exec_mulp(inst);  break;
            case OpCode::SR_ADDPS:
            case OpCode::SR_ADDPS_COEFF: ok = exec_addps(inst); break;
            case OpCode::SR_SUBPS:
            case OpCode::SR_SUBPS_COEFF: ok = exec_subps(inst); break;
            case OpCode::SR_MULPS:       ok = exec_mulps(inst); break;
            case OpCode::SR_NEGP:        ok = exec_negp(inst);  break;
            case OpCode::SR_NTT:         ok = exec_ntt(inst);   break;
            case OpCode::SR_INTT:        ok = exec_intt(inst);  break;

            case OpCode::SR_AUTOMORPH_EVAL: ok = exec_automorph_eval(inst); break;

            case OpCode::SR_ROT_AUTOMORPH_COEFF: ok = exec_rot_automorph_coeff(inst); break;

            case OpCode::SR_PERMUTE:
            case OpCode::SR_AUTOMORPH_COEFF:
                // TODO: general permutation and Galois X^k in coefficient form
                // not yet implemented; the eval-form Galois automorphism and
                // the negacyclic-coefficient rotation handlers above cover
                // the cases haze surfaces.
                ok = true;
                break;

            // Non-integer ops: pass through (no modular reduction)
            case OpCode::SR_ADDP_NI:
            case OpCode::SR_SUBP_NI:
            case OpCode::SR_MULP_NI:
            case OpCode::SR_ADDPS_NI:
            case OpCode::SR_SUBPS_NI:
            case OpCode::SR_MULPS_NI:
            case OpCode::SR_ADDPS_COEFF_NI:
            case OpCode::SR_SUBPS_COEFF_NI:
            case OpCode::SR_NEGP_NI:
            case OpCode::SR_FT:
            case OpCode::SR_IFT:
                ok = true;  // TODO: non-integer arithmetic
                break;

            case OpCode::HALT:
                ok = true;
                break;

            case OpCode::COMMENT:
            case OpCode::UNKNOWN:
                ok = true;
                break;
            }

            if (ok) executed++;

            // Per-instruction result dump (for pinpointing divergence)
            if (ok && (dbg_limit < 0 || (long)i < dbg_limit)) {
                if (memory.is_initialized(inst.dest)) {
                    const auto& v = memory.get(inst.dest).values;
                    std::cout << "[FHETCH_SIM-DBG] #" << i
                              << " " << inst.raw_line
                              << "  →  %" << inst.dest
                              << " v[0..3]=" << (v.size()>0?v[0]:0)
                              << "," << (v.size()>1?v[1]:0)
                              << "," << (v.size()>2?v[2]:0)
                              << "," << (v.size()>3?v[3]:0)
                              << '\n';
                }
            }

            // Progress reporting every 2 seconds
            auto now = std::chrono::steady_clock::now();
            if (std::chrono::duration_cast<std::chrono::seconds>(now - last_report).count() >= 2) {
                int pct = static_cast<int>(100 * (i + 1) / total);
                std::cout << "\r[FHETCH_SIM] Progress: " << pct << "% ("
                          << (i + 1) << "/" << total << ")" << std::flush;
                last_report = now;
            }
        }

        auto end = std::chrono::steady_clock::now();
        double elapsed = std::chrono::duration<double>(end - start).count();

        std::cout << "\r[FHETCH_SIM] Complete: " << executed << " executed, "
                  << error_count << " errors, "
                  << std::fixed << std::setprecision(2) << elapsed << "s"
                  << '\n';

        return {executed, error_count, elapsed};
    }
};

// ============================================================================
// Public API
// ============================================================================

Simulator::Simulator() : impl_(std::make_unique<Impl>()) {}
Simulator::~Simulator() = default;

void Simulator::set_ring_dimension(uint64_t N) {
    impl_->ring_dim = N;
}

bool Simulator::load_trace(const std::filesystem::path& trace_file) {
    std::ifstream in(trace_file);
    if (!in.is_open()) {
        std::cerr << "[FHETCH_SIM] Cannot open: " << trace_file << '\n';
        return false;
    }
    std::string content((std::istreambuf_iterator<char>(in)),
                        std::istreambuf_iterator<char>());
    impl_->trace = parse_trace(content);

    std::cout << "[FHETCH_SIM] Loaded: " << trace_file << "\n"
              << "  Modulus table: " << impl_->trace.modulus_table.size() << " entries\n"
              << "  Instructions:  " << impl_->trace.instructions.size() << '\n';
    return !impl_->trace.instructions.empty();
}

void Simulator::store_polynomial(uint64_t address,
                                 const std::vector<uint64_t>& values,
                                 uint64_t modulus) {
    impl_->memory.set(address, values, modulus);
}

SimResult Simulator::run() {
    if (impl_->ring_dim == 0) {
        std::cerr << "[FHETCH_SIM] ring dimension not set" << '\n';
        return {0, 1, 0.0};
    }
    return impl_->execute();
}

std::vector<uint64_t> Simulator::get_polynomial(uint64_t address) const {
    if (impl_->memory.is_initialized(address))
        return impl_->memory.get(address).values;
    return {};
}

uint64_t Simulator::get_modulus(uint64_t address) const {
    return impl_->memory.get(address).modulus;
}

bool Simulator::is_initialized(uint64_t address) const {
    return impl_->memory.is_initialized(address);
}

void Simulator::prematerialize_zero_inits() {
    // Scan instructions in order. An instruction of the form
    //   sr_mulps %x, %x, 0, m=N
    // or
    //   sr_addps %x, %x, 0, m=0
    // with imm=0 (and src == dst for mulps / the dst preamble pattern for
    // addps) initializes %x to the zero vector deterministically. If such
    // an instruction appears for an address before that address is read
    // anywhere, materialize a zero-vector in memory at %x now. This lets
    // the compiler's replay() loader use these addresses as "initialized"
    // when propagating through the data-parent chain, before the simulator
    // has executed the preamble itself.
    std::unordered_set<uint64_t> read_before;
    for (const auto& inst : impl_->trace.instructions) {
        if (inst.opcode == OpCode::HALT || inst.opcode == OpCode::COMMENT ||
            inst.opcode == OpCode::UNKNOWN) continue;

        bool is_zero_init = false;
        if (inst.opcode == OpCode::SR_MULPS && inst.immediate == 0) {
            // `sr_mulps %x, %x, 0, m=N` (and similar addr patterns) writes zeros
            is_zero_init = true;
        } else if ((inst.opcode == OpCode::SR_ADDPS ||
                    inst.opcode == OpCode::SR_ADDPS_COEFF) &&
                   inst.immediate == 0 && inst.src1 == inst.dest) {
            // `sr_addps %x, %x, 0, m=0` — adding zero to self, still zero-init
            // semantics when %x was uninit. Conservative: accept.
            is_zero_init = true;
        }

        if (is_zero_init && read_before.count(inst.dest) == 0 &&
            !impl_->memory.is_initialized(inst.dest)) {
            // Materialize zero. Modulus=0 is fine — ops that use this
            // address take their modulus from their own m=N field.
            impl_->memory.set(inst.dest,
                              std::vector<uint64_t>(impl_->ring_dim, 0),
                              /*modulus=*/0);
        }

        // Track reads — once a src is read, later writes with
        // prematerialization would be wrong (the read wanted earlier data).
        auto note_read = [&](uint64_t a) { if (a) read_before.insert(a); };
        note_read(inst.src1);
        note_read(inst.src2);
        if (inst.dest && (inst.opcode == OpCode::SR_ADDP ||
                          inst.opcode == OpCode::SR_SUBP ||
                          inst.opcode == OpCode::SR_MULP)) {
            // These ops' dest is in-place read too, but already covered
            // by src1 on typical emissions; keep defensive.
        }
    }
}

std::vector<uint64_t> Simulator::get_read_before_write_addresses() const {
    std::set<uint64_t> written;
    std::vector<uint64_t> rbw;

    for (const auto& inst : impl_->trace.instructions) {
        if (inst.opcode == OpCode::HALT || inst.opcode == OpCode::COMMENT ||
            inst.opcode == OpCode::UNKNOWN)
            continue;

        // Source addresses are read
        // For poly-poly ops: src1 and src2 are sources
        // For poly-scalar/unary ops: src1 is the source
        // The dest is also a source for in-place ops (dest == src1)
        uint64_t sources[2] = {inst.src1, inst.src2};
        int nsrc = 2;

        // Unary ops only have src1
        switch (inst.opcode) {
        case OpCode::SR_NEGP:
        case OpCode::SR_NTT: case OpCode::SR_INTT:
        case OpCode::SR_NEGP_NI:
        case OpCode::SR_FT: case OpCode::SR_IFT:
        case OpCode::SR_PERMUTE:
        case OpCode::SR_AUTOMORPH_EVAL:
        case OpCode::SR_AUTOMORPH_COEFF:
        case OpCode::SR_ROT_AUTOMORPH_COEFF:
            nsrc = 1;
            break;
        case OpCode::SR_ADDPS: case OpCode::SR_SUBPS: case OpCode::SR_MULPS:
        case OpCode::SR_ADDPS_COEFF: case OpCode::SR_SUBPS_COEFF:
        case OpCode::SR_ADDPS_NI: case OpCode::SR_SUBPS_NI: case OpCode::SR_MULPS_NI:
        case OpCode::SR_ADDPS_COEFF_NI: case OpCode::SR_SUBPS_COEFF_NI:
            nsrc = 1;  // scalar ops: only src1 is a poly address
            break;
        default:
            break;
        }

        // Special case: sr_mulps with imm=0 writes zero without reading source.
        // Don't count the source as a read.
        bool skip_read = (inst.opcode == OpCode::SR_MULPS && inst.immediate == 0);

        for (int i = 0; i < nsrc && !skip_read; i++) {
            if (written.find(sources[i]) == written.end()) {
                // First time seeing this address as a source, and it hasn't
                // been written yet — it's a read-before-write.
                rbw.push_back(sources[i]);
                written.insert(sources[i]);  // prevent duplicates in result
            }
        }

        // Dest is written
        written.insert(inst.dest);
    }

    return rbw;
}

}  // namespace niobium::fhetch_sim
