
camera_bsp_driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fd00  080002ac  080002ac  000102ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000066c  0800ffac  0800ffac  0001ffac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08010618  08010618  00020618  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08010620  08010620  00020620  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08010624  08010624  00020624  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000002f8  24000000  08010628  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000dc8  240002f8  08010920  000302f8  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  240010c0  08010920  000310c0  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000302f8  2**0
                  CONTENTS, READONLY
 10 .debug_info   00027c0e  00000000  00000000  00030326  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000050d5  00000000  00000000  00057f34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001a50  00000000  00000000  0005d010  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00001828  00000000  00000000  0005ea60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  000394cc  00000000  00000000  00060288  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00029189  00000000  00000000  00099754  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00152b6f  00000000  00000000  000c28dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000050  00000000  00000000  0021544c  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00007170  00000000  00000000  0021549c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002ac <__do_global_dtors_aux>:
 80002ac:	b510      	push	{r4, lr}
 80002ae:	4c05      	ldr	r4, [pc, #20]	; (80002c4 <__do_global_dtors_aux+0x18>)
 80002b0:	7823      	ldrb	r3, [r4, #0]
 80002b2:	b933      	cbnz	r3, 80002c2 <__do_global_dtors_aux+0x16>
 80002b4:	4b04      	ldr	r3, [pc, #16]	; (80002c8 <__do_global_dtors_aux+0x1c>)
 80002b6:	b113      	cbz	r3, 80002be <__do_global_dtors_aux+0x12>
 80002b8:	4804      	ldr	r0, [pc, #16]	; (80002cc <__do_global_dtors_aux+0x20>)
 80002ba:	f3af 8000 	nop.w
 80002be:	2301      	movs	r3, #1
 80002c0:	7023      	strb	r3, [r4, #0]
 80002c2:	bd10      	pop	{r4, pc}
 80002c4:	240002f8 	.word	0x240002f8
 80002c8:	00000000 	.word	0x00000000
 80002cc:	0800ff94 	.word	0x0800ff94

080002d0 <frame_dummy>:
 80002d0:	b508      	push	{r3, lr}
 80002d2:	4b03      	ldr	r3, [pc, #12]	; (80002e0 <frame_dummy+0x10>)
 80002d4:	b11b      	cbz	r3, 80002de <frame_dummy+0xe>
 80002d6:	4903      	ldr	r1, [pc, #12]	; (80002e4 <frame_dummy+0x14>)
 80002d8:	4803      	ldr	r0, [pc, #12]	; (80002e8 <frame_dummy+0x18>)
 80002da:	f3af 8000 	nop.w
 80002de:	bd08      	pop	{r3, pc}
 80002e0:	00000000 	.word	0x00000000
 80002e4:	240002fc 	.word	0x240002fc
 80002e8:	0800ff94 	.word	0x0800ff94

080002ec <__aeabi_uldivmod>:
 80002ec:	b953      	cbnz	r3, 8000304 <__aeabi_uldivmod+0x18>
 80002ee:	b94a      	cbnz	r2, 8000304 <__aeabi_uldivmod+0x18>
 80002f0:	2900      	cmp	r1, #0
 80002f2:	bf08      	it	eq
 80002f4:	2800      	cmpeq	r0, #0
 80002f6:	bf1c      	itt	ne
 80002f8:	f04f 31ff 	movne.w	r1, #4294967295
 80002fc:	f04f 30ff 	movne.w	r0, #4294967295
 8000300:	f000 b974 	b.w	80005ec <__aeabi_idiv0>
 8000304:	f1ad 0c08 	sub.w	ip, sp, #8
 8000308:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800030c:	f000 f806 	bl	800031c <__udivmoddi4>
 8000310:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000314:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000318:	b004      	add	sp, #16
 800031a:	4770      	bx	lr

0800031c <__udivmoddi4>:
 800031c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000320:	9d08      	ldr	r5, [sp, #32]
 8000322:	4604      	mov	r4, r0
 8000324:	468e      	mov	lr, r1
 8000326:	2b00      	cmp	r3, #0
 8000328:	d14d      	bne.n	80003c6 <__udivmoddi4+0xaa>
 800032a:	428a      	cmp	r2, r1
 800032c:	4694      	mov	ip, r2
 800032e:	d969      	bls.n	8000404 <__udivmoddi4+0xe8>
 8000330:	fab2 f282 	clz	r2, r2
 8000334:	b152      	cbz	r2, 800034c <__udivmoddi4+0x30>
 8000336:	fa01 f302 	lsl.w	r3, r1, r2
 800033a:	f1c2 0120 	rsb	r1, r2, #32
 800033e:	fa20 f101 	lsr.w	r1, r0, r1
 8000342:	fa0c fc02 	lsl.w	ip, ip, r2
 8000346:	ea41 0e03 	orr.w	lr, r1, r3
 800034a:	4094      	lsls	r4, r2
 800034c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000350:	0c21      	lsrs	r1, r4, #16
 8000352:	fbbe f6f8 	udiv	r6, lr, r8
 8000356:	fa1f f78c 	uxth.w	r7, ip
 800035a:	fb08 e316 	mls	r3, r8, r6, lr
 800035e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000362:	fb06 f107 	mul.w	r1, r6, r7
 8000366:	4299      	cmp	r1, r3
 8000368:	d90a      	bls.n	8000380 <__udivmoddi4+0x64>
 800036a:	eb1c 0303 	adds.w	r3, ip, r3
 800036e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000372:	f080 811f 	bcs.w	80005b4 <__udivmoddi4+0x298>
 8000376:	4299      	cmp	r1, r3
 8000378:	f240 811c 	bls.w	80005b4 <__udivmoddi4+0x298>
 800037c:	3e02      	subs	r6, #2
 800037e:	4463      	add	r3, ip
 8000380:	1a5b      	subs	r3, r3, r1
 8000382:	b2a4      	uxth	r4, r4
 8000384:	fbb3 f0f8 	udiv	r0, r3, r8
 8000388:	fb08 3310 	mls	r3, r8, r0, r3
 800038c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000390:	fb00 f707 	mul.w	r7, r0, r7
 8000394:	42a7      	cmp	r7, r4
 8000396:	d90a      	bls.n	80003ae <__udivmoddi4+0x92>
 8000398:	eb1c 0404 	adds.w	r4, ip, r4
 800039c:	f100 33ff 	add.w	r3, r0, #4294967295
 80003a0:	f080 810a 	bcs.w	80005b8 <__udivmoddi4+0x29c>
 80003a4:	42a7      	cmp	r7, r4
 80003a6:	f240 8107 	bls.w	80005b8 <__udivmoddi4+0x29c>
 80003aa:	4464      	add	r4, ip
 80003ac:	3802      	subs	r0, #2
 80003ae:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003b2:	1be4      	subs	r4, r4, r7
 80003b4:	2600      	movs	r6, #0
 80003b6:	b11d      	cbz	r5, 80003c0 <__udivmoddi4+0xa4>
 80003b8:	40d4      	lsrs	r4, r2
 80003ba:	2300      	movs	r3, #0
 80003bc:	e9c5 4300 	strd	r4, r3, [r5]
 80003c0:	4631      	mov	r1, r6
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0xc2>
 80003ca:	2d00      	cmp	r5, #0
 80003cc:	f000 80ef 	beq.w	80005ae <__udivmoddi4+0x292>
 80003d0:	2600      	movs	r6, #0
 80003d2:	e9c5 0100 	strd	r0, r1, [r5]
 80003d6:	4630      	mov	r0, r6
 80003d8:	4631      	mov	r1, r6
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f683 	clz	r6, r3
 80003e2:	2e00      	cmp	r6, #0
 80003e4:	d14a      	bne.n	800047c <__udivmoddi4+0x160>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0xd4>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80f9 	bhi.w	80005e2 <__udivmoddi4+0x2c6>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0303 	sbc.w	r3, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	469e      	mov	lr, r3
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	d0e0      	beq.n	80003c0 <__udivmoddi4+0xa4>
 80003fe:	e9c5 4e00 	strd	r4, lr, [r5]
 8000402:	e7dd      	b.n	80003c0 <__udivmoddi4+0xa4>
 8000404:	b902      	cbnz	r2, 8000408 <__udivmoddi4+0xec>
 8000406:	deff      	udf	#255	; 0xff
 8000408:	fab2 f282 	clz	r2, r2
 800040c:	2a00      	cmp	r2, #0
 800040e:	f040 8092 	bne.w	8000536 <__udivmoddi4+0x21a>
 8000412:	eba1 010c 	sub.w	r1, r1, ip
 8000416:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800041a:	fa1f fe8c 	uxth.w	lr, ip
 800041e:	2601      	movs	r6, #1
 8000420:	0c20      	lsrs	r0, r4, #16
 8000422:	fbb1 f3f7 	udiv	r3, r1, r7
 8000426:	fb07 1113 	mls	r1, r7, r3, r1
 800042a:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800042e:	fb0e f003 	mul.w	r0, lr, r3
 8000432:	4288      	cmp	r0, r1
 8000434:	d908      	bls.n	8000448 <__udivmoddi4+0x12c>
 8000436:	eb1c 0101 	adds.w	r1, ip, r1
 800043a:	f103 38ff 	add.w	r8, r3, #4294967295
 800043e:	d202      	bcs.n	8000446 <__udivmoddi4+0x12a>
 8000440:	4288      	cmp	r0, r1
 8000442:	f200 80cb 	bhi.w	80005dc <__udivmoddi4+0x2c0>
 8000446:	4643      	mov	r3, r8
 8000448:	1a09      	subs	r1, r1, r0
 800044a:	b2a4      	uxth	r4, r4
 800044c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000450:	fb07 1110 	mls	r1, r7, r0, r1
 8000454:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000458:	fb0e fe00 	mul.w	lr, lr, r0
 800045c:	45a6      	cmp	lr, r4
 800045e:	d908      	bls.n	8000472 <__udivmoddi4+0x156>
 8000460:	eb1c 0404 	adds.w	r4, ip, r4
 8000464:	f100 31ff 	add.w	r1, r0, #4294967295
 8000468:	d202      	bcs.n	8000470 <__udivmoddi4+0x154>
 800046a:	45a6      	cmp	lr, r4
 800046c:	f200 80bb 	bhi.w	80005e6 <__udivmoddi4+0x2ca>
 8000470:	4608      	mov	r0, r1
 8000472:	eba4 040e 	sub.w	r4, r4, lr
 8000476:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800047a:	e79c      	b.n	80003b6 <__udivmoddi4+0x9a>
 800047c:	f1c6 0720 	rsb	r7, r6, #32
 8000480:	40b3      	lsls	r3, r6
 8000482:	fa22 fc07 	lsr.w	ip, r2, r7
 8000486:	ea4c 0c03 	orr.w	ip, ip, r3
 800048a:	fa20 f407 	lsr.w	r4, r0, r7
 800048e:	fa01 f306 	lsl.w	r3, r1, r6
 8000492:	431c      	orrs	r4, r3
 8000494:	40f9      	lsrs	r1, r7
 8000496:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800049a:	fa00 f306 	lsl.w	r3, r0, r6
 800049e:	fbb1 f8f9 	udiv	r8, r1, r9
 80004a2:	0c20      	lsrs	r0, r4, #16
 80004a4:	fa1f fe8c 	uxth.w	lr, ip
 80004a8:	fb09 1118 	mls	r1, r9, r8, r1
 80004ac:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004b0:	fb08 f00e 	mul.w	r0, r8, lr
 80004b4:	4288      	cmp	r0, r1
 80004b6:	fa02 f206 	lsl.w	r2, r2, r6
 80004ba:	d90b      	bls.n	80004d4 <__udivmoddi4+0x1b8>
 80004bc:	eb1c 0101 	adds.w	r1, ip, r1
 80004c0:	f108 3aff 	add.w	sl, r8, #4294967295
 80004c4:	f080 8088 	bcs.w	80005d8 <__udivmoddi4+0x2bc>
 80004c8:	4288      	cmp	r0, r1
 80004ca:	f240 8085 	bls.w	80005d8 <__udivmoddi4+0x2bc>
 80004ce:	f1a8 0802 	sub.w	r8, r8, #2
 80004d2:	4461      	add	r1, ip
 80004d4:	1a09      	subs	r1, r1, r0
 80004d6:	b2a4      	uxth	r4, r4
 80004d8:	fbb1 f0f9 	udiv	r0, r1, r9
 80004dc:	fb09 1110 	mls	r1, r9, r0, r1
 80004e0:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004e4:	fb00 fe0e 	mul.w	lr, r0, lr
 80004e8:	458e      	cmp	lr, r1
 80004ea:	d908      	bls.n	80004fe <__udivmoddi4+0x1e2>
 80004ec:	eb1c 0101 	adds.w	r1, ip, r1
 80004f0:	f100 34ff 	add.w	r4, r0, #4294967295
 80004f4:	d26c      	bcs.n	80005d0 <__udivmoddi4+0x2b4>
 80004f6:	458e      	cmp	lr, r1
 80004f8:	d96a      	bls.n	80005d0 <__udivmoddi4+0x2b4>
 80004fa:	3802      	subs	r0, #2
 80004fc:	4461      	add	r1, ip
 80004fe:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000502:	fba0 9402 	umull	r9, r4, r0, r2
 8000506:	eba1 010e 	sub.w	r1, r1, lr
 800050a:	42a1      	cmp	r1, r4
 800050c:	46c8      	mov	r8, r9
 800050e:	46a6      	mov	lr, r4
 8000510:	d356      	bcc.n	80005c0 <__udivmoddi4+0x2a4>
 8000512:	d053      	beq.n	80005bc <__udivmoddi4+0x2a0>
 8000514:	b15d      	cbz	r5, 800052e <__udivmoddi4+0x212>
 8000516:	ebb3 0208 	subs.w	r2, r3, r8
 800051a:	eb61 010e 	sbc.w	r1, r1, lr
 800051e:	fa01 f707 	lsl.w	r7, r1, r7
 8000522:	fa22 f306 	lsr.w	r3, r2, r6
 8000526:	40f1      	lsrs	r1, r6
 8000528:	431f      	orrs	r7, r3
 800052a:	e9c5 7100 	strd	r7, r1, [r5]
 800052e:	2600      	movs	r6, #0
 8000530:	4631      	mov	r1, r6
 8000532:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000536:	f1c2 0320 	rsb	r3, r2, #32
 800053a:	40d8      	lsrs	r0, r3
 800053c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000540:	fa21 f303 	lsr.w	r3, r1, r3
 8000544:	4091      	lsls	r1, r2
 8000546:	4301      	orrs	r1, r0
 8000548:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800054c:	fa1f fe8c 	uxth.w	lr, ip
 8000550:	fbb3 f0f7 	udiv	r0, r3, r7
 8000554:	fb07 3610 	mls	r6, r7, r0, r3
 8000558:	0c0b      	lsrs	r3, r1, #16
 800055a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800055e:	fb00 f60e 	mul.w	r6, r0, lr
 8000562:	429e      	cmp	r6, r3
 8000564:	fa04 f402 	lsl.w	r4, r4, r2
 8000568:	d908      	bls.n	800057c <__udivmoddi4+0x260>
 800056a:	eb1c 0303 	adds.w	r3, ip, r3
 800056e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000572:	d22f      	bcs.n	80005d4 <__udivmoddi4+0x2b8>
 8000574:	429e      	cmp	r6, r3
 8000576:	d92d      	bls.n	80005d4 <__udivmoddi4+0x2b8>
 8000578:	3802      	subs	r0, #2
 800057a:	4463      	add	r3, ip
 800057c:	1b9b      	subs	r3, r3, r6
 800057e:	b289      	uxth	r1, r1
 8000580:	fbb3 f6f7 	udiv	r6, r3, r7
 8000584:	fb07 3316 	mls	r3, r7, r6, r3
 8000588:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800058c:	fb06 f30e 	mul.w	r3, r6, lr
 8000590:	428b      	cmp	r3, r1
 8000592:	d908      	bls.n	80005a6 <__udivmoddi4+0x28a>
 8000594:	eb1c 0101 	adds.w	r1, ip, r1
 8000598:	f106 38ff 	add.w	r8, r6, #4294967295
 800059c:	d216      	bcs.n	80005cc <__udivmoddi4+0x2b0>
 800059e:	428b      	cmp	r3, r1
 80005a0:	d914      	bls.n	80005cc <__udivmoddi4+0x2b0>
 80005a2:	3e02      	subs	r6, #2
 80005a4:	4461      	add	r1, ip
 80005a6:	1ac9      	subs	r1, r1, r3
 80005a8:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80005ac:	e738      	b.n	8000420 <__udivmoddi4+0x104>
 80005ae:	462e      	mov	r6, r5
 80005b0:	4628      	mov	r0, r5
 80005b2:	e705      	b.n	80003c0 <__udivmoddi4+0xa4>
 80005b4:	4606      	mov	r6, r0
 80005b6:	e6e3      	b.n	8000380 <__udivmoddi4+0x64>
 80005b8:	4618      	mov	r0, r3
 80005ba:	e6f8      	b.n	80003ae <__udivmoddi4+0x92>
 80005bc:	454b      	cmp	r3, r9
 80005be:	d2a9      	bcs.n	8000514 <__udivmoddi4+0x1f8>
 80005c0:	ebb9 0802 	subs.w	r8, r9, r2
 80005c4:	eb64 0e0c 	sbc.w	lr, r4, ip
 80005c8:	3801      	subs	r0, #1
 80005ca:	e7a3      	b.n	8000514 <__udivmoddi4+0x1f8>
 80005cc:	4646      	mov	r6, r8
 80005ce:	e7ea      	b.n	80005a6 <__udivmoddi4+0x28a>
 80005d0:	4620      	mov	r0, r4
 80005d2:	e794      	b.n	80004fe <__udivmoddi4+0x1e2>
 80005d4:	4640      	mov	r0, r8
 80005d6:	e7d1      	b.n	800057c <__udivmoddi4+0x260>
 80005d8:	46d0      	mov	r8, sl
 80005da:	e77b      	b.n	80004d4 <__udivmoddi4+0x1b8>
 80005dc:	3b02      	subs	r3, #2
 80005de:	4461      	add	r1, ip
 80005e0:	e732      	b.n	8000448 <__udivmoddi4+0x12c>
 80005e2:	4630      	mov	r0, r6
 80005e4:	e709      	b.n	80003fa <__udivmoddi4+0xde>
 80005e6:	4464      	add	r4, ip
 80005e8:	3802      	subs	r0, #2
 80005ea:	e742      	b.n	8000472 <__udivmoddi4+0x156>

080005ec <__aeabi_idiv0>:
 80005ec:	4770      	bx	lr
 80005ee:	bf00      	nop

080005f0 <MX_DCMI_Init>:
DCMI_HandleTypeDef hdcmi;
DMA_HandleTypeDef hdma_dcmi;

/* DCMI init function */
void MX_DCMI_Init(void)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	af00      	add	r7, sp, #0
  /* USER CODE END DCMI_Init 0 */

  /* USER CODE BEGIN DCMI_Init 1 */
//
  /* USER CODE END DCMI_Init 1 */
  hdcmi.Instance = DCMI;
 80005f4:	4b16      	ldr	r3, [pc, #88]	; (8000650 <MX_DCMI_Init+0x60>)
 80005f6:	4a17      	ldr	r2, [pc, #92]	; (8000654 <MX_DCMI_Init+0x64>)
 80005f8:	601a      	str	r2, [r3, #0]
  hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 80005fa:	4b15      	ldr	r3, [pc, #84]	; (8000650 <MX_DCMI_Init+0x60>)
 80005fc:	2200      	movs	r2, #0
 80005fe:	605a      	str	r2, [r3, #4]
  hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_RISING;
 8000600:	4b13      	ldr	r3, [pc, #76]	; (8000650 <MX_DCMI_Init+0x60>)
 8000602:	2220      	movs	r2, #32
 8000604:	609a      	str	r2, [r3, #8]
  hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_HIGH;
 8000606:	4b12      	ldr	r3, [pc, #72]	; (8000650 <MX_DCMI_Init+0x60>)
 8000608:	2280      	movs	r2, #128	; 0x80
 800060a:	60da      	str	r2, [r3, #12]
  hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_HIGH;
 800060c:	4b10      	ldr	r3, [pc, #64]	; (8000650 <MX_DCMI_Init+0x60>)
 800060e:	2240      	movs	r2, #64	; 0x40
 8000610:	611a      	str	r2, [r3, #16]
  hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 8000612:	4b0f      	ldr	r3, [pc, #60]	; (8000650 <MX_DCMI_Init+0x60>)
 8000614:	2200      	movs	r2, #0
 8000616:	615a      	str	r2, [r3, #20]
  hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 8000618:	4b0d      	ldr	r3, [pc, #52]	; (8000650 <MX_DCMI_Init+0x60>)
 800061a:	2200      	movs	r2, #0
 800061c:	619a      	str	r2, [r3, #24]
  hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 800061e:	4b0c      	ldr	r3, [pc, #48]	; (8000650 <MX_DCMI_Init+0x60>)
 8000620:	2200      	movs	r2, #0
 8000622:	621a      	str	r2, [r3, #32]
  hdcmi.Init.ByteSelectMode = DCMI_BSM_ALL;
 8000624:	4b0a      	ldr	r3, [pc, #40]	; (8000650 <MX_DCMI_Init+0x60>)
 8000626:	2200      	movs	r2, #0
 8000628:	625a      	str	r2, [r3, #36]	; 0x24
  hdcmi.Init.ByteSelectStart = DCMI_OEBS_ODD;
 800062a:	4b09      	ldr	r3, [pc, #36]	; (8000650 <MX_DCMI_Init+0x60>)
 800062c:	2200      	movs	r2, #0
 800062e:	629a      	str	r2, [r3, #40]	; 0x28
  hdcmi.Init.LineSelectMode = DCMI_LSM_ALL;
 8000630:	4b07      	ldr	r3, [pc, #28]	; (8000650 <MX_DCMI_Init+0x60>)
 8000632:	2200      	movs	r2, #0
 8000634:	62da      	str	r2, [r3, #44]	; 0x2c
  hdcmi.Init.LineSelectStart = DCMI_OELS_ODD;
 8000636:	4b06      	ldr	r3, [pc, #24]	; (8000650 <MX_DCMI_Init+0x60>)
 8000638:	2200      	movs	r2, #0
 800063a:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 800063c:	4804      	ldr	r0, [pc, #16]	; (8000650 <MX_DCMI_Init+0x60>)
 800063e:	f004 f89f 	bl	8004780 <HAL_DCMI_Init>
 8000642:	4603      	mov	r3, r0
 8000644:	2b00      	cmp	r3, #0
 8000646:	d001      	beq.n	800064c <MX_DCMI_Init+0x5c>
  {
    Error_Handler();
 8000648:	f001 f882 	bl	8001750 <Error_Handler>
//  hdcmi.Init.ByteSelectStart = DCMI_OEBS_ODD;
//  hdcmi.Init.LineSelectMode = DCMI_LSM_ALL;
//  hdcmi.Init.LineSelectStart = DCMI_OELS_ODD;
  /* USER CODE END DCMI_Init 2 */

}
 800064c:	bf00      	nop
 800064e:	bd80      	pop	{r7, pc}
 8000650:	24000314 	.word	0x24000314
 8000654:	48020000 	.word	0x48020000

08000658 <HAL_DCMI_MspInit>:

void HAL_DCMI_MspInit(DCMI_HandleTypeDef* dcmiHandle)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b08e      	sub	sp, #56	; 0x38
 800065c:	af00      	add	r7, sp, #0
 800065e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000660:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000664:	2200      	movs	r2, #0
 8000666:	601a      	str	r2, [r3, #0]
 8000668:	605a      	str	r2, [r3, #4]
 800066a:	609a      	str	r2, [r3, #8]
 800066c:	60da      	str	r2, [r3, #12]
 800066e:	611a      	str	r2, [r3, #16]
  if(dcmiHandle->Instance==DCMI)
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	4a76      	ldr	r2, [pc, #472]	; (8000850 <HAL_DCMI_MspInit+0x1f8>)
 8000676:	4293      	cmp	r3, r2
 8000678:	f040 80e5 	bne.w	8000846 <HAL_DCMI_MspInit+0x1ee>
  {
  /* USER CODE BEGIN DCMI_MspInit 0 */
//
  /* USER CODE END DCMI_MspInit 0 */
    /* DCMI clock enable */
    __HAL_RCC_DCMI_CLK_ENABLE();
 800067c:	4b75      	ldr	r3, [pc, #468]	; (8000854 <HAL_DCMI_MspInit+0x1fc>)
 800067e:	f8d3 313c 	ldr.w	r3, [r3, #316]	; 0x13c
 8000682:	4a74      	ldr	r2, [pc, #464]	; (8000854 <HAL_DCMI_MspInit+0x1fc>)
 8000684:	f043 0301 	orr.w	r3, r3, #1
 8000688:	f8c2 313c 	str.w	r3, [r2, #316]	; 0x13c
 800068c:	4b71      	ldr	r3, [pc, #452]	; (8000854 <HAL_DCMI_MspInit+0x1fc>)
 800068e:	f8d3 313c 	ldr.w	r3, [r3, #316]	; 0x13c
 8000692:	f003 0301 	and.w	r3, r3, #1
 8000696:	623b      	str	r3, [r7, #32]
 8000698:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800069a:	4b6e      	ldr	r3, [pc, #440]	; (8000854 <HAL_DCMI_MspInit+0x1fc>)
 800069c:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80006a0:	4a6c      	ldr	r2, [pc, #432]	; (8000854 <HAL_DCMI_MspInit+0x1fc>)
 80006a2:	f043 0302 	orr.w	r3, r3, #2
 80006a6:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 80006aa:	4b6a      	ldr	r3, [pc, #424]	; (8000854 <HAL_DCMI_MspInit+0x1fc>)
 80006ac:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80006b0:	f003 0302 	and.w	r3, r3, #2
 80006b4:	61fb      	str	r3, [r7, #28]
 80006b6:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80006b8:	4b66      	ldr	r3, [pc, #408]	; (8000854 <HAL_DCMI_MspInit+0x1fc>)
 80006ba:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80006be:	4a65      	ldr	r2, [pc, #404]	; (8000854 <HAL_DCMI_MspInit+0x1fc>)
 80006c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80006c4:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 80006c8:	4b62      	ldr	r3, [pc, #392]	; (8000854 <HAL_DCMI_MspInit+0x1fc>)
 80006ca:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80006ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80006d2:	61bb      	str	r3, [r7, #24]
 80006d4:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80006d6:	4b5f      	ldr	r3, [pc, #380]	; (8000854 <HAL_DCMI_MspInit+0x1fc>)
 80006d8:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80006dc:	4a5d      	ldr	r2, [pc, #372]	; (8000854 <HAL_DCMI_MspInit+0x1fc>)
 80006de:	f043 0308 	orr.w	r3, r3, #8
 80006e2:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 80006e6:	4b5b      	ldr	r3, [pc, #364]	; (8000854 <HAL_DCMI_MspInit+0x1fc>)
 80006e8:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80006ec:	f003 0308 	and.w	r3, r3, #8
 80006f0:	617b      	str	r3, [r7, #20]
 80006f2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80006f4:	4b57      	ldr	r3, [pc, #348]	; (8000854 <HAL_DCMI_MspInit+0x1fc>)
 80006f6:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80006fa:	4a56      	ldr	r2, [pc, #344]	; (8000854 <HAL_DCMI_MspInit+0x1fc>)
 80006fc:	f043 0304 	orr.w	r3, r3, #4
 8000700:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000704:	4b53      	ldr	r3, [pc, #332]	; (8000854 <HAL_DCMI_MspInit+0x1fc>)
 8000706:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800070a:	f003 0304 	and.w	r3, r3, #4
 800070e:	613b      	str	r3, [r7, #16]
 8000710:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000712:	4b50      	ldr	r3, [pc, #320]	; (8000854 <HAL_DCMI_MspInit+0x1fc>)
 8000714:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000718:	4a4e      	ldr	r2, [pc, #312]	; (8000854 <HAL_DCMI_MspInit+0x1fc>)
 800071a:	f043 0301 	orr.w	r3, r3, #1
 800071e:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000722:	4b4c      	ldr	r3, [pc, #304]	; (8000854 <HAL_DCMI_MspInit+0x1fc>)
 8000724:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000728:	f003 0301 	and.w	r3, r3, #1
 800072c:	60fb      	str	r3, [r7, #12]
 800072e:	68fb      	ldr	r3, [r7, #12]
    PC7     ------> DCMI_D1
    PC6     ------> DCMI_D0
    PA4     ------> DCMI_HSYNC
    PA6     ------> DCMI_PIXCLK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_8|GPIO_PIN_7;
 8000730:	f44f 7360 	mov.w	r3, #896	; 0x380
 8000734:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000736:	2302      	movs	r3, #2
 8000738:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800073a:	2300      	movs	r3, #0
 800073c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800073e:	2300      	movs	r3, #0
 8000740:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000742:	230d      	movs	r3, #13
 8000744:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000746:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800074a:	4619      	mov	r1, r3
 800074c:	4842      	ldr	r0, [pc, #264]	; (8000858 <HAL_DCMI_MspInit+0x200>)
 800074e:	f008 fa51 	bl	8008bf4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000752:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000756:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000758:	2302      	movs	r3, #2
 800075a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800075c:	2300      	movs	r3, #0
 800075e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000760:	2300      	movs	r3, #0
 8000762:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000764:	230d      	movs	r3, #13
 8000766:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000768:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800076c:	4619      	mov	r1, r3
 800076e:	483b      	ldr	r0, [pc, #236]	; (800085c <HAL_DCMI_MspInit+0x204>)
 8000770:	f008 fa40 	bl	8008bf4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000774:	2308      	movs	r3, #8
 8000776:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000778:	2302      	movs	r3, #2
 800077a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800077c:	2300      	movs	r3, #0
 800077e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000780:	2300      	movs	r3, #0
 8000782:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000784:	230d      	movs	r3, #13
 8000786:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000788:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800078c:	4619      	mov	r1, r3
 800078e:	4834      	ldr	r0, [pc, #208]	; (8000860 <HAL_DCMI_MspInit+0x208>)
 8000790:	f008 fa30 	bl	8008bf4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_9|GPIO_PIN_7|GPIO_PIN_6;
 8000794:	f44f 632c 	mov.w	r3, #2752	; 0xac0
 8000798:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800079a:	2302      	movs	r3, #2
 800079c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800079e:	2300      	movs	r3, #0
 80007a0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007a2:	2300      	movs	r3, #0
 80007a4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 80007a6:	230d      	movs	r3, #13
 80007a8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007aa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80007ae:	4619      	mov	r1, r3
 80007b0:	482c      	ldr	r0, [pc, #176]	; (8000864 <HAL_DCMI_MspInit+0x20c>)
 80007b2:	f008 fa1f 	bl	8008bf4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 80007b6:	2350      	movs	r3, #80	; 0x50
 80007b8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007ba:	2302      	movs	r3, #2
 80007bc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007be:	2300      	movs	r3, #0
 80007c0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007c2:	2300      	movs	r3, #0
 80007c4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 80007c6:	230d      	movs	r3, #13
 80007c8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007ca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80007ce:	4619      	mov	r1, r3
 80007d0:	4825      	ldr	r0, [pc, #148]	; (8000868 <HAL_DCMI_MspInit+0x210>)
 80007d2:	f008 fa0f 	bl	8008bf4 <HAL_GPIO_Init>

    /* DCMI DMA Init */
    /* DCMI Init */
    hdma_dcmi.Instance = DMA2_Stream1;
 80007d6:	4b25      	ldr	r3, [pc, #148]	; (800086c <HAL_DCMI_MspInit+0x214>)
 80007d8:	4a25      	ldr	r2, [pc, #148]	; (8000870 <HAL_DCMI_MspInit+0x218>)
 80007da:	601a      	str	r2, [r3, #0]
    hdma_dcmi.Init.Request = DMA_REQUEST_DCMI_PSSI;
 80007dc:	4b23      	ldr	r3, [pc, #140]	; (800086c <HAL_DCMI_MspInit+0x214>)
 80007de:	224b      	movs	r2, #75	; 0x4b
 80007e0:	605a      	str	r2, [r3, #4]
    hdma_dcmi.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80007e2:	4b22      	ldr	r3, [pc, #136]	; (800086c <HAL_DCMI_MspInit+0x214>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	609a      	str	r2, [r3, #8]
    hdma_dcmi.Init.PeriphInc = DMA_PINC_DISABLE;
 80007e8:	4b20      	ldr	r3, [pc, #128]	; (800086c <HAL_DCMI_MspInit+0x214>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	60da      	str	r2, [r3, #12]
    hdma_dcmi.Init.MemInc = DMA_MINC_ENABLE;
 80007ee:	4b1f      	ldr	r3, [pc, #124]	; (800086c <HAL_DCMI_MspInit+0x214>)
 80007f0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80007f4:	611a      	str	r2, [r3, #16]
    hdma_dcmi.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80007f6:	4b1d      	ldr	r3, [pc, #116]	; (800086c <HAL_DCMI_MspInit+0x214>)
 80007f8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80007fc:	615a      	str	r2, [r3, #20]
    hdma_dcmi.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80007fe:	4b1b      	ldr	r3, [pc, #108]	; (800086c <HAL_DCMI_MspInit+0x214>)
 8000800:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000804:	619a      	str	r2, [r3, #24]
    hdma_dcmi.Init.Mode = DMA_NORMAL;
 8000806:	4b19      	ldr	r3, [pc, #100]	; (800086c <HAL_DCMI_MspInit+0x214>)
 8000808:	2200      	movs	r2, #0
 800080a:	61da      	str	r2, [r3, #28]
    hdma_dcmi.Init.Priority = DMA_PRIORITY_HIGH;
 800080c:	4b17      	ldr	r3, [pc, #92]	; (800086c <HAL_DCMI_MspInit+0x214>)
 800080e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000812:	621a      	str	r2, [r3, #32]
    hdma_dcmi.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000814:	4b15      	ldr	r3, [pc, #84]	; (800086c <HAL_DCMI_MspInit+0x214>)
 8000816:	2200      	movs	r2, #0
 8000818:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_dcmi) != HAL_OK)
 800081a:	4814      	ldr	r0, [pc, #80]	; (800086c <HAL_DCMI_MspInit+0x214>)
 800081c:	f004 fa7e 	bl	8004d1c <HAL_DMA_Init>
 8000820:	4603      	mov	r3, r0
 8000822:	2b00      	cmp	r3, #0
 8000824:	d001      	beq.n	800082a <HAL_DCMI_MspInit+0x1d2>
    {
      Error_Handler();
 8000826:	f000 ff93 	bl	8001750 <Error_Handler>
    }

    __HAL_LINKDMA(dcmiHandle,DMA_Handle,hdma_dcmi);
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	4a0f      	ldr	r2, [pc, #60]	; (800086c <HAL_DCMI_MspInit+0x214>)
 800082e:	649a      	str	r2, [r3, #72]	; 0x48
 8000830:	4a0e      	ldr	r2, [pc, #56]	; (800086c <HAL_DCMI_MspInit+0x214>)
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	6393      	str	r3, [r2, #56]	; 0x38

    /* DCMI interrupt Init */
    HAL_NVIC_SetPriority(DCMI_PSSI_IRQn, 0, 0);
 8000836:	2200      	movs	r2, #0
 8000838:	2100      	movs	r1, #0
 800083a:	204e      	movs	r0, #78	; 0x4e
 800083c:	f003 ff6b 	bl	8004716 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DCMI_PSSI_IRQn);
 8000840:	204e      	movs	r0, #78	; 0x4e
 8000842:	f003 ff82 	bl	800474a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DCMI_MspInit 1 */
//
  /* USER CODE END DCMI_MspInit 1 */
  }
}
 8000846:	bf00      	nop
 8000848:	3738      	adds	r7, #56	; 0x38
 800084a:	46bd      	mov	sp, r7
 800084c:	bd80      	pop	{r7, pc}
 800084e:	bf00      	nop
 8000850:	48020000 	.word	0x48020000
 8000854:	58024400 	.word	0x58024400
 8000858:	58020400 	.word	0x58020400
 800085c:	58021800 	.word	0x58021800
 8000860:	58020c00 	.word	0x58020c00
 8000864:	58020800 	.word	0x58020800
 8000868:	58020000 	.word	0x58020000
 800086c:	24000364 	.word	0x24000364
 8000870:	40020428 	.word	0x40020428

08000874 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b082      	sub	sp, #8
 8000878:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800087a:	4b0d      	ldr	r3, [pc, #52]	; (80008b0 <MX_DMA_Init+0x3c>)
 800087c:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 8000880:	4a0b      	ldr	r2, [pc, #44]	; (80008b0 <MX_DMA_Init+0x3c>)
 8000882:	f043 0302 	orr.w	r3, r3, #2
 8000886:	f8c2 3138 	str.w	r3, [r2, #312]	; 0x138
 800088a:	4b09      	ldr	r3, [pc, #36]	; (80008b0 <MX_DMA_Init+0x3c>)
 800088c:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 8000890:	f003 0302 	and.w	r3, r3, #2
 8000894:	607b      	str	r3, [r7, #4]
 8000896:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8000898:	2200      	movs	r2, #0
 800089a:	2100      	movs	r1, #0
 800089c:	2039      	movs	r0, #57	; 0x39
 800089e:	f003 ff3a 	bl	8004716 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 80008a2:	2039      	movs	r0, #57	; 0x39
 80008a4:	f003 ff51 	bl	800474a <HAL_NVIC_EnableIRQ>

}
 80008a8:	bf00      	nop
 80008aa:	3708      	adds	r7, #8
 80008ac:	46bd      	mov	sp, r7
 80008ae:	bd80      	pop	{r7, pc}
 80008b0:	58024400 	.word	0x58024400

080008b4 <MX_DMA2D_Init>:

DMA2D_HandleTypeDef hdma2d;

/* DMA2D init function */
void MX_DMA2D_Init(void)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 80008b8:	4b1a      	ldr	r3, [pc, #104]	; (8000924 <MX_DMA2D_Init+0x70>)
 80008ba:	4a1b      	ldr	r2, [pc, #108]	; (8000928 <MX_DMA2D_Init+0x74>)
 80008bc:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M_PFC;
 80008be:	4b19      	ldr	r3, [pc, #100]	; (8000924 <MX_DMA2D_Init+0x70>)
 80008c0:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80008c4:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_RGB888;
 80008c6:	4b17      	ldr	r3, [pc, #92]	; (8000924 <MX_DMA2D_Init+0x70>)
 80008c8:	2201      	movs	r2, #1
 80008ca:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 80008cc:	4b15      	ldr	r3, [pc, #84]	; (8000924 <MX_DMA2D_Init+0x70>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 80008d2:	4b14      	ldr	r3, [pc, #80]	; (8000924 <MX_DMA2D_Init+0x70>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	645a      	str	r2, [r3, #68]	; 0x44
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_RGB888;
 80008d8:	4b12      	ldr	r3, [pc, #72]	; (8000924 <MX_DMA2D_Init+0x70>)
 80008da:	2201      	movs	r2, #1
 80008dc:	649a      	str	r2, [r3, #72]	; 0x48
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 80008de:	4b11      	ldr	r3, [pc, #68]	; (8000924 <MX_DMA2D_Init+0x70>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma2d.LayerCfg[1].InputAlpha = 0;
 80008e4:	4b0f      	ldr	r3, [pc, #60]	; (8000924 <MX_DMA2D_Init+0x70>)
 80008e6:	2200      	movs	r2, #0
 80008e8:	651a      	str	r2, [r3, #80]	; 0x50
  hdma2d.LayerCfg[1].AlphaInverted = DMA2D_REGULAR_ALPHA;
 80008ea:	4b0e      	ldr	r3, [pc, #56]	; (8000924 <MX_DMA2D_Init+0x70>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	655a      	str	r2, [r3, #84]	; 0x54
  hdma2d.LayerCfg[1].RedBlueSwap = DMA2D_RB_REGULAR;
 80008f0:	4b0c      	ldr	r3, [pc, #48]	; (8000924 <MX_DMA2D_Init+0x70>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	659a      	str	r2, [r3, #88]	; 0x58
  hdma2d.LayerCfg[1].ChromaSubSampling = DMA2D_NO_CSS;
 80008f6:	4b0b      	ldr	r3, [pc, #44]	; (8000924 <MX_DMA2D_Init+0x70>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	65da      	str	r2, [r3, #92]	; 0x5c
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 80008fc:	4809      	ldr	r0, [pc, #36]	; (8000924 <MX_DMA2D_Init+0x70>)
 80008fe:	f007 f8ed 	bl	8007adc <HAL_DMA2D_Init>
 8000902:	4603      	mov	r3, r0
 8000904:	2b00      	cmp	r3, #0
 8000906:	d001      	beq.n	800090c <MX_DMA2D_Init+0x58>
  {
    Error_Handler();
 8000908:	f000 ff22 	bl	8001750 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 800090c:	2101      	movs	r1, #1
 800090e:	4805      	ldr	r0, [pc, #20]	; (8000924 <MX_DMA2D_Init+0x70>)
 8000910:	f007 fb6c 	bl	8007fec <HAL_DMA2D_ConfigLayer>
 8000914:	4603      	mov	r3, r0
 8000916:	2b00      	cmp	r3, #0
 8000918:	d001      	beq.n	800091e <MX_DMA2D_Init+0x6a>
  {
    Error_Handler();
 800091a:	f000 ff19 	bl	8001750 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 800091e:	bf00      	nop
 8000920:	bd80      	pop	{r7, pc}
 8000922:	bf00      	nop
 8000924:	240003dc 	.word	0x240003dc
 8000928:	52001000 	.word	0x52001000

0800092c <HAL_DMA2D_MspInit>:

void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* dma2dHandle)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	b084      	sub	sp, #16
 8000930:	af00      	add	r7, sp, #0
 8000932:	6078      	str	r0, [r7, #4]

  if(dma2dHandle->Instance==DMA2D)
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	4a0e      	ldr	r2, [pc, #56]	; (8000974 <HAL_DMA2D_MspInit+0x48>)
 800093a:	4293      	cmp	r3, r2
 800093c:	d116      	bne.n	800096c <HAL_DMA2D_MspInit+0x40>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* DMA2D clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 800093e:	4b0e      	ldr	r3, [pc, #56]	; (8000978 <HAL_DMA2D_MspInit+0x4c>)
 8000940:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
 8000944:	4a0c      	ldr	r2, [pc, #48]	; (8000978 <HAL_DMA2D_MspInit+0x4c>)
 8000946:	f043 0310 	orr.w	r3, r3, #16
 800094a:	f8c2 3134 	str.w	r3, [r2, #308]	; 0x134
 800094e:	4b0a      	ldr	r3, [pc, #40]	; (8000978 <HAL_DMA2D_MspInit+0x4c>)
 8000950:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
 8000954:	f003 0310 	and.w	r3, r3, #16
 8000958:	60fb      	str	r3, [r7, #12]
 800095a:	68fb      	ldr	r3, [r7, #12]

    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 0, 0);
 800095c:	2200      	movs	r2, #0
 800095e:	2100      	movs	r1, #0
 8000960:	205a      	movs	r0, #90	; 0x5a
 8000962:	f003 fed8 	bl	8004716 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 8000966:	205a      	movs	r0, #90	; 0x5a
 8000968:	f003 feef 	bl	800474a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }
}
 800096c:	bf00      	nop
 800096e:	3710      	adds	r7, #16
 8000970:	46bd      	mov	sp, r7
 8000972:	bd80      	pop	{r7, pc}
 8000974:	52001000 	.word	0x52001000
 8000978:	58024400 	.word	0x58024400

0800097c <DMA2D_Convert>:
  }
}

/* USER CODE BEGIN 1 */
void DMA2D_Convert(uint8_t* source, uint32_t* destination)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b086      	sub	sp, #24
 8000980:	af02      	add	r7, sp, #8
 8000982:	6078      	str	r0, [r7, #4]
 8000984:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  status = HAL_DMA2D_Start(&hdma2d, (uint32_t)source,
 8000986:	6879      	ldr	r1, [r7, #4]
 8000988:	683a      	ldr	r2, [r7, #0]
 800098a:	f44f 7388 	mov.w	r3, #272	; 0x110
 800098e:	9300      	str	r3, [sp, #0]
 8000990:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8000994:	480c      	ldr	r0, [pc, #48]	; (80009c8 <DMA2D_Convert+0x4c>)
 8000996:	f007 f905 	bl	8007ba4 <HAL_DMA2D_Start>
 800099a:	4603      	mov	r3, r0
 800099c:	73fb      	strb	r3, [r7, #15]
                        (uint32_t)destination, 480, 272);
  if (status != HAL_OK) {
 800099e:	7bfb      	ldrb	r3, [r7, #15]
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d001      	beq.n	80009a8 <DMA2D_Convert+0x2c>
    Error_Handler();
 80009a4:	f000 fed4 	bl	8001750 <Error_Handler>
  }

  status = HAL_DMA2D_PollForTransfer(&hdma2d, 1000);
 80009a8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80009ac:	4806      	ldr	r0, [pc, #24]	; (80009c8 <DMA2D_Convert+0x4c>)
 80009ae:	f007 f924 	bl	8007bfa <HAL_DMA2D_PollForTransfer>
 80009b2:	4603      	mov	r3, r0
 80009b4:	73fb      	strb	r3, [r7, #15]
  if (status != HAL_OK) {
 80009b6:	7bfb      	ldrb	r3, [r7, #15]
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d001      	beq.n	80009c0 <DMA2D_Convert+0x44>
    Error_Handler();
 80009bc:	f000 fec8 	bl	8001750 <Error_Handler>
  }
}
 80009c0:	bf00      	nop
 80009c2:	3710      	adds	r7, #16
 80009c4:	46bd      	mov	sp, r7
 80009c6:	bd80      	pop	{r7, pc}
 80009c8:	240003dc 	.word	0x240003dc

080009cc <drawVLine>:
/* Includes ------------------------------------------------------------------*/
#include "gpio.h"

void drawVLine(uint32_t *buffer, int32_t x, int32_t y_start, int32_t y_end){
 80009cc:	b480      	push	{r7}
 80009ce:	b087      	sub	sp, #28
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	60f8      	str	r0, [r7, #12]
 80009d4:	60b9      	str	r1, [r7, #8]
 80009d6:	607a      	str	r2, [r7, #4]
 80009d8:	603b      	str	r3, [r7, #0]
	if(y_start<0){
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	2b00      	cmp	r3, #0
 80009de:	da01      	bge.n	80009e4 <drawVLine+0x18>
		y_start=0;
 80009e0:	2300      	movs	r3, #0
 80009e2:	607b      	str	r3, [r7, #4]
	}
	if(y_end>LTDC_HEIGHT){
 80009e4:	683b      	ldr	r3, [r7, #0]
 80009e6:	f5b3 7f88 	cmp.w	r3, #272	; 0x110
 80009ea:	dd02      	ble.n	80009f2 <drawVLine+0x26>
		y_end=LTDC_HEIGHT;
 80009ec:	f44f 7388 	mov.w	r3, #272	; 0x110
 80009f0:	603b      	str	r3, [r7, #0]
	}
	for(uint32_t i = y_start; i<y_end; i++){
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	617b      	str	r3, [r7, #20]
 80009f6:	e011      	b.n	8000a1c <drawVLine+0x50>
			buffer[(x+i*LTDC_WIDTH)/2] = COLOR;
 80009f8:	697a      	ldr	r2, [r7, #20]
 80009fa:	4613      	mov	r3, r2
 80009fc:	011b      	lsls	r3, r3, #4
 80009fe:	1a9b      	subs	r3, r3, r2
 8000a00:	015b      	lsls	r3, r3, #5
 8000a02:	461a      	mov	r2, r3
 8000a04:	68bb      	ldr	r3, [r7, #8]
 8000a06:	4413      	add	r3, r2
 8000a08:	085b      	lsrs	r3, r3, #1
 8000a0a:	009b      	lsls	r3, r3, #2
 8000a0c:	68fa      	ldr	r2, [r7, #12]
 8000a0e:	4413      	add	r3, r2
 8000a10:	f04f 220f 	mov.w	r2, #251662080	; 0xf000f00
 8000a14:	601a      	str	r2, [r3, #0]
	for(uint32_t i = y_start; i<y_end; i++){
 8000a16:	697b      	ldr	r3, [r7, #20]
 8000a18:	3301      	adds	r3, #1
 8000a1a:	617b      	str	r3, [r7, #20]
 8000a1c:	683b      	ldr	r3, [r7, #0]
 8000a1e:	697a      	ldr	r2, [r7, #20]
 8000a20:	429a      	cmp	r2, r3
 8000a22:	d3e9      	bcc.n	80009f8 <drawVLine+0x2c>
	}
}
 8000a24:	bf00      	nop
 8000a26:	bf00      	nop
 8000a28:	371c      	adds	r7, #28
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a30:	4770      	bx	lr

08000a32 <drawHLine>:
void drawHLine(uint32_t *buffer, int32_t x_start, int32_t x_end, int32_t y){
 8000a32:	b480      	push	{r7}
 8000a34:	b087      	sub	sp, #28
 8000a36:	af00      	add	r7, sp, #0
 8000a38:	60f8      	str	r0, [r7, #12]
 8000a3a:	60b9      	str	r1, [r7, #8]
 8000a3c:	607a      	str	r2, [r7, #4]
 8000a3e:	603b      	str	r3, [r7, #0]
	if(x_start<0){
 8000a40:	68bb      	ldr	r3, [r7, #8]
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	da01      	bge.n	8000a4a <drawHLine+0x18>
		x_start=0;
 8000a46:	2300      	movs	r3, #0
 8000a48:	60bb      	str	r3, [r7, #8]
	}
	if(x_end>LTDC_WIDTH){
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 8000a50:	dd02      	ble.n	8000a58 <drawHLine+0x26>
		x_end=LTDC_WIDTH;
 8000a52:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8000a56:	607b      	str	r3, [r7, #4]
	}
	x_end=x_end+x_end%2;
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	f003 0301 	and.w	r3, r3, #1
 8000a60:	bfb8      	it	lt
 8000a62:	425b      	neglt	r3, r3
 8000a64:	687a      	ldr	r2, [r7, #4]
 8000a66:	4413      	add	r3, r2
 8000a68:	607b      	str	r3, [r7, #4]
	for(uint32_t i = x_start/2; i<x_end/2; i++){
 8000a6a:	68bb      	ldr	r3, [r7, #8]
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	da00      	bge.n	8000a72 <drawHLine+0x40>
 8000a70:	3301      	adds	r3, #1
 8000a72:	105b      	asrs	r3, r3, #1
 8000a74:	617b      	str	r3, [r7, #20]
 8000a76:	e01f      	b.n	8000ab8 <drawHLine+0x86>
		buffer[i+LTDC_WIDTH*y/2] = COLOR;
 8000a78:	683a      	ldr	r2, [r7, #0]
 8000a7a:	4613      	mov	r3, r2
 8000a7c:	011b      	lsls	r3, r3, #4
 8000a7e:	1a9b      	subs	r3, r3, r2
 8000a80:	011b      	lsls	r3, r3, #4
 8000a82:	461a      	mov	r2, r3
 8000a84:	697b      	ldr	r3, [r7, #20]
 8000a86:	4413      	add	r3, r2
 8000a88:	009b      	lsls	r3, r3, #2
 8000a8a:	68fa      	ldr	r2, [r7, #12]
 8000a8c:	4413      	add	r3, r2
 8000a8e:	f04f 220f 	mov.w	r2, #251662080	; 0xf000f00
 8000a92:	601a      	str	r2, [r3, #0]
		buffer[i+(LTDC_WIDTH+LTDC_WIDTH*y)/2] = COLOR;
 8000a94:	683b      	ldr	r3, [r7, #0]
 8000a96:	1c5a      	adds	r2, r3, #1
 8000a98:	4613      	mov	r3, r2
 8000a9a:	011b      	lsls	r3, r3, #4
 8000a9c:	1a9b      	subs	r3, r3, r2
 8000a9e:	011b      	lsls	r3, r3, #4
 8000aa0:	461a      	mov	r2, r3
 8000aa2:	697b      	ldr	r3, [r7, #20]
 8000aa4:	4413      	add	r3, r2
 8000aa6:	009b      	lsls	r3, r3, #2
 8000aa8:	68fa      	ldr	r2, [r7, #12]
 8000aaa:	4413      	add	r3, r2
 8000aac:	f04f 220f 	mov.w	r2, #251662080	; 0xf000f00
 8000ab0:	601a      	str	r2, [r3, #0]
	for(uint32_t i = x_start/2; i<x_end/2; i++){
 8000ab2:	697b      	ldr	r3, [r7, #20]
 8000ab4:	3301      	adds	r3, #1
 8000ab6:	617b      	str	r3, [r7, #20]
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	da00      	bge.n	8000ac0 <drawHLine+0x8e>
 8000abe:	3301      	adds	r3, #1
 8000ac0:	105b      	asrs	r3, r3, #1
 8000ac2:	461a      	mov	r2, r3
 8000ac4:	697b      	ldr	r3, [r7, #20]
 8000ac6:	4293      	cmp	r3, r2
 8000ac8:	d3d6      	bcc.n	8000a78 <drawHLine+0x46>
	}
}
 8000aca:	bf00      	nop
 8000acc:	bf00      	nop
 8000ace:	371c      	adds	r7, #28
 8000ad0:	46bd      	mov	sp, r7
 8000ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad6:	4770      	bx	lr

08000ad8 <drawCrosshair>:
	drawVLine(buffer, x_end, y_start, y_end);
	drawHLine(buffer, x_start, x_end, y_start);
	drawHLine(buffer, x_start, x_end, y_end);
}

void drawCrosshair(uint32_t *buffer, int32_t x, int32_t y){
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b084      	sub	sp, #16
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	60f8      	str	r0, [r7, #12]
 8000ae0:	60b9      	str	r1, [r7, #8]
 8000ae2:	607a      	str	r2, [r7, #4]
	drawHLine(buffer, x-CROSSHAIR_SIZE, x+CROSSHAIR_SIZE, y);
 8000ae4:	68bb      	ldr	r3, [r7, #8]
 8000ae6:	f1a3 010f 	sub.w	r1, r3, #15
 8000aea:	68bb      	ldr	r3, [r7, #8]
 8000aec:	f103 020f 	add.w	r2, r3, #15
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	68f8      	ldr	r0, [r7, #12]
 8000af4:	f7ff ff9d 	bl	8000a32 <drawHLine>
	drawVLine(buffer, x, y-CROSSHAIR_SIZE, y+CROSSHAIR_SIZE);
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	f1a3 020f 	sub.w	r2, r3, #15
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	330f      	adds	r3, #15
 8000b02:	68b9      	ldr	r1, [r7, #8]
 8000b04:	68f8      	ldr	r0, [r7, #12]
 8000b06:	f7ff ff61 	bl	80009cc <drawVLine>
}
 8000b0a:	bf00      	nop
 8000b0c:	3710      	adds	r7, #16
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	bd80      	pop	{r7, pc}
	...

08000b14 <MX_FMC_Init>:

SDRAM_HandleTypeDef hsdram2;

/* FMC initialization function */
void MX_FMC_Init(void)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b08c      	sub	sp, #48	; 0x30
 8000b18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8000b1a:	f107 0314 	add.w	r3, r7, #20
 8000b1e:	2200      	movs	r2, #0
 8000b20:	601a      	str	r2, [r3, #0]
 8000b22:	605a      	str	r2, [r3, #4]
 8000b24:	609a      	str	r2, [r3, #8]
 8000b26:	60da      	str	r2, [r3, #12]
 8000b28:	611a      	str	r2, [r3, #16]
 8000b2a:	615a      	str	r2, [r3, #20]
 8000b2c:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM2 memory initialization sequence
  */
  hsdram2.Instance = FMC_SDRAM_DEVICE;
 8000b2e:	4b3c      	ldr	r3, [pc, #240]	; (8000c20 <MX_FMC_Init+0x10c>)
 8000b30:	4a3c      	ldr	r2, [pc, #240]	; (8000c24 <MX_FMC_Init+0x110>)
 8000b32:	601a      	str	r2, [r3, #0]
  /* hsdram2.Init */
  hsdram2.Init.SDBank = FMC_SDRAM_BANK2;
 8000b34:	4b3a      	ldr	r3, [pc, #232]	; (8000c20 <MX_FMC_Init+0x10c>)
 8000b36:	2201      	movs	r2, #1
 8000b38:	605a      	str	r2, [r3, #4]
  hsdram2.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_9;
 8000b3a:	4b39      	ldr	r3, [pc, #228]	; (8000c20 <MX_FMC_Init+0x10c>)
 8000b3c:	2201      	movs	r2, #1
 8000b3e:	609a      	str	r2, [r3, #8]
  hsdram2.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8000b40:	4b37      	ldr	r3, [pc, #220]	; (8000c20 <MX_FMC_Init+0x10c>)
 8000b42:	2204      	movs	r2, #4
 8000b44:	60da      	str	r2, [r3, #12]
  hsdram2.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8000b46:	4b36      	ldr	r3, [pc, #216]	; (8000c20 <MX_FMC_Init+0x10c>)
 8000b48:	2210      	movs	r2, #16
 8000b4a:	611a      	str	r2, [r3, #16]
  hsdram2.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8000b4c:	4b34      	ldr	r3, [pc, #208]	; (8000c20 <MX_FMC_Init+0x10c>)
 8000b4e:	2240      	movs	r2, #64	; 0x40
 8000b50:	615a      	str	r2, [r3, #20]
  hsdram2.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_2;
 8000b52:	4b33      	ldr	r3, [pc, #204]	; (8000c20 <MX_FMC_Init+0x10c>)
 8000b54:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000b58:	619a      	str	r2, [r3, #24]
  hsdram2.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8000b5a:	4b31      	ldr	r3, [pc, #196]	; (8000c20 <MX_FMC_Init+0x10c>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	61da      	str	r2, [r3, #28]
  hsdram2.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8000b60:	4b2f      	ldr	r3, [pc, #188]	; (8000c20 <MX_FMC_Init+0x10c>)
 8000b62:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000b66:	621a      	str	r2, [r3, #32]
  hsdram2.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 8000b68:	4b2d      	ldr	r3, [pc, #180]	; (8000c20 <MX_FMC_Init+0x10c>)
 8000b6a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000b6e:	625a      	str	r2, [r3, #36]	; 0x24
  hsdram2.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_2;
 8000b70:	4b2b      	ldr	r3, [pc, #172]	; (8000c20 <MX_FMC_Init+0x10c>)
 8000b72:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000b76:	629a      	str	r2, [r3, #40]	; 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 8000b78:	2302      	movs	r3, #2
 8000b7a:	617b      	str	r3, [r7, #20]
  SdramTiming.ExitSelfRefreshDelay = 7;
 8000b7c:	2307      	movs	r3, #7
 8000b7e:	61bb      	str	r3, [r7, #24]
  SdramTiming.SelfRefreshTime = 5;
 8000b80:	2305      	movs	r3, #5
 8000b82:	61fb      	str	r3, [r7, #28]
  SdramTiming.RowCycleDelay = 6;
 8000b84:	2306      	movs	r3, #6
 8000b86:	623b      	str	r3, [r7, #32]
  SdramTiming.WriteRecoveryTime = 3;
 8000b88:	2303      	movs	r3, #3
 8000b8a:	627b      	str	r3, [r7, #36]	; 0x24
  SdramTiming.RPDelay = 2;
 8000b8c:	2302      	movs	r3, #2
 8000b8e:	62bb      	str	r3, [r7, #40]	; 0x28
  SdramTiming.RCDDelay = 2;
 8000b90:	2302      	movs	r3, #2
 8000b92:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_SDRAM_Init(&hsdram2, &SdramTiming) != HAL_OK)
 8000b94:	f107 0314 	add.w	r3, r7, #20
 8000b98:	4619      	mov	r1, r3
 8000b9a:	4821      	ldr	r0, [pc, #132]	; (8000c20 <MX_FMC_Init+0x10c>)
 8000b9c:	f00c fc7e 	bl	800d49c <HAL_SDRAM_Init>
 8000ba0:	4603      	mov	r3, r0
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d001      	beq.n	8000baa <MX_FMC_Init+0x96>
  {
    Error_Handler( );
 8000ba6:	f000 fdd3 	bl	8001750 <Error_Handler>

  /* USER CODE BEGIN FMC_Init 2 */
  FMC_SDRAM_CommandTypeDef Command;
  /* Step 1 and Step 2 already done in HAL_SDRAM_Init() */
  /* Step 3: Configure a clock configuration enable command */
	Command.CommandMode            = FMC_SDRAM_CMD_CLK_ENABLE; /* Set MODE bits to "001" */
 8000baa:	2301      	movs	r3, #1
 8000bac:	607b      	str	r3, [r7, #4]
	Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK2; /* configure the Target Bank bits */
 8000bae:	2308      	movs	r3, #8
 8000bb0:	60bb      	str	r3, [r7, #8]
	Command.AutoRefreshNumber      = 1;
 8000bb2:	2301      	movs	r3, #1
 8000bb4:	60fb      	str	r3, [r7, #12]
	Command.ModeRegisterDefinition = 0;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	613b      	str	r3, [r7, #16]
	HAL_SDRAM_SendCommand(&hsdram2, &Command, 0xfff);
 8000bba:	1d3b      	adds	r3, r7, #4
 8000bbc:	f640 72ff 	movw	r2, #4095	; 0xfff
 8000bc0:	4619      	mov	r1, r3
 8000bc2:	4817      	ldr	r0, [pc, #92]	; (8000c20 <MX_FMC_Init+0x10c>)
 8000bc4:	f00c fca6 	bl	800d514 <HAL_SDRAM_SendCommand>
	HAL_Delay(1); /* Step 4: Insert 100 us minimum delay - Min HAL Delay is 1ms */
 8000bc8:	2001      	movs	r0, #1
 8000bca:	f003 fca5 	bl	8004518 <HAL_Delay>
	/* Step 5: Configure a PALL (precharge all) command */
	Command.CommandMode            = FMC_SDRAM_CMD_PALL; /* Set MODE bits to "010" */
 8000bce:	2302      	movs	r3, #2
 8000bd0:	607b      	str	r3, [r7, #4]
	HAL_SDRAM_SendCommand(&hsdram2, &Command, 0xfff);
 8000bd2:	1d3b      	adds	r3, r7, #4
 8000bd4:	f640 72ff 	movw	r2, #4095	; 0xfff
 8000bd8:	4619      	mov	r1, r3
 8000bda:	4811      	ldr	r0, [pc, #68]	; (8000c20 <MX_FMC_Init+0x10c>)
 8000bdc:	f00c fc9a 	bl	800d514 <HAL_SDRAM_SendCommand>
	/* Step 6: Configure an Auto Refresh command */
	Command.CommandMode            = FMC_SDRAM_CMD_AUTOREFRESH_MODE; /* Set MODE bits to "011" */
 8000be0:	2303      	movs	r3, #3
 8000be2:	607b      	str	r3, [r7, #4]
	Command.AutoRefreshNumber      = 2;
 8000be4:	2302      	movs	r3, #2
 8000be6:	60fb      	str	r3, [r7, #12]
	HAL_SDRAM_SendCommand(&hsdram2, &Command, 0xfff);
 8000be8:	1d3b      	adds	r3, r7, #4
 8000bea:	f640 72ff 	movw	r2, #4095	; 0xfff
 8000bee:	4619      	mov	r1, r3
 8000bf0:	480b      	ldr	r0, [pc, #44]	; (8000c20 <MX_FMC_Init+0x10c>)
 8000bf2:	f00c fc8f 	bl	800d514 <HAL_SDRAM_SendCommand>
	/* Step 7: Program the external memory mode register */
	Command.CommandMode            = FMC_SDRAM_CMD_LOAD_MODE;/*set the MODE bits to "100" */
 8000bf6:	2304      	movs	r3, #4
 8000bf8:	607b      	str	r3, [r7, #4]
	Command.ModeRegisterDefinition =  (uint32_t)0 | 0<<3 | 2<<4 | 0<<7 | 1<<9;
 8000bfa:	f44f 7308 	mov.w	r3, #544	; 0x220
 8000bfe:	613b      	str	r3, [r7, #16]
	HAL_SDRAM_SendCommand(&hsdram2, &Command, 0xfff);
 8000c00:	1d3b      	adds	r3, r7, #4
 8000c02:	f640 72ff 	movw	r2, #4095	; 0xfff
 8000c06:	4619      	mov	r1, r3
 8000c08:	4805      	ldr	r0, [pc, #20]	; (8000c20 <MX_FMC_Init+0x10c>)
 8000c0a:	f00c fc83 	bl	800d514 <HAL_SDRAM_SendCommand>
	/* Step 8: Set the refresh rate counter - refer to section SDRAM refresh timer register in RM0455 */
	/* Set the device refresh rate
	* COUNT = [(SDRAM self refresh time / number of row) x  SDRAM CLK]  20
					= [(64ms/4096) * 200MHz] - 20 ~= 3115 */
	HAL_SDRAM_ProgramRefreshRate(&hsdram2, 3115);
 8000c0e:	f640 412b 	movw	r1, #3115	; 0xc2b
 8000c12:	4803      	ldr	r0, [pc, #12]	; (8000c20 <MX_FMC_Init+0x10c>)
 8000c14:	f00c fcb3 	bl	800d57e <HAL_SDRAM_ProgramRefreshRate>
  /* USER CODE END FMC_Init 2 */
}
 8000c18:	bf00      	nop
 8000c1a:	3730      	adds	r7, #48	; 0x30
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	bd80      	pop	{r7, pc}
 8000c20:	24000444 	.word	0x24000444
 8000c24:	52004140 	.word	0x52004140

08000c28 <HAL_FMC_MspInit>:

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b0b8      	sub	sp, #224	; 0xe0
 8000c2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c2e:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000c32:	2200      	movs	r2, #0
 8000c34:	601a      	str	r2, [r3, #0]
 8000c36:	605a      	str	r2, [r3, #4]
 8000c38:	609a      	str	r2, [r3, #8]
 8000c3a:	60da      	str	r2, [r3, #12]
 8000c3c:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8000c3e:	4b58      	ldr	r3, [pc, #352]	; (8000da0 <HAL_FMC_MspInit+0x178>)
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	f040 80a7 	bne.w	8000d96 <HAL_FMC_MspInit+0x16e>
    return;
  }
  FMC_Initialized = 1;
 8000c48:	4b55      	ldr	r3, [pc, #340]	; (8000da0 <HAL_FMC_MspInit+0x178>)
 8000c4a:	2201      	movs	r2, #1
 8000c4c:	601a      	str	r2, [r3, #0]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000c4e:	f107 0308 	add.w	r3, r7, #8
 8000c52:	22c0      	movs	r2, #192	; 0xc0
 8000c54:	2100      	movs	r1, #0
 8000c56:	4618      	mov	r0, r3
 8000c58:	f00e fd4e 	bl	800f6f8 <memset>

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FMC;
 8000c5c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8000c60:	f04f 0300 	mov.w	r3, #0
 8000c64:	e9c7 2302 	strd	r2, r3, [r7, #8]
    PeriphClkInitStruct.PLL2.PLL2M = 24;
 8000c68:	2318      	movs	r3, #24
 8000c6a:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2N = 200;
 8000c6c:	23c8      	movs	r3, #200	; 0xc8
 8000c6e:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 8000c70:	2302      	movs	r3, #2
 8000c72:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000c74:	2302      	movs	r3, #2
 8000c76:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2R = 1;
 8000c78:	2301      	movs	r3, #1
 8000c7a:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_0;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8000c80:	2300      	movs	r3, #0
 8000c82:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.FmcClockSelection = RCC_FMCCLKSOURCE_PLL2;
 8000c84:	2302      	movs	r3, #2
 8000c86:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000c88:	f107 0308 	add.w	r3, r7, #8
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	f00a fd07 	bl	800b6a0 <HAL_RCCEx_PeriphCLKConfig>
 8000c92:	4603      	mov	r3, r0
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d001      	beq.n	8000c9c <HAL_FMC_MspInit+0x74>
    {
      Error_Handler();
 8000c98:	f000 fd5a 	bl	8001750 <Error_Handler>
    }

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8000c9c:	4b41      	ldr	r3, [pc, #260]	; (8000da4 <HAL_FMC_MspInit+0x17c>)
 8000c9e:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
 8000ca2:	4a40      	ldr	r2, [pc, #256]	; (8000da4 <HAL_FMC_MspInit+0x17c>)
 8000ca4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000ca8:	f8c2 3134 	str.w	r3, [r2, #308]	; 0x134
 8000cac:	4b3d      	ldr	r3, [pc, #244]	; (8000da4 <HAL_FMC_MspInit+0x17c>)
 8000cae:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
 8000cb2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000cb6:	607b      	str	r3, [r7, #4]
 8000cb8:	687b      	ldr	r3, [r7, #4]
  PE8   ------> FMC_D5
  PE11   ------> FMC_D8
  PH7   ------> FMC_SDCKE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = SDNCAS_Pin|SDCLK_Pin|A15_Pin|A14_Pin
 8000cba:	f248 1333 	movw	r3, #33075	; 0x8133
 8000cbe:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
                          |A11_Pin|A10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cc2:	2302      	movs	r3, #2
 8000cc4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc8:	2300      	movs	r3, #0
 8000cca:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cce:	2303      	movs	r3, #3
 8000cd0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000cd4:	230c      	movs	r3, #12
 8000cd6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000cda:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000cde:	4619      	mov	r1, r3
 8000ce0:	4831      	ldr	r0, [pc, #196]	; (8000da8 <HAL_FMC_MspInit+0x180>)
 8000ce2:	f007 ff87 	bl	8008bf4 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = D3_Pin|D2_Pin|D0_Pin|D1_Pin
 8000ce6:	f24c 7303 	movw	r3, #50947	; 0xc703
 8000cea:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
                          |D13_Pin|D15_Pin|D14_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cee:	2302      	movs	r3, #2
 8000cf0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cfa:	2303      	movs	r3, #3
 8000cfc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000d00:	230c      	movs	r3, #12
 8000d02:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d06:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000d0a:	4619      	mov	r1, r3
 8000d0c:	4827      	ldr	r0, [pc, #156]	; (8000dac <HAL_FMC_MspInit+0x184>)
 8000d0e:	f007 ff71 	bl	8008bf4 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = FMC_NBL0_Pin|FMC_NBL1_Pin|D9_Pin|D4_Pin
 8000d12:	f64f 7383 	movw	r3, #65411	; 0xff83
 8000d16:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
                          |D10_Pin|D11_Pin|D7_Pin|D6_Pin
                          |D12_Pin|D5_Pin|D8_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d1a:	2302      	movs	r3, #2
 8000d1c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d20:	2300      	movs	r3, #0
 8000d22:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d26:	2303      	movs	r3, #3
 8000d28:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000d2c:	230c      	movs	r3, #12
 8000d2e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000d32:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000d36:	4619      	mov	r1, r3
 8000d38:	481d      	ldr	r0, [pc, #116]	; (8000db0 <HAL_FMC_MspInit+0x188>)
 8000d3a:	f007 ff5b 	bl	8008bf4 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = A1_Pin|A0_Pin|A2_Pin|A4_Pin
 8000d3e:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8000d42:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
                          |A3_Pin|A5_Pin|A7_Pin|SDNRAS_Pin
                          |A9_Pin|A8_Pin|A6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d46:	2302      	movs	r3, #2
 8000d48:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d52:	2303      	movs	r3, #3
 8000d54:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000d58:	230c      	movs	r3, #12
 8000d5a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000d5e:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000d62:	4619      	mov	r1, r3
 8000d64:	4813      	ldr	r0, [pc, #76]	; (8000db4 <HAL_FMC_MspInit+0x18c>)
 8000d66:	f007 ff45 	bl	8008bf4 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = SDNE1_Pin|SDNWE_Pin|SDCKE1_Pin;
 8000d6a:	23e0      	movs	r3, #224	; 0xe0
 8000d6c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d70:	2302      	movs	r3, #2
 8000d72:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d76:	2300      	movs	r3, #0
 8000d78:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d7c:	2303      	movs	r3, #3
 8000d7e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000d82:	230c      	movs	r3, #12
 8000d84:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000d88:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000d8c:	4619      	mov	r1, r3
 8000d8e:	480a      	ldr	r0, [pc, #40]	; (8000db8 <HAL_FMC_MspInit+0x190>)
 8000d90:	f007 ff30 	bl	8008bf4 <HAL_GPIO_Init>
 8000d94:	e000      	b.n	8000d98 <HAL_FMC_MspInit+0x170>
    return;
 8000d96:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8000d98:	37e0      	adds	r7, #224	; 0xe0
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	bd80      	pop	{r7, pc}
 8000d9e:	bf00      	nop
 8000da0:	24000478 	.word	0x24000478
 8000da4:	58024400 	.word	0x58024400
 8000da8:	58021800 	.word	0x58021800
 8000dac:	58020c00 	.word	0x58020c00
 8000db0:	58021000 	.word	0x58021000
 8000db4:	58021400 	.word	0x58021400
 8000db8:	58021c00 	.word	0x58021c00

08000dbc <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* sdramHandle){
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b082      	sub	sp, #8
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8000dc4:	f7ff ff30 	bl	8000c28 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8000dc8:	bf00      	nop
 8000dca:	3708      	adds	r7, #8
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	bd80      	pop	{r7, pc}

08000dd0 <MX_GPIO_Init>:
     PA0   ------> I2S6_WS
     PA3   ------> I2S6_MCK
     PB2   ------> OCTOSPIM_P1_CLK
*/
void MX_GPIO_Init(void)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b090      	sub	sp, #64	; 0x40
 8000dd4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dd6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000dda:	2200      	movs	r2, #0
 8000ddc:	601a      	str	r2, [r3, #0]
 8000dde:	605a      	str	r2, [r3, #4]
 8000de0:	609a      	str	r2, [r3, #8]
 8000de2:	60da      	str	r2, [r3, #12]
 8000de4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8000de6:	4bc0      	ldr	r3, [pc, #768]	; (80010e8 <MX_GPIO_Init+0x318>)
 8000de8:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000dec:	4abe      	ldr	r2, [pc, #760]	; (80010e8 <MX_GPIO_Init+0x318>)
 8000dee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000df2:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000df6:	4bbc      	ldr	r3, [pc, #752]	; (80010e8 <MX_GPIO_Init+0x318>)
 8000df8:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000dfc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000e00:	62bb      	str	r3, [r7, #40]	; 0x28
 8000e02:	6abb      	ldr	r3, [r7, #40]	; 0x28
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e04:	4bb8      	ldr	r3, [pc, #736]	; (80010e8 <MX_GPIO_Init+0x318>)
 8000e06:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000e0a:	4ab7      	ldr	r2, [pc, #732]	; (80010e8 <MX_GPIO_Init+0x318>)
 8000e0c:	f043 0302 	orr.w	r3, r3, #2
 8000e10:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000e14:	4bb4      	ldr	r3, [pc, #720]	; (80010e8 <MX_GPIO_Init+0x318>)
 8000e16:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000e1a:	f003 0302 	and.w	r3, r3, #2
 8000e1e:	627b      	str	r3, [r7, #36]	; 0x24
 8000e20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000e22:	4bb1      	ldr	r3, [pc, #708]	; (80010e8 <MX_GPIO_Init+0x318>)
 8000e24:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000e28:	4aaf      	ldr	r2, [pc, #700]	; (80010e8 <MX_GPIO_Init+0x318>)
 8000e2a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000e2e:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000e32:	4bad      	ldr	r3, [pc, #692]	; (80010e8 <MX_GPIO_Init+0x318>)
 8000e34:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000e38:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000e3c:	623b      	str	r3, [r7, #32]
 8000e3e:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8000e40:	4ba9      	ldr	r3, [pc, #676]	; (80010e8 <MX_GPIO_Init+0x318>)
 8000e42:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000e46:	4aa8      	ldr	r2, [pc, #672]	; (80010e8 <MX_GPIO_Init+0x318>)
 8000e48:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000e4c:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000e50:	4ba5      	ldr	r3, [pc, #660]	; (80010e8 <MX_GPIO_Init+0x318>)
 8000e52:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000e56:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000e5a:	61fb      	str	r3, [r7, #28]
 8000e5c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e5e:	4ba2      	ldr	r3, [pc, #648]	; (80010e8 <MX_GPIO_Init+0x318>)
 8000e60:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000e64:	4aa0      	ldr	r2, [pc, #640]	; (80010e8 <MX_GPIO_Init+0x318>)
 8000e66:	f043 0308 	orr.w	r3, r3, #8
 8000e6a:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000e6e:	4b9e      	ldr	r3, [pc, #632]	; (80010e8 <MX_GPIO_Init+0x318>)
 8000e70:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000e74:	f003 0308 	and.w	r3, r3, #8
 8000e78:	61bb      	str	r3, [r7, #24]
 8000e7a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e7c:	4b9a      	ldr	r3, [pc, #616]	; (80010e8 <MX_GPIO_Init+0x318>)
 8000e7e:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000e82:	4a99      	ldr	r2, [pc, #612]	; (80010e8 <MX_GPIO_Init+0x318>)
 8000e84:	f043 0304 	orr.w	r3, r3, #4
 8000e88:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000e8c:	4b96      	ldr	r3, [pc, #600]	; (80010e8 <MX_GPIO_Init+0x318>)
 8000e8e:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000e92:	f003 0304 	and.w	r3, r3, #4
 8000e96:	617b      	str	r3, [r7, #20]
 8000e98:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000e9a:	4b93      	ldr	r3, [pc, #588]	; (80010e8 <MX_GPIO_Init+0x318>)
 8000e9c:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000ea0:	4a91      	ldr	r2, [pc, #580]	; (80010e8 <MX_GPIO_Init+0x318>)
 8000ea2:	f043 0310 	orr.w	r3, r3, #16
 8000ea6:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000eaa:	4b8f      	ldr	r3, [pc, #572]	; (80010e8 <MX_GPIO_Init+0x318>)
 8000eac:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000eb0:	f003 0310 	and.w	r3, r3, #16
 8000eb4:	613b      	str	r3, [r7, #16]
 8000eb6:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8000eb8:	4b8b      	ldr	r3, [pc, #556]	; (80010e8 <MX_GPIO_Init+0x318>)
 8000eba:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000ebe:	4a8a      	ldr	r2, [pc, #552]	; (80010e8 <MX_GPIO_Init+0x318>)
 8000ec0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000ec4:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000ec8:	4b87      	ldr	r3, [pc, #540]	; (80010e8 <MX_GPIO_Init+0x318>)
 8000eca:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000ece:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000ed2:	60fb      	str	r3, [r7, #12]
 8000ed4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ed6:	4b84      	ldr	r3, [pc, #528]	; (80010e8 <MX_GPIO_Init+0x318>)
 8000ed8:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000edc:	4a82      	ldr	r2, [pc, #520]	; (80010e8 <MX_GPIO_Init+0x318>)
 8000ede:	f043 0301 	orr.w	r3, r3, #1
 8000ee2:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000ee6:	4b80      	ldr	r3, [pc, #512]	; (80010e8 <MX_GPIO_Init+0x318>)
 8000ee8:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000eec:	f003 0301 	and.w	r3, r3, #1
 8000ef0:	60bb      	str	r3, [r7, #8]
 8000ef2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000ef4:	4b7c      	ldr	r3, [pc, #496]	; (80010e8 <MX_GPIO_Init+0x318>)
 8000ef6:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000efa:	4a7b      	ldr	r2, [pc, #492]	; (80010e8 <MX_GPIO_Init+0x318>)
 8000efc:	f043 0320 	orr.w	r3, r3, #32
 8000f00:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000f04:	4b78      	ldr	r3, [pc, #480]	; (80010e8 <MX_GPIO_Init+0x318>)
 8000f06:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000f0a:	f003 0320 	and.w	r3, r3, #32
 8000f0e:	607b      	str	r3, [r7, #4]
 8000f10:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f12:	4b75      	ldr	r3, [pc, #468]	; (80010e8 <MX_GPIO_Init+0x318>)
 8000f14:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000f18:	4a73      	ldr	r2, [pc, #460]	; (80010e8 <MX_GPIO_Init+0x318>)
 8000f1a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000f1e:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000f22:	4b71      	ldr	r3, [pc, #452]	; (80010e8 <MX_GPIO_Init+0x318>)
 8000f24:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000f28:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000f2c:	603b      	str	r3, [r7, #0]
 8000f2e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, WIFI_BOOT_Pin|WIFI_WKUP_Pin|WIFI_RST_Pin, GPIO_PIN_RESET);
 8000f30:	2200      	movs	r2, #0
 8000f32:	210e      	movs	r1, #14
 8000f34:	486d      	ldr	r0, [pc, #436]	; (80010ec <MX_GPIO_Init+0x31c>)
 8000f36:	f008 f917 	bl	8009168 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, USER_LED1_Pin|USER_LED2_Pin, GPIO_PIN_RESET);
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	f640 0104 	movw	r1, #2052	; 0x804
 8000f40:	486b      	ldr	r0, [pc, #428]	; (80010f0 <MX_GPIO_Init+0x320>)
 8000f42:	f008 f911 	bl	8009168 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_RESET);
 8000f46:	2200      	movs	r2, #0
 8000f48:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f4c:	4869      	ldr	r0, [pc, #420]	; (80010f4 <MX_GPIO_Init+0x324>)
 8000f4e:	f008 f90b 	bl	8009168 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(AUDIO_NRST_GPIO_Port, AUDIO_NRST_Pin, GPIO_PIN_SET);
 8000f52:	2201      	movs	r2, #1
 8000f54:	2108      	movs	r1, #8
 8000f56:	4866      	ldr	r0, [pc, #408]	; (80010f0 <MX_GPIO_Init+0x320>)
 8000f58:	f008 f906 	bl	8009168 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LCD_BL_CTRL_Pin|LCD_ON_OFF_Pin, GPIO_PIN_SET);
 8000f5c:	2201      	movs	r2, #1
 8000f5e:	2106      	movs	r1, #6
 8000f60:	4864      	ldr	r0, [pc, #400]	; (80010f4 <MX_GPIO_Init+0x324>)
 8000f62:	f008 f901 	bl	8009168 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PIPin PIPin */
  GPIO_InitStruct.Pin = WIFI_GPIO_Pin|WIFI_DATRDY_Pin;
 8000f66:	2330      	movs	r3, #48	; 0x30
 8000f68:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f6a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000f6e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f70:	2300      	movs	r3, #0
 8000f72:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8000f74:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000f78:	4619      	mov	r1, r3
 8000f7a:	485c      	ldr	r0, [pc, #368]	; (80010ec <MX_GPIO_Init+0x31c>)
 8000f7c:	f007 fe3a 	bl	8008bf4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = I2S6_SDO_Pin|I2S6_SDI_Pin|I2S6_CK_Pin;
 8000f80:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8000f84:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f86:	2302      	movs	r3, #2
 8000f88:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI6;
 8000f92:	2305      	movs	r3, #5
 8000f94:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000f96:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000f9a:	4619      	mov	r1, r3
 8000f9c:	4854      	ldr	r0, [pc, #336]	; (80010f0 <MX_GPIO_Init+0x320>)
 8000f9e:	f007 fe29 	bl	8008bf4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OCSPI1_IO6_Pin;
 8000fa2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000fa6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fa8:	2302      	movs	r3, #2
 8000faa:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fac:	2300      	movs	r3, #0
 8000fae:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fb0:	2303      	movs	r3, #3
 8000fb2:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_OCTOSPIM_P1;
 8000fb4:	2309      	movs	r3, #9
 8000fb6:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(OCSPI1_IO6_GPIO_Port, &GPIO_InitStruct);
 8000fb8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000fbc:	4619      	mov	r1, r3
 8000fbe:	484c      	ldr	r0, [pc, #304]	; (80010f0 <MX_GPIO_Init+0x320>)
 8000fc0:	f007 fe18 	bl	8008bf4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OCSPI1_IO7_Pin;
 8000fc4:	2380      	movs	r3, #128	; 0x80
 8000fc6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fc8:	2302      	movs	r3, #2
 8000fca:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fd0:	2303      	movs	r3, #3
 8000fd2:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 8000fd4:	230a      	movs	r3, #10
 8000fd6:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(OCSPI1_IO7_GPIO_Port, &GPIO_InitStruct);
 8000fd8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000fdc:	4619      	mov	r1, r3
 8000fde:	4846      	ldr	r0, [pc, #280]	; (80010f8 <MX_GPIO_Init+0x328>)
 8000fe0:	f007 fe08 	bl	8008bf4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = SDIO1_D2_Pin|SDIO1_CK_Pin|SDIO1_D0_Pin;
 8000fe4:	f44f 53a8 	mov.w	r3, #5376	; 0x1500
 8000fe8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fea:	2302      	movs	r3, #2
 8000fec:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ff2:	2303      	movs	r3, #3
 8000ff4:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8000ff6:	230c      	movs	r3, #12
 8000ff8:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ffa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000ffe:	4619      	mov	r1, r3
 8001000:	483e      	ldr	r0, [pc, #248]	; (80010fc <MX_GPIO_Init+0x32c>)
 8001002:	f007 fdf7 	bl	8008bf4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PIPin PIPin PIPin */
  GPIO_InitStruct.Pin = WIFI_BOOT_Pin|WIFI_WKUP_Pin|WIFI_RST_Pin;
 8001006:	230e      	movs	r3, #14
 8001008:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800100a:	2301      	movs	r3, #1
 800100c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100e:	2300      	movs	r3, #0
 8001010:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001012:	2300      	movs	r3, #0
 8001014:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001016:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800101a:	4619      	mov	r1, r3
 800101c:	4833      	ldr	r0, [pc, #204]	; (80010ec <MX_GPIO_Init+0x31c>)
 800101e:	f007 fde9 	bl	8008bf4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = USER_LED1_Pin|AUDIO_NRST_Pin|USER_LED2_Pin;
 8001022:	f640 030c 	movw	r3, #2060	; 0x80c
 8001026:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001028:	2301      	movs	r3, #1
 800102a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800102c:	2300      	movs	r3, #0
 800102e:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001030:	2300      	movs	r3, #0
 8001032:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001034:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001038:	4619      	mov	r1, r3
 800103a:	482d      	ldr	r0, [pc, #180]	; (80010f0 <MX_GPIO_Init+0x320>)
 800103c:	f007 fdda 	bl	8008bf4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SDIO1_CMD_Pin;
 8001040:	2304      	movs	r3, #4
 8001042:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001044:	2302      	movs	r3, #2
 8001046:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001048:	2300      	movs	r3, #0
 800104a:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800104c:	2303      	movs	r3, #3
 800104e:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001050:	230c      	movs	r3, #12
 8001052:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(SDIO1_CMD_GPIO_Port, &GPIO_InitStruct);
 8001054:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001058:	4619      	mov	r1, r3
 800105a:	4827      	ldr	r0, [pc, #156]	; (80010f8 <MX_GPIO_Init+0x328>)
 800105c:	f007 fdca 	bl	8008bf4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 8001060:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001064:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001066:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800106a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800106c:	2301      	movs	r3, #1
 800106e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 8001070:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001074:	4619      	mov	r1, r3
 8001076:	481d      	ldr	r0, [pc, #116]	; (80010ec <MX_GPIO_Init+0x31c>)
 8001078:	f007 fdbc 	bl	8008bf4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI2_SCK_Pin;
 800107c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001080:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001082:	2302      	movs	r3, #2
 8001084:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001086:	2300      	movs	r3, #0
 8001088:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800108a:	2300      	movs	r3, #0
 800108c:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800108e:	2305      	movs	r3, #5
 8001090:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 8001092:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001096:	4619      	mov	r1, r3
 8001098:	4816      	ldr	r0, [pc, #88]	; (80010f4 <MX_GPIO_Init+0x324>)
 800109a:	f007 fdab 	bl	8008bf4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = SPI2_NSS_Pin|LCD_BL_CTRL_Pin|LCD_ON_OFF_Pin;
 800109e:	f640 0306 	movw	r3, #2054	; 0x806
 80010a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010a4:	2301      	movs	r3, #1
 80010a6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a8:	2300      	movs	r3, #0
 80010aa:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010ac:	2300      	movs	r3, #0
 80010ae:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010b0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80010b4:	4619      	mov	r1, r3
 80010b6:	480f      	ldr	r0, [pc, #60]	; (80010f4 <MX_GPIO_Init+0x324>)
 80010b8:	f007 fd9c 	bl	8008bf4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = WAKEUP_Pin;
 80010bc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80010c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80010c2:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80010c6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c8:	2300      	movs	r3, #0
 80010ca:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(WAKEUP_GPIO_Port, &GPIO_InitStruct);
 80010cc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80010d0:	4619      	mov	r1, r3
 80010d2:	480a      	ldr	r0, [pc, #40]	; (80010fc <MX_GPIO_Init+0x32c>)
 80010d4:	f007 fd8e 	bl	8008bf4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MCO_Pin;
 80010d8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80010dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010de:	2302      	movs	r3, #2
 80010e0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e2:	2300      	movs	r3, #0
 80010e4:	e00c      	b.n	8001100 <MX_GPIO_Init+0x330>
 80010e6:	bf00      	nop
 80010e8:	58024400 	.word	0x58024400
 80010ec:	58022000 	.word	0x58022000
 80010f0:	58021800 	.word	0x58021800
 80010f4:	58020000 	.word	0x58020000
 80010f8:	58020c00 	.word	0x58020c00
 80010fc:	58020800 	.word	0x58020800
 8001100:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001102:	2300      	movs	r3, #0
 8001104:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8001106:	2300      	movs	r3, #0
 8001108:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(MCO_GPIO_Port, &GPIO_InitStruct);
 800110a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800110e:	4619      	mov	r1, r3
 8001110:	4842      	ldr	r0, [pc, #264]	; (800121c <MX_GPIO_Init+0x44c>)
 8001112:	f007 fd6f 	bl	8008bf4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OCSPI1_NCS_Pin;
 8001116:	2340      	movs	r3, #64	; 0x40
 8001118:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800111a:	2302      	movs	r3, #2
 800111c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800111e:	2300      	movs	r3, #0
 8001120:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001122:	2303      	movs	r3, #3
 8001124:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 8001126:	230a      	movs	r3, #10
 8001128:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(OCSPI1_NCS_GPIO_Port, &GPIO_InitStruct);
 800112a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800112e:	4619      	mov	r1, r3
 8001130:	483b      	ldr	r0, [pc, #236]	; (8001220 <MX_GPIO_Init+0x450>)
 8001132:	f007 fd5f 	bl	8008bf4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = SPI2_MISO_Pin|SPI2_MOSI_Pin;
 8001136:	230c      	movs	r3, #12
 8001138:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800113a:	2302      	movs	r3, #2
 800113c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800113e:	2300      	movs	r3, #0
 8001140:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001142:	2300      	movs	r3, #0
 8001144:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001146:	2305      	movs	r3, #5
 8001148:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800114a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800114e:	4619      	mov	r1, r3
 8001150:	4834      	ldr	r0, [pc, #208]	; (8001224 <MX_GPIO_Init+0x454>)
 8001152:	f007 fd4f 	bl	8008bf4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = I2C4_SDA_Pin|I2C4_SCL_Pin;
 8001156:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800115a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800115c:	2312      	movs	r3, #18
 800115e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001160:	2301      	movs	r3, #1
 8001162:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001164:	2300      	movs	r3, #0
 8001166:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 8001168:	2304      	movs	r3, #4
 800116a:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800116c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001170:	4619      	mov	r1, r3
 8001172:	482d      	ldr	r0, [pc, #180]	; (8001228 <MX_GPIO_Init+0x458>)
 8001174:	f007 fd3e 	bl	8008bf4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = OCSPI1_IO4_Pin|OCSPI1_DQS_Pin;
 8001178:	2322      	movs	r3, #34	; 0x22
 800117a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800117c:	2302      	movs	r3, #2
 800117e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001180:	2300      	movs	r3, #0
 8001182:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001184:	2303      	movs	r3, #3
 8001186:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 8001188:	230a      	movs	r3, #10
 800118a:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800118c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001190:	4619      	mov	r1, r3
 8001192:	4824      	ldr	r0, [pc, #144]	; (8001224 <MX_GPIO_Init+0x454>)
 8001194:	f007 fd2e 	bl	8008bf4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LCD_INT_Pin;
 8001198:	2304      	movs	r3, #4
 800119a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800119c:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80011a0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a2:	2300      	movs	r3, #0
 80011a4:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 80011a6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80011aa:	4619      	mov	r1, r3
 80011ac:	481f      	ldr	r0, [pc, #124]	; (800122c <MX_GPIO_Init+0x45c>)
 80011ae:	f007 fd21 	bl	8008bf4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OCSPI1_IO5_Pin;
 80011b2:	2308      	movs	r3, #8
 80011b4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011b6:	2302      	movs	r3, #2
 80011b8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ba:	2300      	movs	r3, #0
 80011bc:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011be:	2303      	movs	r3, #3
 80011c0:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_OCTOSPIM_P1;
 80011c2:	2309      	movs	r3, #9
 80011c4:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(OCSPI1_IO5_GPIO_Port, &GPIO_InitStruct);
 80011c6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80011ca:	4619      	mov	r1, r3
 80011cc:	4817      	ldr	r0, [pc, #92]	; (800122c <MX_GPIO_Init+0x45c>)
 80011ce:	f007 fd11 	bl	8008bf4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = I2S6_WS_Pin|I2S6_MCK_Pin;
 80011d2:	2309      	movs	r3, #9
 80011d4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011d6:	2302      	movs	r3, #2
 80011d8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011da:	2300      	movs	r3, #0
 80011dc:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011de:	2300      	movs	r3, #0
 80011e0:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI6;
 80011e2:	2305      	movs	r3, #5
 80011e4:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011e6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80011ea:	4619      	mov	r1, r3
 80011ec:	480b      	ldr	r0, [pc, #44]	; (800121c <MX_GPIO_Init+0x44c>)
 80011ee:	f007 fd01 	bl	8008bf4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OCSPI1_CLK_Pin;
 80011f2:	2304      	movs	r3, #4
 80011f4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011f6:	2302      	movs	r3, #2
 80011f8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011fa:	2300      	movs	r3, #0
 80011fc:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011fe:	2303      	movs	r3, #3
 8001200:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_OCTOSPIM_P1;
 8001202:	2309      	movs	r3, #9
 8001204:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(OCSPI1_CLK_GPIO_Port, &GPIO_InitStruct);
 8001206:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800120a:	4619      	mov	r1, r3
 800120c:	4808      	ldr	r0, [pc, #32]	; (8001230 <MX_GPIO_Init+0x460>)
 800120e:	f007 fcf1 	bl	8008bf4 <HAL_GPIO_Init>

}
 8001212:	bf00      	nop
 8001214:	3740      	adds	r7, #64	; 0x40
 8001216:	46bd      	mov	sp, r7
 8001218:	bd80      	pop	{r7, pc}
 800121a:	bf00      	nop
 800121c:	58020000 	.word	0x58020000
 8001220:	58021800 	.word	0x58021800
 8001224:	58020800 	.word	0x58020800
 8001228:	58020c00 	.word	0x58020c00
 800122c:	58021c00 	.word	0x58021c00
 8001230:	58020400 	.word	0x58020400

08001234 <MX_LTDC_Init>:

LTDC_HandleTypeDef hltdc;

/* LTDC init function */
void MX_LTDC_Init(void)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b08e      	sub	sp, #56	; 0x38
 8001238:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 800123a:	1d3b      	adds	r3, r7, #4
 800123c:	2234      	movs	r2, #52	; 0x34
 800123e:	2100      	movs	r1, #0
 8001240:	4618      	mov	r0, r3
 8001242:	f00e fa59 	bl	800f6f8 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 8001246:	4b38      	ldr	r3, [pc, #224]	; (8001328 <MX_LTDC_Init+0xf4>)
 8001248:	4a38      	ldr	r2, [pc, #224]	; (800132c <MX_LTDC_Init+0xf8>)
 800124a:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 800124c:	4b36      	ldr	r3, [pc, #216]	; (8001328 <MX_LTDC_Init+0xf4>)
 800124e:	2200      	movs	r2, #0
 8001250:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8001252:	4b35      	ldr	r3, [pc, #212]	; (8001328 <MX_LTDC_Init+0xf4>)
 8001254:	2200      	movs	r2, #0
 8001256:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AH;
 8001258:	4b33      	ldr	r3, [pc, #204]	; (8001328 <MX_LTDC_Init+0xf4>)
 800125a:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800125e:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8001260:	4b31      	ldr	r3, [pc, #196]	; (8001328 <MX_LTDC_Init+0xf4>)
 8001262:	2200      	movs	r2, #0
 8001264:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 7;
 8001266:	4b30      	ldr	r3, [pc, #192]	; (8001328 <MX_LTDC_Init+0xf4>)
 8001268:	2207      	movs	r2, #7
 800126a:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 3;
 800126c:	4b2e      	ldr	r3, [pc, #184]	; (8001328 <MX_LTDC_Init+0xf4>)
 800126e:	2203      	movs	r2, #3
 8001270:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 14;
 8001272:	4b2d      	ldr	r3, [pc, #180]	; (8001328 <MX_LTDC_Init+0xf4>)
 8001274:	220e      	movs	r2, #14
 8001276:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 5;
 8001278:	4b2b      	ldr	r3, [pc, #172]	; (8001328 <MX_LTDC_Init+0xf4>)
 800127a:	2205      	movs	r2, #5
 800127c:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 654;
 800127e:	4b2a      	ldr	r3, [pc, #168]	; (8001328 <MX_LTDC_Init+0xf4>)
 8001280:	f240 228e 	movw	r2, #654	; 0x28e
 8001284:	625a      	str	r2, [r3, #36]	; 0x24
  hltdc.Init.AccumulatedActiveH = 485;
 8001286:	4b28      	ldr	r3, [pc, #160]	; (8001328 <MX_LTDC_Init+0xf4>)
 8001288:	f240 12e5 	movw	r2, #485	; 0x1e5
 800128c:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc.Init.TotalWidth = 660;
 800128e:	4b26      	ldr	r3, [pc, #152]	; (8001328 <MX_LTDC_Init+0xf4>)
 8001290:	f44f 7225 	mov.w	r2, #660	; 0x294
 8001294:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc.Init.TotalHeigh = 487;
 8001296:	4b24      	ldr	r3, [pc, #144]	; (8001328 <MX_LTDC_Init+0xf4>)
 8001298:	f240 12e7 	movw	r2, #487	; 0x1e7
 800129c:	631a      	str	r2, [r3, #48]	; 0x30
  hltdc.Init.Backcolor.Blue = 0;
 800129e:	4b22      	ldr	r3, [pc, #136]	; (8001328 <MX_LTDC_Init+0xf4>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc.Init.Backcolor.Green = 0;
 80012a6:	4b20      	ldr	r3, [pc, #128]	; (8001328 <MX_LTDC_Init+0xf4>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc.Init.Backcolor.Red = 0;
 80012ae:	4b1e      	ldr	r3, [pc, #120]	; (8001328 <MX_LTDC_Init+0xf4>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 80012b6:	481c      	ldr	r0, [pc, #112]	; (8001328 <MX_LTDC_Init+0xf4>)
 80012b8:	f008 fdf6 	bl	8009ea8 <HAL_LTDC_Init>
 80012bc:	4603      	mov	r3, r0
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d001      	beq.n	80012c6 <MX_LTDC_Init+0x92>
  {
    Error_Handler();
 80012c2:	f000 fa45 	bl	8001750 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 80012c6:	2300      	movs	r3, #0
 80012c8:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 0;
 80012ca:	2300      	movs	r3, #0
 80012cc:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 80012ce:	2300      	movs	r3, #0
 80012d0:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 0;
 80012d2:	2300      	movs	r3, #0
 80012d4:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 80012d6:	2302      	movs	r3, #2
 80012d8:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 0;
 80012da:	2300      	movs	r3, #0
 80012dc:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 80012de:	2300      	movs	r3, #0
 80012e0:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 80012e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80012e6:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 80012e8:	2305      	movs	r3, #5
 80012ea:	627b      	str	r3, [r7, #36]	; 0x24
  pLayerCfg.FBStartAdress = 0;
 80012ec:	2300      	movs	r3, #0
 80012ee:	62bb      	str	r3, [r7, #40]	; 0x28
  pLayerCfg.ImageWidth = 0;
 80012f0:	2300      	movs	r3, #0
 80012f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  pLayerCfg.ImageHeight = 0;
 80012f4:	2300      	movs	r3, #0
 80012f6:	633b      	str	r3, [r7, #48]	; 0x30
  pLayerCfg.Backcolor.Blue = 0;
 80012f8:	2300      	movs	r3, #0
 80012fa:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  pLayerCfg.Backcolor.Green = 0;
 80012fe:	2300      	movs	r3, #0
 8001300:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  pLayerCfg.Backcolor.Red = 0;
 8001304:	2300      	movs	r3, #0
 8001306:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 800130a:	1d3b      	adds	r3, r7, #4
 800130c:	2200      	movs	r2, #0
 800130e:	4619      	mov	r1, r3
 8001310:	4805      	ldr	r0, [pc, #20]	; (8001328 <MX_LTDC_Init+0xf4>)
 8001312:	f008 ff5b 	bl	800a1cc <HAL_LTDC_ConfigLayer>
 8001316:	4603      	mov	r3, r0
 8001318:	2b00      	cmp	r3, #0
 800131a:	d001      	beq.n	8001320 <MX_LTDC_Init+0xec>
  {
    Error_Handler();
 800131c:	f000 fa18 	bl	8001750 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8001320:	bf00      	nop
 8001322:	3738      	adds	r7, #56	; 0x38
 8001324:	46bd      	mov	sp, r7
 8001326:	bd80      	pop	{r7, pc}
 8001328:	2400047c 	.word	0x2400047c
 800132c:	50001000 	.word	0x50001000

08001330 <HAL_LTDC_MspInit>:

void HAL_LTDC_MspInit(LTDC_HandleTypeDef* ltdcHandle)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b0bc      	sub	sp, #240	; 0xf0
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001338:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 800133c:	2200      	movs	r2, #0
 800133e:	601a      	str	r2, [r3, #0]
 8001340:	605a      	str	r2, [r3, #4]
 8001342:	609a      	str	r2, [r3, #8]
 8001344:	60da      	str	r2, [r3, #12]
 8001346:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001348:	f107 0318 	add.w	r3, r7, #24
 800134c:	22c0      	movs	r2, #192	; 0xc0
 800134e:	2100      	movs	r1, #0
 8001350:	4618      	mov	r0, r3
 8001352:	f00e f9d1 	bl	800f6f8 <memset>
  if(ltdcHandle->Instance==LTDC)
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	4a5b      	ldr	r2, [pc, #364]	; (80014c8 <HAL_LTDC_MspInit+0x198>)
 800135c:	4293      	cmp	r3, r2
 800135e:	f040 80ae 	bne.w	80014be <HAL_LTDC_MspInit+0x18e>

  /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8001362:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8001366:	f04f 0300 	mov.w	r3, #0
 800136a:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.PLL3.PLL3M = 24;
 800136e:	2318      	movs	r3, #24
 8001370:	643b      	str	r3, [r7, #64]	; 0x40
    PeriphClkInitStruct.PLL3.PLL3N = 192;
 8001372:	23c0      	movs	r3, #192	; 0xc0
 8001374:	647b      	str	r3, [r7, #68]	; 0x44
    PeriphClkInitStruct.PLL3.PLL3P = 17;
 8001376:	2311      	movs	r3, #17
 8001378:	64bb      	str	r3, [r7, #72]	; 0x48
    PeriphClkInitStruct.PLL3.PLL3Q = 2;
 800137a:	2302      	movs	r3, #2
 800137c:	64fb      	str	r3, [r7, #76]	; 0x4c
    PeriphClkInitStruct.PLL3.PLL3R = 16;
 800137e:	2310      	movs	r3, #16
 8001380:	653b      	str	r3, [r7, #80]	; 0x50
    PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_0;
 8001382:	2300      	movs	r3, #0
 8001384:	657b      	str	r3, [r7, #84]	; 0x54
    PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOWIDE;
 8001386:	2300      	movs	r3, #0
 8001388:	65bb      	str	r3, [r7, #88]	; 0x58
    PeriphClkInitStruct.PLL3.PLL3FRACN = 5462;
 800138a:	f241 5356 	movw	r3, #5462	; 0x1556
 800138e:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001390:	f107 0318 	add.w	r3, r7, #24
 8001394:	4618      	mov	r0, r3
 8001396:	f00a f983 	bl	800b6a0 <HAL_RCCEx_PeriphCLKConfig>
 800139a:	4603      	mov	r3, r0
 800139c:	2b00      	cmp	r3, #0
 800139e:	d001      	beq.n	80013a4 <HAL_LTDC_MspInit+0x74>
    {
      Error_Handler();
 80013a0:	f000 f9d6 	bl	8001750 <Error_Handler>
    }

    /* LTDC clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 80013a4:	4b49      	ldr	r3, [pc, #292]	; (80014cc <HAL_LTDC_MspInit+0x19c>)
 80013a6:	f8d3 3144 	ldr.w	r3, [r3, #324]	; 0x144
 80013aa:	4a48      	ldr	r2, [pc, #288]	; (80014cc <HAL_LTDC_MspInit+0x19c>)
 80013ac:	f043 0308 	orr.w	r3, r3, #8
 80013b0:	f8c2 3144 	str.w	r3, [r2, #324]	; 0x144
 80013b4:	4b45      	ldr	r3, [pc, #276]	; (80014cc <HAL_LTDC_MspInit+0x19c>)
 80013b6:	f8d3 3144 	ldr.w	r3, [r3, #324]	; 0x144
 80013ba:	f003 0308 	and.w	r3, r3, #8
 80013be:	617b      	str	r3, [r7, #20]
 80013c0:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOK_CLK_ENABLE();
 80013c2:	4b42      	ldr	r3, [pc, #264]	; (80014cc <HAL_LTDC_MspInit+0x19c>)
 80013c4:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80013c8:	4a40      	ldr	r2, [pc, #256]	; (80014cc <HAL_LTDC_MspInit+0x19c>)
 80013ca:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80013ce:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 80013d2:	4b3e      	ldr	r3, [pc, #248]	; (80014cc <HAL_LTDC_MspInit+0x19c>)
 80013d4:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80013d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80013dc:	613b      	str	r3, [r7, #16]
 80013de:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 80013e0:	4b3a      	ldr	r3, [pc, #232]	; (80014cc <HAL_LTDC_MspInit+0x19c>)
 80013e2:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80013e6:	4a39      	ldr	r2, [pc, #228]	; (80014cc <HAL_LTDC_MspInit+0x19c>)
 80013e8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80013ec:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 80013f0:	4b36      	ldr	r3, [pc, #216]	; (80014cc <HAL_LTDC_MspInit+0x19c>)
 80013f2:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80013f6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80013fa:	60fb      	str	r3, [r7, #12]
 80013fc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 80013fe:	4b33      	ldr	r3, [pc, #204]	; (80014cc <HAL_LTDC_MspInit+0x19c>)
 8001400:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001404:	4a31      	ldr	r2, [pc, #196]	; (80014cc <HAL_LTDC_MspInit+0x19c>)
 8001406:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800140a:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 800140e:	4b2f      	ldr	r3, [pc, #188]	; (80014cc <HAL_LTDC_MspInit+0x19c>)
 8001410:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001414:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001418:	60bb      	str	r3, [r7, #8]
 800141a:	68bb      	ldr	r3, [r7, #8]
    PJ1     ------> LTDC_R2
    PJ4     ------> LTDC_R5
    PJ2     ------> LTDC_R3
    PJ3     ------> LTDC_R4
    */
    GPIO_InitStruct.Pin = LCD_B6_Pin|LCD_B7_Pin|LCD_B4_Pin|LCD_B5_Pin
 800141c:	23ff      	movs	r3, #255	; 0xff
 800141e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
                          |LCD_DE_Pin|LCD_G7_Pin|LCD_G6_Pin|LCD_G5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001422:	2302      	movs	r3, #2
 8001424:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001428:	2300      	movs	r3, #0
 800142a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800142e:	2303      	movs	r3, #3
 8001430:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001434:	230e      	movs	r3, #14
 8001436:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 800143a:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 800143e:	4619      	mov	r1, r3
 8001440:	4823      	ldr	r0, [pc, #140]	; (80014d0 <HAL_LTDC_MspInit+0x1a0>)
 8001442:	f007 fbd7 	bl	8008bf4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B3_Pin|LCD_B2_Pin|LCD_B1_Pin|LCD_B0_Pin
 8001446:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800144a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
                          |LCD_G4_Pin|LCD_G3_Pin|LCD_G2_Pin|LCD_G1_Pin
                          |LCD_R7_Pin|LCD_G0_Pin|LCD_R1_Pin|LCD_R6_Pin
                          |LCD_R2_Pin|LCD_R5_Pin|LCD_R3_Pin|LCD_R4_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800144e:	2302      	movs	r3, #2
 8001450:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001454:	2300      	movs	r3, #0
 8001456:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800145a:	2303      	movs	r3, #3
 800145c:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001460:	230e      	movs	r3, #14
 8001462:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8001466:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 800146a:	4619      	mov	r1, r3
 800146c:	4819      	ldr	r0, [pc, #100]	; (80014d4 <HAL_LTDC_MspInit+0x1a4>)
 800146e:	f007 fbc1 	bl	8008bf4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_CLK_Pin|LCD_VSYNC_Pin|LCD_R0_Pin;
 8001472:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8001476:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800147a:	2302      	movs	r3, #2
 800147c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001480:	2300      	movs	r3, #0
 8001482:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001486:	2303      	movs	r3, #3
 8001488:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800148c:	230e      	movs	r3, #14
 800148e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001492:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001496:	4619      	mov	r1, r3
 8001498:	480f      	ldr	r0, [pc, #60]	; (80014d8 <HAL_LTDC_MspInit+0x1a8>)
 800149a:	f007 fbab 	bl	8008bf4 <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 0, 0);
 800149e:	2200      	movs	r2, #0
 80014a0:	2100      	movs	r1, #0
 80014a2:	2058      	movs	r0, #88	; 0x58
 80014a4:	f003 f937 	bl	8004716 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 80014a8:	2058      	movs	r0, #88	; 0x58
 80014aa:	f003 f94e 	bl	800474a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(LTDC_ER_IRQn, 0, 0);
 80014ae:	2200      	movs	r2, #0
 80014b0:	2100      	movs	r1, #0
 80014b2:	2059      	movs	r0, #89	; 0x59
 80014b4:	f003 f92f 	bl	8004716 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_ER_IRQn);
 80014b8:	2059      	movs	r0, #89	; 0x59
 80014ba:	f003 f946 	bl	800474a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }
}
 80014be:	bf00      	nop
 80014c0:	37f0      	adds	r7, #240	; 0xf0
 80014c2:	46bd      	mov	sp, r7
 80014c4:	bd80      	pop	{r7, pc}
 80014c6:	bf00      	nop
 80014c8:	50001000 	.word	0x50001000
 80014cc:	58024400 	.word	0x58024400
 80014d0:	58022800 	.word	0x58022800
 80014d4:	58022400 	.word	0x58022400
 80014d8:	58022000 	.word	0x58022000

080014dc <LTDC_Init_from_buffer>:
  /* USER CODE END LTDC_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void LTDC_Init_from_buffer(uint32_t* buffer){
 80014dc:	b580      	push	{r7, lr}
 80014de:	b090      	sub	sp, #64	; 0x40
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
	LTDC_LayerCfgTypeDef pLayerCfg = {0};
 80014e4:	f107 030c 	add.w	r3, r7, #12
 80014e8:	2234      	movs	r2, #52	; 0x34
 80014ea:	2100      	movs	r1, #0
 80014ec:	4618      	mov	r0, r3
 80014ee:	f00e f903 	bl	800f6f8 <memset>
	pLayerCfg.WindowX0 = 28;
 80014f2:	231c      	movs	r3, #28
 80014f4:	60fb      	str	r3, [r7, #12]
	pLayerCfg.WindowX1 = 508;
 80014f6:	f44f 73fe 	mov.w	r3, #508	; 0x1fc
 80014fa:	613b      	str	r3, [r7, #16]
	pLayerCfg.WindowY0 = 6;
 80014fc:	2306      	movs	r3, #6
 80014fe:	617b      	str	r3, [r7, #20]
	pLayerCfg.WindowY1 = 278;
 8001500:	f44f 738b 	mov.w	r3, #278	; 0x116
 8001504:	61bb      	str	r3, [r7, #24]
	pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 8001506:	2302      	movs	r3, #2
 8001508:	61fb      	str	r3, [r7, #28]
	pLayerCfg.Alpha = 255;
 800150a:	23ff      	movs	r3, #255	; 0xff
 800150c:	623b      	str	r3, [r7, #32]
	pLayerCfg.Alpha0 = 0;
 800150e:	2300      	movs	r3, #0
 8001510:	627b      	str	r3, [r7, #36]	; 0x24
	pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8001512:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001516:	62bb      	str	r3, [r7, #40]	; 0x28
	pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8001518:	2305      	movs	r3, #5
 800151a:	62fb      	str	r3, [r7, #44]	; 0x2c
	pLayerCfg.FBStartAdress = (uint32_t)buffer;
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	633b      	str	r3, [r7, #48]	; 0x30
	pLayerCfg.ImageWidth = 480;
 8001520:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8001524:	637b      	str	r3, [r7, #52]	; 0x34
	pLayerCfg.ImageHeight = 272;
 8001526:	f44f 7388 	mov.w	r3, #272	; 0x110
 800152a:	63bb      	str	r3, [r7, #56]	; 0x38
	pLayerCfg.Backcolor.Blue = 0;
 800152c:	2300      	movs	r3, #0
 800152e:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	pLayerCfg.Backcolor.Green = 0;
 8001532:	2300      	movs	r3, #0
 8001534:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
	pLayerCfg.Backcolor.Red = 0;
 8001538:	2300      	movs	r3, #0
 800153a:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
	if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 800153e:	f107 030c 	add.w	r3, r7, #12
 8001542:	2200      	movs	r2, #0
 8001544:	4619      	mov	r1, r3
 8001546:	4806      	ldr	r0, [pc, #24]	; (8001560 <LTDC_Init_from_buffer+0x84>)
 8001548:	f008 fe40 	bl	800a1cc <HAL_LTDC_ConfigLayer>
 800154c:	4603      	mov	r3, r0
 800154e:	2b00      	cmp	r3, #0
 8001550:	d001      	beq.n	8001556 <LTDC_Init_from_buffer+0x7a>
	{
	Error_Handler();
 8001552:	f000 f8fd 	bl	8001750 <Error_Handler>
	}
}
 8001556:	bf00      	nop
 8001558:	3740      	adds	r7, #64	; 0x40
 800155a:	46bd      	mov	sp, r7
 800155c:	bd80      	pop	{r7, pc}
 800155e:	bf00      	nop
 8001560:	2400047c 	.word	0x2400047c

08001564 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001564:	b580      	push	{r7, lr}
 8001566:	b084      	sub	sp, #16
 8001568:	af04      	add	r7, sp, #16
    /* MCU
     * Configuration--------------------------------------------------------*/

    /* Reset of all peripherals, Initializes the Flash interface and the
     * Systick. */
    HAL_Init();
 800156a:	f002 ff43 	bl	80043f4 <HAL_Init>
    /* USER CODE BEGIN Init */

    /* USER CODE END Init */

    /* Configure the system clock */
    SystemClock_Config();
 800156e:	f000 f859 	bl	8001624 <SystemClock_Config>
    /* USER CODE BEGIN SysInit */

    /* USER CODE END SysInit */

    /* Initialize all configured peripherals */
    MX_GPIO_Init();
 8001572:	f7ff fc2d 	bl	8000dd0 <MX_GPIO_Init>
    MX_DMA_Init();
 8001576:	f7ff f97d 	bl	8000874 <MX_DMA_Init>
    MX_USART1_UART_Init();
 800157a:	f002 fe53 	bl	8004224 <MX_USART1_UART_Init>
    MX_DMA2D_Init();
 800157e:	f7ff f999 	bl	80008b4 <MX_DMA2D_Init>
    MX_LTDC_Init();
 8001582:	f7ff fe57 	bl	8001234 <MX_LTDC_Init>
    MX_DCMI_Init();
 8001586:	f7ff f833 	bl	80005f0 <MX_DCMI_Init>
    MX_RTC_Init();
 800158a:	f001 fe89 	bl	80032a0 <MX_RTC_Init>
    MX_FMC_Init();
 800158e:	f7ff fac1 	bl	8000b14 <MX_FMC_Init>
    /* USER CODE BEGIN 2 */
    RetargetInit(&huart1);
 8001592:	481f      	ldr	r0, [pc, #124]	; (8001610 <main+0xac>)
 8001594:	f001 fde4 	bl	8003160 <RetargetInit>

    BSP_CAMERA_PwrDown(0);
 8001598:	2000      	movs	r0, #0
 800159a:	f002 fbe4 	bl	8003d66 <BSP_CAMERA_PwrDown>
    if (BSP_CAMERA_Init(0, CAMERA_R480x272, CAMERA_PF_RGB565) !=
 800159e:	2200      	movs	r2, #0
 80015a0:	2102      	movs	r1, #2
 80015a2:	2000      	movs	r0, #0
 80015a4:	f002 fb2e 	bl	8003c04 <BSP_CAMERA_Init>
 80015a8:	4603      	mov	r3, r0
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d001      	beq.n	80015b2 <main+0x4e>
        BSP_ERROR_NONE) {
        Error_Handler();
 80015ae:	f000 f8cf 	bl	8001750 <Error_Handler>
    }
    HAL_Delay(1000);
 80015b2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80015b6:	f002 ffaf 	bl	8004518 <HAL_Delay>
    //  buffer[5460] = 255;
    LTDC_Init_from_buffer((uint32_t *)LCD_BUFFER);
 80015ba:	4816      	ldr	r0, [pc, #88]	; (8001614 <main+0xb0>)
 80015bc:	f7ff ff8e 	bl	80014dc <LTDC_Init_from_buffer>

    /* Infinite loop */
    /* USER CODE BEGIN WHILE */

    while (1) {
        BSP_CAMERA_Start(0, (uint8_t *)CAMERA_BUFFER, CAMERA_MODE_SNAPSHOT);
 80015c0:	2202      	movs	r2, #2
 80015c2:	f04f 4150 	mov.w	r1, #3489660928	; 0xd0000000
 80015c6:	2000      	movs	r0, #0
 80015c8:	f002 fb62 	bl	8003c90 <BSP_CAMERA_Start>
        while (camera_frame_ready == 0) {
 80015cc:	bf00      	nop
 80015ce:	4b12      	ldr	r3, [pc, #72]	; (8001618 <main+0xb4>)
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d0fb      	beq.n	80015ce <main+0x6a>
        };
        BSP_CAMERA_Stop(0);
 80015d6:	2000      	movs	r0, #0
 80015d8:	f002 fb94 	bl	8003d04 <BSP_CAMERA_Stop>
        DMA2D_Convert((uint8_t *)CAMERA_BUFFER, (uint32_t *)LCD_BUFFER);
 80015dc:	490d      	ldr	r1, [pc, #52]	; (8001614 <main+0xb0>)
 80015de:	f04f 4050 	mov.w	r0, #3489660928	; 0xd0000000
 80015e2:	f7ff f9cb 	bl	800097c <DMA2D_Convert>
        postProcess((uint32_t *)LCD_BUFFER, LTDC_WIDTH, LTDC_HEIGHT, 96, 96, GRID_SIZE, probabilites);
 80015e6:	4b0d      	ldr	r3, [pc, #52]	; (800161c <main+0xb8>)
 80015e8:	9302      	str	r3, [sp, #8]
 80015ea:	230c      	movs	r3, #12
 80015ec:	9301      	str	r3, [sp, #4]
 80015ee:	2360      	movs	r3, #96	; 0x60
 80015f0:	9300      	str	r3, [sp, #0]
 80015f2:	2360      	movs	r3, #96	; 0x60
 80015f4:	f44f 7288 	mov.w	r2, #272	; 0x110
 80015f8:	f44f 71f0 	mov.w	r1, #480	; 0x1e0
 80015fc:	4805      	ldr	r0, [pc, #20]	; (8001614 <main+0xb0>)
 80015fe:	f001 fd4f 	bl	80030a0 <postProcess>
        HAL_GPIO_TogglePin(USER_LED1_GPIO_Port, USER_LED1_Pin);
 8001602:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001606:	4806      	ldr	r0, [pc, #24]	; (8001620 <main+0xbc>)
 8001608:	f007 fdc7 	bl	800919a <HAL_GPIO_TogglePin>
        BSP_CAMERA_Start(0, (uint8_t *)CAMERA_BUFFER, CAMERA_MODE_SNAPSHOT);
 800160c:	e7d8      	b.n	80015c0 <main+0x5c>
 800160e:	bf00      	nop
 8001610:	24001018 	.word	0x24001018
 8001614:	d005fa00 	.word	0xd005fa00
 8001618:	24000524 	.word	0x24000524
 800161c:	24000000 	.word	0x24000000
 8001620:	58021800 	.word	0x58021800

08001624 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001624:	b580      	push	{r7, lr}
 8001626:	b09c      	sub	sp, #112	; 0x70
 8001628:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800162a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800162e:	224c      	movs	r2, #76	; 0x4c
 8001630:	2100      	movs	r1, #0
 8001632:	4618      	mov	r0, r3
 8001634:	f00e f860 	bl	800f6f8 <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001638:	1d3b      	adds	r3, r7, #4
 800163a:	2220      	movs	r2, #32
 800163c:	2100      	movs	r1, #0
 800163e:	4618      	mov	r0, r3
 8001640:	f00e f85a 	bl	800f6f8 <memset>

    /*AXI clock gating */
    RCC->CKGAENR = 0xFFFFFFFF;
 8001644:	4b38      	ldr	r3, [pc, #224]	; (8001728 <SystemClock_Config+0x104>)
 8001646:	f04f 32ff 	mov.w	r2, #4294967295
 800164a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

    /** Supply configuration update enable
     */
    HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 800164e:	2004      	movs	r0, #4
 8001650:	f008 ffa4 	bl	800a59c <HAL_PWREx_ConfigSupply>

    /** Configure the main internal regulator output voltage
     */
    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8001654:	2300      	movs	r3, #0
 8001656:	603b      	str	r3, [r7, #0]
 8001658:	4b34      	ldr	r3, [pc, #208]	; (800172c <SystemClock_Config+0x108>)
 800165a:	699b      	ldr	r3, [r3, #24]
 800165c:	4a33      	ldr	r2, [pc, #204]	; (800172c <SystemClock_Config+0x108>)
 800165e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001662:	6193      	str	r3, [r2, #24]
 8001664:	4b31      	ldr	r3, [pc, #196]	; (800172c <SystemClock_Config+0x108>)
 8001666:	699b      	ldr	r3, [r3, #24]
 8001668:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800166c:	603b      	str	r3, [r7, #0]
 800166e:	683b      	ldr	r3, [r7, #0]

    while (!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {
 8001670:	bf00      	nop
 8001672:	4b2e      	ldr	r3, [pc, #184]	; (800172c <SystemClock_Config+0x108>)
 8001674:	699b      	ldr	r3, [r3, #24]
 8001676:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800167a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800167e:	d1f8      	bne.n	8001672 <SystemClock_Config+0x4e>
    }

    /** Configure LSE Drive Capability
     */
    HAL_PWR_EnableBkUpAccess();
 8001680:	f008 ff7c 	bl	800a57c <HAL_PWR_EnableBkUpAccess>
    __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001684:	4b28      	ldr	r3, [pc, #160]	; (8001728 <SystemClock_Config+0x104>)
 8001686:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001688:	4a27      	ldr	r2, [pc, #156]	; (8001728 <SystemClock_Config+0x104>)
 800168a:	f023 0318 	bic.w	r3, r3, #24
 800168e:	6713      	str	r3, [r2, #112]	; 0x70

    /** Initializes the RCC Oscillators according to the specified parameters
     * in the RCC_OscInitTypeDef structure.
     */
    RCC_OscInitStruct.OscillatorType =
 8001690:	2305      	movs	r3, #5
 8001692:	627b      	str	r3, [r7, #36]	; 0x24
        RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_LSE;
    RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001694:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001698:	62bb      	str	r3, [r7, #40]	; 0x28
    RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800169a:	2301      	movs	r3, #1
 800169c:	62fb      	str	r3, [r7, #44]	; 0x2c
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800169e:	2302      	movs	r3, #2
 80016a0:	64bb      	str	r3, [r7, #72]	; 0x48
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80016a2:	2302      	movs	r3, #2
 80016a4:	64fb      	str	r3, [r7, #76]	; 0x4c
    RCC_OscInitStruct.PLL.PLLM = 3;
 80016a6:	2303      	movs	r3, #3
 80016a8:	653b      	str	r3, [r7, #80]	; 0x50
    RCC_OscInitStruct.PLL.PLLN = 69;
 80016aa:	2345      	movs	r3, #69	; 0x45
 80016ac:	657b      	str	r3, [r7, #84]	; 0x54
    RCC_OscInitStruct.PLL.PLLP = 2;
 80016ae:	2302      	movs	r3, #2
 80016b0:	65bb      	str	r3, [r7, #88]	; 0x58
    RCC_OscInitStruct.PLL.PLLQ = 12;
 80016b2:	230c      	movs	r3, #12
 80016b4:	65fb      	str	r3, [r7, #92]	; 0x5c
    RCC_OscInitStruct.PLL.PLLR = 16;
 80016b6:	2310      	movs	r3, #16
 80016b8:	663b      	str	r3, [r7, #96]	; 0x60
    RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80016ba:	230c      	movs	r3, #12
 80016bc:	667b      	str	r3, [r7, #100]	; 0x64
    RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80016be:	2300      	movs	r3, #0
 80016c0:	66bb      	str	r3, [r7, #104]	; 0x68
    RCC_OscInitStruct.PLL.PLLFRACN = 5462;
 80016c2:	f241 5356 	movw	r3, #5462	; 0x1556
 80016c6:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80016c8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016cc:	4618      	mov	r0, r3
 80016ce:	f008 ffbf 	bl	800a650 <HAL_RCC_OscConfig>
 80016d2:	4603      	mov	r3, r0
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d001      	beq.n	80016dc <SystemClock_Config+0xb8>
        Error_Handler();
 80016d8:	f000 f83a 	bl	8001750 <Error_Handler>
    }

    /** Initializes the CPU, AHB and APB buses clocks
     */
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK |
 80016dc:	233f      	movs	r3, #63	; 0x3f
 80016de:	607b      	str	r3, [r7, #4]
                                  RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 |
                                  RCC_CLOCKTYPE_D3PCLK1 | RCC_CLOCKTYPE_D1PCLK1;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016e0:	2303      	movs	r3, #3
 80016e2:	60bb      	str	r3, [r7, #8]
    RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80016e4:	2300      	movs	r3, #0
 80016e6:	60fb      	str	r3, [r7, #12]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80016e8:	2300      	movs	r3, #0
 80016ea:	613b      	str	r3, [r7, #16]
    RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80016ec:	2340      	movs	r3, #64	; 0x40
 80016ee:	617b      	str	r3, [r7, #20]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80016f0:	2340      	movs	r3, #64	; 0x40
 80016f2:	61bb      	str	r3, [r7, #24]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80016f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80016f8:	61fb      	str	r3, [r7, #28]
    RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80016fa:	2340      	movs	r3, #64	; 0x40
 80016fc:	623b      	str	r3, [r7, #32]

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK) {
 80016fe:	1d3b      	adds	r3, r7, #4
 8001700:	2107      	movs	r1, #7
 8001702:	4618      	mov	r0, r3
 8001704:	f009 fbd6 	bl	800aeb4 <HAL_RCC_ClockConfig>
 8001708:	4603      	mov	r3, r0
 800170a:	2b00      	cmp	r3, #0
 800170c:	d001      	beq.n	8001712 <SystemClock_Config+0xee>
        Error_Handler();
 800170e:	f000 f81f 	bl	8001750 <Error_Handler>
    }
    HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSE, RCC_MCODIV_1);
 8001712:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001716:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
 800171a:	2000      	movs	r0, #0
 800171c:	f009 fd80 	bl	800b220 <HAL_RCC_MCOConfig>
}
 8001720:	bf00      	nop
 8001722:	3770      	adds	r7, #112	; 0x70
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}
 8001728:	58024400 	.word	0x58024400
 800172c:	58024800 	.word	0x58024800

08001730 <BSP_CAMERA_FrameEventCallback>:

/* USER CODE BEGIN 4 */

void BSP_CAMERA_FrameEventCallback(uint32_t Instance) {
 8001730:	b480      	push	{r7}
 8001732:	b083      	sub	sp, #12
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
    camera_frame_ready = 1;
 8001738:	4b04      	ldr	r3, [pc, #16]	; (800174c <BSP_CAMERA_FrameEventCallback+0x1c>)
 800173a:	2201      	movs	r2, #1
 800173c:	601a      	str	r2, [r3, #0]
}
 800173e:	bf00      	nop
 8001740:	370c      	adds	r7, #12
 8001742:	46bd      	mov	sp, r7
 8001744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001748:	4770      	bx	lr
 800174a:	bf00      	nop
 800174c:	24000524 	.word	0x24000524

08001750 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001750:	b480      	push	{r7}
 8001752:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001754:	b672      	cpsid	i
}
 8001756:	bf00      	nop
    /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state
     */
    __disable_irq();
    while (1) {
 8001758:	e7fe      	b.n	8001758 <Error_Handler+0x8>
	...

0800175c <OV5640_RegisterBusIO>:
  * @brief  Register component IO bus
  * @param  Component object pointer
  * @retval Component status
  */
int32_t OV5640_RegisterBusIO(OV5640_Object_t *pObj, OV5640_IO_t *pIO)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b084      	sub	sp, #16
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
 8001764:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if (pObj == NULL)
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	2b00      	cmp	r3, #0
 800176a:	d103      	bne.n	8001774 <OV5640_RegisterBusIO+0x18>
  {
    ret = OV5640_ERROR;
 800176c:	f04f 33ff 	mov.w	r3, #4294967295
 8001770:	60fb      	str	r3, [r7, #12]
 8001772:	e02c      	b.n	80017ce <OV5640_RegisterBusIO+0x72>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 8001774:	683b      	ldr	r3, [r7, #0]
 8001776:	681a      	ldr	r2, [r3, #0]
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 800177c:	683b      	ldr	r3, [r7, #0]
 800177e:	685a      	ldr	r2, [r3, #4]
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	605a      	str	r2, [r3, #4]
    pObj->IO.Address   = pIO->Address;
 8001784:	683b      	ldr	r3, [r7, #0]
 8001786:	891a      	ldrh	r2, [r3, #8]
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	811a      	strh	r2, [r3, #8]
    pObj->IO.WriteReg  = pIO->WriteReg;
 800178c:	683b      	ldr	r3, [r7, #0]
 800178e:	68da      	ldr	r2, [r3, #12]
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	60da      	str	r2, [r3, #12]
    pObj->IO.ReadReg   = pIO->ReadReg;
 8001794:	683b      	ldr	r3, [r7, #0]
 8001796:	691a      	ldr	r2, [r3, #16]
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	611a      	str	r2, [r3, #16]
    pObj->IO.GetTick   = pIO->GetTick;
 800179c:	683b      	ldr	r3, [r7, #0]
 800179e:	695a      	ldr	r2, [r3, #20]
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	615a      	str	r2, [r3, #20]

    pObj->Ctx.ReadReg  = OV5640_ReadRegWrap;
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	4a0c      	ldr	r2, [pc, #48]	; (80017d8 <OV5640_RegisterBusIO+0x7c>)
 80017a8:	61da      	str	r2, [r3, #28]
    pObj->Ctx.WriteReg = OV5640_WriteRegWrap;
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	4a0b      	ldr	r2, [pc, #44]	; (80017dc <OV5640_RegisterBusIO+0x80>)
 80017ae:	619a      	str	r2, [r3, #24]
    pObj->Ctx.handle   = pObj;
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	687a      	ldr	r2, [r7, #4]
 80017b4:	621a      	str	r2, [r3, #32]

    if (pObj->IO.Init != NULL)
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d004      	beq.n	80017c8 <OV5640_RegisterBusIO+0x6c>
    {
      ret = pObj->IO.Init();
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	4798      	blx	r3
 80017c4:	60f8      	str	r0, [r7, #12]
 80017c6:	e002      	b.n	80017ce <OV5640_RegisterBusIO+0x72>
    }
    else
    {
      ret = OV5640_ERROR;
 80017c8:	f04f 33ff 	mov.w	r3, #4294967295
 80017cc:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 80017ce:	68fb      	ldr	r3, [r7, #12]
}
 80017d0:	4618      	mov	r0, r3
 80017d2:	3710      	adds	r7, #16
 80017d4:	46bd      	mov	sp, r7
 80017d6:	bd80      	pop	{r7, pc}
 80017d8:	08002fdf 	.word	0x08002fdf
 80017dc:	08003011 	.word	0x08003011

080017e0 <OV5640_Init>:
  * @param  Resolution  Camera resolution
  * @param  PixelFormat pixel format to be configured
  * @retval Component status
  */
int32_t OV5640_Init(OV5640_Object_t *pObj, uint32_t Resolution, uint32_t PixelFormat)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b088      	sub	sp, #32
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	60f8      	str	r0, [r7, #12]
 80017e8:	60b9      	str	r1, [r7, #8]
 80017ea:	607a      	str	r2, [r7, #4]
  uint32_t index;
  int32_t ret = OV5640_OK;
 80017ec:	2300      	movs	r3, #0
 80017ee:	61bb      	str	r3, [r7, #24]
    {OV5640_AEC_CTRL1F, 0x14},
    {OV5640_SYSTEM_CTROL0, 0x02},
  };
  uint8_t tmp;

  if (pObj->IsInitialized == 0U)
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d165      	bne.n	80018c6 <OV5640_Init+0xe6>
  {
    /* Check if resolution is supported */
    if ((Resolution > OV5640_R800x480) ||
 80017fa:	68bb      	ldr	r3, [r7, #8]
 80017fc:	2b04      	cmp	r3, #4
 80017fe:	d80e      	bhi.n	800181e <OV5640_Init+0x3e>
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	2b00      	cmp	r3, #0
 8001804:	d00f      	beq.n	8001826 <OV5640_Init+0x46>
        ((PixelFormat != OV5640_RGB565) && (PixelFormat != OV5640_YUV422) &&
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	2b02      	cmp	r3, #2
 800180a:	d00c      	beq.n	8001826 <OV5640_Init+0x46>
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	2b01      	cmp	r3, #1
 8001810:	d009      	beq.n	8001826 <OV5640_Init+0x46>
         (PixelFormat != OV5640_RGB888) && (PixelFormat != OV5640_Y8) &&
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	2b07      	cmp	r3, #7
 8001816:	d006      	beq.n	8001826 <OV5640_Init+0x46>
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	2b08      	cmp	r3, #8
 800181c:	d003      	beq.n	8001826 <OV5640_Init+0x46>
         (PixelFormat != OV5640_JPEG)))
    {
      ret = OV5640_ERROR;
 800181e:	f04f 33ff 	mov.w	r3, #4294967295
 8001822:	61bb      	str	r3, [r7, #24]
 8001824:	e04f      	b.n	80018c6 <OV5640_Init+0xe6>
    }
    else
    {
      /* Set common parameters for all resolutions */
      for (index = 0; index < (sizeof(OV5640_Common) / 4U) ; index++)
 8001826:	2300      	movs	r3, #0
 8001828:	61fb      	str	r3, [r7, #28]
 800182a:	e01f      	b.n	800186c <OV5640_Init+0x8c>
      {
        if (ret != OV5640_ERROR)
 800182c:	69bb      	ldr	r3, [r7, #24]
 800182e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001832:	d018      	beq.n	8001866 <OV5640_Init+0x86>
        {
          tmp = (uint8_t)OV5640_Common[index][1];
 8001834:	4a26      	ldr	r2, [pc, #152]	; (80018d0 <OV5640_Init+0xf0>)
 8001836:	69fb      	ldr	r3, [r7, #28]
 8001838:	009b      	lsls	r3, r3, #2
 800183a:	4413      	add	r3, r2
 800183c:	885b      	ldrh	r3, [r3, #2]
 800183e:	b2db      	uxtb	r3, r3
 8001840:	75fb      	strb	r3, [r7, #23]

          if (ov5640_write_reg(&pObj->Ctx, OV5640_Common[index][0], &tmp, 1) != OV5640_OK)
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	f103 0018 	add.w	r0, r3, #24
 8001848:	4a21      	ldr	r2, [pc, #132]	; (80018d0 <OV5640_Init+0xf0>)
 800184a:	69fb      	ldr	r3, [r7, #28]
 800184c:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 8001850:	f107 0217 	add.w	r2, r7, #23
 8001854:	2301      	movs	r3, #1
 8001856:	f001 fc0b 	bl	8003070 <ov5640_write_reg>
 800185a:	4603      	mov	r3, r0
 800185c:	2b00      	cmp	r3, #0
 800185e:	d002      	beq.n	8001866 <OV5640_Init+0x86>
          {
            ret = OV5640_ERROR;
 8001860:	f04f 33ff 	mov.w	r3, #4294967295
 8001864:	61bb      	str	r3, [r7, #24]
      for (index = 0; index < (sizeof(OV5640_Common) / 4U) ; index++)
 8001866:	69fb      	ldr	r3, [r7, #28]
 8001868:	3301      	adds	r3, #1
 800186a:	61fb      	str	r3, [r7, #28]
 800186c:	69fb      	ldr	r3, [r7, #28]
 800186e:	2bfd      	cmp	r3, #253	; 0xfd
 8001870:	d9dc      	bls.n	800182c <OV5640_Init+0x4c>
          }
        }
      }

      if (ret == OV5640_OK)
 8001872:	69bb      	ldr	r3, [r7, #24]
 8001874:	2b00      	cmp	r3, #0
 8001876:	d126      	bne.n	80018c6 <OV5640_Init+0xe6>
      {
        /* Set specific parameters for each resolution */
        if (OV5640_SetResolution(pObj, Resolution) != OV5640_OK)
 8001878:	68b9      	ldr	r1, [r7, #8]
 800187a:	68f8      	ldr	r0, [r7, #12]
 800187c:	f000 f9e0 	bl	8001c40 <OV5640_SetResolution>
 8001880:	4603      	mov	r3, r0
 8001882:	2b00      	cmp	r3, #0
 8001884:	d003      	beq.n	800188e <OV5640_Init+0xae>
        {
          ret = OV5640_ERROR;
 8001886:	f04f 33ff 	mov.w	r3, #4294967295
 800188a:	61bb      	str	r3, [r7, #24]
 800188c:	e01b      	b.n	80018c6 <OV5640_Init+0xe6>
        }/* Set specific parameters for each pixel format */
        else if (OV5640_SetPixelFormat(pObj, PixelFormat) != OV5640_OK)
 800188e:	6879      	ldr	r1, [r7, #4]
 8001890:	68f8      	ldr	r0, [r7, #12]
 8001892:	f000 f833 	bl	80018fc <OV5640_SetPixelFormat>
 8001896:	4603      	mov	r3, r0
 8001898:	2b00      	cmp	r3, #0
 800189a:	d003      	beq.n	80018a4 <OV5640_Init+0xc4>
        {
          ret = OV5640_ERROR;
 800189c:	f04f 33ff 	mov.w	r3, #4294967295
 80018a0:	61bb      	str	r3, [r7, #24]
 80018a2:	e010      	b.n	80018c6 <OV5640_Init+0xe6>
        }/* Set PixelClock, Href and VSync Polarity */
        else if (OV5640_SetPolarities(pObj, OV5640_POLARITY_PCLK_HIGH, OV5640_POLARITY_HREF_HIGH,
 80018a4:	2300      	movs	r3, #0
 80018a6:	2201      	movs	r2, #1
 80018a8:	2101      	movs	r1, #1
 80018aa:	68f8      	ldr	r0, [r7, #12]
 80018ac:	f000 fb64 	bl	8001f78 <OV5640_SetPolarities>
 80018b0:	4603      	mov	r3, r0
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d003      	beq.n	80018be <OV5640_Init+0xde>
                                      OV5640_POLARITY_VSYNC_HIGH) != OV5640_OK)
        {
          ret = OV5640_ERROR;
 80018b6:	f04f 33ff 	mov.w	r3, #4294967295
 80018ba:	61bb      	str	r3, [r7, #24]
 80018bc:	e003      	b.n	80018c6 <OV5640_Init+0xe6>
        }
        else
        {
          pObj->IsInitialized = 1U;
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	2201      	movs	r2, #1
 80018c2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }
      }
    }
  }

  return ret;
 80018c6:	69bb      	ldr	r3, [r7, #24]
}
 80018c8:	4618      	mov	r0, r3
 80018ca:	3720      	adds	r7, #32
 80018cc:	46bd      	mov	sp, r7
 80018ce:	bd80      	pop	{r7, pc}
 80018d0:	0800fff4 	.word	0x0800fff4

080018d4 <OV5640_DeInit>:
  * @brief  De-initializes the camera sensor.
  * @param  pObj  pointer to component object
  * @retval Component status
  */
int32_t OV5640_DeInit(OV5640_Object_t *pObj)
{
 80018d4:	b480      	push	{r7}
 80018d6:	b083      	sub	sp, #12
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
  if (pObj->IsInitialized == 1U)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80018e2:	2b01      	cmp	r3, #1
 80018e4:	d103      	bne.n	80018ee <OV5640_DeInit+0x1a>
  {
    /* De-initialize camera sensor interface */
    pObj->IsInitialized = 0U;
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	2200      	movs	r2, #0
 80018ea:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }

  return OV5640_OK;
 80018ee:	2300      	movs	r3, #0
}
 80018f0:	4618      	mov	r0, r3
 80018f2:	370c      	adds	r7, #12
 80018f4:	46bd      	mov	sp, r7
 80018f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fa:	4770      	bx	lr

080018fc <OV5640_SetPixelFormat>:
  * @param  pObj  pointer to component object
  * @param  PixelFormat pixel format to be configured
  * @retval Component status
  */
int32_t OV5640_SetPixelFormat(OV5640_Object_t *pObj, uint32_t PixelFormat)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b086      	sub	sp, #24
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
 8001904:	6039      	str	r1, [r7, #0]
  int32_t ret = OV5640_OK;
 8001906:	2300      	movs	r3, #0
 8001908:	617b      	str	r3, [r7, #20]
    {OV5640_FORMAT_CTRL00, 0x30},
    {OV5640_FORMAT_MUX_CTRL, 0x00},
  };

  /* Check if PixelFormat is supported */
  if ((PixelFormat != OV5640_RGB565) && (PixelFormat != OV5640_YUV422) &&
 800190a:	683b      	ldr	r3, [r7, #0]
 800190c:	2b00      	cmp	r3, #0
 800190e:	d00f      	beq.n	8001930 <OV5640_SetPixelFormat+0x34>
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	2b02      	cmp	r3, #2
 8001914:	d00c      	beq.n	8001930 <OV5640_SetPixelFormat+0x34>
 8001916:	683b      	ldr	r3, [r7, #0]
 8001918:	2b01      	cmp	r3, #1
 800191a:	d009      	beq.n	8001930 <OV5640_SetPixelFormat+0x34>
      (PixelFormat != OV5640_RGB888) && (PixelFormat != OV5640_Y8) &&
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	2b07      	cmp	r3, #7
 8001920:	d006      	beq.n	8001930 <OV5640_SetPixelFormat+0x34>
 8001922:	683b      	ldr	r3, [r7, #0]
 8001924:	2b08      	cmp	r3, #8
 8001926:	d003      	beq.n	8001930 <OV5640_SetPixelFormat+0x34>
      (PixelFormat != OV5640_JPEG))
  {
    /* Pixel format not supported */
    ret = OV5640_ERROR;
 8001928:	f04f 33ff 	mov.w	r3, #4294967295
 800192c:	617b      	str	r3, [r7, #20]
 800192e:	e16a      	b.n	8001c06 <OV5640_SetPixelFormat+0x30a>
  }
  else
  {
    /* Set specific parameters for each PixelFormat */
    switch (PixelFormat)
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	3b01      	subs	r3, #1
 8001934:	2b07      	cmp	r3, #7
 8001936:	f200 80c3 	bhi.w	8001ac0 <OV5640_SetPixelFormat+0x1c4>
 800193a:	a201      	add	r2, pc, #4	; (adr r2, 8001940 <OV5640_SetPixelFormat+0x44>)
 800193c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001940:	080019b9 	.word	0x080019b9
 8001944:	08001961 	.word	0x08001961
 8001948:	08001ac1 	.word	0x08001ac1
 800194c:	08001ac1 	.word	0x08001ac1
 8001950:	08001ac1 	.word	0x08001ac1
 8001954:	08001ac1 	.word	0x08001ac1
 8001958:	08001a11 	.word	0x08001a11
 800195c:	08001a69 	.word	0x08001a69
    {
      case OV5640_YUV422:
        for (index = 0; index < (sizeof(OV5640_PF_YUV422) / 4U); index++)
 8001960:	2300      	movs	r3, #0
 8001962:	613b      	str	r3, [r7, #16]
 8001964:	e024      	b.n	80019b0 <OV5640_SetPixelFormat+0xb4>
        {
          if (ret != OV5640_ERROR)
 8001966:	697b      	ldr	r3, [r7, #20]
 8001968:	f1b3 3fff 	cmp.w	r3, #4294967295
 800196c:	d01d      	beq.n	80019aa <OV5640_SetPixelFormat+0xae>
          {
            tmp = (uint8_t)OV5640_PF_YUV422[index][1];
 800196e:	4aa8      	ldr	r2, [pc, #672]	; (8001c10 <OV5640_SetPixelFormat+0x314>)
 8001970:	693b      	ldr	r3, [r7, #16]
 8001972:	009b      	lsls	r3, r3, #2
 8001974:	4413      	add	r3, r2
 8001976:	885b      	ldrh	r3, [r3, #2]
 8001978:	b2db      	uxtb	r3, r3
 800197a:	73fb      	strb	r3, [r7, #15]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_PF_YUV422[index][0], &tmp, 1) != OV5640_OK)
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	f103 0018 	add.w	r0, r3, #24
 8001982:	4aa3      	ldr	r2, [pc, #652]	; (8001c10 <OV5640_SetPixelFormat+0x314>)
 8001984:	693b      	ldr	r3, [r7, #16]
 8001986:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 800198a:	f107 020f 	add.w	r2, r7, #15
 800198e:	2301      	movs	r3, #1
 8001990:	f001 fb6e 	bl	8003070 <ov5640_write_reg>
 8001994:	4603      	mov	r3, r0
 8001996:	2b00      	cmp	r3, #0
 8001998:	d003      	beq.n	80019a2 <OV5640_SetPixelFormat+0xa6>
            {
              ret = OV5640_ERROR;
 800199a:	f04f 33ff 	mov.w	r3, #4294967295
 800199e:	617b      	str	r3, [r7, #20]
 80019a0:	e003      	b.n	80019aa <OV5640_SetPixelFormat+0xae>
            }
            else
            {
              (void)OV5640_Delay(pObj, 1);
 80019a2:	2101      	movs	r1, #1
 80019a4:	6878      	ldr	r0, [r7, #4]
 80019a6:	f001 fb00 	bl	8002faa <OV5640_Delay>
        for (index = 0; index < (sizeof(OV5640_PF_YUV422) / 4U); index++)
 80019aa:	693b      	ldr	r3, [r7, #16]
 80019ac:	3301      	adds	r3, #1
 80019ae:	613b      	str	r3, [r7, #16]
 80019b0:	693b      	ldr	r3, [r7, #16]
 80019b2:	2b01      	cmp	r3, #1
 80019b4:	d9d7      	bls.n	8001966 <OV5640_SetPixelFormat+0x6a>
            }
          }
        }
        break;
 80019b6:	e0af      	b.n	8001b18 <OV5640_SetPixelFormat+0x21c>

      case OV5640_RGB888:
        for (index = 0; index < (sizeof(OV5640_PF_RGB888) / 4U); index++)
 80019b8:	2300      	movs	r3, #0
 80019ba:	613b      	str	r3, [r7, #16]
 80019bc:	e024      	b.n	8001a08 <OV5640_SetPixelFormat+0x10c>
        {
          if (ret != OV5640_ERROR)
 80019be:	697b      	ldr	r3, [r7, #20]
 80019c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019c4:	d01d      	beq.n	8001a02 <OV5640_SetPixelFormat+0x106>
          {
            tmp = (uint8_t)OV5640_PF_RGB888[index][1];
 80019c6:	4a93      	ldr	r2, [pc, #588]	; (8001c14 <OV5640_SetPixelFormat+0x318>)
 80019c8:	693b      	ldr	r3, [r7, #16]
 80019ca:	009b      	lsls	r3, r3, #2
 80019cc:	4413      	add	r3, r2
 80019ce:	885b      	ldrh	r3, [r3, #2]
 80019d0:	b2db      	uxtb	r3, r3
 80019d2:	73fb      	strb	r3, [r7, #15]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_PF_RGB888[index][0], &tmp, 1) != OV5640_OK)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	f103 0018 	add.w	r0, r3, #24
 80019da:	4a8e      	ldr	r2, [pc, #568]	; (8001c14 <OV5640_SetPixelFormat+0x318>)
 80019dc:	693b      	ldr	r3, [r7, #16]
 80019de:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 80019e2:	f107 020f 	add.w	r2, r7, #15
 80019e6:	2301      	movs	r3, #1
 80019e8:	f001 fb42 	bl	8003070 <ov5640_write_reg>
 80019ec:	4603      	mov	r3, r0
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d003      	beq.n	80019fa <OV5640_SetPixelFormat+0xfe>
            {
              ret = OV5640_ERROR;
 80019f2:	f04f 33ff 	mov.w	r3, #4294967295
 80019f6:	617b      	str	r3, [r7, #20]
 80019f8:	e003      	b.n	8001a02 <OV5640_SetPixelFormat+0x106>
            }
            else
            {
              (void)OV5640_Delay(pObj, 1);
 80019fa:	2101      	movs	r1, #1
 80019fc:	6878      	ldr	r0, [r7, #4]
 80019fe:	f001 fad4 	bl	8002faa <OV5640_Delay>
        for (index = 0; index < (sizeof(OV5640_PF_RGB888) / 4U); index++)
 8001a02:	693b      	ldr	r3, [r7, #16]
 8001a04:	3301      	adds	r3, #1
 8001a06:	613b      	str	r3, [r7, #16]
 8001a08:	693b      	ldr	r3, [r7, #16]
 8001a0a:	2b01      	cmp	r3, #1
 8001a0c:	d9d7      	bls.n	80019be <OV5640_SetPixelFormat+0xc2>
            }
          }
        }
        break;
 8001a0e:	e083      	b.n	8001b18 <OV5640_SetPixelFormat+0x21c>

      case OV5640_Y8:
        for (index = 0; index < (sizeof(OV5640_PF_Y8) / 4U); index++)
 8001a10:	2300      	movs	r3, #0
 8001a12:	613b      	str	r3, [r7, #16]
 8001a14:	e024      	b.n	8001a60 <OV5640_SetPixelFormat+0x164>
        {
          if (ret != OV5640_ERROR)
 8001a16:	697b      	ldr	r3, [r7, #20]
 8001a18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a1c:	d01d      	beq.n	8001a5a <OV5640_SetPixelFormat+0x15e>
          {
            tmp = (uint8_t)OV5640_PF_Y8[index][1];
 8001a1e:	4a7e      	ldr	r2, [pc, #504]	; (8001c18 <OV5640_SetPixelFormat+0x31c>)
 8001a20:	693b      	ldr	r3, [r7, #16]
 8001a22:	009b      	lsls	r3, r3, #2
 8001a24:	4413      	add	r3, r2
 8001a26:	885b      	ldrh	r3, [r3, #2]
 8001a28:	b2db      	uxtb	r3, r3
 8001a2a:	73fb      	strb	r3, [r7, #15]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_PF_Y8[index][0], &tmp, 1) != OV5640_OK)
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	f103 0018 	add.w	r0, r3, #24
 8001a32:	4a79      	ldr	r2, [pc, #484]	; (8001c18 <OV5640_SetPixelFormat+0x31c>)
 8001a34:	693b      	ldr	r3, [r7, #16]
 8001a36:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 8001a3a:	f107 020f 	add.w	r2, r7, #15
 8001a3e:	2301      	movs	r3, #1
 8001a40:	f001 fb16 	bl	8003070 <ov5640_write_reg>
 8001a44:	4603      	mov	r3, r0
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d003      	beq.n	8001a52 <OV5640_SetPixelFormat+0x156>
            {
              ret = OV5640_ERROR;
 8001a4a:	f04f 33ff 	mov.w	r3, #4294967295
 8001a4e:	617b      	str	r3, [r7, #20]
 8001a50:	e003      	b.n	8001a5a <OV5640_SetPixelFormat+0x15e>
            }
            else
            {
              (void)OV5640_Delay(pObj, 1);
 8001a52:	2101      	movs	r1, #1
 8001a54:	6878      	ldr	r0, [r7, #4]
 8001a56:	f001 faa8 	bl	8002faa <OV5640_Delay>
        for (index = 0; index < (sizeof(OV5640_PF_Y8) / 4U); index++)
 8001a5a:	693b      	ldr	r3, [r7, #16]
 8001a5c:	3301      	adds	r3, #1
 8001a5e:	613b      	str	r3, [r7, #16]
 8001a60:	693b      	ldr	r3, [r7, #16]
 8001a62:	2b01      	cmp	r3, #1
 8001a64:	d9d7      	bls.n	8001a16 <OV5640_SetPixelFormat+0x11a>
            }
          }
        }
        break;
 8001a66:	e057      	b.n	8001b18 <OV5640_SetPixelFormat+0x21c>

      case OV5640_JPEG:
        for (index = 0; index < (sizeof(OV5640_PF_JPEG) / 4U); index++)
 8001a68:	2300      	movs	r3, #0
 8001a6a:	613b      	str	r3, [r7, #16]
 8001a6c:	e024      	b.n	8001ab8 <OV5640_SetPixelFormat+0x1bc>
        {
          if (ret != OV5640_ERROR)
 8001a6e:	697b      	ldr	r3, [r7, #20]
 8001a70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a74:	d01d      	beq.n	8001ab2 <OV5640_SetPixelFormat+0x1b6>
          {
            tmp = (uint8_t)OV5640_PF_JPEG[index][1];
 8001a76:	4a69      	ldr	r2, [pc, #420]	; (8001c1c <OV5640_SetPixelFormat+0x320>)
 8001a78:	693b      	ldr	r3, [r7, #16]
 8001a7a:	009b      	lsls	r3, r3, #2
 8001a7c:	4413      	add	r3, r2
 8001a7e:	885b      	ldrh	r3, [r3, #2]
 8001a80:	b2db      	uxtb	r3, r3
 8001a82:	73fb      	strb	r3, [r7, #15]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_PF_JPEG[index][0], &tmp, 1) != OV5640_OK)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	f103 0018 	add.w	r0, r3, #24
 8001a8a:	4a64      	ldr	r2, [pc, #400]	; (8001c1c <OV5640_SetPixelFormat+0x320>)
 8001a8c:	693b      	ldr	r3, [r7, #16]
 8001a8e:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 8001a92:	f107 020f 	add.w	r2, r7, #15
 8001a96:	2301      	movs	r3, #1
 8001a98:	f001 faea 	bl	8003070 <ov5640_write_reg>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d003      	beq.n	8001aaa <OV5640_SetPixelFormat+0x1ae>
            {
              ret = OV5640_ERROR;
 8001aa2:	f04f 33ff 	mov.w	r3, #4294967295
 8001aa6:	617b      	str	r3, [r7, #20]
 8001aa8:	e003      	b.n	8001ab2 <OV5640_SetPixelFormat+0x1b6>
            }
            else
            {
              (void)OV5640_Delay(pObj, 1);
 8001aaa:	2101      	movs	r1, #1
 8001aac:	6878      	ldr	r0, [r7, #4]
 8001aae:	f001 fa7c 	bl	8002faa <OV5640_Delay>
        for (index = 0; index < (sizeof(OV5640_PF_JPEG) / 4U); index++)
 8001ab2:	693b      	ldr	r3, [r7, #16]
 8001ab4:	3301      	adds	r3, #1
 8001ab6:	613b      	str	r3, [r7, #16]
 8001ab8:	693b      	ldr	r3, [r7, #16]
 8001aba:	2b01      	cmp	r3, #1
 8001abc:	d9d7      	bls.n	8001a6e <OV5640_SetPixelFormat+0x172>
            }
          }
        }
        break;
 8001abe:	e02b      	b.n	8001b18 <OV5640_SetPixelFormat+0x21c>

      case OV5640_RGB565:
      default:
        for (index = 0; index < (sizeof(OV5640_PF_RGB565) / 4U); index++)
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	613b      	str	r3, [r7, #16]
 8001ac4:	e024      	b.n	8001b10 <OV5640_SetPixelFormat+0x214>
        {
          if (ret != OV5640_ERROR)
 8001ac6:	697b      	ldr	r3, [r7, #20]
 8001ac8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001acc:	d01d      	beq.n	8001b0a <OV5640_SetPixelFormat+0x20e>
          {
            tmp = (uint8_t)OV5640_PF_RGB565[index][1];
 8001ace:	4a54      	ldr	r2, [pc, #336]	; (8001c20 <OV5640_SetPixelFormat+0x324>)
 8001ad0:	693b      	ldr	r3, [r7, #16]
 8001ad2:	009b      	lsls	r3, r3, #2
 8001ad4:	4413      	add	r3, r2
 8001ad6:	885b      	ldrh	r3, [r3, #2]
 8001ad8:	b2db      	uxtb	r3, r3
 8001ada:	73fb      	strb	r3, [r7, #15]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_PF_RGB565[index][0], &tmp, 1) != OV5640_OK)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	f103 0018 	add.w	r0, r3, #24
 8001ae2:	4a4f      	ldr	r2, [pc, #316]	; (8001c20 <OV5640_SetPixelFormat+0x324>)
 8001ae4:	693b      	ldr	r3, [r7, #16]
 8001ae6:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 8001aea:	f107 020f 	add.w	r2, r7, #15
 8001aee:	2301      	movs	r3, #1
 8001af0:	f001 fabe 	bl	8003070 <ov5640_write_reg>
 8001af4:	4603      	mov	r3, r0
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d003      	beq.n	8001b02 <OV5640_SetPixelFormat+0x206>
            {
              ret = OV5640_ERROR;
 8001afa:	f04f 33ff 	mov.w	r3, #4294967295
 8001afe:	617b      	str	r3, [r7, #20]
 8001b00:	e003      	b.n	8001b0a <OV5640_SetPixelFormat+0x20e>
            }
            else
            {
              (void)OV5640_Delay(pObj, 1);
 8001b02:	2101      	movs	r1, #1
 8001b04:	6878      	ldr	r0, [r7, #4]
 8001b06:	f001 fa50 	bl	8002faa <OV5640_Delay>
        for (index = 0; index < (sizeof(OV5640_PF_RGB565) / 4U); index++)
 8001b0a:	693b      	ldr	r3, [r7, #16]
 8001b0c:	3301      	adds	r3, #1
 8001b0e:	613b      	str	r3, [r7, #16]
 8001b10:	693b      	ldr	r3, [r7, #16]
 8001b12:	2b01      	cmp	r3, #1
 8001b14:	d9d7      	bls.n	8001ac6 <OV5640_SetPixelFormat+0x1ca>
            }
          }
        }
        break;
 8001b16:	bf00      	nop

    }

    if (PixelFormat == OV5640_JPEG)
 8001b18:	683b      	ldr	r3, [r7, #0]
 8001b1a:	2b08      	cmp	r3, #8
 8001b1c:	d173      	bne.n	8001c06 <OV5640_SetPixelFormat+0x30a>
    {
      if (ov5640_read_reg(&pObj->Ctx, OV5640_TIMING_TC_REG21, &tmp, 1) != OV5640_OK)
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	f103 0018 	add.w	r0, r3, #24
 8001b24:	f107 020f 	add.w	r2, r7, #15
 8001b28:	2301      	movs	r3, #1
 8001b2a:	f643 0121 	movw	r1, #14369	; 0x3821
 8001b2e:	f001 fa88 	bl	8003042 <ov5640_read_reg>
 8001b32:	4603      	mov	r3, r0
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d003      	beq.n	8001b40 <OV5640_SetPixelFormat+0x244>
      {
        ret = OV5640_ERROR;
 8001b38:	f04f 33ff 	mov.w	r3, #4294967295
 8001b3c:	617b      	str	r3, [r7, #20]
 8001b3e:	e062      	b.n	8001c06 <OV5640_SetPixelFormat+0x30a>
      }
      else
      {
        tmp |= (1 << 5);
 8001b40:	7bfb      	ldrb	r3, [r7, #15]
 8001b42:	f043 0320 	orr.w	r3, r3, #32
 8001b46:	b2db      	uxtb	r3, r3
 8001b48:	73fb      	strb	r3, [r7, #15]
        if (ov5640_write_reg(&pObj->Ctx, OV5640_TIMING_TC_REG21, &tmp, 1) != OV5640_OK)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	f103 0018 	add.w	r0, r3, #24
 8001b50:	f107 020f 	add.w	r2, r7, #15
 8001b54:	2301      	movs	r3, #1
 8001b56:	f643 0121 	movw	r1, #14369	; 0x3821
 8001b5a:	f001 fa89 	bl	8003070 <ov5640_write_reg>
 8001b5e:	4603      	mov	r3, r0
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d003      	beq.n	8001b6c <OV5640_SetPixelFormat+0x270>
        {
          ret = OV5640_ERROR;
 8001b64:	f04f 33ff 	mov.w	r3, #4294967295
 8001b68:	617b      	str	r3, [r7, #20]
 8001b6a:	e04c      	b.n	8001c06 <OV5640_SetPixelFormat+0x30a>
        }
        else
        {
          if (ov5640_read_reg(&pObj->Ctx, OV5640_SYSREM_RESET02, &tmp, 1) != OV5640_OK)
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	f103 0018 	add.w	r0, r3, #24
 8001b72:	f107 020f 	add.w	r2, r7, #15
 8001b76:	2301      	movs	r3, #1
 8001b78:	f243 0102 	movw	r1, #12290	; 0x3002
 8001b7c:	f001 fa61 	bl	8003042 <ov5640_read_reg>
 8001b80:	4603      	mov	r3, r0
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d003      	beq.n	8001b8e <OV5640_SetPixelFormat+0x292>
          {
            ret = OV5640_ERROR;
 8001b86:	f04f 33ff 	mov.w	r3, #4294967295
 8001b8a:	617b      	str	r3, [r7, #20]
 8001b8c:	e03b      	b.n	8001c06 <OV5640_SetPixelFormat+0x30a>
          }
          else
          {
            tmp &= ~((1 << 4) | (1 << 3) | (1 << 2));
 8001b8e:	7bfb      	ldrb	r3, [r7, #15]
 8001b90:	f023 031c 	bic.w	r3, r3, #28
 8001b94:	b2db      	uxtb	r3, r3
 8001b96:	73fb      	strb	r3, [r7, #15]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_SYSREM_RESET02, &tmp, 1) != OV5640_OK)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	f103 0018 	add.w	r0, r3, #24
 8001b9e:	f107 020f 	add.w	r2, r7, #15
 8001ba2:	2301      	movs	r3, #1
 8001ba4:	f243 0102 	movw	r1, #12290	; 0x3002
 8001ba8:	f001 fa62 	bl	8003070 <ov5640_write_reg>
 8001bac:	4603      	mov	r3, r0
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d003      	beq.n	8001bba <OV5640_SetPixelFormat+0x2be>
            {
              ret = OV5640_ERROR;
 8001bb2:	f04f 33ff 	mov.w	r3, #4294967295
 8001bb6:	617b      	str	r3, [r7, #20]
 8001bb8:	e025      	b.n	8001c06 <OV5640_SetPixelFormat+0x30a>
            }
            else
            {
              if (ov5640_read_reg(&pObj->Ctx, OV5640_CLOCK_ENABLE02, &tmp, 1) != OV5640_OK)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	f103 0018 	add.w	r0, r3, #24
 8001bc0:	f107 020f 	add.w	r2, r7, #15
 8001bc4:	2301      	movs	r3, #1
 8001bc6:	f243 0106 	movw	r1, #12294	; 0x3006
 8001bca:	f001 fa3a 	bl	8003042 <ov5640_read_reg>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d003      	beq.n	8001bdc <OV5640_SetPixelFormat+0x2e0>
              {
                ret = OV5640_ERROR;
 8001bd4:	f04f 33ff 	mov.w	r3, #4294967295
 8001bd8:	617b      	str	r3, [r7, #20]
 8001bda:	e014      	b.n	8001c06 <OV5640_SetPixelFormat+0x30a>
              }
              else
              {
                tmp |= ((1 << 5) | (1 << 3));
 8001bdc:	7bfb      	ldrb	r3, [r7, #15]
 8001bde:	f043 0328 	orr.w	r3, r3, #40	; 0x28
 8001be2:	b2db      	uxtb	r3, r3
 8001be4:	73fb      	strb	r3, [r7, #15]
                if (ov5640_write_reg(&pObj->Ctx, OV5640_CLOCK_ENABLE02, &tmp, 1) != OV5640_OK)
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	f103 0018 	add.w	r0, r3, #24
 8001bec:	f107 020f 	add.w	r2, r7, #15
 8001bf0:	2301      	movs	r3, #1
 8001bf2:	f243 0106 	movw	r1, #12294	; 0x3006
 8001bf6:	f001 fa3b 	bl	8003070 <ov5640_write_reg>
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d002      	beq.n	8001c06 <OV5640_SetPixelFormat+0x30a>
                {
                  ret = OV5640_ERROR;
 8001c00:	f04f 33ff 	mov.w	r3, #4294967295
 8001c04:	617b      	str	r3, [r7, #20]
          }
        }
      }
    }
  }
  return ret;
 8001c06:	697b      	ldr	r3, [r7, #20]
}
 8001c08:	4618      	mov	r0, r3
 8001c0a:	3718      	adds	r7, #24
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	bd80      	pop	{r7, pc}
 8001c10:	080103ec 	.word	0x080103ec
 8001c14:	080103f4 	.word	0x080103f4
 8001c18:	080103fc 	.word	0x080103fc
 8001c1c:	08010404 	.word	0x08010404
 8001c20:	0801040c 	.word	0x0801040c

08001c24 <OV5640_GetPixelFormat>:
  * @param  pObj  pointer to component object
  * @param  PixelFormat pixel format to be configured
  * @retval Component status
  */
int32_t OV5640_GetPixelFormat(OV5640_Object_t *pObj, uint32_t *PixelFormat)
{
 8001c24:	b480      	push	{r7}
 8001c26:	b083      	sub	sp, #12
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
 8001c2c:	6039      	str	r1, [r7, #0]
  (void)(pObj);
  (void)(PixelFormat);

  return OV5640_ERROR;
 8001c2e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c32:	4618      	mov	r0, r3
 8001c34:	370c      	adds	r7, #12
 8001c36:	46bd      	mov	sp, r7
 8001c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3c:	4770      	bx	lr
	...

08001c40 <OV5640_SetResolution>:
  * @param  pObj  pointer to component object
  * @param  Resolution  Camera resolution
  * @retval Component status
  */
int32_t OV5640_SetResolution(OV5640_Object_t *pObj, uint32_t Resolution)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b086      	sub	sp, #24
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
 8001c48:	6039      	str	r1, [r7, #0]
  int32_t ret = OV5640_OK;
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	617b      	str	r3, [r7, #20]
    {OV5640_TIMING_DVPVO_HIGH, 0x00},
    {OV5640_TIMING_DVPVO_LOW, 0x78},
  };

  /* Check if resolution is supported */
  if (Resolution > OV5640_R800x480)
 8001c4e:	683b      	ldr	r3, [r7, #0]
 8001c50:	2b04      	cmp	r3, #4
 8001c52:	d903      	bls.n	8001c5c <OV5640_SetResolution+0x1c>
  {
    ret = OV5640_ERROR;
 8001c54:	f04f 33ff 	mov.w	r3, #4294967295
 8001c58:	617b      	str	r3, [r7, #20]
 8001c5a:	e0d8      	b.n	8001e0e <OV5640_SetResolution+0x1ce>
  }
  else
  {
    /* Initialize OV5640 */
    switch (Resolution)
 8001c5c:	683b      	ldr	r3, [r7, #0]
 8001c5e:	2b04      	cmp	r3, #4
 8001c60:	f200 80d1 	bhi.w	8001e06 <OV5640_SetResolution+0x1c6>
 8001c64:	a201      	add	r2, pc, #4	; (adr r2, 8001c6c <OV5640_SetResolution+0x2c>)
 8001c66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c6a:	bf00      	nop
 8001c6c:	08001c81 	.word	0x08001c81
 8001c70:	08001ccf 	.word	0x08001ccf
 8001c74:	08001d1d 	.word	0x08001d1d
 8001c78:	08001d6b 	.word	0x08001d6b
 8001c7c:	08001db9 	.word	0x08001db9
    {
      case OV5640_R160x120:
        for (index = 0; index < (sizeof(OV5640_QQVGA) / 4U); index++)
 8001c80:	2300      	movs	r3, #0
 8001c82:	613b      	str	r3, [r7, #16]
 8001c84:	e01f      	b.n	8001cc6 <OV5640_SetResolution+0x86>
        {
          if (ret != OV5640_ERROR)
 8001c86:	697b      	ldr	r3, [r7, #20]
 8001c88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c8c:	d018      	beq.n	8001cc0 <OV5640_SetResolution+0x80>
          {
            tmp = (uint8_t)OV5640_QQVGA[index][1];
 8001c8e:	4a62      	ldr	r2, [pc, #392]	; (8001e18 <OV5640_SetResolution+0x1d8>)
 8001c90:	693b      	ldr	r3, [r7, #16]
 8001c92:	009b      	lsls	r3, r3, #2
 8001c94:	4413      	add	r3, r2
 8001c96:	885b      	ldrh	r3, [r3, #2]
 8001c98:	b2db      	uxtb	r3, r3
 8001c9a:	73fb      	strb	r3, [r7, #15]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_QQVGA[index][0], &tmp, 1) != OV5640_OK)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	f103 0018 	add.w	r0, r3, #24
 8001ca2:	4a5d      	ldr	r2, [pc, #372]	; (8001e18 <OV5640_SetResolution+0x1d8>)
 8001ca4:	693b      	ldr	r3, [r7, #16]
 8001ca6:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 8001caa:	f107 020f 	add.w	r2, r7, #15
 8001cae:	2301      	movs	r3, #1
 8001cb0:	f001 f9de 	bl	8003070 <ov5640_write_reg>
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d002      	beq.n	8001cc0 <OV5640_SetResolution+0x80>
            {
              ret = OV5640_ERROR;
 8001cba:	f04f 33ff 	mov.w	r3, #4294967295
 8001cbe:	617b      	str	r3, [r7, #20]
        for (index = 0; index < (sizeof(OV5640_QQVGA) / 4U); index++)
 8001cc0:	693b      	ldr	r3, [r7, #16]
 8001cc2:	3301      	adds	r3, #1
 8001cc4:	613b      	str	r3, [r7, #16]
 8001cc6:	693b      	ldr	r3, [r7, #16]
 8001cc8:	2b03      	cmp	r3, #3
 8001cca:	d9dc      	bls.n	8001c86 <OV5640_SetResolution+0x46>
            }
          }
        }
        break;
 8001ccc:	e09f      	b.n	8001e0e <OV5640_SetResolution+0x1ce>
      case OV5640_R320x240:
        for (index = 0; index < (sizeof(OV5640_QVGA) / 4U); index++)
 8001cce:	2300      	movs	r3, #0
 8001cd0:	613b      	str	r3, [r7, #16]
 8001cd2:	e01f      	b.n	8001d14 <OV5640_SetResolution+0xd4>
        {
          if (ret != OV5640_ERROR)
 8001cd4:	697b      	ldr	r3, [r7, #20]
 8001cd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cda:	d018      	beq.n	8001d0e <OV5640_SetResolution+0xce>
          {
            tmp = (uint8_t)OV5640_QVGA[index][1];
 8001cdc:	4a4f      	ldr	r2, [pc, #316]	; (8001e1c <OV5640_SetResolution+0x1dc>)
 8001cde:	693b      	ldr	r3, [r7, #16]
 8001ce0:	009b      	lsls	r3, r3, #2
 8001ce2:	4413      	add	r3, r2
 8001ce4:	885b      	ldrh	r3, [r3, #2]
 8001ce6:	b2db      	uxtb	r3, r3
 8001ce8:	73fb      	strb	r3, [r7, #15]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_QVGA[index][0], &tmp, 1) != OV5640_OK)
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	f103 0018 	add.w	r0, r3, #24
 8001cf0:	4a4a      	ldr	r2, [pc, #296]	; (8001e1c <OV5640_SetResolution+0x1dc>)
 8001cf2:	693b      	ldr	r3, [r7, #16]
 8001cf4:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 8001cf8:	f107 020f 	add.w	r2, r7, #15
 8001cfc:	2301      	movs	r3, #1
 8001cfe:	f001 f9b7 	bl	8003070 <ov5640_write_reg>
 8001d02:	4603      	mov	r3, r0
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d002      	beq.n	8001d0e <OV5640_SetResolution+0xce>
            {
              ret = OV5640_ERROR;
 8001d08:	f04f 33ff 	mov.w	r3, #4294967295
 8001d0c:	617b      	str	r3, [r7, #20]
        for (index = 0; index < (sizeof(OV5640_QVGA) / 4U); index++)
 8001d0e:	693b      	ldr	r3, [r7, #16]
 8001d10:	3301      	adds	r3, #1
 8001d12:	613b      	str	r3, [r7, #16]
 8001d14:	693b      	ldr	r3, [r7, #16]
 8001d16:	2b03      	cmp	r3, #3
 8001d18:	d9dc      	bls.n	8001cd4 <OV5640_SetResolution+0x94>
            }
          }
        }
        break;
 8001d1a:	e078      	b.n	8001e0e <OV5640_SetResolution+0x1ce>
      case OV5640_R480x272:
        for (index = 0; index < (sizeof(OV5640_480x272) / 4U); index++)
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	613b      	str	r3, [r7, #16]
 8001d20:	e01f      	b.n	8001d62 <OV5640_SetResolution+0x122>
        {
          if (ret != OV5640_ERROR)
 8001d22:	697b      	ldr	r3, [r7, #20]
 8001d24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d28:	d018      	beq.n	8001d5c <OV5640_SetResolution+0x11c>
          {
            tmp = (uint8_t)OV5640_480x272[index][1];
 8001d2a:	4a3d      	ldr	r2, [pc, #244]	; (8001e20 <OV5640_SetResolution+0x1e0>)
 8001d2c:	693b      	ldr	r3, [r7, #16]
 8001d2e:	009b      	lsls	r3, r3, #2
 8001d30:	4413      	add	r3, r2
 8001d32:	885b      	ldrh	r3, [r3, #2]
 8001d34:	b2db      	uxtb	r3, r3
 8001d36:	73fb      	strb	r3, [r7, #15]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_480x272[index][0], &tmp, 1) != OV5640_OK)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	f103 0018 	add.w	r0, r3, #24
 8001d3e:	4a38      	ldr	r2, [pc, #224]	; (8001e20 <OV5640_SetResolution+0x1e0>)
 8001d40:	693b      	ldr	r3, [r7, #16]
 8001d42:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 8001d46:	f107 020f 	add.w	r2, r7, #15
 8001d4a:	2301      	movs	r3, #1
 8001d4c:	f001 f990 	bl	8003070 <ov5640_write_reg>
 8001d50:	4603      	mov	r3, r0
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d002      	beq.n	8001d5c <OV5640_SetResolution+0x11c>
            {
              ret = OV5640_ERROR;
 8001d56:	f04f 33ff 	mov.w	r3, #4294967295
 8001d5a:	617b      	str	r3, [r7, #20]
        for (index = 0; index < (sizeof(OV5640_480x272) / 4U); index++)
 8001d5c:	693b      	ldr	r3, [r7, #16]
 8001d5e:	3301      	adds	r3, #1
 8001d60:	613b      	str	r3, [r7, #16]
 8001d62:	693b      	ldr	r3, [r7, #16]
 8001d64:	2b03      	cmp	r3, #3
 8001d66:	d9dc      	bls.n	8001d22 <OV5640_SetResolution+0xe2>
            }
          }
        }
        break;
 8001d68:	e051      	b.n	8001e0e <OV5640_SetResolution+0x1ce>
      case OV5640_R640x480:
        for (index = 0; index < (sizeof(OV5640_VGA) / 4U); index++)
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	613b      	str	r3, [r7, #16]
 8001d6e:	e01f      	b.n	8001db0 <OV5640_SetResolution+0x170>
        {
          if (ret != OV5640_ERROR)
 8001d70:	697b      	ldr	r3, [r7, #20]
 8001d72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d76:	d018      	beq.n	8001daa <OV5640_SetResolution+0x16a>
          {
            tmp = (uint8_t)OV5640_VGA[index][1];
 8001d78:	4a2a      	ldr	r2, [pc, #168]	; (8001e24 <OV5640_SetResolution+0x1e4>)
 8001d7a:	693b      	ldr	r3, [r7, #16]
 8001d7c:	009b      	lsls	r3, r3, #2
 8001d7e:	4413      	add	r3, r2
 8001d80:	885b      	ldrh	r3, [r3, #2]
 8001d82:	b2db      	uxtb	r3, r3
 8001d84:	73fb      	strb	r3, [r7, #15]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_VGA[index][0], &tmp, 1) != OV5640_OK)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	f103 0018 	add.w	r0, r3, #24
 8001d8c:	4a25      	ldr	r2, [pc, #148]	; (8001e24 <OV5640_SetResolution+0x1e4>)
 8001d8e:	693b      	ldr	r3, [r7, #16]
 8001d90:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 8001d94:	f107 020f 	add.w	r2, r7, #15
 8001d98:	2301      	movs	r3, #1
 8001d9a:	f001 f969 	bl	8003070 <ov5640_write_reg>
 8001d9e:	4603      	mov	r3, r0
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d002      	beq.n	8001daa <OV5640_SetResolution+0x16a>
            {
              ret = OV5640_ERROR;
 8001da4:	f04f 33ff 	mov.w	r3, #4294967295
 8001da8:	617b      	str	r3, [r7, #20]
        for (index = 0; index < (sizeof(OV5640_VGA) / 4U); index++)
 8001daa:	693b      	ldr	r3, [r7, #16]
 8001dac:	3301      	adds	r3, #1
 8001dae:	613b      	str	r3, [r7, #16]
 8001db0:	693b      	ldr	r3, [r7, #16]
 8001db2:	2b03      	cmp	r3, #3
 8001db4:	d9dc      	bls.n	8001d70 <OV5640_SetResolution+0x130>
            }
          }
        }
        break;
 8001db6:	e02a      	b.n	8001e0e <OV5640_SetResolution+0x1ce>
      case OV5640_R800x480:
        for (index = 0; index < (sizeof(OV5640_WVGA) / 4U); index++)
 8001db8:	2300      	movs	r3, #0
 8001dba:	613b      	str	r3, [r7, #16]
 8001dbc:	e01f      	b.n	8001dfe <OV5640_SetResolution+0x1be>
        {
          if (ret != OV5640_ERROR)
 8001dbe:	697b      	ldr	r3, [r7, #20]
 8001dc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001dc4:	d018      	beq.n	8001df8 <OV5640_SetResolution+0x1b8>
          {
            tmp = (uint8_t)OV5640_WVGA[index][1];
 8001dc6:	4a18      	ldr	r2, [pc, #96]	; (8001e28 <OV5640_SetResolution+0x1e8>)
 8001dc8:	693b      	ldr	r3, [r7, #16]
 8001dca:	009b      	lsls	r3, r3, #2
 8001dcc:	4413      	add	r3, r2
 8001dce:	885b      	ldrh	r3, [r3, #2]
 8001dd0:	b2db      	uxtb	r3, r3
 8001dd2:	73fb      	strb	r3, [r7, #15]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_WVGA[index][0], &tmp, 1) != OV5640_OK)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	f103 0018 	add.w	r0, r3, #24
 8001dda:	4a13      	ldr	r2, [pc, #76]	; (8001e28 <OV5640_SetResolution+0x1e8>)
 8001ddc:	693b      	ldr	r3, [r7, #16]
 8001dde:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 8001de2:	f107 020f 	add.w	r2, r7, #15
 8001de6:	2301      	movs	r3, #1
 8001de8:	f001 f942 	bl	8003070 <ov5640_write_reg>
 8001dec:	4603      	mov	r3, r0
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d002      	beq.n	8001df8 <OV5640_SetResolution+0x1b8>
            {
              ret = OV5640_ERROR;
 8001df2:	f04f 33ff 	mov.w	r3, #4294967295
 8001df6:	617b      	str	r3, [r7, #20]
        for (index = 0; index < (sizeof(OV5640_WVGA) / 4U); index++)
 8001df8:	693b      	ldr	r3, [r7, #16]
 8001dfa:	3301      	adds	r3, #1
 8001dfc:	613b      	str	r3, [r7, #16]
 8001dfe:	693b      	ldr	r3, [r7, #16]
 8001e00:	2b03      	cmp	r3, #3
 8001e02:	d9dc      	bls.n	8001dbe <OV5640_SetResolution+0x17e>
            }
          }
        }
        break;
 8001e04:	e003      	b.n	8001e0e <OV5640_SetResolution+0x1ce>
      default:
        ret = OV5640_ERROR;
 8001e06:	f04f 33ff 	mov.w	r3, #4294967295
 8001e0a:	617b      	str	r3, [r7, #20]
        break;
 8001e0c:	bf00      	nop
    }
  }

  return ret;
 8001e0e:	697b      	ldr	r3, [r7, #20]
}
 8001e10:	4618      	mov	r0, r3
 8001e12:	3718      	adds	r7, #24
 8001e14:	46bd      	mov	sp, r7
 8001e16:	bd80      	pop	{r7, pc}
 8001e18:	08010414 	.word	0x08010414
 8001e1c:	08010424 	.word	0x08010424
 8001e20:	08010434 	.word	0x08010434
 8001e24:	08010444 	.word	0x08010444
 8001e28:	08010454 	.word	0x08010454

08001e2c <OV5640_GetResolution>:
  * @param  pObj  pointer to component object
  * @param  Resolution  Camera resolution
  * @retval Component status
  */
int32_t OV5640_GetResolution(OV5640_Object_t *pObj, uint32_t *Resolution)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b086      	sub	sp, #24
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
 8001e34:	6039      	str	r1, [r7, #0]
  int32_t ret;
  uint16_t x_size;
  uint16_t y_size;
  uint8_t tmp;

  if (ov5640_read_reg(&pObj->Ctx, OV5640_TIMING_DVPHO_HIGH, &tmp, 1) != OV5640_OK)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	f103 0018 	add.w	r0, r3, #24
 8001e3c:	f107 020f 	add.w	r2, r7, #15
 8001e40:	2301      	movs	r3, #1
 8001e42:	f643 0108 	movw	r1, #14344	; 0x3808
 8001e46:	f001 f8fc 	bl	8003042 <ov5640_read_reg>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d003      	beq.n	8001e58 <OV5640_GetResolution+0x2c>
  {
    ret = OV5640_ERROR;
 8001e50:	f04f 33ff 	mov.w	r3, #4294967295
 8001e54:	617b      	str	r3, [r7, #20]
 8001e56:	e08a      	b.n	8001f6e <OV5640_GetResolution+0x142>
  }
  else
  {
    x_size = (uint16_t)tmp << 8U;
 8001e58:	7bfb      	ldrb	r3, [r7, #15]
 8001e5a:	b29b      	uxth	r3, r3
 8001e5c:	021b      	lsls	r3, r3, #8
 8001e5e:	827b      	strh	r3, [r7, #18]

    if (ov5640_read_reg(&pObj->Ctx, OV5640_TIMING_DVPHO_LOW, &tmp, 1) != OV5640_OK)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	f103 0018 	add.w	r0, r3, #24
 8001e66:	f107 020f 	add.w	r2, r7, #15
 8001e6a:	2301      	movs	r3, #1
 8001e6c:	f643 0109 	movw	r1, #14345	; 0x3809
 8001e70:	f001 f8e7 	bl	8003042 <ov5640_read_reg>
 8001e74:	4603      	mov	r3, r0
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d003      	beq.n	8001e82 <OV5640_GetResolution+0x56>
    {
      ret = OV5640_ERROR;
 8001e7a:	f04f 33ff 	mov.w	r3, #4294967295
 8001e7e:	617b      	str	r3, [r7, #20]
 8001e80:	e075      	b.n	8001f6e <OV5640_GetResolution+0x142>
    }
    else
    {
      x_size |= tmp;
 8001e82:	7bfb      	ldrb	r3, [r7, #15]
 8001e84:	b29a      	uxth	r2, r3
 8001e86:	8a7b      	ldrh	r3, [r7, #18]
 8001e88:	4313      	orrs	r3, r2
 8001e8a:	827b      	strh	r3, [r7, #18]

      if (ov5640_read_reg(&pObj->Ctx, OV5640_TIMING_DVPVO_HIGH, &tmp, 1) != OV5640_OK)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	f103 0018 	add.w	r0, r3, #24
 8001e92:	f107 020f 	add.w	r2, r7, #15
 8001e96:	2301      	movs	r3, #1
 8001e98:	f643 010a 	movw	r1, #14346	; 0x380a
 8001e9c:	f001 f8d1 	bl	8003042 <ov5640_read_reg>
 8001ea0:	4603      	mov	r3, r0
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d003      	beq.n	8001eae <OV5640_GetResolution+0x82>
      {
        ret = OV5640_ERROR;
 8001ea6:	f04f 33ff 	mov.w	r3, #4294967295
 8001eaa:	617b      	str	r3, [r7, #20]
 8001eac:	e05f      	b.n	8001f6e <OV5640_GetResolution+0x142>
      }
      else
      {
        y_size = (uint16_t)tmp << 8U;
 8001eae:	7bfb      	ldrb	r3, [r7, #15]
 8001eb0:	b29b      	uxth	r3, r3
 8001eb2:	021b      	lsls	r3, r3, #8
 8001eb4:	823b      	strh	r3, [r7, #16]
        if (ov5640_read_reg(&pObj->Ctx, OV5640_TIMING_DVPVO_LOW, &tmp, 1) != OV5640_OK)
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	f103 0018 	add.w	r0, r3, #24
 8001ebc:	f107 020f 	add.w	r2, r7, #15
 8001ec0:	2301      	movs	r3, #1
 8001ec2:	f643 010b 	movw	r1, #14347	; 0x380b
 8001ec6:	f001 f8bc 	bl	8003042 <ov5640_read_reg>
 8001eca:	4603      	mov	r3, r0
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d003      	beq.n	8001ed8 <OV5640_GetResolution+0xac>
        {
          ret = OV5640_ERROR;
 8001ed0:	f04f 33ff 	mov.w	r3, #4294967295
 8001ed4:	617b      	str	r3, [r7, #20]
 8001ed6:	e04a      	b.n	8001f6e <OV5640_GetResolution+0x142>
        }
        else
        {
          y_size |= tmp;
 8001ed8:	7bfb      	ldrb	r3, [r7, #15]
 8001eda:	b29a      	uxth	r2, r3
 8001edc:	8a3b      	ldrh	r3, [r7, #16]
 8001ede:	4313      	orrs	r3, r2
 8001ee0:	823b      	strh	r3, [r7, #16]

          if ((x_size == 800U) && (y_size == 480U))
 8001ee2:	8a7b      	ldrh	r3, [r7, #18]
 8001ee4:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8001ee8:	d109      	bne.n	8001efe <OV5640_GetResolution+0xd2>
 8001eea:	8a3b      	ldrh	r3, [r7, #16]
 8001eec:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 8001ef0:	d105      	bne.n	8001efe <OV5640_GetResolution+0xd2>
          {
            *Resolution = OV5640_R800x480;
 8001ef2:	683b      	ldr	r3, [r7, #0]
 8001ef4:	2204      	movs	r2, #4
 8001ef6:	601a      	str	r2, [r3, #0]
            ret = OV5640_OK;
 8001ef8:	2300      	movs	r3, #0
 8001efa:	617b      	str	r3, [r7, #20]
 8001efc:	e037      	b.n	8001f6e <OV5640_GetResolution+0x142>
          }
          else if ((x_size == 640U) && (y_size == 480U))
 8001efe:	8a7b      	ldrh	r3, [r7, #18]
 8001f00:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 8001f04:	d109      	bne.n	8001f1a <OV5640_GetResolution+0xee>
 8001f06:	8a3b      	ldrh	r3, [r7, #16]
 8001f08:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 8001f0c:	d105      	bne.n	8001f1a <OV5640_GetResolution+0xee>
          {
            *Resolution = OV5640_R640x480;
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	2203      	movs	r2, #3
 8001f12:	601a      	str	r2, [r3, #0]
            ret = OV5640_OK;
 8001f14:	2300      	movs	r3, #0
 8001f16:	617b      	str	r3, [r7, #20]
 8001f18:	e029      	b.n	8001f6e <OV5640_GetResolution+0x142>
          }
          else if ((x_size == 480U) && (y_size == 272U))
 8001f1a:	8a7b      	ldrh	r3, [r7, #18]
 8001f1c:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 8001f20:	d109      	bne.n	8001f36 <OV5640_GetResolution+0x10a>
 8001f22:	8a3b      	ldrh	r3, [r7, #16]
 8001f24:	f5b3 7f88 	cmp.w	r3, #272	; 0x110
 8001f28:	d105      	bne.n	8001f36 <OV5640_GetResolution+0x10a>
          {
            *Resolution = OV5640_R480x272;
 8001f2a:	683b      	ldr	r3, [r7, #0]
 8001f2c:	2202      	movs	r2, #2
 8001f2e:	601a      	str	r2, [r3, #0]
            ret = OV5640_OK;
 8001f30:	2300      	movs	r3, #0
 8001f32:	617b      	str	r3, [r7, #20]
 8001f34:	e01b      	b.n	8001f6e <OV5640_GetResolution+0x142>
          }
          else if ((x_size == 320U) && (y_size == 240U))
 8001f36:	8a7b      	ldrh	r3, [r7, #18]
 8001f38:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8001f3c:	d108      	bne.n	8001f50 <OV5640_GetResolution+0x124>
 8001f3e:	8a3b      	ldrh	r3, [r7, #16]
 8001f40:	2bf0      	cmp	r3, #240	; 0xf0
 8001f42:	d105      	bne.n	8001f50 <OV5640_GetResolution+0x124>
          {
            *Resolution = OV5640_R320x240;
 8001f44:	683b      	ldr	r3, [r7, #0]
 8001f46:	2201      	movs	r2, #1
 8001f48:	601a      	str	r2, [r3, #0]
            ret = OV5640_OK;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	617b      	str	r3, [r7, #20]
 8001f4e:	e00e      	b.n	8001f6e <OV5640_GetResolution+0x142>
          }
          else if ((x_size == 160U) && (y_size == 120U))
 8001f50:	8a7b      	ldrh	r3, [r7, #18]
 8001f52:	2ba0      	cmp	r3, #160	; 0xa0
 8001f54:	d108      	bne.n	8001f68 <OV5640_GetResolution+0x13c>
 8001f56:	8a3b      	ldrh	r3, [r7, #16]
 8001f58:	2b78      	cmp	r3, #120	; 0x78
 8001f5a:	d105      	bne.n	8001f68 <OV5640_GetResolution+0x13c>
          {
            *Resolution = OV5640_R160x120;
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	2200      	movs	r2, #0
 8001f60:	601a      	str	r2, [r3, #0]
            ret = OV5640_OK;
 8001f62:	2300      	movs	r3, #0
 8001f64:	617b      	str	r3, [r7, #20]
 8001f66:	e002      	b.n	8001f6e <OV5640_GetResolution+0x142>
          }
          else
          {
            ret = OV5640_ERROR;
 8001f68:	f04f 33ff 	mov.w	r3, #4294967295
 8001f6c:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ret;
 8001f6e:	697b      	ldr	r3, [r7, #20]
}
 8001f70:	4618      	mov	r0, r3
 8001f72:	3718      	adds	r7, #24
 8001f74:	46bd      	mov	sp, r7
 8001f76:	bd80      	pop	{r7, pc}

08001f78 <OV5640_SetPolarities>:
  * @param  VsyncPolarity Polarity of the Vsync
  * @retval Component status
  */
int32_t OV5640_SetPolarities(OV5640_Object_t *pObj, uint32_t PclkPolarity, uint32_t HrefPolarity,
                             uint32_t VsyncPolarity)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b086      	sub	sp, #24
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	60f8      	str	r0, [r7, #12]
 8001f80:	60b9      	str	r1, [r7, #8]
 8001f82:	607a      	str	r2, [r7, #4]
 8001f84:	603b      	str	r3, [r7, #0]
  uint8_t tmp;
  int32_t ret = OV5640_OK;
 8001f86:	2300      	movs	r3, #0
 8001f88:	617b      	str	r3, [r7, #20]

  if ((pObj == NULL) || ((PclkPolarity != OV5640_POLARITY_PCLK_LOW) && (PclkPolarity != OV5640_POLARITY_PCLK_HIGH)) ||
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d011      	beq.n	8001fb4 <OV5640_SetPolarities+0x3c>
 8001f90:	68bb      	ldr	r3, [r7, #8]
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d002      	beq.n	8001f9c <OV5640_SetPolarities+0x24>
 8001f96:	68bb      	ldr	r3, [r7, #8]
 8001f98:	2b01      	cmp	r3, #1
 8001f9a:	d10b      	bne.n	8001fb4 <OV5640_SetPolarities+0x3c>
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d002      	beq.n	8001fa8 <OV5640_SetPolarities+0x30>
      ((HrefPolarity != OV5640_POLARITY_HREF_LOW) && (HrefPolarity != OV5640_POLARITY_HREF_HIGH)) ||
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	2b01      	cmp	r3, #1
 8001fa6:	d105      	bne.n	8001fb4 <OV5640_SetPolarities+0x3c>
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	2b01      	cmp	r3, #1
 8001fac:	d006      	beq.n	8001fbc <OV5640_SetPolarities+0x44>
      ((VsyncPolarity != OV5640_POLARITY_VSYNC_LOW) && (VsyncPolarity != OV5640_POLARITY_VSYNC_HIGH)))
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d003      	beq.n	8001fbc <OV5640_SetPolarities+0x44>
  {
    ret = OV5640_ERROR;
 8001fb4:	f04f 33ff 	mov.w	r3, #4294967295
 8001fb8:	617b      	str	r3, [r7, #20]
 8001fba:	e01e      	b.n	8001ffa <OV5640_SetPolarities+0x82>
  }
  else
  {
    tmp = (uint8_t)(PclkPolarity << 5U) | (HrefPolarity << 1U) | VsyncPolarity;
 8001fbc:	68bb      	ldr	r3, [r7, #8]
 8001fbe:	b2db      	uxtb	r3, r3
 8001fc0:	015b      	lsls	r3, r3, #5
 8001fc2:	b2da      	uxtb	r2, r3
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	b2db      	uxtb	r3, r3
 8001fc8:	005b      	lsls	r3, r3, #1
 8001fca:	b2db      	uxtb	r3, r3
 8001fcc:	4313      	orrs	r3, r2
 8001fce:	b2da      	uxtb	r2, r3
 8001fd0:	683b      	ldr	r3, [r7, #0]
 8001fd2:	b2db      	uxtb	r3, r3
 8001fd4:	4313      	orrs	r3, r2
 8001fd6:	b2db      	uxtb	r3, r3
 8001fd8:	74fb      	strb	r3, [r7, #19]

    if (ov5640_write_reg(&pObj->Ctx, OV5640_POLARITY_CTRL, &tmp, 1) != OV5640_OK)
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	f103 0018 	add.w	r0, r3, #24
 8001fe0:	f107 0213 	add.w	r2, r7, #19
 8001fe4:	2301      	movs	r3, #1
 8001fe6:	f244 7140 	movw	r1, #18240	; 0x4740
 8001fea:	f001 f841 	bl	8003070 <ov5640_write_reg>
 8001fee:	4603      	mov	r3, r0
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d002      	beq.n	8001ffa <OV5640_SetPolarities+0x82>
    {
      ret = OV5640_ERROR;
 8001ff4:	f04f 33ff 	mov.w	r3, #4294967295
 8001ff8:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 8001ffa:	697b      	ldr	r3, [r7, #20]
}
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	3718      	adds	r7, #24
 8002000:	46bd      	mov	sp, r7
 8002002:	bd80      	pop	{r7, pc}

08002004 <OV5640_ReadID>:
  * @param  pObj  pointer to component object
  * @param  Id    pointer to component ID
  * @retval Component status
  */
int32_t OV5640_ReadID(OV5640_Object_t *pObj, uint32_t *Id)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b084      	sub	sp, #16
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
 800200c:	6039      	str	r1, [r7, #0]
  int32_t ret;
  uint8_t tmp;

  /* Initialize I2C */
  pObj->IO.Init();
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	4798      	blx	r3

  /* Prepare the camera to be configured */
  tmp = 0x80;
 8002014:	2380      	movs	r3, #128	; 0x80
 8002016:	72fb      	strb	r3, [r7, #11]
  if (ov5640_write_reg(&pObj->Ctx, OV5640_SYSTEM_CTROL0, &tmp, 1) != OV5640_OK)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	f103 0018 	add.w	r0, r3, #24
 800201e:	f107 020b 	add.w	r2, r7, #11
 8002022:	2301      	movs	r3, #1
 8002024:	f243 0108 	movw	r1, #12296	; 0x3008
 8002028:	f001 f822 	bl	8003070 <ov5640_write_reg>
 800202c:	4603      	mov	r3, r0
 800202e:	2b00      	cmp	r3, #0
 8002030:	d003      	beq.n	800203a <OV5640_ReadID+0x36>
  {
    ret = OV5640_ERROR;
 8002032:	f04f 33ff 	mov.w	r3, #4294967295
 8002036:	60fb      	str	r3, [r7, #12]
 8002038:	e032      	b.n	80020a0 <OV5640_ReadID+0x9c>
  }
  else
  {
    (void)OV5640_Delay(pObj, 500);
 800203a:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800203e:	6878      	ldr	r0, [r7, #4]
 8002040:	f000 ffb3 	bl	8002faa <OV5640_Delay>

    if (ov5640_read_reg(&pObj->Ctx, OV5640_CHIP_ID_HIGH_BYTE, &tmp, 1) != OV5640_OK)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	f103 0018 	add.w	r0, r3, #24
 800204a:	f107 020b 	add.w	r2, r7, #11
 800204e:	2301      	movs	r3, #1
 8002050:	f243 010a 	movw	r1, #12298	; 0x300a
 8002054:	f000 fff5 	bl	8003042 <ov5640_read_reg>
 8002058:	4603      	mov	r3, r0
 800205a:	2b00      	cmp	r3, #0
 800205c:	d003      	beq.n	8002066 <OV5640_ReadID+0x62>
    {
      ret = OV5640_ERROR;
 800205e:	f04f 33ff 	mov.w	r3, #4294967295
 8002062:	60fb      	str	r3, [r7, #12]
 8002064:	e01c      	b.n	80020a0 <OV5640_ReadID+0x9c>
    }
    else
    {
      *Id = (uint32_t)tmp << 8U;
 8002066:	7afb      	ldrb	r3, [r7, #11]
 8002068:	021a      	lsls	r2, r3, #8
 800206a:	683b      	ldr	r3, [r7, #0]
 800206c:	601a      	str	r2, [r3, #0]
      if (ov5640_read_reg(&pObj->Ctx, OV5640_CHIP_ID_LOW_BYTE, &tmp, 1) != OV5640_OK)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	f103 0018 	add.w	r0, r3, #24
 8002074:	f107 020b 	add.w	r2, r7, #11
 8002078:	2301      	movs	r3, #1
 800207a:	f243 010b 	movw	r1, #12299	; 0x300b
 800207e:	f000 ffe0 	bl	8003042 <ov5640_read_reg>
 8002082:	4603      	mov	r3, r0
 8002084:	2b00      	cmp	r3, #0
 8002086:	d003      	beq.n	8002090 <OV5640_ReadID+0x8c>
      {
        ret = OV5640_ERROR;
 8002088:	f04f 33ff 	mov.w	r3, #4294967295
 800208c:	60fb      	str	r3, [r7, #12]
 800208e:	e007      	b.n	80020a0 <OV5640_ReadID+0x9c>
      }
      else
      {
        *Id |= tmp;
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	7afa      	ldrb	r2, [r7, #11]
 8002096:	431a      	orrs	r2, r3
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	601a      	str	r2, [r3, #0]
        ret = OV5640_OK;
 800209c:	2300      	movs	r3, #0
 800209e:	60fb      	str	r3, [r7, #12]
      }
    }
  }

  /* Component status */
  return ret;
 80020a0:	68fb      	ldr	r3, [r7, #12]
}
 80020a2:	4618      	mov	r0, r3
 80020a4:	3710      	adds	r7, #16
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bd80      	pop	{r7, pc}

080020aa <OV5640_GetCapabilities>:
  * @param  pObj          pointer to component object
  * @param  Capabilities  pointer to component Capabilities
  * @retval Component status
  */
int32_t OV5640_GetCapabilities(OV5640_Object_t *pObj, OV5640_Capabilities_t *Capabilities)
{
 80020aa:	b480      	push	{r7}
 80020ac:	b085      	sub	sp, #20
 80020ae:	af00      	add	r7, sp, #0
 80020b0:	6078      	str	r0, [r7, #4]
 80020b2:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if (pObj == NULL)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d103      	bne.n	80020c2 <OV5640_GetCapabilities+0x18>
  {
    ret = OV5640_ERROR;
 80020ba:	f04f 33ff 	mov.w	r3, #4294967295
 80020be:	60fb      	str	r3, [r7, #12]
 80020c0:	e01f      	b.n	8002102 <OV5640_GetCapabilities+0x58>
  }
  else
  {
    Capabilities->Config_Brightness    = 1;
 80020c2:	683b      	ldr	r3, [r7, #0]
 80020c4:	2201      	movs	r2, #1
 80020c6:	60da      	str	r2, [r3, #12]
    Capabilities->Config_Contrast      = 1;
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	2201      	movs	r2, #1
 80020cc:	615a      	str	r2, [r3, #20]
    Capabilities->Config_HueDegree     = 1;
 80020ce:	683b      	ldr	r3, [r7, #0]
 80020d0:	2201      	movs	r2, #1
 80020d2:	619a      	str	r2, [r3, #24]
    Capabilities->Config_LightMode     = 1;
 80020d4:	683b      	ldr	r3, [r7, #0]
 80020d6:	2201      	movs	r2, #1
 80020d8:	605a      	str	r2, [r3, #4]
    Capabilities->Config_MirrorFlip    = 1;
 80020da:	683b      	ldr	r3, [r7, #0]
 80020dc:	2201      	movs	r2, #1
 80020de:	61da      	str	r2, [r3, #28]
    Capabilities->Config_NightMode     = 1;
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	2201      	movs	r2, #1
 80020e4:	625a      	str	r2, [r3, #36]	; 0x24
    Capabilities->Config_Resolution    = 1;
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	2201      	movs	r2, #1
 80020ea:	601a      	str	r2, [r3, #0]
    Capabilities->Config_Saturation    = 1;
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	2201      	movs	r2, #1
 80020f0:	611a      	str	r2, [r3, #16]
    Capabilities->Config_SpecialEffect = 1;
 80020f2:	683b      	ldr	r3, [r7, #0]
 80020f4:	2201      	movs	r2, #1
 80020f6:	609a      	str	r2, [r3, #8]
    Capabilities->Config_Zoom          = 1;
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	2201      	movs	r2, #1
 80020fc:	621a      	str	r2, [r3, #32]

    ret = OV5640_OK;
 80020fe:	2300      	movs	r3, #0
 8002100:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8002102:	68fb      	ldr	r3, [r7, #12]
}
 8002104:	4618      	mov	r0, r3
 8002106:	3714      	adds	r7, #20
 8002108:	46bd      	mov	sp, r7
 800210a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210e:	4770      	bx	lr

08002110 <OV5640_SetLightMode>:
  * @param  pObj  pointer to component object
  * @param  Effect  Effect to be configured
  * @retval Component status
  */
int32_t OV5640_SetLightMode(OV5640_Object_t *pObj, uint32_t LightMode)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b086      	sub	sp, #24
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
 8002118:	6039      	str	r1, [r7, #0]
    {OV5640_AWB_G_GAIN_LSB, 0x00},
    {OV5640_AWB_B_GAIN_MSB, 0x04},
    {OV5640_AWB_B_GAIN_LSB, 0xF3},
  };

  tmp = 0x00;
 800211a:	2300      	movs	r3, #0
 800211c:	73fb      	strb	r3, [r7, #15]
  ret = ov5640_write_reg(&pObj->Ctx, OV5640_AWB_MANUAL_CONTROL, &tmp, 1);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	f103 0018 	add.w	r0, r3, #24
 8002124:	f107 020f 	add.w	r2, r7, #15
 8002128:	2301      	movs	r3, #1
 800212a:	f243 4106 	movw	r1, #13318	; 0x3406
 800212e:	f000 ff9f 	bl	8003070 <ov5640_write_reg>
 8002132:	6178      	str	r0, [r7, #20]
  if (ret == OV5640_OK)
 8002134:	697b      	ldr	r3, [r7, #20]
 8002136:	2b00      	cmp	r3, #0
 8002138:	d10c      	bne.n	8002154 <OV5640_SetLightMode+0x44>
  {
    tmp = 0x46;
 800213a:	2346      	movs	r3, #70	; 0x46
 800213c:	73fb      	strb	r3, [r7, #15]
    ret = ov5640_write_reg(&pObj->Ctx, OV5640_AWB_CTRL16, &tmp, 1);
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	f103 0018 	add.w	r0, r3, #24
 8002144:	f107 020f 	add.w	r2, r7, #15
 8002148:	2301      	movs	r3, #1
 800214a:	f245 1190 	movw	r1, #20880	; 0x5190
 800214e:	f000 ff8f 	bl	8003070 <ov5640_write_reg>
 8002152:	6178      	str	r0, [r7, #20]
  }

  if (ret == OV5640_OK)
 8002154:	697b      	ldr	r3, [r7, #20]
 8002156:	2b00      	cmp	r3, #0
 8002158:	d10c      	bne.n	8002174 <OV5640_SetLightMode+0x64>
  {
    tmp = 0xF8;
 800215a:	23f8      	movs	r3, #248	; 0xf8
 800215c:	73fb      	strb	r3, [r7, #15]
    ret = ov5640_write_reg(&pObj->Ctx, OV5640_AWB_CTRL17, &tmp, 1);
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	f103 0018 	add.w	r0, r3, #24
 8002164:	f107 020f 	add.w	r2, r7, #15
 8002168:	2301      	movs	r3, #1
 800216a:	f245 1191 	movw	r1, #20881	; 0x5191
 800216e:	f000 ff7f 	bl	8003070 <ov5640_write_reg>
 8002172:	6178      	str	r0, [r7, #20]
  }

  if (ret == OV5640_OK)
 8002174:	697b      	ldr	r3, [r7, #20]
 8002176:	2b00      	cmp	r3, #0
 8002178:	d10c      	bne.n	8002194 <OV5640_SetLightMode+0x84>
  {
    tmp = 0x04;
 800217a:	2304      	movs	r3, #4
 800217c:	73fb      	strb	r3, [r7, #15]
    ret = ov5640_write_reg(&pObj->Ctx, OV5640_AWB_CTRL18, &tmp, 1);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	f103 0018 	add.w	r0, r3, #24
 8002184:	f107 020f 	add.w	r2, r7, #15
 8002188:	2301      	movs	r3, #1
 800218a:	f245 1192 	movw	r1, #20882	; 0x5192
 800218e:	f000 ff6f 	bl	8003070 <ov5640_write_reg>
 8002192:	6178      	str	r0, [r7, #20]
  }

  if (ret == OV5640_OK)
 8002194:	697b      	ldr	r3, [r7, #20]
 8002196:	2b00      	cmp	r3, #0
 8002198:	f040 80db 	bne.w	8002352 <OV5640_SetLightMode+0x242>
  {
    switch (LightMode)
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	3b01      	subs	r3, #1
 80021a0:	2b07      	cmp	r3, #7
 80021a2:	f200 80af 	bhi.w	8002304 <OV5640_SetLightMode+0x1f4>
 80021a6:	a201      	add	r2, pc, #4	; (adr r2, 80021ac <OV5640_SetLightMode+0x9c>)
 80021a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021ac:	080021cd 	.word	0x080021cd
 80021b0:	0800221b 	.word	0x0800221b
 80021b4:	08002305 	.word	0x08002305
 80021b8:	080022b7 	.word	0x080022b7
 80021bc:	08002305 	.word	0x08002305
 80021c0:	08002305 	.word	0x08002305
 80021c4:	08002305 	.word	0x08002305
 80021c8:	08002269 	.word	0x08002269
    {
      case OV5640_LIGHT_SUNNY:
        for (index = 0; index < (sizeof(OV5640_LightModeSunny) / 4U) ; index++)
 80021cc:	2300      	movs	r3, #0
 80021ce:	613b      	str	r3, [r7, #16]
 80021d0:	e01f      	b.n	8002212 <OV5640_SetLightMode+0x102>
        {
          if (ret != OV5640_ERROR)
 80021d2:	697b      	ldr	r3, [r7, #20]
 80021d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021d8:	d018      	beq.n	800220c <OV5640_SetLightMode+0xfc>
          {
            tmp = (uint8_t)OV5640_LightModeSunny[index][1];
 80021da:	4a61      	ldr	r2, [pc, #388]	; (8002360 <OV5640_SetLightMode+0x250>)
 80021dc:	693b      	ldr	r3, [r7, #16]
 80021de:	009b      	lsls	r3, r3, #2
 80021e0:	4413      	add	r3, r2
 80021e2:	885b      	ldrh	r3, [r3, #2]
 80021e4:	b2db      	uxtb	r3, r3
 80021e6:	73fb      	strb	r3, [r7, #15]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_LightModeSunny[index][0], &tmp, 1) != OV5640_OK)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	f103 0018 	add.w	r0, r3, #24
 80021ee:	4a5c      	ldr	r2, [pc, #368]	; (8002360 <OV5640_SetLightMode+0x250>)
 80021f0:	693b      	ldr	r3, [r7, #16]
 80021f2:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 80021f6:	f107 020f 	add.w	r2, r7, #15
 80021fa:	2301      	movs	r3, #1
 80021fc:	f000 ff38 	bl	8003070 <ov5640_write_reg>
 8002200:	4603      	mov	r3, r0
 8002202:	2b00      	cmp	r3, #0
 8002204:	d002      	beq.n	800220c <OV5640_SetLightMode+0xfc>
            {
              ret = OV5640_ERROR;
 8002206:	f04f 33ff 	mov.w	r3, #4294967295
 800220a:	617b      	str	r3, [r7, #20]
        for (index = 0; index < (sizeof(OV5640_LightModeSunny) / 4U) ; index++)
 800220c:	693b      	ldr	r3, [r7, #16]
 800220e:	3301      	adds	r3, #1
 8002210:	613b      	str	r3, [r7, #16]
 8002212:	693b      	ldr	r3, [r7, #16]
 8002214:	2b06      	cmp	r3, #6
 8002216:	d9dc      	bls.n	80021d2 <OV5640_SetLightMode+0xc2>
            }
          }
        }
        break;
 8002218:	e09c      	b.n	8002354 <OV5640_SetLightMode+0x244>
      case OV5640_LIGHT_OFFICE:
        for (index = 0; index < (sizeof(OV5640_LightModeOffice) / 4U) ; index++)
 800221a:	2300      	movs	r3, #0
 800221c:	613b      	str	r3, [r7, #16]
 800221e:	e01f      	b.n	8002260 <OV5640_SetLightMode+0x150>
        {
          if (ret != OV5640_ERROR)
 8002220:	697b      	ldr	r3, [r7, #20]
 8002222:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002226:	d018      	beq.n	800225a <OV5640_SetLightMode+0x14a>
          {
            tmp = (uint8_t)OV5640_LightModeOffice[index][1];
 8002228:	4a4e      	ldr	r2, [pc, #312]	; (8002364 <OV5640_SetLightMode+0x254>)
 800222a:	693b      	ldr	r3, [r7, #16]
 800222c:	009b      	lsls	r3, r3, #2
 800222e:	4413      	add	r3, r2
 8002230:	885b      	ldrh	r3, [r3, #2]
 8002232:	b2db      	uxtb	r3, r3
 8002234:	73fb      	strb	r3, [r7, #15]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_LightModeOffice[index][0], &tmp, 1) != OV5640_OK)
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	f103 0018 	add.w	r0, r3, #24
 800223c:	4a49      	ldr	r2, [pc, #292]	; (8002364 <OV5640_SetLightMode+0x254>)
 800223e:	693b      	ldr	r3, [r7, #16]
 8002240:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 8002244:	f107 020f 	add.w	r2, r7, #15
 8002248:	2301      	movs	r3, #1
 800224a:	f000 ff11 	bl	8003070 <ov5640_write_reg>
 800224e:	4603      	mov	r3, r0
 8002250:	2b00      	cmp	r3, #0
 8002252:	d002      	beq.n	800225a <OV5640_SetLightMode+0x14a>
            {
              ret = OV5640_ERROR;
 8002254:	f04f 33ff 	mov.w	r3, #4294967295
 8002258:	617b      	str	r3, [r7, #20]
        for (index = 0; index < (sizeof(OV5640_LightModeOffice) / 4U) ; index++)
 800225a:	693b      	ldr	r3, [r7, #16]
 800225c:	3301      	adds	r3, #1
 800225e:	613b      	str	r3, [r7, #16]
 8002260:	693b      	ldr	r3, [r7, #16]
 8002262:	2b06      	cmp	r3, #6
 8002264:	d9dc      	bls.n	8002220 <OV5640_SetLightMode+0x110>
            }
          }
        }
        break;
 8002266:	e075      	b.n	8002354 <OV5640_SetLightMode+0x244>
      case OV5640_LIGHT_CLOUDY:
        for (index = 0; index < (sizeof(OV5640_LightModeCloudy) / 4U) ; index++)
 8002268:	2300      	movs	r3, #0
 800226a:	613b      	str	r3, [r7, #16]
 800226c:	e01f      	b.n	80022ae <OV5640_SetLightMode+0x19e>
        {
          if (ret != OV5640_ERROR)
 800226e:	697b      	ldr	r3, [r7, #20]
 8002270:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002274:	d018      	beq.n	80022a8 <OV5640_SetLightMode+0x198>
          {
            tmp = (uint8_t)OV5640_LightModeCloudy[index][1];
 8002276:	4a3c      	ldr	r2, [pc, #240]	; (8002368 <OV5640_SetLightMode+0x258>)
 8002278:	693b      	ldr	r3, [r7, #16]
 800227a:	009b      	lsls	r3, r3, #2
 800227c:	4413      	add	r3, r2
 800227e:	885b      	ldrh	r3, [r3, #2]
 8002280:	b2db      	uxtb	r3, r3
 8002282:	73fb      	strb	r3, [r7, #15]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_LightModeCloudy[index][0], &tmp, 1) != OV5640_OK)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	f103 0018 	add.w	r0, r3, #24
 800228a:	4a37      	ldr	r2, [pc, #220]	; (8002368 <OV5640_SetLightMode+0x258>)
 800228c:	693b      	ldr	r3, [r7, #16]
 800228e:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 8002292:	f107 020f 	add.w	r2, r7, #15
 8002296:	2301      	movs	r3, #1
 8002298:	f000 feea 	bl	8003070 <ov5640_write_reg>
 800229c:	4603      	mov	r3, r0
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d002      	beq.n	80022a8 <OV5640_SetLightMode+0x198>
            {
              ret = OV5640_ERROR;
 80022a2:	f04f 33ff 	mov.w	r3, #4294967295
 80022a6:	617b      	str	r3, [r7, #20]
        for (index = 0; index < (sizeof(OV5640_LightModeCloudy) / 4U) ; index++)
 80022a8:	693b      	ldr	r3, [r7, #16]
 80022aa:	3301      	adds	r3, #1
 80022ac:	613b      	str	r3, [r7, #16]
 80022ae:	693b      	ldr	r3, [r7, #16]
 80022b0:	2b06      	cmp	r3, #6
 80022b2:	d9dc      	bls.n	800226e <OV5640_SetLightMode+0x15e>
            }
          }
        }
        break;
 80022b4:	e04e      	b.n	8002354 <OV5640_SetLightMode+0x244>
      case OV5640_LIGHT_HOME:
        for (index = 0; index < (sizeof(OV5640_LightModeHome) / 4U) ; index++)
 80022b6:	2300      	movs	r3, #0
 80022b8:	613b      	str	r3, [r7, #16]
 80022ba:	e01f      	b.n	80022fc <OV5640_SetLightMode+0x1ec>
        {
          if (ret != OV5640_ERROR)
 80022bc:	697b      	ldr	r3, [r7, #20]
 80022be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022c2:	d018      	beq.n	80022f6 <OV5640_SetLightMode+0x1e6>
          {
            tmp = (uint8_t)OV5640_LightModeHome[index][1];
 80022c4:	4a29      	ldr	r2, [pc, #164]	; (800236c <OV5640_SetLightMode+0x25c>)
 80022c6:	693b      	ldr	r3, [r7, #16]
 80022c8:	009b      	lsls	r3, r3, #2
 80022ca:	4413      	add	r3, r2
 80022cc:	885b      	ldrh	r3, [r3, #2]
 80022ce:	b2db      	uxtb	r3, r3
 80022d0:	73fb      	strb	r3, [r7, #15]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_LightModeHome[index][0], &tmp, 1) != OV5640_OK)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	f103 0018 	add.w	r0, r3, #24
 80022d8:	4a24      	ldr	r2, [pc, #144]	; (800236c <OV5640_SetLightMode+0x25c>)
 80022da:	693b      	ldr	r3, [r7, #16]
 80022dc:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 80022e0:	f107 020f 	add.w	r2, r7, #15
 80022e4:	2301      	movs	r3, #1
 80022e6:	f000 fec3 	bl	8003070 <ov5640_write_reg>
 80022ea:	4603      	mov	r3, r0
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d002      	beq.n	80022f6 <OV5640_SetLightMode+0x1e6>
            {
              ret = OV5640_ERROR;
 80022f0:	f04f 33ff 	mov.w	r3, #4294967295
 80022f4:	617b      	str	r3, [r7, #20]
        for (index = 0; index < (sizeof(OV5640_LightModeHome) / 4U) ; index++)
 80022f6:	693b      	ldr	r3, [r7, #16]
 80022f8:	3301      	adds	r3, #1
 80022fa:	613b      	str	r3, [r7, #16]
 80022fc:	693b      	ldr	r3, [r7, #16]
 80022fe:	2b06      	cmp	r3, #6
 8002300:	d9dc      	bls.n	80022bc <OV5640_SetLightMode+0x1ac>
            }
          }
        }
        break;
 8002302:	e027      	b.n	8002354 <OV5640_SetLightMode+0x244>
      case OV5640_LIGHT_AUTO:
      default :
        for (index = 0; index < (sizeof(OV5640_LightModeAuto) / 4U) ; index++)
 8002304:	2300      	movs	r3, #0
 8002306:	613b      	str	r3, [r7, #16]
 8002308:	e01f      	b.n	800234a <OV5640_SetLightMode+0x23a>
        {
          if (ret != OV5640_ERROR)
 800230a:	697b      	ldr	r3, [r7, #20]
 800230c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002310:	d018      	beq.n	8002344 <OV5640_SetLightMode+0x234>
          {
            tmp = (uint8_t)OV5640_LightModeAuto[index][1];
 8002312:	4a17      	ldr	r2, [pc, #92]	; (8002370 <OV5640_SetLightMode+0x260>)
 8002314:	693b      	ldr	r3, [r7, #16]
 8002316:	009b      	lsls	r3, r3, #2
 8002318:	4413      	add	r3, r2
 800231a:	885b      	ldrh	r3, [r3, #2]
 800231c:	b2db      	uxtb	r3, r3
 800231e:	73fb      	strb	r3, [r7, #15]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_LightModeAuto[index][0], &tmp, 1) != OV5640_OK)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	f103 0018 	add.w	r0, r3, #24
 8002326:	4a12      	ldr	r2, [pc, #72]	; (8002370 <OV5640_SetLightMode+0x260>)
 8002328:	693b      	ldr	r3, [r7, #16]
 800232a:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 800232e:	f107 020f 	add.w	r2, r7, #15
 8002332:	2301      	movs	r3, #1
 8002334:	f000 fe9c 	bl	8003070 <ov5640_write_reg>
 8002338:	4603      	mov	r3, r0
 800233a:	2b00      	cmp	r3, #0
 800233c:	d002      	beq.n	8002344 <OV5640_SetLightMode+0x234>
            {
              ret = OV5640_ERROR;
 800233e:	f04f 33ff 	mov.w	r3, #4294967295
 8002342:	617b      	str	r3, [r7, #20]
        for (index = 0; index < (sizeof(OV5640_LightModeAuto) / 4U) ; index++)
 8002344:	693b      	ldr	r3, [r7, #16]
 8002346:	3301      	adds	r3, #1
 8002348:	613b      	str	r3, [r7, #16]
 800234a:	693b      	ldr	r3, [r7, #16]
 800234c:	2b06      	cmp	r3, #6
 800234e:	d9dc      	bls.n	800230a <OV5640_SetLightMode+0x1fa>
            }
          }
        }
        break;
 8002350:	e000      	b.n	8002354 <OV5640_SetLightMode+0x244>
    }
  }
 8002352:	bf00      	nop
  return ret;
 8002354:	697b      	ldr	r3, [r7, #20]
}
 8002356:	4618      	mov	r0, r3
 8002358:	3718      	adds	r7, #24
 800235a:	46bd      	mov	sp, r7
 800235c:	bd80      	pop	{r7, pc}
 800235e:	bf00      	nop
 8002360:	08010464 	.word	0x08010464
 8002364:	08010480 	.word	0x08010480
 8002368:	0801049c 	.word	0x0801049c
 800236c:	080104b8 	.word	0x080104b8
 8002370:	080104d4 	.word	0x080104d4

08002374 <OV5640_SetColorEffect>:
  * @param  pObj  pointer to component object
  * @param  Effect  Effect to be configured
  * @retval Component status
  */
int32_t OV5640_SetColorEffect(OV5640_Object_t *pObj, uint32_t Effect)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b084      	sub	sp, #16
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
 800237c:	6039      	str	r1, [r7, #0]
  int32_t ret;
  uint8_t tmp;

  switch (Effect)
 800237e:	683b      	ldr	r3, [r7, #0]
 8002380:	3b01      	subs	r3, #1
 8002382:	2b1f      	cmp	r3, #31
 8002384:	f200 81c0 	bhi.w	8002708 <OV5640_SetColorEffect+0x394>
 8002388:	a201      	add	r2, pc, #4	; (adr r2, 8002390 <OV5640_SetColorEffect+0x1c>)
 800238a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800238e:	bf00      	nop
 8002390:	08002411 	.word	0x08002411
 8002394:	0800249b 	.word	0x0800249b
 8002398:	08002709 	.word	0x08002709
 800239c:	08002525 	.word	0x08002525
 80023a0:	08002709 	.word	0x08002709
 80023a4:	08002709 	.word	0x08002709
 80023a8:	08002709 	.word	0x08002709
 80023ac:	080025af 	.word	0x080025af
 80023b0:	08002709 	.word	0x08002709
 80023b4:	08002709 	.word	0x08002709
 80023b8:	08002709 	.word	0x08002709
 80023bc:	08002709 	.word	0x08002709
 80023c0:	08002709 	.word	0x08002709
 80023c4:	08002709 	.word	0x08002709
 80023c8:	08002709 	.word	0x08002709
 80023cc:	08002639 	.word	0x08002639
 80023d0:	08002709 	.word	0x08002709
 80023d4:	08002709 	.word	0x08002709
 80023d8:	08002709 	.word	0x08002709
 80023dc:	08002709 	.word	0x08002709
 80023e0:	08002709 	.word	0x08002709
 80023e4:	08002709 	.word	0x08002709
 80023e8:	08002709 	.word	0x08002709
 80023ec:	08002709 	.word	0x08002709
 80023f0:	08002709 	.word	0x08002709
 80023f4:	08002709 	.word	0x08002709
 80023f8:	08002709 	.word	0x08002709
 80023fc:	08002709 	.word	0x08002709
 8002400:	08002709 	.word	0x08002709
 8002404:	08002709 	.word	0x08002709
 8002408:	08002709 	.word	0x08002709
 800240c:	080026c1 	.word	0x080026c1
  {
    case OV5640_COLOR_EFFECT_BLUE:
      tmp = 0xFF;
 8002410:	23ff      	movs	r3, #255	; 0xff
 8002412:	72fb      	strb	r3, [r7, #11]
      ret = ov5640_write_reg(&pObj->Ctx, OV5640_ISP_CONTROL01, &tmp, 1);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	f103 0018 	add.w	r0, r3, #24
 800241a:	f107 020b 	add.w	r2, r7, #11
 800241e:	2301      	movs	r3, #1
 8002420:	f245 0101 	movw	r1, #20481	; 0x5001
 8002424:	f000 fe24 	bl	8003070 <ov5640_write_reg>
 8002428:	60f8      	str	r0, [r7, #12]

      if (ret == OV5640_OK)
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	2b00      	cmp	r3, #0
 800242e:	d10c      	bne.n	800244a <OV5640_SetColorEffect+0xd6>
      {
        tmp = 0x18;
 8002430:	2318      	movs	r3, #24
 8002432:	72fb      	strb	r3, [r7, #11]
        ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL0, &tmp, 1);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	f103 0018 	add.w	r0, r3, #24
 800243a:	f107 020b 	add.w	r2, r7, #11
 800243e:	2301      	movs	r3, #1
 8002440:	f44f 41ab 	mov.w	r1, #21888	; 0x5580
 8002444:	f000 fe14 	bl	8003070 <ov5640_write_reg>
 8002448:	60f8      	str	r0, [r7, #12]
      }
      if (ret == OV5640_OK)
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	2b00      	cmp	r3, #0
 800244e:	d10c      	bne.n	800246a <OV5640_SetColorEffect+0xf6>
      {
        tmp = 0xA0;
 8002450:	23a0      	movs	r3, #160	; 0xa0
 8002452:	72fb      	strb	r3, [r7, #11]
        ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL3, &tmp, 1);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	f103 0018 	add.w	r0, r3, #24
 800245a:	f107 020b 	add.w	r2, r7, #11
 800245e:	2301      	movs	r3, #1
 8002460:	f245 5183 	movw	r1, #21891	; 0x5583
 8002464:	f000 fe04 	bl	8003070 <ov5640_write_reg>
 8002468:	60f8      	str	r0, [r7, #12]
      }
      if (ret == OV5640_OK)
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	2b00      	cmp	r3, #0
 800246e:	d10c      	bne.n	800248a <OV5640_SetColorEffect+0x116>
      {
        tmp = 0x40;
 8002470:	2340      	movs	r3, #64	; 0x40
 8002472:	72fb      	strb	r3, [r7, #11]
        ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL4, &tmp, 1);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	f103 0018 	add.w	r0, r3, #24
 800247a:	f107 020b 	add.w	r2, r7, #11
 800247e:	2301      	movs	r3, #1
 8002480:	f245 5184 	movw	r1, #21892	; 0x5584
 8002484:	f000 fdf4 	bl	8003070 <ov5640_write_reg>
 8002488:	60f8      	str	r0, [r7, #12]
      }

      if (ret != OV5640_OK)
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	2b00      	cmp	r3, #0
 800248e:	f000 815f 	beq.w	8002750 <OV5640_SetColorEffect+0x3dc>
      {
        ret = OV5640_ERROR;
 8002492:	f04f 33ff 	mov.w	r3, #4294967295
 8002496:	60fb      	str	r3, [r7, #12]
      }
      break;
 8002498:	e15a      	b.n	8002750 <OV5640_SetColorEffect+0x3dc>

    case OV5640_COLOR_EFFECT_RED:
      tmp = 0xFF;
 800249a:	23ff      	movs	r3, #255	; 0xff
 800249c:	72fb      	strb	r3, [r7, #11]
      ret = ov5640_write_reg(&pObj->Ctx, OV5640_ISP_CONTROL01, &tmp, 1);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	f103 0018 	add.w	r0, r3, #24
 80024a4:	f107 020b 	add.w	r2, r7, #11
 80024a8:	2301      	movs	r3, #1
 80024aa:	f245 0101 	movw	r1, #20481	; 0x5001
 80024ae:	f000 fddf 	bl	8003070 <ov5640_write_reg>
 80024b2:	60f8      	str	r0, [r7, #12]

      if (ret == OV5640_OK)
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d10c      	bne.n	80024d4 <OV5640_SetColorEffect+0x160>
      {
        tmp = 0x18;
 80024ba:	2318      	movs	r3, #24
 80024bc:	72fb      	strb	r3, [r7, #11]
        ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL0, &tmp, 1);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	f103 0018 	add.w	r0, r3, #24
 80024c4:	f107 020b 	add.w	r2, r7, #11
 80024c8:	2301      	movs	r3, #1
 80024ca:	f44f 41ab 	mov.w	r1, #21888	; 0x5580
 80024ce:	f000 fdcf 	bl	8003070 <ov5640_write_reg>
 80024d2:	60f8      	str	r0, [r7, #12]
      }
      if (ret == OV5640_OK)
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d10c      	bne.n	80024f4 <OV5640_SetColorEffect+0x180>
      {
        tmp = 0x80;
 80024da:	2380      	movs	r3, #128	; 0x80
 80024dc:	72fb      	strb	r3, [r7, #11]
        ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL3, &tmp, 1);
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	f103 0018 	add.w	r0, r3, #24
 80024e4:	f107 020b 	add.w	r2, r7, #11
 80024e8:	2301      	movs	r3, #1
 80024ea:	f245 5183 	movw	r1, #21891	; 0x5583
 80024ee:	f000 fdbf 	bl	8003070 <ov5640_write_reg>
 80024f2:	60f8      	str	r0, [r7, #12]
      }
      if (ret == OV5640_OK)
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d10c      	bne.n	8002514 <OV5640_SetColorEffect+0x1a0>
      {
        tmp = 0xC0;
 80024fa:	23c0      	movs	r3, #192	; 0xc0
 80024fc:	72fb      	strb	r3, [r7, #11]
        ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL4, &tmp, 1);
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	f103 0018 	add.w	r0, r3, #24
 8002504:	f107 020b 	add.w	r2, r7, #11
 8002508:	2301      	movs	r3, #1
 800250a:	f245 5184 	movw	r1, #21892	; 0x5584
 800250e:	f000 fdaf 	bl	8003070 <ov5640_write_reg>
 8002512:	60f8      	str	r0, [r7, #12]
      }

      if (ret != OV5640_OK)
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	2b00      	cmp	r3, #0
 8002518:	f000 811c 	beq.w	8002754 <OV5640_SetColorEffect+0x3e0>
      {
        ret = OV5640_ERROR;
 800251c:	f04f 33ff 	mov.w	r3, #4294967295
 8002520:	60fb      	str	r3, [r7, #12]
      }
      break;
 8002522:	e117      	b.n	8002754 <OV5640_SetColorEffect+0x3e0>

    case OV5640_COLOR_EFFECT_GREEN:
      tmp = 0xFF;
 8002524:	23ff      	movs	r3, #255	; 0xff
 8002526:	72fb      	strb	r3, [r7, #11]
      ret = ov5640_write_reg(&pObj->Ctx, OV5640_ISP_CONTROL01, &tmp, 1);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	f103 0018 	add.w	r0, r3, #24
 800252e:	f107 020b 	add.w	r2, r7, #11
 8002532:	2301      	movs	r3, #1
 8002534:	f245 0101 	movw	r1, #20481	; 0x5001
 8002538:	f000 fd9a 	bl	8003070 <ov5640_write_reg>
 800253c:	60f8      	str	r0, [r7, #12]

      if (ret == OV5640_OK)
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	2b00      	cmp	r3, #0
 8002542:	d10c      	bne.n	800255e <OV5640_SetColorEffect+0x1ea>
      {
        tmp = 0x18;
 8002544:	2318      	movs	r3, #24
 8002546:	72fb      	strb	r3, [r7, #11]
        ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL0, &tmp, 1);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	f103 0018 	add.w	r0, r3, #24
 800254e:	f107 020b 	add.w	r2, r7, #11
 8002552:	2301      	movs	r3, #1
 8002554:	f44f 41ab 	mov.w	r1, #21888	; 0x5580
 8002558:	f000 fd8a 	bl	8003070 <ov5640_write_reg>
 800255c:	60f8      	str	r0, [r7, #12]
      }
      if (ret == OV5640_OK)
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	2b00      	cmp	r3, #0
 8002562:	d10c      	bne.n	800257e <OV5640_SetColorEffect+0x20a>
      {
        tmp = 0x60;
 8002564:	2360      	movs	r3, #96	; 0x60
 8002566:	72fb      	strb	r3, [r7, #11]
        ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL3, &tmp, 1);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	f103 0018 	add.w	r0, r3, #24
 800256e:	f107 020b 	add.w	r2, r7, #11
 8002572:	2301      	movs	r3, #1
 8002574:	f245 5183 	movw	r1, #21891	; 0x5583
 8002578:	f000 fd7a 	bl	8003070 <ov5640_write_reg>
 800257c:	60f8      	str	r0, [r7, #12]
      }
      if (ret == OV5640_OK)
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	2b00      	cmp	r3, #0
 8002582:	d10c      	bne.n	800259e <OV5640_SetColorEffect+0x22a>
      {
        tmp = 0x60;
 8002584:	2360      	movs	r3, #96	; 0x60
 8002586:	72fb      	strb	r3, [r7, #11]
        ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL4, &tmp, 1);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	f103 0018 	add.w	r0, r3, #24
 800258e:	f107 020b 	add.w	r2, r7, #11
 8002592:	2301      	movs	r3, #1
 8002594:	f245 5184 	movw	r1, #21892	; 0x5584
 8002598:	f000 fd6a 	bl	8003070 <ov5640_write_reg>
 800259c:	60f8      	str	r0, [r7, #12]
      }

      if (ret != OV5640_OK)
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	f000 80d9 	beq.w	8002758 <OV5640_SetColorEffect+0x3e4>
      {
        ret = OV5640_ERROR;
 80025a6:	f04f 33ff 	mov.w	r3, #4294967295
 80025aa:	60fb      	str	r3, [r7, #12]
      }
      break;
 80025ac:	e0d4      	b.n	8002758 <OV5640_SetColorEffect+0x3e4>

    case OV5640_COLOR_EFFECT_BW:
      tmp = 0xFF;
 80025ae:	23ff      	movs	r3, #255	; 0xff
 80025b0:	72fb      	strb	r3, [r7, #11]
      ret = ov5640_write_reg(&pObj->Ctx, OV5640_ISP_CONTROL01, &tmp, 1);
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	f103 0018 	add.w	r0, r3, #24
 80025b8:	f107 020b 	add.w	r2, r7, #11
 80025bc:	2301      	movs	r3, #1
 80025be:	f245 0101 	movw	r1, #20481	; 0x5001
 80025c2:	f000 fd55 	bl	8003070 <ov5640_write_reg>
 80025c6:	60f8      	str	r0, [r7, #12]

      if (ret == OV5640_OK)
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d10c      	bne.n	80025e8 <OV5640_SetColorEffect+0x274>
      {
        tmp = 0x18;
 80025ce:	2318      	movs	r3, #24
 80025d0:	72fb      	strb	r3, [r7, #11]
        ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL0, &tmp, 1);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	f103 0018 	add.w	r0, r3, #24
 80025d8:	f107 020b 	add.w	r2, r7, #11
 80025dc:	2301      	movs	r3, #1
 80025de:	f44f 41ab 	mov.w	r1, #21888	; 0x5580
 80025e2:	f000 fd45 	bl	8003070 <ov5640_write_reg>
 80025e6:	60f8      	str	r0, [r7, #12]
      }
      if (ret == OV5640_OK)
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d10c      	bne.n	8002608 <OV5640_SetColorEffect+0x294>
      {
        tmp = 0x80;
 80025ee:	2380      	movs	r3, #128	; 0x80
 80025f0:	72fb      	strb	r3, [r7, #11]
        ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL3, &tmp, 1);
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	f103 0018 	add.w	r0, r3, #24
 80025f8:	f107 020b 	add.w	r2, r7, #11
 80025fc:	2301      	movs	r3, #1
 80025fe:	f245 5183 	movw	r1, #21891	; 0x5583
 8002602:	f000 fd35 	bl	8003070 <ov5640_write_reg>
 8002606:	60f8      	str	r0, [r7, #12]
      }
      if (ret == OV5640_OK)
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	2b00      	cmp	r3, #0
 800260c:	d10c      	bne.n	8002628 <OV5640_SetColorEffect+0x2b4>
      {
        tmp = 0x80;
 800260e:	2380      	movs	r3, #128	; 0x80
 8002610:	72fb      	strb	r3, [r7, #11]
        ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL4, &tmp, 1);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	f103 0018 	add.w	r0, r3, #24
 8002618:	f107 020b 	add.w	r2, r7, #11
 800261c:	2301      	movs	r3, #1
 800261e:	f245 5184 	movw	r1, #21892	; 0x5584
 8002622:	f000 fd25 	bl	8003070 <ov5640_write_reg>
 8002626:	60f8      	str	r0, [r7, #12]
      }

      if (ret != OV5640_OK)
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	2b00      	cmp	r3, #0
 800262c:	f000 8096 	beq.w	800275c <OV5640_SetColorEffect+0x3e8>
      {
        ret = OV5640_ERROR;
 8002630:	f04f 33ff 	mov.w	r3, #4294967295
 8002634:	60fb      	str	r3, [r7, #12]
      }
      break;
 8002636:	e091      	b.n	800275c <OV5640_SetColorEffect+0x3e8>

    case OV5640_COLOR_EFFECT_SEPIA:
      tmp = 0xFF;
 8002638:	23ff      	movs	r3, #255	; 0xff
 800263a:	72fb      	strb	r3, [r7, #11]
      ret = ov5640_write_reg(&pObj->Ctx, OV5640_ISP_CONTROL01, &tmp, 1);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	f103 0018 	add.w	r0, r3, #24
 8002642:	f107 020b 	add.w	r2, r7, #11
 8002646:	2301      	movs	r3, #1
 8002648:	f245 0101 	movw	r1, #20481	; 0x5001
 800264c:	f000 fd10 	bl	8003070 <ov5640_write_reg>
 8002650:	60f8      	str	r0, [r7, #12]

      if (ret == OV5640_OK)
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	2b00      	cmp	r3, #0
 8002656:	d10c      	bne.n	8002672 <OV5640_SetColorEffect+0x2fe>
      {
        tmp = 0x18;
 8002658:	2318      	movs	r3, #24
 800265a:	72fb      	strb	r3, [r7, #11]
        ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL0, &tmp, 1);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	f103 0018 	add.w	r0, r3, #24
 8002662:	f107 020b 	add.w	r2, r7, #11
 8002666:	2301      	movs	r3, #1
 8002668:	f44f 41ab 	mov.w	r1, #21888	; 0x5580
 800266c:	f000 fd00 	bl	8003070 <ov5640_write_reg>
 8002670:	60f8      	str	r0, [r7, #12]
      }
      if (ret == OV5640_OK)
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	2b00      	cmp	r3, #0
 8002676:	d10c      	bne.n	8002692 <OV5640_SetColorEffect+0x31e>
      {
        tmp = 0x40;
 8002678:	2340      	movs	r3, #64	; 0x40
 800267a:	72fb      	strb	r3, [r7, #11]
        ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL3, &tmp, 1);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	f103 0018 	add.w	r0, r3, #24
 8002682:	f107 020b 	add.w	r2, r7, #11
 8002686:	2301      	movs	r3, #1
 8002688:	f245 5183 	movw	r1, #21891	; 0x5583
 800268c:	f000 fcf0 	bl	8003070 <ov5640_write_reg>
 8002690:	60f8      	str	r0, [r7, #12]
      }
      if (ret == OV5640_OK)
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	2b00      	cmp	r3, #0
 8002696:	d10c      	bne.n	80026b2 <OV5640_SetColorEffect+0x33e>
      {
        tmp = 0xA0;
 8002698:	23a0      	movs	r3, #160	; 0xa0
 800269a:	72fb      	strb	r3, [r7, #11]
        ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL4, &tmp, 1);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	f103 0018 	add.w	r0, r3, #24
 80026a2:	f107 020b 	add.w	r2, r7, #11
 80026a6:	2301      	movs	r3, #1
 80026a8:	f245 5184 	movw	r1, #21892	; 0x5584
 80026ac:	f000 fce0 	bl	8003070 <ov5640_write_reg>
 80026b0:	60f8      	str	r0, [r7, #12]
      }

      if (ret != OV5640_OK)
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d053      	beq.n	8002760 <OV5640_SetColorEffect+0x3ec>
      {
        ret = OV5640_ERROR;
 80026b8:	f04f 33ff 	mov.w	r3, #4294967295
 80026bc:	60fb      	str	r3, [r7, #12]
      }
      break;
 80026be:	e04f      	b.n	8002760 <OV5640_SetColorEffect+0x3ec>

    case OV5640_COLOR_EFFECT_NEGATIVE:
      tmp = 0xFF;
 80026c0:	23ff      	movs	r3, #255	; 0xff
 80026c2:	72fb      	strb	r3, [r7, #11]
      ret = ov5640_write_reg(&pObj->Ctx, OV5640_ISP_CONTROL01, &tmp, 1);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	f103 0018 	add.w	r0, r3, #24
 80026ca:	f107 020b 	add.w	r2, r7, #11
 80026ce:	2301      	movs	r3, #1
 80026d0:	f245 0101 	movw	r1, #20481	; 0x5001
 80026d4:	f000 fccc 	bl	8003070 <ov5640_write_reg>
 80026d8:	60f8      	str	r0, [r7, #12]

      if (ret == OV5640_OK)
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d10c      	bne.n	80026fa <OV5640_SetColorEffect+0x386>
      {
        tmp = 0x40;
 80026e0:	2340      	movs	r3, #64	; 0x40
 80026e2:	72fb      	strb	r3, [r7, #11]
        ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL0, &tmp, 1);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	f103 0018 	add.w	r0, r3, #24
 80026ea:	f107 020b 	add.w	r2, r7, #11
 80026ee:	2301      	movs	r3, #1
 80026f0:	f44f 41ab 	mov.w	r1, #21888	; 0x5580
 80026f4:	f000 fcbc 	bl	8003070 <ov5640_write_reg>
 80026f8:	60f8      	str	r0, [r7, #12]
      }
      if (ret != OV5640_OK)
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d031      	beq.n	8002764 <OV5640_SetColorEffect+0x3f0>
      {
        ret = OV5640_ERROR;
 8002700:	f04f 33ff 	mov.w	r3, #4294967295
 8002704:	60fb      	str	r3, [r7, #12]
      }
      break;
 8002706:	e02d      	b.n	8002764 <OV5640_SetColorEffect+0x3f0>

    case OV5640_COLOR_EFFECT_NONE:
    default :
      tmp = 0x7F;
 8002708:	237f      	movs	r3, #127	; 0x7f
 800270a:	72fb      	strb	r3, [r7, #11]
      ret = ov5640_write_reg(&pObj->Ctx, OV5640_ISP_CONTROL01, &tmp, 1);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	f103 0018 	add.w	r0, r3, #24
 8002712:	f107 020b 	add.w	r2, r7, #11
 8002716:	2301      	movs	r3, #1
 8002718:	f245 0101 	movw	r1, #20481	; 0x5001
 800271c:	f000 fca8 	bl	8003070 <ov5640_write_reg>
 8002720:	60f8      	str	r0, [r7, #12]

      if (ret == OV5640_OK)
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	2b00      	cmp	r3, #0
 8002726:	d10c      	bne.n	8002742 <OV5640_SetColorEffect+0x3ce>
      {
        tmp = 0x00;
 8002728:	2300      	movs	r3, #0
 800272a:	72fb      	strb	r3, [r7, #11]
        ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL0, &tmp, 1);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	f103 0018 	add.w	r0, r3, #24
 8002732:	f107 020b 	add.w	r2, r7, #11
 8002736:	2301      	movs	r3, #1
 8002738:	f44f 41ab 	mov.w	r1, #21888	; 0x5580
 800273c:	f000 fc98 	bl	8003070 <ov5640_write_reg>
 8002740:	60f8      	str	r0, [r7, #12]
      }

      if (ret != OV5640_OK)
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	2b00      	cmp	r3, #0
 8002746:	d00f      	beq.n	8002768 <OV5640_SetColorEffect+0x3f4>
      {
        ret = OV5640_ERROR;
 8002748:	f04f 33ff 	mov.w	r3, #4294967295
 800274c:	60fb      	str	r3, [r7, #12]
      }

      break;
 800274e:	e00b      	b.n	8002768 <OV5640_SetColorEffect+0x3f4>
      break;
 8002750:	bf00      	nop
 8002752:	e00a      	b.n	800276a <OV5640_SetColorEffect+0x3f6>
      break;
 8002754:	bf00      	nop
 8002756:	e008      	b.n	800276a <OV5640_SetColorEffect+0x3f6>
      break;
 8002758:	bf00      	nop
 800275a:	e006      	b.n	800276a <OV5640_SetColorEffect+0x3f6>
      break;
 800275c:	bf00      	nop
 800275e:	e004      	b.n	800276a <OV5640_SetColorEffect+0x3f6>
      break;
 8002760:	bf00      	nop
 8002762:	e002      	b.n	800276a <OV5640_SetColorEffect+0x3f6>
      break;
 8002764:	bf00      	nop
 8002766:	e000      	b.n	800276a <OV5640_SetColorEffect+0x3f6>
      break;
 8002768:	bf00      	nop
  }

  return ret;
 800276a:	68fb      	ldr	r3, [r7, #12]
}
 800276c:	4618      	mov	r0, r3
 800276e:	3710      	adds	r7, #16
 8002770:	46bd      	mov	sp, r7
 8002772:	bd80      	pop	{r7, pc}

08002774 <OV5640_SetBrightness>:
  * @param  pObj  pointer to component object
  * @param  Level Value to be configured
  * @retval Component status
  */
int32_t OV5640_SetBrightness(OV5640_Object_t *pObj, int32_t Level)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b088      	sub	sp, #32
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
 800277c:	6039      	str	r1, [r7, #0]
  int32_t ret;
  const uint8_t brightness_level[] = {0x40U, 0x30U, 0x20U, 0x10U, 0x00U, 0x10U, 0x20U, 0x30U, 0x40U};
 800277e:	4a34      	ldr	r2, [pc, #208]	; (8002850 <OV5640_SetBrightness+0xdc>)
 8002780:	f107 0310 	add.w	r3, r7, #16
 8002784:	ca07      	ldmia	r2, {r0, r1, r2}
 8002786:	c303      	stmia	r3!, {r0, r1}
 8002788:	701a      	strb	r2, [r3, #0]
  uint8_t tmp;

  tmp = 0xFF;
 800278a:	23ff      	movs	r3, #255	; 0xff
 800278c:	73fb      	strb	r3, [r7, #15]
  ret = ov5640_write_reg(&pObj->Ctx, OV5640_ISP_CONTROL01, &tmp, 1);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	f103 0018 	add.w	r0, r3, #24
 8002794:	f107 020f 	add.w	r2, r7, #15
 8002798:	2301      	movs	r3, #1
 800279a:	f245 0101 	movw	r1, #20481	; 0x5001
 800279e:	f000 fc67 	bl	8003070 <ov5640_write_reg>
 80027a2:	61f8      	str	r0, [r7, #28]

  if (ret == OV5640_OK)
 80027a4:	69fb      	ldr	r3, [r7, #28]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d111      	bne.n	80027ce <OV5640_SetBrightness+0x5a>
  {
    tmp = brightness_level[Level + 4];
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	3304      	adds	r3, #4
 80027ae:	3320      	adds	r3, #32
 80027b0:	443b      	add	r3, r7
 80027b2:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80027b6:	73fb      	strb	r3, [r7, #15]
    ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL7, &tmp, 1);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	f103 0018 	add.w	r0, r3, #24
 80027be:	f107 020f 	add.w	r2, r7, #15
 80027c2:	2301      	movs	r3, #1
 80027c4:	f245 5187 	movw	r1, #21895	; 0x5587
 80027c8:	f000 fc52 	bl	8003070 <ov5640_write_reg>
 80027cc:	61f8      	str	r0, [r7, #28]
  }
  if (ret == OV5640_OK)
 80027ce:	69fb      	ldr	r3, [r7, #28]
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d10c      	bne.n	80027ee <OV5640_SetBrightness+0x7a>
  {
    tmp = 0x04;
 80027d4:	2304      	movs	r3, #4
 80027d6:	73fb      	strb	r3, [r7, #15]
    ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL0, &tmp, 1);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	f103 0018 	add.w	r0, r3, #24
 80027de:	f107 020f 	add.w	r2, r7, #15
 80027e2:	2301      	movs	r3, #1
 80027e4:	f44f 41ab 	mov.w	r1, #21888	; 0x5580
 80027e8:	f000 fc42 	bl	8003070 <ov5640_write_reg>
 80027ec:	61f8      	str	r0, [r7, #28]
  }

  if (ret == OV5640_OK)
 80027ee:	69fb      	ldr	r3, [r7, #28]
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d127      	bne.n	8002844 <OV5640_SetBrightness+0xd0>
  {
    if (Level < 0)
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	da12      	bge.n	8002820 <OV5640_SetBrightness+0xac>
    {
      tmp = 0x01;
 80027fa:	2301      	movs	r3, #1
 80027fc:	73fb      	strb	r3, [r7, #15]
      if (ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL8, &tmp, 1) != OV5640_OK)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	f103 0018 	add.w	r0, r3, #24
 8002804:	f107 020f 	add.w	r2, r7, #15
 8002808:	2301      	movs	r3, #1
 800280a:	f245 5188 	movw	r1, #21896	; 0x5588
 800280e:	f000 fc2f 	bl	8003070 <ov5640_write_reg>
 8002812:	4603      	mov	r3, r0
 8002814:	2b00      	cmp	r3, #0
 8002816:	d015      	beq.n	8002844 <OV5640_SetBrightness+0xd0>
      {
        ret = OV5640_ERROR;
 8002818:	f04f 33ff 	mov.w	r3, #4294967295
 800281c:	61fb      	str	r3, [r7, #28]
 800281e:	e011      	b.n	8002844 <OV5640_SetBrightness+0xd0>
      }
    }
    else
    {
      tmp = 0x09;
 8002820:	2309      	movs	r3, #9
 8002822:	73fb      	strb	r3, [r7, #15]
      if (ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL8, &tmp, 1) != OV5640_OK)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	f103 0018 	add.w	r0, r3, #24
 800282a:	f107 020f 	add.w	r2, r7, #15
 800282e:	2301      	movs	r3, #1
 8002830:	f245 5188 	movw	r1, #21896	; 0x5588
 8002834:	f000 fc1c 	bl	8003070 <ov5640_write_reg>
 8002838:	4603      	mov	r3, r0
 800283a:	2b00      	cmp	r3, #0
 800283c:	d002      	beq.n	8002844 <OV5640_SetBrightness+0xd0>
      {
        ret = OV5640_ERROR;
 800283e:	f04f 33ff 	mov.w	r3, #4294967295
 8002842:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ret;
 8002844:	69fb      	ldr	r3, [r7, #28]
}
 8002846:	4618      	mov	r0, r3
 8002848:	3720      	adds	r7, #32
 800284a:	46bd      	mov	sp, r7
 800284c:	bd80      	pop	{r7, pc}
 800284e:	bf00      	nop
 8002850:	0800ffac 	.word	0x0800ffac

08002854 <OV5640_SetSaturation>:
  * @param  pObj  pointer to component object
  * @param  Level Value to be configured
  * @retval Component status
  */
int32_t OV5640_SetSaturation(OV5640_Object_t *pObj, int32_t Level)
{
 8002854:	b580      	push	{r7, lr}
 8002856:	b088      	sub	sp, #32
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
 800285c:	6039      	str	r1, [r7, #0]
  int32_t ret;
  const uint8_t saturation_level[] = {0x00U, 0x10U, 0x20U, 0x30U, 0x80U, 0x70U, 0x60U, 0x50U, 0x40U};
 800285e:	4a30      	ldr	r2, [pc, #192]	; (8002920 <OV5640_SetSaturation+0xcc>)
 8002860:	f107 0310 	add.w	r3, r7, #16
 8002864:	ca07      	ldmia	r2, {r0, r1, r2}
 8002866:	c303      	stmia	r3!, {r0, r1}
 8002868:	701a      	strb	r2, [r3, #0]
  uint8_t tmp;

  tmp = 0xFF;
 800286a:	23ff      	movs	r3, #255	; 0xff
 800286c:	73fb      	strb	r3, [r7, #15]
  ret = ov5640_write_reg(&pObj->Ctx, OV5640_ISP_CONTROL01, &tmp, 1);
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	f103 0018 	add.w	r0, r3, #24
 8002874:	f107 020f 	add.w	r2, r7, #15
 8002878:	2301      	movs	r3, #1
 800287a:	f245 0101 	movw	r1, #20481	; 0x5001
 800287e:	f000 fbf7 	bl	8003070 <ov5640_write_reg>
 8002882:	61f8      	str	r0, [r7, #28]

  if (ret == OV5640_OK)
 8002884:	69fb      	ldr	r3, [r7, #28]
 8002886:	2b00      	cmp	r3, #0
 8002888:	d111      	bne.n	80028ae <OV5640_SetSaturation+0x5a>
  {
    tmp = saturation_level[Level + 4];
 800288a:	683b      	ldr	r3, [r7, #0]
 800288c:	3304      	adds	r3, #4
 800288e:	3320      	adds	r3, #32
 8002890:	443b      	add	r3, r7
 8002892:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8002896:	73fb      	strb	r3, [r7, #15]
    ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL3, &tmp, 1);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	f103 0018 	add.w	r0, r3, #24
 800289e:	f107 020f 	add.w	r2, r7, #15
 80028a2:	2301      	movs	r3, #1
 80028a4:	f245 5183 	movw	r1, #21891	; 0x5583
 80028a8:	f000 fbe2 	bl	8003070 <ov5640_write_reg>
 80028ac:	61f8      	str	r0, [r7, #28]
  }
  if (ret == OV5640_OK)
 80028ae:	69fb      	ldr	r3, [r7, #28]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d10a      	bne.n	80028ca <OV5640_SetSaturation+0x76>
  {
    ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL4, &tmp, 1);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	f103 0018 	add.w	r0, r3, #24
 80028ba:	f107 020f 	add.w	r2, r7, #15
 80028be:	2301      	movs	r3, #1
 80028c0:	f245 5184 	movw	r1, #21892	; 0x5584
 80028c4:	f000 fbd4 	bl	8003070 <ov5640_write_reg>
 80028c8:	61f8      	str	r0, [r7, #28]
  }
  if (ret == OV5640_OK)
 80028ca:	69fb      	ldr	r3, [r7, #28]
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d10c      	bne.n	80028ea <OV5640_SetSaturation+0x96>
  {
    tmp = 0x02;
 80028d0:	2302      	movs	r3, #2
 80028d2:	73fb      	strb	r3, [r7, #15]
    ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL0, &tmp, 1);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	f103 0018 	add.w	r0, r3, #24
 80028da:	f107 020f 	add.w	r2, r7, #15
 80028de:	2301      	movs	r3, #1
 80028e0:	f44f 41ab 	mov.w	r1, #21888	; 0x5580
 80028e4:	f000 fbc4 	bl	8003070 <ov5640_write_reg>
 80028e8:	61f8      	str	r0, [r7, #28]
  }

  if (ret == OV5640_OK)
 80028ea:	69fb      	ldr	r3, [r7, #28]
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d10c      	bne.n	800290a <OV5640_SetSaturation+0xb6>
  {
    tmp = 0x41;
 80028f0:	2341      	movs	r3, #65	; 0x41
 80028f2:	73fb      	strb	r3, [r7, #15]
    ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL8, &tmp, 1);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	f103 0018 	add.w	r0, r3, #24
 80028fa:	f107 020f 	add.w	r2, r7, #15
 80028fe:	2301      	movs	r3, #1
 8002900:	f245 5188 	movw	r1, #21896	; 0x5588
 8002904:	f000 fbb4 	bl	8003070 <ov5640_write_reg>
 8002908:	61f8      	str	r0, [r7, #28]
  }

  if (ret != OV5640_OK)
 800290a:	69fb      	ldr	r3, [r7, #28]
 800290c:	2b00      	cmp	r3, #0
 800290e:	d002      	beq.n	8002916 <OV5640_SetSaturation+0xc2>
  {
    ret = OV5640_ERROR;
 8002910:	f04f 33ff 	mov.w	r3, #4294967295
 8002914:	61fb      	str	r3, [r7, #28]
  }

  return ret;
 8002916:	69fb      	ldr	r3, [r7, #28]
}
 8002918:	4618      	mov	r0, r3
 800291a:	3720      	adds	r7, #32
 800291c:	46bd      	mov	sp, r7
 800291e:	bd80      	pop	{r7, pc}
 8002920:	0800ffb8 	.word	0x0800ffb8

08002924 <OV5640_SetContrast>:
  * @param  pObj  pointer to component object
  * @param  Level Value to be configured
  * @retval Component status
  */
int32_t OV5640_SetContrast(OV5640_Object_t *pObj, int32_t Level)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b088      	sub	sp, #32
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
 800292c:	6039      	str	r1, [r7, #0]
  int32_t ret;
  const uint8_t contrast_level[] = {0x10U, 0x14U, 0x18U, 0x1CU, 0x20U, 0x24U, 0x28U, 0x2CU, 0x30U};
 800292e:	4a30      	ldr	r2, [pc, #192]	; (80029f0 <OV5640_SetContrast+0xcc>)
 8002930:	f107 0310 	add.w	r3, r7, #16
 8002934:	ca07      	ldmia	r2, {r0, r1, r2}
 8002936:	c303      	stmia	r3!, {r0, r1}
 8002938:	701a      	strb	r2, [r3, #0]
  uint8_t tmp;

  tmp = 0xFF;
 800293a:	23ff      	movs	r3, #255	; 0xff
 800293c:	73fb      	strb	r3, [r7, #15]
  ret = ov5640_write_reg(&pObj->Ctx, OV5640_ISP_CONTROL01, &tmp, 1);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	f103 0018 	add.w	r0, r3, #24
 8002944:	f107 020f 	add.w	r2, r7, #15
 8002948:	2301      	movs	r3, #1
 800294a:	f245 0101 	movw	r1, #20481	; 0x5001
 800294e:	f000 fb8f 	bl	8003070 <ov5640_write_reg>
 8002952:	61f8      	str	r0, [r7, #28]

  if (ret == OV5640_OK)
 8002954:	69fb      	ldr	r3, [r7, #28]
 8002956:	2b00      	cmp	r3, #0
 8002958:	d10c      	bne.n	8002974 <OV5640_SetContrast+0x50>
  {
    tmp = 0x04;
 800295a:	2304      	movs	r3, #4
 800295c:	73fb      	strb	r3, [r7, #15]
    ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL0, &tmp, 1);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	f103 0018 	add.w	r0, r3, #24
 8002964:	f107 020f 	add.w	r2, r7, #15
 8002968:	2301      	movs	r3, #1
 800296a:	f44f 41ab 	mov.w	r1, #21888	; 0x5580
 800296e:	f000 fb7f 	bl	8003070 <ov5640_write_reg>
 8002972:	61f8      	str	r0, [r7, #28]
  }
  if (ret == OV5640_OK)
 8002974:	69fb      	ldr	r3, [r7, #28]
 8002976:	2b00      	cmp	r3, #0
 8002978:	d111      	bne.n	800299e <OV5640_SetContrast+0x7a>
  {
    tmp = contrast_level[Level + 4];
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	3304      	adds	r3, #4
 800297e:	3320      	adds	r3, #32
 8002980:	443b      	add	r3, r7
 8002982:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8002986:	73fb      	strb	r3, [r7, #15]
    ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL6, &tmp, 1);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	f103 0018 	add.w	r0, r3, #24
 800298e:	f107 020f 	add.w	r2, r7, #15
 8002992:	2301      	movs	r3, #1
 8002994:	f245 5186 	movw	r1, #21894	; 0x5586
 8002998:	f000 fb6a 	bl	8003070 <ov5640_write_reg>
 800299c:	61f8      	str	r0, [r7, #28]
  }
  if (ret == OV5640_OK)
 800299e:	69fb      	ldr	r3, [r7, #28]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d10a      	bne.n	80029ba <OV5640_SetContrast+0x96>
  {
    ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL5, &tmp, 1);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	f103 0018 	add.w	r0, r3, #24
 80029aa:	f107 020f 	add.w	r2, r7, #15
 80029ae:	2301      	movs	r3, #1
 80029b0:	f245 5185 	movw	r1, #21893	; 0x5585
 80029b4:	f000 fb5c 	bl	8003070 <ov5640_write_reg>
 80029b8:	61f8      	str	r0, [r7, #28]
  }
  if (ret == OV5640_OK)
 80029ba:	69fb      	ldr	r3, [r7, #28]
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d10c      	bne.n	80029da <OV5640_SetContrast+0xb6>
  {
    tmp = 0x41;
 80029c0:	2341      	movs	r3, #65	; 0x41
 80029c2:	73fb      	strb	r3, [r7, #15]
    ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL8, &tmp, 1);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	f103 0018 	add.w	r0, r3, #24
 80029ca:	f107 020f 	add.w	r2, r7, #15
 80029ce:	2301      	movs	r3, #1
 80029d0:	f245 5188 	movw	r1, #21896	; 0x5588
 80029d4:	f000 fb4c 	bl	8003070 <ov5640_write_reg>
 80029d8:	61f8      	str	r0, [r7, #28]
  }

  if (ret != OV5640_OK)
 80029da:	69fb      	ldr	r3, [r7, #28]
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d002      	beq.n	80029e6 <OV5640_SetContrast+0xc2>
  {
    ret = OV5640_ERROR;
 80029e0:	f04f 33ff 	mov.w	r3, #4294967295
 80029e4:	61fb      	str	r3, [r7, #28]
  }

  return ret;
 80029e6:	69fb      	ldr	r3, [r7, #28]
}
 80029e8:	4618      	mov	r0, r3
 80029ea:	3720      	adds	r7, #32
 80029ec:	46bd      	mov	sp, r7
 80029ee:	bd80      	pop	{r7, pc}
 80029f0:	0800ffc4 	.word	0x0800ffc4

080029f4 <OV5640_SetHueDegree>:
  * @param  pObj  pointer to component object
  * @param  Level Value to be configured
  * @retval Component status
  */
int32_t OV5640_SetHueDegree(OV5640_Object_t *pObj, int32_t Degree)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b08e      	sub	sp, #56	; 0x38
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
 80029fc:	6039      	str	r1, [r7, #0]
  int32_t ret;
  const uint8_t hue_degree_ctrl1[] = {0x80U, 0x6FU, 0x40U, 0x00U, 0x40U, 0x6FU, 0x80U, 0x6FU, 0x40U, 0x00U, 0x40U,
 80029fe:	4a3c      	ldr	r2, [pc, #240]	; (8002af0 <OV5640_SetHueDegree+0xfc>)
 8002a00:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002a04:	ca07      	ldmia	r2, {r0, r1, r2}
 8002a06:	e883 0007 	stmia.w	r3, {r0, r1, r2}
                                      0x6FU
                                     };
  const uint8_t hue_degree_ctrl2[] = {0x00U, 0x40U, 0x6FU, 0x80U, 0x6FU, 0x40U, 0x00U, 0x40U, 0x6FU, 0x80U, 0x6FU,
 8002a0a:	4a3a      	ldr	r2, [pc, #232]	; (8002af4 <OV5640_SetHueDegree+0x100>)
 8002a0c:	f107 031c 	add.w	r3, r7, #28
 8002a10:	ca07      	ldmia	r2, {r0, r1, r2}
 8002a12:	e883 0007 	stmia.w	r3, {r0, r1, r2}
                                      0x40U
                                     };
  const uint8_t hue_degree_ctrl8[] = {0x32U, 0x32U, 0x32U, 0x02U, 0x02U, 0x02U, 0x01U, 0x01U, 0x01U, 0x31U, 0x31U,
 8002a16:	4a38      	ldr	r2, [pc, #224]	; (8002af8 <OV5640_SetHueDegree+0x104>)
 8002a18:	f107 0310 	add.w	r3, r7, #16
 8002a1c:	ca07      	ldmia	r2, {r0, r1, r2}
 8002a1e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
                                      0x31U
                                     };
  uint8_t tmp;

  tmp = 0xFF;
 8002a22:	23ff      	movs	r3, #255	; 0xff
 8002a24:	73fb      	strb	r3, [r7, #15]
  ret = ov5640_write_reg(&pObj->Ctx, OV5640_ISP_CONTROL01, &tmp, 1);
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	f103 0018 	add.w	r0, r3, #24
 8002a2c:	f107 020f 	add.w	r2, r7, #15
 8002a30:	2301      	movs	r3, #1
 8002a32:	f245 0101 	movw	r1, #20481	; 0x5001
 8002a36:	f000 fb1b 	bl	8003070 <ov5640_write_reg>
 8002a3a:	6378      	str	r0, [r7, #52]	; 0x34

  if (ret == OV5640_OK)
 8002a3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d10c      	bne.n	8002a5c <OV5640_SetHueDegree+0x68>
  {
    tmp = 0x01;
 8002a42:	2301      	movs	r3, #1
 8002a44:	73fb      	strb	r3, [r7, #15]
    ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL0, &tmp, 1);
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	f103 0018 	add.w	r0, r3, #24
 8002a4c:	f107 020f 	add.w	r2, r7, #15
 8002a50:	2301      	movs	r3, #1
 8002a52:	f44f 41ab 	mov.w	r1, #21888	; 0x5580
 8002a56:	f000 fb0b 	bl	8003070 <ov5640_write_reg>
 8002a5a:	6378      	str	r0, [r7, #52]	; 0x34
  }
  if (ret == OV5640_OK)
 8002a5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d111      	bne.n	8002a86 <OV5640_SetHueDegree+0x92>
  {
    tmp = hue_degree_ctrl1[Degree + 6];
 8002a62:	683b      	ldr	r3, [r7, #0]
 8002a64:	3306      	adds	r3, #6
 8002a66:	3338      	adds	r3, #56	; 0x38
 8002a68:	443b      	add	r3, r7
 8002a6a:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8002a6e:	73fb      	strb	r3, [r7, #15]
    ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL1, &tmp, 1);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	f103 0018 	add.w	r0, r3, #24
 8002a76:	f107 020f 	add.w	r2, r7, #15
 8002a7a:	2301      	movs	r3, #1
 8002a7c:	f245 5181 	movw	r1, #21889	; 0x5581
 8002a80:	f000 faf6 	bl	8003070 <ov5640_write_reg>
 8002a84:	6378      	str	r0, [r7, #52]	; 0x34
  }
  if (ret == OV5640_OK)
 8002a86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d111      	bne.n	8002ab0 <OV5640_SetHueDegree+0xbc>
  {
    tmp = hue_degree_ctrl2[Degree + 6];
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	3306      	adds	r3, #6
 8002a90:	3338      	adds	r3, #56	; 0x38
 8002a92:	443b      	add	r3, r7
 8002a94:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8002a98:	73fb      	strb	r3, [r7, #15]
    ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL2, &tmp, 1);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	f103 0018 	add.w	r0, r3, #24
 8002aa0:	f107 020f 	add.w	r2, r7, #15
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	f245 5182 	movw	r1, #21890	; 0x5582
 8002aaa:	f000 fae1 	bl	8003070 <ov5640_write_reg>
 8002aae:	6378      	str	r0, [r7, #52]	; 0x34
  }
  if (ret == OV5640_OK)
 8002ab0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d111      	bne.n	8002ada <OV5640_SetHueDegree+0xe6>
  {
    tmp = hue_degree_ctrl8[Degree + 6];
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	3306      	adds	r3, #6
 8002aba:	3338      	adds	r3, #56	; 0x38
 8002abc:	443b      	add	r3, r7
 8002abe:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002ac2:	73fb      	strb	r3, [r7, #15]
    ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL8, &tmp, 1);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	f103 0018 	add.w	r0, r3, #24
 8002aca:	f107 020f 	add.w	r2, r7, #15
 8002ace:	2301      	movs	r3, #1
 8002ad0:	f245 5188 	movw	r1, #21896	; 0x5588
 8002ad4:	f000 facc 	bl	8003070 <ov5640_write_reg>
 8002ad8:	6378      	str	r0, [r7, #52]	; 0x34
  }

  if (ret != OV5640_OK)
 8002ada:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d002      	beq.n	8002ae6 <OV5640_SetHueDegree+0xf2>
  {
    ret = OV5640_ERROR;
 8002ae0:	f04f 33ff 	mov.w	r3, #4294967295
 8002ae4:	637b      	str	r3, [r7, #52]	; 0x34
  }

  return ret;
 8002ae6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8002ae8:	4618      	mov	r0, r3
 8002aea:	3738      	adds	r7, #56	; 0x38
 8002aec:	46bd      	mov	sp, r7
 8002aee:	bd80      	pop	{r7, pc}
 8002af0:	0800ffd0 	.word	0x0800ffd0
 8002af4:	0800ffdc 	.word	0x0800ffdc
 8002af8:	0800ffe8 	.word	0x0800ffe8

08002afc <OV5640_MirrorFlipConfig>:
  * @param  pObj  pointer to component object
  * @param  Config To configure mirror, flip, both or none
  * @retval Component status
  */
int32_t OV5640_MirrorFlipConfig(OV5640_Object_t *pObj, uint32_t Config)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b084      	sub	sp, #16
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
 8002b04:	6039      	str	r1, [r7, #0]
  int32_t ret;
  uint8_t tmp3820 = 0;
 8002b06:	2300      	movs	r3, #0
 8002b08:	72fb      	strb	r3, [r7, #11]
  uint8_t tmp3821;

  if (ov5640_read_reg(&pObj->Ctx, OV5640_TIMING_TC_REG20, &tmp3820, 1) != OV5640_OK)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	f103 0018 	add.w	r0, r3, #24
 8002b10:	f107 020b 	add.w	r2, r7, #11
 8002b14:	2301      	movs	r3, #1
 8002b16:	f643 0120 	movw	r1, #14368	; 0x3820
 8002b1a:	f000 fa92 	bl	8003042 <ov5640_read_reg>
 8002b1e:	4603      	mov	r3, r0
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d003      	beq.n	8002b2c <OV5640_MirrorFlipConfig+0x30>
  {
    ret = OV5640_ERROR;
 8002b24:	f04f 33ff 	mov.w	r3, #4294967295
 8002b28:	60fb      	str	r3, [r7, #12]
 8002b2a:	e0cb      	b.n	8002cc4 <OV5640_MirrorFlipConfig+0x1c8>
  }
  else
  {
    tmp3820 &= 0xF9U;
 8002b2c:	7afb      	ldrb	r3, [r7, #11]
 8002b2e:	f023 0306 	bic.w	r3, r3, #6
 8002b32:	b2db      	uxtb	r3, r3
 8002b34:	72fb      	strb	r3, [r7, #11]

    if (ov5640_read_reg(&pObj->Ctx, OV5640_TIMING_TC_REG21, &tmp3821, 1) != OV5640_OK)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	f103 0018 	add.w	r0, r3, #24
 8002b3c:	f107 020a 	add.w	r2, r7, #10
 8002b40:	2301      	movs	r3, #1
 8002b42:	f643 0121 	movw	r1, #14369	; 0x3821
 8002b46:	f000 fa7c 	bl	8003042 <ov5640_read_reg>
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d003      	beq.n	8002b58 <OV5640_MirrorFlipConfig+0x5c>
    {
      ret = OV5640_ERROR;
 8002b50:	f04f 33ff 	mov.w	r3, #4294967295
 8002b54:	60fb      	str	r3, [r7, #12]
 8002b56:	e0b5      	b.n	8002cc4 <OV5640_MirrorFlipConfig+0x1c8>
    }
    else
    {
      ret = OV5640_OK;
 8002b58:	2300      	movs	r3, #0
 8002b5a:	60fb      	str	r3, [r7, #12]
      tmp3821 &= 0xF9U;
 8002b5c:	7abb      	ldrb	r3, [r7, #10]
 8002b5e:	f023 0306 	bic.w	r3, r3, #6
 8002b62:	b2db      	uxtb	r3, r3
 8002b64:	72bb      	strb	r3, [r7, #10]

      switch (Config)
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	2b03      	cmp	r3, #3
 8002b6a:	d056      	beq.n	8002c1a <OV5640_MirrorFlipConfig+0x11e>
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	2b03      	cmp	r3, #3
 8002b70:	d87f      	bhi.n	8002c72 <OV5640_MirrorFlipConfig+0x176>
 8002b72:	683b      	ldr	r3, [r7, #0]
 8002b74:	2b01      	cmp	r3, #1
 8002b76:	d029      	beq.n	8002bcc <OV5640_MirrorFlipConfig+0xd0>
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	2b02      	cmp	r3, #2
 8002b7c:	d179      	bne.n	8002c72 <OV5640_MirrorFlipConfig+0x176>
      {
        case OV5640_MIRROR:
          if (ov5640_write_reg(&pObj->Ctx, OV5640_TIMING_TC_REG20, &tmp3820, 1) != OV5640_OK)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	f103 0018 	add.w	r0, r3, #24
 8002b84:	f107 020b 	add.w	r2, r7, #11
 8002b88:	2301      	movs	r3, #1
 8002b8a:	f643 0120 	movw	r1, #14368	; 0x3820
 8002b8e:	f000 fa6f 	bl	8003070 <ov5640_write_reg>
 8002b92:	4603      	mov	r3, r0
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d003      	beq.n	8002ba0 <OV5640_MirrorFlipConfig+0xa4>
          {
            ret = OV5640_ERROR;
 8002b98:	f04f 33ff 	mov.w	r3, #4294967295
 8002b9c:	60fb      	str	r3, [r7, #12]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_TIMING_TC_REG21, &tmp3821, 1) != OV5640_OK)
            {
              ret = OV5640_ERROR;
            }
          }
          break;
 8002b9e:	e08a      	b.n	8002cb6 <OV5640_MirrorFlipConfig+0x1ba>
            tmp3821 |= 0x06U;
 8002ba0:	7abb      	ldrb	r3, [r7, #10]
 8002ba2:	f043 0306 	orr.w	r3, r3, #6
 8002ba6:	b2db      	uxtb	r3, r3
 8002ba8:	72bb      	strb	r3, [r7, #10]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_TIMING_TC_REG21, &tmp3821, 1) != OV5640_OK)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	f103 0018 	add.w	r0, r3, #24
 8002bb0:	f107 020a 	add.w	r2, r7, #10
 8002bb4:	2301      	movs	r3, #1
 8002bb6:	f643 0121 	movw	r1, #14369	; 0x3821
 8002bba:	f000 fa59 	bl	8003070 <ov5640_write_reg>
 8002bbe:	4603      	mov	r3, r0
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d078      	beq.n	8002cb6 <OV5640_MirrorFlipConfig+0x1ba>
              ret = OV5640_ERROR;
 8002bc4:	f04f 33ff 	mov.w	r3, #4294967295
 8002bc8:	60fb      	str	r3, [r7, #12]
          break;
 8002bca:	e074      	b.n	8002cb6 <OV5640_MirrorFlipConfig+0x1ba>
        case OV5640_FLIP:
          tmp3820 |= 0x06U;
 8002bcc:	7afb      	ldrb	r3, [r7, #11]
 8002bce:	f043 0306 	orr.w	r3, r3, #6
 8002bd2:	b2db      	uxtb	r3, r3
 8002bd4:	72fb      	strb	r3, [r7, #11]
          if (ov5640_write_reg(&pObj->Ctx, OV5640_TIMING_TC_REG20, &tmp3820, 1) != OV5640_OK)
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	f103 0018 	add.w	r0, r3, #24
 8002bdc:	f107 020b 	add.w	r2, r7, #11
 8002be0:	2301      	movs	r3, #1
 8002be2:	f643 0120 	movw	r1, #14368	; 0x3820
 8002be6:	f000 fa43 	bl	8003070 <ov5640_write_reg>
 8002bea:	4603      	mov	r3, r0
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d003      	beq.n	8002bf8 <OV5640_MirrorFlipConfig+0xfc>
          {
            ret = OV5640_ERROR;
 8002bf0:	f04f 33ff 	mov.w	r3, #4294967295
 8002bf4:	60fb      	str	r3, [r7, #12]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_TIMING_TC_REG21, &tmp3821, 1) != OV5640_OK)
            {
              ret = OV5640_ERROR;
            }
          }
          break;
 8002bf6:	e060      	b.n	8002cba <OV5640_MirrorFlipConfig+0x1be>
            if (ov5640_write_reg(&pObj->Ctx, OV5640_TIMING_TC_REG21, &tmp3821, 1) != OV5640_OK)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	f103 0018 	add.w	r0, r3, #24
 8002bfe:	f107 020a 	add.w	r2, r7, #10
 8002c02:	2301      	movs	r3, #1
 8002c04:	f643 0121 	movw	r1, #14369	; 0x3821
 8002c08:	f000 fa32 	bl	8003070 <ov5640_write_reg>
 8002c0c:	4603      	mov	r3, r0
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d053      	beq.n	8002cba <OV5640_MirrorFlipConfig+0x1be>
              ret = OV5640_ERROR;
 8002c12:	f04f 33ff 	mov.w	r3, #4294967295
 8002c16:	60fb      	str	r3, [r7, #12]
          break;
 8002c18:	e04f      	b.n	8002cba <OV5640_MirrorFlipConfig+0x1be>
        case OV5640_MIRROR_FLIP:
          tmp3820 |= 0x06U;
 8002c1a:	7afb      	ldrb	r3, [r7, #11]
 8002c1c:	f043 0306 	orr.w	r3, r3, #6
 8002c20:	b2db      	uxtb	r3, r3
 8002c22:	72fb      	strb	r3, [r7, #11]
          if (ov5640_write_reg(&pObj->Ctx, OV5640_TIMING_TC_REG20, &tmp3820, 1) != OV5640_OK)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	f103 0018 	add.w	r0, r3, #24
 8002c2a:	f107 020b 	add.w	r2, r7, #11
 8002c2e:	2301      	movs	r3, #1
 8002c30:	f643 0120 	movw	r1, #14368	; 0x3820
 8002c34:	f000 fa1c 	bl	8003070 <ov5640_write_reg>
 8002c38:	4603      	mov	r3, r0
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d003      	beq.n	8002c46 <OV5640_MirrorFlipConfig+0x14a>
          {
            ret = OV5640_ERROR;
 8002c3e:	f04f 33ff 	mov.w	r3, #4294967295
 8002c42:	60fb      	str	r3, [r7, #12]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_TIMING_TC_REG21, &tmp3821, 1) != OV5640_OK)
            {
              ret = OV5640_ERROR;
            }
          }
          break;
 8002c44:	e03b      	b.n	8002cbe <OV5640_MirrorFlipConfig+0x1c2>
            tmp3821 |= 0x06U;
 8002c46:	7abb      	ldrb	r3, [r7, #10]
 8002c48:	f043 0306 	orr.w	r3, r3, #6
 8002c4c:	b2db      	uxtb	r3, r3
 8002c4e:	72bb      	strb	r3, [r7, #10]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_TIMING_TC_REG21, &tmp3821, 1) != OV5640_OK)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	f103 0018 	add.w	r0, r3, #24
 8002c56:	f107 020a 	add.w	r2, r7, #10
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	f643 0121 	movw	r1, #14369	; 0x3821
 8002c60:	f000 fa06 	bl	8003070 <ov5640_write_reg>
 8002c64:	4603      	mov	r3, r0
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d029      	beq.n	8002cbe <OV5640_MirrorFlipConfig+0x1c2>
              ret = OV5640_ERROR;
 8002c6a:	f04f 33ff 	mov.w	r3, #4294967295
 8002c6e:	60fb      	str	r3, [r7, #12]
          break;
 8002c70:	e025      	b.n	8002cbe <OV5640_MirrorFlipConfig+0x1c2>

        case OV5640_MIRROR_FLIP_NONE:
        default:
          if (ov5640_write_reg(&pObj->Ctx, OV5640_TIMING_TC_REG20, &tmp3820, 1) != OV5640_OK)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	f103 0018 	add.w	r0, r3, #24
 8002c78:	f107 020b 	add.w	r2, r7, #11
 8002c7c:	2301      	movs	r3, #1
 8002c7e:	f643 0120 	movw	r1, #14368	; 0x3820
 8002c82:	f000 f9f5 	bl	8003070 <ov5640_write_reg>
 8002c86:	4603      	mov	r3, r0
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d003      	beq.n	8002c94 <OV5640_MirrorFlipConfig+0x198>
          {
            ret = OV5640_ERROR;
 8002c8c:	f04f 33ff 	mov.w	r3, #4294967295
 8002c90:	60fb      	str	r3, [r7, #12]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_TIMING_TC_REG21, &tmp3821, 1) != OV5640_OK)
            {
              ret = OV5640_ERROR;
            }
          }
          break;
 8002c92:	e016      	b.n	8002cc2 <OV5640_MirrorFlipConfig+0x1c6>
            if (ov5640_write_reg(&pObj->Ctx, OV5640_TIMING_TC_REG21, &tmp3821, 1) != OV5640_OK)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	f103 0018 	add.w	r0, r3, #24
 8002c9a:	f107 020a 	add.w	r2, r7, #10
 8002c9e:	2301      	movs	r3, #1
 8002ca0:	f643 0121 	movw	r1, #14369	; 0x3821
 8002ca4:	f000 f9e4 	bl	8003070 <ov5640_write_reg>
 8002ca8:	4603      	mov	r3, r0
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d009      	beq.n	8002cc2 <OV5640_MirrorFlipConfig+0x1c6>
              ret = OV5640_ERROR;
 8002cae:	f04f 33ff 	mov.w	r3, #4294967295
 8002cb2:	60fb      	str	r3, [r7, #12]
          break;
 8002cb4:	e005      	b.n	8002cc2 <OV5640_MirrorFlipConfig+0x1c6>
          break;
 8002cb6:	bf00      	nop
 8002cb8:	e004      	b.n	8002cc4 <OV5640_MirrorFlipConfig+0x1c8>
          break;
 8002cba:	bf00      	nop
 8002cbc:	e002      	b.n	8002cc4 <OV5640_MirrorFlipConfig+0x1c8>
          break;
 8002cbe:	bf00      	nop
 8002cc0:	e000      	b.n	8002cc4 <OV5640_MirrorFlipConfig+0x1c8>
          break;
 8002cc2:	bf00      	nop
      }
    }
  }

  return ret;
 8002cc4:	68fb      	ldr	r3, [r7, #12]
}
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	3710      	adds	r7, #16
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bd80      	pop	{r7, pc}

08002cce <OV5640_ZoomConfig>:
  * @param  pObj  pointer to component object
  * @param  Zoom  Zoom to be configured
  * @retval Component status
  */
int32_t OV5640_ZoomConfig(OV5640_Object_t *pObj, uint32_t Zoom)
{
 8002cce:	b580      	push	{r7, lr}
 8002cd0:	b086      	sub	sp, #24
 8002cd2:	af00      	add	r7, sp, #0
 8002cd4:	6078      	str	r0, [r7, #4]
 8002cd6:	6039      	str	r1, [r7, #0]
  int32_t ret = OV5640_OK;
 8002cd8:	2300      	movs	r3, #0
 8002cda:	617b      	str	r3, [r7, #20]
  uint32_t res;
  uint32_t zoom;
  uint8_t tmp;

  /* Get camera resolution */
  if (OV5640_GetResolution(pObj, &res) != OV5640_OK)
 8002cdc:	f107 030c 	add.w	r3, r7, #12
 8002ce0:	4619      	mov	r1, r3
 8002ce2:	6878      	ldr	r0, [r7, #4]
 8002ce4:	f7ff f8a2 	bl	8001e2c <OV5640_GetResolution>
 8002ce8:	4603      	mov	r3, r0
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d003      	beq.n	8002cf6 <OV5640_ZoomConfig+0x28>
  {
    ret = OV5640_ERROR;
 8002cee:	f04f 33ff 	mov.w	r3, #4294967295
 8002cf2:	617b      	str	r3, [r7, #20]
 8002cf4:	e04e      	b.n	8002d94 <OV5640_ZoomConfig+0xc6>
  }
  else
  {
    zoom = Zoom;
 8002cf6:	683b      	ldr	r3, [r7, #0]
 8002cf8:	613b      	str	r3, [r7, #16]

    if (zoom == OV5640_ZOOM_x1)
 8002cfa:	693b      	ldr	r3, [r7, #16]
 8002cfc:	2b44      	cmp	r3, #68	; 0x44
 8002cfe:	d112      	bne.n	8002d26 <OV5640_ZoomConfig+0x58>
    {
      tmp = 0x10;
 8002d00:	2310      	movs	r3, #16
 8002d02:	72fb      	strb	r3, [r7, #11]
      if (ov5640_write_reg(&pObj->Ctx, OV5640_SCALE_CTRL0, &tmp, 1) != OV5640_OK)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	f103 0018 	add.w	r0, r3, #24
 8002d0a:	f107 020b 	add.w	r2, r7, #11
 8002d0e:	2301      	movs	r3, #1
 8002d10:	f44f 41ac 	mov.w	r1, #22016	; 0x5600
 8002d14:	f000 f9ac 	bl	8003070 <ov5640_write_reg>
 8002d18:	4603      	mov	r3, r0
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d03a      	beq.n	8002d94 <OV5640_ZoomConfig+0xc6>
      {
        ret = OV5640_ERROR;
 8002d1e:	f04f 33ff 	mov.w	r3, #4294967295
 8002d22:	617b      	str	r3, [r7, #20]
 8002d24:	e036      	b.n	8002d94 <OV5640_ZoomConfig+0xc6>
      }
    }
    else
    {
      switch (res)
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	2b02      	cmp	r3, #2
 8002d2a:	d802      	bhi.n	8002d32 <OV5640_ZoomConfig+0x64>
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d103      	bne.n	8002d38 <OV5640_ZoomConfig+0x6a>
          break;
        case OV5640_R640x480:
          zoom = zoom >> 2U;
          break;
        default:
          break;
 8002d30:	e00a      	b.n	8002d48 <OV5640_ZoomConfig+0x7a>
      switch (res)
 8002d32:	2b03      	cmp	r3, #3
 8002d34:	d004      	beq.n	8002d40 <OV5640_ZoomConfig+0x72>
          break;
 8002d36:	e007      	b.n	8002d48 <OV5640_ZoomConfig+0x7a>
          zoom = zoom >> 1U;
 8002d38:	693b      	ldr	r3, [r7, #16]
 8002d3a:	085b      	lsrs	r3, r3, #1
 8002d3c:	613b      	str	r3, [r7, #16]
          break;
 8002d3e:	e003      	b.n	8002d48 <OV5640_ZoomConfig+0x7a>
          zoom = zoom >> 2U;
 8002d40:	693b      	ldr	r3, [r7, #16]
 8002d42:	089b      	lsrs	r3, r3, #2
 8002d44:	613b      	str	r3, [r7, #16]
          break;
 8002d46:	bf00      	nop
      }

      tmp = 0x00;
 8002d48:	2300      	movs	r3, #0
 8002d4a:	72fb      	strb	r3, [r7, #11]
      if (ov5640_write_reg(&pObj->Ctx, OV5640_SCALE_CTRL0, &tmp, 1) != OV5640_OK)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	f103 0018 	add.w	r0, r3, #24
 8002d52:	f107 020b 	add.w	r2, r7, #11
 8002d56:	2301      	movs	r3, #1
 8002d58:	f44f 41ac 	mov.w	r1, #22016	; 0x5600
 8002d5c:	f000 f988 	bl	8003070 <ov5640_write_reg>
 8002d60:	4603      	mov	r3, r0
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d003      	beq.n	8002d6e <OV5640_ZoomConfig+0xa0>
      {
        ret = OV5640_ERROR;
 8002d66:	f04f 33ff 	mov.w	r3, #4294967295
 8002d6a:	617b      	str	r3, [r7, #20]
 8002d6c:	e012      	b.n	8002d94 <OV5640_ZoomConfig+0xc6>
      }
      else
      {
        tmp = (uint8_t)zoom;
 8002d6e:	693b      	ldr	r3, [r7, #16]
 8002d70:	b2db      	uxtb	r3, r3
 8002d72:	72fb      	strb	r3, [r7, #11]
        if (ov5640_write_reg(&pObj->Ctx, OV5640_SCALE_CTRL1, &tmp, 1) != OV5640_OK)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	f103 0018 	add.w	r0, r3, #24
 8002d7a:	f107 020b 	add.w	r2, r7, #11
 8002d7e:	2301      	movs	r3, #1
 8002d80:	f245 6101 	movw	r1, #22017	; 0x5601
 8002d84:	f000 f974 	bl	8003070 <ov5640_write_reg>
 8002d88:	4603      	mov	r3, r0
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d002      	beq.n	8002d94 <OV5640_ZoomConfig+0xc6>
        {
          ret = OV5640_ERROR;
 8002d8e:	f04f 33ff 	mov.w	r3, #4294967295
 8002d92:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ret;
 8002d94:	697b      	ldr	r3, [r7, #20]
}
 8002d96:	4618      	mov	r0, r3
 8002d98:	3718      	adds	r7, #24
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	bd80      	pop	{r7, pc}

08002d9e <OV5640_NightModeConfig>:
  * @param  pObj  pointer to component object
  * @param  Cmd   Enable disable night mode
  * @retval Component status
  */
int32_t OV5640_NightModeConfig(OV5640_Object_t *pObj, uint32_t Cmd)
{
 8002d9e:	b580      	push	{r7, lr}
 8002da0:	b084      	sub	sp, #16
 8002da2:	af00      	add	r7, sp, #0
 8002da4:	6078      	str	r0, [r7, #4]
 8002da6:	6039      	str	r1, [r7, #0]
  int32_t ret;
  uint8_t tmp = 0;
 8002da8:	2300      	movs	r3, #0
 8002daa:	72fb      	strb	r3, [r7, #11]

  if (Cmd == NIGHT_MODE_ENABLE)
 8002dac:	683b      	ldr	r3, [r7, #0]
 8002dae:	2b01      	cmp	r3, #1
 8002db0:	f040 80ce 	bne.w	8002f50 <OV5640_NightModeConfig+0x1b2>
  {
    /* Auto Frame Rate: 15fps ~ 3.75fps night mode for 60/50Hz light environment,
    24Mhz clock input,24Mhz PCLK*/
    ret = ov5640_write_reg(&pObj->Ctx, OV5640_SC_PLL_CONTRL4, &tmp, 1);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	f103 0018 	add.w	r0, r3, #24
 8002dba:	f107 020b 	add.w	r2, r7, #11
 8002dbe:	2301      	movs	r3, #1
 8002dc0:	f243 0138 	movw	r1, #12344	; 0x3038
 8002dc4:	f000 f954 	bl	8003070 <ov5640_write_reg>
 8002dc8:	60f8      	str	r0, [r7, #12]
    if (ret == OV5640_OK)
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d10a      	bne.n	8002de6 <OV5640_NightModeConfig+0x48>
    {
      ret = ov5640_write_reg(&pObj->Ctx, OV5640_SC_PLL_CONTRL5, &tmp, 1);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	f103 0018 	add.w	r0, r3, #24
 8002dd6:	f107 020b 	add.w	r2, r7, #11
 8002dda:	2301      	movs	r3, #1
 8002ddc:	f243 0139 	movw	r1, #12345	; 0x3039
 8002de0:	f000 f946 	bl	8003070 <ov5640_write_reg>
 8002de4:	60f8      	str	r0, [r7, #12]
    }
    if (ret == OV5640_OK)
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d10c      	bne.n	8002e06 <OV5640_NightModeConfig+0x68>
    {
      tmp = 0x7C;
 8002dec:	237c      	movs	r3, #124	; 0x7c
 8002dee:	72fb      	strb	r3, [r7, #11]
      ret = ov5640_write_reg(&pObj->Ctx, OV5640_AEC_CTRL00, &tmp, 1);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	f103 0018 	add.w	r0, r3, #24
 8002df6:	f107 020b 	add.w	r2, r7, #11
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	f44f 5168 	mov.w	r1, #14848	; 0x3a00
 8002e00:	f000 f936 	bl	8003070 <ov5640_write_reg>
 8002e04:	60f8      	str	r0, [r7, #12]
    }
    if (ret == OV5640_OK)
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d10c      	bne.n	8002e26 <OV5640_NightModeConfig+0x88>
    {
      tmp = 0x01;
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	72fb      	strb	r3, [r7, #11]
      ret = ov5640_write_reg(&pObj->Ctx, OV5640_AEC_B50_STEP_HIGH, &tmp, 1);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	f103 0018 	add.w	r0, r3, #24
 8002e16:	f107 020b 	add.w	r2, r7, #11
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	f643 2108 	movw	r1, #14856	; 0x3a08
 8002e20:	f000 f926 	bl	8003070 <ov5640_write_reg>
 8002e24:	60f8      	str	r0, [r7, #12]
    }
    if (ret == OV5640_OK)
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d10c      	bne.n	8002e46 <OV5640_NightModeConfig+0xa8>
    {
      tmp = 0x27;
 8002e2c:	2327      	movs	r3, #39	; 0x27
 8002e2e:	72fb      	strb	r3, [r7, #11]
      ret = ov5640_write_reg(&pObj->Ctx, OV5640_AEC_B50_STEP_LOW, &tmp, 1);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	f103 0018 	add.w	r0, r3, #24
 8002e36:	f107 020b 	add.w	r2, r7, #11
 8002e3a:	2301      	movs	r3, #1
 8002e3c:	f643 2109 	movw	r1, #14857	; 0x3a09
 8002e40:	f000 f916 	bl	8003070 <ov5640_write_reg>
 8002e44:	60f8      	str	r0, [r7, #12]
    }
    if (ret == OV5640_OK)
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d10c      	bne.n	8002e66 <OV5640_NightModeConfig+0xc8>
    {
      tmp = 0x00;
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	72fb      	strb	r3, [r7, #11]
      ret = ov5640_write_reg(&pObj->Ctx, OV5640_AEC_B60_STEP_HIGH, &tmp, 1);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	f103 0018 	add.w	r0, r3, #24
 8002e56:	f107 020b 	add.w	r2, r7, #11
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	f643 210a 	movw	r1, #14858	; 0x3a0a
 8002e60:	f000 f906 	bl	8003070 <ov5640_write_reg>
 8002e64:	60f8      	str	r0, [r7, #12]
    }
    if (ret == OV5640_OK)
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d10c      	bne.n	8002e86 <OV5640_NightModeConfig+0xe8>
    {
      tmp = 0xF6;
 8002e6c:	23f6      	movs	r3, #246	; 0xf6
 8002e6e:	72fb      	strb	r3, [r7, #11]
      ret = ov5640_write_reg(&pObj->Ctx, OV5640_AEC_B60_STEP_LOW, &tmp, 1);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	f103 0018 	add.w	r0, r3, #24
 8002e76:	f107 020b 	add.w	r2, r7, #11
 8002e7a:	2301      	movs	r3, #1
 8002e7c:	f643 210b 	movw	r1, #14859	; 0x3a0b
 8002e80:	f000 f8f6 	bl	8003070 <ov5640_write_reg>
 8002e84:	60f8      	str	r0, [r7, #12]
    }
    if (ret == OV5640_OK)
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d10c      	bne.n	8002ea6 <OV5640_NightModeConfig+0x108>
    {
      tmp = 0x04;
 8002e8c:	2304      	movs	r3, #4
 8002e8e:	72fb      	strb	r3, [r7, #11]
      ret = ov5640_write_reg(&pObj->Ctx, OV5640_AEC_CTRL0D, &tmp, 1);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	f103 0018 	add.w	r0, r3, #24
 8002e96:	f107 020b 	add.w	r2, r7, #11
 8002e9a:	2301      	movs	r3, #1
 8002e9c:	f643 210d 	movw	r1, #14861	; 0x3a0d
 8002ea0:	f000 f8e6 	bl	8003070 <ov5640_write_reg>
 8002ea4:	60f8      	str	r0, [r7, #12]
    }
    if (ret == OV5640_OK)
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d10a      	bne.n	8002ec2 <OV5640_NightModeConfig+0x124>
    {
      ret = ov5640_write_reg(&pObj->Ctx, OV5640_AEC_CTRL0E, &tmp, 1);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	f103 0018 	add.w	r0, r3, #24
 8002eb2:	f107 020b 	add.w	r2, r7, #11
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	f643 210e 	movw	r1, #14862	; 0x3a0e
 8002ebc:	f000 f8d8 	bl	8003070 <ov5640_write_reg>
 8002ec0:	60f8      	str	r0, [r7, #12]
    }
    if (ret == OV5640_OK)
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d10c      	bne.n	8002ee2 <OV5640_NightModeConfig+0x144>
    {
      tmp = 0x0B;
 8002ec8:	230b      	movs	r3, #11
 8002eca:	72fb      	strb	r3, [r7, #11]
      ret = ov5640_write_reg(&pObj->Ctx, OV5640_AEC_CTRL02, &tmp, 1);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	f103 0018 	add.w	r0, r3, #24
 8002ed2:	f107 020b 	add.w	r2, r7, #11
 8002ed6:	2301      	movs	r3, #1
 8002ed8:	f643 2102 	movw	r1, #14850	; 0x3a02
 8002edc:	f000 f8c8 	bl	8003070 <ov5640_write_reg>
 8002ee0:	60f8      	str	r0, [r7, #12]
    }
    if (ret == OV5640_OK)
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d10c      	bne.n	8002f02 <OV5640_NightModeConfig+0x164>
    {
      tmp = 0x88;
 8002ee8:	2388      	movs	r3, #136	; 0x88
 8002eea:	72fb      	strb	r3, [r7, #11]
      ret = ov5640_write_reg(&pObj->Ctx, OV5640_AEC_CTRL03, &tmp, 1);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	f103 0018 	add.w	r0, r3, #24
 8002ef2:	f107 020b 	add.w	r2, r7, #11
 8002ef6:	2301      	movs	r3, #1
 8002ef8:	f643 2103 	movw	r1, #14851	; 0x3a03
 8002efc:	f000 f8b8 	bl	8003070 <ov5640_write_reg>
 8002f00:	60f8      	str	r0, [r7, #12]
    }
    if (ret == OV5640_OK)
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d10c      	bne.n	8002f22 <OV5640_NightModeConfig+0x184>
    {
      tmp = 0x0B;
 8002f08:	230b      	movs	r3, #11
 8002f0a:	72fb      	strb	r3, [r7, #11]
      ret = ov5640_write_reg(&pObj->Ctx, OV5640_AEC_MAX_EXPO_HIGH, &tmp, 1);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	f103 0018 	add.w	r0, r3, #24
 8002f12:	f107 020b 	add.w	r2, r7, #11
 8002f16:	2301      	movs	r3, #1
 8002f18:	f643 2114 	movw	r1, #14868	; 0x3a14
 8002f1c:	f000 f8a8 	bl	8003070 <ov5640_write_reg>
 8002f20:	60f8      	str	r0, [r7, #12]
    }
    if (ret == OV5640_OK)
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d10c      	bne.n	8002f42 <OV5640_NightModeConfig+0x1a4>
    {
      tmp = 0x88;
 8002f28:	2388      	movs	r3, #136	; 0x88
 8002f2a:	72fb      	strb	r3, [r7, #11]
      ret = ov5640_write_reg(&pObj->Ctx, OV5640_AEC_MAX_EXPO_LOW, &tmp, 1);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	f103 0018 	add.w	r0, r3, #24
 8002f32:	f107 020b 	add.w	r2, r7, #11
 8002f36:	2301      	movs	r3, #1
 8002f38:	f643 2115 	movw	r1, #14869	; 0x3a15
 8002f3c:	f000 f898 	bl	8003070 <ov5640_write_reg>
 8002f40:	60f8      	str	r0, [r7, #12]
    }
    if (ret != OV5640_OK)
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d02b      	beq.n	8002fa0 <OV5640_NightModeConfig+0x202>
    {
      ret = OV5640_ERROR;
 8002f48:	f04f 33ff 	mov.w	r3, #4294967295
 8002f4c:	60fb      	str	r3, [r7, #12]
 8002f4e:	e027      	b.n	8002fa0 <OV5640_NightModeConfig+0x202>
    }
  }
  else
  {
    if (ov5640_read_reg(&pObj->Ctx, OV5640_AEC_CTRL00, &tmp, 1) != OV5640_OK)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	f103 0018 	add.w	r0, r3, #24
 8002f56:	f107 020b 	add.w	r2, r7, #11
 8002f5a:	2301      	movs	r3, #1
 8002f5c:	f44f 5168 	mov.w	r1, #14848	; 0x3a00
 8002f60:	f000 f86f 	bl	8003042 <ov5640_read_reg>
 8002f64:	4603      	mov	r3, r0
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d003      	beq.n	8002f72 <OV5640_NightModeConfig+0x1d4>
    {
      ret = OV5640_ERROR;
 8002f6a:	f04f 33ff 	mov.w	r3, #4294967295
 8002f6e:	60fb      	str	r3, [r7, #12]
 8002f70:	e016      	b.n	8002fa0 <OV5640_NightModeConfig+0x202>
    }
    else
    {
      ret = OV5640_OK;
 8002f72:	2300      	movs	r3, #0
 8002f74:	60fb      	str	r3, [r7, #12]
      tmp &= 0xFBU;
 8002f76:	7afb      	ldrb	r3, [r7, #11]
 8002f78:	f023 0304 	bic.w	r3, r3, #4
 8002f7c:	b2db      	uxtb	r3, r3
 8002f7e:	72fb      	strb	r3, [r7, #11]
      /* Set Bit 2 to 0 */
      if (ov5640_write_reg(&pObj->Ctx, OV5640_AEC_CTRL00, &tmp, 1) != OV5640_OK)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	f103 0018 	add.w	r0, r3, #24
 8002f86:	f107 020b 	add.w	r2, r7, #11
 8002f8a:	2301      	movs	r3, #1
 8002f8c:	f44f 5168 	mov.w	r1, #14848	; 0x3a00
 8002f90:	f000 f86e 	bl	8003070 <ov5640_write_reg>
 8002f94:	4603      	mov	r3, r0
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d002      	beq.n	8002fa0 <OV5640_NightModeConfig+0x202>
      {
        ret = OV5640_ERROR;
 8002f9a:	f04f 33ff 	mov.w	r3, #4294967295
 8002f9e:	60fb      	str	r3, [r7, #12]
      }
    }
  }

  return ret;
 8002fa0:	68fb      	ldr	r3, [r7, #12]
}
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	3710      	adds	r7, #16
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	bd80      	pop	{r7, pc}

08002faa <OV5640_Delay>:
  * @param pObj   pointer to component object
  * @param Delay  specifies the delay time length, in milliseconds
  * @retval OV5640_OK
  */
static int32_t OV5640_Delay(OV5640_Object_t *pObj, uint32_t Delay)
{
 8002faa:	b580      	push	{r7, lr}
 8002fac:	b084      	sub	sp, #16
 8002fae:	af00      	add	r7, sp, #0
 8002fb0:	6078      	str	r0, [r7, #4]
 8002fb2:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  tickstart = pObj->IO.GetTick();
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	695b      	ldr	r3, [r3, #20]
 8002fb8:	4798      	blx	r3
 8002fba:	4603      	mov	r3, r0
 8002fbc:	60fb      	str	r3, [r7, #12]
  while ((pObj->IO.GetTick() - tickstart) < Delay)
 8002fbe:	bf00      	nop
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	695b      	ldr	r3, [r3, #20]
 8002fc4:	4798      	blx	r3
 8002fc6:	4603      	mov	r3, r0
 8002fc8:	461a      	mov	r2, r3
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	1ad3      	subs	r3, r2, r3
 8002fce:	683a      	ldr	r2, [r7, #0]
 8002fd0:	429a      	cmp	r2, r3
 8002fd2:	d8f5      	bhi.n	8002fc0 <OV5640_Delay+0x16>
  {
  }
  return OV5640_OK;
 8002fd4:	2300      	movs	r3, #0
}
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	3710      	adds	r7, #16
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	bd80      	pop	{r7, pc}

08002fde <OV5640_ReadRegWrap>:
  * @param  pData  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval error status
  */
static int32_t OV5640_ReadRegWrap(void *handle, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 8002fde:	b590      	push	{r4, r7, lr}
 8002fe0:	b087      	sub	sp, #28
 8002fe2:	af00      	add	r7, sp, #0
 8002fe4:	60f8      	str	r0, [r7, #12]
 8002fe6:	607a      	str	r2, [r7, #4]
 8002fe8:	461a      	mov	r2, r3
 8002fea:	460b      	mov	r3, r1
 8002fec:	817b      	strh	r3, [r7, #10]
 8002fee:	4613      	mov	r3, r2
 8002ff0:	813b      	strh	r3, [r7, #8]
  OV5640_Object_t *pObj = (OV5640_Object_t *)handle;
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	617b      	str	r3, [r7, #20]

  return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 8002ff6:	697b      	ldr	r3, [r7, #20]
 8002ff8:	691c      	ldr	r4, [r3, #16]
 8002ffa:	697b      	ldr	r3, [r7, #20]
 8002ffc:	8918      	ldrh	r0, [r3, #8]
 8002ffe:	893b      	ldrh	r3, [r7, #8]
 8003000:	8979      	ldrh	r1, [r7, #10]
 8003002:	687a      	ldr	r2, [r7, #4]
 8003004:	47a0      	blx	r4
 8003006:	4603      	mov	r3, r0
}
 8003008:	4618      	mov	r0, r3
 800300a:	371c      	adds	r7, #28
 800300c:	46bd      	mov	sp, r7
 800300e:	bd90      	pop	{r4, r7, pc}

08003010 <OV5640_WriteRegWrap>:
  * @param  pData  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval error status
  */
static int32_t OV5640_WriteRegWrap(void *handle, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 8003010:	b590      	push	{r4, r7, lr}
 8003012:	b087      	sub	sp, #28
 8003014:	af00      	add	r7, sp, #0
 8003016:	60f8      	str	r0, [r7, #12]
 8003018:	607a      	str	r2, [r7, #4]
 800301a:	461a      	mov	r2, r3
 800301c:	460b      	mov	r3, r1
 800301e:	817b      	strh	r3, [r7, #10]
 8003020:	4613      	mov	r3, r2
 8003022:	813b      	strh	r3, [r7, #8]
  OV5640_Object_t *pObj = (OV5640_Object_t *)handle;
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	617b      	str	r3, [r7, #20]

  return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 8003028:	697b      	ldr	r3, [r7, #20]
 800302a:	68dc      	ldr	r4, [r3, #12]
 800302c:	697b      	ldr	r3, [r7, #20]
 800302e:	8918      	ldrh	r0, [r3, #8]
 8003030:	893b      	ldrh	r3, [r7, #8]
 8003032:	8979      	ldrh	r1, [r7, #10]
 8003034:	687a      	ldr	r2, [r7, #4]
 8003036:	47a0      	blx	r4
 8003038:	4603      	mov	r3, r0
}
 800303a:	4618      	mov	r0, r3
 800303c:	371c      	adds	r7, #28
 800303e:	46bd      	mov	sp, r7
 8003040:	bd90      	pop	{r4, r7, pc}

08003042 <ov5640_read_reg>:
  * @param  pdata Pointer to data buffer
  * @param  length Number of data to read
  * @retval Component status
  */
int32_t ov5640_read_reg(ov5640_ctx_t *ctx, uint16_t reg, uint8_t *pdata, uint16_t length)
{
 8003042:	b590      	push	{r4, r7, lr}
 8003044:	b085      	sub	sp, #20
 8003046:	af00      	add	r7, sp, #0
 8003048:	60f8      	str	r0, [r7, #12]
 800304a:	607a      	str	r2, [r7, #4]
 800304c:	461a      	mov	r2, r3
 800304e:	460b      	mov	r3, r1
 8003050:	817b      	strh	r3, [r7, #10]
 8003052:	4613      	mov	r3, r2
 8003054:	813b      	strh	r3, [r7, #8]
  return ctx->ReadReg(ctx->handle, reg, pdata, length);
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	685c      	ldr	r4, [r3, #4]
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	6898      	ldr	r0, [r3, #8]
 800305e:	893b      	ldrh	r3, [r7, #8]
 8003060:	8979      	ldrh	r1, [r7, #10]
 8003062:	687a      	ldr	r2, [r7, #4]
 8003064:	47a0      	blx	r4
 8003066:	4603      	mov	r3, r0
}
 8003068:	4618      	mov	r0, r3
 800306a:	3714      	adds	r7, #20
 800306c:	46bd      	mov	sp, r7
 800306e:	bd90      	pop	{r4, r7, pc}

08003070 <ov5640_write_reg>:
  * @param  pdata Pointer to data buffer
  * @param  length Number of data to write
  * @retval Component status
  */
int32_t ov5640_write_reg(ov5640_ctx_t *ctx, uint16_t reg, uint8_t *data, uint16_t length)
{
 8003070:	b590      	push	{r4, r7, lr}
 8003072:	b085      	sub	sp, #20
 8003074:	af00      	add	r7, sp, #0
 8003076:	60f8      	str	r0, [r7, #12]
 8003078:	607a      	str	r2, [r7, #4]
 800307a:	461a      	mov	r2, r3
 800307c:	460b      	mov	r3, r1
 800307e:	817b      	strh	r3, [r7, #10]
 8003080:	4613      	mov	r3, r2
 8003082:	813b      	strh	r3, [r7, #8]
  return ctx->WriteReg(ctx->handle, reg, data, length);
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	681c      	ldr	r4, [r3, #0]
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	6898      	ldr	r0, [r3, #8]
 800308c:	893b      	ldrh	r3, [r7, #8]
 800308e:	8979      	ldrh	r1, [r7, #10]
 8003090:	687a      	ldr	r2, [r7, #4]
 8003092:	47a0      	blx	r4
 8003094:	4603      	mov	r3, r0
}
 8003096:	4618      	mov	r0, r3
 8003098:	3714      	adds	r7, #20
 800309a:	46bd      	mov	sp, r7
 800309c:	bd90      	pop	{r4, r7, pc}
	...

080030a0 <postProcess>:
		uint32_t original_height,
		uint32_t scaled_width,
		uint32_t scaled_height,
		uint32_t grid_size,
		float probabilities[GRID_SIZE][GRID_SIZE]
){
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b086      	sub	sp, #24
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	60f8      	str	r0, [r7, #12]
 80030a8:	60b9      	str	r1, [r7, #8]
 80030aa:	607a      	str	r2, [r7, #4]
 80030ac:	603b      	str	r3, [r7, #0]
	if(scaled_width != scaled_height){
 80030ae:	683a      	ldr	r2, [r7, #0]
 80030b0:	6a3b      	ldr	r3, [r7, #32]
 80030b2:	429a      	cmp	r2, r3
 80030b4:	d14e      	bne.n	8003154 <postProcess+0xb4>
		return;
	}

	uint8_t pixels_per_grid = scaled_width/GRID_SIZE;
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	4a28      	ldr	r2, [pc, #160]	; (800315c <postProcess+0xbc>)
 80030ba:	fba2 2303 	umull	r2, r3, r2, r3
 80030be:	08db      	lsrs	r3, r3, #3
 80030c0:	757b      	strb	r3, [r7, #21]

	for(uint8_t i=0; i<GRID_SIZE; i++){
 80030c2:	2300      	movs	r3, #0
 80030c4:	75fb      	strb	r3, [r7, #23]
 80030c6:	e041      	b.n	800314c <postProcess+0xac>
		for(uint8_t j=0; j<GRID_SIZE; j++){
 80030c8:	2300      	movs	r3, #0
 80030ca:	75bb      	strb	r3, [r7, #22]
 80030cc:	e038      	b.n	8003140 <postProcess+0xa0>
			if(probabilities[j][i]>THRESHOLD){
 80030ce:	7dba      	ldrb	r2, [r7, #22]
 80030d0:	4613      	mov	r3, r2
 80030d2:	005b      	lsls	r3, r3, #1
 80030d4:	4413      	add	r3, r2
 80030d6:	011b      	lsls	r3, r3, #4
 80030d8:	461a      	mov	r2, r3
 80030da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030dc:	441a      	add	r2, r3
 80030de:	7dfb      	ldrb	r3, [r7, #23]
 80030e0:	009b      	lsls	r3, r3, #2
 80030e2:	4413      	add	r3, r2
 80030e4:	edd3 7a00 	vldr	s15, [r3]
 80030e8:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80030ec:	eef4 7ac7 	vcmpe.f32	s15, s14
 80030f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030f4:	dd21      	ble.n	800313a <postProcess+0x9a>
				drawCrosshair(buffer, ((i*pixels_per_grid+pixels_per_grid/2)*original_width)/scaled_width, ((j*pixels_per_grid+pixels_per_grid/2)*original_height)/scaled_height);
 80030f6:	7dfb      	ldrb	r3, [r7, #23]
 80030f8:	7d7a      	ldrb	r2, [r7, #21]
 80030fa:	fb02 f303 	mul.w	r3, r2, r3
 80030fe:	7d7a      	ldrb	r2, [r7, #21]
 8003100:	0852      	lsrs	r2, r2, #1
 8003102:	b2d2      	uxtb	r2, r2
 8003104:	4413      	add	r3, r2
 8003106:	461a      	mov	r2, r3
 8003108:	68bb      	ldr	r3, [r7, #8]
 800310a:	fb03 f202 	mul.w	r2, r3, r2
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	fbb2 f1f3 	udiv	r1, r2, r3
 8003114:	7dbb      	ldrb	r3, [r7, #22]
 8003116:	7d7a      	ldrb	r2, [r7, #21]
 8003118:	fb02 f303 	mul.w	r3, r2, r3
 800311c:	7d7a      	ldrb	r2, [r7, #21]
 800311e:	0852      	lsrs	r2, r2, #1
 8003120:	b2d2      	uxtb	r2, r2
 8003122:	4413      	add	r3, r2
 8003124:	461a      	mov	r2, r3
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	fb03 f202 	mul.w	r2, r3, r2
 800312c:	6a3b      	ldr	r3, [r7, #32]
 800312e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003132:	461a      	mov	r2, r3
 8003134:	68f8      	ldr	r0, [r7, #12]
 8003136:	f7fd fccf 	bl	8000ad8 <drawCrosshair>
		for(uint8_t j=0; j<GRID_SIZE; j++){
 800313a:	7dbb      	ldrb	r3, [r7, #22]
 800313c:	3301      	adds	r3, #1
 800313e:	75bb      	strb	r3, [r7, #22]
 8003140:	7dbb      	ldrb	r3, [r7, #22]
 8003142:	2b0b      	cmp	r3, #11
 8003144:	d9c3      	bls.n	80030ce <postProcess+0x2e>
	for(uint8_t i=0; i<GRID_SIZE; i++){
 8003146:	7dfb      	ldrb	r3, [r7, #23]
 8003148:	3301      	adds	r3, #1
 800314a:	75fb      	strb	r3, [r7, #23]
 800314c:	7dfb      	ldrb	r3, [r7, #23]
 800314e:	2b0b      	cmp	r3, #11
 8003150:	d9ba      	bls.n	80030c8 <postProcess+0x28>
 8003152:	e000      	b.n	8003156 <postProcess+0xb6>
		return;
 8003154:	bf00      	nop
			}
		}
	}
}
 8003156:	3718      	adds	r7, #24
 8003158:	46bd      	mov	sp, r7
 800315a:	bd80      	pop	{r7, pc}
 800315c:	aaaaaaab 	.word	0xaaaaaaab

08003160 <RetargetInit>:
#define STDOUT_FILENO 1
#define STDERR_FILENO 2

UART_HandleTypeDef *gHuart;

void RetargetInit(UART_HandleTypeDef *huart) {
 8003160:	b580      	push	{r7, lr}
 8003162:	b082      	sub	sp, #8
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
  gHuart = huart;
 8003168:	4a07      	ldr	r2, [pc, #28]	; (8003188 <RetargetInit+0x28>)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6013      	str	r3, [r2, #0]

  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */
  setvbuf(stdout, NULL, _IONBF, 0);
 800316e:	4b07      	ldr	r3, [pc, #28]	; (800318c <RetargetInit+0x2c>)
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	6898      	ldr	r0, [r3, #8]
 8003174:	2300      	movs	r3, #0
 8003176:	2202      	movs	r2, #2
 8003178:	2100      	movs	r1, #0
 800317a:	f00c fac5 	bl	800f708 <setvbuf>
}
 800317e:	bf00      	nop
 8003180:	3708      	adds	r7, #8
 8003182:	46bd      	mov	sp, r7
 8003184:	bd80      	pop	{r7, pc}
 8003186:	bf00      	nop
 8003188:	24000528 	.word	0x24000528
 800318c:	24000294 	.word	0x24000294

08003190 <_write>:

  errno = EBADF;
  return 0;
}

int _write(int fd, char* ptr, int len) {
 8003190:	b580      	push	{r7, lr}
 8003192:	b086      	sub	sp, #24
 8003194:	af00      	add	r7, sp, #0
 8003196:	60f8      	str	r0, [r7, #12]
 8003198:	60b9      	str	r1, [r7, #8]
 800319a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	2b01      	cmp	r3, #1
 80031a0:	d002      	beq.n	80031a8 <_write+0x18>
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	2b02      	cmp	r3, #2
 80031a6:	d111      	bne.n	80031cc <_write+0x3c>
    hstatus = HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 80031a8:	4b0e      	ldr	r3, [pc, #56]	; (80031e4 <_write+0x54>)
 80031aa:	6818      	ldr	r0, [r3, #0]
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	b29a      	uxth	r2, r3
 80031b0:	f04f 33ff 	mov.w	r3, #4294967295
 80031b4:	68b9      	ldr	r1, [r7, #8]
 80031b6:	f00a fa5a 	bl	800d66e <HAL_UART_Transmit>
 80031ba:	4603      	mov	r3, r0
 80031bc:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 80031be:	7dfb      	ldrb	r3, [r7, #23]
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d101      	bne.n	80031c8 <_write+0x38>
      return len;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	e008      	b.n	80031da <_write+0x4a>
    else
      return EIO;
 80031c8:	2305      	movs	r3, #5
 80031ca:	e006      	b.n	80031da <_write+0x4a>
  }
  errno = EBADF;
 80031cc:	f00c fa6a 	bl	800f6a4 <__errno>
 80031d0:	4603      	mov	r3, r0
 80031d2:	2209      	movs	r2, #9
 80031d4:	601a      	str	r2, [r3, #0]
  return -1;
 80031d6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80031da:	4618      	mov	r0, r3
 80031dc:	3718      	adds	r7, #24
 80031de:	46bd      	mov	sp, r7
 80031e0:	bd80      	pop	{r7, pc}
 80031e2:	bf00      	nop
 80031e4:	24000528 	.word	0x24000528

080031e8 <_close>:

int _close(int fd) {
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b082      	sub	sp, #8
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	db04      	blt.n	8003200 <_close+0x18>
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	2b02      	cmp	r3, #2
 80031fa:	dc01      	bgt.n	8003200 <_close+0x18>
    return 0;
 80031fc:	2300      	movs	r3, #0
 80031fe:	e006      	b.n	800320e <_close+0x26>

  errno = EBADF;
 8003200:	f00c fa50 	bl	800f6a4 <__errno>
 8003204:	4603      	mov	r3, r0
 8003206:	2209      	movs	r2, #9
 8003208:	601a      	str	r2, [r3, #0]
  return -1;
 800320a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800320e:	4618      	mov	r0, r3
 8003210:	3708      	adds	r7, #8
 8003212:	46bd      	mov	sp, r7
 8003214:	bd80      	pop	{r7, pc}
	...

08003218 <_read>:

int _read(int fd, char* ptr, int len) {
 8003218:	b580      	push	{r7, lr}
 800321a:	b086      	sub	sp, #24
 800321c:	af00      	add	r7, sp, #0
 800321e:	60f8      	str	r0, [r7, #12]
 8003220:	60b9      	str	r1, [r7, #8]
 8003222:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDIN_FILENO) {
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	2b00      	cmp	r3, #0
 8003228:	d110      	bne.n	800324c <_read+0x34>
    hstatus = HAL_UART_Receive(gHuart, (uint8_t *) ptr, 1, HAL_MAX_DELAY);
 800322a:	4b0e      	ldr	r3, [pc, #56]	; (8003264 <_read+0x4c>)
 800322c:	6818      	ldr	r0, [r3, #0]
 800322e:	f04f 33ff 	mov.w	r3, #4294967295
 8003232:	2201      	movs	r2, #1
 8003234:	68b9      	ldr	r1, [r7, #8]
 8003236:	f00a faa8 	bl	800d78a <HAL_UART_Receive>
 800323a:	4603      	mov	r3, r0
 800323c:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 800323e:	7dfb      	ldrb	r3, [r7, #23]
 8003240:	2b00      	cmp	r3, #0
 8003242:	d101      	bne.n	8003248 <_read+0x30>
      return 1;
 8003244:	2301      	movs	r3, #1
 8003246:	e008      	b.n	800325a <_read+0x42>
    else
      return EIO;
 8003248:	2305      	movs	r3, #5
 800324a:	e006      	b.n	800325a <_read+0x42>
  }
  errno = EBADF;
 800324c:	f00c fa2a 	bl	800f6a4 <__errno>
 8003250:	4603      	mov	r3, r0
 8003252:	2209      	movs	r2, #9
 8003254:	601a      	str	r2, [r3, #0]
  return -1;
 8003256:	f04f 33ff 	mov.w	r3, #4294967295
}
 800325a:	4618      	mov	r0, r3
 800325c:	3718      	adds	r7, #24
 800325e:	46bd      	mov	sp, r7
 8003260:	bd80      	pop	{r7, pc}
 8003262:	bf00      	nop
 8003264:	24000528 	.word	0x24000528

08003268 <_fstat>:

int _fstat(int fd, struct stat* st) {
 8003268:	b580      	push	{r7, lr}
 800326a:	b082      	sub	sp, #8
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
 8003270:	6039      	str	r1, [r7, #0]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	2b00      	cmp	r3, #0
 8003276:	db08      	blt.n	800328a <_fstat+0x22>
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	2b02      	cmp	r3, #2
 800327c:	dc05      	bgt.n	800328a <_fstat+0x22>
    st->st_mode = S_IFCHR;
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003284:	605a      	str	r2, [r3, #4]
    return 0;
 8003286:	2300      	movs	r3, #0
 8003288:	e005      	b.n	8003296 <_fstat+0x2e>
  }

  errno = EBADF;
 800328a:	f00c fa0b 	bl	800f6a4 <__errno>
 800328e:	4603      	mov	r3, r0
 8003290:	2209      	movs	r2, #9
 8003292:	601a      	str	r2, [r3, #0]
  return 0;
 8003294:	2300      	movs	r3, #0
}
 8003296:	4618      	mov	r0, r3
 8003298:	3708      	adds	r7, #8
 800329a:	46bd      	mov	sp, r7
 800329c:	bd80      	pop	{r7, pc}
	...

080032a0 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80032a4:	4b11      	ldr	r3, [pc, #68]	; (80032ec <MX_RTC_Init+0x4c>)
 80032a6:	4a12      	ldr	r2, [pc, #72]	; (80032f0 <MX_RTC_Init+0x50>)
 80032a8:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80032aa:	4b10      	ldr	r3, [pc, #64]	; (80032ec <MX_RTC_Init+0x4c>)
 80032ac:	2200      	movs	r2, #0
 80032ae:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80032b0:	4b0e      	ldr	r3, [pc, #56]	; (80032ec <MX_RTC_Init+0x4c>)
 80032b2:	227f      	movs	r2, #127	; 0x7f
 80032b4:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80032b6:	4b0d      	ldr	r3, [pc, #52]	; (80032ec <MX_RTC_Init+0x4c>)
 80032b8:	22ff      	movs	r2, #255	; 0xff
 80032ba:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80032bc:	4b0b      	ldr	r3, [pc, #44]	; (80032ec <MX_RTC_Init+0x4c>)
 80032be:	2200      	movs	r2, #0
 80032c0:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80032c2:	4b0a      	ldr	r3, [pc, #40]	; (80032ec <MX_RTC_Init+0x4c>)
 80032c4:	2200      	movs	r2, #0
 80032c6:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80032c8:	4b08      	ldr	r3, [pc, #32]	; (80032ec <MX_RTC_Init+0x4c>)
 80032ca:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80032ce:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80032d0:	4b06      	ldr	r3, [pc, #24]	; (80032ec <MX_RTC_Init+0x4c>)
 80032d2:	2200      	movs	r2, #0
 80032d4:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80032d6:	4805      	ldr	r0, [pc, #20]	; (80032ec <MX_RTC_Init+0x4c>)
 80032d8:	f009 ffc2 	bl	800d260 <HAL_RTC_Init>
 80032dc:	4603      	mov	r3, r0
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d001      	beq.n	80032e6 <MX_RTC_Init+0x46>
  {
    Error_Handler();
 80032e2:	f7fe fa35 	bl	8001750 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80032e6:	bf00      	nop
 80032e8:	bd80      	pop	{r7, pc}
 80032ea:	bf00      	nop
 80032ec:	2400052c 	.word	0x2400052c
 80032f0:	58004000 	.word	0x58004000

080032f4 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b0b2      	sub	sp, #200	; 0xc8
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80032fc:	f107 0308 	add.w	r3, r7, #8
 8003300:	22c0      	movs	r2, #192	; 0xc0
 8003302:	2100      	movs	r1, #0
 8003304:	4618      	mov	r0, r3
 8003306:	f00c f9f7 	bl	800f6f8 <memset>
  if(rtcHandle->Instance==RTC)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	4a10      	ldr	r2, [pc, #64]	; (8003350 <HAL_RTC_MspInit+0x5c>)
 8003310:	4293      	cmp	r3, r2
 8003312:	d119      	bne.n	8003348 <HAL_RTC_MspInit+0x54>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8003314:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8003318:	f04f 0300 	mov.w	r3, #0
 800331c:	e9c7 2302 	strd	r2, r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8003320:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003324:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003328:	f107 0308 	add.w	r3, r7, #8
 800332c:	4618      	mov	r0, r3
 800332e:	f008 f9b7 	bl	800b6a0 <HAL_RCCEx_PeriphCLKConfig>
 8003332:	4603      	mov	r3, r0
 8003334:	2b00      	cmp	r3, #0
 8003336:	d001      	beq.n	800333c <HAL_RTC_MspInit+0x48>
    {
      Error_Handler();
 8003338:	f7fe fa0a 	bl	8001750 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 800333c:	4b05      	ldr	r3, [pc, #20]	; (8003354 <HAL_RTC_MspInit+0x60>)
 800333e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003340:	4a04      	ldr	r2, [pc, #16]	; (8003354 <HAL_RTC_MspInit+0x60>)
 8003342:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003346:	6713      	str	r3, [r2, #112]	; 0x70
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8003348:	bf00      	nop
 800334a:	37c8      	adds	r7, #200	; 0xc8
 800334c:	46bd      	mov	sp, r7
 800334e:	bd80      	pop	{r7, pc}
 8003350:	58004000 	.word	0x58004000
 8003354:	58024400 	.word	0x58024400

08003358 <BSP_I2C4_Init>:
/**
  * @brief  Initializes I2C HAL.
  * @retval BSP status
  */
int32_t BSP_I2C4_Init(void)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b082      	sub	sp, #8
 800335c:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 800335e:	2300      	movs	r3, #0
 8003360:	607b      	str	r3, [r7, #4]

  hbus_i2c4.Instance = BUS_I2C4;
 8003362:	4b16      	ldr	r3, [pc, #88]	; (80033bc <BSP_I2C4_Init+0x64>)
 8003364:	4a16      	ldr	r2, [pc, #88]	; (80033c0 <BSP_I2C4_Init+0x68>)
 8003366:	601a      	str	r2, [r3, #0]

  if (I2c4InitCounter == 0U)
 8003368:	4b16      	ldr	r3, [pc, #88]	; (80033c4 <BSP_I2C4_Init+0x6c>)
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	2b00      	cmp	r3, #0
 800336e:	d11f      	bne.n	80033b0 <BSP_I2C4_Init+0x58>
  {
    I2c4InitCounter++;
 8003370:	4b14      	ldr	r3, [pc, #80]	; (80033c4 <BSP_I2C4_Init+0x6c>)
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	3301      	adds	r3, #1
 8003376:	4a13      	ldr	r2, [pc, #76]	; (80033c4 <BSP_I2C4_Init+0x6c>)
 8003378:	6013      	str	r3, [r2, #0]

    if (HAL_I2C_GetState(&hbus_i2c4) == HAL_I2C_STATE_RESET)
 800337a:	4810      	ldr	r0, [pc, #64]	; (80033bc <BSP_I2C4_Init+0x64>)
 800337c:	f006 fa2a 	bl	80097d4 <HAL_I2C_GetState>
 8003380:	4603      	mov	r3, r0
 8003382:	2b00      	cmp	r3, #0
 8003384:	d114      	bne.n	80033b0 <BSP_I2C4_Init+0x58>
        BspI2cSemaphore = osSemaphoreCreate(osSemaphore(BSP_I2C_SEM), 1);
      }
#endif
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 0)
      /* Init the I2C4 Msp */
      I2C4_MspInit(&hbus_i2c4);
 8003386:	480d      	ldr	r0, [pc, #52]	; (80033bc <BSP_I2C4_Init+0x64>)
 8003388:	f000 fb60 	bl	8003a4c <I2C4_MspInit>
        }
      }
      if (ret == BSP_ERROR_NONE)
      {
#endif
        if (MX_I2C4_Init(&hbus_i2c4, I2C_GetTiming(HAL_RCC_GetPCLK2Freq(), BUS_I2C4_FREQUENCY)) != HAL_OK)
 800338c:	f008 f972 	bl	800b674 <HAL_RCC_GetPCLK2Freq>
 8003390:	4603      	mov	r3, r0
 8003392:	490d      	ldr	r1, [pc, #52]	; (80033c8 <BSP_I2C4_Init+0x70>)
 8003394:	4618      	mov	r0, r3
 8003396:	f000 f8e3 	bl	8003560 <I2C_GetTiming>
 800339a:	4603      	mov	r3, r0
 800339c:	4619      	mov	r1, r3
 800339e:	4807      	ldr	r0, [pc, #28]	; (80033bc <BSP_I2C4_Init+0x64>)
 80033a0:	f000 f838 	bl	8003414 <MX_I2C4_Init>
 80033a4:	4603      	mov	r3, r0
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d002      	beq.n	80033b0 <BSP_I2C4_Init+0x58>
        {
          ret = BSP_ERROR_BUS_FAILURE;
 80033aa:	f06f 0307 	mvn.w	r3, #7
 80033ae:	607b      	str	r3, [r7, #4]
      }
#endif
    }
  }

  return ret;
 80033b0:	687b      	ldr	r3, [r7, #4]
}
 80033b2:	4618      	mov	r0, r3
 80033b4:	3708      	adds	r7, #8
 80033b6:	46bd      	mov	sp, r7
 80033b8:	bd80      	pop	{r7, pc}
 80033ba:	bf00      	nop
 80033bc:	24000f5c 	.word	0x24000f5c
 80033c0:	58001c00 	.word	0x58001c00
 80033c4:	24000554 	.word	0x24000554
 80033c8:	000186a0 	.word	0x000186a0

080033cc <BSP_I2C4_DeInit>:
/**
  * @brief  DeInitializes I2C HAL.
  * @retval BSP status
  */
int32_t BSP_I2C4_DeInit(void)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b082      	sub	sp, #8
 80033d0:	af00      	add	r7, sp, #0
  int32_t ret  = BSP_ERROR_NONE;
 80033d2:	2300      	movs	r3, #0
 80033d4:	607b      	str	r3, [r7, #4]

  I2c4InitCounter--;
 80033d6:	4b0d      	ldr	r3, [pc, #52]	; (800340c <BSP_I2C4_DeInit+0x40>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	3b01      	subs	r3, #1
 80033dc:	4a0b      	ldr	r2, [pc, #44]	; (800340c <BSP_I2C4_DeInit+0x40>)
 80033de:	6013      	str	r3, [r2, #0]

  if (I2c4InitCounter == 0U)
 80033e0:	4b0a      	ldr	r3, [pc, #40]	; (800340c <BSP_I2C4_DeInit+0x40>)
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d10b      	bne.n	8003400 <BSP_I2C4_DeInit+0x34>
  {
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 0)
    I2C4_MspDeInit(&hbus_i2c4);
 80033e8:	4809      	ldr	r0, [pc, #36]	; (8003410 <BSP_I2C4_DeInit+0x44>)
 80033ea:	f000 fb9b 	bl	8003b24 <I2C4_MspDeInit>
#endif /* (USE_HAL_I2C_REGISTER_CALLBACKS == 0) */

    /* Init the I2C */
    if (HAL_I2C_DeInit(&hbus_i2c4) != HAL_OK)
 80033ee:	4808      	ldr	r0, [pc, #32]	; (8003410 <BSP_I2C4_DeInit+0x44>)
 80033f0:	f005 ff7e 	bl	80092f0 <HAL_I2C_DeInit>
 80033f4:	4603      	mov	r3, r0
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d002      	beq.n	8003400 <BSP_I2C4_DeInit+0x34>
    {
      ret = BSP_ERROR_BUS_FAILURE;
 80033fa:	f06f 0307 	mvn.w	r3, #7
 80033fe:	607b      	str	r3, [r7, #4]
    }
  }

  return ret;
 8003400:	687b      	ldr	r3, [r7, #4]
}
 8003402:	4618      	mov	r0, r3
 8003404:	3708      	adds	r7, #8
 8003406:	46bd      	mov	sp, r7
 8003408:	bd80      	pop	{r7, pc}
 800340a:	bf00      	nop
 800340c:	24000554 	.word	0x24000554
 8003410:	24000f5c 	.word	0x24000f5c

08003414 <MX_I2C4_Init>:
  * @param  hI2c I2C handle
  * @param  timing I2C timing
  * @retval HAL status
  */
__weak HAL_StatusTypeDef MX_I2C4_Init(I2C_HandleTypeDef *hI2c, uint32_t timing)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b084      	sub	sp, #16
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
 800341c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800341e:	2300      	movs	r3, #0
 8003420:	73fb      	strb	r3, [r7, #15]

  hI2c->Init.Timing           = timing;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	683a      	ldr	r2, [r7, #0]
 8003426:	605a      	str	r2, [r3, #4]
  hI2c->Init.OwnAddress1      = 0;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2200      	movs	r2, #0
 800342c:	609a      	str	r2, [r3, #8]
  hI2c->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	2201      	movs	r2, #1
 8003432:	60da      	str	r2, [r3, #12]
  hI2c->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	2200      	movs	r2, #0
 8003438:	611a      	str	r2, [r3, #16]
  hI2c->Init.OwnAddress2      = 0;
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	2200      	movs	r2, #0
 800343e:	615a      	str	r2, [r3, #20]
  hI2c->Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2200      	movs	r2, #0
 8003444:	619a      	str	r2, [r3, #24]
  hI2c->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	2200      	movs	r2, #0
 800344a:	61da      	str	r2, [r3, #28]
  hI2c->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	2200      	movs	r2, #0
 8003450:	621a      	str	r2, [r3, #32]

  if (HAL_I2C_Init(hI2c) != HAL_OK)
 8003452:	6878      	ldr	r0, [r7, #4]
 8003454:	f005 febc 	bl	80091d0 <HAL_I2C_Init>
 8003458:	4603      	mov	r3, r0
 800345a:	2b00      	cmp	r3, #0
 800345c:	d002      	beq.n	8003464 <MX_I2C4_Init+0x50>
  {
    status = HAL_ERROR;
 800345e:	2301      	movs	r3, #1
 8003460:	73fb      	strb	r3, [r7, #15]
 8003462:	e014      	b.n	800348e <MX_I2C4_Init+0x7a>
  }
  else
  {
    uint32_t analog_filter;

    analog_filter = I2C_ANALOGFILTER_ENABLE;
 8003464:	2300      	movs	r3, #0
 8003466:	60bb      	str	r3, [r7, #8]
    if (HAL_I2CEx_ConfigAnalogFilter(hI2c, analog_filter) != HAL_OK)
 8003468:	68b9      	ldr	r1, [r7, #8]
 800346a:	6878      	ldr	r0, [r7, #4]
 800346c:	f006 fc84 	bl	8009d78 <HAL_I2CEx_ConfigAnalogFilter>
 8003470:	4603      	mov	r3, r0
 8003472:	2b00      	cmp	r3, #0
 8003474:	d002      	beq.n	800347c <MX_I2C4_Init+0x68>
    {
      status = HAL_ERROR;
 8003476:	2301      	movs	r3, #1
 8003478:	73fb      	strb	r3, [r7, #15]
 800347a:	e008      	b.n	800348e <MX_I2C4_Init+0x7a>
    }
    else
    {
      if (HAL_I2CEx_ConfigDigitalFilter(hI2c, I2C_DIGITAL_FILTER_COEF) != HAL_OK)
 800347c:	2100      	movs	r1, #0
 800347e:	6878      	ldr	r0, [r7, #4]
 8003480:	f006 fcc5 	bl	8009e0e <HAL_I2CEx_ConfigDigitalFilter>
 8003484:	4603      	mov	r3, r0
 8003486:	2b00      	cmp	r3, #0
 8003488:	d001      	beq.n	800348e <MX_I2C4_Init+0x7a>
      {
        status = HAL_ERROR;
 800348a:	2301      	movs	r3, #1
 800348c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }

  return status;
 800348e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003490:	4618      	mov	r0, r3
 8003492:	3710      	adds	r7, #16
 8003494:	46bd      	mov	sp, r7
 8003496:	bd80      	pop	{r7, pc}

08003498 <BSP_I2C4_WriteReg16>:
  * @param  pData  The target register value to be written
  * @param  Length buffer size to be written
  * @retval BSP status
  */
int32_t BSP_I2C4_WriteReg16(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 8003498:	b580      	push	{r7, lr}
 800349a:	b088      	sub	sp, #32
 800349c:	af02      	add	r7, sp, #8
 800349e:	60ba      	str	r2, [r7, #8]
 80034a0:	461a      	mov	r2, r3
 80034a2:	4603      	mov	r3, r0
 80034a4:	81fb      	strh	r3, [r7, #14]
 80034a6:	460b      	mov	r3, r1
 80034a8:	81bb      	strh	r3, [r7, #12]
 80034aa:	4613      	mov	r3, r2
 80034ac:	80fb      	strh	r3, [r7, #6]
  int32_t ret;
 #if defined(BSP_USE_CMSIS_OS)
  /* Get semaphore to prevent multiple I2C access */
  osSemaphoreWait(BspI2cSemaphore, osWaitForever);
#endif
  if(I2C4_WriteReg(DevAddr, Reg, I2C_MEMADD_SIZE_16BIT, pData, Length) == 0)
 80034ae:	89b9      	ldrh	r1, [r7, #12]
 80034b0:	89f8      	ldrh	r0, [r7, #14]
 80034b2:	88fb      	ldrh	r3, [r7, #6]
 80034b4:	9300      	str	r3, [sp, #0]
 80034b6:	68bb      	ldr	r3, [r7, #8]
 80034b8:	2202      	movs	r2, #2
 80034ba:	f000 fb57 	bl	8003b6c <I2C4_WriteReg>
 80034be:	4603      	mov	r3, r0
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d102      	bne.n	80034ca <BSP_I2C4_WriteReg16+0x32>
  {
    ret = BSP_ERROR_NONE;
 80034c4:	2300      	movs	r3, #0
 80034c6:	617b      	str	r3, [r7, #20]
 80034c8:	e00c      	b.n	80034e4 <BSP_I2C4_WriteReg16+0x4c>
  }
  else
  {
    if( HAL_I2C_GetError(&hbus_i2c4) == HAL_I2C_ERROR_AF)
 80034ca:	4809      	ldr	r0, [pc, #36]	; (80034f0 <BSP_I2C4_WriteReg16+0x58>)
 80034cc:	f006 f990 	bl	80097f0 <HAL_I2C_GetError>
 80034d0:	4603      	mov	r3, r0
 80034d2:	2b04      	cmp	r3, #4
 80034d4:	d103      	bne.n	80034de <BSP_I2C4_WriteReg16+0x46>
    {
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 80034d6:	f06f 0365 	mvn.w	r3, #101	; 0x65
 80034da:	617b      	str	r3, [r7, #20]
 80034dc:	e002      	b.n	80034e4 <BSP_I2C4_WriteReg16+0x4c>
    }
    else
    {
      ret =  BSP_ERROR_PERIPH_FAILURE;
 80034de:	f06f 0303 	mvn.w	r3, #3
 80034e2:	617b      	str	r3, [r7, #20]
  }
#if defined(BSP_USE_CMSIS_OS)
  /* Release semaphore to prevent multiple I2C access */
  osSemaphoreRelease(BspI2cSemaphore);
#endif
  return ret;
 80034e4:	697b      	ldr	r3, [r7, #20]
}
 80034e6:	4618      	mov	r0, r3
 80034e8:	3718      	adds	r7, #24
 80034ea:	46bd      	mov	sp, r7
 80034ec:	bd80      	pop	{r7, pc}
 80034ee:	bf00      	nop
 80034f0:	24000f5c 	.word	0x24000f5c

080034f4 <BSP_I2C4_ReadReg16>:
  * @param  pData   Pointer to data buffer
  * @param  Length  Length of the data
  * @retval BSP status
  */
int32_t BSP_I2C4_ReadReg16(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b088      	sub	sp, #32
 80034f8:	af02      	add	r7, sp, #8
 80034fa:	60ba      	str	r2, [r7, #8]
 80034fc:	461a      	mov	r2, r3
 80034fe:	4603      	mov	r3, r0
 8003500:	81fb      	strh	r3, [r7, #14]
 8003502:	460b      	mov	r3, r1
 8003504:	81bb      	strh	r3, [r7, #12]
 8003506:	4613      	mov	r3, r2
 8003508:	80fb      	strh	r3, [r7, #6]
  int32_t ret;
#if defined(BSP_USE_CMSIS_OS)
  /* Get semaphore to prevent multiple I2C access */
  osSemaphoreWait(BspI2cSemaphore, osWaitForever);
#endif
  if(I2C4_ReadReg(DevAddr, Reg, I2C_MEMADD_SIZE_16BIT, pData, Length) == 0)
 800350a:	89b9      	ldrh	r1, [r7, #12]
 800350c:	89f8      	ldrh	r0, [r7, #14]
 800350e:	88fb      	ldrh	r3, [r7, #6]
 8003510:	9300      	str	r3, [sp, #0]
 8003512:	68bb      	ldr	r3, [r7, #8]
 8003514:	2202      	movs	r2, #2
 8003516:	f000 fb4f 	bl	8003bb8 <I2C4_ReadReg>
 800351a:	4603      	mov	r3, r0
 800351c:	2b00      	cmp	r3, #0
 800351e:	d102      	bne.n	8003526 <BSP_I2C4_ReadReg16+0x32>
  {
    ret = BSP_ERROR_NONE;
 8003520:	2300      	movs	r3, #0
 8003522:	617b      	str	r3, [r7, #20]
 8003524:	e00c      	b.n	8003540 <BSP_I2C4_ReadReg16+0x4c>
  }
  else
  {
    if( HAL_I2C_GetError(&hbus_i2c4) == HAL_I2C_ERROR_AF)
 8003526:	4809      	ldr	r0, [pc, #36]	; (800354c <BSP_I2C4_ReadReg16+0x58>)
 8003528:	f006 f962 	bl	80097f0 <HAL_I2C_GetError>
 800352c:	4603      	mov	r3, r0
 800352e:	2b04      	cmp	r3, #4
 8003530:	d103      	bne.n	800353a <BSP_I2C4_ReadReg16+0x46>
    {
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 8003532:	f06f 0365 	mvn.w	r3, #101	; 0x65
 8003536:	617b      	str	r3, [r7, #20]
 8003538:	e002      	b.n	8003540 <BSP_I2C4_ReadReg16+0x4c>
    }
    else
    {
      ret =  BSP_ERROR_PERIPH_FAILURE;
 800353a:	f06f 0303 	mvn.w	r3, #3
 800353e:	617b      	str	r3, [r7, #20]
  }
#if defined(BSP_USE_CMSIS_OS)
  /* Release semaphore to prevent multiple I2C access */
  osSemaphoreRelease(BspI2cSemaphore);
#endif
  return ret;
 8003540:	697b      	ldr	r3, [r7, #20]
}
 8003542:	4618      	mov	r0, r3
 8003544:	3718      	adds	r7, #24
 8003546:	46bd      	mov	sp, r7
 8003548:	bd80      	pop	{r7, pc}
 800354a:	bf00      	nop
 800354c:	24000f5c 	.word	0x24000f5c

08003550 <BSP_GetTick>:
/**
  * @brief  Delay function
  * @retval Tick value
  */
int32_t BSP_GetTick(void)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	af00      	add	r7, sp, #0
  return (int32_t)HAL_GetTick();
 8003554:	f000 ffd4 	bl	8004500 <HAL_GetTick>
 8003558:	4603      	mov	r3, r0
}
 800355a:	4618      	mov	r0, r3
 800355c:	bd80      	pop	{r7, pc}
	...

08003560 <I2C_GetTiming>:
  * @param  clock_src_freq I2C clock source in Hz.
  * @param  i2c_freq Required I2C clock in Hz.
  * @retval I2C timing or 0 in case of error.
  */
static uint32_t I2C_GetTiming(uint32_t clock_src_freq, uint32_t i2c_freq)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	b086      	sub	sp, #24
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
 8003568:	6039      	str	r1, [r7, #0]
  uint32_t ret = 0;
 800356a:	2300      	movs	r3, #0
 800356c:	617b      	str	r3, [r7, #20]
  uint32_t speed;
  uint32_t idx;

  if((clock_src_freq != 0U) && (i2c_freq != 0U))
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	2b00      	cmp	r3, #0
 8003572:	d06b      	beq.n	800364c <I2C_GetTiming+0xec>
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	2b00      	cmp	r3, #0
 8003578:	d068      	beq.n	800364c <I2C_GetTiming+0xec>
  {
    for ( speed = 0 ; speed <=  (uint32_t)I2C_SPEED_FREQ_FAST_PLUS ; speed++)
 800357a:	2300      	movs	r3, #0
 800357c:	613b      	str	r3, [r7, #16]
 800357e:	e060      	b.n	8003642 <I2C_GetTiming+0xe2>
    {
      if ((i2c_freq >= I2C_Charac[speed].freq_min) &&
 8003580:	4a35      	ldr	r2, [pc, #212]	; (8003658 <I2C_GetTiming+0xf8>)
 8003582:	693b      	ldr	r3, [r7, #16]
 8003584:	212c      	movs	r1, #44	; 0x2c
 8003586:	fb01 f303 	mul.w	r3, r1, r3
 800358a:	4413      	add	r3, r2
 800358c:	3304      	adds	r3, #4
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	683a      	ldr	r2, [r7, #0]
 8003592:	429a      	cmp	r2, r3
 8003594:	d352      	bcc.n	800363c <I2C_GetTiming+0xdc>
          (i2c_freq <= I2C_Charac[speed].freq_max))
 8003596:	4a30      	ldr	r2, [pc, #192]	; (8003658 <I2C_GetTiming+0xf8>)
 8003598:	693b      	ldr	r3, [r7, #16]
 800359a:	212c      	movs	r1, #44	; 0x2c
 800359c:	fb01 f303 	mul.w	r3, r1, r3
 80035a0:	4413      	add	r3, r2
 80035a2:	3308      	adds	r3, #8
 80035a4:	681b      	ldr	r3, [r3, #0]
      if ((i2c_freq >= I2C_Charac[speed].freq_min) &&
 80035a6:	683a      	ldr	r2, [r7, #0]
 80035a8:	429a      	cmp	r2, r3
 80035aa:	d847      	bhi.n	800363c <I2C_GetTiming+0xdc>
      {
        I2C_Compute_PRESC_SCLDEL_SDADEL(clock_src_freq, speed);
 80035ac:	6939      	ldr	r1, [r7, #16]
 80035ae:	6878      	ldr	r0, [r7, #4]
 80035b0:	f000 f856 	bl	8003660 <I2C_Compute_PRESC_SCLDEL_SDADEL>
        idx = I2C_Compute_SCLL_SCLH(clock_src_freq, speed);
 80035b4:	6939      	ldr	r1, [r7, #16]
 80035b6:	6878      	ldr	r0, [r7, #4]
 80035b8:	f000 f940 	bl	800383c <I2C_Compute_SCLL_SCLH>
 80035bc:	60f8      	str	r0, [r7, #12]

        if (idx < I2C_VALID_TIMING_NBR)
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	2b7f      	cmp	r3, #127	; 0x7f
 80035c2:	d842      	bhi.n	800364a <I2C_GetTiming+0xea>
        {
          ret = ((I2c_valid_timing[idx].presc  & 0x0FU) << 28) |\
 80035c4:	4925      	ldr	r1, [pc, #148]	; (800365c <I2C_GetTiming+0xfc>)
 80035c6:	68fa      	ldr	r2, [r7, #12]
 80035c8:	4613      	mov	r3, r2
 80035ca:	009b      	lsls	r3, r3, #2
 80035cc:	4413      	add	r3, r2
 80035ce:	009b      	lsls	r3, r3, #2
 80035d0:	440b      	add	r3, r1
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	0719      	lsls	r1, r3, #28
                ((I2c_valid_timing[idx].tscldel & 0x0FU) << 20) |\
 80035d6:	4821      	ldr	r0, [pc, #132]	; (800365c <I2C_GetTiming+0xfc>)
 80035d8:	68fa      	ldr	r2, [r7, #12]
 80035da:	4613      	mov	r3, r2
 80035dc:	009b      	lsls	r3, r3, #2
 80035de:	4413      	add	r3, r2
 80035e0:	009b      	lsls	r3, r3, #2
 80035e2:	4403      	add	r3, r0
 80035e4:	3304      	adds	r3, #4
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	051b      	lsls	r3, r3, #20
 80035ea:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
          ret = ((I2c_valid_timing[idx].presc  & 0x0FU) << 28) |\
 80035ee:	4319      	orrs	r1, r3
                ((I2c_valid_timing[idx].tsdadel & 0x0FU) << 16) |\
 80035f0:	481a      	ldr	r0, [pc, #104]	; (800365c <I2C_GetTiming+0xfc>)
 80035f2:	68fa      	ldr	r2, [r7, #12]
 80035f4:	4613      	mov	r3, r2
 80035f6:	009b      	lsls	r3, r3, #2
 80035f8:	4413      	add	r3, r2
 80035fa:	009b      	lsls	r3, r3, #2
 80035fc:	4403      	add	r3, r0
 80035fe:	3308      	adds	r3, #8
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	041b      	lsls	r3, r3, #16
 8003604:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
                ((I2c_valid_timing[idx].tscldel & 0x0FU) << 20) |\
 8003608:	4319      	orrs	r1, r3
                ((I2c_valid_timing[idx].sclh & 0xFFU) << 8) |\
 800360a:	4814      	ldr	r0, [pc, #80]	; (800365c <I2C_GetTiming+0xfc>)
 800360c:	68fa      	ldr	r2, [r7, #12]
 800360e:	4613      	mov	r3, r2
 8003610:	009b      	lsls	r3, r3, #2
 8003612:	4413      	add	r3, r2
 8003614:	009b      	lsls	r3, r3, #2
 8003616:	4403      	add	r3, r0
 8003618:	330c      	adds	r3, #12
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	021b      	lsls	r3, r3, #8
 800361e:	b29b      	uxth	r3, r3
                ((I2c_valid_timing[idx].tsdadel & 0x0FU) << 16) |\
 8003620:	4319      	orrs	r1, r3
                ((I2c_valid_timing[idx].scll & 0xFFU) << 0);
 8003622:	480e      	ldr	r0, [pc, #56]	; (800365c <I2C_GetTiming+0xfc>)
 8003624:	68fa      	ldr	r2, [r7, #12]
 8003626:	4613      	mov	r3, r2
 8003628:	009b      	lsls	r3, r3, #2
 800362a:	4413      	add	r3, r2
 800362c:	009b      	lsls	r3, r3, #2
 800362e:	4403      	add	r3, r0
 8003630:	3310      	adds	r3, #16
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	b2db      	uxtb	r3, r3
          ret = ((I2c_valid_timing[idx].presc  & 0x0FU) << 28) |\
 8003636:	430b      	orrs	r3, r1
 8003638:	617b      	str	r3, [r7, #20]
        }
        break;
 800363a:	e006      	b.n	800364a <I2C_GetTiming+0xea>
    for ( speed = 0 ; speed <=  (uint32_t)I2C_SPEED_FREQ_FAST_PLUS ; speed++)
 800363c:	693b      	ldr	r3, [r7, #16]
 800363e:	3301      	adds	r3, #1
 8003640:	613b      	str	r3, [r7, #16]
 8003642:	693b      	ldr	r3, [r7, #16]
 8003644:	2b02      	cmp	r3, #2
 8003646:	d99b      	bls.n	8003580 <I2C_GetTiming+0x20>
 8003648:	e000      	b.n	800364c <I2C_GetTiming+0xec>
        break;
 800364a:	bf00      	nop
      }
    }
  }

  return ret;
 800364c:	697b      	ldr	r3, [r7, #20]
}
 800364e:	4618      	mov	r0, r3
 8003650:	3718      	adds	r7, #24
 8003652:	46bd      	mov	sp, r7
 8003654:	bd80      	pop	{r7, pc}
 8003656:	bf00      	nop
 8003658:	080104f0 	.word	0x080104f0
 800365c:	24000558 	.word	0x24000558

08003660 <I2C_Compute_PRESC_SCLDEL_SDADEL>:
  * @param  clock_src_freq I2C source clock in HZ.
  * @param  I2C_speed I2C frequency (index).
  * @retval None.
  */
static void I2C_Compute_PRESC_SCLDEL_SDADEL(uint32_t clock_src_freq, uint32_t I2C_speed)
{
 8003660:	b480      	push	{r7}
 8003662:	b08f      	sub	sp, #60	; 0x3c
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
 8003668:	6039      	str	r1, [r7, #0]
  uint32_t prev_presc = I2C_PRESC_MAX;
 800366a:	2310      	movs	r3, #16
 800366c:	637b      	str	r3, [r7, #52]	; 0x34
  int32_t  tsdadel_min, tsdadel_max;
  int32_t  tscldel_min;
  uint32_t presc, scldel, sdadel;
  uint32_t tafdel_min, tafdel_max;

  ti2cclk   = (SEC2NSEC + (clock_src_freq / 2U))/ clock_src_freq;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	085a      	lsrs	r2, r3, #1
 8003672:	4b6e      	ldr	r3, [pc, #440]	; (800382c <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1cc>)
 8003674:	4413      	add	r3, r2
 8003676:	687a      	ldr	r2, [r7, #4]
 8003678:	fbb3 f3f2 	udiv	r3, r3, r2
 800367c:	61fb      	str	r3, [r7, #28]

  tafdel_min = I2C_ANALOG_FILTER_DELAY_MIN;
 800367e:	2332      	movs	r3, #50	; 0x32
 8003680:	61bb      	str	r3, [r7, #24]
  tafdel_max = I2C_ANALOG_FILTER_DELAY_MAX;
 8003682:	f44f 7382 	mov.w	r3, #260	; 0x104
 8003686:	617b      	str	r3, [r7, #20]
  /* tDNF = DNF x tI2CCLK
     tPRESC = (PRESC+1) x tI2CCLK
     SDADEL >= {tf +tHD;DAT(min) - tAF(min) - tDNF - [3 x tI2CCLK]} / {tPRESC}
     SDADEL <= {tVD;DAT(max) - tr - tAF(max) - tDNF- [4 x tI2CCLK]} / {tPRESC} */

  tsdadel_min = (int32_t)I2C_Charac[I2C_speed].tfall + (int32_t)I2C_Charac[I2C_speed].hddat_min -
 8003688:	4a69      	ldr	r2, [pc, #420]	; (8003830 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 800368a:	683b      	ldr	r3, [r7, #0]
 800368c:	212c      	movs	r1, #44	; 0x2c
 800368e:	fb01 f303 	mul.w	r3, r1, r3
 8003692:	4413      	add	r3, r2
 8003694:	3324      	adds	r3, #36	; 0x24
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	4618      	mov	r0, r3
 800369a:	4a65      	ldr	r2, [pc, #404]	; (8003830 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 800369c:	683b      	ldr	r3, [r7, #0]
 800369e:	212c      	movs	r1, #44	; 0x2c
 80036a0:	fb01 f303 	mul.w	r3, r1, r3
 80036a4:	4413      	add	r3, r2
 80036a6:	330c      	adds	r3, #12
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	18c2      	adds	r2, r0, r3
    (int32_t)tafdel_min - (int32_t)(((int32_t)I2C_Charac[I2C_speed].dnf + 3) * (int32_t)ti2cclk);
 80036ac:	69bb      	ldr	r3, [r7, #24]
  tsdadel_min = (int32_t)I2C_Charac[I2C_speed].tfall + (int32_t)I2C_Charac[I2C_speed].hddat_min -
 80036ae:	1ad2      	subs	r2, r2, r3
    (int32_t)tafdel_min - (int32_t)(((int32_t)I2C_Charac[I2C_speed].dnf + 3) * (int32_t)ti2cclk);
 80036b0:	495f      	ldr	r1, [pc, #380]	; (8003830 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	202c      	movs	r0, #44	; 0x2c
 80036b6:	fb00 f303 	mul.w	r3, r0, r3
 80036ba:	440b      	add	r3, r1
 80036bc:	3328      	adds	r3, #40	; 0x28
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	3303      	adds	r3, #3
 80036c2:	69f9      	ldr	r1, [r7, #28]
 80036c4:	fb01 f303 	mul.w	r3, r1, r3
  tsdadel_min = (int32_t)I2C_Charac[I2C_speed].tfall + (int32_t)I2C_Charac[I2C_speed].hddat_min -
 80036c8:	1ad3      	subs	r3, r2, r3
 80036ca:	633b      	str	r3, [r7, #48]	; 0x30

  tsdadel_max = (int32_t)I2C_Charac[I2C_speed].vddat_max - (int32_t)I2C_Charac[I2C_speed].trise -
 80036cc:	4a58      	ldr	r2, [pc, #352]	; (8003830 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 80036ce:	683b      	ldr	r3, [r7, #0]
 80036d0:	212c      	movs	r1, #44	; 0x2c
 80036d2:	fb01 f303 	mul.w	r3, r1, r3
 80036d6:	4413      	add	r3, r2
 80036d8:	3310      	adds	r3, #16
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	4618      	mov	r0, r3
 80036de:	4a54      	ldr	r2, [pc, #336]	; (8003830 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	212c      	movs	r1, #44	; 0x2c
 80036e4:	fb01 f303 	mul.w	r3, r1, r3
 80036e8:	4413      	add	r3, r2
 80036ea:	3320      	adds	r3, #32
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	1ac2      	subs	r2, r0, r3
    (int32_t)tafdel_max - (int32_t)(((int32_t)I2C_Charac[I2C_speed].dnf + 4) * (int32_t)ti2cclk);
 80036f0:	697b      	ldr	r3, [r7, #20]
  tsdadel_max = (int32_t)I2C_Charac[I2C_speed].vddat_max - (int32_t)I2C_Charac[I2C_speed].trise -
 80036f2:	1ad2      	subs	r2, r2, r3
    (int32_t)tafdel_max - (int32_t)(((int32_t)I2C_Charac[I2C_speed].dnf + 4) * (int32_t)ti2cclk);
 80036f4:	494e      	ldr	r1, [pc, #312]	; (8003830 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	202c      	movs	r0, #44	; 0x2c
 80036fa:	fb00 f303 	mul.w	r3, r0, r3
 80036fe:	440b      	add	r3, r1
 8003700:	3328      	adds	r3, #40	; 0x28
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	3304      	adds	r3, #4
 8003706:	69f9      	ldr	r1, [r7, #28]
 8003708:	fb01 f303 	mul.w	r3, r1, r3
  tsdadel_max = (int32_t)I2C_Charac[I2C_speed].vddat_max - (int32_t)I2C_Charac[I2C_speed].trise -
 800370c:	1ad3      	subs	r3, r2, r3
 800370e:	62fb      	str	r3, [r7, #44]	; 0x2c


  /* {[tr+ tSU;DAT(min)] / [tPRESC]} - 1 <= SCLDEL */
  tscldel_min = (int32_t)I2C_Charac[I2C_speed].trise + (int32_t)I2C_Charac[I2C_speed].sudat_min;
 8003710:	4a47      	ldr	r2, [pc, #284]	; (8003830 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	212c      	movs	r1, #44	; 0x2c
 8003716:	fb01 f303 	mul.w	r3, r1, r3
 800371a:	4413      	add	r3, r2
 800371c:	3320      	adds	r3, #32
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	4618      	mov	r0, r3
 8003722:	4a43      	ldr	r2, [pc, #268]	; (8003830 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	212c      	movs	r1, #44	; 0x2c
 8003728:	fb01 f303 	mul.w	r3, r1, r3
 800372c:	4413      	add	r3, r2
 800372e:	3314      	adds	r3, #20
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	4403      	add	r3, r0
 8003734:	613b      	str	r3, [r7, #16]

  if (tsdadel_min <= 0)
 8003736:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003738:	2b00      	cmp	r3, #0
 800373a:	dc01      	bgt.n	8003740 <I2C_Compute_PRESC_SCLDEL_SDADEL+0xe0>
  {
    tsdadel_min = 0;
 800373c:	2300      	movs	r3, #0
 800373e:	633b      	str	r3, [r7, #48]	; 0x30
  }

  if (tsdadel_max <= 0)
 8003740:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003742:	2b00      	cmp	r3, #0
 8003744:	dc01      	bgt.n	800374a <I2C_Compute_PRESC_SCLDEL_SDADEL+0xea>
  {
    tsdadel_max = 0;
 8003746:	2300      	movs	r3, #0
 8003748:	62fb      	str	r3, [r7, #44]	; 0x2c
  }

  for (presc = 0; presc < I2C_PRESC_MAX; presc++)
 800374a:	2300      	movs	r3, #0
 800374c:	62bb      	str	r3, [r7, #40]	; 0x28
 800374e:	e062      	b.n	8003816 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1b6>
  {
    for (scldel = 0; scldel < I2C_SCLDEL_MAX; scldel++)
 8003750:	2300      	movs	r3, #0
 8003752:	627b      	str	r3, [r7, #36]	; 0x24
 8003754:	e059      	b.n	800380a <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1aa>
    {
      /* TSCLDEL = (SCLDEL+1) * (PRESC+1) * TI2CCLK */
      uint32_t tscldel = (scldel + 1U) * (presc + 1U) * ti2cclk;
 8003756:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003758:	3301      	adds	r3, #1
 800375a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800375c:	3201      	adds	r2, #1
 800375e:	fb03 f202 	mul.w	r2, r3, r2
 8003762:	69fb      	ldr	r3, [r7, #28]
 8003764:	fb02 f303 	mul.w	r3, r2, r3
 8003768:	60fb      	str	r3, [r7, #12]

      if (tscldel >= (uint32_t)tscldel_min)
 800376a:	693b      	ldr	r3, [r7, #16]
 800376c:	68fa      	ldr	r2, [r7, #12]
 800376e:	429a      	cmp	r2, r3
 8003770:	d348      	bcc.n	8003804 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1a4>
      {
        for (sdadel = 0; sdadel < I2C_SDADEL_MAX; sdadel++)
 8003772:	2300      	movs	r3, #0
 8003774:	623b      	str	r3, [r7, #32]
 8003776:	e042      	b.n	80037fe <I2C_Compute_PRESC_SCLDEL_SDADEL+0x19e>
        {
          /* TSDADEL = SDADEL * (PRESC+1) * TI2CCLK */
          uint32_t tsdadel = (sdadel * (presc + 1U)) * ti2cclk;
 8003778:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800377a:	3301      	adds	r3, #1
 800377c:	6a3a      	ldr	r2, [r7, #32]
 800377e:	fb03 f202 	mul.w	r2, r3, r2
 8003782:	69fb      	ldr	r3, [r7, #28]
 8003784:	fb02 f303 	mul.w	r3, r2, r3
 8003788:	60bb      	str	r3, [r7, #8]

          if ((tsdadel >= (uint32_t)tsdadel_min) && (tsdadel <= (uint32_t)tsdadel_max))
 800378a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800378c:	68ba      	ldr	r2, [r7, #8]
 800378e:	429a      	cmp	r2, r3
 8003790:	d332      	bcc.n	80037f8 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x198>
 8003792:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003794:	68ba      	ldr	r2, [r7, #8]
 8003796:	429a      	cmp	r2, r3
 8003798:	d82e      	bhi.n	80037f8 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x198>
          {
            if(presc != prev_presc)
 800379a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800379c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800379e:	429a      	cmp	r2, r3
 80037a0:	d02a      	beq.n	80037f8 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x198>
            {
              I2c_valid_timing[I2c_valid_timing_nbr].presc = presc;
 80037a2:	4b24      	ldr	r3, [pc, #144]	; (8003834 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 80037a4:	681a      	ldr	r2, [r3, #0]
 80037a6:	4924      	ldr	r1, [pc, #144]	; (8003838 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d8>)
 80037a8:	4613      	mov	r3, r2
 80037aa:	009b      	lsls	r3, r3, #2
 80037ac:	4413      	add	r3, r2
 80037ae:	009b      	lsls	r3, r3, #2
 80037b0:	440b      	add	r3, r1
 80037b2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80037b4:	601a      	str	r2, [r3, #0]
              I2c_valid_timing[I2c_valid_timing_nbr].tscldel = scldel;
 80037b6:	4b1f      	ldr	r3, [pc, #124]	; (8003834 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 80037b8:	681a      	ldr	r2, [r3, #0]
 80037ba:	491f      	ldr	r1, [pc, #124]	; (8003838 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d8>)
 80037bc:	4613      	mov	r3, r2
 80037be:	009b      	lsls	r3, r3, #2
 80037c0:	4413      	add	r3, r2
 80037c2:	009b      	lsls	r3, r3, #2
 80037c4:	440b      	add	r3, r1
 80037c6:	3304      	adds	r3, #4
 80037c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80037ca:	601a      	str	r2, [r3, #0]
              I2c_valid_timing[I2c_valid_timing_nbr].tsdadel = sdadel;
 80037cc:	4b19      	ldr	r3, [pc, #100]	; (8003834 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 80037ce:	681a      	ldr	r2, [r3, #0]
 80037d0:	4919      	ldr	r1, [pc, #100]	; (8003838 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d8>)
 80037d2:	4613      	mov	r3, r2
 80037d4:	009b      	lsls	r3, r3, #2
 80037d6:	4413      	add	r3, r2
 80037d8:	009b      	lsls	r3, r3, #2
 80037da:	440b      	add	r3, r1
 80037dc:	3308      	adds	r3, #8
 80037de:	6a3a      	ldr	r2, [r7, #32]
 80037e0:	601a      	str	r2, [r3, #0]
              prev_presc = presc;
 80037e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037e4:	637b      	str	r3, [r7, #52]	; 0x34
              I2c_valid_timing_nbr ++;
 80037e6:	4b13      	ldr	r3, [pc, #76]	; (8003834 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	3301      	adds	r3, #1
 80037ec:	4a11      	ldr	r2, [pc, #68]	; (8003834 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 80037ee:	6013      	str	r3, [r2, #0]

              if(I2c_valid_timing_nbr >= I2C_VALID_TIMING_NBR)
 80037f0:	4b10      	ldr	r3, [pc, #64]	; (8003834 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	2b7f      	cmp	r3, #127	; 0x7f
 80037f6:	d812      	bhi.n	800381e <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1be>
        for (sdadel = 0; sdadel < I2C_SDADEL_MAX; sdadel++)
 80037f8:	6a3b      	ldr	r3, [r7, #32]
 80037fa:	3301      	adds	r3, #1
 80037fc:	623b      	str	r3, [r7, #32]
 80037fe:	6a3b      	ldr	r3, [r7, #32]
 8003800:	2b0f      	cmp	r3, #15
 8003802:	d9b9      	bls.n	8003778 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x118>
    for (scldel = 0; scldel < I2C_SCLDEL_MAX; scldel++)
 8003804:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003806:	3301      	adds	r3, #1
 8003808:	627b      	str	r3, [r7, #36]	; 0x24
 800380a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800380c:	2b0f      	cmp	r3, #15
 800380e:	d9a2      	bls.n	8003756 <I2C_Compute_PRESC_SCLDEL_SDADEL+0xf6>
  for (presc = 0; presc < I2C_PRESC_MAX; presc++)
 8003810:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003812:	3301      	adds	r3, #1
 8003814:	62bb      	str	r3, [r7, #40]	; 0x28
 8003816:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003818:	2b0f      	cmp	r3, #15
 800381a:	d999      	bls.n	8003750 <I2C_Compute_PRESC_SCLDEL_SDADEL+0xf0>
 800381c:	e000      	b.n	8003820 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1c0>
              {
                return;
 800381e:	bf00      	nop
          }
        }
      }
    }
  }
}
 8003820:	373c      	adds	r7, #60	; 0x3c
 8003822:	46bd      	mov	sp, r7
 8003824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003828:	4770      	bx	lr
 800382a:	bf00      	nop
 800382c:	3b9aca00 	.word	0x3b9aca00
 8003830:	080104f0 	.word	0x080104f0
 8003834:	24000f58 	.word	0x24000f58
 8003838:	24000558 	.word	0x24000558

0800383c <I2C_Compute_SCLL_SCLH>:
  * @param  clock_src_freq I2C source clock in HZ.
  * @param  I2C_speed I2C frequency (index).
  * @retval config index (0 to I2C_VALID_TIMING_NBR], 0xFFFFFFFF for no valid config.
  */
static uint32_t I2C_Compute_SCLL_SCLH (uint32_t clock_src_freq, uint32_t I2C_speed)
{
 800383c:	b480      	push	{r7}
 800383e:	b093      	sub	sp, #76	; 0x4c
 8003840:	af00      	add	r7, sp, #0
 8003842:	6078      	str	r0, [r7, #4]
 8003844:	6039      	str	r1, [r7, #0]
 uint32_t ret = 0xFFFFFFFFU;
 8003846:	f04f 33ff 	mov.w	r3, #4294967295
 800384a:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t dnf_delay;
  uint32_t clk_min, clk_max;
  uint32_t scll, sclh;
  uint32_t tafdel_min;

  ti2cclk   = (SEC2NSEC + (clock_src_freq / 2U))/ clock_src_freq;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	085a      	lsrs	r2, r3, #1
 8003850:	4b7a      	ldr	r3, [pc, #488]	; (8003a3c <I2C_Compute_SCLL_SCLH+0x200>)
 8003852:	4413      	add	r3, r2
 8003854:	687a      	ldr	r2, [r7, #4]
 8003856:	fbb3 f3f2 	udiv	r3, r3, r2
 800385a:	62fb      	str	r3, [r7, #44]	; 0x2c
  ti2cspeed   = (SEC2NSEC + (I2C_Charac[I2C_speed].freq / 2U))/ I2C_Charac[I2C_speed].freq;
 800385c:	4a78      	ldr	r2, [pc, #480]	; (8003a40 <I2C_Compute_SCLL_SCLH+0x204>)
 800385e:	683b      	ldr	r3, [r7, #0]
 8003860:	212c      	movs	r1, #44	; 0x2c
 8003862:	fb01 f303 	mul.w	r3, r1, r3
 8003866:	4413      	add	r3, r2
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	085a      	lsrs	r2, r3, #1
 800386c:	4b73      	ldr	r3, [pc, #460]	; (8003a3c <I2C_Compute_SCLL_SCLH+0x200>)
 800386e:	4413      	add	r3, r2
 8003870:	4973      	ldr	r1, [pc, #460]	; (8003a40 <I2C_Compute_SCLL_SCLH+0x204>)
 8003872:	683a      	ldr	r2, [r7, #0]
 8003874:	202c      	movs	r0, #44	; 0x2c
 8003876:	fb00 f202 	mul.w	r2, r0, r2
 800387a:	440a      	add	r2, r1
 800387c:	6812      	ldr	r2, [r2, #0]
 800387e:	fbb3 f3f2 	udiv	r3, r3, r2
 8003882:	62bb      	str	r3, [r7, #40]	; 0x28

  tafdel_min = I2C_ANALOG_FILTER_DELAY_MIN;
 8003884:	2332      	movs	r3, #50	; 0x32
 8003886:	627b      	str	r3, [r7, #36]	; 0x24

  /* tDNF = DNF x tI2CCLK */
  dnf_delay = I2C_Charac[I2C_speed].dnf * ti2cclk;
 8003888:	4a6d      	ldr	r2, [pc, #436]	; (8003a40 <I2C_Compute_SCLL_SCLH+0x204>)
 800388a:	683b      	ldr	r3, [r7, #0]
 800388c:	212c      	movs	r1, #44	; 0x2c
 800388e:	fb01 f303 	mul.w	r3, r1, r3
 8003892:	4413      	add	r3, r2
 8003894:	3328      	adds	r3, #40	; 0x28
 8003896:	681a      	ldr	r2, [r3, #0]
 8003898:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800389a:	fb02 f303 	mul.w	r3, r2, r3
 800389e:	623b      	str	r3, [r7, #32]

  clk_max = SEC2NSEC / I2C_Charac[I2C_speed].freq_min;
 80038a0:	4a67      	ldr	r2, [pc, #412]	; (8003a40 <I2C_Compute_SCLL_SCLH+0x204>)
 80038a2:	683b      	ldr	r3, [r7, #0]
 80038a4:	212c      	movs	r1, #44	; 0x2c
 80038a6:	fb01 f303 	mul.w	r3, r1, r3
 80038aa:	4413      	add	r3, r2
 80038ac:	3304      	adds	r3, #4
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	4a62      	ldr	r2, [pc, #392]	; (8003a3c <I2C_Compute_SCLL_SCLH+0x200>)
 80038b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80038b6:	61fb      	str	r3, [r7, #28]
  clk_min = SEC2NSEC / I2C_Charac[I2C_speed].freq_max;
 80038b8:	4a61      	ldr	r2, [pc, #388]	; (8003a40 <I2C_Compute_SCLL_SCLH+0x204>)
 80038ba:	683b      	ldr	r3, [r7, #0]
 80038bc:	212c      	movs	r1, #44	; 0x2c
 80038be:	fb01 f303 	mul.w	r3, r1, r3
 80038c2:	4413      	add	r3, r2
 80038c4:	3308      	adds	r3, #8
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	4a5c      	ldr	r2, [pc, #368]	; (8003a3c <I2C_Compute_SCLL_SCLH+0x200>)
 80038ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80038ce:	61bb      	str	r3, [r7, #24]

  prev_error = ti2cspeed;
 80038d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038d2:	643b      	str	r3, [r7, #64]	; 0x40

  for (uint32_t count = 0; count < I2c_valid_timing_nbr; count++)
 80038d4:	2300      	movs	r3, #0
 80038d6:	637b      	str	r3, [r7, #52]	; 0x34
 80038d8:	e0a3      	b.n	8003a22 <I2C_Compute_SCLL_SCLH+0x1e6>
  {
    /* tPRESC = (PRESC+1) x tI2CCLK*/
    uint32_t tpresc = (I2c_valid_timing[count].presc + 1U) * ti2cclk;
 80038da:	495a      	ldr	r1, [pc, #360]	; (8003a44 <I2C_Compute_SCLL_SCLH+0x208>)
 80038dc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80038de:	4613      	mov	r3, r2
 80038e0:	009b      	lsls	r3, r3, #2
 80038e2:	4413      	add	r3, r2
 80038e4:	009b      	lsls	r3, r3, #2
 80038e6:	440b      	add	r3, r1
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	1c5a      	adds	r2, r3, #1
 80038ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038ee:	fb02 f303 	mul.w	r3, r2, r3
 80038f2:	617b      	str	r3, [r7, #20]

    for (scll = 0; scll < I2C_SCLL_MAX; scll++)
 80038f4:	2300      	movs	r3, #0
 80038f6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80038f8:	e08c      	b.n	8003a14 <I2C_Compute_SCLL_SCLH+0x1d8>
    {
      /* tLOW(min) <= tAF(min) + tDNF + 2 x tI2CCLK + [(SCLL+1) x tPRESC ] */
      uint32_t tscl_l = tafdel_min + dnf_delay + (2U * ti2cclk) + ((scll + 1U) * tpresc);
 80038fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80038fc:	6a3b      	ldr	r3, [r7, #32]
 80038fe:	441a      	add	r2, r3
 8003900:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003902:	3301      	adds	r3, #1
 8003904:	6979      	ldr	r1, [r7, #20]
 8003906:	fb03 f101 	mul.w	r1, r3, r1
 800390a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800390c:	005b      	lsls	r3, r3, #1
 800390e:	440b      	add	r3, r1
 8003910:	4413      	add	r3, r2
 8003912:	613b      	str	r3, [r7, #16]


      /* The I2CCLK period tI2CCLK must respect the following conditions:
      tI2CCLK < (tLOW - tfilters) / 4 and tI2CCLK < tHIGH */
      if ((tscl_l > I2C_Charac[I2C_speed].lscl_min) && (ti2cclk < ((tscl_l - tafdel_min - dnf_delay) / 4U)))
 8003914:	4a4a      	ldr	r2, [pc, #296]	; (8003a40 <I2C_Compute_SCLL_SCLH+0x204>)
 8003916:	683b      	ldr	r3, [r7, #0]
 8003918:	212c      	movs	r1, #44	; 0x2c
 800391a:	fb01 f303 	mul.w	r3, r1, r3
 800391e:	4413      	add	r3, r2
 8003920:	3318      	adds	r3, #24
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	693a      	ldr	r2, [r7, #16]
 8003926:	429a      	cmp	r2, r3
 8003928:	d971      	bls.n	8003a0e <I2C_Compute_SCLL_SCLH+0x1d2>
 800392a:	693a      	ldr	r2, [r7, #16]
 800392c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800392e:	1ad2      	subs	r2, r2, r3
 8003930:	6a3b      	ldr	r3, [r7, #32]
 8003932:	1ad3      	subs	r3, r2, r3
 8003934:	089b      	lsrs	r3, r3, #2
 8003936:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003938:	429a      	cmp	r2, r3
 800393a:	d268      	bcs.n	8003a0e <I2C_Compute_SCLL_SCLH+0x1d2>
      {
        for (sclh = 0; sclh < I2C_SCLH_MAX; sclh++)
 800393c:	2300      	movs	r3, #0
 800393e:	63bb      	str	r3, [r7, #56]	; 0x38
 8003940:	e062      	b.n	8003a08 <I2C_Compute_SCLL_SCLH+0x1cc>
        {
          /* tHIGH(min) <= tAF(min) + tDNF + 2 x tI2CCLK + [(SCLH+1) x tPRESC] */
          uint32_t tscl_h = tafdel_min + dnf_delay + (2U * ti2cclk) + ((sclh + 1U) * tpresc);
 8003942:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003944:	6a3b      	ldr	r3, [r7, #32]
 8003946:	441a      	add	r2, r3
 8003948:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800394a:	3301      	adds	r3, #1
 800394c:	6979      	ldr	r1, [r7, #20]
 800394e:	fb03 f101 	mul.w	r1, r3, r1
 8003952:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003954:	005b      	lsls	r3, r3, #1
 8003956:	440b      	add	r3, r1
 8003958:	4413      	add	r3, r2
 800395a:	60fb      	str	r3, [r7, #12]

          /* tSCL = tf + tLOW + tr + tHIGH */
          uint32_t tscl = tscl_l + tscl_h + I2C_Charac[I2C_speed].trise + I2C_Charac[I2C_speed].tfall;
 800395c:	693a      	ldr	r2, [r7, #16]
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	441a      	add	r2, r3
 8003962:	4937      	ldr	r1, [pc, #220]	; (8003a40 <I2C_Compute_SCLL_SCLH+0x204>)
 8003964:	683b      	ldr	r3, [r7, #0]
 8003966:	202c      	movs	r0, #44	; 0x2c
 8003968:	fb00 f303 	mul.w	r3, r0, r3
 800396c:	440b      	add	r3, r1
 800396e:	3320      	adds	r3, #32
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	441a      	add	r2, r3
 8003974:	4932      	ldr	r1, [pc, #200]	; (8003a40 <I2C_Compute_SCLL_SCLH+0x204>)
 8003976:	683b      	ldr	r3, [r7, #0]
 8003978:	202c      	movs	r0, #44	; 0x2c
 800397a:	fb00 f303 	mul.w	r3, r0, r3
 800397e:	440b      	add	r3, r1
 8003980:	3324      	adds	r3, #36	; 0x24
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	4413      	add	r3, r2
 8003986:	60bb      	str	r3, [r7, #8]

          if ((tscl >= clk_min) && (tscl <= clk_max) && (tscl_h >= I2C_Charac[I2C_speed].hscl_min) && (ti2cclk < tscl_h))
 8003988:	68ba      	ldr	r2, [r7, #8]
 800398a:	69bb      	ldr	r3, [r7, #24]
 800398c:	429a      	cmp	r2, r3
 800398e:	d338      	bcc.n	8003a02 <I2C_Compute_SCLL_SCLH+0x1c6>
 8003990:	68ba      	ldr	r2, [r7, #8]
 8003992:	69fb      	ldr	r3, [r7, #28]
 8003994:	429a      	cmp	r2, r3
 8003996:	d834      	bhi.n	8003a02 <I2C_Compute_SCLL_SCLH+0x1c6>
 8003998:	4a29      	ldr	r2, [pc, #164]	; (8003a40 <I2C_Compute_SCLL_SCLH+0x204>)
 800399a:	683b      	ldr	r3, [r7, #0]
 800399c:	212c      	movs	r1, #44	; 0x2c
 800399e:	fb01 f303 	mul.w	r3, r1, r3
 80039a2:	4413      	add	r3, r2
 80039a4:	331c      	adds	r3, #28
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	68fa      	ldr	r2, [r7, #12]
 80039aa:	429a      	cmp	r2, r3
 80039ac:	d329      	bcc.n	8003a02 <I2C_Compute_SCLL_SCLH+0x1c6>
 80039ae:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	429a      	cmp	r2, r3
 80039b4:	d225      	bcs.n	8003a02 <I2C_Compute_SCLL_SCLH+0x1c6>
          {
            int32_t error = (int32_t)tscl - (int32_t)ti2cspeed;
 80039b6:	68ba      	ldr	r2, [r7, #8]
 80039b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039ba:	1ad3      	subs	r3, r2, r3
 80039bc:	633b      	str	r3, [r7, #48]	; 0x30

            if (error < 0)
 80039be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	da02      	bge.n	80039ca <I2C_Compute_SCLL_SCLH+0x18e>
            {
              error = -error;
 80039c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039c6:	425b      	negs	r3, r3
 80039c8:	633b      	str	r3, [r7, #48]	; 0x30
            }

            /* look for the timings with the lowest clock error */
            if ((uint32_t)error < prev_error)
 80039ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039cc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80039ce:	429a      	cmp	r2, r3
 80039d0:	d917      	bls.n	8003a02 <I2C_Compute_SCLL_SCLH+0x1c6>
            {
              prev_error = (uint32_t)error;
 80039d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039d4:	643b      	str	r3, [r7, #64]	; 0x40
              I2c_valid_timing[count].scll = scll;
 80039d6:	491b      	ldr	r1, [pc, #108]	; (8003a44 <I2C_Compute_SCLL_SCLH+0x208>)
 80039d8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80039da:	4613      	mov	r3, r2
 80039dc:	009b      	lsls	r3, r3, #2
 80039de:	4413      	add	r3, r2
 80039e0:	009b      	lsls	r3, r3, #2
 80039e2:	440b      	add	r3, r1
 80039e4:	3310      	adds	r3, #16
 80039e6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80039e8:	601a      	str	r2, [r3, #0]
              I2c_valid_timing[count].sclh = sclh;
 80039ea:	4916      	ldr	r1, [pc, #88]	; (8003a44 <I2C_Compute_SCLL_SCLH+0x208>)
 80039ec:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80039ee:	4613      	mov	r3, r2
 80039f0:	009b      	lsls	r3, r3, #2
 80039f2:	4413      	add	r3, r2
 80039f4:	009b      	lsls	r3, r3, #2
 80039f6:	440b      	add	r3, r1
 80039f8:	330c      	adds	r3, #12
 80039fa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80039fc:	601a      	str	r2, [r3, #0]
              ret = count;
 80039fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a00:	647b      	str	r3, [r7, #68]	; 0x44
        for (sclh = 0; sclh < I2C_SCLH_MAX; sclh++)
 8003a02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a04:	3301      	adds	r3, #1
 8003a06:	63bb      	str	r3, [r7, #56]	; 0x38
 8003a08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a0a:	2bff      	cmp	r3, #255	; 0xff
 8003a0c:	d999      	bls.n	8003942 <I2C_Compute_SCLL_SCLH+0x106>
    for (scll = 0; scll < I2C_SCLL_MAX; scll++)
 8003a0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a10:	3301      	adds	r3, #1
 8003a12:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003a14:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a16:	2bff      	cmp	r3, #255	; 0xff
 8003a18:	f67f af6f 	bls.w	80038fa <I2C_Compute_SCLL_SCLH+0xbe>
  for (uint32_t count = 0; count < I2c_valid_timing_nbr; count++)
 8003a1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a1e:	3301      	adds	r3, #1
 8003a20:	637b      	str	r3, [r7, #52]	; 0x34
 8003a22:	4b09      	ldr	r3, [pc, #36]	; (8003a48 <I2C_Compute_SCLL_SCLH+0x20c>)
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003a28:	429a      	cmp	r2, r3
 8003a2a:	f4ff af56 	bcc.w	80038da <I2C_Compute_SCLL_SCLH+0x9e>
        }
      }
    }
  }

  return ret;
 8003a2e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
}
 8003a30:	4618      	mov	r0, r3
 8003a32:	374c      	adds	r7, #76	; 0x4c
 8003a34:	46bd      	mov	sp, r7
 8003a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a3a:	4770      	bx	lr
 8003a3c:	3b9aca00 	.word	0x3b9aca00
 8003a40:	080104f0 	.word	0x080104f0
 8003a44:	24000558 	.word	0x24000558
 8003a48:	24000f58 	.word	0x24000f58

08003a4c <I2C4_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  phi2c  I2C handler
  * @retval None
  */
static void I2C4_MspInit(I2C_HandleTypeDef *phi2c)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b08a      	sub	sp, #40	; 0x28
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phi2c);

  /*** Configure the GPIOs ***/
  /* Enable SCL GPIO clock */
  BUS_I2C4_SCL_GPIO_CLK_ENABLE();
 8003a54:	4b31      	ldr	r3, [pc, #196]	; (8003b1c <I2C4_MspInit+0xd0>)
 8003a56:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8003a5a:	4a30      	ldr	r2, [pc, #192]	; (8003b1c <I2C4_MspInit+0xd0>)
 8003a5c:	f043 0308 	orr.w	r3, r3, #8
 8003a60:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8003a64:	4b2d      	ldr	r3, [pc, #180]	; (8003b1c <I2C4_MspInit+0xd0>)
 8003a66:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8003a6a:	f003 0308 	and.w	r3, r3, #8
 8003a6e:	613b      	str	r3, [r7, #16]
 8003a70:	693b      	ldr	r3, [r7, #16]
  /* Enable SDA GPIO clock */
  BUS_I2C4_SDA_GPIO_CLK_ENABLE();
 8003a72:	4b2a      	ldr	r3, [pc, #168]	; (8003b1c <I2C4_MspInit+0xd0>)
 8003a74:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8003a78:	4a28      	ldr	r2, [pc, #160]	; (8003b1c <I2C4_MspInit+0xd0>)
 8003a7a:	f043 0308 	orr.w	r3, r3, #8
 8003a7e:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8003a82:	4b26      	ldr	r3, [pc, #152]	; (8003b1c <I2C4_MspInit+0xd0>)
 8003a84:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8003a88:	f003 0308 	and.w	r3, r3, #8
 8003a8c:	60fb      	str	r3, [r7, #12]
 8003a8e:	68fb      	ldr	r3, [r7, #12]

  /* Configure I2C Tx as alternate function */
  gpio_init_structure.Pin       = BUS_I2C4_SCL_PIN;
 8003a90:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003a94:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_OD;
 8003a96:	2312      	movs	r3, #18
 8003a98:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull      = GPIO_NOPULL;
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed 	= GPIO_SPEED_FREQ_HIGH;
 8003a9e:	2302      	movs	r3, #2
 8003aa0:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = BUS_I2C4_SCL_AF;
 8003aa2:	2304      	movs	r3, #4
 8003aa4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BUS_I2C4_SCL_GPIO_PORT, &gpio_init_structure);
 8003aa6:	f107 0314 	add.w	r3, r7, #20
 8003aaa:	4619      	mov	r1, r3
 8003aac:	481c      	ldr	r0, [pc, #112]	; (8003b20 <I2C4_MspInit+0xd4>)
 8003aae:	f005 f8a1 	bl	8008bf4 <HAL_GPIO_Init>

  /* Configure I2C Rx as alternate function */
  gpio_init_structure.Pin       = BUS_I2C4_SDA_PIN;
 8003ab2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003ab6:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_OD;
 8003ab8:	2312      	movs	r3, #18
 8003aba:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull      = GPIO_NOPULL;
 8003abc:	2300      	movs	r3, #0
 8003abe:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed 	= GPIO_SPEED_FREQ_HIGH;
 8003ac0:	2302      	movs	r3, #2
 8003ac2:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = BUS_I2C4_SDA_AF;
 8003ac4:	2304      	movs	r3, #4
 8003ac6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BUS_I2C4_SDA_GPIO_PORT, &gpio_init_structure);
 8003ac8:	f107 0314 	add.w	r3, r7, #20
 8003acc:	4619      	mov	r1, r3
 8003ace:	4814      	ldr	r0, [pc, #80]	; (8003b20 <I2C4_MspInit+0xd4>)
 8003ad0:	f005 f890 	bl	8008bf4 <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  BUS_I2C4_CLK_ENABLE();
 8003ad4:	4b11      	ldr	r3, [pc, #68]	; (8003b1c <I2C4_MspInit+0xd0>)
 8003ad6:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8003ada:	4a10      	ldr	r2, [pc, #64]	; (8003b1c <I2C4_MspInit+0xd0>)
 8003adc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003ae0:	f8c2 3154 	str.w	r3, [r2, #340]	; 0x154
 8003ae4:	4b0d      	ldr	r3, [pc, #52]	; (8003b1c <I2C4_MspInit+0xd0>)
 8003ae6:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8003aea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003aee:	60bb      	str	r3, [r7, #8]
 8003af0:	68bb      	ldr	r3, [r7, #8]

  /* Force the I2C peripheral clock reset */
  BUS_I2C4_FORCE_RESET();
 8003af2:	4b0a      	ldr	r3, [pc, #40]	; (8003b1c <I2C4_MspInit+0xd0>)
 8003af4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003af8:	4a08      	ldr	r2, [pc, #32]	; (8003b1c <I2C4_MspInit+0xd0>)
 8003afa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003afe:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

  /* Release the I2C peripheral clock reset */
  BUS_I2C4_RELEASE_RESET();
 8003b02:	4b06      	ldr	r3, [pc, #24]	; (8003b1c <I2C4_MspInit+0xd0>)
 8003b04:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003b08:	4a04      	ldr	r2, [pc, #16]	; (8003b1c <I2C4_MspInit+0xd0>)
 8003b0a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003b0e:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
}
 8003b12:	bf00      	nop
 8003b14:	3728      	adds	r7, #40	; 0x28
 8003b16:	46bd      	mov	sp, r7
 8003b18:	bd80      	pop	{r7, pc}
 8003b1a:	bf00      	nop
 8003b1c:	58024400 	.word	0x58024400
 8003b20:	58020c00 	.word	0x58020c00

08003b24 <I2C4_MspDeInit>:
  * @brief  DeInitializes I2C MSP.
  * @param  phi2c  I2C handler
  * @retval None
  */
static void I2C4_MspDeInit(I2C_HandleTypeDef *phi2c)
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b088      	sub	sp, #32
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(phi2c);

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = BUS_I2C4_SCL_PIN;
 8003b2c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003b30:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_DeInit(BUS_I2C4_SCL_GPIO_PORT, gpio_init_structure.Pin );
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	4619      	mov	r1, r3
 8003b36:	480b      	ldr	r0, [pc, #44]	; (8003b64 <I2C4_MspDeInit+0x40>)
 8003b38:	f005 fa0c 	bl	8008f54 <HAL_GPIO_DeInit>
  gpio_init_structure.Pin = BUS_I2C4_SDA_PIN;
 8003b3c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003b40:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_DeInit(BUS_I2C4_SDA_GPIO_PORT, gpio_init_structure.Pin);
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	4619      	mov	r1, r3
 8003b46:	4807      	ldr	r0, [pc, #28]	; (8003b64 <I2C4_MspDeInit+0x40>)
 8003b48:	f005 fa04 	bl	8008f54 <HAL_GPIO_DeInit>

  /* Disable I2C clock */
  BUS_I2C4_CLK_DISABLE();
 8003b4c:	4b06      	ldr	r3, [pc, #24]	; (8003b68 <I2C4_MspDeInit+0x44>)
 8003b4e:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8003b52:	4a05      	ldr	r2, [pc, #20]	; (8003b68 <I2C4_MspDeInit+0x44>)
 8003b54:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003b58:	f8c2 3154 	str.w	r3, [r2, #340]	; 0x154
}
 8003b5c:	bf00      	nop
 8003b5e:	3720      	adds	r7, #32
 8003b60:	46bd      	mov	sp, r7
 8003b62:	bd80      	pop	{r7, pc}
 8003b64:	58020c00 	.word	0x58020c00
 8003b68:	58024400 	.word	0x58024400

08003b6c <I2C4_WriteReg>:
  * @param  pData      The target register value to be written
  * @param  Length     data length in bytes
  * @retval BSP status
  */
static int32_t I2C4_WriteReg(uint16_t DevAddr, uint16_t Reg, uint16_t MemAddSize, uint8_t *pData, uint16_t Length)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b088      	sub	sp, #32
 8003b70:	af04      	add	r7, sp, #16
 8003b72:	607b      	str	r3, [r7, #4]
 8003b74:	4603      	mov	r3, r0
 8003b76:	81fb      	strh	r3, [r7, #14]
 8003b78:	460b      	mov	r3, r1
 8003b7a:	81bb      	strh	r3, [r7, #12]
 8003b7c:	4613      	mov	r3, r2
 8003b7e:	817b      	strh	r3, [r7, #10]
  if(HAL_I2C_Mem_Write(&hbus_i2c4, DevAddr, Reg, MemAddSize, pData, Length, 1000) == HAL_OK)
 8003b80:	8978      	ldrh	r0, [r7, #10]
 8003b82:	89ba      	ldrh	r2, [r7, #12]
 8003b84:	89f9      	ldrh	r1, [r7, #14]
 8003b86:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003b8a:	9302      	str	r3, [sp, #8]
 8003b8c:	8b3b      	ldrh	r3, [r7, #24]
 8003b8e:	9301      	str	r3, [sp, #4]
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	9300      	str	r3, [sp, #0]
 8003b94:	4603      	mov	r3, r0
 8003b96:	4807      	ldr	r0, [pc, #28]	; (8003bb4 <I2C4_WriteReg+0x48>)
 8003b98:	f005 fbee 	bl	8009378 <HAL_I2C_Mem_Write>
 8003b9c:	4603      	mov	r3, r0
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d101      	bne.n	8003ba6 <I2C4_WriteReg+0x3a>
  {
    return BSP_ERROR_NONE;
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	e001      	b.n	8003baa <I2C4_WriteReg+0x3e>
  }

  return BSP_ERROR_BUS_FAILURE;
 8003ba6:	f06f 0307 	mvn.w	r3, #7
}
 8003baa:	4618      	mov	r0, r3
 8003bac:	3710      	adds	r7, #16
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	bd80      	pop	{r7, pc}
 8003bb2:	bf00      	nop
 8003bb4:	24000f5c 	.word	0x24000f5c

08003bb8 <I2C4_ReadReg>:
  * @param  pData      The target register value to be read
  * @param  Length     data length in bytes
  * @retval BSP status
  */
static int32_t I2C4_ReadReg(uint16_t DevAddr, uint16_t Reg, uint16_t MemAddSize, uint8_t *pData, uint16_t Length)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b088      	sub	sp, #32
 8003bbc:	af04      	add	r7, sp, #16
 8003bbe:	607b      	str	r3, [r7, #4]
 8003bc0:	4603      	mov	r3, r0
 8003bc2:	81fb      	strh	r3, [r7, #14]
 8003bc4:	460b      	mov	r3, r1
 8003bc6:	81bb      	strh	r3, [r7, #12]
 8003bc8:	4613      	mov	r3, r2
 8003bca:	817b      	strh	r3, [r7, #10]
  if (HAL_I2C_Mem_Read(&hbus_i2c4, DevAddr, Reg, MemAddSize, pData, Length, 1000) == HAL_OK)
 8003bcc:	8978      	ldrh	r0, [r7, #10]
 8003bce:	89ba      	ldrh	r2, [r7, #12]
 8003bd0:	89f9      	ldrh	r1, [r7, #14]
 8003bd2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003bd6:	9302      	str	r3, [sp, #8]
 8003bd8:	8b3b      	ldrh	r3, [r7, #24]
 8003bda:	9301      	str	r3, [sp, #4]
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	9300      	str	r3, [sp, #0]
 8003be0:	4603      	mov	r3, r0
 8003be2:	4807      	ldr	r0, [pc, #28]	; (8003c00 <I2C4_ReadReg+0x48>)
 8003be4:	f005 fcdc 	bl	80095a0 <HAL_I2C_Mem_Read>
 8003be8:	4603      	mov	r3, r0
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d101      	bne.n	8003bf2 <I2C4_ReadReg+0x3a>
  {
    return BSP_ERROR_NONE;
 8003bee:	2300      	movs	r3, #0
 8003bf0:	e001      	b.n	8003bf6 <I2C4_ReadReg+0x3e>
  }

  return BSP_ERROR_BUS_FAILURE;
 8003bf2:	f06f 0307 	mvn.w	r3, #7
}
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	3710      	adds	r7, #16
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	bd80      	pop	{r7, pc}
 8003bfe:	bf00      	nop
 8003c00:	24000f5c 	.word	0x24000f5c

08003c04 <BSP_CAMERA_Init>:
  *         naming QQVGA, QVGA, VGA ...
  * @param  PixelFormat Capture pixel format
  * @retval BSP status
  */
int32_t BSP_CAMERA_Init(uint32_t Instance, uint32_t Resolution, uint32_t PixelFormat)
{
 8003c04:	b580      	push	{r7, lr}
 8003c06:	b086      	sub	sp, #24
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	60f8      	str	r0, [r7, #12]
 8003c0c:	60b9      	str	r1, [r7, #8]
 8003c0e:	607a      	str	r2, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
 8003c10:	2300      	movs	r3, #0
 8003c12:	617b      	str	r3, [r7, #20]

#if (USE_BSP_IO_CLASS > 0)
  BSP_IO_Init_t io_init_structure;
#endif /*USE_BSP_IO_CLASS*/

  if(Instance >= CAMERA_INSTANCES_NBR)
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d003      	beq.n	8003c22 <BSP_CAMERA_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8003c1a:	f06f 0301 	mvn.w	r3, #1
 8003c1e:	617b      	str	r3, [r7, #20]
 8003c20:	e02d      	b.n	8003c7e <BSP_CAMERA_Init+0x7a>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#else
    /* DCMI Initialization */
    HAL_DCMI_MspInit(&hdcmi);
 8003c22:	4819      	ldr	r0, [pc, #100]	; (8003c88 <BSP_CAMERA_Init+0x84>)
 8003c24:	f7fc fd18 	bl	8000658 <HAL_DCMI_MspInit>
#endif
    /* Initialize the camera driver structure */
    MX_DCMI_Init();
 8003c28:	f7fc fce2 	bl	80005f0 <MX_DCMI_Init>

    if(BSP_CAMERA_HwReset(0) != BSP_ERROR_NONE)
 8003c2c:	2000      	movs	r0, #0
 8003c2e:	f000 f887 	bl	8003d40 <BSP_CAMERA_HwReset>
 8003c32:	4603      	mov	r3, r0
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d003      	beq.n	8003c40 <BSP_CAMERA_Init+0x3c>
    {
      ret = BSP_ERROR_BUS_FAILURE;
 8003c38:	f06f 0307 	mvn.w	r3, #7
 8003c3c:	617b      	str	r3, [r7, #20]
 8003c3e:	e01e      	b.n	8003c7e <BSP_CAMERA_Init+0x7a>
          ret = OV5640_Probe(Resolution, PixelFormat);
        }
#endif /* USE_CAMERA_SENSOR_OV5640 */
#else
#if (USE_CAMERA_SENSOR_OV5640 == 1)
        ret = OV5640_Probe(Resolution, PixelFormat);
 8003c40:	6879      	ldr	r1, [r7, #4]
 8003c42:	68b8      	ldr	r0, [r7, #8]
 8003c44:	f000 f93e 	bl	8003ec4 <OV5640_Probe>
 8003c48:	6178      	str	r0, [r7, #20]
#endif /* USE_CAMERA_SENSOR_OV5640 */
#endif /* USE_CAMERA_SENSOR_S5K5CAG */

        if(ret != BSP_ERROR_NONE)
 8003c4a:	697b      	ldr	r3, [r7, #20]
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d003      	beq.n	8003c58 <BSP_CAMERA_Init+0x54>
        {
          ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8003c50:	f06f 0306 	mvn.w	r3, #6
 8003c54:	617b      	str	r3, [r7, #20]
 8003c56:	e012      	b.n	8003c7e <BSP_CAMERA_Init+0x7a>
          else
          {
            ret = BSP_ERROR_NONE;
          }
#endif /* (USE_HAL_DCMI_REGISTER_CALLBACKS == 1) */
          Camera_Ctx[Instance].Resolution = Resolution;
 8003c58:	490c      	ldr	r1, [pc, #48]	; (8003c8c <BSP_CAMERA_Init+0x88>)
 8003c5a:	68fa      	ldr	r2, [r7, #12]
 8003c5c:	4613      	mov	r3, r2
 8003c5e:	005b      	lsls	r3, r3, #1
 8003c60:	4413      	add	r3, r2
 8003c62:	011b      	lsls	r3, r3, #4
 8003c64:	440b      	add	r3, r1
 8003c66:	68ba      	ldr	r2, [r7, #8]
 8003c68:	601a      	str	r2, [r3, #0]
          Camera_Ctx[Instance].PixelFormat = PixelFormat;
 8003c6a:	4908      	ldr	r1, [pc, #32]	; (8003c8c <BSP_CAMERA_Init+0x88>)
 8003c6c:	68fa      	ldr	r2, [r7, #12]
 8003c6e:	4613      	mov	r3, r2
 8003c70:	005b      	lsls	r3, r3, #1
 8003c72:	4413      	add	r3, r2
 8003c74:	011b      	lsls	r3, r3, #4
 8003c76:	440b      	add	r3, r1
 8003c78:	3304      	adds	r3, #4
 8003c7a:	687a      	ldr	r2, [r7, #4]
 8003c7c:	601a      	str	r2, [r3, #0]
#endif
    }
  }

  /* BSP status */
  return ret;
 8003c7e:	697b      	ldr	r3, [r7, #20]
}
 8003c80:	4618      	mov	r0, r3
 8003c82:	3718      	adds	r7, #24
 8003c84:	46bd      	mov	sp, r7
 8003c86:	bd80      	pop	{r7, pc}
 8003c88:	24000314 	.word	0x24000314
 8003c8c:	24000fb4 	.word	0x24000fb4

08003c90 <BSP_CAMERA_Start>:
  * @param  pBff     pointer to the camera output buffer
  * @param  Mode CAMERA_MODE_CONTINUOUS or CAMERA_MODE_SNAPSHOT
  * @retval BSP status
  */
int32_t BSP_CAMERA_Start(uint32_t Instance, uint8_t *pBff, uint32_t Mode)
{
 8003c90:	b590      	push	{r4, r7, lr}
 8003c92:	b087      	sub	sp, #28
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	60f8      	str	r0, [r7, #12]
 8003c98:	60b9      	str	r1, [r7, #8]
 8003c9a:	607a      	str	r2, [r7, #4]
  int32_t ret;

  if(Instance >= CAMERA_INSTANCES_NBR)
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d003      	beq.n	8003caa <BSP_CAMERA_Start+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8003ca2:	f06f 0301 	mvn.w	r3, #1
 8003ca6:	617b      	str	r3, [r7, #20]
 8003ca8:	e022      	b.n	8003cf0 <BSP_CAMERA_Start+0x60>
  }
  else if(HAL_DCMI_Start_DMA(&hdcmi, Mode, (uint32_t)pBff, (uint32_t)GetSize(Camera_Ctx[Instance].Resolution, Camera_Ctx[Instance].PixelFormat)) != HAL_OK)
 8003caa:	68bc      	ldr	r4, [r7, #8]
 8003cac:	4913      	ldr	r1, [pc, #76]	; (8003cfc <BSP_CAMERA_Start+0x6c>)
 8003cae:	68fa      	ldr	r2, [r7, #12]
 8003cb0:	4613      	mov	r3, r2
 8003cb2:	005b      	lsls	r3, r3, #1
 8003cb4:	4413      	add	r3, r2
 8003cb6:	011b      	lsls	r3, r3, #4
 8003cb8:	440b      	add	r3, r1
 8003cba:	6818      	ldr	r0, [r3, #0]
 8003cbc:	490f      	ldr	r1, [pc, #60]	; (8003cfc <BSP_CAMERA_Start+0x6c>)
 8003cbe:	68fa      	ldr	r2, [r7, #12]
 8003cc0:	4613      	mov	r3, r2
 8003cc2:	005b      	lsls	r3, r3, #1
 8003cc4:	4413      	add	r3, r2
 8003cc6:	011b      	lsls	r3, r3, #4
 8003cc8:	440b      	add	r3, r1
 8003cca:	3304      	adds	r3, #4
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	4619      	mov	r1, r3
 8003cd0:	f000 f8a6 	bl	8003e20 <GetSize>
 8003cd4:	4603      	mov	r3, r0
 8003cd6:	4622      	mov	r2, r4
 8003cd8:	6879      	ldr	r1, [r7, #4]
 8003cda:	4809      	ldr	r0, [pc, #36]	; (8003d00 <BSP_CAMERA_Start+0x70>)
 8003cdc:	f000 fdca 	bl	8004874 <HAL_DCMI_Start_DMA>
 8003ce0:	4603      	mov	r3, r0
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d002      	beq.n	8003cec <BSP_CAMERA_Start+0x5c>
  {
    return BSP_ERROR_PERIPH_FAILURE;
 8003ce6:	f06f 0303 	mvn.w	r3, #3
 8003cea:	e002      	b.n	8003cf2 <BSP_CAMERA_Start+0x62>
  }
  else
  {
    ret = BSP_ERROR_NONE;
 8003cec:	2300      	movs	r3, #0
 8003cee:	617b      	str	r3, [r7, #20]
  }

  /* Return BSP status */
  return ret;
 8003cf0:	697b      	ldr	r3, [r7, #20]
}
 8003cf2:	4618      	mov	r0, r3
 8003cf4:	371c      	adds	r7, #28
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	bd90      	pop	{r4, r7, pc}
 8003cfa:	bf00      	nop
 8003cfc:	24000fb4 	.word	0x24000fb4
 8003d00:	24000314 	.word	0x24000314

08003d04 <BSP_CAMERA_Stop>:
  * @brief  Stop the CAMERA capture
  * @param  Instance Camera instance.
  * @retval BSP status
  */
int32_t BSP_CAMERA_Stop(uint32_t Instance)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	b084      	sub	sp, #16
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	6078      	str	r0, [r7, #4]
  int32_t ret;

  if(Instance >= CAMERA_INSTANCES_NBR)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d003      	beq.n	8003d1a <BSP_CAMERA_Stop+0x16>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8003d12:	f06f 0301 	mvn.w	r3, #1
 8003d16:	60fb      	str	r3, [r7, #12]
 8003d18:	e00b      	b.n	8003d32 <BSP_CAMERA_Stop+0x2e>
  }
  else if(HAL_DCMI_Stop(&hdcmi) != HAL_OK)
 8003d1a:	4808      	ldr	r0, [pc, #32]	; (8003d3c <BSP_CAMERA_Stop+0x38>)
 8003d1c:	f000 fe6c 	bl	80049f8 <HAL_DCMI_Stop>
 8003d20:	4603      	mov	r3, r0
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d003      	beq.n	8003d2e <BSP_CAMERA_Stop+0x2a>
  {
    ret = BSP_ERROR_PERIPH_FAILURE;
 8003d26:	f06f 0303 	mvn.w	r3, #3
 8003d2a:	60fb      	str	r3, [r7, #12]
 8003d2c:	e001      	b.n	8003d32 <BSP_CAMERA_Stop+0x2e>
  }
  else
  {
    ret = BSP_ERROR_NONE;
 8003d2e:	2300      	movs	r3, #0
 8003d30:	60fb      	str	r3, [r7, #12]
  }

  /* Return BSP status */
  return ret;
 8003d32:	68fb      	ldr	r3, [r7, #12]
}
 8003d34:	4618      	mov	r0, r3
 8003d36:	3710      	adds	r7, #16
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	bd80      	pop	{r7, pc}
 8003d3c:	24000314 	.word	0x24000314

08003d40 <BSP_CAMERA_HwReset>:
  * @brief  CAMERA hardware reset
  * @param  Instance Camera instance.
  * @retval BSP status
  */
int32_t BSP_CAMERA_HwReset(uint32_t Instance)
{
 8003d40:	b480      	push	{r7}
 8003d42:	b085      	sub	sp, #20
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
 8003d48:	2300      	movs	r3, #0
 8003d4a:	60fb      	str	r3, [r7, #12]
#if (USE_BSP_IO_CLASS > 0)
  BSP_IO_Init_t io_init_structure;
#endif

  if(Instance >= CAMERA_INSTANCES_NBR)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d002      	beq.n	8003d58 <BSP_CAMERA_HwReset+0x18>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8003d52:	f06f 0301 	mvn.w	r3, #1
 8003d56:	60fb      	str	r3, [r7, #12]
      }
    }
#endif
  }

  return ret;
 8003d58:	68fb      	ldr	r3, [r7, #12]
}
 8003d5a:	4618      	mov	r0, r3
 8003d5c:	3714      	adds	r7, #20
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d64:	4770      	bx	lr

08003d66 <BSP_CAMERA_PwrDown>:
  * @brief  CAMERA power down
  * @param  Instance Camera instance.
  * @retval BSP status
  */
int32_t BSP_CAMERA_PwrDown(uint32_t Instance)
{
 8003d66:	b480      	push	{r7}
 8003d68:	b085      	sub	sp, #20
 8003d6a:	af00      	add	r7, sp, #0
 8003d6c:	6078      	str	r0, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
 8003d6e:	2300      	movs	r3, #0
 8003d70:	60fb      	str	r3, [r7, #12]
#if (USE_BSP_IO_CLASS > 0)
  BSP_IO_Init_t io_init_structure;
#endif

  if(Instance >= CAMERA_INSTANCES_NBR)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d002      	beq.n	8003d7e <BSP_CAMERA_PwrDown+0x18>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8003d78:	f06f 0301 	mvn.w	r3, #1
 8003d7c:	60fb      	str	r3, [r7, #12]
      }
    }
#endif
  }

  return ret;
 8003d7e:	68fb      	ldr	r3, [r7, #12]
}
 8003d80:	4618      	mov	r0, r3
 8003d82:	3714      	adds	r7, #20
 8003d84:	46bd      	mov	sp, r7
 8003d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8a:	4770      	bx	lr

08003d8c <BSP_CAMERA_LineEventCallback>:
  * @brief  Line Event callback.
  * @param  Instance Camera instance.
  * @retval None
  */
__weak void BSP_CAMERA_LineEventCallback(uint32_t Instance)
{
 8003d8c:	b480      	push	{r7}
 8003d8e:	b083      	sub	sp, #12
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	6078      	str	r0, [r7, #4]
  UNUSED(Instance);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_LineEventCallback could be implemented in the user file
   */
}
 8003d94:	bf00      	nop
 8003d96:	370c      	adds	r7, #12
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9e:	4770      	bx	lr

08003da0 <BSP_CAMERA_VsyncEventCallback>:
  * @brief  Vsync Event callback.
  * @param  Instance Camera instance.
  * @retval None
  */
__weak void BSP_CAMERA_VsyncEventCallback(uint32_t Instance)
{
 8003da0:	b480      	push	{r7}
 8003da2:	b083      	sub	sp, #12
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]
  UNUSED(Instance);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_FrameEventCallback could be implemented in the user file
   */
}
 8003da8:	bf00      	nop
 8003daa:	370c      	adds	r7, #12
 8003dac:	46bd      	mov	sp, r7
 8003dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db2:	4770      	bx	lr

08003db4 <BSP_CAMERA_ErrorCallback>:
  * @brief  Error callback.
  * @param  Instance Camera instance.
  * @retval None
  */
__weak void BSP_CAMERA_ErrorCallback(uint32_t Instance)
{
 8003db4:	b480      	push	{r7}
 8003db6:	b083      	sub	sp, #12
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
  UNUSED(Instance);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_ErrorCallback could be implemented in the user file
   */
}
 8003dbc:	bf00      	nop
 8003dbe:	370c      	adds	r7, #12
 8003dc0:	46bd      	mov	sp, r7
 8003dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc6:	4770      	bx	lr

08003dc8 <HAL_DCMI_LineEventCallback>:
  * @brief  Line event callback
  * @param  hdcmi  pointer to the DCMI handle
  * @retval None
  */
void HAL_DCMI_LineEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 8003dc8:	b580      	push	{r7, lr}
 8003dca:	b082      	sub	sp, #8
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdcmi);

  BSP_CAMERA_LineEventCallback(0);
 8003dd0:	2000      	movs	r0, #0
 8003dd2:	f7ff ffdb 	bl	8003d8c <BSP_CAMERA_LineEventCallback>
}
 8003dd6:	bf00      	nop
 8003dd8:	3708      	adds	r7, #8
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	bd80      	pop	{r7, pc}

08003dde <HAL_DCMI_FrameEventCallback>:
  * @brief  Frame event callback
  * @param  hdcmi pointer to the DCMI handle
  * @retval None
  */
void HAL_DCMI_FrameEventCallback(DCMI_HandleTypeDef *hdcmi)
 {
 8003dde:	b580      	push	{r7, lr}
 8003de0:	b082      	sub	sp, #8
 8003de2:	af00      	add	r7, sp, #0
 8003de4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdcmi);

  BSP_CAMERA_FrameEventCallback(0);
 8003de6:	2000      	movs	r0, #0
 8003de8:	f7fd fca2 	bl	8001730 <BSP_CAMERA_FrameEventCallback>
}
 8003dec:	bf00      	nop
 8003dee:	3708      	adds	r7, #8
 8003df0:	46bd      	mov	sp, r7
 8003df2:	bd80      	pop	{r7, pc}

08003df4 <HAL_DCMI_VsyncEventCallback>:
  * @brief  Vsync event callback
  * @param  hdcmi pointer to the DCMI handle
  * @retval None
  */
void HAL_DCMI_VsyncEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 8003df4:	b580      	push	{r7, lr}
 8003df6:	b082      	sub	sp, #8
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdcmi);

  BSP_CAMERA_VsyncEventCallback(0);
 8003dfc:	2000      	movs	r0, #0
 8003dfe:	f7ff ffcf 	bl	8003da0 <BSP_CAMERA_VsyncEventCallback>
}
 8003e02:	bf00      	nop
 8003e04:	3708      	adds	r7, #8
 8003e06:	46bd      	mov	sp, r7
 8003e08:	bd80      	pop	{r7, pc}

08003e0a <HAL_DCMI_ErrorCallback>:
  * @brief  Error callback
  * @param  hdcmi pointer to the DCMI handle
  * @retval None
  */
void HAL_DCMI_ErrorCallback(DCMI_HandleTypeDef *hdcmi)
{
 8003e0a:	b580      	push	{r7, lr}
 8003e0c:	b082      	sub	sp, #8
 8003e0e:	af00      	add	r7, sp, #0
 8003e10:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdcmi);

  BSP_CAMERA_ErrorCallback(0);
 8003e12:	2000      	movs	r0, #0
 8003e14:	f7ff ffce 	bl	8003db4 <BSP_CAMERA_ErrorCallback>
}
 8003e18:	bf00      	nop
 8003e1a:	3708      	adds	r7, #8
 8003e1c:	46bd      	mov	sp, r7
 8003e1e:	bd80      	pop	{r7, pc}

08003e20 <GetSize>:
  * @param  Resolution  the current resolution.
  * @param  PixelFormat Pixel format
  * @retval capture size in pixels unit.
  */
static int32_t GetSize(uint32_t Resolution, uint32_t PixelFormat)
{
 8003e20:	b480      	push	{r7}
 8003e22:	b085      	sub	sp, #20
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
 8003e28:	6039      	str	r1, [r7, #0]
  uint32_t size = 0;
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	60fb      	str	r3, [r7, #12]
  uint32_t pf_div;
  if(PixelFormat == CAMERA_PF_RGB888)
 8003e2e:	683b      	ldr	r3, [r7, #0]
 8003e30:	2b01      	cmp	r3, #1
 8003e32:	d102      	bne.n	8003e3a <GetSize+0x1a>
  {
    pf_div = 3; /* each pixel on 3 bytes so 3/4 words */
 8003e34:	2303      	movs	r3, #3
 8003e36:	60bb      	str	r3, [r7, #8]
 8003e38:	e001      	b.n	8003e3e <GetSize+0x1e>
  }
  else
  {
    pf_div = 2; /* each pixel on 2 bytes so 1/2 words*/
 8003e3a:	2302      	movs	r3, #2
 8003e3c:	60bb      	str	r3, [r7, #8]
  }
  /* Get capture size */
  switch (Resolution)
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	2b04      	cmp	r3, #4
 8003e42:	d834      	bhi.n	8003eae <GetSize+0x8e>
 8003e44:	a201      	add	r2, pc, #4	; (adr r2, 8003e4c <GetSize+0x2c>)
 8003e46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e4a:	bf00      	nop
 8003e4c:	08003e61 	.word	0x08003e61
 8003e50:	08003e71 	.word	0x08003e71
 8003e54:	08003e81 	.word	0x08003e81
 8003e58:	08003e91 	.word	0x08003e91
 8003e5c:	08003ea1 	.word	0x08003ea1
  {
  case CAMERA_R160x120:
    size =  ((uint32_t)(160*120)*pf_div)/4U;
 8003e60:	68bb      	ldr	r3, [r7, #8]
 8003e62:	f44f 4296 	mov.w	r2, #19200	; 0x4b00
 8003e66:	fb02 f303 	mul.w	r3, r2, r3
 8003e6a:	089b      	lsrs	r3, r3, #2
 8003e6c:	60fb      	str	r3, [r7, #12]
    break;
 8003e6e:	e01f      	b.n	8003eb0 <GetSize+0x90>
  case CAMERA_R320x240:
    size =  ((uint32_t)(320*240)*pf_div)/4U;
 8003e70:	68bb      	ldr	r3, [r7, #8]
 8003e72:	f44f 3296 	mov.w	r2, #76800	; 0x12c00
 8003e76:	fb02 f303 	mul.w	r3, r2, r3
 8003e7a:	089b      	lsrs	r3, r3, #2
 8003e7c:	60fb      	str	r3, [r7, #12]
    break;
 8003e7e:	e017      	b.n	8003eb0 <GetSize+0x90>
  case CAMERA_R480x272:
    size =  ((uint32_t)(480*272)*pf_div)/4U;
 8003e80:	68ba      	ldr	r2, [r7, #8]
 8003e82:	4613      	mov	r3, r2
 8003e84:	021b      	lsls	r3, r3, #8
 8003e86:	1a9b      	subs	r3, r3, r2
 8003e88:	025b      	lsls	r3, r3, #9
 8003e8a:	089b      	lsrs	r3, r3, #2
 8003e8c:	60fb      	str	r3, [r7, #12]
    break;
 8003e8e:	e00f      	b.n	8003eb0 <GetSize+0x90>
  case CAMERA_R640x480:
    size =  ((uint32_t)(640*480)*pf_div)/4U;
 8003e90:	68bb      	ldr	r3, [r7, #8]
 8003e92:	f44f 2296 	mov.w	r2, #307200	; 0x4b000
 8003e96:	fb02 f303 	mul.w	r3, r2, r3
 8003e9a:	089b      	lsrs	r3, r3, #2
 8003e9c:	60fb      	str	r3, [r7, #12]
    break;
 8003e9e:	e007      	b.n	8003eb0 <GetSize+0x90>
  case CAMERA_R800x480:
    size =  ((uint32_t)(800*480)*pf_div)/4U;
 8003ea0:	68bb      	ldr	r3, [r7, #8]
 8003ea2:	4a07      	ldr	r2, [pc, #28]	; (8003ec0 <GetSize+0xa0>)
 8003ea4:	fb02 f303 	mul.w	r3, r2, r3
 8003ea8:	089b      	lsrs	r3, r3, #2
 8003eaa:	60fb      	str	r3, [r7, #12]
    break;
 8003eac:	e000      	b.n	8003eb0 <GetSize+0x90>
  default:
    break;
 8003eae:	bf00      	nop
  }

  return (int32_t)size;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
}
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	3714      	adds	r7, #20
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ebc:	4770      	bx	lr
 8003ebe:	bf00      	nop
 8003ec0:	0005dc00 	.word	0x0005dc00

08003ec4 <OV5640_Probe>:
/**
  * @brief  Register Bus IOs if component ID is OK
  * @retval error status
  */
static int32_t OV5640_Probe(uint32_t Resolution, uint32_t PixelFormat)
{
 8003ec4:	b580      	push	{r7, lr}
 8003ec6:	b08a      	sub	sp, #40	; 0x28
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	6078      	str	r0, [r7, #4]
 8003ecc:	6039      	str	r1, [r7, #0]
  OV5640_IO_t              IOCtx;
  uint32_t                  id;
  static OV5640_Object_t   OV5640Obj;

  /* Configure the audio driver */
  IOCtx.Address     = CAMERA_OV5640_ADDRESS;
 8003ece:	2378      	movs	r3, #120	; 0x78
 8003ed0:	82bb      	strh	r3, [r7, #20]
  IOCtx.Init        = BSP_I2C4_Init;
 8003ed2:	4b2c      	ldr	r3, [pc, #176]	; (8003f84 <OV5640_Probe+0xc0>)
 8003ed4:	60fb      	str	r3, [r7, #12]
  IOCtx.DeInit      = BSP_I2C4_DeInit;
 8003ed6:	4b2c      	ldr	r3, [pc, #176]	; (8003f88 <OV5640_Probe+0xc4>)
 8003ed8:	613b      	str	r3, [r7, #16]
  IOCtx.ReadReg     = BSP_I2C4_ReadReg16;
 8003eda:	4b2c      	ldr	r3, [pc, #176]	; (8003f8c <OV5640_Probe+0xc8>)
 8003edc:	61fb      	str	r3, [r7, #28]
  IOCtx.WriteReg    = BSP_I2C4_WriteReg16;
 8003ede:	4b2c      	ldr	r3, [pc, #176]	; (8003f90 <OV5640_Probe+0xcc>)
 8003ee0:	61bb      	str	r3, [r7, #24]
  IOCtx.GetTick     = BSP_GetTick;
 8003ee2:	4b2c      	ldr	r3, [pc, #176]	; (8003f94 <OV5640_Probe+0xd0>)
 8003ee4:	623b      	str	r3, [r7, #32]

  if(OV5640_RegisterBusIO (&OV5640Obj, &IOCtx) != OV5640_OK)
 8003ee6:	f107 030c 	add.w	r3, r7, #12
 8003eea:	4619      	mov	r1, r3
 8003eec:	482a      	ldr	r0, [pc, #168]	; (8003f98 <OV5640_Probe+0xd4>)
 8003eee:	f7fd fc35 	bl	800175c <OV5640_RegisterBusIO>
 8003ef2:	4603      	mov	r3, r0
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d003      	beq.n	8003f00 <OV5640_Probe+0x3c>
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
 8003ef8:	f06f 0304 	mvn.w	r3, #4
 8003efc:	627b      	str	r3, [r7, #36]	; 0x24
 8003efe:	e03c      	b.n	8003f7a <OV5640_Probe+0xb6>
  }
  else if(OV5640_ReadID(&OV5640Obj, &id) != OV5640_OK)
 8003f00:	f107 0308 	add.w	r3, r7, #8
 8003f04:	4619      	mov	r1, r3
 8003f06:	4824      	ldr	r0, [pc, #144]	; (8003f98 <OV5640_Probe+0xd4>)
 8003f08:	f7fe f87c 	bl	8002004 <OV5640_ReadID>
 8003f0c:	4603      	mov	r3, r0
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d003      	beq.n	8003f1a <OV5640_Probe+0x56>
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
 8003f12:	f06f 0304 	mvn.w	r3, #4
 8003f16:	627b      	str	r3, [r7, #36]	; 0x24
 8003f18:	e02f      	b.n	8003f7a <OV5640_Probe+0xb6>
  }
  else
  {
    if(id != OV5640_ID)
 8003f1a:	68bb      	ldr	r3, [r7, #8]
 8003f1c:	f245 6240 	movw	r2, #22080	; 0x5640
 8003f20:	4293      	cmp	r3, r2
 8003f22:	d003      	beq.n	8003f2c <OV5640_Probe+0x68>
    {
      ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8003f24:	f06f 0306 	mvn.w	r3, #6
 8003f28:	627b      	str	r3, [r7, #36]	; 0x24
 8003f2a:	e026      	b.n	8003f7a <OV5640_Probe+0xb6>
    }
    else
    {
      Camera_Drv = (CAMERA_Drv_t *) &OV5640_CAMERA_Driver;
 8003f2c:	4b1b      	ldr	r3, [pc, #108]	; (8003f9c <OV5640_Probe+0xd8>)
 8003f2e:	4a1c      	ldr	r2, [pc, #112]	; (8003fa0 <OV5640_Probe+0xdc>)
 8003f30:	601a      	str	r2, [r3, #0]
      Camera_CompObj = &OV5640Obj;
 8003f32:	4b1c      	ldr	r3, [pc, #112]	; (8003fa4 <OV5640_Probe+0xe0>)
 8003f34:	4a18      	ldr	r2, [pc, #96]	; (8003f98 <OV5640_Probe+0xd4>)
 8003f36:	601a      	str	r2, [r3, #0]
      if(Camera_Drv->Init(Camera_CompObj, Resolution, PixelFormat) != OV5640_OK)
 8003f38:	4b18      	ldr	r3, [pc, #96]	; (8003f9c <OV5640_Probe+0xd8>)
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	4a19      	ldr	r2, [pc, #100]	; (8003fa4 <OV5640_Probe+0xe0>)
 8003f40:	6810      	ldr	r0, [r2, #0]
 8003f42:	683a      	ldr	r2, [r7, #0]
 8003f44:	6879      	ldr	r1, [r7, #4]
 8003f46:	4798      	blx	r3
 8003f48:	4603      	mov	r3, r0
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d003      	beq.n	8003f56 <OV5640_Probe+0x92>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 8003f4e:	f06f 0304 	mvn.w	r3, #4
 8003f52:	627b      	str	r3, [r7, #36]	; 0x24
 8003f54:	e011      	b.n	8003f7a <OV5640_Probe+0xb6>
      }
	  else if(Camera_Drv->GetCapabilities(Camera_CompObj, Camera_Cap) != OV5640_OK)
 8003f56:	4b11      	ldr	r3, [pc, #68]	; (8003f9c <OV5640_Probe+0xd8>)
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	68db      	ldr	r3, [r3, #12]
 8003f5c:	4a11      	ldr	r2, [pc, #68]	; (8003fa4 <OV5640_Probe+0xe0>)
 8003f5e:	6812      	ldr	r2, [r2, #0]
 8003f60:	4911      	ldr	r1, [pc, #68]	; (8003fa8 <OV5640_Probe+0xe4>)
 8003f62:	6809      	ldr	r1, [r1, #0]
 8003f64:	4610      	mov	r0, r2
 8003f66:	4798      	blx	r3
 8003f68:	4603      	mov	r3, r0
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d003      	beq.n	8003f76 <OV5640_Probe+0xb2>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 8003f6e:	f06f 0304 	mvn.w	r3, #4
 8003f72:	627b      	str	r3, [r7, #36]	; 0x24
 8003f74:	e001      	b.n	8003f7a <OV5640_Probe+0xb6>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 8003f76:	2300      	movs	r3, #0
 8003f78:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }
  }

  return ret;
 8003f7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8003f7c:	4618      	mov	r0, r3
 8003f7e:	3728      	adds	r7, #40	; 0x28
 8003f80:	46bd      	mov	sp, r7
 8003f82:	bd80      	pop	{r7, pc}
 8003f84:	08003359 	.word	0x08003359
 8003f88:	080033cd 	.word	0x080033cd
 8003f8c:	080034f5 	.word	0x080034f5
 8003f90:	08003499 	.word	0x08003499
 8003f94:	08003551 	.word	0x08003551
 8003f98:	24000fec 	.word	0x24000fec
 8003f9c:	24000fe4 	.word	0x24000fe4
 8003fa0:	24000240 	.word	0x24000240
 8003fa4:	24000fb0 	.word	0x24000fb0
 8003fa8:	24000fe8 	.word	0x24000fe8

08003fac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003fac:	b480      	push	{r7}
 8003fae:	b083      	sub	sp, #12
 8003fb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003fb2:	4b0a      	ldr	r3, [pc, #40]	; (8003fdc <HAL_MspInit+0x30>)
 8003fb4:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8003fb8:	4a08      	ldr	r2, [pc, #32]	; (8003fdc <HAL_MspInit+0x30>)
 8003fba:	f043 0302 	orr.w	r3, r3, #2
 8003fbe:	f8c2 3154 	str.w	r3, [r2, #340]	; 0x154
 8003fc2:	4b06      	ldr	r3, [pc, #24]	; (8003fdc <HAL_MspInit+0x30>)
 8003fc4:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8003fc8:	f003 0302 	and.w	r3, r3, #2
 8003fcc:	607b      	str	r3, [r7, #4]
 8003fce:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003fd0:	bf00      	nop
 8003fd2:	370c      	adds	r7, #12
 8003fd4:	46bd      	mov	sp, r7
 8003fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fda:	4770      	bx	lr
 8003fdc:	58024400 	.word	0x58024400

08003fe0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003fe0:	b480      	push	{r7}
 8003fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003fe4:	e7fe      	b.n	8003fe4 <NMI_Handler+0x4>

08003fe6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003fe6:	b480      	push	{r7}
 8003fe8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003fea:	e7fe      	b.n	8003fea <HardFault_Handler+0x4>

08003fec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003fec:	b480      	push	{r7}
 8003fee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003ff0:	e7fe      	b.n	8003ff0 <MemManage_Handler+0x4>

08003ff2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003ff2:	b480      	push	{r7}
 8003ff4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003ff6:	e7fe      	b.n	8003ff6 <BusFault_Handler+0x4>

08003ff8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003ff8:	b480      	push	{r7}
 8003ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003ffc:	e7fe      	b.n	8003ffc <UsageFault_Handler+0x4>

08003ffe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003ffe:	b480      	push	{r7}
 8004000:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004002:	bf00      	nop
 8004004:	46bd      	mov	sp, r7
 8004006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400a:	4770      	bx	lr

0800400c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800400c:	b480      	push	{r7}
 800400e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004010:	bf00      	nop
 8004012:	46bd      	mov	sp, r7
 8004014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004018:	4770      	bx	lr

0800401a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800401a:	b480      	push	{r7}
 800401c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800401e:	bf00      	nop
 8004020:	46bd      	mov	sp, r7
 8004022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004026:	4770      	bx	lr

08004028 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004028:	b580      	push	{r7, lr}
 800402a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800402c:	f000 fa54 	bl	80044d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004030:	bf00      	nop
 8004032:	bd80      	pop	{r7, pc}

08004034 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8004034:	b580      	push	{r7, lr}
 8004036:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004038:	4802      	ldr	r0, [pc, #8]	; (8004044 <USART1_IRQHandler+0x10>)
 800403a:	f009 fc6f 	bl	800d91c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800403e:	bf00      	nop
 8004040:	bd80      	pop	{r7, pc}
 8004042:	bf00      	nop
 8004044:	24001018 	.word	0x24001018

08004048 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8004048:	b580      	push	{r7, lr}
 800404a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dcmi);
 800404c:	4802      	ldr	r0, [pc, #8]	; (8004058 <DMA2_Stream1_IRQHandler+0x10>)
 800404e:	f002 f9c3 	bl	80063d8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8004052:	bf00      	nop
 8004054:	bd80      	pop	{r7, pc}
 8004056:	bf00      	nop
 8004058:	24000364 	.word	0x24000364

0800405c <DCMI_PSSI_IRQHandler>:

/**
  * @brief This function handles DCMI and PSSI global interrupt.
  */
void DCMI_PSSI_IRQHandler(void)
{
 800405c:	b580      	push	{r7, lr}
 800405e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DCMI_PSSI_IRQn 0 */

  /* USER CODE END DCMI_PSSI_IRQn 0 */
  HAL_DCMI_IRQHandler(&hdcmi);
 8004060:	4802      	ldr	r0, [pc, #8]	; (800406c <DCMI_PSSI_IRQHandler+0x10>)
 8004062:	f000 fd29 	bl	8004ab8 <HAL_DCMI_IRQHandler>
  /* USER CODE BEGIN DCMI_PSSI_IRQn 1 */

  /* USER CODE END DCMI_PSSI_IRQn 1 */
}
 8004066:	bf00      	nop
 8004068:	bd80      	pop	{r7, pc}
 800406a:	bf00      	nop
 800406c:	24000314 	.word	0x24000314

08004070 <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 8004070:	b580      	push	{r7, lr}
 8004072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 8004074:	4802      	ldr	r0, [pc, #8]	; (8004080 <LTDC_IRQHandler+0x10>)
 8004076:	f005 ffe7 	bl	800a048 <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 800407a:	bf00      	nop
 800407c:	bd80      	pop	{r7, pc}
 800407e:	bf00      	nop
 8004080:	2400047c 	.word	0x2400047c

08004084 <LTDC_ER_IRQHandler>:

/**
  * @brief This function handles LTDC Error global Interrupt.
  */
void LTDC_ER_IRQHandler(void)
{
 8004084:	b580      	push	{r7, lr}
 8004086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_ER_IRQn 0 */

  /* USER CODE END LTDC_ER_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 8004088:	4802      	ldr	r0, [pc, #8]	; (8004094 <LTDC_ER_IRQHandler+0x10>)
 800408a:	f005 ffdd 	bl	800a048 <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_ER_IRQn 1 */

  /* USER CODE END LTDC_ER_IRQn 1 */
}
 800408e:	bf00      	nop
 8004090:	bd80      	pop	{r7, pc}
 8004092:	bf00      	nop
 8004094:	2400047c 	.word	0x2400047c

08004098 <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 8004098:	b580      	push	{r7, lr}
 800409a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 800409c:	4802      	ldr	r0, [pc, #8]	; (80040a8 <DMA2D_IRQHandler+0x10>)
 800409e:	f003 fe95 	bl	8007dcc <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 80040a2:	bf00      	nop
 80040a4:	bd80      	pop	{r7, pc}
 80040a6:	bf00      	nop
 80040a8:	240003dc 	.word	0x240003dc

080040ac <_lseek>:
//  (void)file;
//  return 1;
//}

int _lseek(int file, int ptr, int dir)
{
 80040ac:	b480      	push	{r7}
 80040ae:	b085      	sub	sp, #20
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	60f8      	str	r0, [r7, #12]
 80040b4:	60b9      	str	r1, [r7, #8]
 80040b6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80040b8:	2300      	movs	r3, #0
}
 80040ba:	4618      	mov	r0, r3
 80040bc:	3714      	adds	r7, #20
 80040be:	46bd      	mov	sp, r7
 80040c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c4:	4770      	bx	lr
	...

080040c8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80040c8:	b580      	push	{r7, lr}
 80040ca:	b086      	sub	sp, #24
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80040d0:	4a14      	ldr	r2, [pc, #80]	; (8004124 <_sbrk+0x5c>)
 80040d2:	4b15      	ldr	r3, [pc, #84]	; (8004128 <_sbrk+0x60>)
 80040d4:	1ad3      	subs	r3, r2, r3
 80040d6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80040d8:	697b      	ldr	r3, [r7, #20]
 80040da:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80040dc:	4b13      	ldr	r3, [pc, #76]	; (800412c <_sbrk+0x64>)
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d102      	bne.n	80040ea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80040e4:	4b11      	ldr	r3, [pc, #68]	; (800412c <_sbrk+0x64>)
 80040e6:	4a12      	ldr	r2, [pc, #72]	; (8004130 <_sbrk+0x68>)
 80040e8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80040ea:	4b10      	ldr	r3, [pc, #64]	; (800412c <_sbrk+0x64>)
 80040ec:	681a      	ldr	r2, [r3, #0]
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	4413      	add	r3, r2
 80040f2:	693a      	ldr	r2, [r7, #16]
 80040f4:	429a      	cmp	r2, r3
 80040f6:	d207      	bcs.n	8004108 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80040f8:	f00b fad4 	bl	800f6a4 <__errno>
 80040fc:	4603      	mov	r3, r0
 80040fe:	220c      	movs	r2, #12
 8004100:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004102:	f04f 33ff 	mov.w	r3, #4294967295
 8004106:	e009      	b.n	800411c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004108:	4b08      	ldr	r3, [pc, #32]	; (800412c <_sbrk+0x64>)
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800410e:	4b07      	ldr	r3, [pc, #28]	; (800412c <_sbrk+0x64>)
 8004110:	681a      	ldr	r2, [r3, #0]
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	4413      	add	r3, r2
 8004116:	4a05      	ldr	r2, [pc, #20]	; (800412c <_sbrk+0x64>)
 8004118:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800411a:	68fb      	ldr	r3, [r7, #12]
}
 800411c:	4618      	mov	r0, r3
 800411e:	3718      	adds	r7, #24
 8004120:	46bd      	mov	sp, r7
 8004122:	bd80      	pop	{r7, pc}
 8004124:	24100000 	.word	0x24100000
 8004128:	00000400 	.word	0x00000400
 800412c:	24001014 	.word	0x24001014
 8004130:	240010c0 	.word	0x240010c0

08004134 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004134:	b480      	push	{r7}
 8004136:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004138:	4b32      	ldr	r3, [pc, #200]	; (8004204 <SystemInit+0xd0>)
 800413a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800413e:	4a31      	ldr	r2, [pc, #196]	; (8004204 <SystemInit+0xd0>)
 8004140:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004144:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8004148:	4b2f      	ldr	r3, [pc, #188]	; (8004208 <SystemInit+0xd4>)
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f003 030f 	and.w	r3, r3, #15
 8004150:	2b02      	cmp	r3, #2
 8004152:	d807      	bhi.n	8004164 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8004154:	4b2c      	ldr	r3, [pc, #176]	; (8004208 <SystemInit+0xd4>)
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f023 030f 	bic.w	r3, r3, #15
 800415c:	4a2a      	ldr	r2, [pc, #168]	; (8004208 <SystemInit+0xd4>)
 800415e:	f043 0303 	orr.w	r3, r3, #3
 8004162:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8004164:	4b29      	ldr	r3, [pc, #164]	; (800420c <SystemInit+0xd8>)
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	4a28      	ldr	r2, [pc, #160]	; (800420c <SystemInit+0xd8>)
 800416a:	f043 0301 	orr.w	r3, r3, #1
 800416e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8004170:	4b26      	ldr	r3, [pc, #152]	; (800420c <SystemInit+0xd8>)
 8004172:	2200      	movs	r2, #0
 8004174:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8004176:	4b25      	ldr	r3, [pc, #148]	; (800420c <SystemInit+0xd8>)
 8004178:	681a      	ldr	r2, [r3, #0]
 800417a:	4924      	ldr	r1, [pc, #144]	; (800420c <SystemInit+0xd8>)
 800417c:	4b24      	ldr	r3, [pc, #144]	; (8004210 <SystemInit+0xdc>)
 800417e:	4013      	ands	r3, r2
 8004180:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8004182:	4b21      	ldr	r3, [pc, #132]	; (8004208 <SystemInit+0xd4>)
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f003 030c 	and.w	r3, r3, #12
 800418a:	2b00      	cmp	r3, #0
 800418c:	d007      	beq.n	800419e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800418e:	4b1e      	ldr	r3, [pc, #120]	; (8004208 <SystemInit+0xd4>)
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f023 030f 	bic.w	r3, r3, #15
 8004196:	4a1c      	ldr	r2, [pc, #112]	; (8004208 <SystemInit+0xd4>)
 8004198:	f043 0303 	orr.w	r3, r3, #3
 800419c:	6013      	str	r3, [r2, #0]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
#else
  /* Reset CDCFGR1 register */
  RCC->CDCFGR1 = 0x00000000;
 800419e:	4b1b      	ldr	r3, [pc, #108]	; (800420c <SystemInit+0xd8>)
 80041a0:	2200      	movs	r2, #0
 80041a2:	619a      	str	r2, [r3, #24]

  /* Reset CDCFGR2 register */
  RCC->CDCFGR2 = 0x00000000;
 80041a4:	4b19      	ldr	r3, [pc, #100]	; (800420c <SystemInit+0xd8>)
 80041a6:	2200      	movs	r2, #0
 80041a8:	61da      	str	r2, [r3, #28]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
 80041aa:	4b18      	ldr	r3, [pc, #96]	; (800420c <SystemInit+0xd8>)
 80041ac:	2200      	movs	r2, #0
 80041ae:	621a      	str	r2, [r3, #32]
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80041b0:	4b16      	ldr	r3, [pc, #88]	; (800420c <SystemInit+0xd8>)
 80041b2:	4a18      	ldr	r2, [pc, #96]	; (8004214 <SystemInit+0xe0>)
 80041b4:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80041b6:	4b15      	ldr	r3, [pc, #84]	; (800420c <SystemInit+0xd8>)
 80041b8:	4a17      	ldr	r2, [pc, #92]	; (8004218 <SystemInit+0xe4>)
 80041ba:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80041bc:	4b13      	ldr	r3, [pc, #76]	; (800420c <SystemInit+0xd8>)
 80041be:	4a17      	ldr	r2, [pc, #92]	; (800421c <SystemInit+0xe8>)
 80041c0:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80041c2:	4b12      	ldr	r3, [pc, #72]	; (800420c <SystemInit+0xd8>)
 80041c4:	2200      	movs	r2, #0
 80041c6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80041c8:	4b10      	ldr	r3, [pc, #64]	; (800420c <SystemInit+0xd8>)
 80041ca:	4a14      	ldr	r2, [pc, #80]	; (800421c <SystemInit+0xe8>)
 80041cc:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80041ce:	4b0f      	ldr	r3, [pc, #60]	; (800420c <SystemInit+0xd8>)
 80041d0:	2200      	movs	r2, #0
 80041d2:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80041d4:	4b0d      	ldr	r3, [pc, #52]	; (800420c <SystemInit+0xd8>)
 80041d6:	4a11      	ldr	r2, [pc, #68]	; (800421c <SystemInit+0xe8>)
 80041d8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80041da:	4b0c      	ldr	r3, [pc, #48]	; (800420c <SystemInit+0xd8>)
 80041dc:	2200      	movs	r2, #0
 80041de:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80041e0:	4b0a      	ldr	r3, [pc, #40]	; (800420c <SystemInit+0xd8>)
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	4a09      	ldr	r2, [pc, #36]	; (800420c <SystemInit+0xd8>)
 80041e6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80041ea:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80041ec:	4b07      	ldr	r3, [pc, #28]	; (800420c <SystemInit+0xd8>)
 80041ee:	2200      	movs	r2, #0
 80041f0:	661a      	str	r2, [r3, #96]	; 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80041f2:	4b0b      	ldr	r3, [pc, #44]	; (8004220 <SystemInit+0xec>)
 80041f4:	f243 02d2 	movw	r2, #12498	; 0x30d2
 80041f8:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80041fa:	bf00      	nop
 80041fc:	46bd      	mov	sp, r7
 80041fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004202:	4770      	bx	lr
 8004204:	e000ed00 	.word	0xe000ed00
 8004208:	52002000 	.word	0x52002000
 800420c:	58024400 	.word	0x58024400
 8004210:	eaf6ed7f 	.word	0xeaf6ed7f
 8004214:	02020200 	.word	0x02020200
 8004218:	01ff0000 	.word	0x01ff0000
 800421c:	01010280 	.word	0x01010280
 8004220:	52004000 	.word	0x52004000

08004224 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8004224:	b580      	push	{r7, lr}
 8004226:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004228:	4b22      	ldr	r3, [pc, #136]	; (80042b4 <MX_USART1_UART_Init+0x90>)
 800422a:	4a23      	ldr	r2, [pc, #140]	; (80042b8 <MX_USART1_UART_Init+0x94>)
 800422c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800422e:	4b21      	ldr	r3, [pc, #132]	; (80042b4 <MX_USART1_UART_Init+0x90>)
 8004230:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004234:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004236:	4b1f      	ldr	r3, [pc, #124]	; (80042b4 <MX_USART1_UART_Init+0x90>)
 8004238:	2200      	movs	r2, #0
 800423a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800423c:	4b1d      	ldr	r3, [pc, #116]	; (80042b4 <MX_USART1_UART_Init+0x90>)
 800423e:	2200      	movs	r2, #0
 8004240:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004242:	4b1c      	ldr	r3, [pc, #112]	; (80042b4 <MX_USART1_UART_Init+0x90>)
 8004244:	2200      	movs	r2, #0
 8004246:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004248:	4b1a      	ldr	r3, [pc, #104]	; (80042b4 <MX_USART1_UART_Init+0x90>)
 800424a:	220c      	movs	r2, #12
 800424c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800424e:	4b19      	ldr	r3, [pc, #100]	; (80042b4 <MX_USART1_UART_Init+0x90>)
 8004250:	2200      	movs	r2, #0
 8004252:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004254:	4b17      	ldr	r3, [pc, #92]	; (80042b4 <MX_USART1_UART_Init+0x90>)
 8004256:	2200      	movs	r2, #0
 8004258:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800425a:	4b16      	ldr	r3, [pc, #88]	; (80042b4 <MX_USART1_UART_Init+0x90>)
 800425c:	2200      	movs	r2, #0
 800425e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004260:	4b14      	ldr	r3, [pc, #80]	; (80042b4 <MX_USART1_UART_Init+0x90>)
 8004262:	2200      	movs	r2, #0
 8004264:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004266:	4b13      	ldr	r3, [pc, #76]	; (80042b4 <MX_USART1_UART_Init+0x90>)
 8004268:	2200      	movs	r2, #0
 800426a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800426c:	4811      	ldr	r0, [pc, #68]	; (80042b4 <MX_USART1_UART_Init+0x90>)
 800426e:	f009 f9ae 	bl	800d5ce <HAL_UART_Init>
 8004272:	4603      	mov	r3, r0
 8004274:	2b00      	cmp	r3, #0
 8004276:	d001      	beq.n	800427c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8004278:	f7fd fa6a 	bl	8001750 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800427c:	2100      	movs	r1, #0
 800427e:	480d      	ldr	r0, [pc, #52]	; (80042b4 <MX_USART1_UART_Init+0x90>)
 8004280:	f00b f844 	bl	800f30c <HAL_UARTEx_SetTxFifoThreshold>
 8004284:	4603      	mov	r3, r0
 8004286:	2b00      	cmp	r3, #0
 8004288:	d001      	beq.n	800428e <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800428a:	f7fd fa61 	bl	8001750 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800428e:	2100      	movs	r1, #0
 8004290:	4808      	ldr	r0, [pc, #32]	; (80042b4 <MX_USART1_UART_Init+0x90>)
 8004292:	f00b f879 	bl	800f388 <HAL_UARTEx_SetRxFifoThreshold>
 8004296:	4603      	mov	r3, r0
 8004298:	2b00      	cmp	r3, #0
 800429a:	d001      	beq.n	80042a0 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 800429c:	f7fd fa58 	bl	8001750 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80042a0:	4804      	ldr	r0, [pc, #16]	; (80042b4 <MX_USART1_UART_Init+0x90>)
 80042a2:	f00a fffa 	bl	800f29a <HAL_UARTEx_DisableFifoMode>
 80042a6:	4603      	mov	r3, r0
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d001      	beq.n	80042b0 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80042ac:	f7fd fa50 	bl	8001750 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80042b0:	bf00      	nop
 80042b2:	bd80      	pop	{r7, pc}
 80042b4:	24001018 	.word	0x24001018
 80042b8:	40011000 	.word	0x40011000

080042bc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80042bc:	b580      	push	{r7, lr}
 80042be:	b0ba      	sub	sp, #232	; 0xe8
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042c4:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80042c8:	2200      	movs	r2, #0
 80042ca:	601a      	str	r2, [r3, #0]
 80042cc:	605a      	str	r2, [r3, #4]
 80042ce:	609a      	str	r2, [r3, #8]
 80042d0:	60da      	str	r2, [r3, #12]
 80042d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80042d4:	f107 0310 	add.w	r3, r7, #16
 80042d8:	22c0      	movs	r2, #192	; 0xc0
 80042da:	2100      	movs	r1, #0
 80042dc:	4618      	mov	r0, r3
 80042de:	f00b fa0b 	bl	800f6f8 <memset>
  if(uartHandle->Instance==USART1)
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	4a2b      	ldr	r2, [pc, #172]	; (8004394 <HAL_UART_MspInit+0xd8>)
 80042e8:	4293      	cmp	r3, r2
 80042ea:	d14e      	bne.n	800438a <HAL_UART_MspInit+0xce>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80042ec:	f04f 0201 	mov.w	r2, #1
 80042f0:	f04f 0300 	mov.w	r3, #0
 80042f4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 80042f8:	2300      	movs	r3, #0
 80042fa:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80042fe:	f107 0310 	add.w	r3, r7, #16
 8004302:	4618      	mov	r0, r3
 8004304:	f007 f9cc 	bl	800b6a0 <HAL_RCCEx_PeriphCLKConfig>
 8004308:	4603      	mov	r3, r0
 800430a:	2b00      	cmp	r3, #0
 800430c:	d001      	beq.n	8004312 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 800430e:	f7fd fa1f 	bl	8001750 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004312:	4b21      	ldr	r3, [pc, #132]	; (8004398 <HAL_UART_MspInit+0xdc>)
 8004314:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8004318:	4a1f      	ldr	r2, [pc, #124]	; (8004398 <HAL_UART_MspInit+0xdc>)
 800431a:	f043 0310 	orr.w	r3, r3, #16
 800431e:	f8c2 3150 	str.w	r3, [r2, #336]	; 0x150
 8004322:	4b1d      	ldr	r3, [pc, #116]	; (8004398 <HAL_UART_MspInit+0xdc>)
 8004324:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8004328:	f003 0310 	and.w	r3, r3, #16
 800432c:	60fb      	str	r3, [r7, #12]
 800432e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004330:	4b19      	ldr	r3, [pc, #100]	; (8004398 <HAL_UART_MspInit+0xdc>)
 8004332:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8004336:	4a18      	ldr	r2, [pc, #96]	; (8004398 <HAL_UART_MspInit+0xdc>)
 8004338:	f043 0301 	orr.w	r3, r3, #1
 800433c:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8004340:	4b15      	ldr	r3, [pc, #84]	; (8004398 <HAL_UART_MspInit+0xdc>)
 8004342:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8004346:	f003 0301 	and.w	r3, r3, #1
 800434a:	60bb      	str	r3, [r7, #8]
 800434c:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = VCP_RX_Pin|VCP_TX_Pin;
 800434e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8004352:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004356:	2302      	movs	r3, #2
 8004358:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800435c:	2300      	movs	r3, #0
 800435e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004362:	2300      	movs	r3, #0
 8004364:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004368:	2307      	movs	r3, #7
 800436a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800436e:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8004372:	4619      	mov	r1, r3
 8004374:	4809      	ldr	r0, [pc, #36]	; (800439c <HAL_UART_MspInit+0xe0>)
 8004376:	f004 fc3d 	bl	8008bf4 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800437a:	2200      	movs	r2, #0
 800437c:	2100      	movs	r1, #0
 800437e:	2025      	movs	r0, #37	; 0x25
 8004380:	f000 f9c9 	bl	8004716 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004384:	2025      	movs	r0, #37	; 0x25
 8004386:	f000 f9e0 	bl	800474a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800438a:	bf00      	nop
 800438c:	37e8      	adds	r7, #232	; 0xe8
 800438e:	46bd      	mov	sp, r7
 8004390:	bd80      	pop	{r7, pc}
 8004392:	bf00      	nop
 8004394:	40011000 	.word	0x40011000
 8004398:	58024400 	.word	0x58024400
 800439c:	58020000 	.word	0x58020000

080043a0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80043a0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80043d8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80043a4:	f7ff fec6 	bl	8004134 <SystemInit>
  
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80043a8:	480c      	ldr	r0, [pc, #48]	; (80043dc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80043aa:	490d      	ldr	r1, [pc, #52]	; (80043e0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80043ac:	4a0d      	ldr	r2, [pc, #52]	; (80043e4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80043ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80043b0:	e002      	b.n	80043b8 <LoopCopyDataInit>

080043b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80043b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80043b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80043b6:	3304      	adds	r3, #4

080043b8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  adds r4, r0, r3
 80043b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80043ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80043bc:	d3f9      	bcc.n	80043b2 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80043be:	4a0a      	ldr	r2, [pc, #40]	; (80043e8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80043c0:	4c0a      	ldr	r4, [pc, #40]	; (80043ec <LoopFillZerobss+0x22>)
  movs r3, #0
 80043c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80043c4:	e001      	b.n	80043ca <LoopFillZerobss>

080043c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80043c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80043c8:	3204      	adds	r2, #4

080043ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80043ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80043cc:	d3fb      	bcc.n	80043c6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80043ce:	f00b f96f 	bl	800f6b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80043d2:	f7fd f8c7 	bl	8001564 <main>
  bx  lr
 80043d6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80043d8:	24100000 	.word	0x24100000
  ldr r0, =_sdata
 80043dc:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80043e0:	240002f8 	.word	0x240002f8
  ldr r2, =_sidata
 80043e4:	08010628 	.word	0x08010628
  ldr r2, =_sbss
 80043e8:	240002f8 	.word	0x240002f8
  ldr r4, =_ebss
 80043ec:	240010c0 	.word	0x240010c0

080043f0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80043f0:	e7fe      	b.n	80043f0 <ADC_IRQHandler>
	...

080043f4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80043f4:	b580      	push	{r7, lr}
 80043f6:	b082      	sub	sp, #8
 80043f8:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80043fa:	2003      	movs	r0, #3
 80043fc:	f000 f980 	bl	8004700 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 8004400:	f006 ff78 	bl	800b2f4 <HAL_RCC_GetSysClockFreq>
 8004404:	4602      	mov	r2, r0
 8004406:	4b15      	ldr	r3, [pc, #84]	; (800445c <HAL_Init+0x68>)
 8004408:	699b      	ldr	r3, [r3, #24]
 800440a:	0a1b      	lsrs	r3, r3, #8
 800440c:	f003 030f 	and.w	r3, r3, #15
 8004410:	4913      	ldr	r1, [pc, #76]	; (8004460 <HAL_Init+0x6c>)
 8004412:	5ccb      	ldrb	r3, [r1, r3]
 8004414:	f003 031f 	and.w	r3, r3, #31
 8004418:	fa22 f303 	lsr.w	r3, r2, r3
 800441c:	607b      	str	r3, [r7, #4]

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 800441e:	4b0f      	ldr	r3, [pc, #60]	; (800445c <HAL_Init+0x68>)
 8004420:	699b      	ldr	r3, [r3, #24]
 8004422:	f003 030f 	and.w	r3, r3, #15
 8004426:	4a0e      	ldr	r2, [pc, #56]	; (8004460 <HAL_Init+0x6c>)
 8004428:	5cd3      	ldrb	r3, [r2, r3]
 800442a:	f003 031f 	and.w	r3, r3, #31
 800442e:	687a      	ldr	r2, [r7, #4]
 8004430:	fa22 f303 	lsr.w	r3, r2, r3
 8004434:	4a0b      	ldr	r2, [pc, #44]	; (8004464 <HAL_Init+0x70>)
 8004436:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004438:	4a0b      	ldr	r2, [pc, #44]	; (8004468 <HAL_Init+0x74>)
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800443e:	2000      	movs	r0, #0
 8004440:	f000 f814 	bl	800446c <HAL_InitTick>
 8004444:	4603      	mov	r3, r0
 8004446:	2b00      	cmp	r3, #0
 8004448:	d001      	beq.n	800444e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800444a:	2301      	movs	r3, #1
 800444c:	e002      	b.n	8004454 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800444e:	f7ff fdad 	bl	8003fac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004452:	2300      	movs	r3, #0
}
 8004454:	4618      	mov	r0, r3
 8004456:	3708      	adds	r7, #8
 8004458:	46bd      	mov	sp, r7
 800445a:	bd80      	pop	{r7, pc}
 800445c:	58024400 	.word	0x58024400
 8004460:	08010574 	.word	0x08010574
 8004464:	24000288 	.word	0x24000288
 8004468:	24000284 	.word	0x24000284

0800446c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800446c:	b580      	push	{r7, lr}
 800446e:	b082      	sub	sp, #8
 8004470:	af00      	add	r7, sp, #0
 8004472:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8004474:	4b15      	ldr	r3, [pc, #84]	; (80044cc <HAL_InitTick+0x60>)
 8004476:	781b      	ldrb	r3, [r3, #0]
 8004478:	2b00      	cmp	r3, #0
 800447a:	d101      	bne.n	8004480 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 800447c:	2301      	movs	r3, #1
 800447e:	e021      	b.n	80044c4 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8004480:	4b13      	ldr	r3, [pc, #76]	; (80044d0 <HAL_InitTick+0x64>)
 8004482:	681a      	ldr	r2, [r3, #0]
 8004484:	4b11      	ldr	r3, [pc, #68]	; (80044cc <HAL_InitTick+0x60>)
 8004486:	781b      	ldrb	r3, [r3, #0]
 8004488:	4619      	mov	r1, r3
 800448a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800448e:	fbb3 f3f1 	udiv	r3, r3, r1
 8004492:	fbb2 f3f3 	udiv	r3, r2, r3
 8004496:	4618      	mov	r0, r3
 8004498:	f000 f965 	bl	8004766 <HAL_SYSTICK_Config>
 800449c:	4603      	mov	r3, r0
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d001      	beq.n	80044a6 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80044a2:	2301      	movs	r3, #1
 80044a4:	e00e      	b.n	80044c4 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	2b0f      	cmp	r3, #15
 80044aa:	d80a      	bhi.n	80044c2 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80044ac:	2200      	movs	r2, #0
 80044ae:	6879      	ldr	r1, [r7, #4]
 80044b0:	f04f 30ff 	mov.w	r0, #4294967295
 80044b4:	f000 f92f 	bl	8004716 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80044b8:	4a06      	ldr	r2, [pc, #24]	; (80044d4 <HAL_InitTick+0x68>)
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80044be:	2300      	movs	r3, #0
 80044c0:	e000      	b.n	80044c4 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80044c2:	2301      	movs	r3, #1
}
 80044c4:	4618      	mov	r0, r3
 80044c6:	3708      	adds	r7, #8
 80044c8:	46bd      	mov	sp, r7
 80044ca:	bd80      	pop	{r7, pc}
 80044cc:	24000290 	.word	0x24000290
 80044d0:	24000284 	.word	0x24000284
 80044d4:	2400028c 	.word	0x2400028c

080044d8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80044d8:	b480      	push	{r7}
 80044da:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80044dc:	4b06      	ldr	r3, [pc, #24]	; (80044f8 <HAL_IncTick+0x20>)
 80044de:	781b      	ldrb	r3, [r3, #0]
 80044e0:	461a      	mov	r2, r3
 80044e2:	4b06      	ldr	r3, [pc, #24]	; (80044fc <HAL_IncTick+0x24>)
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	4413      	add	r3, r2
 80044e8:	4a04      	ldr	r2, [pc, #16]	; (80044fc <HAL_IncTick+0x24>)
 80044ea:	6013      	str	r3, [r2, #0]
}
 80044ec:	bf00      	nop
 80044ee:	46bd      	mov	sp, r7
 80044f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f4:	4770      	bx	lr
 80044f6:	bf00      	nop
 80044f8:	24000290 	.word	0x24000290
 80044fc:	240010ac 	.word	0x240010ac

08004500 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004500:	b480      	push	{r7}
 8004502:	af00      	add	r7, sp, #0
  return uwTick;
 8004504:	4b03      	ldr	r3, [pc, #12]	; (8004514 <HAL_GetTick+0x14>)
 8004506:	681b      	ldr	r3, [r3, #0]
}
 8004508:	4618      	mov	r0, r3
 800450a:	46bd      	mov	sp, r7
 800450c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004510:	4770      	bx	lr
 8004512:	bf00      	nop
 8004514:	240010ac 	.word	0x240010ac

08004518 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004518:	b580      	push	{r7, lr}
 800451a:	b084      	sub	sp, #16
 800451c:	af00      	add	r7, sp, #0
 800451e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004520:	f7ff ffee 	bl	8004500 <HAL_GetTick>
 8004524:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004530:	d005      	beq.n	800453e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004532:	4b0a      	ldr	r3, [pc, #40]	; (800455c <HAL_Delay+0x44>)
 8004534:	781b      	ldrb	r3, [r3, #0]
 8004536:	461a      	mov	r2, r3
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	4413      	add	r3, r2
 800453c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800453e:	bf00      	nop
 8004540:	f7ff ffde 	bl	8004500 <HAL_GetTick>
 8004544:	4602      	mov	r2, r0
 8004546:	68bb      	ldr	r3, [r7, #8]
 8004548:	1ad3      	subs	r3, r2, r3
 800454a:	68fa      	ldr	r2, [r7, #12]
 800454c:	429a      	cmp	r2, r3
 800454e:	d8f7      	bhi.n	8004540 <HAL_Delay+0x28>
  {
  }
}
 8004550:	bf00      	nop
 8004552:	bf00      	nop
 8004554:	3710      	adds	r7, #16
 8004556:	46bd      	mov	sp, r7
 8004558:	bd80      	pop	{r7, pc}
 800455a:	bf00      	nop
 800455c:	24000290 	.word	0x24000290

08004560 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004560:	b480      	push	{r7}
 8004562:	b085      	sub	sp, #20
 8004564:	af00      	add	r7, sp, #0
 8004566:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	f003 0307 	and.w	r3, r3, #7
 800456e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004570:	4b0b      	ldr	r3, [pc, #44]	; (80045a0 <__NVIC_SetPriorityGrouping+0x40>)
 8004572:	68db      	ldr	r3, [r3, #12]
 8004574:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004576:	68ba      	ldr	r2, [r7, #8]
 8004578:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800457c:	4013      	ands	r3, r2
 800457e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004584:	68bb      	ldr	r3, [r7, #8]
 8004586:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8004588:	4b06      	ldr	r3, [pc, #24]	; (80045a4 <__NVIC_SetPriorityGrouping+0x44>)
 800458a:	4313      	orrs	r3, r2
 800458c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800458e:	4a04      	ldr	r2, [pc, #16]	; (80045a0 <__NVIC_SetPriorityGrouping+0x40>)
 8004590:	68bb      	ldr	r3, [r7, #8]
 8004592:	60d3      	str	r3, [r2, #12]
}
 8004594:	bf00      	nop
 8004596:	3714      	adds	r7, #20
 8004598:	46bd      	mov	sp, r7
 800459a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459e:	4770      	bx	lr
 80045a0:	e000ed00 	.word	0xe000ed00
 80045a4:	05fa0000 	.word	0x05fa0000

080045a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80045a8:	b480      	push	{r7}
 80045aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80045ac:	4b04      	ldr	r3, [pc, #16]	; (80045c0 <__NVIC_GetPriorityGrouping+0x18>)
 80045ae:	68db      	ldr	r3, [r3, #12]
 80045b0:	0a1b      	lsrs	r3, r3, #8
 80045b2:	f003 0307 	and.w	r3, r3, #7
}
 80045b6:	4618      	mov	r0, r3
 80045b8:	46bd      	mov	sp, r7
 80045ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045be:	4770      	bx	lr
 80045c0:	e000ed00 	.word	0xe000ed00

080045c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80045c4:	b480      	push	{r7}
 80045c6:	b083      	sub	sp, #12
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	4603      	mov	r3, r0
 80045cc:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80045ce:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	db0b      	blt.n	80045ee <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80045d6:	88fb      	ldrh	r3, [r7, #6]
 80045d8:	f003 021f 	and.w	r2, r3, #31
 80045dc:	4907      	ldr	r1, [pc, #28]	; (80045fc <__NVIC_EnableIRQ+0x38>)
 80045de:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80045e2:	095b      	lsrs	r3, r3, #5
 80045e4:	2001      	movs	r0, #1
 80045e6:	fa00 f202 	lsl.w	r2, r0, r2
 80045ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80045ee:	bf00      	nop
 80045f0:	370c      	adds	r7, #12
 80045f2:	46bd      	mov	sp, r7
 80045f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f8:	4770      	bx	lr
 80045fa:	bf00      	nop
 80045fc:	e000e100 	.word	0xe000e100

08004600 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004600:	b480      	push	{r7}
 8004602:	b083      	sub	sp, #12
 8004604:	af00      	add	r7, sp, #0
 8004606:	4603      	mov	r3, r0
 8004608:	6039      	str	r1, [r7, #0]
 800460a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800460c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004610:	2b00      	cmp	r3, #0
 8004612:	db0a      	blt.n	800462a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004614:	683b      	ldr	r3, [r7, #0]
 8004616:	b2da      	uxtb	r2, r3
 8004618:	490c      	ldr	r1, [pc, #48]	; (800464c <__NVIC_SetPriority+0x4c>)
 800461a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800461e:	0112      	lsls	r2, r2, #4
 8004620:	b2d2      	uxtb	r2, r2
 8004622:	440b      	add	r3, r1
 8004624:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004628:	e00a      	b.n	8004640 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800462a:	683b      	ldr	r3, [r7, #0]
 800462c:	b2da      	uxtb	r2, r3
 800462e:	4908      	ldr	r1, [pc, #32]	; (8004650 <__NVIC_SetPriority+0x50>)
 8004630:	88fb      	ldrh	r3, [r7, #6]
 8004632:	f003 030f 	and.w	r3, r3, #15
 8004636:	3b04      	subs	r3, #4
 8004638:	0112      	lsls	r2, r2, #4
 800463a:	b2d2      	uxtb	r2, r2
 800463c:	440b      	add	r3, r1
 800463e:	761a      	strb	r2, [r3, #24]
}
 8004640:	bf00      	nop
 8004642:	370c      	adds	r7, #12
 8004644:	46bd      	mov	sp, r7
 8004646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464a:	4770      	bx	lr
 800464c:	e000e100 	.word	0xe000e100
 8004650:	e000ed00 	.word	0xe000ed00

08004654 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004654:	b480      	push	{r7}
 8004656:	b089      	sub	sp, #36	; 0x24
 8004658:	af00      	add	r7, sp, #0
 800465a:	60f8      	str	r0, [r7, #12]
 800465c:	60b9      	str	r1, [r7, #8]
 800465e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	f003 0307 	and.w	r3, r3, #7
 8004666:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004668:	69fb      	ldr	r3, [r7, #28]
 800466a:	f1c3 0307 	rsb	r3, r3, #7
 800466e:	2b04      	cmp	r3, #4
 8004670:	bf28      	it	cs
 8004672:	2304      	movcs	r3, #4
 8004674:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004676:	69fb      	ldr	r3, [r7, #28]
 8004678:	3304      	adds	r3, #4
 800467a:	2b06      	cmp	r3, #6
 800467c:	d902      	bls.n	8004684 <NVIC_EncodePriority+0x30>
 800467e:	69fb      	ldr	r3, [r7, #28]
 8004680:	3b03      	subs	r3, #3
 8004682:	e000      	b.n	8004686 <NVIC_EncodePriority+0x32>
 8004684:	2300      	movs	r3, #0
 8004686:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004688:	f04f 32ff 	mov.w	r2, #4294967295
 800468c:	69bb      	ldr	r3, [r7, #24]
 800468e:	fa02 f303 	lsl.w	r3, r2, r3
 8004692:	43da      	mvns	r2, r3
 8004694:	68bb      	ldr	r3, [r7, #8]
 8004696:	401a      	ands	r2, r3
 8004698:	697b      	ldr	r3, [r7, #20]
 800469a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800469c:	f04f 31ff 	mov.w	r1, #4294967295
 80046a0:	697b      	ldr	r3, [r7, #20]
 80046a2:	fa01 f303 	lsl.w	r3, r1, r3
 80046a6:	43d9      	mvns	r1, r3
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80046ac:	4313      	orrs	r3, r2
         );
}
 80046ae:	4618      	mov	r0, r3
 80046b0:	3724      	adds	r7, #36	; 0x24
 80046b2:	46bd      	mov	sp, r7
 80046b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b8:	4770      	bx	lr
	...

080046bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80046bc:	b580      	push	{r7, lr}
 80046be:	b082      	sub	sp, #8
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	3b01      	subs	r3, #1
 80046c8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80046cc:	d301      	bcc.n	80046d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80046ce:	2301      	movs	r3, #1
 80046d0:	e00f      	b.n	80046f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80046d2:	4a0a      	ldr	r2, [pc, #40]	; (80046fc <SysTick_Config+0x40>)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	3b01      	subs	r3, #1
 80046d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80046da:	210f      	movs	r1, #15
 80046dc:	f04f 30ff 	mov.w	r0, #4294967295
 80046e0:	f7ff ff8e 	bl	8004600 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80046e4:	4b05      	ldr	r3, [pc, #20]	; (80046fc <SysTick_Config+0x40>)
 80046e6:	2200      	movs	r2, #0
 80046e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80046ea:	4b04      	ldr	r3, [pc, #16]	; (80046fc <SysTick_Config+0x40>)
 80046ec:	2207      	movs	r2, #7
 80046ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80046f0:	2300      	movs	r3, #0
}
 80046f2:	4618      	mov	r0, r3
 80046f4:	3708      	adds	r7, #8
 80046f6:	46bd      	mov	sp, r7
 80046f8:	bd80      	pop	{r7, pc}
 80046fa:	bf00      	nop
 80046fc:	e000e010 	.word	0xe000e010

08004700 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004700:	b580      	push	{r7, lr}
 8004702:	b082      	sub	sp, #8
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004708:	6878      	ldr	r0, [r7, #4]
 800470a:	f7ff ff29 	bl	8004560 <__NVIC_SetPriorityGrouping>
}
 800470e:	bf00      	nop
 8004710:	3708      	adds	r7, #8
 8004712:	46bd      	mov	sp, r7
 8004714:	bd80      	pop	{r7, pc}

08004716 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004716:	b580      	push	{r7, lr}
 8004718:	b086      	sub	sp, #24
 800471a:	af00      	add	r7, sp, #0
 800471c:	4603      	mov	r3, r0
 800471e:	60b9      	str	r1, [r7, #8]
 8004720:	607a      	str	r2, [r7, #4]
 8004722:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004724:	f7ff ff40 	bl	80045a8 <__NVIC_GetPriorityGrouping>
 8004728:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800472a:	687a      	ldr	r2, [r7, #4]
 800472c:	68b9      	ldr	r1, [r7, #8]
 800472e:	6978      	ldr	r0, [r7, #20]
 8004730:	f7ff ff90 	bl	8004654 <NVIC_EncodePriority>
 8004734:	4602      	mov	r2, r0
 8004736:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800473a:	4611      	mov	r1, r2
 800473c:	4618      	mov	r0, r3
 800473e:	f7ff ff5f 	bl	8004600 <__NVIC_SetPriority>
}
 8004742:	bf00      	nop
 8004744:	3718      	adds	r7, #24
 8004746:	46bd      	mov	sp, r7
 8004748:	bd80      	pop	{r7, pc}

0800474a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800474a:	b580      	push	{r7, lr}
 800474c:	b082      	sub	sp, #8
 800474e:	af00      	add	r7, sp, #0
 8004750:	4603      	mov	r3, r0
 8004752:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004754:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004758:	4618      	mov	r0, r3
 800475a:	f7ff ff33 	bl	80045c4 <__NVIC_EnableIRQ>
}
 800475e:	bf00      	nop
 8004760:	3708      	adds	r7, #8
 8004762:	46bd      	mov	sp, r7
 8004764:	bd80      	pop	{r7, pc}

08004766 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004766:	b580      	push	{r7, lr}
 8004768:	b082      	sub	sp, #8
 800476a:	af00      	add	r7, sp, #0
 800476c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800476e:	6878      	ldr	r0, [r7, #4]
 8004770:	f7ff ffa4 	bl	80046bc <SysTick_Config>
 8004774:	4603      	mov	r3, r0
}
 8004776:	4618      	mov	r0, r3
 8004778:	3708      	adds	r7, #8
 800477a:	46bd      	mov	sp, r7
 800477c:	bd80      	pop	{r7, pc}
	...

08004780 <HAL_DCMI_Init>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi)
{
 8004780:	b580      	push	{r7, lr}
 8004782:	b082      	sub	sp, #8
 8004784:	af00      	add	r7, sp, #0
 8004786:	6078      	str	r0, [r7, #4]
  /* Check the DCMI peripheral state */
  if (hdcmi == NULL)
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2b00      	cmp	r3, #0
 800478c:	d101      	bne.n	8004792 <HAL_DCMI_Init+0x12>
  {
    return HAL_ERROR;
 800478e:	2301      	movs	r3, #1
 8004790:	e069      	b.n	8004866 <HAL_DCMI_Init+0xe6>
  assert_param(IS_DCMI_BYTE_SELECT_MODE(hdcmi->Init.ByteSelectMode));
  assert_param(IS_DCMI_BYTE_SELECT_START(hdcmi->Init.ByteSelectStart));
  assert_param(IS_DCMI_LINE_SELECT_MODE(hdcmi->Init.LineSelectMode));
  assert_param(IS_DCMI_LINE_SELECT_START(hdcmi->Init.LineSelectStart));

  if (hdcmi->State == HAL_DCMI_STATE_RESET)
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004798:	b2db      	uxtb	r3, r3
 800479a:	2b00      	cmp	r3, #0
 800479c:	d102      	bne.n	80047a4 <HAL_DCMI_Init+0x24>
    }
    /* Initialize the low level hardware (MSP) */
    hdcmi->MspInitCallback(hdcmi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_DCMI_MspInit(hdcmi);
 800479e:	6878      	ldr	r0, [r7, #4]
 80047a0:	f7fb ff5a 	bl	8000658 <HAL_DCMI_MspInit>
#endif /* (USE_HAL_DCMI_REGISTER_CALLBACKS) */
  }

  /* Change the DCMI state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	2202      	movs	r2, #2
 80047a8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  if (hdcmi->Init.ExtendedDataMode != DCMI_EXTEND_DATA_8B)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	699b      	ldr	r3, [r3, #24]
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d002      	beq.n	80047ba <HAL_DCMI_Init+0x3a>
  {
    /* Byte select mode must be programmed to the reset value if the extended mode
    is not set to 8-bit data capture on every pixel clock */
    hdcmi->Init.ByteSelectMode = DCMI_BSM_ALL;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2200      	movs	r2, #0
 80047b8:	625a      	str	r2, [r3, #36]	; 0x24
  }
  /* Configures the HS, VS, DE and PC polarity */
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 | \
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	6819      	ldr	r1, [r3, #0]
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681a      	ldr	r2, [r3, #0]
 80047c4:	4b2a      	ldr	r3, [pc, #168]	; (8004870 <HAL_DCMI_Init+0xf0>)
 80047c6:	400b      	ands	r3, r1
 80047c8:	6013      	str	r3, [r2, #0]
                           DCMI_CR_EDM_1  | DCMI_CR_FCRC_0 | DCMI_CR_FCRC_1 | DCMI_CR_JPEG  | \
                           DCMI_CR_ESS | DCMI_CR_BSM_0 | DCMI_CR_BSM_1 | DCMI_CR_OEBS | \
                           DCMI_CR_LSM | DCMI_CR_OELS);

  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	6819      	ldr	r1, [r3, #0]
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	685a      	ldr	r2, [r3, #4]
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	695b      	ldr	r3, [r3, #20]
 80047d8:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	68db      	ldr	r3, [r3, #12]
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 80047de:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	691b      	ldr	r3, [r3, #16]
 80047e4:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	689b      	ldr	r3, [r3, #8]
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 80047ea:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	699b      	ldr	r3, [r3, #24]
 80047f0:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	6a1b      	ldr	r3, [r3, #32]
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 80047f6:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047fc:	431a      	orrs	r2, r3
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 8004802:	431a      	orrs	r2, r3
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004808:	431a      	orrs	r2, r3
                                    hdcmi->Init.LineSelectStart);
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 800480e:	431a      	orrs	r2, r3
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	430a      	orrs	r2, r1
 8004816:	601a      	str	r2, [r3, #0]

  if (hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED)
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	685b      	ldr	r3, [r3, #4]
 800481c:	2b10      	cmp	r3, #16
 800481e:	d112      	bne.n	8004846 <HAL_DCMI_Init+0xc6>
  {
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	7f1b      	ldrb	r3, [r3, #28]
 8004824:	461a      	mov	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	7f5b      	ldrb	r3, [r3, #29]
 800482a:	021b      	lsls	r3, r3, #8
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 800482c:	431a      	orrs	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	7f9b      	ldrb	r3, [r3, #30]
 8004832:	041b      	lsls	r3, r3, #16
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 8004834:	ea42 0103 	orr.w	r1, r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.FrameEndCode << DCMI_ESCR_FEC_Pos));
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	7fdb      	ldrb	r3, [r3, #31]
 800483c:	061a      	lsls	r2, r3, #24
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 8004842:	430a      	orrs	r2, r1
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8004844:	619a      	str	r2, [r3, #24]

  }

  /* Enable the Line, Vsync, Error and Overrun interrupts */
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	68da      	ldr	r2, [r3, #12]
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f042 021e 	orr.w	r2, r2, #30
 8004854:	60da      	str	r2, [r3, #12]

  /* Update error code */
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	2200      	movs	r2, #0
 800485a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Initialize the DCMI state*/
  hdcmi->State  = HAL_DCMI_STATE_READY;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2201      	movs	r2, #1
 8004860:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004864:	2300      	movs	r3, #0
}
 8004866:	4618      	mov	r0, r3
 8004868:	3708      	adds	r7, #8
 800486a:	46bd      	mov	sp, r7
 800486c:	bd80      	pop	{r7, pc}
 800486e:	bf00      	nop
 8004870:	ffe0f007 	.word	0xffe0f007

08004874 <HAL_DCMI_Start_DMA>:
  * @param  pData     The destination memory Buffer address (LCD Frame buffer).
  * @param  Length    The length of capture to be transferred.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Start_DMA(DCMI_HandleTypeDef *hdcmi, uint32_t DCMI_Mode, uint32_t pData, uint32_t Length)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	b088      	sub	sp, #32
 8004878:	af02      	add	r7, sp, #8
 800487a:	60f8      	str	r0, [r7, #12]
 800487c:	60b9      	str	r1, [r7, #8]
 800487e:	607a      	str	r2, [r7, #4]
 8004880:	603b      	str	r3, [r7, #0]

  /* Check function parameters */
  assert_param(IS_DCMI_CAPTURE_MODE(DCMI_Mode));

  /* Process Locked */
  __HAL_LOCK(hdcmi);
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004888:	2b01      	cmp	r3, #1
 800488a:	d101      	bne.n	8004890 <HAL_DCMI_Start_DMA+0x1c>
 800488c:	2302      	movs	r3, #2
 800488e:	e0ab      	b.n	80049e8 <HAL_DCMI_Start_DMA+0x174>
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	2201      	movs	r2, #1
 8004894:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Lock the DCMI peripheral state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	2202      	movs	r2, #2
 800489c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Enable DCMI by setting DCMIEN bit */
  __HAL_DCMI_ENABLE(hdcmi);
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	681a      	ldr	r2, [r3, #0]
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80048ae:	601a      	str	r2, [r3, #0]

  /* Configure the DCMI Mode */
  hdcmi->Instance->CR &= ~(DCMI_CR_CM);
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	681a      	ldr	r2, [r3, #0]
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f022 0202 	bic.w	r2, r2, #2
 80048be:	601a      	str	r2, [r3, #0]
  hdcmi->Instance->CR |= (uint32_t)(DCMI_Mode);
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	6819      	ldr	r1, [r3, #0]
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	68ba      	ldr	r2, [r7, #8]
 80048cc:	430a      	orrs	r2, r1
 80048ce:	601a      	str	r2, [r3, #0]

  /* Set the DMA memory0 conversion complete callback */
  hdcmi->DMA_Handle->XferCpltCallback = DCMI_DMAXferCplt;
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80048d4:	4a46      	ldr	r2, [pc, #280]	; (80049f0 <HAL_DCMI_Start_DMA+0x17c>)
 80048d6:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hdcmi->DMA_Handle->XferErrorCallback = DCMI_DMAError;
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80048dc:	4a45      	ldr	r2, [pc, #276]	; (80049f4 <HAL_DCMI_Start_DMA+0x180>)
 80048de:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the dma abort callback */
  hdcmi->DMA_Handle->XferAbortCallback = NULL;
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80048e4:	2200      	movs	r2, #0
 80048e6:	651a      	str	r2, [r3, #80]	; 0x50

  /* Reset transfer counters value */
  hdcmi->XferCount = 0;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	2200      	movs	r2, #0
 80048ec:	639a      	str	r2, [r3, #56]	; 0x38
  hdcmi->XferTransferNumber = 0;
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	2200      	movs	r2, #0
 80048f2:	641a      	str	r2, [r3, #64]	; 0x40
  hdcmi->XferSize = 0;
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	2200      	movs	r2, #0
 80048f8:	63da      	str	r2, [r3, #60]	; 0x3c
  hdcmi->pBuffPtr = 0;
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	2200      	movs	r2, #0
 80048fe:	645a      	str	r2, [r3, #68]	; 0x44

  if (Length <= 0xFFFFU)
 8004900:	683b      	ldr	r3, [r7, #0]
 8004902:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004906:	d219      	bcs.n	800493c <HAL_DCMI_Start_DMA+0xc8>
  {
    /* Enable the DMA Stream */
    if (HAL_DMA_Start_IT(hdcmi->DMA_Handle, (uint32_t)&hdcmi->Instance->DR, (uint32_t)pData, Length) != HAL_OK)
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	6c98      	ldr	r0, [r3, #72]	; 0x48
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	3328      	adds	r3, #40	; 0x28
 8004912:	4619      	mov	r1, r3
 8004914:	683b      	ldr	r3, [r7, #0]
 8004916:	687a      	ldr	r2, [r7, #4]
 8004918:	f000 fd90 	bl	800543c <HAL_DMA_Start_IT>
 800491c:	4603      	mov	r3, r0
 800491e:	2b00      	cmp	r3, #0
 8004920:	d055      	beq.n	80049ce <HAL_DCMI_Start_DMA+0x15a>
    {
      /* Set Error Code */
      hdcmi->ErrorCode = HAL_DCMI_ERROR_DMA;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	2240      	movs	r2, #64	; 0x40
 8004926:	64da      	str	r2, [r3, #76]	; 0x4c
      /* Change DCMI state */
      hdcmi->State = HAL_DCMI_STATE_READY;
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	2201      	movs	r2, #1
 800492c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      /* Release Lock */
      __HAL_UNLOCK(hdcmi);
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	2200      	movs	r2, #0
 8004934:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      /* Return function status */
      return HAL_ERROR;
 8004938:	2301      	movs	r3, #1
 800493a:	e055      	b.n	80049e8 <HAL_DCMI_Start_DMA+0x174>
    }
  }
  else /* DCMI_DOUBLE_BUFFER Mode */
  {
    /* Set the DMA memory1 conversion complete callback */
    hdcmi->DMA_Handle->XferM1CpltCallback = DCMI_DMAXferCplt;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004940:	4a2b      	ldr	r2, [pc, #172]	; (80049f0 <HAL_DCMI_Start_DMA+0x17c>)
 8004942:	645a      	str	r2, [r3, #68]	; 0x44

    /* Initialize transfer parameters */
    hdcmi->XferCount = 1;
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	2201      	movs	r2, #1
 8004948:	639a      	str	r2, [r3, #56]	; 0x38
    hdcmi->XferSize = Length;
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	683a      	ldr	r2, [r7, #0]
 800494e:	63da      	str	r2, [r3, #60]	; 0x3c
    hdcmi->pBuffPtr = pData;
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	687a      	ldr	r2, [r7, #4]
 8004954:	645a      	str	r2, [r3, #68]	; 0x44

    /* Get the number of buffer */
    while (hdcmi->XferSize > 0xFFFFU)
 8004956:	e009      	b.n	800496c <HAL_DCMI_Start_DMA+0xf8>
    {
      hdcmi->XferSize = (hdcmi->XferSize / 2U);
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800495c:	085a      	lsrs	r2, r3, #1
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	63da      	str	r2, [r3, #60]	; 0x3c
      hdcmi->XferCount = hdcmi->XferCount * 2U;
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004966:	005a      	lsls	r2, r3, #1
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	639a      	str	r2, [r3, #56]	; 0x38
    while (hdcmi->XferSize > 0xFFFFU)
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004970:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004974:	d2f0      	bcs.n	8004958 <HAL_DCMI_Start_DMA+0xe4>
    }

    /* Update DCMI counter  and transfer number*/
    hdcmi->XferCount = (hdcmi->XferCount - 2U);
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800497a:	1e9a      	subs	r2, r3, #2
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	639a      	str	r2, [r3, #56]	; 0x38
    hdcmi->XferTransferNumber = hdcmi->XferCount;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	641a      	str	r2, [r3, #64]	; 0x40

    /* Update second memory address */
    SecondMemAddress = (uint32_t)(pData + (4U * hdcmi->XferSize));
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800498c:	009b      	lsls	r3, r3, #2
 800498e:	687a      	ldr	r2, [r7, #4]
 8004990:	4413      	add	r3, r2
 8004992:	617b      	str	r3, [r7, #20]

    /* Start DMA multi buffer transfer */
    if (HAL_DMAEx_MultiBufferStart_IT(hdcmi->DMA_Handle, (uint32_t)&hdcmi->Instance->DR, (uint32_t)pData, SecondMemAddress, hdcmi->XferSize) != HAL_OK)
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	3328      	adds	r3, #40	; 0x28
 800499e:	4619      	mov	r1, r3
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049a4:	9300      	str	r3, [sp, #0]
 80049a6:	697b      	ldr	r3, [r7, #20]
 80049a8:	687a      	ldr	r2, [r7, #4]
 80049aa:	f003 fc73 	bl	8008294 <HAL_DMAEx_MultiBufferStart_IT>
 80049ae:	4603      	mov	r3, r0
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d00c      	beq.n	80049ce <HAL_DCMI_Start_DMA+0x15a>
    {
      /* Set Error Code */
      hdcmi->ErrorCode = HAL_DCMI_ERROR_DMA;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	2240      	movs	r2, #64	; 0x40
 80049b8:	64da      	str	r2, [r3, #76]	; 0x4c
      /* Change DCMI state */
      hdcmi->State = HAL_DCMI_STATE_READY;
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	2201      	movs	r2, #1
 80049be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      /* Release Lock */
      __HAL_UNLOCK(hdcmi);
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	2200      	movs	r2, #0
 80049c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      /* Return function status */
      return HAL_ERROR;
 80049ca:	2301      	movs	r3, #1
 80049cc:	e00c      	b.n	80049e8 <HAL_DCMI_Start_DMA+0x174>
    }
  }

  /* Enable Capture */
  hdcmi->Instance->CR |= DCMI_CR_CAPTURE;
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	681a      	ldr	r2, [r3, #0]
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f042 0201 	orr.w	r2, r2, #1
 80049dc:	601a      	str	r2, [r3, #0]

  /* Release Lock */
  __HAL_UNLOCK(hdcmi);
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	2200      	movs	r2, #0
 80049e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Return function status */
  return HAL_OK;
 80049e6:	2300      	movs	r3, #0
}
 80049e8:	4618      	mov	r0, r3
 80049ea:	3718      	adds	r7, #24
 80049ec:	46bd      	mov	sp, r7
 80049ee:	bd80      	pop	{r7, pc}
 80049f0:	08004bbd 	.word	0x08004bbd
 80049f4:	08004ce3 	.word	0x08004ce3

080049f8 <HAL_DCMI_Stop>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Stop(DCMI_HandleTypeDef *hdcmi)
{
 80049f8:	b580      	push	{r7, lr}
 80049fa:	b084      	sub	sp, #16
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	6078      	str	r0, [r7, #4]
  uint32_t count = HAL_TIMEOUT_DCMI_STOP * (SystemCoreClock / 8U / 1000U);
 8004a00:	4b2b      	ldr	r3, [pc, #172]	; (8004ab0 <HAL_DCMI_Stop+0xb8>)
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	4a2b      	ldr	r2, [pc, #172]	; (8004ab4 <HAL_DCMI_Stop+0xbc>)
 8004a06:	fba2 2303 	umull	r2, r3, r2, r3
 8004a0a:	0a5b      	lsrs	r3, r3, #9
 8004a0c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004a10:	fb02 f303 	mul.w	r3, r2, r3
 8004a14:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8004a16:	2300      	movs	r3, #0
 8004a18:	72fb      	strb	r3, [r7, #11]

  /* Process locked */
  __HAL_LOCK(hdcmi);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004a20:	2b01      	cmp	r3, #1
 8004a22:	d101      	bne.n	8004a28 <HAL_DCMI_Stop+0x30>
 8004a24:	2302      	movs	r3, #2
 8004a26:	e03f      	b.n	8004aa8 <HAL_DCMI_Stop+0xb0>
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2201      	movs	r2, #1
 8004a2c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Lock the DCMI peripheral state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2202      	movs	r2, #2
 8004a34:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Disable Capture */
  hdcmi->Instance->CR &= ~(DCMI_CR_CAPTURE);
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	681a      	ldr	r2, [r3, #0]
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f022 0201 	bic.w	r2, r2, #1
 8004a46:	601a      	str	r2, [r3, #0]

  /* Check if the DCMI capture effectively disabled */
  do
  {
    count-- ;
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	3b01      	subs	r3, #1
 8004a4c:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d108      	bne.n	8004a66 <HAL_DCMI_Stop+0x6e>
    {
      /* Update error code */
      hdcmi->ErrorCode |= HAL_DCMI_ERROR_TIMEOUT;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a58:	f043 0220 	orr.w	r2, r3, #32
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	64da      	str	r2, [r3, #76]	; 0x4c

      status = HAL_TIMEOUT;
 8004a60:	2303      	movs	r3, #3
 8004a62:	72fb      	strb	r3, [r7, #11]
      break;
 8004a64:	e006      	b.n	8004a74 <HAL_DCMI_Stop+0x7c>
    }
  }
  while ((hdcmi->Instance->CR & DCMI_CR_CAPTURE) != 0U);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f003 0301 	and.w	r3, r3, #1
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d1e9      	bne.n	8004a48 <HAL_DCMI_Stop+0x50>

  /* Disable the DCMI */
  __HAL_DCMI_DISABLE(hdcmi);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	681a      	ldr	r2, [r3, #0]
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004a82:	601a      	str	r2, [r3, #0]

  /* Disable the DMA */
  (void)HAL_DMA_Abort(hdcmi->DMA_Handle);
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a88:	4618      	mov	r0, r3
 8004a8a:	f000 ff41 	bl	8005910 <HAL_DMA_Abort>

  /* Update error code */
  hdcmi->ErrorCode |= HAL_DCMI_ERROR_NONE;
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Change DCMI state */
  hdcmi->State = HAL_DCMI_STATE_READY;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	2201      	movs	r2, #1
 8004a9a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Process Unlocked */
  __HAL_UNLOCK(hdcmi);
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Return function status */
  return status;
 8004aa6:	7afb      	ldrb	r3, [r7, #11]
}
 8004aa8:	4618      	mov	r0, r3
 8004aaa:	3710      	adds	r7, #16
 8004aac:	46bd      	mov	sp, r7
 8004aae:	bd80      	pop	{r7, pc}
 8004ab0:	24000284 	.word	0x24000284
 8004ab4:	10624dd3 	.word	0x10624dd3

08004ab8 <HAL_DCMI_IRQHandler>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for the DCMI.
  * @retval None
  */
void HAL_DCMI_IRQHandler(DCMI_HandleTypeDef *hdcmi)
{
 8004ab8:	b580      	push	{r7, lr}
 8004aba:	b084      	sub	sp, #16
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	6078      	str	r0, [r7, #4]
  uint32_t isr_value = READ_REG(hdcmi->Instance->MISR);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	691b      	ldr	r3, [r3, #16]
 8004ac6:	60fb      	str	r3, [r7, #12]

  /* Synchronization error interrupt management *******************************/
  if ((isr_value & DCMI_FLAG_ERRRI) == DCMI_FLAG_ERRRI)
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	f003 0304 	and.w	r3, r3, #4
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d016      	beq.n	8004b00 <HAL_DCMI_IRQHandler+0x48>
  {
    /* Clear the Synchronization error flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_ERRRI);
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	2204      	movs	r2, #4
 8004ad8:	615a      	str	r2, [r3, #20]

    /* Update error code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_SYNC;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ade:	f043 0202 	orr.w	r2, r3, #2
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Change DCMI state */
    hdcmi->State = HAL_DCMI_STATE_ERROR;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	2204      	movs	r2, #4
 8004aea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Set the synchronization error callback */
    hdcmi->DMA_Handle->XferAbortCallback = DCMI_DMAError;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004af2:	4a31      	ldr	r2, [pc, #196]	; (8004bb8 <HAL_DCMI_IRQHandler+0x100>)
 8004af4:	651a      	str	r2, [r3, #80]	; 0x50

    /* Abort the DMA Transfer */
    (void)HAL_DMA_Abort_IT(hdcmi->DMA_Handle);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004afa:	4618      	mov	r0, r3
 8004afc:	f001 fa26 	bl	8005f4c <HAL_DMA_Abort_IT>
  }
  /* Overflow interrupt management ********************************************/
  if ((isr_value & DCMI_FLAG_OVRRI) == DCMI_FLAG_OVRRI)
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	f003 0302 	and.w	r3, r3, #2
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d016      	beq.n	8004b38 <HAL_DCMI_IRQHandler+0x80>
  {
    /* Clear the Overflow flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_OVRRI);
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	2202      	movs	r2, #2
 8004b10:	615a      	str	r2, [r3, #20]

    /* Update error code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_OVR;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b16:	f043 0201 	orr.w	r2, r3, #1
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Change DCMI state */
    hdcmi->State = HAL_DCMI_STATE_ERROR;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	2204      	movs	r2, #4
 8004b22:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Set the overflow callback */
    hdcmi->DMA_Handle->XferAbortCallback = DCMI_DMAError;
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b2a:	4a23      	ldr	r2, [pc, #140]	; (8004bb8 <HAL_DCMI_IRQHandler+0x100>)
 8004b2c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Abort the DMA Transfer */
    (void)HAL_DMA_Abort_IT(hdcmi->DMA_Handle);
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b32:	4618      	mov	r0, r3
 8004b34:	f001 fa0a 	bl	8005f4c <HAL_DMA_Abort_IT>
  }
  /* Line Interrupt management ************************************************/
  if ((isr_value & DCMI_FLAG_LINERI) == DCMI_FLAG_LINERI)
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	f003 0310 	and.w	r3, r3, #16
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d006      	beq.n	8004b50 <HAL_DCMI_IRQHandler+0x98>
  {
    /* Clear the Line interrupt flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_LINERI);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	2210      	movs	r2, #16
 8004b48:	615a      	str	r2, [r3, #20]
    /* Line interrupt Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI line event callback*/
    hdcmi->LineEventCallback(hdcmi);
#else
    HAL_DCMI_LineEventCallback(hdcmi);
 8004b4a:	6878      	ldr	r0, [r7, #4]
 8004b4c:	f7ff f93c 	bl	8003dc8 <HAL_DCMI_LineEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */
  }
  /* VSYNC interrupt management ***********************************************/
  if ((isr_value & DCMI_FLAG_VSYNCRI) == DCMI_FLAG_VSYNCRI)
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	f003 0308 	and.w	r3, r3, #8
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d006      	beq.n	8004b68 <HAL_DCMI_IRQHandler+0xb0>
  {
    /* Clear the VSYNC flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_VSYNCRI);
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	2208      	movs	r2, #8
 8004b60:	615a      	str	r2, [r3, #20]
    /* VSYNC Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI vsync event callback*/
    hdcmi->VsyncEventCallback(hdcmi);
#else
    HAL_DCMI_VsyncEventCallback(hdcmi);
 8004b62:	6878      	ldr	r0, [r7, #4]
 8004b64:	f7ff f946 	bl	8003df4 <HAL_DCMI_VsyncEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */
  }
  /* FRAME interrupt management ***********************************************/
  if ((isr_value & DCMI_FLAG_FRAMERI) == DCMI_FLAG_FRAMERI)
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	f003 0301 	and.w	r3, r3, #1
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d01d      	beq.n	8004bae <HAL_DCMI_IRQHandler+0xf6>
  {
    /* When snapshot mode, disable Vsync, Error and Overrun interrupts */
    if ((hdcmi->Instance->CR & DCMI_CR_CM) == DCMI_MODE_SNAPSHOT)
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f003 0302 	and.w	r3, r3, #2
 8004b7c:	2b02      	cmp	r3, #2
 8004b7e:	d107      	bne.n	8004b90 <HAL_DCMI_IRQHandler+0xd8>
    {
      /* Disable the Line, Vsync, Error and Overrun interrupts */
      __HAL_DCMI_DISABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	68da      	ldr	r2, [r3, #12]
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f022 021e 	bic.w	r2, r2, #30
 8004b8e:	60da      	str	r2, [r3, #12]
    }

    /* Disable the Frame interrupt */
    __HAL_DCMI_DISABLE_IT(hdcmi, DCMI_IT_FRAME);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	68da      	ldr	r2, [r3, #12]
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f022 0201 	bic.w	r2, r2, #1
 8004b9e:	60da      	str	r2, [r3, #12]

    /* Clear the End of Frame flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_FRAMERI);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	2201      	movs	r2, #1
 8004ba6:	615a      	str	r2, [r3, #20]
    /* Frame Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI frame event callback*/
    hdcmi->FrameEventCallback(hdcmi);
#else
    HAL_DCMI_FrameEventCallback(hdcmi);
 8004ba8:	6878      	ldr	r0, [r7, #4]
 8004baa:	f7ff f918 	bl	8003dde <HAL_DCMI_FrameEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */
  }
}
 8004bae:	bf00      	nop
 8004bb0:	3710      	adds	r7, #16
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	bd80      	pop	{r7, pc}
 8004bb6:	bf00      	nop
 8004bb8:	08004ce3 	.word	0x08004ce3

08004bbc <DCMI_DMAXferCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DCMI_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8004bbc:	b580      	push	{r7, lr}
 8004bbe:	b084      	sub	sp, #16
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	6078      	str	r0, [r7, #4]
  uint32_t tmp ;

  DCMI_HandleTypeDef *hdcmi = (DCMI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bc8:	60fb      	str	r3, [r7, #12]

  if (hdcmi->XferCount != 0U)
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d043      	beq.n	8004c5a <DCMI_DMAXferCplt+0x9e>
  {
    /* Update memory 0 address location */
    tmp = ((((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->CR) & DMA_SxCR_CT);
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004bde:	60bb      	str	r3, [r7, #8]
    if (((hdcmi->XferCount % 2U) == 0U) && (tmp != 0U))
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004be4:	f003 0301 	and.w	r3, r3, #1
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d118      	bne.n	8004c1e <DCMI_DMAXferCplt+0x62>
 8004bec:	68bb      	ldr	r3, [r7, #8]
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d015      	beq.n	8004c1e <DCMI_DMAXferCplt+0x62>
    {
      tmp = ((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->M0AR;
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	68db      	ldr	r3, [r3, #12]
 8004bfa:	60bb      	str	r3, [r7, #8]
      (void)HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle, (tmp + (8U * hdcmi->XferSize)), MEMORY0);
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c04:	00da      	lsls	r2, r3, #3
 8004c06:	68bb      	ldr	r3, [r7, #8]
 8004c08:	4413      	add	r3, r2
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	4619      	mov	r1, r3
 8004c0e:	f003 fe9f 	bl	8008950 <HAL_DMAEx_ChangeMemory>
      hdcmi->XferCount--;
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c16:	1e5a      	subs	r2, r3, #1
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	639a      	str	r2, [r3, #56]	; 0x38
 8004c1c:	e044      	b.n	8004ca8 <DCMI_DMAXferCplt+0xec>
    }
    /* Update memory 1 address location */
    else if ((((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->CR & DMA_SxCR_CT) == 0U)
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d13c      	bne.n	8004ca8 <DCMI_DMAXferCplt+0xec>
    {
      tmp = ((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->M1AR;
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	691b      	ldr	r3, [r3, #16]
 8004c36:	60bb      	str	r3, [r7, #8]
      (void)HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle, (tmp + (8U * hdcmi->XferSize)), MEMORY1);
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c40:	00da      	lsls	r2, r3, #3
 8004c42:	68bb      	ldr	r3, [r7, #8]
 8004c44:	4413      	add	r3, r2
 8004c46:	2201      	movs	r2, #1
 8004c48:	4619      	mov	r1, r3
 8004c4a:	f003 fe81 	bl	8008950 <HAL_DMAEx_ChangeMemory>
      hdcmi->XferCount--;
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c52:	1e5a      	subs	r2, r3, #1
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	639a      	str	r2, [r3, #56]	; 0x38
 8004c58:	e026      	b.n	8004ca8 <DCMI_DMAXferCplt+0xec>
    {
      /* Nothing to do */
    }
  }
  /* Update memory 0 address location */
  else if ((((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->CR & DMA_SxCR_CT) != 0U)
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d006      	beq.n	8004c78 <DCMI_DMAXferCplt+0xbc>
  {
    ((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->M0AR = hdcmi->pBuffPtr;
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	68fa      	ldr	r2, [r7, #12]
 8004c72:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8004c74:	60da      	str	r2, [r3, #12]
 8004c76:	e017      	b.n	8004ca8 <DCMI_DMAXferCplt+0xec>
  }
  /* Update memory 1 address location */
  else if ((((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->CR & DMA_SxCR_CT) == 0U)
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d10f      	bne.n	8004ca8 <DCMI_DMAXferCplt+0xec>
  {
    tmp = hdcmi->pBuffPtr;
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c8c:	60bb      	str	r3, [r7, #8]
    ((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->M1AR = (tmp + (4U * hdcmi->XferSize));
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c92:	0099      	lsls	r1, r3, #2
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	68ba      	ldr	r2, [r7, #8]
 8004c9c:	440a      	add	r2, r1
 8004c9e:	611a      	str	r2, [r3, #16]
    hdcmi->XferCount = hdcmi->XferTransferNumber;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	639a      	str	r2, [r3, #56]	; 0x38
  {
    /* Nothing to do */
  }

  /* Check if the frame is transferred */
  if (hdcmi->XferCount == hdcmi->XferTransferNumber)
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cb0:	429a      	cmp	r2, r3
 8004cb2:	d112      	bne.n	8004cda <DCMI_DMAXferCplt+0x11e>
  {
    /* Enable the Frame interrupt */
    __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_FRAME);
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	68da      	ldr	r2, [r3, #12]
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f042 0201 	orr.w	r2, r2, #1
 8004cc2:	60da      	str	r2, [r3, #12]

    /* When snapshot mode, set dcmi state to ready */
    if ((hdcmi->Instance->CR & DCMI_CR_CM) == DCMI_MODE_SNAPSHOT)
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f003 0302 	and.w	r3, r3, #2
 8004cce:	2b02      	cmp	r3, #2
 8004cd0:	d103      	bne.n	8004cda <DCMI_DMAXferCplt+0x11e>
    {
      hdcmi->State = HAL_DCMI_STATE_READY;
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	2201      	movs	r2, #1
 8004cd6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }
  }
}
 8004cda:	bf00      	nop
 8004cdc:	3710      	adds	r7, #16
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	bd80      	pop	{r7, pc}

08004ce2 <DCMI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DCMI_DMAError(DMA_HandleTypeDef *hdma)
{
 8004ce2:	b580      	push	{r7, lr}
 8004ce4:	b084      	sub	sp, #16
 8004ce6:	af00      	add	r7, sp, #0
 8004ce8:	6078      	str	r0, [r7, #4]
  DCMI_HandleTypeDef *hdcmi = (DCMI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cee:	60fb      	str	r3, [r7, #12]

  if (hdcmi->DMA_Handle->ErrorCode != HAL_DMA_ERROR_FE)
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004cf4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cf6:	2b02      	cmp	r3, #2
 8004cf8:	d009      	beq.n	8004d0e <DCMI_DMAError+0x2c>
  {
    /* Initialize the DCMI state*/
    hdcmi->State = HAL_DCMI_STATE_READY;
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	2201      	movs	r2, #1
 8004cfe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Set DCMI Error Code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_DMA;
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d06:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	64da      	str	r2, [r3, #76]	; 0x4c
  /* DCMI error Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
  /*Call registered DCMI error callback*/
  hdcmi->ErrorCallback(hdcmi);
#else
  HAL_DCMI_ErrorCallback(hdcmi);
 8004d0e:	68f8      	ldr	r0, [r7, #12]
 8004d10:	f7ff f87b 	bl	8003e0a <HAL_DCMI_ErrorCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */
}
 8004d14:	bf00      	nop
 8004d16:	3710      	adds	r7, #16
 8004d18:	46bd      	mov	sp, r7
 8004d1a:	bd80      	pop	{r7, pc}

08004d1c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004d1c:	b580      	push	{r7, lr}
 8004d1e:	b086      	sub	sp, #24
 8004d20:	af00      	add	r7, sp, #0
 8004d22:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8004d24:	f7ff fbec 	bl	8004500 <HAL_GetTick>
 8004d28:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d101      	bne.n	8004d34 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8004d30:	2301      	movs	r3, #1
 8004d32:	e37f      	b.n	8005434 <HAL_DMA_Init+0x718>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	4a66      	ldr	r2, [pc, #408]	; (8004ed4 <HAL_DMA_Init+0x1b8>)
 8004d3a:	4293      	cmp	r3, r2
 8004d3c:	d04a      	beq.n	8004dd4 <HAL_DMA_Init+0xb8>
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	4a65      	ldr	r2, [pc, #404]	; (8004ed8 <HAL_DMA_Init+0x1bc>)
 8004d44:	4293      	cmp	r3, r2
 8004d46:	d045      	beq.n	8004dd4 <HAL_DMA_Init+0xb8>
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	4a63      	ldr	r2, [pc, #396]	; (8004edc <HAL_DMA_Init+0x1c0>)
 8004d4e:	4293      	cmp	r3, r2
 8004d50:	d040      	beq.n	8004dd4 <HAL_DMA_Init+0xb8>
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	4a62      	ldr	r2, [pc, #392]	; (8004ee0 <HAL_DMA_Init+0x1c4>)
 8004d58:	4293      	cmp	r3, r2
 8004d5a:	d03b      	beq.n	8004dd4 <HAL_DMA_Init+0xb8>
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	4a60      	ldr	r2, [pc, #384]	; (8004ee4 <HAL_DMA_Init+0x1c8>)
 8004d62:	4293      	cmp	r3, r2
 8004d64:	d036      	beq.n	8004dd4 <HAL_DMA_Init+0xb8>
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	4a5f      	ldr	r2, [pc, #380]	; (8004ee8 <HAL_DMA_Init+0x1cc>)
 8004d6c:	4293      	cmp	r3, r2
 8004d6e:	d031      	beq.n	8004dd4 <HAL_DMA_Init+0xb8>
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	4a5d      	ldr	r2, [pc, #372]	; (8004eec <HAL_DMA_Init+0x1d0>)
 8004d76:	4293      	cmp	r3, r2
 8004d78:	d02c      	beq.n	8004dd4 <HAL_DMA_Init+0xb8>
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	4a5c      	ldr	r2, [pc, #368]	; (8004ef0 <HAL_DMA_Init+0x1d4>)
 8004d80:	4293      	cmp	r3, r2
 8004d82:	d027      	beq.n	8004dd4 <HAL_DMA_Init+0xb8>
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	4a5a      	ldr	r2, [pc, #360]	; (8004ef4 <HAL_DMA_Init+0x1d8>)
 8004d8a:	4293      	cmp	r3, r2
 8004d8c:	d022      	beq.n	8004dd4 <HAL_DMA_Init+0xb8>
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	4a59      	ldr	r2, [pc, #356]	; (8004ef8 <HAL_DMA_Init+0x1dc>)
 8004d94:	4293      	cmp	r3, r2
 8004d96:	d01d      	beq.n	8004dd4 <HAL_DMA_Init+0xb8>
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	4a57      	ldr	r2, [pc, #348]	; (8004efc <HAL_DMA_Init+0x1e0>)
 8004d9e:	4293      	cmp	r3, r2
 8004da0:	d018      	beq.n	8004dd4 <HAL_DMA_Init+0xb8>
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	4a56      	ldr	r2, [pc, #344]	; (8004f00 <HAL_DMA_Init+0x1e4>)
 8004da8:	4293      	cmp	r3, r2
 8004daa:	d013      	beq.n	8004dd4 <HAL_DMA_Init+0xb8>
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	4a54      	ldr	r2, [pc, #336]	; (8004f04 <HAL_DMA_Init+0x1e8>)
 8004db2:	4293      	cmp	r3, r2
 8004db4:	d00e      	beq.n	8004dd4 <HAL_DMA_Init+0xb8>
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	4a53      	ldr	r2, [pc, #332]	; (8004f08 <HAL_DMA_Init+0x1ec>)
 8004dbc:	4293      	cmp	r3, r2
 8004dbe:	d009      	beq.n	8004dd4 <HAL_DMA_Init+0xb8>
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	4a51      	ldr	r2, [pc, #324]	; (8004f0c <HAL_DMA_Init+0x1f0>)
 8004dc6:	4293      	cmp	r3, r2
 8004dc8:	d004      	beq.n	8004dd4 <HAL_DMA_Init+0xb8>
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	4a50      	ldr	r2, [pc, #320]	; (8004f10 <HAL_DMA_Init+0x1f4>)
 8004dd0:	4293      	cmp	r3, r2
 8004dd2:	d101      	bne.n	8004dd8 <HAL_DMA_Init+0xbc>
 8004dd4:	2301      	movs	r3, #1
 8004dd6:	e000      	b.n	8004dda <HAL_DMA_Init+0xbe>
 8004dd8:	2300      	movs	r3, #0
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	f000 813c 	beq.w	8005058 <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2202      	movs	r2, #2
 8004de4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2200      	movs	r2, #0
 8004dec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	4a37      	ldr	r2, [pc, #220]	; (8004ed4 <HAL_DMA_Init+0x1b8>)
 8004df6:	4293      	cmp	r3, r2
 8004df8:	d04a      	beq.n	8004e90 <HAL_DMA_Init+0x174>
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	4a36      	ldr	r2, [pc, #216]	; (8004ed8 <HAL_DMA_Init+0x1bc>)
 8004e00:	4293      	cmp	r3, r2
 8004e02:	d045      	beq.n	8004e90 <HAL_DMA_Init+0x174>
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	4a34      	ldr	r2, [pc, #208]	; (8004edc <HAL_DMA_Init+0x1c0>)
 8004e0a:	4293      	cmp	r3, r2
 8004e0c:	d040      	beq.n	8004e90 <HAL_DMA_Init+0x174>
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	4a33      	ldr	r2, [pc, #204]	; (8004ee0 <HAL_DMA_Init+0x1c4>)
 8004e14:	4293      	cmp	r3, r2
 8004e16:	d03b      	beq.n	8004e90 <HAL_DMA_Init+0x174>
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	4a31      	ldr	r2, [pc, #196]	; (8004ee4 <HAL_DMA_Init+0x1c8>)
 8004e1e:	4293      	cmp	r3, r2
 8004e20:	d036      	beq.n	8004e90 <HAL_DMA_Init+0x174>
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	4a30      	ldr	r2, [pc, #192]	; (8004ee8 <HAL_DMA_Init+0x1cc>)
 8004e28:	4293      	cmp	r3, r2
 8004e2a:	d031      	beq.n	8004e90 <HAL_DMA_Init+0x174>
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	4a2e      	ldr	r2, [pc, #184]	; (8004eec <HAL_DMA_Init+0x1d0>)
 8004e32:	4293      	cmp	r3, r2
 8004e34:	d02c      	beq.n	8004e90 <HAL_DMA_Init+0x174>
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	4a2d      	ldr	r2, [pc, #180]	; (8004ef0 <HAL_DMA_Init+0x1d4>)
 8004e3c:	4293      	cmp	r3, r2
 8004e3e:	d027      	beq.n	8004e90 <HAL_DMA_Init+0x174>
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	4a2b      	ldr	r2, [pc, #172]	; (8004ef4 <HAL_DMA_Init+0x1d8>)
 8004e46:	4293      	cmp	r3, r2
 8004e48:	d022      	beq.n	8004e90 <HAL_DMA_Init+0x174>
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	4a2a      	ldr	r2, [pc, #168]	; (8004ef8 <HAL_DMA_Init+0x1dc>)
 8004e50:	4293      	cmp	r3, r2
 8004e52:	d01d      	beq.n	8004e90 <HAL_DMA_Init+0x174>
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	4a28      	ldr	r2, [pc, #160]	; (8004efc <HAL_DMA_Init+0x1e0>)
 8004e5a:	4293      	cmp	r3, r2
 8004e5c:	d018      	beq.n	8004e90 <HAL_DMA_Init+0x174>
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	4a27      	ldr	r2, [pc, #156]	; (8004f00 <HAL_DMA_Init+0x1e4>)
 8004e64:	4293      	cmp	r3, r2
 8004e66:	d013      	beq.n	8004e90 <HAL_DMA_Init+0x174>
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	4a25      	ldr	r2, [pc, #148]	; (8004f04 <HAL_DMA_Init+0x1e8>)
 8004e6e:	4293      	cmp	r3, r2
 8004e70:	d00e      	beq.n	8004e90 <HAL_DMA_Init+0x174>
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	4a24      	ldr	r2, [pc, #144]	; (8004f08 <HAL_DMA_Init+0x1ec>)
 8004e78:	4293      	cmp	r3, r2
 8004e7a:	d009      	beq.n	8004e90 <HAL_DMA_Init+0x174>
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	4a22      	ldr	r2, [pc, #136]	; (8004f0c <HAL_DMA_Init+0x1f0>)
 8004e82:	4293      	cmp	r3, r2
 8004e84:	d004      	beq.n	8004e90 <HAL_DMA_Init+0x174>
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	4a21      	ldr	r2, [pc, #132]	; (8004f10 <HAL_DMA_Init+0x1f4>)
 8004e8c:	4293      	cmp	r3, r2
 8004e8e:	d108      	bne.n	8004ea2 <HAL_DMA_Init+0x186>
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	681a      	ldr	r2, [r3, #0]
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f022 0201 	bic.w	r2, r2, #1
 8004e9e:	601a      	str	r2, [r3, #0]
 8004ea0:	e007      	b.n	8004eb2 <HAL_DMA_Init+0x196>
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	681a      	ldr	r2, [r3, #0]
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f022 0201 	bic.w	r2, r2, #1
 8004eb0:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004eb2:	e02f      	b.n	8004f14 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004eb4:	f7ff fb24 	bl	8004500 <HAL_GetTick>
 8004eb8:	4602      	mov	r2, r0
 8004eba:	693b      	ldr	r3, [r7, #16]
 8004ebc:	1ad3      	subs	r3, r2, r3
 8004ebe:	2b05      	cmp	r3, #5
 8004ec0:	d928      	bls.n	8004f14 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	2220      	movs	r2, #32
 8004ec6:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2203      	movs	r2, #3
 8004ecc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8004ed0:	2301      	movs	r3, #1
 8004ed2:	e2af      	b.n	8005434 <HAL_DMA_Init+0x718>
 8004ed4:	40020010 	.word	0x40020010
 8004ed8:	40020028 	.word	0x40020028
 8004edc:	40020040 	.word	0x40020040
 8004ee0:	40020058 	.word	0x40020058
 8004ee4:	40020070 	.word	0x40020070
 8004ee8:	40020088 	.word	0x40020088
 8004eec:	400200a0 	.word	0x400200a0
 8004ef0:	400200b8 	.word	0x400200b8
 8004ef4:	40020410 	.word	0x40020410
 8004ef8:	40020428 	.word	0x40020428
 8004efc:	40020440 	.word	0x40020440
 8004f00:	40020458 	.word	0x40020458
 8004f04:	40020470 	.word	0x40020470
 8004f08:	40020488 	.word	0x40020488
 8004f0c:	400204a0 	.word	0x400204a0
 8004f10:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	f003 0301 	and.w	r3, r3, #1
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d1c8      	bne.n	8004eb4 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004f2a:	697a      	ldr	r2, [r7, #20]
 8004f2c:	4b73      	ldr	r3, [pc, #460]	; (80050fc <HAL_DMA_Init+0x3e0>)
 8004f2e:	4013      	ands	r3, r2
 8004f30:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8004f3a:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	691b      	ldr	r3, [r3, #16]
 8004f40:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004f46:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	699b      	ldr	r3, [r3, #24]
 8004f4c:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004f52:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	6a1b      	ldr	r3, [r3, #32]
 8004f58:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8004f5a:	697a      	ldr	r2, [r7, #20]
 8004f5c:	4313      	orrs	r3, r2
 8004f5e:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f64:	2b04      	cmp	r3, #4
 8004f66:	d107      	bne.n	8004f78 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f70:	4313      	orrs	r3, r2
 8004f72:	697a      	ldr	r2, [r7, #20]
 8004f74:	4313      	orrs	r3, r2
 8004f76:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	685b      	ldr	r3, [r3, #4]
 8004f7c:	2b28      	cmp	r3, #40	; 0x28
 8004f7e:	d903      	bls.n	8004f88 <HAL_DMA_Init+0x26c>
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	685b      	ldr	r3, [r3, #4]
 8004f84:	2b2e      	cmp	r3, #46	; 0x2e
 8004f86:	d91f      	bls.n	8004fc8 <HAL_DMA_Init+0x2ac>
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	685b      	ldr	r3, [r3, #4]
 8004f8c:	2b3e      	cmp	r3, #62	; 0x3e
 8004f8e:	d903      	bls.n	8004f98 <HAL_DMA_Init+0x27c>
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	685b      	ldr	r3, [r3, #4]
 8004f94:	2b42      	cmp	r3, #66	; 0x42
 8004f96:	d917      	bls.n	8004fc8 <HAL_DMA_Init+0x2ac>
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	685b      	ldr	r3, [r3, #4]
 8004f9c:	2b46      	cmp	r3, #70	; 0x46
 8004f9e:	d903      	bls.n	8004fa8 <HAL_DMA_Init+0x28c>
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	685b      	ldr	r3, [r3, #4]
 8004fa4:	2b48      	cmp	r3, #72	; 0x48
 8004fa6:	d90f      	bls.n	8004fc8 <HAL_DMA_Init+0x2ac>
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	685b      	ldr	r3, [r3, #4]
 8004fac:	2b4e      	cmp	r3, #78	; 0x4e
 8004fae:	d903      	bls.n	8004fb8 <HAL_DMA_Init+0x29c>
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	685b      	ldr	r3, [r3, #4]
 8004fb4:	2b52      	cmp	r3, #82	; 0x52
 8004fb6:	d907      	bls.n	8004fc8 <HAL_DMA_Init+0x2ac>
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	685b      	ldr	r3, [r3, #4]
 8004fbc:	2b73      	cmp	r3, #115	; 0x73
 8004fbe:	d905      	bls.n	8004fcc <HAL_DMA_Init+0x2b0>
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	685b      	ldr	r3, [r3, #4]
 8004fc4:	2b77      	cmp	r3, #119	; 0x77
 8004fc6:	d801      	bhi.n	8004fcc <HAL_DMA_Init+0x2b0>
 8004fc8:	2301      	movs	r3, #1
 8004fca:	e000      	b.n	8004fce <HAL_DMA_Init+0x2b2>
 8004fcc:	2300      	movs	r3, #0
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d003      	beq.n	8004fda <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8004fd2:	697b      	ldr	r3, [r7, #20]
 8004fd4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004fd8:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	697a      	ldr	r2, [r7, #20]
 8004fe0:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	695b      	ldr	r3, [r3, #20]
 8004fe8:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004fea:	697b      	ldr	r3, [r7, #20]
 8004fec:	f023 0307 	bic.w	r3, r3, #7
 8004ff0:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ff6:	697a      	ldr	r2, [r7, #20]
 8004ff8:	4313      	orrs	r3, r2
 8004ffa:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005000:	2b04      	cmp	r3, #4
 8005002:	d117      	bne.n	8005034 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005008:	697a      	ldr	r2, [r7, #20]
 800500a:	4313      	orrs	r3, r2
 800500c:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005012:	2b00      	cmp	r3, #0
 8005014:	d00e      	beq.n	8005034 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005016:	6878      	ldr	r0, [r7, #4]
 8005018:	f002 fbd6 	bl	80077c8 <DMA_CheckFifoParam>
 800501c:	4603      	mov	r3, r0
 800501e:	2b00      	cmp	r3, #0
 8005020:	d008      	beq.n	8005034 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	2240      	movs	r2, #64	; 0x40
 8005026:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	2201      	movs	r2, #1
 800502c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 8005030:	2301      	movs	r3, #1
 8005032:	e1ff      	b.n	8005434 <HAL_DMA_Init+0x718>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	697a      	ldr	r2, [r7, #20]
 800503a:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800503c:	6878      	ldr	r0, [r7, #4]
 800503e:	f002 fb11 	bl	8007664 <DMA_CalcBaseAndBitshift>
 8005042:	4603      	mov	r3, r0
 8005044:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800504a:	f003 031f 	and.w	r3, r3, #31
 800504e:	223f      	movs	r2, #63	; 0x3f
 8005050:	409a      	lsls	r2, r3
 8005052:	68bb      	ldr	r3, [r7, #8]
 8005054:	609a      	str	r2, [r3, #8]
 8005056:	e0fe      	b.n	8005256 <HAL_DMA_Init+0x53a>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	4a28      	ldr	r2, [pc, #160]	; (8005100 <HAL_DMA_Init+0x3e4>)
 800505e:	4293      	cmp	r3, r2
 8005060:	d04a      	beq.n	80050f8 <HAL_DMA_Init+0x3dc>
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	4a27      	ldr	r2, [pc, #156]	; (8005104 <HAL_DMA_Init+0x3e8>)
 8005068:	4293      	cmp	r3, r2
 800506a:	d045      	beq.n	80050f8 <HAL_DMA_Init+0x3dc>
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	4a25      	ldr	r2, [pc, #148]	; (8005108 <HAL_DMA_Init+0x3ec>)
 8005072:	4293      	cmp	r3, r2
 8005074:	d040      	beq.n	80050f8 <HAL_DMA_Init+0x3dc>
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	4a24      	ldr	r2, [pc, #144]	; (800510c <HAL_DMA_Init+0x3f0>)
 800507c:	4293      	cmp	r3, r2
 800507e:	d03b      	beq.n	80050f8 <HAL_DMA_Init+0x3dc>
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	4a22      	ldr	r2, [pc, #136]	; (8005110 <HAL_DMA_Init+0x3f4>)
 8005086:	4293      	cmp	r3, r2
 8005088:	d036      	beq.n	80050f8 <HAL_DMA_Init+0x3dc>
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	4a21      	ldr	r2, [pc, #132]	; (8005114 <HAL_DMA_Init+0x3f8>)
 8005090:	4293      	cmp	r3, r2
 8005092:	d031      	beq.n	80050f8 <HAL_DMA_Init+0x3dc>
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	4a1f      	ldr	r2, [pc, #124]	; (8005118 <HAL_DMA_Init+0x3fc>)
 800509a:	4293      	cmp	r3, r2
 800509c:	d02c      	beq.n	80050f8 <HAL_DMA_Init+0x3dc>
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	4a1e      	ldr	r2, [pc, #120]	; (800511c <HAL_DMA_Init+0x400>)
 80050a4:	4293      	cmp	r3, r2
 80050a6:	d027      	beq.n	80050f8 <HAL_DMA_Init+0x3dc>
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	4a1c      	ldr	r2, [pc, #112]	; (8005120 <HAL_DMA_Init+0x404>)
 80050ae:	4293      	cmp	r3, r2
 80050b0:	d022      	beq.n	80050f8 <HAL_DMA_Init+0x3dc>
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	4a1b      	ldr	r2, [pc, #108]	; (8005124 <HAL_DMA_Init+0x408>)
 80050b8:	4293      	cmp	r3, r2
 80050ba:	d01d      	beq.n	80050f8 <HAL_DMA_Init+0x3dc>
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	4a19      	ldr	r2, [pc, #100]	; (8005128 <HAL_DMA_Init+0x40c>)
 80050c2:	4293      	cmp	r3, r2
 80050c4:	d018      	beq.n	80050f8 <HAL_DMA_Init+0x3dc>
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	4a18      	ldr	r2, [pc, #96]	; (800512c <HAL_DMA_Init+0x410>)
 80050cc:	4293      	cmp	r3, r2
 80050ce:	d013      	beq.n	80050f8 <HAL_DMA_Init+0x3dc>
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	4a16      	ldr	r2, [pc, #88]	; (8005130 <HAL_DMA_Init+0x414>)
 80050d6:	4293      	cmp	r3, r2
 80050d8:	d00e      	beq.n	80050f8 <HAL_DMA_Init+0x3dc>
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	4a15      	ldr	r2, [pc, #84]	; (8005134 <HAL_DMA_Init+0x418>)
 80050e0:	4293      	cmp	r3, r2
 80050e2:	d009      	beq.n	80050f8 <HAL_DMA_Init+0x3dc>
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	4a13      	ldr	r2, [pc, #76]	; (8005138 <HAL_DMA_Init+0x41c>)
 80050ea:	4293      	cmp	r3, r2
 80050ec:	d004      	beq.n	80050f8 <HAL_DMA_Init+0x3dc>
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	4a12      	ldr	r2, [pc, #72]	; (800513c <HAL_DMA_Init+0x420>)
 80050f4:	4293      	cmp	r3, r2
 80050f6:	d123      	bne.n	8005140 <HAL_DMA_Init+0x424>
 80050f8:	2301      	movs	r3, #1
 80050fa:	e022      	b.n	8005142 <HAL_DMA_Init+0x426>
 80050fc:	fe10803f 	.word	0xfe10803f
 8005100:	48022c08 	.word	0x48022c08
 8005104:	48022c1c 	.word	0x48022c1c
 8005108:	48022c30 	.word	0x48022c30
 800510c:	48022c44 	.word	0x48022c44
 8005110:	48022c58 	.word	0x48022c58
 8005114:	48022c6c 	.word	0x48022c6c
 8005118:	48022c80 	.word	0x48022c80
 800511c:	48022c94 	.word	0x48022c94
 8005120:	58025408 	.word	0x58025408
 8005124:	5802541c 	.word	0x5802541c
 8005128:	58025430 	.word	0x58025430
 800512c:	58025444 	.word	0x58025444
 8005130:	58025458 	.word	0x58025458
 8005134:	5802546c 	.word	0x5802546c
 8005138:	58025480 	.word	0x58025480
 800513c:	58025494 	.word	0x58025494
 8005140:	2300      	movs	r3, #0
 8005142:	2b00      	cmp	r3, #0
 8005144:	d07e      	beq.n	8005244 <HAL_DMA_Init+0x528>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	4a80      	ldr	r2, [pc, #512]	; (800534c <HAL_DMA_Init+0x630>)
 800514c:	4293      	cmp	r3, r2
 800514e:	d021      	beq.n	8005194 <HAL_DMA_Init+0x478>
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	4a7e      	ldr	r2, [pc, #504]	; (8005350 <HAL_DMA_Init+0x634>)
 8005156:	4293      	cmp	r3, r2
 8005158:	d01c      	beq.n	8005194 <HAL_DMA_Init+0x478>
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	4a7d      	ldr	r2, [pc, #500]	; (8005354 <HAL_DMA_Init+0x638>)
 8005160:	4293      	cmp	r3, r2
 8005162:	d017      	beq.n	8005194 <HAL_DMA_Init+0x478>
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	4a7b      	ldr	r2, [pc, #492]	; (8005358 <HAL_DMA_Init+0x63c>)
 800516a:	4293      	cmp	r3, r2
 800516c:	d012      	beq.n	8005194 <HAL_DMA_Init+0x478>
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	4a7a      	ldr	r2, [pc, #488]	; (800535c <HAL_DMA_Init+0x640>)
 8005174:	4293      	cmp	r3, r2
 8005176:	d00d      	beq.n	8005194 <HAL_DMA_Init+0x478>
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	4a78      	ldr	r2, [pc, #480]	; (8005360 <HAL_DMA_Init+0x644>)
 800517e:	4293      	cmp	r3, r2
 8005180:	d008      	beq.n	8005194 <HAL_DMA_Init+0x478>
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	4a77      	ldr	r2, [pc, #476]	; (8005364 <HAL_DMA_Init+0x648>)
 8005188:	4293      	cmp	r3, r2
 800518a:	d003      	beq.n	8005194 <HAL_DMA_Init+0x478>
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	4a75      	ldr	r2, [pc, #468]	; (8005368 <HAL_DMA_Init+0x64c>)
 8005192:	4293      	cmp	r3, r2
 8005194:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	2202      	movs	r2, #2
 800519a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	2200      	movs	r2, #0
 80051a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80051ae:	697a      	ldr	r2, [r7, #20]
 80051b0:	4b6e      	ldr	r3, [pc, #440]	; (800536c <HAL_DMA_Init+0x650>)
 80051b2:	4013      	ands	r3, r2
 80051b4:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	689b      	ldr	r3, [r3, #8]
 80051ba:	2b40      	cmp	r3, #64	; 0x40
 80051bc:	d008      	beq.n	80051d0 <HAL_DMA_Init+0x4b4>
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	689b      	ldr	r3, [r3, #8]
 80051c2:	2b80      	cmp	r3, #128	; 0x80
 80051c4:	d102      	bne.n	80051cc <HAL_DMA_Init+0x4b0>
 80051c6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80051ca:	e002      	b.n	80051d2 <HAL_DMA_Init+0x4b6>
 80051cc:	2300      	movs	r3, #0
 80051ce:	e000      	b.n	80051d2 <HAL_DMA_Init+0x4b6>
 80051d0:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80051d2:	687a      	ldr	r2, [r7, #4]
 80051d4:	68d2      	ldr	r2, [r2, #12]
 80051d6:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80051d8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	691b      	ldr	r3, [r3, #16]
 80051de:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80051e0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	695b      	ldr	r3, [r3, #20]
 80051e6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80051e8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	699b      	ldr	r3, [r3, #24]
 80051ee:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80051f0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	69db      	ldr	r3, [r3, #28]
 80051f6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80051f8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	6a1b      	ldr	r3, [r3, #32]
 80051fe:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8005200:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8005202:	697a      	ldr	r2, [r7, #20]
 8005204:	4313      	orrs	r3, r2
 8005206:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	697a      	ldr	r2, [r7, #20]
 800520e:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	461a      	mov	r2, r3
 8005216:	4b56      	ldr	r3, [pc, #344]	; (8005370 <HAL_DMA_Init+0x654>)
 8005218:	4413      	add	r3, r2
 800521a:	4a56      	ldr	r2, [pc, #344]	; (8005374 <HAL_DMA_Init+0x658>)
 800521c:	fba2 2303 	umull	r2, r3, r2, r3
 8005220:	091b      	lsrs	r3, r3, #4
 8005222:	009a      	lsls	r2, r3, #2
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005228:	6878      	ldr	r0, [r7, #4]
 800522a:	f002 fa1b 	bl	8007664 <DMA_CalcBaseAndBitshift>
 800522e:	4603      	mov	r3, r0
 8005230:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005236:	f003 031f 	and.w	r3, r3, #31
 800523a:	2201      	movs	r2, #1
 800523c:	409a      	lsls	r2, r3
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	605a      	str	r2, [r3, #4]
 8005242:	e008      	b.n	8005256 <HAL_DMA_Init+0x53a>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2240      	movs	r2, #64	; 0x40
 8005248:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	2203      	movs	r2, #3
 800524e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 8005252:	2301      	movs	r3, #1
 8005254:	e0ee      	b.n	8005434 <HAL_DMA_Init+0x718>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	4a47      	ldr	r2, [pc, #284]	; (8005378 <HAL_DMA_Init+0x65c>)
 800525c:	4293      	cmp	r3, r2
 800525e:	d072      	beq.n	8005346 <HAL_DMA_Init+0x62a>
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	4a45      	ldr	r2, [pc, #276]	; (800537c <HAL_DMA_Init+0x660>)
 8005266:	4293      	cmp	r3, r2
 8005268:	d06d      	beq.n	8005346 <HAL_DMA_Init+0x62a>
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	4a44      	ldr	r2, [pc, #272]	; (8005380 <HAL_DMA_Init+0x664>)
 8005270:	4293      	cmp	r3, r2
 8005272:	d068      	beq.n	8005346 <HAL_DMA_Init+0x62a>
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	4a42      	ldr	r2, [pc, #264]	; (8005384 <HAL_DMA_Init+0x668>)
 800527a:	4293      	cmp	r3, r2
 800527c:	d063      	beq.n	8005346 <HAL_DMA_Init+0x62a>
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	4a41      	ldr	r2, [pc, #260]	; (8005388 <HAL_DMA_Init+0x66c>)
 8005284:	4293      	cmp	r3, r2
 8005286:	d05e      	beq.n	8005346 <HAL_DMA_Init+0x62a>
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	4a3f      	ldr	r2, [pc, #252]	; (800538c <HAL_DMA_Init+0x670>)
 800528e:	4293      	cmp	r3, r2
 8005290:	d059      	beq.n	8005346 <HAL_DMA_Init+0x62a>
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	4a3e      	ldr	r2, [pc, #248]	; (8005390 <HAL_DMA_Init+0x674>)
 8005298:	4293      	cmp	r3, r2
 800529a:	d054      	beq.n	8005346 <HAL_DMA_Init+0x62a>
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	4a3c      	ldr	r2, [pc, #240]	; (8005394 <HAL_DMA_Init+0x678>)
 80052a2:	4293      	cmp	r3, r2
 80052a4:	d04f      	beq.n	8005346 <HAL_DMA_Init+0x62a>
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	4a3b      	ldr	r2, [pc, #236]	; (8005398 <HAL_DMA_Init+0x67c>)
 80052ac:	4293      	cmp	r3, r2
 80052ae:	d04a      	beq.n	8005346 <HAL_DMA_Init+0x62a>
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	4a39      	ldr	r2, [pc, #228]	; (800539c <HAL_DMA_Init+0x680>)
 80052b6:	4293      	cmp	r3, r2
 80052b8:	d045      	beq.n	8005346 <HAL_DMA_Init+0x62a>
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	4a38      	ldr	r2, [pc, #224]	; (80053a0 <HAL_DMA_Init+0x684>)
 80052c0:	4293      	cmp	r3, r2
 80052c2:	d040      	beq.n	8005346 <HAL_DMA_Init+0x62a>
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	4a36      	ldr	r2, [pc, #216]	; (80053a4 <HAL_DMA_Init+0x688>)
 80052ca:	4293      	cmp	r3, r2
 80052cc:	d03b      	beq.n	8005346 <HAL_DMA_Init+0x62a>
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	4a35      	ldr	r2, [pc, #212]	; (80053a8 <HAL_DMA_Init+0x68c>)
 80052d4:	4293      	cmp	r3, r2
 80052d6:	d036      	beq.n	8005346 <HAL_DMA_Init+0x62a>
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	4a33      	ldr	r2, [pc, #204]	; (80053ac <HAL_DMA_Init+0x690>)
 80052de:	4293      	cmp	r3, r2
 80052e0:	d031      	beq.n	8005346 <HAL_DMA_Init+0x62a>
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	4a32      	ldr	r2, [pc, #200]	; (80053b0 <HAL_DMA_Init+0x694>)
 80052e8:	4293      	cmp	r3, r2
 80052ea:	d02c      	beq.n	8005346 <HAL_DMA_Init+0x62a>
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	4a30      	ldr	r2, [pc, #192]	; (80053b4 <HAL_DMA_Init+0x698>)
 80052f2:	4293      	cmp	r3, r2
 80052f4:	d027      	beq.n	8005346 <HAL_DMA_Init+0x62a>
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	4a14      	ldr	r2, [pc, #80]	; (800534c <HAL_DMA_Init+0x630>)
 80052fc:	4293      	cmp	r3, r2
 80052fe:	d022      	beq.n	8005346 <HAL_DMA_Init+0x62a>
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	4a12      	ldr	r2, [pc, #72]	; (8005350 <HAL_DMA_Init+0x634>)
 8005306:	4293      	cmp	r3, r2
 8005308:	d01d      	beq.n	8005346 <HAL_DMA_Init+0x62a>
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	4a11      	ldr	r2, [pc, #68]	; (8005354 <HAL_DMA_Init+0x638>)
 8005310:	4293      	cmp	r3, r2
 8005312:	d018      	beq.n	8005346 <HAL_DMA_Init+0x62a>
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	4a0f      	ldr	r2, [pc, #60]	; (8005358 <HAL_DMA_Init+0x63c>)
 800531a:	4293      	cmp	r3, r2
 800531c:	d013      	beq.n	8005346 <HAL_DMA_Init+0x62a>
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	4a0e      	ldr	r2, [pc, #56]	; (800535c <HAL_DMA_Init+0x640>)
 8005324:	4293      	cmp	r3, r2
 8005326:	d00e      	beq.n	8005346 <HAL_DMA_Init+0x62a>
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	4a0c      	ldr	r2, [pc, #48]	; (8005360 <HAL_DMA_Init+0x644>)
 800532e:	4293      	cmp	r3, r2
 8005330:	d009      	beq.n	8005346 <HAL_DMA_Init+0x62a>
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	4a0b      	ldr	r2, [pc, #44]	; (8005364 <HAL_DMA_Init+0x648>)
 8005338:	4293      	cmp	r3, r2
 800533a:	d004      	beq.n	8005346 <HAL_DMA_Init+0x62a>
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	4a09      	ldr	r2, [pc, #36]	; (8005368 <HAL_DMA_Init+0x64c>)
 8005342:	4293      	cmp	r3, r2
 8005344:	d138      	bne.n	80053b8 <HAL_DMA_Init+0x69c>
 8005346:	2301      	movs	r3, #1
 8005348:	e037      	b.n	80053ba <HAL_DMA_Init+0x69e>
 800534a:	bf00      	nop
 800534c:	58025408 	.word	0x58025408
 8005350:	5802541c 	.word	0x5802541c
 8005354:	58025430 	.word	0x58025430
 8005358:	58025444 	.word	0x58025444
 800535c:	58025458 	.word	0x58025458
 8005360:	5802546c 	.word	0x5802546c
 8005364:	58025480 	.word	0x58025480
 8005368:	58025494 	.word	0x58025494
 800536c:	fffe000f 	.word	0xfffe000f
 8005370:	a7fdabf8 	.word	0xa7fdabf8
 8005374:	cccccccd 	.word	0xcccccccd
 8005378:	40020010 	.word	0x40020010
 800537c:	40020028 	.word	0x40020028
 8005380:	40020040 	.word	0x40020040
 8005384:	40020058 	.word	0x40020058
 8005388:	40020070 	.word	0x40020070
 800538c:	40020088 	.word	0x40020088
 8005390:	400200a0 	.word	0x400200a0
 8005394:	400200b8 	.word	0x400200b8
 8005398:	40020410 	.word	0x40020410
 800539c:	40020428 	.word	0x40020428
 80053a0:	40020440 	.word	0x40020440
 80053a4:	40020458 	.word	0x40020458
 80053a8:	40020470 	.word	0x40020470
 80053ac:	40020488 	.word	0x40020488
 80053b0:	400204a0 	.word	0x400204a0
 80053b4:	400204b8 	.word	0x400204b8
 80053b8:	2300      	movs	r3, #0
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d032      	beq.n	8005424 <HAL_DMA_Init+0x708>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80053be:	6878      	ldr	r0, [r7, #4]
 80053c0:	f002 fa7e 	bl	80078c0 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	689b      	ldr	r3, [r3, #8]
 80053c8:	2b80      	cmp	r3, #128	; 0x80
 80053ca:	d102      	bne.n	80053d2 <HAL_DMA_Init+0x6b6>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	2200      	movs	r2, #0
 80053d0:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	685a      	ldr	r2, [r3, #4]
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80053da:	b2d2      	uxtb	r2, r2
 80053dc:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80053e2:	687a      	ldr	r2, [r7, #4]
 80053e4:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80053e6:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	685b      	ldr	r3, [r3, #4]
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d010      	beq.n	8005412 <HAL_DMA_Init+0x6f6>
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	685b      	ldr	r3, [r3, #4]
 80053f4:	2b08      	cmp	r3, #8
 80053f6:	d80c      	bhi.n	8005412 <HAL_DMA_Init+0x6f6>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80053f8:	6878      	ldr	r0, [r7, #4]
 80053fa:	f002 fafb 	bl	80079f4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005402:	2200      	movs	r2, #0
 8005404:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800540a:	687a      	ldr	r2, [r7, #4]
 800540c:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800540e:	605a      	str	r2, [r3, #4]
 8005410:	e008      	b.n	8005424 <HAL_DMA_Init+0x708>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	2200      	movs	r2, #0
 8005416:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	2200      	movs	r2, #0
 800541c:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	2200      	movs	r2, #0
 8005422:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	2200      	movs	r2, #0
 8005428:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	2201      	movs	r2, #1
 800542e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8005432:	2300      	movs	r3, #0
}
 8005434:	4618      	mov	r0, r3
 8005436:	3718      	adds	r7, #24
 8005438:	46bd      	mov	sp, r7
 800543a:	bd80      	pop	{r7, pc}

0800543c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800543c:	b580      	push	{r7, lr}
 800543e:	b086      	sub	sp, #24
 8005440:	af00      	add	r7, sp, #0
 8005442:	60f8      	str	r0, [r7, #12]
 8005444:	60b9      	str	r1, [r7, #8]
 8005446:	607a      	str	r2, [r7, #4]
 8005448:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800544a:	2300      	movs	r3, #0
 800544c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	2b00      	cmp	r3, #0
 8005452:	d101      	bne.n	8005458 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8005454:	2301      	movs	r3, #1
 8005456:	e226      	b.n	80058a6 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800545e:	2b01      	cmp	r3, #1
 8005460:	d101      	bne.n	8005466 <HAL_DMA_Start_IT+0x2a>
 8005462:	2302      	movs	r3, #2
 8005464:	e21f      	b.n	80058a6 <HAL_DMA_Start_IT+0x46a>
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	2201      	movs	r2, #1
 800546a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005474:	b2db      	uxtb	r3, r3
 8005476:	2b01      	cmp	r3, #1
 8005478:	f040 820a 	bne.w	8005890 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	2202      	movs	r2, #2
 8005480:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	2200      	movs	r2, #0
 8005488:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	4a68      	ldr	r2, [pc, #416]	; (8005630 <HAL_DMA_Start_IT+0x1f4>)
 8005490:	4293      	cmp	r3, r2
 8005492:	d04a      	beq.n	800552a <HAL_DMA_Start_IT+0xee>
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	4a66      	ldr	r2, [pc, #408]	; (8005634 <HAL_DMA_Start_IT+0x1f8>)
 800549a:	4293      	cmp	r3, r2
 800549c:	d045      	beq.n	800552a <HAL_DMA_Start_IT+0xee>
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	4a65      	ldr	r2, [pc, #404]	; (8005638 <HAL_DMA_Start_IT+0x1fc>)
 80054a4:	4293      	cmp	r3, r2
 80054a6:	d040      	beq.n	800552a <HAL_DMA_Start_IT+0xee>
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	4a63      	ldr	r2, [pc, #396]	; (800563c <HAL_DMA_Start_IT+0x200>)
 80054ae:	4293      	cmp	r3, r2
 80054b0:	d03b      	beq.n	800552a <HAL_DMA_Start_IT+0xee>
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	4a62      	ldr	r2, [pc, #392]	; (8005640 <HAL_DMA_Start_IT+0x204>)
 80054b8:	4293      	cmp	r3, r2
 80054ba:	d036      	beq.n	800552a <HAL_DMA_Start_IT+0xee>
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	4a60      	ldr	r2, [pc, #384]	; (8005644 <HAL_DMA_Start_IT+0x208>)
 80054c2:	4293      	cmp	r3, r2
 80054c4:	d031      	beq.n	800552a <HAL_DMA_Start_IT+0xee>
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	4a5f      	ldr	r2, [pc, #380]	; (8005648 <HAL_DMA_Start_IT+0x20c>)
 80054cc:	4293      	cmp	r3, r2
 80054ce:	d02c      	beq.n	800552a <HAL_DMA_Start_IT+0xee>
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	4a5d      	ldr	r2, [pc, #372]	; (800564c <HAL_DMA_Start_IT+0x210>)
 80054d6:	4293      	cmp	r3, r2
 80054d8:	d027      	beq.n	800552a <HAL_DMA_Start_IT+0xee>
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	4a5c      	ldr	r2, [pc, #368]	; (8005650 <HAL_DMA_Start_IT+0x214>)
 80054e0:	4293      	cmp	r3, r2
 80054e2:	d022      	beq.n	800552a <HAL_DMA_Start_IT+0xee>
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	4a5a      	ldr	r2, [pc, #360]	; (8005654 <HAL_DMA_Start_IT+0x218>)
 80054ea:	4293      	cmp	r3, r2
 80054ec:	d01d      	beq.n	800552a <HAL_DMA_Start_IT+0xee>
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	4a59      	ldr	r2, [pc, #356]	; (8005658 <HAL_DMA_Start_IT+0x21c>)
 80054f4:	4293      	cmp	r3, r2
 80054f6:	d018      	beq.n	800552a <HAL_DMA_Start_IT+0xee>
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	4a57      	ldr	r2, [pc, #348]	; (800565c <HAL_DMA_Start_IT+0x220>)
 80054fe:	4293      	cmp	r3, r2
 8005500:	d013      	beq.n	800552a <HAL_DMA_Start_IT+0xee>
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	4a56      	ldr	r2, [pc, #344]	; (8005660 <HAL_DMA_Start_IT+0x224>)
 8005508:	4293      	cmp	r3, r2
 800550a:	d00e      	beq.n	800552a <HAL_DMA_Start_IT+0xee>
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	4a54      	ldr	r2, [pc, #336]	; (8005664 <HAL_DMA_Start_IT+0x228>)
 8005512:	4293      	cmp	r3, r2
 8005514:	d009      	beq.n	800552a <HAL_DMA_Start_IT+0xee>
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	4a53      	ldr	r2, [pc, #332]	; (8005668 <HAL_DMA_Start_IT+0x22c>)
 800551c:	4293      	cmp	r3, r2
 800551e:	d004      	beq.n	800552a <HAL_DMA_Start_IT+0xee>
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	4a51      	ldr	r2, [pc, #324]	; (800566c <HAL_DMA_Start_IT+0x230>)
 8005526:	4293      	cmp	r3, r2
 8005528:	d108      	bne.n	800553c <HAL_DMA_Start_IT+0x100>
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	681a      	ldr	r2, [r3, #0]
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f022 0201 	bic.w	r2, r2, #1
 8005538:	601a      	str	r2, [r3, #0]
 800553a:	e007      	b.n	800554c <HAL_DMA_Start_IT+0x110>
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	681a      	ldr	r2, [r3, #0]
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f022 0201 	bic.w	r2, r2, #1
 800554a:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800554c:	683b      	ldr	r3, [r7, #0]
 800554e:	687a      	ldr	r2, [r7, #4]
 8005550:	68b9      	ldr	r1, [r7, #8]
 8005552:	68f8      	ldr	r0, [r7, #12]
 8005554:	f001 fea2 	bl	800729c <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	4a34      	ldr	r2, [pc, #208]	; (8005630 <HAL_DMA_Start_IT+0x1f4>)
 800555e:	4293      	cmp	r3, r2
 8005560:	d04a      	beq.n	80055f8 <HAL_DMA_Start_IT+0x1bc>
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	4a33      	ldr	r2, [pc, #204]	; (8005634 <HAL_DMA_Start_IT+0x1f8>)
 8005568:	4293      	cmp	r3, r2
 800556a:	d045      	beq.n	80055f8 <HAL_DMA_Start_IT+0x1bc>
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	4a31      	ldr	r2, [pc, #196]	; (8005638 <HAL_DMA_Start_IT+0x1fc>)
 8005572:	4293      	cmp	r3, r2
 8005574:	d040      	beq.n	80055f8 <HAL_DMA_Start_IT+0x1bc>
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	4a30      	ldr	r2, [pc, #192]	; (800563c <HAL_DMA_Start_IT+0x200>)
 800557c:	4293      	cmp	r3, r2
 800557e:	d03b      	beq.n	80055f8 <HAL_DMA_Start_IT+0x1bc>
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	4a2e      	ldr	r2, [pc, #184]	; (8005640 <HAL_DMA_Start_IT+0x204>)
 8005586:	4293      	cmp	r3, r2
 8005588:	d036      	beq.n	80055f8 <HAL_DMA_Start_IT+0x1bc>
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	4a2d      	ldr	r2, [pc, #180]	; (8005644 <HAL_DMA_Start_IT+0x208>)
 8005590:	4293      	cmp	r3, r2
 8005592:	d031      	beq.n	80055f8 <HAL_DMA_Start_IT+0x1bc>
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	4a2b      	ldr	r2, [pc, #172]	; (8005648 <HAL_DMA_Start_IT+0x20c>)
 800559a:	4293      	cmp	r3, r2
 800559c:	d02c      	beq.n	80055f8 <HAL_DMA_Start_IT+0x1bc>
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	4a2a      	ldr	r2, [pc, #168]	; (800564c <HAL_DMA_Start_IT+0x210>)
 80055a4:	4293      	cmp	r3, r2
 80055a6:	d027      	beq.n	80055f8 <HAL_DMA_Start_IT+0x1bc>
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	4a28      	ldr	r2, [pc, #160]	; (8005650 <HAL_DMA_Start_IT+0x214>)
 80055ae:	4293      	cmp	r3, r2
 80055b0:	d022      	beq.n	80055f8 <HAL_DMA_Start_IT+0x1bc>
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	4a27      	ldr	r2, [pc, #156]	; (8005654 <HAL_DMA_Start_IT+0x218>)
 80055b8:	4293      	cmp	r3, r2
 80055ba:	d01d      	beq.n	80055f8 <HAL_DMA_Start_IT+0x1bc>
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	4a25      	ldr	r2, [pc, #148]	; (8005658 <HAL_DMA_Start_IT+0x21c>)
 80055c2:	4293      	cmp	r3, r2
 80055c4:	d018      	beq.n	80055f8 <HAL_DMA_Start_IT+0x1bc>
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	4a24      	ldr	r2, [pc, #144]	; (800565c <HAL_DMA_Start_IT+0x220>)
 80055cc:	4293      	cmp	r3, r2
 80055ce:	d013      	beq.n	80055f8 <HAL_DMA_Start_IT+0x1bc>
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	4a22      	ldr	r2, [pc, #136]	; (8005660 <HAL_DMA_Start_IT+0x224>)
 80055d6:	4293      	cmp	r3, r2
 80055d8:	d00e      	beq.n	80055f8 <HAL_DMA_Start_IT+0x1bc>
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	4a21      	ldr	r2, [pc, #132]	; (8005664 <HAL_DMA_Start_IT+0x228>)
 80055e0:	4293      	cmp	r3, r2
 80055e2:	d009      	beq.n	80055f8 <HAL_DMA_Start_IT+0x1bc>
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	4a1f      	ldr	r2, [pc, #124]	; (8005668 <HAL_DMA_Start_IT+0x22c>)
 80055ea:	4293      	cmp	r3, r2
 80055ec:	d004      	beq.n	80055f8 <HAL_DMA_Start_IT+0x1bc>
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	4a1e      	ldr	r2, [pc, #120]	; (800566c <HAL_DMA_Start_IT+0x230>)
 80055f4:	4293      	cmp	r3, r2
 80055f6:	d101      	bne.n	80055fc <HAL_DMA_Start_IT+0x1c0>
 80055f8:	2301      	movs	r3, #1
 80055fa:	e000      	b.n	80055fe <HAL_DMA_Start_IT+0x1c2>
 80055fc:	2300      	movs	r3, #0
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d036      	beq.n	8005670 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f023 021e 	bic.w	r2, r3, #30
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f042 0216 	orr.w	r2, r2, #22
 8005614:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800561a:	2b00      	cmp	r3, #0
 800561c:	d03e      	beq.n	800569c <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	681a      	ldr	r2, [r3, #0]
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	f042 0208 	orr.w	r2, r2, #8
 800562c:	601a      	str	r2, [r3, #0]
 800562e:	e035      	b.n	800569c <HAL_DMA_Start_IT+0x260>
 8005630:	40020010 	.word	0x40020010
 8005634:	40020028 	.word	0x40020028
 8005638:	40020040 	.word	0x40020040
 800563c:	40020058 	.word	0x40020058
 8005640:	40020070 	.word	0x40020070
 8005644:	40020088 	.word	0x40020088
 8005648:	400200a0 	.word	0x400200a0
 800564c:	400200b8 	.word	0x400200b8
 8005650:	40020410 	.word	0x40020410
 8005654:	40020428 	.word	0x40020428
 8005658:	40020440 	.word	0x40020440
 800565c:	40020458 	.word	0x40020458
 8005660:	40020470 	.word	0x40020470
 8005664:	40020488 	.word	0x40020488
 8005668:	400204a0 	.word	0x400204a0
 800566c:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	f023 020e 	bic.w	r2, r3, #14
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f042 020a 	orr.w	r2, r2, #10
 8005682:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005688:	2b00      	cmp	r3, #0
 800568a:	d007      	beq.n	800569c <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	681a      	ldr	r2, [r3, #0]
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f042 0204 	orr.w	r2, r2, #4
 800569a:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	4a83      	ldr	r2, [pc, #524]	; (80058b0 <HAL_DMA_Start_IT+0x474>)
 80056a2:	4293      	cmp	r3, r2
 80056a4:	d072      	beq.n	800578c <HAL_DMA_Start_IT+0x350>
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	4a82      	ldr	r2, [pc, #520]	; (80058b4 <HAL_DMA_Start_IT+0x478>)
 80056ac:	4293      	cmp	r3, r2
 80056ae:	d06d      	beq.n	800578c <HAL_DMA_Start_IT+0x350>
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	4a80      	ldr	r2, [pc, #512]	; (80058b8 <HAL_DMA_Start_IT+0x47c>)
 80056b6:	4293      	cmp	r3, r2
 80056b8:	d068      	beq.n	800578c <HAL_DMA_Start_IT+0x350>
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	4a7f      	ldr	r2, [pc, #508]	; (80058bc <HAL_DMA_Start_IT+0x480>)
 80056c0:	4293      	cmp	r3, r2
 80056c2:	d063      	beq.n	800578c <HAL_DMA_Start_IT+0x350>
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	4a7d      	ldr	r2, [pc, #500]	; (80058c0 <HAL_DMA_Start_IT+0x484>)
 80056ca:	4293      	cmp	r3, r2
 80056cc:	d05e      	beq.n	800578c <HAL_DMA_Start_IT+0x350>
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	4a7c      	ldr	r2, [pc, #496]	; (80058c4 <HAL_DMA_Start_IT+0x488>)
 80056d4:	4293      	cmp	r3, r2
 80056d6:	d059      	beq.n	800578c <HAL_DMA_Start_IT+0x350>
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	4a7a      	ldr	r2, [pc, #488]	; (80058c8 <HAL_DMA_Start_IT+0x48c>)
 80056de:	4293      	cmp	r3, r2
 80056e0:	d054      	beq.n	800578c <HAL_DMA_Start_IT+0x350>
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	4a79      	ldr	r2, [pc, #484]	; (80058cc <HAL_DMA_Start_IT+0x490>)
 80056e8:	4293      	cmp	r3, r2
 80056ea:	d04f      	beq.n	800578c <HAL_DMA_Start_IT+0x350>
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	4a77      	ldr	r2, [pc, #476]	; (80058d0 <HAL_DMA_Start_IT+0x494>)
 80056f2:	4293      	cmp	r3, r2
 80056f4:	d04a      	beq.n	800578c <HAL_DMA_Start_IT+0x350>
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	4a76      	ldr	r2, [pc, #472]	; (80058d4 <HAL_DMA_Start_IT+0x498>)
 80056fc:	4293      	cmp	r3, r2
 80056fe:	d045      	beq.n	800578c <HAL_DMA_Start_IT+0x350>
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	4a74      	ldr	r2, [pc, #464]	; (80058d8 <HAL_DMA_Start_IT+0x49c>)
 8005706:	4293      	cmp	r3, r2
 8005708:	d040      	beq.n	800578c <HAL_DMA_Start_IT+0x350>
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	4a73      	ldr	r2, [pc, #460]	; (80058dc <HAL_DMA_Start_IT+0x4a0>)
 8005710:	4293      	cmp	r3, r2
 8005712:	d03b      	beq.n	800578c <HAL_DMA_Start_IT+0x350>
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	4a71      	ldr	r2, [pc, #452]	; (80058e0 <HAL_DMA_Start_IT+0x4a4>)
 800571a:	4293      	cmp	r3, r2
 800571c:	d036      	beq.n	800578c <HAL_DMA_Start_IT+0x350>
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	4a70      	ldr	r2, [pc, #448]	; (80058e4 <HAL_DMA_Start_IT+0x4a8>)
 8005724:	4293      	cmp	r3, r2
 8005726:	d031      	beq.n	800578c <HAL_DMA_Start_IT+0x350>
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	4a6e      	ldr	r2, [pc, #440]	; (80058e8 <HAL_DMA_Start_IT+0x4ac>)
 800572e:	4293      	cmp	r3, r2
 8005730:	d02c      	beq.n	800578c <HAL_DMA_Start_IT+0x350>
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	4a6d      	ldr	r2, [pc, #436]	; (80058ec <HAL_DMA_Start_IT+0x4b0>)
 8005738:	4293      	cmp	r3, r2
 800573a:	d027      	beq.n	800578c <HAL_DMA_Start_IT+0x350>
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	4a6b      	ldr	r2, [pc, #428]	; (80058f0 <HAL_DMA_Start_IT+0x4b4>)
 8005742:	4293      	cmp	r3, r2
 8005744:	d022      	beq.n	800578c <HAL_DMA_Start_IT+0x350>
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	4a6a      	ldr	r2, [pc, #424]	; (80058f4 <HAL_DMA_Start_IT+0x4b8>)
 800574c:	4293      	cmp	r3, r2
 800574e:	d01d      	beq.n	800578c <HAL_DMA_Start_IT+0x350>
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	4a68      	ldr	r2, [pc, #416]	; (80058f8 <HAL_DMA_Start_IT+0x4bc>)
 8005756:	4293      	cmp	r3, r2
 8005758:	d018      	beq.n	800578c <HAL_DMA_Start_IT+0x350>
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	4a67      	ldr	r2, [pc, #412]	; (80058fc <HAL_DMA_Start_IT+0x4c0>)
 8005760:	4293      	cmp	r3, r2
 8005762:	d013      	beq.n	800578c <HAL_DMA_Start_IT+0x350>
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	4a65      	ldr	r2, [pc, #404]	; (8005900 <HAL_DMA_Start_IT+0x4c4>)
 800576a:	4293      	cmp	r3, r2
 800576c:	d00e      	beq.n	800578c <HAL_DMA_Start_IT+0x350>
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	4a64      	ldr	r2, [pc, #400]	; (8005904 <HAL_DMA_Start_IT+0x4c8>)
 8005774:	4293      	cmp	r3, r2
 8005776:	d009      	beq.n	800578c <HAL_DMA_Start_IT+0x350>
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	4a62      	ldr	r2, [pc, #392]	; (8005908 <HAL_DMA_Start_IT+0x4cc>)
 800577e:	4293      	cmp	r3, r2
 8005780:	d004      	beq.n	800578c <HAL_DMA_Start_IT+0x350>
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	4a61      	ldr	r2, [pc, #388]	; (800590c <HAL_DMA_Start_IT+0x4d0>)
 8005788:	4293      	cmp	r3, r2
 800578a:	d101      	bne.n	8005790 <HAL_DMA_Start_IT+0x354>
 800578c:	2301      	movs	r3, #1
 800578e:	e000      	b.n	8005792 <HAL_DMA_Start_IT+0x356>
 8005790:	2300      	movs	r3, #0
 8005792:	2b00      	cmp	r3, #0
 8005794:	d01a      	beq.n	80057cc <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d007      	beq.n	80057b4 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80057a8:	681a      	ldr	r2, [r3, #0]
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80057ae:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80057b2:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d007      	beq.n	80057cc <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80057c0:	681a      	ldr	r2, [r3, #0]
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80057c6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80057ca:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	4a37      	ldr	r2, [pc, #220]	; (80058b0 <HAL_DMA_Start_IT+0x474>)
 80057d2:	4293      	cmp	r3, r2
 80057d4:	d04a      	beq.n	800586c <HAL_DMA_Start_IT+0x430>
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	4a36      	ldr	r2, [pc, #216]	; (80058b4 <HAL_DMA_Start_IT+0x478>)
 80057dc:	4293      	cmp	r3, r2
 80057de:	d045      	beq.n	800586c <HAL_DMA_Start_IT+0x430>
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	4a34      	ldr	r2, [pc, #208]	; (80058b8 <HAL_DMA_Start_IT+0x47c>)
 80057e6:	4293      	cmp	r3, r2
 80057e8:	d040      	beq.n	800586c <HAL_DMA_Start_IT+0x430>
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	4a33      	ldr	r2, [pc, #204]	; (80058bc <HAL_DMA_Start_IT+0x480>)
 80057f0:	4293      	cmp	r3, r2
 80057f2:	d03b      	beq.n	800586c <HAL_DMA_Start_IT+0x430>
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	4a31      	ldr	r2, [pc, #196]	; (80058c0 <HAL_DMA_Start_IT+0x484>)
 80057fa:	4293      	cmp	r3, r2
 80057fc:	d036      	beq.n	800586c <HAL_DMA_Start_IT+0x430>
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	4a30      	ldr	r2, [pc, #192]	; (80058c4 <HAL_DMA_Start_IT+0x488>)
 8005804:	4293      	cmp	r3, r2
 8005806:	d031      	beq.n	800586c <HAL_DMA_Start_IT+0x430>
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	4a2e      	ldr	r2, [pc, #184]	; (80058c8 <HAL_DMA_Start_IT+0x48c>)
 800580e:	4293      	cmp	r3, r2
 8005810:	d02c      	beq.n	800586c <HAL_DMA_Start_IT+0x430>
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	4a2d      	ldr	r2, [pc, #180]	; (80058cc <HAL_DMA_Start_IT+0x490>)
 8005818:	4293      	cmp	r3, r2
 800581a:	d027      	beq.n	800586c <HAL_DMA_Start_IT+0x430>
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	4a2b      	ldr	r2, [pc, #172]	; (80058d0 <HAL_DMA_Start_IT+0x494>)
 8005822:	4293      	cmp	r3, r2
 8005824:	d022      	beq.n	800586c <HAL_DMA_Start_IT+0x430>
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	4a2a      	ldr	r2, [pc, #168]	; (80058d4 <HAL_DMA_Start_IT+0x498>)
 800582c:	4293      	cmp	r3, r2
 800582e:	d01d      	beq.n	800586c <HAL_DMA_Start_IT+0x430>
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	4a28      	ldr	r2, [pc, #160]	; (80058d8 <HAL_DMA_Start_IT+0x49c>)
 8005836:	4293      	cmp	r3, r2
 8005838:	d018      	beq.n	800586c <HAL_DMA_Start_IT+0x430>
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	4a27      	ldr	r2, [pc, #156]	; (80058dc <HAL_DMA_Start_IT+0x4a0>)
 8005840:	4293      	cmp	r3, r2
 8005842:	d013      	beq.n	800586c <HAL_DMA_Start_IT+0x430>
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	4a25      	ldr	r2, [pc, #148]	; (80058e0 <HAL_DMA_Start_IT+0x4a4>)
 800584a:	4293      	cmp	r3, r2
 800584c:	d00e      	beq.n	800586c <HAL_DMA_Start_IT+0x430>
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	4a24      	ldr	r2, [pc, #144]	; (80058e4 <HAL_DMA_Start_IT+0x4a8>)
 8005854:	4293      	cmp	r3, r2
 8005856:	d009      	beq.n	800586c <HAL_DMA_Start_IT+0x430>
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	4a22      	ldr	r2, [pc, #136]	; (80058e8 <HAL_DMA_Start_IT+0x4ac>)
 800585e:	4293      	cmp	r3, r2
 8005860:	d004      	beq.n	800586c <HAL_DMA_Start_IT+0x430>
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	4a21      	ldr	r2, [pc, #132]	; (80058ec <HAL_DMA_Start_IT+0x4b0>)
 8005868:	4293      	cmp	r3, r2
 800586a:	d108      	bne.n	800587e <HAL_DMA_Start_IT+0x442>
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	681a      	ldr	r2, [r3, #0]
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	f042 0201 	orr.w	r2, r2, #1
 800587a:	601a      	str	r2, [r3, #0]
 800587c:	e012      	b.n	80058a4 <HAL_DMA_Start_IT+0x468>
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	681a      	ldr	r2, [r3, #0]
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f042 0201 	orr.w	r2, r2, #1
 800588c:	601a      	str	r2, [r3, #0]
 800588e:	e009      	b.n	80058a4 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005896:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	2200      	movs	r2, #0
 800589c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Return error status */
    status = HAL_ERROR;
 80058a0:	2301      	movs	r3, #1
 80058a2:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80058a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80058a6:	4618      	mov	r0, r3
 80058a8:	3718      	adds	r7, #24
 80058aa:	46bd      	mov	sp, r7
 80058ac:	bd80      	pop	{r7, pc}
 80058ae:	bf00      	nop
 80058b0:	40020010 	.word	0x40020010
 80058b4:	40020028 	.word	0x40020028
 80058b8:	40020040 	.word	0x40020040
 80058bc:	40020058 	.word	0x40020058
 80058c0:	40020070 	.word	0x40020070
 80058c4:	40020088 	.word	0x40020088
 80058c8:	400200a0 	.word	0x400200a0
 80058cc:	400200b8 	.word	0x400200b8
 80058d0:	40020410 	.word	0x40020410
 80058d4:	40020428 	.word	0x40020428
 80058d8:	40020440 	.word	0x40020440
 80058dc:	40020458 	.word	0x40020458
 80058e0:	40020470 	.word	0x40020470
 80058e4:	40020488 	.word	0x40020488
 80058e8:	400204a0 	.word	0x400204a0
 80058ec:	400204b8 	.word	0x400204b8
 80058f0:	58025408 	.word	0x58025408
 80058f4:	5802541c 	.word	0x5802541c
 80058f8:	58025430 	.word	0x58025430
 80058fc:	58025444 	.word	0x58025444
 8005900:	58025458 	.word	0x58025458
 8005904:	5802546c 	.word	0x5802546c
 8005908:	58025480 	.word	0x58025480
 800590c:	58025494 	.word	0x58025494

08005910 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005910:	b580      	push	{r7, lr}
 8005912:	b086      	sub	sp, #24
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8005918:	f7fe fdf2 	bl	8004500 <HAL_GetTick>
 800591c:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	2b00      	cmp	r3, #0
 8005922:	d101      	bne.n	8005928 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8005924:	2301      	movs	r3, #1
 8005926:	e2dc      	b.n	8005ee2 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800592e:	b2db      	uxtb	r3, r3
 8005930:	2b02      	cmp	r3, #2
 8005932:	d008      	beq.n	8005946 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	2280      	movs	r2, #128	; 0x80
 8005938:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	2200      	movs	r2, #0
 800593e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_ERROR;
 8005942:	2301      	movs	r3, #1
 8005944:	e2cd      	b.n	8005ee2 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	4a76      	ldr	r2, [pc, #472]	; (8005b24 <HAL_DMA_Abort+0x214>)
 800594c:	4293      	cmp	r3, r2
 800594e:	d04a      	beq.n	80059e6 <HAL_DMA_Abort+0xd6>
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	4a74      	ldr	r2, [pc, #464]	; (8005b28 <HAL_DMA_Abort+0x218>)
 8005956:	4293      	cmp	r3, r2
 8005958:	d045      	beq.n	80059e6 <HAL_DMA_Abort+0xd6>
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	4a73      	ldr	r2, [pc, #460]	; (8005b2c <HAL_DMA_Abort+0x21c>)
 8005960:	4293      	cmp	r3, r2
 8005962:	d040      	beq.n	80059e6 <HAL_DMA_Abort+0xd6>
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	4a71      	ldr	r2, [pc, #452]	; (8005b30 <HAL_DMA_Abort+0x220>)
 800596a:	4293      	cmp	r3, r2
 800596c:	d03b      	beq.n	80059e6 <HAL_DMA_Abort+0xd6>
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	4a70      	ldr	r2, [pc, #448]	; (8005b34 <HAL_DMA_Abort+0x224>)
 8005974:	4293      	cmp	r3, r2
 8005976:	d036      	beq.n	80059e6 <HAL_DMA_Abort+0xd6>
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	4a6e      	ldr	r2, [pc, #440]	; (8005b38 <HAL_DMA_Abort+0x228>)
 800597e:	4293      	cmp	r3, r2
 8005980:	d031      	beq.n	80059e6 <HAL_DMA_Abort+0xd6>
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	4a6d      	ldr	r2, [pc, #436]	; (8005b3c <HAL_DMA_Abort+0x22c>)
 8005988:	4293      	cmp	r3, r2
 800598a:	d02c      	beq.n	80059e6 <HAL_DMA_Abort+0xd6>
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	4a6b      	ldr	r2, [pc, #428]	; (8005b40 <HAL_DMA_Abort+0x230>)
 8005992:	4293      	cmp	r3, r2
 8005994:	d027      	beq.n	80059e6 <HAL_DMA_Abort+0xd6>
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	4a6a      	ldr	r2, [pc, #424]	; (8005b44 <HAL_DMA_Abort+0x234>)
 800599c:	4293      	cmp	r3, r2
 800599e:	d022      	beq.n	80059e6 <HAL_DMA_Abort+0xd6>
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	4a68      	ldr	r2, [pc, #416]	; (8005b48 <HAL_DMA_Abort+0x238>)
 80059a6:	4293      	cmp	r3, r2
 80059a8:	d01d      	beq.n	80059e6 <HAL_DMA_Abort+0xd6>
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	4a67      	ldr	r2, [pc, #412]	; (8005b4c <HAL_DMA_Abort+0x23c>)
 80059b0:	4293      	cmp	r3, r2
 80059b2:	d018      	beq.n	80059e6 <HAL_DMA_Abort+0xd6>
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	4a65      	ldr	r2, [pc, #404]	; (8005b50 <HAL_DMA_Abort+0x240>)
 80059ba:	4293      	cmp	r3, r2
 80059bc:	d013      	beq.n	80059e6 <HAL_DMA_Abort+0xd6>
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	4a64      	ldr	r2, [pc, #400]	; (8005b54 <HAL_DMA_Abort+0x244>)
 80059c4:	4293      	cmp	r3, r2
 80059c6:	d00e      	beq.n	80059e6 <HAL_DMA_Abort+0xd6>
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	4a62      	ldr	r2, [pc, #392]	; (8005b58 <HAL_DMA_Abort+0x248>)
 80059ce:	4293      	cmp	r3, r2
 80059d0:	d009      	beq.n	80059e6 <HAL_DMA_Abort+0xd6>
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	4a61      	ldr	r2, [pc, #388]	; (8005b5c <HAL_DMA_Abort+0x24c>)
 80059d8:	4293      	cmp	r3, r2
 80059da:	d004      	beq.n	80059e6 <HAL_DMA_Abort+0xd6>
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	4a5f      	ldr	r2, [pc, #380]	; (8005b60 <HAL_DMA_Abort+0x250>)
 80059e2:	4293      	cmp	r3, r2
 80059e4:	d101      	bne.n	80059ea <HAL_DMA_Abort+0xda>
 80059e6:	2301      	movs	r3, #1
 80059e8:	e000      	b.n	80059ec <HAL_DMA_Abort+0xdc>
 80059ea:	2300      	movs	r3, #0
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d013      	beq.n	8005a18 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	681a      	ldr	r2, [r3, #0]
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	f022 021e 	bic.w	r2, r2, #30
 80059fe:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	695a      	ldr	r2, [r3, #20]
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005a0e:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	617b      	str	r3, [r7, #20]
 8005a16:	e00a      	b.n	8005a2e <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	681a      	ldr	r2, [r3, #0]
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f022 020e 	bic.w	r2, r2, #14
 8005a26:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	4a3c      	ldr	r2, [pc, #240]	; (8005b24 <HAL_DMA_Abort+0x214>)
 8005a34:	4293      	cmp	r3, r2
 8005a36:	d072      	beq.n	8005b1e <HAL_DMA_Abort+0x20e>
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	4a3a      	ldr	r2, [pc, #232]	; (8005b28 <HAL_DMA_Abort+0x218>)
 8005a3e:	4293      	cmp	r3, r2
 8005a40:	d06d      	beq.n	8005b1e <HAL_DMA_Abort+0x20e>
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	4a39      	ldr	r2, [pc, #228]	; (8005b2c <HAL_DMA_Abort+0x21c>)
 8005a48:	4293      	cmp	r3, r2
 8005a4a:	d068      	beq.n	8005b1e <HAL_DMA_Abort+0x20e>
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	4a37      	ldr	r2, [pc, #220]	; (8005b30 <HAL_DMA_Abort+0x220>)
 8005a52:	4293      	cmp	r3, r2
 8005a54:	d063      	beq.n	8005b1e <HAL_DMA_Abort+0x20e>
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	4a36      	ldr	r2, [pc, #216]	; (8005b34 <HAL_DMA_Abort+0x224>)
 8005a5c:	4293      	cmp	r3, r2
 8005a5e:	d05e      	beq.n	8005b1e <HAL_DMA_Abort+0x20e>
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	4a34      	ldr	r2, [pc, #208]	; (8005b38 <HAL_DMA_Abort+0x228>)
 8005a66:	4293      	cmp	r3, r2
 8005a68:	d059      	beq.n	8005b1e <HAL_DMA_Abort+0x20e>
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	4a33      	ldr	r2, [pc, #204]	; (8005b3c <HAL_DMA_Abort+0x22c>)
 8005a70:	4293      	cmp	r3, r2
 8005a72:	d054      	beq.n	8005b1e <HAL_DMA_Abort+0x20e>
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	4a31      	ldr	r2, [pc, #196]	; (8005b40 <HAL_DMA_Abort+0x230>)
 8005a7a:	4293      	cmp	r3, r2
 8005a7c:	d04f      	beq.n	8005b1e <HAL_DMA_Abort+0x20e>
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	4a30      	ldr	r2, [pc, #192]	; (8005b44 <HAL_DMA_Abort+0x234>)
 8005a84:	4293      	cmp	r3, r2
 8005a86:	d04a      	beq.n	8005b1e <HAL_DMA_Abort+0x20e>
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	4a2e      	ldr	r2, [pc, #184]	; (8005b48 <HAL_DMA_Abort+0x238>)
 8005a8e:	4293      	cmp	r3, r2
 8005a90:	d045      	beq.n	8005b1e <HAL_DMA_Abort+0x20e>
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	4a2d      	ldr	r2, [pc, #180]	; (8005b4c <HAL_DMA_Abort+0x23c>)
 8005a98:	4293      	cmp	r3, r2
 8005a9a:	d040      	beq.n	8005b1e <HAL_DMA_Abort+0x20e>
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	4a2b      	ldr	r2, [pc, #172]	; (8005b50 <HAL_DMA_Abort+0x240>)
 8005aa2:	4293      	cmp	r3, r2
 8005aa4:	d03b      	beq.n	8005b1e <HAL_DMA_Abort+0x20e>
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	4a2a      	ldr	r2, [pc, #168]	; (8005b54 <HAL_DMA_Abort+0x244>)
 8005aac:	4293      	cmp	r3, r2
 8005aae:	d036      	beq.n	8005b1e <HAL_DMA_Abort+0x20e>
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	4a28      	ldr	r2, [pc, #160]	; (8005b58 <HAL_DMA_Abort+0x248>)
 8005ab6:	4293      	cmp	r3, r2
 8005ab8:	d031      	beq.n	8005b1e <HAL_DMA_Abort+0x20e>
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	4a27      	ldr	r2, [pc, #156]	; (8005b5c <HAL_DMA_Abort+0x24c>)
 8005ac0:	4293      	cmp	r3, r2
 8005ac2:	d02c      	beq.n	8005b1e <HAL_DMA_Abort+0x20e>
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	4a25      	ldr	r2, [pc, #148]	; (8005b60 <HAL_DMA_Abort+0x250>)
 8005aca:	4293      	cmp	r3, r2
 8005acc:	d027      	beq.n	8005b1e <HAL_DMA_Abort+0x20e>
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	4a24      	ldr	r2, [pc, #144]	; (8005b64 <HAL_DMA_Abort+0x254>)
 8005ad4:	4293      	cmp	r3, r2
 8005ad6:	d022      	beq.n	8005b1e <HAL_DMA_Abort+0x20e>
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	4a22      	ldr	r2, [pc, #136]	; (8005b68 <HAL_DMA_Abort+0x258>)
 8005ade:	4293      	cmp	r3, r2
 8005ae0:	d01d      	beq.n	8005b1e <HAL_DMA_Abort+0x20e>
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	4a21      	ldr	r2, [pc, #132]	; (8005b6c <HAL_DMA_Abort+0x25c>)
 8005ae8:	4293      	cmp	r3, r2
 8005aea:	d018      	beq.n	8005b1e <HAL_DMA_Abort+0x20e>
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	4a1f      	ldr	r2, [pc, #124]	; (8005b70 <HAL_DMA_Abort+0x260>)
 8005af2:	4293      	cmp	r3, r2
 8005af4:	d013      	beq.n	8005b1e <HAL_DMA_Abort+0x20e>
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	4a1e      	ldr	r2, [pc, #120]	; (8005b74 <HAL_DMA_Abort+0x264>)
 8005afc:	4293      	cmp	r3, r2
 8005afe:	d00e      	beq.n	8005b1e <HAL_DMA_Abort+0x20e>
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	4a1c      	ldr	r2, [pc, #112]	; (8005b78 <HAL_DMA_Abort+0x268>)
 8005b06:	4293      	cmp	r3, r2
 8005b08:	d009      	beq.n	8005b1e <HAL_DMA_Abort+0x20e>
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	4a1b      	ldr	r2, [pc, #108]	; (8005b7c <HAL_DMA_Abort+0x26c>)
 8005b10:	4293      	cmp	r3, r2
 8005b12:	d004      	beq.n	8005b1e <HAL_DMA_Abort+0x20e>
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	4a19      	ldr	r2, [pc, #100]	; (8005b80 <HAL_DMA_Abort+0x270>)
 8005b1a:	4293      	cmp	r3, r2
 8005b1c:	d132      	bne.n	8005b84 <HAL_DMA_Abort+0x274>
 8005b1e:	2301      	movs	r3, #1
 8005b20:	e031      	b.n	8005b86 <HAL_DMA_Abort+0x276>
 8005b22:	bf00      	nop
 8005b24:	40020010 	.word	0x40020010
 8005b28:	40020028 	.word	0x40020028
 8005b2c:	40020040 	.word	0x40020040
 8005b30:	40020058 	.word	0x40020058
 8005b34:	40020070 	.word	0x40020070
 8005b38:	40020088 	.word	0x40020088
 8005b3c:	400200a0 	.word	0x400200a0
 8005b40:	400200b8 	.word	0x400200b8
 8005b44:	40020410 	.word	0x40020410
 8005b48:	40020428 	.word	0x40020428
 8005b4c:	40020440 	.word	0x40020440
 8005b50:	40020458 	.word	0x40020458
 8005b54:	40020470 	.word	0x40020470
 8005b58:	40020488 	.word	0x40020488
 8005b5c:	400204a0 	.word	0x400204a0
 8005b60:	400204b8 	.word	0x400204b8
 8005b64:	58025408 	.word	0x58025408
 8005b68:	5802541c 	.word	0x5802541c
 8005b6c:	58025430 	.word	0x58025430
 8005b70:	58025444 	.word	0x58025444
 8005b74:	58025458 	.word	0x58025458
 8005b78:	5802546c 	.word	0x5802546c
 8005b7c:	58025480 	.word	0x58025480
 8005b80:	58025494 	.word	0x58025494
 8005b84:	2300      	movs	r3, #0
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d007      	beq.n	8005b9a <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005b8e:	681a      	ldr	r2, [r3, #0]
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005b94:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005b98:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	4a6d      	ldr	r2, [pc, #436]	; (8005d54 <HAL_DMA_Abort+0x444>)
 8005ba0:	4293      	cmp	r3, r2
 8005ba2:	d04a      	beq.n	8005c3a <HAL_DMA_Abort+0x32a>
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	4a6b      	ldr	r2, [pc, #428]	; (8005d58 <HAL_DMA_Abort+0x448>)
 8005baa:	4293      	cmp	r3, r2
 8005bac:	d045      	beq.n	8005c3a <HAL_DMA_Abort+0x32a>
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	4a6a      	ldr	r2, [pc, #424]	; (8005d5c <HAL_DMA_Abort+0x44c>)
 8005bb4:	4293      	cmp	r3, r2
 8005bb6:	d040      	beq.n	8005c3a <HAL_DMA_Abort+0x32a>
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	4a68      	ldr	r2, [pc, #416]	; (8005d60 <HAL_DMA_Abort+0x450>)
 8005bbe:	4293      	cmp	r3, r2
 8005bc0:	d03b      	beq.n	8005c3a <HAL_DMA_Abort+0x32a>
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	4a67      	ldr	r2, [pc, #412]	; (8005d64 <HAL_DMA_Abort+0x454>)
 8005bc8:	4293      	cmp	r3, r2
 8005bca:	d036      	beq.n	8005c3a <HAL_DMA_Abort+0x32a>
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	4a65      	ldr	r2, [pc, #404]	; (8005d68 <HAL_DMA_Abort+0x458>)
 8005bd2:	4293      	cmp	r3, r2
 8005bd4:	d031      	beq.n	8005c3a <HAL_DMA_Abort+0x32a>
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	4a64      	ldr	r2, [pc, #400]	; (8005d6c <HAL_DMA_Abort+0x45c>)
 8005bdc:	4293      	cmp	r3, r2
 8005bde:	d02c      	beq.n	8005c3a <HAL_DMA_Abort+0x32a>
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	4a62      	ldr	r2, [pc, #392]	; (8005d70 <HAL_DMA_Abort+0x460>)
 8005be6:	4293      	cmp	r3, r2
 8005be8:	d027      	beq.n	8005c3a <HAL_DMA_Abort+0x32a>
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	4a61      	ldr	r2, [pc, #388]	; (8005d74 <HAL_DMA_Abort+0x464>)
 8005bf0:	4293      	cmp	r3, r2
 8005bf2:	d022      	beq.n	8005c3a <HAL_DMA_Abort+0x32a>
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	4a5f      	ldr	r2, [pc, #380]	; (8005d78 <HAL_DMA_Abort+0x468>)
 8005bfa:	4293      	cmp	r3, r2
 8005bfc:	d01d      	beq.n	8005c3a <HAL_DMA_Abort+0x32a>
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	4a5e      	ldr	r2, [pc, #376]	; (8005d7c <HAL_DMA_Abort+0x46c>)
 8005c04:	4293      	cmp	r3, r2
 8005c06:	d018      	beq.n	8005c3a <HAL_DMA_Abort+0x32a>
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	4a5c      	ldr	r2, [pc, #368]	; (8005d80 <HAL_DMA_Abort+0x470>)
 8005c0e:	4293      	cmp	r3, r2
 8005c10:	d013      	beq.n	8005c3a <HAL_DMA_Abort+0x32a>
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	4a5b      	ldr	r2, [pc, #364]	; (8005d84 <HAL_DMA_Abort+0x474>)
 8005c18:	4293      	cmp	r3, r2
 8005c1a:	d00e      	beq.n	8005c3a <HAL_DMA_Abort+0x32a>
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	4a59      	ldr	r2, [pc, #356]	; (8005d88 <HAL_DMA_Abort+0x478>)
 8005c22:	4293      	cmp	r3, r2
 8005c24:	d009      	beq.n	8005c3a <HAL_DMA_Abort+0x32a>
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	4a58      	ldr	r2, [pc, #352]	; (8005d8c <HAL_DMA_Abort+0x47c>)
 8005c2c:	4293      	cmp	r3, r2
 8005c2e:	d004      	beq.n	8005c3a <HAL_DMA_Abort+0x32a>
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	4a56      	ldr	r2, [pc, #344]	; (8005d90 <HAL_DMA_Abort+0x480>)
 8005c36:	4293      	cmp	r3, r2
 8005c38:	d108      	bne.n	8005c4c <HAL_DMA_Abort+0x33c>
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	681a      	ldr	r2, [r3, #0]
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	f022 0201 	bic.w	r2, r2, #1
 8005c48:	601a      	str	r2, [r3, #0]
 8005c4a:	e007      	b.n	8005c5c <HAL_DMA_Abort+0x34c>
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	681a      	ldr	r2, [r3, #0]
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f022 0201 	bic.w	r2, r2, #1
 8005c5a:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8005c5c:	e013      	b.n	8005c86 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005c5e:	f7fe fc4f 	bl	8004500 <HAL_GetTick>
 8005c62:	4602      	mov	r2, r0
 8005c64:	693b      	ldr	r3, [r7, #16]
 8005c66:	1ad3      	subs	r3, r2, r3
 8005c68:	2b05      	cmp	r3, #5
 8005c6a:	d90c      	bls.n	8005c86 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	2220      	movs	r2, #32
 8005c70:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	2203      	movs	r2, #3
 8005c76:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	2200      	movs	r2, #0
 8005c7e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_ERROR;
 8005c82:	2301      	movs	r3, #1
 8005c84:	e12d      	b.n	8005ee2 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8005c86:	697b      	ldr	r3, [r7, #20]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f003 0301 	and.w	r3, r3, #1
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d1e5      	bne.n	8005c5e <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	4a2f      	ldr	r2, [pc, #188]	; (8005d54 <HAL_DMA_Abort+0x444>)
 8005c98:	4293      	cmp	r3, r2
 8005c9a:	d04a      	beq.n	8005d32 <HAL_DMA_Abort+0x422>
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	4a2d      	ldr	r2, [pc, #180]	; (8005d58 <HAL_DMA_Abort+0x448>)
 8005ca2:	4293      	cmp	r3, r2
 8005ca4:	d045      	beq.n	8005d32 <HAL_DMA_Abort+0x422>
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	4a2c      	ldr	r2, [pc, #176]	; (8005d5c <HAL_DMA_Abort+0x44c>)
 8005cac:	4293      	cmp	r3, r2
 8005cae:	d040      	beq.n	8005d32 <HAL_DMA_Abort+0x422>
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	4a2a      	ldr	r2, [pc, #168]	; (8005d60 <HAL_DMA_Abort+0x450>)
 8005cb6:	4293      	cmp	r3, r2
 8005cb8:	d03b      	beq.n	8005d32 <HAL_DMA_Abort+0x422>
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	4a29      	ldr	r2, [pc, #164]	; (8005d64 <HAL_DMA_Abort+0x454>)
 8005cc0:	4293      	cmp	r3, r2
 8005cc2:	d036      	beq.n	8005d32 <HAL_DMA_Abort+0x422>
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	4a27      	ldr	r2, [pc, #156]	; (8005d68 <HAL_DMA_Abort+0x458>)
 8005cca:	4293      	cmp	r3, r2
 8005ccc:	d031      	beq.n	8005d32 <HAL_DMA_Abort+0x422>
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	4a26      	ldr	r2, [pc, #152]	; (8005d6c <HAL_DMA_Abort+0x45c>)
 8005cd4:	4293      	cmp	r3, r2
 8005cd6:	d02c      	beq.n	8005d32 <HAL_DMA_Abort+0x422>
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	4a24      	ldr	r2, [pc, #144]	; (8005d70 <HAL_DMA_Abort+0x460>)
 8005cde:	4293      	cmp	r3, r2
 8005ce0:	d027      	beq.n	8005d32 <HAL_DMA_Abort+0x422>
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	4a23      	ldr	r2, [pc, #140]	; (8005d74 <HAL_DMA_Abort+0x464>)
 8005ce8:	4293      	cmp	r3, r2
 8005cea:	d022      	beq.n	8005d32 <HAL_DMA_Abort+0x422>
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	4a21      	ldr	r2, [pc, #132]	; (8005d78 <HAL_DMA_Abort+0x468>)
 8005cf2:	4293      	cmp	r3, r2
 8005cf4:	d01d      	beq.n	8005d32 <HAL_DMA_Abort+0x422>
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	4a20      	ldr	r2, [pc, #128]	; (8005d7c <HAL_DMA_Abort+0x46c>)
 8005cfc:	4293      	cmp	r3, r2
 8005cfe:	d018      	beq.n	8005d32 <HAL_DMA_Abort+0x422>
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	4a1e      	ldr	r2, [pc, #120]	; (8005d80 <HAL_DMA_Abort+0x470>)
 8005d06:	4293      	cmp	r3, r2
 8005d08:	d013      	beq.n	8005d32 <HAL_DMA_Abort+0x422>
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	4a1d      	ldr	r2, [pc, #116]	; (8005d84 <HAL_DMA_Abort+0x474>)
 8005d10:	4293      	cmp	r3, r2
 8005d12:	d00e      	beq.n	8005d32 <HAL_DMA_Abort+0x422>
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	4a1b      	ldr	r2, [pc, #108]	; (8005d88 <HAL_DMA_Abort+0x478>)
 8005d1a:	4293      	cmp	r3, r2
 8005d1c:	d009      	beq.n	8005d32 <HAL_DMA_Abort+0x422>
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	4a1a      	ldr	r2, [pc, #104]	; (8005d8c <HAL_DMA_Abort+0x47c>)
 8005d24:	4293      	cmp	r3, r2
 8005d26:	d004      	beq.n	8005d32 <HAL_DMA_Abort+0x422>
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	4a18      	ldr	r2, [pc, #96]	; (8005d90 <HAL_DMA_Abort+0x480>)
 8005d2e:	4293      	cmp	r3, r2
 8005d30:	d101      	bne.n	8005d36 <HAL_DMA_Abort+0x426>
 8005d32:	2301      	movs	r3, #1
 8005d34:	e000      	b.n	8005d38 <HAL_DMA_Abort+0x428>
 8005d36:	2300      	movs	r3, #0
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d02b      	beq.n	8005d94 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d40:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d46:	f003 031f 	and.w	r3, r3, #31
 8005d4a:	223f      	movs	r2, #63	; 0x3f
 8005d4c:	409a      	lsls	r2, r3
 8005d4e:	68bb      	ldr	r3, [r7, #8]
 8005d50:	609a      	str	r2, [r3, #8]
 8005d52:	e02a      	b.n	8005daa <HAL_DMA_Abort+0x49a>
 8005d54:	40020010 	.word	0x40020010
 8005d58:	40020028 	.word	0x40020028
 8005d5c:	40020040 	.word	0x40020040
 8005d60:	40020058 	.word	0x40020058
 8005d64:	40020070 	.word	0x40020070
 8005d68:	40020088 	.word	0x40020088
 8005d6c:	400200a0 	.word	0x400200a0
 8005d70:	400200b8 	.word	0x400200b8
 8005d74:	40020410 	.word	0x40020410
 8005d78:	40020428 	.word	0x40020428
 8005d7c:	40020440 	.word	0x40020440
 8005d80:	40020458 	.word	0x40020458
 8005d84:	40020470 	.word	0x40020470
 8005d88:	40020488 	.word	0x40020488
 8005d8c:	400204a0 	.word	0x400204a0
 8005d90:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d98:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d9e:	f003 031f 	and.w	r3, r3, #31
 8005da2:	2201      	movs	r2, #1
 8005da4:	409a      	lsls	r2, r3
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	4a4f      	ldr	r2, [pc, #316]	; (8005eec <HAL_DMA_Abort+0x5dc>)
 8005db0:	4293      	cmp	r3, r2
 8005db2:	d072      	beq.n	8005e9a <HAL_DMA_Abort+0x58a>
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	4a4d      	ldr	r2, [pc, #308]	; (8005ef0 <HAL_DMA_Abort+0x5e0>)
 8005dba:	4293      	cmp	r3, r2
 8005dbc:	d06d      	beq.n	8005e9a <HAL_DMA_Abort+0x58a>
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	4a4c      	ldr	r2, [pc, #304]	; (8005ef4 <HAL_DMA_Abort+0x5e4>)
 8005dc4:	4293      	cmp	r3, r2
 8005dc6:	d068      	beq.n	8005e9a <HAL_DMA_Abort+0x58a>
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	4a4a      	ldr	r2, [pc, #296]	; (8005ef8 <HAL_DMA_Abort+0x5e8>)
 8005dce:	4293      	cmp	r3, r2
 8005dd0:	d063      	beq.n	8005e9a <HAL_DMA_Abort+0x58a>
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	4a49      	ldr	r2, [pc, #292]	; (8005efc <HAL_DMA_Abort+0x5ec>)
 8005dd8:	4293      	cmp	r3, r2
 8005dda:	d05e      	beq.n	8005e9a <HAL_DMA_Abort+0x58a>
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	4a47      	ldr	r2, [pc, #284]	; (8005f00 <HAL_DMA_Abort+0x5f0>)
 8005de2:	4293      	cmp	r3, r2
 8005de4:	d059      	beq.n	8005e9a <HAL_DMA_Abort+0x58a>
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	4a46      	ldr	r2, [pc, #280]	; (8005f04 <HAL_DMA_Abort+0x5f4>)
 8005dec:	4293      	cmp	r3, r2
 8005dee:	d054      	beq.n	8005e9a <HAL_DMA_Abort+0x58a>
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	4a44      	ldr	r2, [pc, #272]	; (8005f08 <HAL_DMA_Abort+0x5f8>)
 8005df6:	4293      	cmp	r3, r2
 8005df8:	d04f      	beq.n	8005e9a <HAL_DMA_Abort+0x58a>
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	4a43      	ldr	r2, [pc, #268]	; (8005f0c <HAL_DMA_Abort+0x5fc>)
 8005e00:	4293      	cmp	r3, r2
 8005e02:	d04a      	beq.n	8005e9a <HAL_DMA_Abort+0x58a>
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	4a41      	ldr	r2, [pc, #260]	; (8005f10 <HAL_DMA_Abort+0x600>)
 8005e0a:	4293      	cmp	r3, r2
 8005e0c:	d045      	beq.n	8005e9a <HAL_DMA_Abort+0x58a>
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	4a40      	ldr	r2, [pc, #256]	; (8005f14 <HAL_DMA_Abort+0x604>)
 8005e14:	4293      	cmp	r3, r2
 8005e16:	d040      	beq.n	8005e9a <HAL_DMA_Abort+0x58a>
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	4a3e      	ldr	r2, [pc, #248]	; (8005f18 <HAL_DMA_Abort+0x608>)
 8005e1e:	4293      	cmp	r3, r2
 8005e20:	d03b      	beq.n	8005e9a <HAL_DMA_Abort+0x58a>
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	4a3d      	ldr	r2, [pc, #244]	; (8005f1c <HAL_DMA_Abort+0x60c>)
 8005e28:	4293      	cmp	r3, r2
 8005e2a:	d036      	beq.n	8005e9a <HAL_DMA_Abort+0x58a>
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	4a3b      	ldr	r2, [pc, #236]	; (8005f20 <HAL_DMA_Abort+0x610>)
 8005e32:	4293      	cmp	r3, r2
 8005e34:	d031      	beq.n	8005e9a <HAL_DMA_Abort+0x58a>
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	4a3a      	ldr	r2, [pc, #232]	; (8005f24 <HAL_DMA_Abort+0x614>)
 8005e3c:	4293      	cmp	r3, r2
 8005e3e:	d02c      	beq.n	8005e9a <HAL_DMA_Abort+0x58a>
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	4a38      	ldr	r2, [pc, #224]	; (8005f28 <HAL_DMA_Abort+0x618>)
 8005e46:	4293      	cmp	r3, r2
 8005e48:	d027      	beq.n	8005e9a <HAL_DMA_Abort+0x58a>
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	4a37      	ldr	r2, [pc, #220]	; (8005f2c <HAL_DMA_Abort+0x61c>)
 8005e50:	4293      	cmp	r3, r2
 8005e52:	d022      	beq.n	8005e9a <HAL_DMA_Abort+0x58a>
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	4a35      	ldr	r2, [pc, #212]	; (8005f30 <HAL_DMA_Abort+0x620>)
 8005e5a:	4293      	cmp	r3, r2
 8005e5c:	d01d      	beq.n	8005e9a <HAL_DMA_Abort+0x58a>
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	4a34      	ldr	r2, [pc, #208]	; (8005f34 <HAL_DMA_Abort+0x624>)
 8005e64:	4293      	cmp	r3, r2
 8005e66:	d018      	beq.n	8005e9a <HAL_DMA_Abort+0x58a>
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	4a32      	ldr	r2, [pc, #200]	; (8005f38 <HAL_DMA_Abort+0x628>)
 8005e6e:	4293      	cmp	r3, r2
 8005e70:	d013      	beq.n	8005e9a <HAL_DMA_Abort+0x58a>
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	4a31      	ldr	r2, [pc, #196]	; (8005f3c <HAL_DMA_Abort+0x62c>)
 8005e78:	4293      	cmp	r3, r2
 8005e7a:	d00e      	beq.n	8005e9a <HAL_DMA_Abort+0x58a>
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	4a2f      	ldr	r2, [pc, #188]	; (8005f40 <HAL_DMA_Abort+0x630>)
 8005e82:	4293      	cmp	r3, r2
 8005e84:	d009      	beq.n	8005e9a <HAL_DMA_Abort+0x58a>
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	4a2e      	ldr	r2, [pc, #184]	; (8005f44 <HAL_DMA_Abort+0x634>)
 8005e8c:	4293      	cmp	r3, r2
 8005e8e:	d004      	beq.n	8005e9a <HAL_DMA_Abort+0x58a>
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	4a2c      	ldr	r2, [pc, #176]	; (8005f48 <HAL_DMA_Abort+0x638>)
 8005e96:	4293      	cmp	r3, r2
 8005e98:	d101      	bne.n	8005e9e <HAL_DMA_Abort+0x58e>
 8005e9a:	2301      	movs	r3, #1
 8005e9c:	e000      	b.n	8005ea0 <HAL_DMA_Abort+0x590>
 8005e9e:	2300      	movs	r3, #0
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d015      	beq.n	8005ed0 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005ea8:	687a      	ldr	r2, [r7, #4]
 8005eaa:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8005eac:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d00c      	beq.n	8005ed0 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005eba:	681a      	ldr	r2, [r3, #0]
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005ec0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005ec4:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005eca:	687a      	ldr	r2, [r7, #4]
 8005ecc:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8005ece:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	2201      	movs	r2, #1
 8005ed4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	2200      	movs	r2, #0
 8005edc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }

  return HAL_OK;
 8005ee0:	2300      	movs	r3, #0
}
 8005ee2:	4618      	mov	r0, r3
 8005ee4:	3718      	adds	r7, #24
 8005ee6:	46bd      	mov	sp, r7
 8005ee8:	bd80      	pop	{r7, pc}
 8005eea:	bf00      	nop
 8005eec:	40020010 	.word	0x40020010
 8005ef0:	40020028 	.word	0x40020028
 8005ef4:	40020040 	.word	0x40020040
 8005ef8:	40020058 	.word	0x40020058
 8005efc:	40020070 	.word	0x40020070
 8005f00:	40020088 	.word	0x40020088
 8005f04:	400200a0 	.word	0x400200a0
 8005f08:	400200b8 	.word	0x400200b8
 8005f0c:	40020410 	.word	0x40020410
 8005f10:	40020428 	.word	0x40020428
 8005f14:	40020440 	.word	0x40020440
 8005f18:	40020458 	.word	0x40020458
 8005f1c:	40020470 	.word	0x40020470
 8005f20:	40020488 	.word	0x40020488
 8005f24:	400204a0 	.word	0x400204a0
 8005f28:	400204b8 	.word	0x400204b8
 8005f2c:	58025408 	.word	0x58025408
 8005f30:	5802541c 	.word	0x5802541c
 8005f34:	58025430 	.word	0x58025430
 8005f38:	58025444 	.word	0x58025444
 8005f3c:	58025458 	.word	0x58025458
 8005f40:	5802546c 	.word	0x5802546c
 8005f44:	58025480 	.word	0x58025480
 8005f48:	58025494 	.word	0x58025494

08005f4c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005f4c:	b580      	push	{r7, lr}
 8005f4e:	b084      	sub	sp, #16
 8005f50:	af00      	add	r7, sp, #0
 8005f52:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d101      	bne.n	8005f5e <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8005f5a:	2301      	movs	r3, #1
 8005f5c:	e237      	b.n	80063ce <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005f64:	b2db      	uxtb	r3, r3
 8005f66:	2b02      	cmp	r3, #2
 8005f68:	d004      	beq.n	8005f74 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	2280      	movs	r2, #128	; 0x80
 8005f6e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8005f70:	2301      	movs	r3, #1
 8005f72:	e22c      	b.n	80063ce <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	4a5c      	ldr	r2, [pc, #368]	; (80060ec <HAL_DMA_Abort_IT+0x1a0>)
 8005f7a:	4293      	cmp	r3, r2
 8005f7c:	d04a      	beq.n	8006014 <HAL_DMA_Abort_IT+0xc8>
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	4a5b      	ldr	r2, [pc, #364]	; (80060f0 <HAL_DMA_Abort_IT+0x1a4>)
 8005f84:	4293      	cmp	r3, r2
 8005f86:	d045      	beq.n	8006014 <HAL_DMA_Abort_IT+0xc8>
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	4a59      	ldr	r2, [pc, #356]	; (80060f4 <HAL_DMA_Abort_IT+0x1a8>)
 8005f8e:	4293      	cmp	r3, r2
 8005f90:	d040      	beq.n	8006014 <HAL_DMA_Abort_IT+0xc8>
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	4a58      	ldr	r2, [pc, #352]	; (80060f8 <HAL_DMA_Abort_IT+0x1ac>)
 8005f98:	4293      	cmp	r3, r2
 8005f9a:	d03b      	beq.n	8006014 <HAL_DMA_Abort_IT+0xc8>
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	4a56      	ldr	r2, [pc, #344]	; (80060fc <HAL_DMA_Abort_IT+0x1b0>)
 8005fa2:	4293      	cmp	r3, r2
 8005fa4:	d036      	beq.n	8006014 <HAL_DMA_Abort_IT+0xc8>
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	4a55      	ldr	r2, [pc, #340]	; (8006100 <HAL_DMA_Abort_IT+0x1b4>)
 8005fac:	4293      	cmp	r3, r2
 8005fae:	d031      	beq.n	8006014 <HAL_DMA_Abort_IT+0xc8>
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	4a53      	ldr	r2, [pc, #332]	; (8006104 <HAL_DMA_Abort_IT+0x1b8>)
 8005fb6:	4293      	cmp	r3, r2
 8005fb8:	d02c      	beq.n	8006014 <HAL_DMA_Abort_IT+0xc8>
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	4a52      	ldr	r2, [pc, #328]	; (8006108 <HAL_DMA_Abort_IT+0x1bc>)
 8005fc0:	4293      	cmp	r3, r2
 8005fc2:	d027      	beq.n	8006014 <HAL_DMA_Abort_IT+0xc8>
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	4a50      	ldr	r2, [pc, #320]	; (800610c <HAL_DMA_Abort_IT+0x1c0>)
 8005fca:	4293      	cmp	r3, r2
 8005fcc:	d022      	beq.n	8006014 <HAL_DMA_Abort_IT+0xc8>
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	4a4f      	ldr	r2, [pc, #316]	; (8006110 <HAL_DMA_Abort_IT+0x1c4>)
 8005fd4:	4293      	cmp	r3, r2
 8005fd6:	d01d      	beq.n	8006014 <HAL_DMA_Abort_IT+0xc8>
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	4a4d      	ldr	r2, [pc, #308]	; (8006114 <HAL_DMA_Abort_IT+0x1c8>)
 8005fde:	4293      	cmp	r3, r2
 8005fe0:	d018      	beq.n	8006014 <HAL_DMA_Abort_IT+0xc8>
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	4a4c      	ldr	r2, [pc, #304]	; (8006118 <HAL_DMA_Abort_IT+0x1cc>)
 8005fe8:	4293      	cmp	r3, r2
 8005fea:	d013      	beq.n	8006014 <HAL_DMA_Abort_IT+0xc8>
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	4a4a      	ldr	r2, [pc, #296]	; (800611c <HAL_DMA_Abort_IT+0x1d0>)
 8005ff2:	4293      	cmp	r3, r2
 8005ff4:	d00e      	beq.n	8006014 <HAL_DMA_Abort_IT+0xc8>
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	4a49      	ldr	r2, [pc, #292]	; (8006120 <HAL_DMA_Abort_IT+0x1d4>)
 8005ffc:	4293      	cmp	r3, r2
 8005ffe:	d009      	beq.n	8006014 <HAL_DMA_Abort_IT+0xc8>
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	4a47      	ldr	r2, [pc, #284]	; (8006124 <HAL_DMA_Abort_IT+0x1d8>)
 8006006:	4293      	cmp	r3, r2
 8006008:	d004      	beq.n	8006014 <HAL_DMA_Abort_IT+0xc8>
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	4a46      	ldr	r2, [pc, #280]	; (8006128 <HAL_DMA_Abort_IT+0x1dc>)
 8006010:	4293      	cmp	r3, r2
 8006012:	d101      	bne.n	8006018 <HAL_DMA_Abort_IT+0xcc>
 8006014:	2301      	movs	r3, #1
 8006016:	e000      	b.n	800601a <HAL_DMA_Abort_IT+0xce>
 8006018:	2300      	movs	r3, #0
 800601a:	2b00      	cmp	r3, #0
 800601c:	f000 8086 	beq.w	800612c <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	2204      	movs	r2, #4
 8006024:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	4a2f      	ldr	r2, [pc, #188]	; (80060ec <HAL_DMA_Abort_IT+0x1a0>)
 800602e:	4293      	cmp	r3, r2
 8006030:	d04a      	beq.n	80060c8 <HAL_DMA_Abort_IT+0x17c>
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	4a2e      	ldr	r2, [pc, #184]	; (80060f0 <HAL_DMA_Abort_IT+0x1a4>)
 8006038:	4293      	cmp	r3, r2
 800603a:	d045      	beq.n	80060c8 <HAL_DMA_Abort_IT+0x17c>
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	4a2c      	ldr	r2, [pc, #176]	; (80060f4 <HAL_DMA_Abort_IT+0x1a8>)
 8006042:	4293      	cmp	r3, r2
 8006044:	d040      	beq.n	80060c8 <HAL_DMA_Abort_IT+0x17c>
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	4a2b      	ldr	r2, [pc, #172]	; (80060f8 <HAL_DMA_Abort_IT+0x1ac>)
 800604c:	4293      	cmp	r3, r2
 800604e:	d03b      	beq.n	80060c8 <HAL_DMA_Abort_IT+0x17c>
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	4a29      	ldr	r2, [pc, #164]	; (80060fc <HAL_DMA_Abort_IT+0x1b0>)
 8006056:	4293      	cmp	r3, r2
 8006058:	d036      	beq.n	80060c8 <HAL_DMA_Abort_IT+0x17c>
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	4a28      	ldr	r2, [pc, #160]	; (8006100 <HAL_DMA_Abort_IT+0x1b4>)
 8006060:	4293      	cmp	r3, r2
 8006062:	d031      	beq.n	80060c8 <HAL_DMA_Abort_IT+0x17c>
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	4a26      	ldr	r2, [pc, #152]	; (8006104 <HAL_DMA_Abort_IT+0x1b8>)
 800606a:	4293      	cmp	r3, r2
 800606c:	d02c      	beq.n	80060c8 <HAL_DMA_Abort_IT+0x17c>
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	4a25      	ldr	r2, [pc, #148]	; (8006108 <HAL_DMA_Abort_IT+0x1bc>)
 8006074:	4293      	cmp	r3, r2
 8006076:	d027      	beq.n	80060c8 <HAL_DMA_Abort_IT+0x17c>
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	4a23      	ldr	r2, [pc, #140]	; (800610c <HAL_DMA_Abort_IT+0x1c0>)
 800607e:	4293      	cmp	r3, r2
 8006080:	d022      	beq.n	80060c8 <HAL_DMA_Abort_IT+0x17c>
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	4a22      	ldr	r2, [pc, #136]	; (8006110 <HAL_DMA_Abort_IT+0x1c4>)
 8006088:	4293      	cmp	r3, r2
 800608a:	d01d      	beq.n	80060c8 <HAL_DMA_Abort_IT+0x17c>
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	4a20      	ldr	r2, [pc, #128]	; (8006114 <HAL_DMA_Abort_IT+0x1c8>)
 8006092:	4293      	cmp	r3, r2
 8006094:	d018      	beq.n	80060c8 <HAL_DMA_Abort_IT+0x17c>
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	4a1f      	ldr	r2, [pc, #124]	; (8006118 <HAL_DMA_Abort_IT+0x1cc>)
 800609c:	4293      	cmp	r3, r2
 800609e:	d013      	beq.n	80060c8 <HAL_DMA_Abort_IT+0x17c>
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	4a1d      	ldr	r2, [pc, #116]	; (800611c <HAL_DMA_Abort_IT+0x1d0>)
 80060a6:	4293      	cmp	r3, r2
 80060a8:	d00e      	beq.n	80060c8 <HAL_DMA_Abort_IT+0x17c>
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	4a1c      	ldr	r2, [pc, #112]	; (8006120 <HAL_DMA_Abort_IT+0x1d4>)
 80060b0:	4293      	cmp	r3, r2
 80060b2:	d009      	beq.n	80060c8 <HAL_DMA_Abort_IT+0x17c>
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	4a1a      	ldr	r2, [pc, #104]	; (8006124 <HAL_DMA_Abort_IT+0x1d8>)
 80060ba:	4293      	cmp	r3, r2
 80060bc:	d004      	beq.n	80060c8 <HAL_DMA_Abort_IT+0x17c>
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	4a19      	ldr	r2, [pc, #100]	; (8006128 <HAL_DMA_Abort_IT+0x1dc>)
 80060c4:	4293      	cmp	r3, r2
 80060c6:	d108      	bne.n	80060da <HAL_DMA_Abort_IT+0x18e>
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	681a      	ldr	r2, [r3, #0]
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	f022 0201 	bic.w	r2, r2, #1
 80060d6:	601a      	str	r2, [r3, #0]
 80060d8:	e178      	b.n	80063cc <HAL_DMA_Abort_IT+0x480>
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	681a      	ldr	r2, [r3, #0]
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	f022 0201 	bic.w	r2, r2, #1
 80060e8:	601a      	str	r2, [r3, #0]
 80060ea:	e16f      	b.n	80063cc <HAL_DMA_Abort_IT+0x480>
 80060ec:	40020010 	.word	0x40020010
 80060f0:	40020028 	.word	0x40020028
 80060f4:	40020040 	.word	0x40020040
 80060f8:	40020058 	.word	0x40020058
 80060fc:	40020070 	.word	0x40020070
 8006100:	40020088 	.word	0x40020088
 8006104:	400200a0 	.word	0x400200a0
 8006108:	400200b8 	.word	0x400200b8
 800610c:	40020410 	.word	0x40020410
 8006110:	40020428 	.word	0x40020428
 8006114:	40020440 	.word	0x40020440
 8006118:	40020458 	.word	0x40020458
 800611c:	40020470 	.word	0x40020470
 8006120:	40020488 	.word	0x40020488
 8006124:	400204a0 	.word	0x400204a0
 8006128:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	681a      	ldr	r2, [r3, #0]
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	f022 020e 	bic.w	r2, r2, #14
 800613a:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	4a6c      	ldr	r2, [pc, #432]	; (80062f4 <HAL_DMA_Abort_IT+0x3a8>)
 8006142:	4293      	cmp	r3, r2
 8006144:	d04a      	beq.n	80061dc <HAL_DMA_Abort_IT+0x290>
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	4a6b      	ldr	r2, [pc, #428]	; (80062f8 <HAL_DMA_Abort_IT+0x3ac>)
 800614c:	4293      	cmp	r3, r2
 800614e:	d045      	beq.n	80061dc <HAL_DMA_Abort_IT+0x290>
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	4a69      	ldr	r2, [pc, #420]	; (80062fc <HAL_DMA_Abort_IT+0x3b0>)
 8006156:	4293      	cmp	r3, r2
 8006158:	d040      	beq.n	80061dc <HAL_DMA_Abort_IT+0x290>
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	4a68      	ldr	r2, [pc, #416]	; (8006300 <HAL_DMA_Abort_IT+0x3b4>)
 8006160:	4293      	cmp	r3, r2
 8006162:	d03b      	beq.n	80061dc <HAL_DMA_Abort_IT+0x290>
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	4a66      	ldr	r2, [pc, #408]	; (8006304 <HAL_DMA_Abort_IT+0x3b8>)
 800616a:	4293      	cmp	r3, r2
 800616c:	d036      	beq.n	80061dc <HAL_DMA_Abort_IT+0x290>
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	4a65      	ldr	r2, [pc, #404]	; (8006308 <HAL_DMA_Abort_IT+0x3bc>)
 8006174:	4293      	cmp	r3, r2
 8006176:	d031      	beq.n	80061dc <HAL_DMA_Abort_IT+0x290>
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	4a63      	ldr	r2, [pc, #396]	; (800630c <HAL_DMA_Abort_IT+0x3c0>)
 800617e:	4293      	cmp	r3, r2
 8006180:	d02c      	beq.n	80061dc <HAL_DMA_Abort_IT+0x290>
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	4a62      	ldr	r2, [pc, #392]	; (8006310 <HAL_DMA_Abort_IT+0x3c4>)
 8006188:	4293      	cmp	r3, r2
 800618a:	d027      	beq.n	80061dc <HAL_DMA_Abort_IT+0x290>
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	4a60      	ldr	r2, [pc, #384]	; (8006314 <HAL_DMA_Abort_IT+0x3c8>)
 8006192:	4293      	cmp	r3, r2
 8006194:	d022      	beq.n	80061dc <HAL_DMA_Abort_IT+0x290>
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	4a5f      	ldr	r2, [pc, #380]	; (8006318 <HAL_DMA_Abort_IT+0x3cc>)
 800619c:	4293      	cmp	r3, r2
 800619e:	d01d      	beq.n	80061dc <HAL_DMA_Abort_IT+0x290>
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	4a5d      	ldr	r2, [pc, #372]	; (800631c <HAL_DMA_Abort_IT+0x3d0>)
 80061a6:	4293      	cmp	r3, r2
 80061a8:	d018      	beq.n	80061dc <HAL_DMA_Abort_IT+0x290>
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	4a5c      	ldr	r2, [pc, #368]	; (8006320 <HAL_DMA_Abort_IT+0x3d4>)
 80061b0:	4293      	cmp	r3, r2
 80061b2:	d013      	beq.n	80061dc <HAL_DMA_Abort_IT+0x290>
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	4a5a      	ldr	r2, [pc, #360]	; (8006324 <HAL_DMA_Abort_IT+0x3d8>)
 80061ba:	4293      	cmp	r3, r2
 80061bc:	d00e      	beq.n	80061dc <HAL_DMA_Abort_IT+0x290>
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	4a59      	ldr	r2, [pc, #356]	; (8006328 <HAL_DMA_Abort_IT+0x3dc>)
 80061c4:	4293      	cmp	r3, r2
 80061c6:	d009      	beq.n	80061dc <HAL_DMA_Abort_IT+0x290>
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	4a57      	ldr	r2, [pc, #348]	; (800632c <HAL_DMA_Abort_IT+0x3e0>)
 80061ce:	4293      	cmp	r3, r2
 80061d0:	d004      	beq.n	80061dc <HAL_DMA_Abort_IT+0x290>
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	4a56      	ldr	r2, [pc, #344]	; (8006330 <HAL_DMA_Abort_IT+0x3e4>)
 80061d8:	4293      	cmp	r3, r2
 80061da:	d108      	bne.n	80061ee <HAL_DMA_Abort_IT+0x2a2>
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	681a      	ldr	r2, [r3, #0]
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	f022 0201 	bic.w	r2, r2, #1
 80061ea:	601a      	str	r2, [r3, #0]
 80061ec:	e007      	b.n	80061fe <HAL_DMA_Abort_IT+0x2b2>
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	681a      	ldr	r2, [r3, #0]
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	f022 0201 	bic.w	r2, r2, #1
 80061fc:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	4a3c      	ldr	r2, [pc, #240]	; (80062f4 <HAL_DMA_Abort_IT+0x3a8>)
 8006204:	4293      	cmp	r3, r2
 8006206:	d072      	beq.n	80062ee <HAL_DMA_Abort_IT+0x3a2>
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	4a3a      	ldr	r2, [pc, #232]	; (80062f8 <HAL_DMA_Abort_IT+0x3ac>)
 800620e:	4293      	cmp	r3, r2
 8006210:	d06d      	beq.n	80062ee <HAL_DMA_Abort_IT+0x3a2>
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	4a39      	ldr	r2, [pc, #228]	; (80062fc <HAL_DMA_Abort_IT+0x3b0>)
 8006218:	4293      	cmp	r3, r2
 800621a:	d068      	beq.n	80062ee <HAL_DMA_Abort_IT+0x3a2>
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	4a37      	ldr	r2, [pc, #220]	; (8006300 <HAL_DMA_Abort_IT+0x3b4>)
 8006222:	4293      	cmp	r3, r2
 8006224:	d063      	beq.n	80062ee <HAL_DMA_Abort_IT+0x3a2>
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	4a36      	ldr	r2, [pc, #216]	; (8006304 <HAL_DMA_Abort_IT+0x3b8>)
 800622c:	4293      	cmp	r3, r2
 800622e:	d05e      	beq.n	80062ee <HAL_DMA_Abort_IT+0x3a2>
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	4a34      	ldr	r2, [pc, #208]	; (8006308 <HAL_DMA_Abort_IT+0x3bc>)
 8006236:	4293      	cmp	r3, r2
 8006238:	d059      	beq.n	80062ee <HAL_DMA_Abort_IT+0x3a2>
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	4a33      	ldr	r2, [pc, #204]	; (800630c <HAL_DMA_Abort_IT+0x3c0>)
 8006240:	4293      	cmp	r3, r2
 8006242:	d054      	beq.n	80062ee <HAL_DMA_Abort_IT+0x3a2>
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	4a31      	ldr	r2, [pc, #196]	; (8006310 <HAL_DMA_Abort_IT+0x3c4>)
 800624a:	4293      	cmp	r3, r2
 800624c:	d04f      	beq.n	80062ee <HAL_DMA_Abort_IT+0x3a2>
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	4a30      	ldr	r2, [pc, #192]	; (8006314 <HAL_DMA_Abort_IT+0x3c8>)
 8006254:	4293      	cmp	r3, r2
 8006256:	d04a      	beq.n	80062ee <HAL_DMA_Abort_IT+0x3a2>
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	4a2e      	ldr	r2, [pc, #184]	; (8006318 <HAL_DMA_Abort_IT+0x3cc>)
 800625e:	4293      	cmp	r3, r2
 8006260:	d045      	beq.n	80062ee <HAL_DMA_Abort_IT+0x3a2>
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	4a2d      	ldr	r2, [pc, #180]	; (800631c <HAL_DMA_Abort_IT+0x3d0>)
 8006268:	4293      	cmp	r3, r2
 800626a:	d040      	beq.n	80062ee <HAL_DMA_Abort_IT+0x3a2>
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	4a2b      	ldr	r2, [pc, #172]	; (8006320 <HAL_DMA_Abort_IT+0x3d4>)
 8006272:	4293      	cmp	r3, r2
 8006274:	d03b      	beq.n	80062ee <HAL_DMA_Abort_IT+0x3a2>
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	4a2a      	ldr	r2, [pc, #168]	; (8006324 <HAL_DMA_Abort_IT+0x3d8>)
 800627c:	4293      	cmp	r3, r2
 800627e:	d036      	beq.n	80062ee <HAL_DMA_Abort_IT+0x3a2>
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	4a28      	ldr	r2, [pc, #160]	; (8006328 <HAL_DMA_Abort_IT+0x3dc>)
 8006286:	4293      	cmp	r3, r2
 8006288:	d031      	beq.n	80062ee <HAL_DMA_Abort_IT+0x3a2>
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	4a27      	ldr	r2, [pc, #156]	; (800632c <HAL_DMA_Abort_IT+0x3e0>)
 8006290:	4293      	cmp	r3, r2
 8006292:	d02c      	beq.n	80062ee <HAL_DMA_Abort_IT+0x3a2>
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	4a25      	ldr	r2, [pc, #148]	; (8006330 <HAL_DMA_Abort_IT+0x3e4>)
 800629a:	4293      	cmp	r3, r2
 800629c:	d027      	beq.n	80062ee <HAL_DMA_Abort_IT+0x3a2>
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	4a24      	ldr	r2, [pc, #144]	; (8006334 <HAL_DMA_Abort_IT+0x3e8>)
 80062a4:	4293      	cmp	r3, r2
 80062a6:	d022      	beq.n	80062ee <HAL_DMA_Abort_IT+0x3a2>
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	4a22      	ldr	r2, [pc, #136]	; (8006338 <HAL_DMA_Abort_IT+0x3ec>)
 80062ae:	4293      	cmp	r3, r2
 80062b0:	d01d      	beq.n	80062ee <HAL_DMA_Abort_IT+0x3a2>
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	4a21      	ldr	r2, [pc, #132]	; (800633c <HAL_DMA_Abort_IT+0x3f0>)
 80062b8:	4293      	cmp	r3, r2
 80062ba:	d018      	beq.n	80062ee <HAL_DMA_Abort_IT+0x3a2>
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	4a1f      	ldr	r2, [pc, #124]	; (8006340 <HAL_DMA_Abort_IT+0x3f4>)
 80062c2:	4293      	cmp	r3, r2
 80062c4:	d013      	beq.n	80062ee <HAL_DMA_Abort_IT+0x3a2>
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	4a1e      	ldr	r2, [pc, #120]	; (8006344 <HAL_DMA_Abort_IT+0x3f8>)
 80062cc:	4293      	cmp	r3, r2
 80062ce:	d00e      	beq.n	80062ee <HAL_DMA_Abort_IT+0x3a2>
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	4a1c      	ldr	r2, [pc, #112]	; (8006348 <HAL_DMA_Abort_IT+0x3fc>)
 80062d6:	4293      	cmp	r3, r2
 80062d8:	d009      	beq.n	80062ee <HAL_DMA_Abort_IT+0x3a2>
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	4a1b      	ldr	r2, [pc, #108]	; (800634c <HAL_DMA_Abort_IT+0x400>)
 80062e0:	4293      	cmp	r3, r2
 80062e2:	d004      	beq.n	80062ee <HAL_DMA_Abort_IT+0x3a2>
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	4a19      	ldr	r2, [pc, #100]	; (8006350 <HAL_DMA_Abort_IT+0x404>)
 80062ea:	4293      	cmp	r3, r2
 80062ec:	d132      	bne.n	8006354 <HAL_DMA_Abort_IT+0x408>
 80062ee:	2301      	movs	r3, #1
 80062f0:	e031      	b.n	8006356 <HAL_DMA_Abort_IT+0x40a>
 80062f2:	bf00      	nop
 80062f4:	40020010 	.word	0x40020010
 80062f8:	40020028 	.word	0x40020028
 80062fc:	40020040 	.word	0x40020040
 8006300:	40020058 	.word	0x40020058
 8006304:	40020070 	.word	0x40020070
 8006308:	40020088 	.word	0x40020088
 800630c:	400200a0 	.word	0x400200a0
 8006310:	400200b8 	.word	0x400200b8
 8006314:	40020410 	.word	0x40020410
 8006318:	40020428 	.word	0x40020428
 800631c:	40020440 	.word	0x40020440
 8006320:	40020458 	.word	0x40020458
 8006324:	40020470 	.word	0x40020470
 8006328:	40020488 	.word	0x40020488
 800632c:	400204a0 	.word	0x400204a0
 8006330:	400204b8 	.word	0x400204b8
 8006334:	58025408 	.word	0x58025408
 8006338:	5802541c 	.word	0x5802541c
 800633c:	58025430 	.word	0x58025430
 8006340:	58025444 	.word	0x58025444
 8006344:	58025458 	.word	0x58025458
 8006348:	5802546c 	.word	0x5802546c
 800634c:	58025480 	.word	0x58025480
 8006350:	58025494 	.word	0x58025494
 8006354:	2300      	movs	r3, #0
 8006356:	2b00      	cmp	r3, #0
 8006358:	d028      	beq.n	80063ac <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800635e:	681a      	ldr	r2, [r3, #0]
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006364:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006368:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800636e:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006374:	f003 031f 	and.w	r3, r3, #31
 8006378:	2201      	movs	r2, #1
 800637a:	409a      	lsls	r2, r3
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006384:	687a      	ldr	r2, [r7, #4]
 8006386:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8006388:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800638e:	2b00      	cmp	r3, #0
 8006390:	d00c      	beq.n	80063ac <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006396:	681a      	ldr	r2, [r3, #0]
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800639c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80063a0:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80063a6:	687a      	ldr	r2, [r7, #4]
 80063a8:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80063aa:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	2201      	movs	r2, #1
 80063b0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	2200      	movs	r2, #0
 80063b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d003      	beq.n	80063cc <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80063c8:	6878      	ldr	r0, [r7, #4]
 80063ca:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 80063cc:	2300      	movs	r3, #0
}
 80063ce:	4618      	mov	r0, r3
 80063d0:	3710      	adds	r7, #16
 80063d2:	46bd      	mov	sp, r7
 80063d4:	bd80      	pop	{r7, pc}
 80063d6:	bf00      	nop

080063d8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80063d8:	b580      	push	{r7, lr}
 80063da:	b08a      	sub	sp, #40	; 0x28
 80063dc:	af00      	add	r7, sp, #0
 80063de:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 80063e0:	2300      	movs	r3, #0
 80063e2:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 80063e4:	4b67      	ldr	r3, [pc, #412]	; (8006584 <HAL_DMA_IRQHandler+0x1ac>)
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	4a67      	ldr	r2, [pc, #412]	; (8006588 <HAL_DMA_IRQHandler+0x1b0>)
 80063ea:	fba2 2303 	umull	r2, r3, r2, r3
 80063ee:	0a9b      	lsrs	r3, r3, #10
 80063f0:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80063f6:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80063fc:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 80063fe:	6a3b      	ldr	r3, [r7, #32]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8006404:	69fb      	ldr	r3, [r7, #28]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	4a5f      	ldr	r2, [pc, #380]	; (800658c <HAL_DMA_IRQHandler+0x1b4>)
 8006410:	4293      	cmp	r3, r2
 8006412:	d04a      	beq.n	80064aa <HAL_DMA_IRQHandler+0xd2>
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	4a5d      	ldr	r2, [pc, #372]	; (8006590 <HAL_DMA_IRQHandler+0x1b8>)
 800641a:	4293      	cmp	r3, r2
 800641c:	d045      	beq.n	80064aa <HAL_DMA_IRQHandler+0xd2>
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	4a5c      	ldr	r2, [pc, #368]	; (8006594 <HAL_DMA_IRQHandler+0x1bc>)
 8006424:	4293      	cmp	r3, r2
 8006426:	d040      	beq.n	80064aa <HAL_DMA_IRQHandler+0xd2>
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	4a5a      	ldr	r2, [pc, #360]	; (8006598 <HAL_DMA_IRQHandler+0x1c0>)
 800642e:	4293      	cmp	r3, r2
 8006430:	d03b      	beq.n	80064aa <HAL_DMA_IRQHandler+0xd2>
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	4a59      	ldr	r2, [pc, #356]	; (800659c <HAL_DMA_IRQHandler+0x1c4>)
 8006438:	4293      	cmp	r3, r2
 800643a:	d036      	beq.n	80064aa <HAL_DMA_IRQHandler+0xd2>
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	4a57      	ldr	r2, [pc, #348]	; (80065a0 <HAL_DMA_IRQHandler+0x1c8>)
 8006442:	4293      	cmp	r3, r2
 8006444:	d031      	beq.n	80064aa <HAL_DMA_IRQHandler+0xd2>
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	4a56      	ldr	r2, [pc, #344]	; (80065a4 <HAL_DMA_IRQHandler+0x1cc>)
 800644c:	4293      	cmp	r3, r2
 800644e:	d02c      	beq.n	80064aa <HAL_DMA_IRQHandler+0xd2>
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	4a54      	ldr	r2, [pc, #336]	; (80065a8 <HAL_DMA_IRQHandler+0x1d0>)
 8006456:	4293      	cmp	r3, r2
 8006458:	d027      	beq.n	80064aa <HAL_DMA_IRQHandler+0xd2>
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	4a53      	ldr	r2, [pc, #332]	; (80065ac <HAL_DMA_IRQHandler+0x1d4>)
 8006460:	4293      	cmp	r3, r2
 8006462:	d022      	beq.n	80064aa <HAL_DMA_IRQHandler+0xd2>
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	4a51      	ldr	r2, [pc, #324]	; (80065b0 <HAL_DMA_IRQHandler+0x1d8>)
 800646a:	4293      	cmp	r3, r2
 800646c:	d01d      	beq.n	80064aa <HAL_DMA_IRQHandler+0xd2>
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	4a50      	ldr	r2, [pc, #320]	; (80065b4 <HAL_DMA_IRQHandler+0x1dc>)
 8006474:	4293      	cmp	r3, r2
 8006476:	d018      	beq.n	80064aa <HAL_DMA_IRQHandler+0xd2>
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	4a4e      	ldr	r2, [pc, #312]	; (80065b8 <HAL_DMA_IRQHandler+0x1e0>)
 800647e:	4293      	cmp	r3, r2
 8006480:	d013      	beq.n	80064aa <HAL_DMA_IRQHandler+0xd2>
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	4a4d      	ldr	r2, [pc, #308]	; (80065bc <HAL_DMA_IRQHandler+0x1e4>)
 8006488:	4293      	cmp	r3, r2
 800648a:	d00e      	beq.n	80064aa <HAL_DMA_IRQHandler+0xd2>
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	4a4b      	ldr	r2, [pc, #300]	; (80065c0 <HAL_DMA_IRQHandler+0x1e8>)
 8006492:	4293      	cmp	r3, r2
 8006494:	d009      	beq.n	80064aa <HAL_DMA_IRQHandler+0xd2>
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	4a4a      	ldr	r2, [pc, #296]	; (80065c4 <HAL_DMA_IRQHandler+0x1ec>)
 800649c:	4293      	cmp	r3, r2
 800649e:	d004      	beq.n	80064aa <HAL_DMA_IRQHandler+0xd2>
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	4a48      	ldr	r2, [pc, #288]	; (80065c8 <HAL_DMA_IRQHandler+0x1f0>)
 80064a6:	4293      	cmp	r3, r2
 80064a8:	d101      	bne.n	80064ae <HAL_DMA_IRQHandler+0xd6>
 80064aa:	2301      	movs	r3, #1
 80064ac:	e000      	b.n	80064b0 <HAL_DMA_IRQHandler+0xd8>
 80064ae:	2300      	movs	r3, #0
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	f000 842b 	beq.w	8006d0c <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80064ba:	f003 031f 	and.w	r3, r3, #31
 80064be:	2208      	movs	r2, #8
 80064c0:	409a      	lsls	r2, r3
 80064c2:	69bb      	ldr	r3, [r7, #24]
 80064c4:	4013      	ands	r3, r2
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	f000 80a2 	beq.w	8006610 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	4a2e      	ldr	r2, [pc, #184]	; (800658c <HAL_DMA_IRQHandler+0x1b4>)
 80064d2:	4293      	cmp	r3, r2
 80064d4:	d04a      	beq.n	800656c <HAL_DMA_IRQHandler+0x194>
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	4a2d      	ldr	r2, [pc, #180]	; (8006590 <HAL_DMA_IRQHandler+0x1b8>)
 80064dc:	4293      	cmp	r3, r2
 80064de:	d045      	beq.n	800656c <HAL_DMA_IRQHandler+0x194>
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	4a2b      	ldr	r2, [pc, #172]	; (8006594 <HAL_DMA_IRQHandler+0x1bc>)
 80064e6:	4293      	cmp	r3, r2
 80064e8:	d040      	beq.n	800656c <HAL_DMA_IRQHandler+0x194>
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	4a2a      	ldr	r2, [pc, #168]	; (8006598 <HAL_DMA_IRQHandler+0x1c0>)
 80064f0:	4293      	cmp	r3, r2
 80064f2:	d03b      	beq.n	800656c <HAL_DMA_IRQHandler+0x194>
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	4a28      	ldr	r2, [pc, #160]	; (800659c <HAL_DMA_IRQHandler+0x1c4>)
 80064fa:	4293      	cmp	r3, r2
 80064fc:	d036      	beq.n	800656c <HAL_DMA_IRQHandler+0x194>
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	4a27      	ldr	r2, [pc, #156]	; (80065a0 <HAL_DMA_IRQHandler+0x1c8>)
 8006504:	4293      	cmp	r3, r2
 8006506:	d031      	beq.n	800656c <HAL_DMA_IRQHandler+0x194>
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	4a25      	ldr	r2, [pc, #148]	; (80065a4 <HAL_DMA_IRQHandler+0x1cc>)
 800650e:	4293      	cmp	r3, r2
 8006510:	d02c      	beq.n	800656c <HAL_DMA_IRQHandler+0x194>
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	4a24      	ldr	r2, [pc, #144]	; (80065a8 <HAL_DMA_IRQHandler+0x1d0>)
 8006518:	4293      	cmp	r3, r2
 800651a:	d027      	beq.n	800656c <HAL_DMA_IRQHandler+0x194>
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	4a22      	ldr	r2, [pc, #136]	; (80065ac <HAL_DMA_IRQHandler+0x1d4>)
 8006522:	4293      	cmp	r3, r2
 8006524:	d022      	beq.n	800656c <HAL_DMA_IRQHandler+0x194>
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	4a21      	ldr	r2, [pc, #132]	; (80065b0 <HAL_DMA_IRQHandler+0x1d8>)
 800652c:	4293      	cmp	r3, r2
 800652e:	d01d      	beq.n	800656c <HAL_DMA_IRQHandler+0x194>
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	4a1f      	ldr	r2, [pc, #124]	; (80065b4 <HAL_DMA_IRQHandler+0x1dc>)
 8006536:	4293      	cmp	r3, r2
 8006538:	d018      	beq.n	800656c <HAL_DMA_IRQHandler+0x194>
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	4a1e      	ldr	r2, [pc, #120]	; (80065b8 <HAL_DMA_IRQHandler+0x1e0>)
 8006540:	4293      	cmp	r3, r2
 8006542:	d013      	beq.n	800656c <HAL_DMA_IRQHandler+0x194>
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	4a1c      	ldr	r2, [pc, #112]	; (80065bc <HAL_DMA_IRQHandler+0x1e4>)
 800654a:	4293      	cmp	r3, r2
 800654c:	d00e      	beq.n	800656c <HAL_DMA_IRQHandler+0x194>
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	4a1b      	ldr	r2, [pc, #108]	; (80065c0 <HAL_DMA_IRQHandler+0x1e8>)
 8006554:	4293      	cmp	r3, r2
 8006556:	d009      	beq.n	800656c <HAL_DMA_IRQHandler+0x194>
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	4a19      	ldr	r2, [pc, #100]	; (80065c4 <HAL_DMA_IRQHandler+0x1ec>)
 800655e:	4293      	cmp	r3, r2
 8006560:	d004      	beq.n	800656c <HAL_DMA_IRQHandler+0x194>
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	4a18      	ldr	r2, [pc, #96]	; (80065c8 <HAL_DMA_IRQHandler+0x1f0>)
 8006568:	4293      	cmp	r3, r2
 800656a:	d12f      	bne.n	80065cc <HAL_DMA_IRQHandler+0x1f4>
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	f003 0304 	and.w	r3, r3, #4
 8006576:	2b00      	cmp	r3, #0
 8006578:	bf14      	ite	ne
 800657a:	2301      	movne	r3, #1
 800657c:	2300      	moveq	r3, #0
 800657e:	b2db      	uxtb	r3, r3
 8006580:	e02e      	b.n	80065e0 <HAL_DMA_IRQHandler+0x208>
 8006582:	bf00      	nop
 8006584:	24000284 	.word	0x24000284
 8006588:	1b4e81b5 	.word	0x1b4e81b5
 800658c:	40020010 	.word	0x40020010
 8006590:	40020028 	.word	0x40020028
 8006594:	40020040 	.word	0x40020040
 8006598:	40020058 	.word	0x40020058
 800659c:	40020070 	.word	0x40020070
 80065a0:	40020088 	.word	0x40020088
 80065a4:	400200a0 	.word	0x400200a0
 80065a8:	400200b8 	.word	0x400200b8
 80065ac:	40020410 	.word	0x40020410
 80065b0:	40020428 	.word	0x40020428
 80065b4:	40020440 	.word	0x40020440
 80065b8:	40020458 	.word	0x40020458
 80065bc:	40020470 	.word	0x40020470
 80065c0:	40020488 	.word	0x40020488
 80065c4:	400204a0 	.word	0x400204a0
 80065c8:	400204b8 	.word	0x400204b8
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	f003 0308 	and.w	r3, r3, #8
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	bf14      	ite	ne
 80065da:	2301      	movne	r3, #1
 80065dc:	2300      	moveq	r3, #0
 80065de:	b2db      	uxtb	r3, r3
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d015      	beq.n	8006610 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	681a      	ldr	r2, [r3, #0]
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	f022 0204 	bic.w	r2, r2, #4
 80065f2:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80065f8:	f003 031f 	and.w	r3, r3, #31
 80065fc:	2208      	movs	r2, #8
 80065fe:	409a      	lsls	r2, r3
 8006600:	6a3b      	ldr	r3, [r7, #32]
 8006602:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006608:	f043 0201 	orr.w	r2, r3, #1
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006614:	f003 031f 	and.w	r3, r3, #31
 8006618:	69ba      	ldr	r2, [r7, #24]
 800661a:	fa22 f303 	lsr.w	r3, r2, r3
 800661e:	f003 0301 	and.w	r3, r3, #1
 8006622:	2b00      	cmp	r3, #0
 8006624:	d06e      	beq.n	8006704 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	4a69      	ldr	r2, [pc, #420]	; (80067d0 <HAL_DMA_IRQHandler+0x3f8>)
 800662c:	4293      	cmp	r3, r2
 800662e:	d04a      	beq.n	80066c6 <HAL_DMA_IRQHandler+0x2ee>
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	4a67      	ldr	r2, [pc, #412]	; (80067d4 <HAL_DMA_IRQHandler+0x3fc>)
 8006636:	4293      	cmp	r3, r2
 8006638:	d045      	beq.n	80066c6 <HAL_DMA_IRQHandler+0x2ee>
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	4a66      	ldr	r2, [pc, #408]	; (80067d8 <HAL_DMA_IRQHandler+0x400>)
 8006640:	4293      	cmp	r3, r2
 8006642:	d040      	beq.n	80066c6 <HAL_DMA_IRQHandler+0x2ee>
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	4a64      	ldr	r2, [pc, #400]	; (80067dc <HAL_DMA_IRQHandler+0x404>)
 800664a:	4293      	cmp	r3, r2
 800664c:	d03b      	beq.n	80066c6 <HAL_DMA_IRQHandler+0x2ee>
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	4a63      	ldr	r2, [pc, #396]	; (80067e0 <HAL_DMA_IRQHandler+0x408>)
 8006654:	4293      	cmp	r3, r2
 8006656:	d036      	beq.n	80066c6 <HAL_DMA_IRQHandler+0x2ee>
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	4a61      	ldr	r2, [pc, #388]	; (80067e4 <HAL_DMA_IRQHandler+0x40c>)
 800665e:	4293      	cmp	r3, r2
 8006660:	d031      	beq.n	80066c6 <HAL_DMA_IRQHandler+0x2ee>
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	4a60      	ldr	r2, [pc, #384]	; (80067e8 <HAL_DMA_IRQHandler+0x410>)
 8006668:	4293      	cmp	r3, r2
 800666a:	d02c      	beq.n	80066c6 <HAL_DMA_IRQHandler+0x2ee>
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	4a5e      	ldr	r2, [pc, #376]	; (80067ec <HAL_DMA_IRQHandler+0x414>)
 8006672:	4293      	cmp	r3, r2
 8006674:	d027      	beq.n	80066c6 <HAL_DMA_IRQHandler+0x2ee>
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	4a5d      	ldr	r2, [pc, #372]	; (80067f0 <HAL_DMA_IRQHandler+0x418>)
 800667c:	4293      	cmp	r3, r2
 800667e:	d022      	beq.n	80066c6 <HAL_DMA_IRQHandler+0x2ee>
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	4a5b      	ldr	r2, [pc, #364]	; (80067f4 <HAL_DMA_IRQHandler+0x41c>)
 8006686:	4293      	cmp	r3, r2
 8006688:	d01d      	beq.n	80066c6 <HAL_DMA_IRQHandler+0x2ee>
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	4a5a      	ldr	r2, [pc, #360]	; (80067f8 <HAL_DMA_IRQHandler+0x420>)
 8006690:	4293      	cmp	r3, r2
 8006692:	d018      	beq.n	80066c6 <HAL_DMA_IRQHandler+0x2ee>
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	4a58      	ldr	r2, [pc, #352]	; (80067fc <HAL_DMA_IRQHandler+0x424>)
 800669a:	4293      	cmp	r3, r2
 800669c:	d013      	beq.n	80066c6 <HAL_DMA_IRQHandler+0x2ee>
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	4a57      	ldr	r2, [pc, #348]	; (8006800 <HAL_DMA_IRQHandler+0x428>)
 80066a4:	4293      	cmp	r3, r2
 80066a6:	d00e      	beq.n	80066c6 <HAL_DMA_IRQHandler+0x2ee>
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	4a55      	ldr	r2, [pc, #340]	; (8006804 <HAL_DMA_IRQHandler+0x42c>)
 80066ae:	4293      	cmp	r3, r2
 80066b0:	d009      	beq.n	80066c6 <HAL_DMA_IRQHandler+0x2ee>
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	4a54      	ldr	r2, [pc, #336]	; (8006808 <HAL_DMA_IRQHandler+0x430>)
 80066b8:	4293      	cmp	r3, r2
 80066ba:	d004      	beq.n	80066c6 <HAL_DMA_IRQHandler+0x2ee>
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	4a52      	ldr	r2, [pc, #328]	; (800680c <HAL_DMA_IRQHandler+0x434>)
 80066c2:	4293      	cmp	r3, r2
 80066c4:	d10a      	bne.n	80066dc <HAL_DMA_IRQHandler+0x304>
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	695b      	ldr	r3, [r3, #20]
 80066cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	bf14      	ite	ne
 80066d4:	2301      	movne	r3, #1
 80066d6:	2300      	moveq	r3, #0
 80066d8:	b2db      	uxtb	r3, r3
 80066da:	e003      	b.n	80066e4 <HAL_DMA_IRQHandler+0x30c>
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	2300      	movs	r3, #0
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d00d      	beq.n	8006704 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80066ec:	f003 031f 	and.w	r3, r3, #31
 80066f0:	2201      	movs	r2, #1
 80066f2:	409a      	lsls	r2, r3
 80066f4:	6a3b      	ldr	r3, [r7, #32]
 80066f6:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80066fc:	f043 0202 	orr.w	r2, r3, #2
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006708:	f003 031f 	and.w	r3, r3, #31
 800670c:	2204      	movs	r2, #4
 800670e:	409a      	lsls	r2, r3
 8006710:	69bb      	ldr	r3, [r7, #24]
 8006712:	4013      	ands	r3, r2
 8006714:	2b00      	cmp	r3, #0
 8006716:	f000 808f 	beq.w	8006838 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	4a2c      	ldr	r2, [pc, #176]	; (80067d0 <HAL_DMA_IRQHandler+0x3f8>)
 8006720:	4293      	cmp	r3, r2
 8006722:	d04a      	beq.n	80067ba <HAL_DMA_IRQHandler+0x3e2>
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	4a2a      	ldr	r2, [pc, #168]	; (80067d4 <HAL_DMA_IRQHandler+0x3fc>)
 800672a:	4293      	cmp	r3, r2
 800672c:	d045      	beq.n	80067ba <HAL_DMA_IRQHandler+0x3e2>
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	4a29      	ldr	r2, [pc, #164]	; (80067d8 <HAL_DMA_IRQHandler+0x400>)
 8006734:	4293      	cmp	r3, r2
 8006736:	d040      	beq.n	80067ba <HAL_DMA_IRQHandler+0x3e2>
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	4a27      	ldr	r2, [pc, #156]	; (80067dc <HAL_DMA_IRQHandler+0x404>)
 800673e:	4293      	cmp	r3, r2
 8006740:	d03b      	beq.n	80067ba <HAL_DMA_IRQHandler+0x3e2>
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	4a26      	ldr	r2, [pc, #152]	; (80067e0 <HAL_DMA_IRQHandler+0x408>)
 8006748:	4293      	cmp	r3, r2
 800674a:	d036      	beq.n	80067ba <HAL_DMA_IRQHandler+0x3e2>
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	4a24      	ldr	r2, [pc, #144]	; (80067e4 <HAL_DMA_IRQHandler+0x40c>)
 8006752:	4293      	cmp	r3, r2
 8006754:	d031      	beq.n	80067ba <HAL_DMA_IRQHandler+0x3e2>
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	4a23      	ldr	r2, [pc, #140]	; (80067e8 <HAL_DMA_IRQHandler+0x410>)
 800675c:	4293      	cmp	r3, r2
 800675e:	d02c      	beq.n	80067ba <HAL_DMA_IRQHandler+0x3e2>
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	4a21      	ldr	r2, [pc, #132]	; (80067ec <HAL_DMA_IRQHandler+0x414>)
 8006766:	4293      	cmp	r3, r2
 8006768:	d027      	beq.n	80067ba <HAL_DMA_IRQHandler+0x3e2>
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	4a20      	ldr	r2, [pc, #128]	; (80067f0 <HAL_DMA_IRQHandler+0x418>)
 8006770:	4293      	cmp	r3, r2
 8006772:	d022      	beq.n	80067ba <HAL_DMA_IRQHandler+0x3e2>
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	4a1e      	ldr	r2, [pc, #120]	; (80067f4 <HAL_DMA_IRQHandler+0x41c>)
 800677a:	4293      	cmp	r3, r2
 800677c:	d01d      	beq.n	80067ba <HAL_DMA_IRQHandler+0x3e2>
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	4a1d      	ldr	r2, [pc, #116]	; (80067f8 <HAL_DMA_IRQHandler+0x420>)
 8006784:	4293      	cmp	r3, r2
 8006786:	d018      	beq.n	80067ba <HAL_DMA_IRQHandler+0x3e2>
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	4a1b      	ldr	r2, [pc, #108]	; (80067fc <HAL_DMA_IRQHandler+0x424>)
 800678e:	4293      	cmp	r3, r2
 8006790:	d013      	beq.n	80067ba <HAL_DMA_IRQHandler+0x3e2>
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	4a1a      	ldr	r2, [pc, #104]	; (8006800 <HAL_DMA_IRQHandler+0x428>)
 8006798:	4293      	cmp	r3, r2
 800679a:	d00e      	beq.n	80067ba <HAL_DMA_IRQHandler+0x3e2>
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	4a18      	ldr	r2, [pc, #96]	; (8006804 <HAL_DMA_IRQHandler+0x42c>)
 80067a2:	4293      	cmp	r3, r2
 80067a4:	d009      	beq.n	80067ba <HAL_DMA_IRQHandler+0x3e2>
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	4a17      	ldr	r2, [pc, #92]	; (8006808 <HAL_DMA_IRQHandler+0x430>)
 80067ac:	4293      	cmp	r3, r2
 80067ae:	d004      	beq.n	80067ba <HAL_DMA_IRQHandler+0x3e2>
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	4a15      	ldr	r2, [pc, #84]	; (800680c <HAL_DMA_IRQHandler+0x434>)
 80067b6:	4293      	cmp	r3, r2
 80067b8:	d12a      	bne.n	8006810 <HAL_DMA_IRQHandler+0x438>
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	f003 0302 	and.w	r3, r3, #2
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	bf14      	ite	ne
 80067c8:	2301      	movne	r3, #1
 80067ca:	2300      	moveq	r3, #0
 80067cc:	b2db      	uxtb	r3, r3
 80067ce:	e023      	b.n	8006818 <HAL_DMA_IRQHandler+0x440>
 80067d0:	40020010 	.word	0x40020010
 80067d4:	40020028 	.word	0x40020028
 80067d8:	40020040 	.word	0x40020040
 80067dc:	40020058 	.word	0x40020058
 80067e0:	40020070 	.word	0x40020070
 80067e4:	40020088 	.word	0x40020088
 80067e8:	400200a0 	.word	0x400200a0
 80067ec:	400200b8 	.word	0x400200b8
 80067f0:	40020410 	.word	0x40020410
 80067f4:	40020428 	.word	0x40020428
 80067f8:	40020440 	.word	0x40020440
 80067fc:	40020458 	.word	0x40020458
 8006800:	40020470 	.word	0x40020470
 8006804:	40020488 	.word	0x40020488
 8006808:	400204a0 	.word	0x400204a0
 800680c:	400204b8 	.word	0x400204b8
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	2300      	movs	r3, #0
 8006818:	2b00      	cmp	r3, #0
 800681a:	d00d      	beq.n	8006838 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006820:	f003 031f 	and.w	r3, r3, #31
 8006824:	2204      	movs	r2, #4
 8006826:	409a      	lsls	r2, r3
 8006828:	6a3b      	ldr	r3, [r7, #32]
 800682a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006830:	f043 0204 	orr.w	r2, r3, #4
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800683c:	f003 031f 	and.w	r3, r3, #31
 8006840:	2210      	movs	r2, #16
 8006842:	409a      	lsls	r2, r3
 8006844:	69bb      	ldr	r3, [r7, #24]
 8006846:	4013      	ands	r3, r2
 8006848:	2b00      	cmp	r3, #0
 800684a:	f000 80a6 	beq.w	800699a <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	4a85      	ldr	r2, [pc, #532]	; (8006a68 <HAL_DMA_IRQHandler+0x690>)
 8006854:	4293      	cmp	r3, r2
 8006856:	d04a      	beq.n	80068ee <HAL_DMA_IRQHandler+0x516>
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	4a83      	ldr	r2, [pc, #524]	; (8006a6c <HAL_DMA_IRQHandler+0x694>)
 800685e:	4293      	cmp	r3, r2
 8006860:	d045      	beq.n	80068ee <HAL_DMA_IRQHandler+0x516>
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	4a82      	ldr	r2, [pc, #520]	; (8006a70 <HAL_DMA_IRQHandler+0x698>)
 8006868:	4293      	cmp	r3, r2
 800686a:	d040      	beq.n	80068ee <HAL_DMA_IRQHandler+0x516>
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	4a80      	ldr	r2, [pc, #512]	; (8006a74 <HAL_DMA_IRQHandler+0x69c>)
 8006872:	4293      	cmp	r3, r2
 8006874:	d03b      	beq.n	80068ee <HAL_DMA_IRQHandler+0x516>
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	4a7f      	ldr	r2, [pc, #508]	; (8006a78 <HAL_DMA_IRQHandler+0x6a0>)
 800687c:	4293      	cmp	r3, r2
 800687e:	d036      	beq.n	80068ee <HAL_DMA_IRQHandler+0x516>
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	4a7d      	ldr	r2, [pc, #500]	; (8006a7c <HAL_DMA_IRQHandler+0x6a4>)
 8006886:	4293      	cmp	r3, r2
 8006888:	d031      	beq.n	80068ee <HAL_DMA_IRQHandler+0x516>
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	4a7c      	ldr	r2, [pc, #496]	; (8006a80 <HAL_DMA_IRQHandler+0x6a8>)
 8006890:	4293      	cmp	r3, r2
 8006892:	d02c      	beq.n	80068ee <HAL_DMA_IRQHandler+0x516>
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	4a7a      	ldr	r2, [pc, #488]	; (8006a84 <HAL_DMA_IRQHandler+0x6ac>)
 800689a:	4293      	cmp	r3, r2
 800689c:	d027      	beq.n	80068ee <HAL_DMA_IRQHandler+0x516>
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	4a79      	ldr	r2, [pc, #484]	; (8006a88 <HAL_DMA_IRQHandler+0x6b0>)
 80068a4:	4293      	cmp	r3, r2
 80068a6:	d022      	beq.n	80068ee <HAL_DMA_IRQHandler+0x516>
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	4a77      	ldr	r2, [pc, #476]	; (8006a8c <HAL_DMA_IRQHandler+0x6b4>)
 80068ae:	4293      	cmp	r3, r2
 80068b0:	d01d      	beq.n	80068ee <HAL_DMA_IRQHandler+0x516>
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	4a76      	ldr	r2, [pc, #472]	; (8006a90 <HAL_DMA_IRQHandler+0x6b8>)
 80068b8:	4293      	cmp	r3, r2
 80068ba:	d018      	beq.n	80068ee <HAL_DMA_IRQHandler+0x516>
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	4a74      	ldr	r2, [pc, #464]	; (8006a94 <HAL_DMA_IRQHandler+0x6bc>)
 80068c2:	4293      	cmp	r3, r2
 80068c4:	d013      	beq.n	80068ee <HAL_DMA_IRQHandler+0x516>
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	4a73      	ldr	r2, [pc, #460]	; (8006a98 <HAL_DMA_IRQHandler+0x6c0>)
 80068cc:	4293      	cmp	r3, r2
 80068ce:	d00e      	beq.n	80068ee <HAL_DMA_IRQHandler+0x516>
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	4a71      	ldr	r2, [pc, #452]	; (8006a9c <HAL_DMA_IRQHandler+0x6c4>)
 80068d6:	4293      	cmp	r3, r2
 80068d8:	d009      	beq.n	80068ee <HAL_DMA_IRQHandler+0x516>
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	4a70      	ldr	r2, [pc, #448]	; (8006aa0 <HAL_DMA_IRQHandler+0x6c8>)
 80068e0:	4293      	cmp	r3, r2
 80068e2:	d004      	beq.n	80068ee <HAL_DMA_IRQHandler+0x516>
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	4a6e      	ldr	r2, [pc, #440]	; (8006aa4 <HAL_DMA_IRQHandler+0x6cc>)
 80068ea:	4293      	cmp	r3, r2
 80068ec:	d10a      	bne.n	8006904 <HAL_DMA_IRQHandler+0x52c>
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	f003 0308 	and.w	r3, r3, #8
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	bf14      	ite	ne
 80068fc:	2301      	movne	r3, #1
 80068fe:	2300      	moveq	r3, #0
 8006900:	b2db      	uxtb	r3, r3
 8006902:	e009      	b.n	8006918 <HAL_DMA_IRQHandler+0x540>
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	f003 0304 	and.w	r3, r3, #4
 800690e:	2b00      	cmp	r3, #0
 8006910:	bf14      	ite	ne
 8006912:	2301      	movne	r3, #1
 8006914:	2300      	moveq	r3, #0
 8006916:	b2db      	uxtb	r3, r3
 8006918:	2b00      	cmp	r3, #0
 800691a:	d03e      	beq.n	800699a <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006920:	f003 031f 	and.w	r3, r3, #31
 8006924:	2210      	movs	r2, #16
 8006926:	409a      	lsls	r2, r3
 8006928:	6a3b      	ldr	r3, [r7, #32]
 800692a:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006936:	2b00      	cmp	r3, #0
 8006938:	d018      	beq.n	800696c <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006944:	2b00      	cmp	r3, #0
 8006946:	d108      	bne.n	800695a <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800694c:	2b00      	cmp	r3, #0
 800694e:	d024      	beq.n	800699a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006954:	6878      	ldr	r0, [r7, #4]
 8006956:	4798      	blx	r3
 8006958:	e01f      	b.n	800699a <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800695e:	2b00      	cmp	r3, #0
 8006960:	d01b      	beq.n	800699a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006966:	6878      	ldr	r0, [r7, #4]
 8006968:	4798      	blx	r3
 800696a:	e016      	b.n	800699a <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006976:	2b00      	cmp	r3, #0
 8006978:	d107      	bne.n	800698a <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	681a      	ldr	r2, [r3, #0]
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	f022 0208 	bic.w	r2, r2, #8
 8006988:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800698e:	2b00      	cmp	r3, #0
 8006990:	d003      	beq.n	800699a <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006996:	6878      	ldr	r0, [r7, #4]
 8006998:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800699e:	f003 031f 	and.w	r3, r3, #31
 80069a2:	2220      	movs	r2, #32
 80069a4:	409a      	lsls	r2, r3
 80069a6:	69bb      	ldr	r3, [r7, #24]
 80069a8:	4013      	ands	r3, r2
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	f000 8110 	beq.w	8006bd0 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	4a2c      	ldr	r2, [pc, #176]	; (8006a68 <HAL_DMA_IRQHandler+0x690>)
 80069b6:	4293      	cmp	r3, r2
 80069b8:	d04a      	beq.n	8006a50 <HAL_DMA_IRQHandler+0x678>
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	4a2b      	ldr	r2, [pc, #172]	; (8006a6c <HAL_DMA_IRQHandler+0x694>)
 80069c0:	4293      	cmp	r3, r2
 80069c2:	d045      	beq.n	8006a50 <HAL_DMA_IRQHandler+0x678>
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	4a29      	ldr	r2, [pc, #164]	; (8006a70 <HAL_DMA_IRQHandler+0x698>)
 80069ca:	4293      	cmp	r3, r2
 80069cc:	d040      	beq.n	8006a50 <HAL_DMA_IRQHandler+0x678>
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	4a28      	ldr	r2, [pc, #160]	; (8006a74 <HAL_DMA_IRQHandler+0x69c>)
 80069d4:	4293      	cmp	r3, r2
 80069d6:	d03b      	beq.n	8006a50 <HAL_DMA_IRQHandler+0x678>
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	4a26      	ldr	r2, [pc, #152]	; (8006a78 <HAL_DMA_IRQHandler+0x6a0>)
 80069de:	4293      	cmp	r3, r2
 80069e0:	d036      	beq.n	8006a50 <HAL_DMA_IRQHandler+0x678>
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	4a25      	ldr	r2, [pc, #148]	; (8006a7c <HAL_DMA_IRQHandler+0x6a4>)
 80069e8:	4293      	cmp	r3, r2
 80069ea:	d031      	beq.n	8006a50 <HAL_DMA_IRQHandler+0x678>
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	4a23      	ldr	r2, [pc, #140]	; (8006a80 <HAL_DMA_IRQHandler+0x6a8>)
 80069f2:	4293      	cmp	r3, r2
 80069f4:	d02c      	beq.n	8006a50 <HAL_DMA_IRQHandler+0x678>
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	4a22      	ldr	r2, [pc, #136]	; (8006a84 <HAL_DMA_IRQHandler+0x6ac>)
 80069fc:	4293      	cmp	r3, r2
 80069fe:	d027      	beq.n	8006a50 <HAL_DMA_IRQHandler+0x678>
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	4a20      	ldr	r2, [pc, #128]	; (8006a88 <HAL_DMA_IRQHandler+0x6b0>)
 8006a06:	4293      	cmp	r3, r2
 8006a08:	d022      	beq.n	8006a50 <HAL_DMA_IRQHandler+0x678>
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	4a1f      	ldr	r2, [pc, #124]	; (8006a8c <HAL_DMA_IRQHandler+0x6b4>)
 8006a10:	4293      	cmp	r3, r2
 8006a12:	d01d      	beq.n	8006a50 <HAL_DMA_IRQHandler+0x678>
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	4a1d      	ldr	r2, [pc, #116]	; (8006a90 <HAL_DMA_IRQHandler+0x6b8>)
 8006a1a:	4293      	cmp	r3, r2
 8006a1c:	d018      	beq.n	8006a50 <HAL_DMA_IRQHandler+0x678>
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	4a1c      	ldr	r2, [pc, #112]	; (8006a94 <HAL_DMA_IRQHandler+0x6bc>)
 8006a24:	4293      	cmp	r3, r2
 8006a26:	d013      	beq.n	8006a50 <HAL_DMA_IRQHandler+0x678>
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	4a1a      	ldr	r2, [pc, #104]	; (8006a98 <HAL_DMA_IRQHandler+0x6c0>)
 8006a2e:	4293      	cmp	r3, r2
 8006a30:	d00e      	beq.n	8006a50 <HAL_DMA_IRQHandler+0x678>
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	4a19      	ldr	r2, [pc, #100]	; (8006a9c <HAL_DMA_IRQHandler+0x6c4>)
 8006a38:	4293      	cmp	r3, r2
 8006a3a:	d009      	beq.n	8006a50 <HAL_DMA_IRQHandler+0x678>
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	4a17      	ldr	r2, [pc, #92]	; (8006aa0 <HAL_DMA_IRQHandler+0x6c8>)
 8006a42:	4293      	cmp	r3, r2
 8006a44:	d004      	beq.n	8006a50 <HAL_DMA_IRQHandler+0x678>
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	4a16      	ldr	r2, [pc, #88]	; (8006aa4 <HAL_DMA_IRQHandler+0x6cc>)
 8006a4c:	4293      	cmp	r3, r2
 8006a4e:	d12b      	bne.n	8006aa8 <HAL_DMA_IRQHandler+0x6d0>
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	f003 0310 	and.w	r3, r3, #16
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	bf14      	ite	ne
 8006a5e:	2301      	movne	r3, #1
 8006a60:	2300      	moveq	r3, #0
 8006a62:	b2db      	uxtb	r3, r3
 8006a64:	e02a      	b.n	8006abc <HAL_DMA_IRQHandler+0x6e4>
 8006a66:	bf00      	nop
 8006a68:	40020010 	.word	0x40020010
 8006a6c:	40020028 	.word	0x40020028
 8006a70:	40020040 	.word	0x40020040
 8006a74:	40020058 	.word	0x40020058
 8006a78:	40020070 	.word	0x40020070
 8006a7c:	40020088 	.word	0x40020088
 8006a80:	400200a0 	.word	0x400200a0
 8006a84:	400200b8 	.word	0x400200b8
 8006a88:	40020410 	.word	0x40020410
 8006a8c:	40020428 	.word	0x40020428
 8006a90:	40020440 	.word	0x40020440
 8006a94:	40020458 	.word	0x40020458
 8006a98:	40020470 	.word	0x40020470
 8006a9c:	40020488 	.word	0x40020488
 8006aa0:	400204a0 	.word	0x400204a0
 8006aa4:	400204b8 	.word	0x400204b8
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	f003 0302 	and.w	r3, r3, #2
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	bf14      	ite	ne
 8006ab6:	2301      	movne	r3, #1
 8006ab8:	2300      	moveq	r3, #0
 8006aba:	b2db      	uxtb	r3, r3
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	f000 8087 	beq.w	8006bd0 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006ac6:	f003 031f 	and.w	r3, r3, #31
 8006aca:	2220      	movs	r2, #32
 8006acc:	409a      	lsls	r2, r3
 8006ace:	6a3b      	ldr	r3, [r7, #32]
 8006ad0:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006ad8:	b2db      	uxtb	r3, r3
 8006ada:	2b04      	cmp	r3, #4
 8006adc:	d139      	bne.n	8006b52 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	681a      	ldr	r2, [r3, #0]
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	f022 0216 	bic.w	r2, r2, #22
 8006aec:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	695a      	ldr	r2, [r3, #20]
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006afc:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d103      	bne.n	8006b0e <HAL_DMA_IRQHandler+0x736>
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d007      	beq.n	8006b1e <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	681a      	ldr	r2, [r3, #0]
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	f022 0208 	bic.w	r2, r2, #8
 8006b1c:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006b22:	f003 031f 	and.w	r3, r3, #31
 8006b26:	223f      	movs	r2, #63	; 0x3f
 8006b28:	409a      	lsls	r2, r3
 8006b2a:	6a3b      	ldr	r3, [r7, #32]
 8006b2c:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	2201      	movs	r2, #1
 8006b32:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	2200      	movs	r2, #0
 8006b3a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          if(hdma->XferAbortCallback != NULL)
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	f000 8382 	beq.w	800724c <HAL_DMA_IRQHandler+0xe74>
          {
            hdma->XferAbortCallback(hdma);
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006b4c:	6878      	ldr	r0, [r7, #4]
 8006b4e:	4798      	blx	r3
          }
          return;
 8006b50:	e37c      	b.n	800724c <HAL_DMA_IRQHandler+0xe74>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d018      	beq.n	8006b92 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d108      	bne.n	8006b80 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d02c      	beq.n	8006bd0 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b7a:	6878      	ldr	r0, [r7, #4]
 8006b7c:	4798      	blx	r3
 8006b7e:	e027      	b.n	8006bd0 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d023      	beq.n	8006bd0 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006b8c:	6878      	ldr	r0, [r7, #4]
 8006b8e:	4798      	blx	r3
 8006b90:	e01e      	b.n	8006bd0 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d10f      	bne.n	8006bc0 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	681a      	ldr	r2, [r3, #0]
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	f022 0210 	bic.w	r2, r2, #16
 8006bae:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	2201      	movs	r2, #1
 8006bb4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	2200      	movs	r2, #0
 8006bbc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d003      	beq.n	8006bd0 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006bcc:	6878      	ldr	r0, [r7, #4]
 8006bce:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	f000 833e 	beq.w	8007256 <HAL_DMA_IRQHandler+0xe7e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006bde:	f003 0301 	and.w	r3, r3, #1
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	f000 8088 	beq.w	8006cf8 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	2204      	movs	r2, #4
 8006bec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	4a89      	ldr	r2, [pc, #548]	; (8006e1c <HAL_DMA_IRQHandler+0xa44>)
 8006bf6:	4293      	cmp	r3, r2
 8006bf8:	d04a      	beq.n	8006c90 <HAL_DMA_IRQHandler+0x8b8>
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	4a88      	ldr	r2, [pc, #544]	; (8006e20 <HAL_DMA_IRQHandler+0xa48>)
 8006c00:	4293      	cmp	r3, r2
 8006c02:	d045      	beq.n	8006c90 <HAL_DMA_IRQHandler+0x8b8>
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	4a86      	ldr	r2, [pc, #536]	; (8006e24 <HAL_DMA_IRQHandler+0xa4c>)
 8006c0a:	4293      	cmp	r3, r2
 8006c0c:	d040      	beq.n	8006c90 <HAL_DMA_IRQHandler+0x8b8>
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	4a85      	ldr	r2, [pc, #532]	; (8006e28 <HAL_DMA_IRQHandler+0xa50>)
 8006c14:	4293      	cmp	r3, r2
 8006c16:	d03b      	beq.n	8006c90 <HAL_DMA_IRQHandler+0x8b8>
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	4a83      	ldr	r2, [pc, #524]	; (8006e2c <HAL_DMA_IRQHandler+0xa54>)
 8006c1e:	4293      	cmp	r3, r2
 8006c20:	d036      	beq.n	8006c90 <HAL_DMA_IRQHandler+0x8b8>
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	4a82      	ldr	r2, [pc, #520]	; (8006e30 <HAL_DMA_IRQHandler+0xa58>)
 8006c28:	4293      	cmp	r3, r2
 8006c2a:	d031      	beq.n	8006c90 <HAL_DMA_IRQHandler+0x8b8>
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	4a80      	ldr	r2, [pc, #512]	; (8006e34 <HAL_DMA_IRQHandler+0xa5c>)
 8006c32:	4293      	cmp	r3, r2
 8006c34:	d02c      	beq.n	8006c90 <HAL_DMA_IRQHandler+0x8b8>
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	4a7f      	ldr	r2, [pc, #508]	; (8006e38 <HAL_DMA_IRQHandler+0xa60>)
 8006c3c:	4293      	cmp	r3, r2
 8006c3e:	d027      	beq.n	8006c90 <HAL_DMA_IRQHandler+0x8b8>
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	4a7d      	ldr	r2, [pc, #500]	; (8006e3c <HAL_DMA_IRQHandler+0xa64>)
 8006c46:	4293      	cmp	r3, r2
 8006c48:	d022      	beq.n	8006c90 <HAL_DMA_IRQHandler+0x8b8>
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	4a7c      	ldr	r2, [pc, #496]	; (8006e40 <HAL_DMA_IRQHandler+0xa68>)
 8006c50:	4293      	cmp	r3, r2
 8006c52:	d01d      	beq.n	8006c90 <HAL_DMA_IRQHandler+0x8b8>
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	4a7a      	ldr	r2, [pc, #488]	; (8006e44 <HAL_DMA_IRQHandler+0xa6c>)
 8006c5a:	4293      	cmp	r3, r2
 8006c5c:	d018      	beq.n	8006c90 <HAL_DMA_IRQHandler+0x8b8>
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	4a79      	ldr	r2, [pc, #484]	; (8006e48 <HAL_DMA_IRQHandler+0xa70>)
 8006c64:	4293      	cmp	r3, r2
 8006c66:	d013      	beq.n	8006c90 <HAL_DMA_IRQHandler+0x8b8>
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	4a77      	ldr	r2, [pc, #476]	; (8006e4c <HAL_DMA_IRQHandler+0xa74>)
 8006c6e:	4293      	cmp	r3, r2
 8006c70:	d00e      	beq.n	8006c90 <HAL_DMA_IRQHandler+0x8b8>
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	4a76      	ldr	r2, [pc, #472]	; (8006e50 <HAL_DMA_IRQHandler+0xa78>)
 8006c78:	4293      	cmp	r3, r2
 8006c7a:	d009      	beq.n	8006c90 <HAL_DMA_IRQHandler+0x8b8>
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	4a74      	ldr	r2, [pc, #464]	; (8006e54 <HAL_DMA_IRQHandler+0xa7c>)
 8006c82:	4293      	cmp	r3, r2
 8006c84:	d004      	beq.n	8006c90 <HAL_DMA_IRQHandler+0x8b8>
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	4a73      	ldr	r2, [pc, #460]	; (8006e58 <HAL_DMA_IRQHandler+0xa80>)
 8006c8c:	4293      	cmp	r3, r2
 8006c8e:	d108      	bne.n	8006ca2 <HAL_DMA_IRQHandler+0x8ca>
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	681a      	ldr	r2, [r3, #0]
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	f022 0201 	bic.w	r2, r2, #1
 8006c9e:	601a      	str	r2, [r3, #0]
 8006ca0:	e007      	b.n	8006cb2 <HAL_DMA_IRQHandler+0x8da>
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	681a      	ldr	r2, [r3, #0]
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	f022 0201 	bic.w	r2, r2, #1
 8006cb0:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	3301      	adds	r3, #1
 8006cb6:	60fb      	str	r3, [r7, #12]
 8006cb8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006cba:	429a      	cmp	r2, r3
 8006cbc:	d307      	bcc.n	8006cce <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	f003 0301 	and.w	r3, r3, #1
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d1f2      	bne.n	8006cb2 <HAL_DMA_IRQHandler+0x8da>
 8006ccc:	e000      	b.n	8006cd0 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8006cce:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	f003 0301 	and.w	r3, r3, #1
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d004      	beq.n	8006ce8 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	2203      	movs	r2, #3
 8006ce2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8006ce6:	e003      	b.n	8006cf0 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	2201      	movs	r2, #1
 8006cec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	2200      	movs	r2, #0
 8006cf4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	f000 82aa 	beq.w	8007256 <HAL_DMA_IRQHandler+0xe7e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006d06:	6878      	ldr	r0, [r7, #4]
 8006d08:	4798      	blx	r3
 8006d0a:	e2a4      	b.n	8007256 <HAL_DMA_IRQHandler+0xe7e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	4a52      	ldr	r2, [pc, #328]	; (8006e5c <HAL_DMA_IRQHandler+0xa84>)
 8006d12:	4293      	cmp	r3, r2
 8006d14:	d04a      	beq.n	8006dac <HAL_DMA_IRQHandler+0x9d4>
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	4a51      	ldr	r2, [pc, #324]	; (8006e60 <HAL_DMA_IRQHandler+0xa88>)
 8006d1c:	4293      	cmp	r3, r2
 8006d1e:	d045      	beq.n	8006dac <HAL_DMA_IRQHandler+0x9d4>
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	4a4f      	ldr	r2, [pc, #316]	; (8006e64 <HAL_DMA_IRQHandler+0xa8c>)
 8006d26:	4293      	cmp	r3, r2
 8006d28:	d040      	beq.n	8006dac <HAL_DMA_IRQHandler+0x9d4>
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	4a4e      	ldr	r2, [pc, #312]	; (8006e68 <HAL_DMA_IRQHandler+0xa90>)
 8006d30:	4293      	cmp	r3, r2
 8006d32:	d03b      	beq.n	8006dac <HAL_DMA_IRQHandler+0x9d4>
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	4a4c      	ldr	r2, [pc, #304]	; (8006e6c <HAL_DMA_IRQHandler+0xa94>)
 8006d3a:	4293      	cmp	r3, r2
 8006d3c:	d036      	beq.n	8006dac <HAL_DMA_IRQHandler+0x9d4>
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	4a4b      	ldr	r2, [pc, #300]	; (8006e70 <HAL_DMA_IRQHandler+0xa98>)
 8006d44:	4293      	cmp	r3, r2
 8006d46:	d031      	beq.n	8006dac <HAL_DMA_IRQHandler+0x9d4>
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	4a49      	ldr	r2, [pc, #292]	; (8006e74 <HAL_DMA_IRQHandler+0xa9c>)
 8006d4e:	4293      	cmp	r3, r2
 8006d50:	d02c      	beq.n	8006dac <HAL_DMA_IRQHandler+0x9d4>
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	4a48      	ldr	r2, [pc, #288]	; (8006e78 <HAL_DMA_IRQHandler+0xaa0>)
 8006d58:	4293      	cmp	r3, r2
 8006d5a:	d027      	beq.n	8006dac <HAL_DMA_IRQHandler+0x9d4>
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	4a46      	ldr	r2, [pc, #280]	; (8006e7c <HAL_DMA_IRQHandler+0xaa4>)
 8006d62:	4293      	cmp	r3, r2
 8006d64:	d022      	beq.n	8006dac <HAL_DMA_IRQHandler+0x9d4>
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	4a45      	ldr	r2, [pc, #276]	; (8006e80 <HAL_DMA_IRQHandler+0xaa8>)
 8006d6c:	4293      	cmp	r3, r2
 8006d6e:	d01d      	beq.n	8006dac <HAL_DMA_IRQHandler+0x9d4>
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	4a43      	ldr	r2, [pc, #268]	; (8006e84 <HAL_DMA_IRQHandler+0xaac>)
 8006d76:	4293      	cmp	r3, r2
 8006d78:	d018      	beq.n	8006dac <HAL_DMA_IRQHandler+0x9d4>
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	4a42      	ldr	r2, [pc, #264]	; (8006e88 <HAL_DMA_IRQHandler+0xab0>)
 8006d80:	4293      	cmp	r3, r2
 8006d82:	d013      	beq.n	8006dac <HAL_DMA_IRQHandler+0x9d4>
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	4a40      	ldr	r2, [pc, #256]	; (8006e8c <HAL_DMA_IRQHandler+0xab4>)
 8006d8a:	4293      	cmp	r3, r2
 8006d8c:	d00e      	beq.n	8006dac <HAL_DMA_IRQHandler+0x9d4>
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	4a3f      	ldr	r2, [pc, #252]	; (8006e90 <HAL_DMA_IRQHandler+0xab8>)
 8006d94:	4293      	cmp	r3, r2
 8006d96:	d009      	beq.n	8006dac <HAL_DMA_IRQHandler+0x9d4>
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	4a3d      	ldr	r2, [pc, #244]	; (8006e94 <HAL_DMA_IRQHandler+0xabc>)
 8006d9e:	4293      	cmp	r3, r2
 8006da0:	d004      	beq.n	8006dac <HAL_DMA_IRQHandler+0x9d4>
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	4a3c      	ldr	r2, [pc, #240]	; (8006e98 <HAL_DMA_IRQHandler+0xac0>)
 8006da8:	4293      	cmp	r3, r2
 8006daa:	d101      	bne.n	8006db0 <HAL_DMA_IRQHandler+0x9d8>
 8006dac:	2301      	movs	r3, #1
 8006dae:	e000      	b.n	8006db2 <HAL_DMA_IRQHandler+0x9da>
 8006db0:	2300      	movs	r3, #0
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	f000 824f 	beq.w	8007256 <HAL_DMA_IRQHandler+0xe7e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006dc4:	f003 031f 	and.w	r3, r3, #31
 8006dc8:	2204      	movs	r2, #4
 8006dca:	409a      	lsls	r2, r3
 8006dcc:	697b      	ldr	r3, [r7, #20]
 8006dce:	4013      	ands	r3, r2
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	f000 80dd 	beq.w	8006f90 <HAL_DMA_IRQHandler+0xbb8>
 8006dd6:	693b      	ldr	r3, [r7, #16]
 8006dd8:	f003 0304 	and.w	r3, r3, #4
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	f000 80d7 	beq.w	8006f90 <HAL_DMA_IRQHandler+0xbb8>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006de6:	f003 031f 	and.w	r3, r3, #31
 8006dea:	2204      	movs	r2, #4
 8006dec:	409a      	lsls	r2, r3
 8006dee:	69fb      	ldr	r3, [r7, #28]
 8006df0:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006df2:	693b      	ldr	r3, [r7, #16]
 8006df4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d059      	beq.n	8006eb0 <HAL_DMA_IRQHandler+0xad8>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8006dfc:	693b      	ldr	r3, [r7, #16]
 8006dfe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d14a      	bne.n	8006e9c <HAL_DMA_IRQHandler+0xac4>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	f000 8220 	beq.w	8007250 <HAL_DMA_IRQHandler+0xe78>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006e14:	6878      	ldr	r0, [r7, #4]
 8006e16:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006e18:	e21a      	b.n	8007250 <HAL_DMA_IRQHandler+0xe78>
 8006e1a:	bf00      	nop
 8006e1c:	40020010 	.word	0x40020010
 8006e20:	40020028 	.word	0x40020028
 8006e24:	40020040 	.word	0x40020040
 8006e28:	40020058 	.word	0x40020058
 8006e2c:	40020070 	.word	0x40020070
 8006e30:	40020088 	.word	0x40020088
 8006e34:	400200a0 	.word	0x400200a0
 8006e38:	400200b8 	.word	0x400200b8
 8006e3c:	40020410 	.word	0x40020410
 8006e40:	40020428 	.word	0x40020428
 8006e44:	40020440 	.word	0x40020440
 8006e48:	40020458 	.word	0x40020458
 8006e4c:	40020470 	.word	0x40020470
 8006e50:	40020488 	.word	0x40020488
 8006e54:	400204a0 	.word	0x400204a0
 8006e58:	400204b8 	.word	0x400204b8
 8006e5c:	48022c08 	.word	0x48022c08
 8006e60:	48022c1c 	.word	0x48022c1c
 8006e64:	48022c30 	.word	0x48022c30
 8006e68:	48022c44 	.word	0x48022c44
 8006e6c:	48022c58 	.word	0x48022c58
 8006e70:	48022c6c 	.word	0x48022c6c
 8006e74:	48022c80 	.word	0x48022c80
 8006e78:	48022c94 	.word	0x48022c94
 8006e7c:	58025408 	.word	0x58025408
 8006e80:	5802541c 	.word	0x5802541c
 8006e84:	58025430 	.word	0x58025430
 8006e88:	58025444 	.word	0x58025444
 8006e8c:	58025458 	.word	0x58025458
 8006e90:	5802546c 	.word	0x5802546c
 8006e94:	58025480 	.word	0x58025480
 8006e98:	58025494 	.word	0x58025494
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	f000 81d5 	beq.w	8007250 <HAL_DMA_IRQHandler+0xe78>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006eaa:	6878      	ldr	r0, [r7, #4]
 8006eac:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006eae:	e1cf      	b.n	8007250 <HAL_DMA_IRQHandler+0xe78>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8006eb0:	693b      	ldr	r3, [r7, #16]
 8006eb2:	f003 0320 	and.w	r3, r3, #32
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d160      	bne.n	8006f7c <HAL_DMA_IRQHandler+0xba4>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	4a7f      	ldr	r2, [pc, #508]	; (80070bc <HAL_DMA_IRQHandler+0xce4>)
 8006ec0:	4293      	cmp	r3, r2
 8006ec2:	d04a      	beq.n	8006f5a <HAL_DMA_IRQHandler+0xb82>
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	4a7d      	ldr	r2, [pc, #500]	; (80070c0 <HAL_DMA_IRQHandler+0xce8>)
 8006eca:	4293      	cmp	r3, r2
 8006ecc:	d045      	beq.n	8006f5a <HAL_DMA_IRQHandler+0xb82>
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	4a7c      	ldr	r2, [pc, #496]	; (80070c4 <HAL_DMA_IRQHandler+0xcec>)
 8006ed4:	4293      	cmp	r3, r2
 8006ed6:	d040      	beq.n	8006f5a <HAL_DMA_IRQHandler+0xb82>
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	4a7a      	ldr	r2, [pc, #488]	; (80070c8 <HAL_DMA_IRQHandler+0xcf0>)
 8006ede:	4293      	cmp	r3, r2
 8006ee0:	d03b      	beq.n	8006f5a <HAL_DMA_IRQHandler+0xb82>
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	4a79      	ldr	r2, [pc, #484]	; (80070cc <HAL_DMA_IRQHandler+0xcf4>)
 8006ee8:	4293      	cmp	r3, r2
 8006eea:	d036      	beq.n	8006f5a <HAL_DMA_IRQHandler+0xb82>
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	4a77      	ldr	r2, [pc, #476]	; (80070d0 <HAL_DMA_IRQHandler+0xcf8>)
 8006ef2:	4293      	cmp	r3, r2
 8006ef4:	d031      	beq.n	8006f5a <HAL_DMA_IRQHandler+0xb82>
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	4a76      	ldr	r2, [pc, #472]	; (80070d4 <HAL_DMA_IRQHandler+0xcfc>)
 8006efc:	4293      	cmp	r3, r2
 8006efe:	d02c      	beq.n	8006f5a <HAL_DMA_IRQHandler+0xb82>
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	4a74      	ldr	r2, [pc, #464]	; (80070d8 <HAL_DMA_IRQHandler+0xd00>)
 8006f06:	4293      	cmp	r3, r2
 8006f08:	d027      	beq.n	8006f5a <HAL_DMA_IRQHandler+0xb82>
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	4a73      	ldr	r2, [pc, #460]	; (80070dc <HAL_DMA_IRQHandler+0xd04>)
 8006f10:	4293      	cmp	r3, r2
 8006f12:	d022      	beq.n	8006f5a <HAL_DMA_IRQHandler+0xb82>
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	4a71      	ldr	r2, [pc, #452]	; (80070e0 <HAL_DMA_IRQHandler+0xd08>)
 8006f1a:	4293      	cmp	r3, r2
 8006f1c:	d01d      	beq.n	8006f5a <HAL_DMA_IRQHandler+0xb82>
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	4a70      	ldr	r2, [pc, #448]	; (80070e4 <HAL_DMA_IRQHandler+0xd0c>)
 8006f24:	4293      	cmp	r3, r2
 8006f26:	d018      	beq.n	8006f5a <HAL_DMA_IRQHandler+0xb82>
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	4a6e      	ldr	r2, [pc, #440]	; (80070e8 <HAL_DMA_IRQHandler+0xd10>)
 8006f2e:	4293      	cmp	r3, r2
 8006f30:	d013      	beq.n	8006f5a <HAL_DMA_IRQHandler+0xb82>
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	4a6d      	ldr	r2, [pc, #436]	; (80070ec <HAL_DMA_IRQHandler+0xd14>)
 8006f38:	4293      	cmp	r3, r2
 8006f3a:	d00e      	beq.n	8006f5a <HAL_DMA_IRQHandler+0xb82>
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	4a6b      	ldr	r2, [pc, #428]	; (80070f0 <HAL_DMA_IRQHandler+0xd18>)
 8006f42:	4293      	cmp	r3, r2
 8006f44:	d009      	beq.n	8006f5a <HAL_DMA_IRQHandler+0xb82>
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	4a6a      	ldr	r2, [pc, #424]	; (80070f4 <HAL_DMA_IRQHandler+0xd1c>)
 8006f4c:	4293      	cmp	r3, r2
 8006f4e:	d004      	beq.n	8006f5a <HAL_DMA_IRQHandler+0xb82>
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	4a68      	ldr	r2, [pc, #416]	; (80070f8 <HAL_DMA_IRQHandler+0xd20>)
 8006f56:	4293      	cmp	r3, r2
 8006f58:	d108      	bne.n	8006f6c <HAL_DMA_IRQHandler+0xb94>
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	681a      	ldr	r2, [r3, #0]
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	f022 0208 	bic.w	r2, r2, #8
 8006f68:	601a      	str	r2, [r3, #0]
 8006f6a:	e007      	b.n	8006f7c <HAL_DMA_IRQHandler+0xba4>
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	681a      	ldr	r2, [r3, #0]
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	f022 0204 	bic.w	r2, r2, #4
 8006f7a:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	f000 8165 	beq.w	8007250 <HAL_DMA_IRQHandler+0xe78>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f8a:	6878      	ldr	r0, [r7, #4]
 8006f8c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006f8e:	e15f      	b.n	8007250 <HAL_DMA_IRQHandler+0xe78>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006f94:	f003 031f 	and.w	r3, r3, #31
 8006f98:	2202      	movs	r2, #2
 8006f9a:	409a      	lsls	r2, r3
 8006f9c:	697b      	ldr	r3, [r7, #20]
 8006f9e:	4013      	ands	r3, r2
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	f000 80c5 	beq.w	8007130 <HAL_DMA_IRQHandler+0xd58>
 8006fa6:	693b      	ldr	r3, [r7, #16]
 8006fa8:	f003 0302 	and.w	r3, r3, #2
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	f000 80bf 	beq.w	8007130 <HAL_DMA_IRQHandler+0xd58>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006fb6:	f003 031f 	and.w	r3, r3, #31
 8006fba:	2202      	movs	r2, #2
 8006fbc:	409a      	lsls	r2, r3
 8006fbe:	69fb      	ldr	r3, [r7, #28]
 8006fc0:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006fc2:	693b      	ldr	r3, [r7, #16]
 8006fc4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d018      	beq.n	8006ffe <HAL_DMA_IRQHandler+0xc26>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8006fcc:	693b      	ldr	r3, [r7, #16]
 8006fce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d109      	bne.n	8006fea <HAL_DMA_IRQHandler+0xc12>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	f000 813a 	beq.w	8007254 <HAL_DMA_IRQHandler+0xe7c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006fe4:	6878      	ldr	r0, [r7, #4]
 8006fe6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006fe8:	e134      	b.n	8007254 <HAL_DMA_IRQHandler+0xe7c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	f000 8130 	beq.w	8007254 <HAL_DMA_IRQHandler+0xe7c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ff8:	6878      	ldr	r0, [r7, #4]
 8006ffa:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006ffc:	e12a      	b.n	8007254 <HAL_DMA_IRQHandler+0xe7c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8006ffe:	693b      	ldr	r3, [r7, #16]
 8007000:	f003 0320 	and.w	r3, r3, #32
 8007004:	2b00      	cmp	r3, #0
 8007006:	f040 8089 	bne.w	800711c <HAL_DMA_IRQHandler+0xd44>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	4a2b      	ldr	r2, [pc, #172]	; (80070bc <HAL_DMA_IRQHandler+0xce4>)
 8007010:	4293      	cmp	r3, r2
 8007012:	d04a      	beq.n	80070aa <HAL_DMA_IRQHandler+0xcd2>
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	4a29      	ldr	r2, [pc, #164]	; (80070c0 <HAL_DMA_IRQHandler+0xce8>)
 800701a:	4293      	cmp	r3, r2
 800701c:	d045      	beq.n	80070aa <HAL_DMA_IRQHandler+0xcd2>
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	4a28      	ldr	r2, [pc, #160]	; (80070c4 <HAL_DMA_IRQHandler+0xcec>)
 8007024:	4293      	cmp	r3, r2
 8007026:	d040      	beq.n	80070aa <HAL_DMA_IRQHandler+0xcd2>
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	4a26      	ldr	r2, [pc, #152]	; (80070c8 <HAL_DMA_IRQHandler+0xcf0>)
 800702e:	4293      	cmp	r3, r2
 8007030:	d03b      	beq.n	80070aa <HAL_DMA_IRQHandler+0xcd2>
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	4a25      	ldr	r2, [pc, #148]	; (80070cc <HAL_DMA_IRQHandler+0xcf4>)
 8007038:	4293      	cmp	r3, r2
 800703a:	d036      	beq.n	80070aa <HAL_DMA_IRQHandler+0xcd2>
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	4a23      	ldr	r2, [pc, #140]	; (80070d0 <HAL_DMA_IRQHandler+0xcf8>)
 8007042:	4293      	cmp	r3, r2
 8007044:	d031      	beq.n	80070aa <HAL_DMA_IRQHandler+0xcd2>
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	4a22      	ldr	r2, [pc, #136]	; (80070d4 <HAL_DMA_IRQHandler+0xcfc>)
 800704c:	4293      	cmp	r3, r2
 800704e:	d02c      	beq.n	80070aa <HAL_DMA_IRQHandler+0xcd2>
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	4a20      	ldr	r2, [pc, #128]	; (80070d8 <HAL_DMA_IRQHandler+0xd00>)
 8007056:	4293      	cmp	r3, r2
 8007058:	d027      	beq.n	80070aa <HAL_DMA_IRQHandler+0xcd2>
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	4a1f      	ldr	r2, [pc, #124]	; (80070dc <HAL_DMA_IRQHandler+0xd04>)
 8007060:	4293      	cmp	r3, r2
 8007062:	d022      	beq.n	80070aa <HAL_DMA_IRQHandler+0xcd2>
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	4a1d      	ldr	r2, [pc, #116]	; (80070e0 <HAL_DMA_IRQHandler+0xd08>)
 800706a:	4293      	cmp	r3, r2
 800706c:	d01d      	beq.n	80070aa <HAL_DMA_IRQHandler+0xcd2>
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	4a1c      	ldr	r2, [pc, #112]	; (80070e4 <HAL_DMA_IRQHandler+0xd0c>)
 8007074:	4293      	cmp	r3, r2
 8007076:	d018      	beq.n	80070aa <HAL_DMA_IRQHandler+0xcd2>
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	4a1a      	ldr	r2, [pc, #104]	; (80070e8 <HAL_DMA_IRQHandler+0xd10>)
 800707e:	4293      	cmp	r3, r2
 8007080:	d013      	beq.n	80070aa <HAL_DMA_IRQHandler+0xcd2>
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	4a19      	ldr	r2, [pc, #100]	; (80070ec <HAL_DMA_IRQHandler+0xd14>)
 8007088:	4293      	cmp	r3, r2
 800708a:	d00e      	beq.n	80070aa <HAL_DMA_IRQHandler+0xcd2>
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	4a17      	ldr	r2, [pc, #92]	; (80070f0 <HAL_DMA_IRQHandler+0xd18>)
 8007092:	4293      	cmp	r3, r2
 8007094:	d009      	beq.n	80070aa <HAL_DMA_IRQHandler+0xcd2>
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	4a16      	ldr	r2, [pc, #88]	; (80070f4 <HAL_DMA_IRQHandler+0xd1c>)
 800709c:	4293      	cmp	r3, r2
 800709e:	d004      	beq.n	80070aa <HAL_DMA_IRQHandler+0xcd2>
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	4a14      	ldr	r2, [pc, #80]	; (80070f8 <HAL_DMA_IRQHandler+0xd20>)
 80070a6:	4293      	cmp	r3, r2
 80070a8:	d128      	bne.n	80070fc <HAL_DMA_IRQHandler+0xd24>
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	681a      	ldr	r2, [r3, #0]
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	f022 0214 	bic.w	r2, r2, #20
 80070b8:	601a      	str	r2, [r3, #0]
 80070ba:	e027      	b.n	800710c <HAL_DMA_IRQHandler+0xd34>
 80070bc:	40020010 	.word	0x40020010
 80070c0:	40020028 	.word	0x40020028
 80070c4:	40020040 	.word	0x40020040
 80070c8:	40020058 	.word	0x40020058
 80070cc:	40020070 	.word	0x40020070
 80070d0:	40020088 	.word	0x40020088
 80070d4:	400200a0 	.word	0x400200a0
 80070d8:	400200b8 	.word	0x400200b8
 80070dc:	40020410 	.word	0x40020410
 80070e0:	40020428 	.word	0x40020428
 80070e4:	40020440 	.word	0x40020440
 80070e8:	40020458 	.word	0x40020458
 80070ec:	40020470 	.word	0x40020470
 80070f0:	40020488 	.word	0x40020488
 80070f4:	400204a0 	.word	0x400204a0
 80070f8:	400204b8 	.word	0x400204b8
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	681a      	ldr	r2, [r3, #0]
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	f022 020a 	bic.w	r2, r2, #10
 800710a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	2201      	movs	r2, #1
 8007110:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	2200      	movs	r2, #0
 8007118:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007120:	2b00      	cmp	r3, #0
 8007122:	f000 8097 	beq.w	8007254 <HAL_DMA_IRQHandler+0xe7c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800712a:	6878      	ldr	r0, [r7, #4]
 800712c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800712e:	e091      	b.n	8007254 <HAL_DMA_IRQHandler+0xe7c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007134:	f003 031f 	and.w	r3, r3, #31
 8007138:	2208      	movs	r2, #8
 800713a:	409a      	lsls	r2, r3
 800713c:	697b      	ldr	r3, [r7, #20]
 800713e:	4013      	ands	r3, r2
 8007140:	2b00      	cmp	r3, #0
 8007142:	f000 8088 	beq.w	8007256 <HAL_DMA_IRQHandler+0xe7e>
 8007146:	693b      	ldr	r3, [r7, #16]
 8007148:	f003 0308 	and.w	r3, r3, #8
 800714c:	2b00      	cmp	r3, #0
 800714e:	f000 8082 	beq.w	8007256 <HAL_DMA_IRQHandler+0xe7e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	4a41      	ldr	r2, [pc, #260]	; (800725c <HAL_DMA_IRQHandler+0xe84>)
 8007158:	4293      	cmp	r3, r2
 800715a:	d04a      	beq.n	80071f2 <HAL_DMA_IRQHandler+0xe1a>
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	4a3f      	ldr	r2, [pc, #252]	; (8007260 <HAL_DMA_IRQHandler+0xe88>)
 8007162:	4293      	cmp	r3, r2
 8007164:	d045      	beq.n	80071f2 <HAL_DMA_IRQHandler+0xe1a>
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	4a3e      	ldr	r2, [pc, #248]	; (8007264 <HAL_DMA_IRQHandler+0xe8c>)
 800716c:	4293      	cmp	r3, r2
 800716e:	d040      	beq.n	80071f2 <HAL_DMA_IRQHandler+0xe1a>
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	4a3c      	ldr	r2, [pc, #240]	; (8007268 <HAL_DMA_IRQHandler+0xe90>)
 8007176:	4293      	cmp	r3, r2
 8007178:	d03b      	beq.n	80071f2 <HAL_DMA_IRQHandler+0xe1a>
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	4a3b      	ldr	r2, [pc, #236]	; (800726c <HAL_DMA_IRQHandler+0xe94>)
 8007180:	4293      	cmp	r3, r2
 8007182:	d036      	beq.n	80071f2 <HAL_DMA_IRQHandler+0xe1a>
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	4a39      	ldr	r2, [pc, #228]	; (8007270 <HAL_DMA_IRQHandler+0xe98>)
 800718a:	4293      	cmp	r3, r2
 800718c:	d031      	beq.n	80071f2 <HAL_DMA_IRQHandler+0xe1a>
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	4a38      	ldr	r2, [pc, #224]	; (8007274 <HAL_DMA_IRQHandler+0xe9c>)
 8007194:	4293      	cmp	r3, r2
 8007196:	d02c      	beq.n	80071f2 <HAL_DMA_IRQHandler+0xe1a>
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	4a36      	ldr	r2, [pc, #216]	; (8007278 <HAL_DMA_IRQHandler+0xea0>)
 800719e:	4293      	cmp	r3, r2
 80071a0:	d027      	beq.n	80071f2 <HAL_DMA_IRQHandler+0xe1a>
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	4a35      	ldr	r2, [pc, #212]	; (800727c <HAL_DMA_IRQHandler+0xea4>)
 80071a8:	4293      	cmp	r3, r2
 80071aa:	d022      	beq.n	80071f2 <HAL_DMA_IRQHandler+0xe1a>
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	4a33      	ldr	r2, [pc, #204]	; (8007280 <HAL_DMA_IRQHandler+0xea8>)
 80071b2:	4293      	cmp	r3, r2
 80071b4:	d01d      	beq.n	80071f2 <HAL_DMA_IRQHandler+0xe1a>
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	4a32      	ldr	r2, [pc, #200]	; (8007284 <HAL_DMA_IRQHandler+0xeac>)
 80071bc:	4293      	cmp	r3, r2
 80071be:	d018      	beq.n	80071f2 <HAL_DMA_IRQHandler+0xe1a>
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	4a30      	ldr	r2, [pc, #192]	; (8007288 <HAL_DMA_IRQHandler+0xeb0>)
 80071c6:	4293      	cmp	r3, r2
 80071c8:	d013      	beq.n	80071f2 <HAL_DMA_IRQHandler+0xe1a>
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	4a2f      	ldr	r2, [pc, #188]	; (800728c <HAL_DMA_IRQHandler+0xeb4>)
 80071d0:	4293      	cmp	r3, r2
 80071d2:	d00e      	beq.n	80071f2 <HAL_DMA_IRQHandler+0xe1a>
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	4a2d      	ldr	r2, [pc, #180]	; (8007290 <HAL_DMA_IRQHandler+0xeb8>)
 80071da:	4293      	cmp	r3, r2
 80071dc:	d009      	beq.n	80071f2 <HAL_DMA_IRQHandler+0xe1a>
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	4a2c      	ldr	r2, [pc, #176]	; (8007294 <HAL_DMA_IRQHandler+0xebc>)
 80071e4:	4293      	cmp	r3, r2
 80071e6:	d004      	beq.n	80071f2 <HAL_DMA_IRQHandler+0xe1a>
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	4a2a      	ldr	r2, [pc, #168]	; (8007298 <HAL_DMA_IRQHandler+0xec0>)
 80071ee:	4293      	cmp	r3, r2
 80071f0:	d108      	bne.n	8007204 <HAL_DMA_IRQHandler+0xe2c>
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	681a      	ldr	r2, [r3, #0]
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	f022 021c 	bic.w	r2, r2, #28
 8007200:	601a      	str	r2, [r3, #0]
 8007202:	e007      	b.n	8007214 <HAL_DMA_IRQHandler+0xe3c>
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	681a      	ldr	r2, [r3, #0]
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	f022 020e 	bic.w	r2, r2, #14
 8007212:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007218:	f003 031f 	and.w	r3, r3, #31
 800721c:	2201      	movs	r2, #1
 800721e:	409a      	lsls	r2, r3
 8007220:	69fb      	ldr	r3, [r7, #28]
 8007222:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	2201      	movs	r2, #1
 8007228:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	2201      	movs	r2, #1
 800722e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	2200      	movs	r2, #0
 8007236:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if (hdma->XferErrorCallback != NULL)
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800723e:	2b00      	cmp	r3, #0
 8007240:	d009      	beq.n	8007256 <HAL_DMA_IRQHandler+0xe7e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007246:	6878      	ldr	r0, [r7, #4]
 8007248:	4798      	blx	r3
 800724a:	e004      	b.n	8007256 <HAL_DMA_IRQHandler+0xe7e>
          return;
 800724c:	bf00      	nop
 800724e:	e002      	b.n	8007256 <HAL_DMA_IRQHandler+0xe7e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007250:	bf00      	nop
 8007252:	e000      	b.n	8007256 <HAL_DMA_IRQHandler+0xe7e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007254:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8007256:	3728      	adds	r7, #40	; 0x28
 8007258:	46bd      	mov	sp, r7
 800725a:	bd80      	pop	{r7, pc}
 800725c:	40020010 	.word	0x40020010
 8007260:	40020028 	.word	0x40020028
 8007264:	40020040 	.word	0x40020040
 8007268:	40020058 	.word	0x40020058
 800726c:	40020070 	.word	0x40020070
 8007270:	40020088 	.word	0x40020088
 8007274:	400200a0 	.word	0x400200a0
 8007278:	400200b8 	.word	0x400200b8
 800727c:	40020410 	.word	0x40020410
 8007280:	40020428 	.word	0x40020428
 8007284:	40020440 	.word	0x40020440
 8007288:	40020458 	.word	0x40020458
 800728c:	40020470 	.word	0x40020470
 8007290:	40020488 	.word	0x40020488
 8007294:	400204a0 	.word	0x400204a0
 8007298:	400204b8 	.word	0x400204b8

0800729c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800729c:	b480      	push	{r7}
 800729e:	b087      	sub	sp, #28
 80072a0:	af00      	add	r7, sp, #0
 80072a2:	60f8      	str	r0, [r7, #12]
 80072a4:	60b9      	str	r1, [r7, #8]
 80072a6:	607a      	str	r2, [r7, #4]
 80072a8:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80072ae:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80072b4:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	4a7f      	ldr	r2, [pc, #508]	; (80074b8 <DMA_SetConfig+0x21c>)
 80072bc:	4293      	cmp	r3, r2
 80072be:	d072      	beq.n	80073a6 <DMA_SetConfig+0x10a>
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	4a7d      	ldr	r2, [pc, #500]	; (80074bc <DMA_SetConfig+0x220>)
 80072c6:	4293      	cmp	r3, r2
 80072c8:	d06d      	beq.n	80073a6 <DMA_SetConfig+0x10a>
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	4a7c      	ldr	r2, [pc, #496]	; (80074c0 <DMA_SetConfig+0x224>)
 80072d0:	4293      	cmp	r3, r2
 80072d2:	d068      	beq.n	80073a6 <DMA_SetConfig+0x10a>
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	4a7a      	ldr	r2, [pc, #488]	; (80074c4 <DMA_SetConfig+0x228>)
 80072da:	4293      	cmp	r3, r2
 80072dc:	d063      	beq.n	80073a6 <DMA_SetConfig+0x10a>
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	4a79      	ldr	r2, [pc, #484]	; (80074c8 <DMA_SetConfig+0x22c>)
 80072e4:	4293      	cmp	r3, r2
 80072e6:	d05e      	beq.n	80073a6 <DMA_SetConfig+0x10a>
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	4a77      	ldr	r2, [pc, #476]	; (80074cc <DMA_SetConfig+0x230>)
 80072ee:	4293      	cmp	r3, r2
 80072f0:	d059      	beq.n	80073a6 <DMA_SetConfig+0x10a>
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	4a76      	ldr	r2, [pc, #472]	; (80074d0 <DMA_SetConfig+0x234>)
 80072f8:	4293      	cmp	r3, r2
 80072fa:	d054      	beq.n	80073a6 <DMA_SetConfig+0x10a>
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	4a74      	ldr	r2, [pc, #464]	; (80074d4 <DMA_SetConfig+0x238>)
 8007302:	4293      	cmp	r3, r2
 8007304:	d04f      	beq.n	80073a6 <DMA_SetConfig+0x10a>
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	4a73      	ldr	r2, [pc, #460]	; (80074d8 <DMA_SetConfig+0x23c>)
 800730c:	4293      	cmp	r3, r2
 800730e:	d04a      	beq.n	80073a6 <DMA_SetConfig+0x10a>
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	4a71      	ldr	r2, [pc, #452]	; (80074dc <DMA_SetConfig+0x240>)
 8007316:	4293      	cmp	r3, r2
 8007318:	d045      	beq.n	80073a6 <DMA_SetConfig+0x10a>
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	4a70      	ldr	r2, [pc, #448]	; (80074e0 <DMA_SetConfig+0x244>)
 8007320:	4293      	cmp	r3, r2
 8007322:	d040      	beq.n	80073a6 <DMA_SetConfig+0x10a>
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	4a6e      	ldr	r2, [pc, #440]	; (80074e4 <DMA_SetConfig+0x248>)
 800732a:	4293      	cmp	r3, r2
 800732c:	d03b      	beq.n	80073a6 <DMA_SetConfig+0x10a>
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	4a6d      	ldr	r2, [pc, #436]	; (80074e8 <DMA_SetConfig+0x24c>)
 8007334:	4293      	cmp	r3, r2
 8007336:	d036      	beq.n	80073a6 <DMA_SetConfig+0x10a>
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	4a6b      	ldr	r2, [pc, #428]	; (80074ec <DMA_SetConfig+0x250>)
 800733e:	4293      	cmp	r3, r2
 8007340:	d031      	beq.n	80073a6 <DMA_SetConfig+0x10a>
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	4a6a      	ldr	r2, [pc, #424]	; (80074f0 <DMA_SetConfig+0x254>)
 8007348:	4293      	cmp	r3, r2
 800734a:	d02c      	beq.n	80073a6 <DMA_SetConfig+0x10a>
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	4a68      	ldr	r2, [pc, #416]	; (80074f4 <DMA_SetConfig+0x258>)
 8007352:	4293      	cmp	r3, r2
 8007354:	d027      	beq.n	80073a6 <DMA_SetConfig+0x10a>
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	4a67      	ldr	r2, [pc, #412]	; (80074f8 <DMA_SetConfig+0x25c>)
 800735c:	4293      	cmp	r3, r2
 800735e:	d022      	beq.n	80073a6 <DMA_SetConfig+0x10a>
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	4a65      	ldr	r2, [pc, #404]	; (80074fc <DMA_SetConfig+0x260>)
 8007366:	4293      	cmp	r3, r2
 8007368:	d01d      	beq.n	80073a6 <DMA_SetConfig+0x10a>
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	4a64      	ldr	r2, [pc, #400]	; (8007500 <DMA_SetConfig+0x264>)
 8007370:	4293      	cmp	r3, r2
 8007372:	d018      	beq.n	80073a6 <DMA_SetConfig+0x10a>
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	4a62      	ldr	r2, [pc, #392]	; (8007504 <DMA_SetConfig+0x268>)
 800737a:	4293      	cmp	r3, r2
 800737c:	d013      	beq.n	80073a6 <DMA_SetConfig+0x10a>
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	4a61      	ldr	r2, [pc, #388]	; (8007508 <DMA_SetConfig+0x26c>)
 8007384:	4293      	cmp	r3, r2
 8007386:	d00e      	beq.n	80073a6 <DMA_SetConfig+0x10a>
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	4a5f      	ldr	r2, [pc, #380]	; (800750c <DMA_SetConfig+0x270>)
 800738e:	4293      	cmp	r3, r2
 8007390:	d009      	beq.n	80073a6 <DMA_SetConfig+0x10a>
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	4a5e      	ldr	r2, [pc, #376]	; (8007510 <DMA_SetConfig+0x274>)
 8007398:	4293      	cmp	r3, r2
 800739a:	d004      	beq.n	80073a6 <DMA_SetConfig+0x10a>
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	4a5c      	ldr	r2, [pc, #368]	; (8007514 <DMA_SetConfig+0x278>)
 80073a2:	4293      	cmp	r3, r2
 80073a4:	d101      	bne.n	80073aa <DMA_SetConfig+0x10e>
 80073a6:	2301      	movs	r3, #1
 80073a8:	e000      	b.n	80073ac <DMA_SetConfig+0x110>
 80073aa:	2300      	movs	r3, #0
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d00d      	beq.n	80073cc <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80073b4:	68fa      	ldr	r2, [r7, #12]
 80073b6:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80073b8:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d004      	beq.n	80073cc <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80073c6:	68fa      	ldr	r2, [r7, #12]
 80073c8:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80073ca:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	4a39      	ldr	r2, [pc, #228]	; (80074b8 <DMA_SetConfig+0x21c>)
 80073d2:	4293      	cmp	r3, r2
 80073d4:	d04a      	beq.n	800746c <DMA_SetConfig+0x1d0>
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	4a38      	ldr	r2, [pc, #224]	; (80074bc <DMA_SetConfig+0x220>)
 80073dc:	4293      	cmp	r3, r2
 80073de:	d045      	beq.n	800746c <DMA_SetConfig+0x1d0>
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	4a36      	ldr	r2, [pc, #216]	; (80074c0 <DMA_SetConfig+0x224>)
 80073e6:	4293      	cmp	r3, r2
 80073e8:	d040      	beq.n	800746c <DMA_SetConfig+0x1d0>
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	4a35      	ldr	r2, [pc, #212]	; (80074c4 <DMA_SetConfig+0x228>)
 80073f0:	4293      	cmp	r3, r2
 80073f2:	d03b      	beq.n	800746c <DMA_SetConfig+0x1d0>
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	4a33      	ldr	r2, [pc, #204]	; (80074c8 <DMA_SetConfig+0x22c>)
 80073fa:	4293      	cmp	r3, r2
 80073fc:	d036      	beq.n	800746c <DMA_SetConfig+0x1d0>
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	4a32      	ldr	r2, [pc, #200]	; (80074cc <DMA_SetConfig+0x230>)
 8007404:	4293      	cmp	r3, r2
 8007406:	d031      	beq.n	800746c <DMA_SetConfig+0x1d0>
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	4a30      	ldr	r2, [pc, #192]	; (80074d0 <DMA_SetConfig+0x234>)
 800740e:	4293      	cmp	r3, r2
 8007410:	d02c      	beq.n	800746c <DMA_SetConfig+0x1d0>
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	4a2f      	ldr	r2, [pc, #188]	; (80074d4 <DMA_SetConfig+0x238>)
 8007418:	4293      	cmp	r3, r2
 800741a:	d027      	beq.n	800746c <DMA_SetConfig+0x1d0>
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	4a2d      	ldr	r2, [pc, #180]	; (80074d8 <DMA_SetConfig+0x23c>)
 8007422:	4293      	cmp	r3, r2
 8007424:	d022      	beq.n	800746c <DMA_SetConfig+0x1d0>
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	4a2c      	ldr	r2, [pc, #176]	; (80074dc <DMA_SetConfig+0x240>)
 800742c:	4293      	cmp	r3, r2
 800742e:	d01d      	beq.n	800746c <DMA_SetConfig+0x1d0>
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	4a2a      	ldr	r2, [pc, #168]	; (80074e0 <DMA_SetConfig+0x244>)
 8007436:	4293      	cmp	r3, r2
 8007438:	d018      	beq.n	800746c <DMA_SetConfig+0x1d0>
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	4a29      	ldr	r2, [pc, #164]	; (80074e4 <DMA_SetConfig+0x248>)
 8007440:	4293      	cmp	r3, r2
 8007442:	d013      	beq.n	800746c <DMA_SetConfig+0x1d0>
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	4a27      	ldr	r2, [pc, #156]	; (80074e8 <DMA_SetConfig+0x24c>)
 800744a:	4293      	cmp	r3, r2
 800744c:	d00e      	beq.n	800746c <DMA_SetConfig+0x1d0>
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	4a26      	ldr	r2, [pc, #152]	; (80074ec <DMA_SetConfig+0x250>)
 8007454:	4293      	cmp	r3, r2
 8007456:	d009      	beq.n	800746c <DMA_SetConfig+0x1d0>
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	4a24      	ldr	r2, [pc, #144]	; (80074f0 <DMA_SetConfig+0x254>)
 800745e:	4293      	cmp	r3, r2
 8007460:	d004      	beq.n	800746c <DMA_SetConfig+0x1d0>
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	4a23      	ldr	r2, [pc, #140]	; (80074f4 <DMA_SetConfig+0x258>)
 8007468:	4293      	cmp	r3, r2
 800746a:	d101      	bne.n	8007470 <DMA_SetConfig+0x1d4>
 800746c:	2301      	movs	r3, #1
 800746e:	e000      	b.n	8007472 <DMA_SetConfig+0x1d6>
 8007470:	2300      	movs	r3, #0
 8007472:	2b00      	cmp	r3, #0
 8007474:	d059      	beq.n	800752a <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800747a:	f003 031f 	and.w	r3, r3, #31
 800747e:	223f      	movs	r2, #63	; 0x3f
 8007480:	409a      	lsls	r2, r3
 8007482:	697b      	ldr	r3, [r7, #20]
 8007484:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	681a      	ldr	r2, [r3, #0]
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007494:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	683a      	ldr	r2, [r7, #0]
 800749c:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	689b      	ldr	r3, [r3, #8]
 80074a2:	2b40      	cmp	r3, #64	; 0x40
 80074a4:	d138      	bne.n	8007518 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	687a      	ldr	r2, [r7, #4]
 80074ac:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	68ba      	ldr	r2, [r7, #8]
 80074b4:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 80074b6:	e0ae      	b.n	8007616 <DMA_SetConfig+0x37a>
 80074b8:	40020010 	.word	0x40020010
 80074bc:	40020028 	.word	0x40020028
 80074c0:	40020040 	.word	0x40020040
 80074c4:	40020058 	.word	0x40020058
 80074c8:	40020070 	.word	0x40020070
 80074cc:	40020088 	.word	0x40020088
 80074d0:	400200a0 	.word	0x400200a0
 80074d4:	400200b8 	.word	0x400200b8
 80074d8:	40020410 	.word	0x40020410
 80074dc:	40020428 	.word	0x40020428
 80074e0:	40020440 	.word	0x40020440
 80074e4:	40020458 	.word	0x40020458
 80074e8:	40020470 	.word	0x40020470
 80074ec:	40020488 	.word	0x40020488
 80074f0:	400204a0 	.word	0x400204a0
 80074f4:	400204b8 	.word	0x400204b8
 80074f8:	58025408 	.word	0x58025408
 80074fc:	5802541c 	.word	0x5802541c
 8007500:	58025430 	.word	0x58025430
 8007504:	58025444 	.word	0x58025444
 8007508:	58025458 	.word	0x58025458
 800750c:	5802546c 	.word	0x5802546c
 8007510:	58025480 	.word	0x58025480
 8007514:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	68ba      	ldr	r2, [r7, #8]
 800751e:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	687a      	ldr	r2, [r7, #4]
 8007526:	60da      	str	r2, [r3, #12]
}
 8007528:	e075      	b.n	8007616 <DMA_SetConfig+0x37a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	4a3d      	ldr	r2, [pc, #244]	; (8007624 <DMA_SetConfig+0x388>)
 8007530:	4293      	cmp	r3, r2
 8007532:	d04a      	beq.n	80075ca <DMA_SetConfig+0x32e>
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	4a3b      	ldr	r2, [pc, #236]	; (8007628 <DMA_SetConfig+0x38c>)
 800753a:	4293      	cmp	r3, r2
 800753c:	d045      	beq.n	80075ca <DMA_SetConfig+0x32e>
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	4a3a      	ldr	r2, [pc, #232]	; (800762c <DMA_SetConfig+0x390>)
 8007544:	4293      	cmp	r3, r2
 8007546:	d040      	beq.n	80075ca <DMA_SetConfig+0x32e>
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	4a38      	ldr	r2, [pc, #224]	; (8007630 <DMA_SetConfig+0x394>)
 800754e:	4293      	cmp	r3, r2
 8007550:	d03b      	beq.n	80075ca <DMA_SetConfig+0x32e>
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	4a37      	ldr	r2, [pc, #220]	; (8007634 <DMA_SetConfig+0x398>)
 8007558:	4293      	cmp	r3, r2
 800755a:	d036      	beq.n	80075ca <DMA_SetConfig+0x32e>
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	4a35      	ldr	r2, [pc, #212]	; (8007638 <DMA_SetConfig+0x39c>)
 8007562:	4293      	cmp	r3, r2
 8007564:	d031      	beq.n	80075ca <DMA_SetConfig+0x32e>
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	4a34      	ldr	r2, [pc, #208]	; (800763c <DMA_SetConfig+0x3a0>)
 800756c:	4293      	cmp	r3, r2
 800756e:	d02c      	beq.n	80075ca <DMA_SetConfig+0x32e>
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	4a32      	ldr	r2, [pc, #200]	; (8007640 <DMA_SetConfig+0x3a4>)
 8007576:	4293      	cmp	r3, r2
 8007578:	d027      	beq.n	80075ca <DMA_SetConfig+0x32e>
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	4a31      	ldr	r2, [pc, #196]	; (8007644 <DMA_SetConfig+0x3a8>)
 8007580:	4293      	cmp	r3, r2
 8007582:	d022      	beq.n	80075ca <DMA_SetConfig+0x32e>
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	4a2f      	ldr	r2, [pc, #188]	; (8007648 <DMA_SetConfig+0x3ac>)
 800758a:	4293      	cmp	r3, r2
 800758c:	d01d      	beq.n	80075ca <DMA_SetConfig+0x32e>
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	4a2e      	ldr	r2, [pc, #184]	; (800764c <DMA_SetConfig+0x3b0>)
 8007594:	4293      	cmp	r3, r2
 8007596:	d018      	beq.n	80075ca <DMA_SetConfig+0x32e>
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	4a2c      	ldr	r2, [pc, #176]	; (8007650 <DMA_SetConfig+0x3b4>)
 800759e:	4293      	cmp	r3, r2
 80075a0:	d013      	beq.n	80075ca <DMA_SetConfig+0x32e>
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	4a2b      	ldr	r2, [pc, #172]	; (8007654 <DMA_SetConfig+0x3b8>)
 80075a8:	4293      	cmp	r3, r2
 80075aa:	d00e      	beq.n	80075ca <DMA_SetConfig+0x32e>
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	4a29      	ldr	r2, [pc, #164]	; (8007658 <DMA_SetConfig+0x3bc>)
 80075b2:	4293      	cmp	r3, r2
 80075b4:	d009      	beq.n	80075ca <DMA_SetConfig+0x32e>
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	4a28      	ldr	r2, [pc, #160]	; (800765c <DMA_SetConfig+0x3c0>)
 80075bc:	4293      	cmp	r3, r2
 80075be:	d004      	beq.n	80075ca <DMA_SetConfig+0x32e>
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	4a26      	ldr	r2, [pc, #152]	; (8007660 <DMA_SetConfig+0x3c4>)
 80075c6:	4293      	cmp	r3, r2
 80075c8:	d101      	bne.n	80075ce <DMA_SetConfig+0x332>
 80075ca:	2301      	movs	r3, #1
 80075cc:	e000      	b.n	80075d0 <DMA_SetConfig+0x334>
 80075ce:	2300      	movs	r3, #0
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d020      	beq.n	8007616 <DMA_SetConfig+0x37a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80075d8:	f003 031f 	and.w	r3, r3, #31
 80075dc:	2201      	movs	r2, #1
 80075de:	409a      	lsls	r2, r3
 80075e0:	693b      	ldr	r3, [r7, #16]
 80075e2:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	683a      	ldr	r2, [r7, #0]
 80075ea:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	689b      	ldr	r3, [r3, #8]
 80075f0:	2b40      	cmp	r3, #64	; 0x40
 80075f2:	d108      	bne.n	8007606 <DMA_SetConfig+0x36a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	687a      	ldr	r2, [r7, #4]
 80075fa:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	68ba      	ldr	r2, [r7, #8]
 8007602:	60da      	str	r2, [r3, #12]
}
 8007604:	e007      	b.n	8007616 <DMA_SetConfig+0x37a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	68ba      	ldr	r2, [r7, #8]
 800760c:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	687a      	ldr	r2, [r7, #4]
 8007614:	60da      	str	r2, [r3, #12]
}
 8007616:	bf00      	nop
 8007618:	371c      	adds	r7, #28
 800761a:	46bd      	mov	sp, r7
 800761c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007620:	4770      	bx	lr
 8007622:	bf00      	nop
 8007624:	48022c08 	.word	0x48022c08
 8007628:	48022c1c 	.word	0x48022c1c
 800762c:	48022c30 	.word	0x48022c30
 8007630:	48022c44 	.word	0x48022c44
 8007634:	48022c58 	.word	0x48022c58
 8007638:	48022c6c 	.word	0x48022c6c
 800763c:	48022c80 	.word	0x48022c80
 8007640:	48022c94 	.word	0x48022c94
 8007644:	58025408 	.word	0x58025408
 8007648:	5802541c 	.word	0x5802541c
 800764c:	58025430 	.word	0x58025430
 8007650:	58025444 	.word	0x58025444
 8007654:	58025458 	.word	0x58025458
 8007658:	5802546c 	.word	0x5802546c
 800765c:	58025480 	.word	0x58025480
 8007660:	58025494 	.word	0x58025494

08007664 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8007664:	b480      	push	{r7}
 8007666:	b085      	sub	sp, #20
 8007668:	af00      	add	r7, sp, #0
 800766a:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	4a42      	ldr	r2, [pc, #264]	; (800777c <DMA_CalcBaseAndBitshift+0x118>)
 8007672:	4293      	cmp	r3, r2
 8007674:	d04a      	beq.n	800770c <DMA_CalcBaseAndBitshift+0xa8>
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	4a41      	ldr	r2, [pc, #260]	; (8007780 <DMA_CalcBaseAndBitshift+0x11c>)
 800767c:	4293      	cmp	r3, r2
 800767e:	d045      	beq.n	800770c <DMA_CalcBaseAndBitshift+0xa8>
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	4a3f      	ldr	r2, [pc, #252]	; (8007784 <DMA_CalcBaseAndBitshift+0x120>)
 8007686:	4293      	cmp	r3, r2
 8007688:	d040      	beq.n	800770c <DMA_CalcBaseAndBitshift+0xa8>
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	4a3e      	ldr	r2, [pc, #248]	; (8007788 <DMA_CalcBaseAndBitshift+0x124>)
 8007690:	4293      	cmp	r3, r2
 8007692:	d03b      	beq.n	800770c <DMA_CalcBaseAndBitshift+0xa8>
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	4a3c      	ldr	r2, [pc, #240]	; (800778c <DMA_CalcBaseAndBitshift+0x128>)
 800769a:	4293      	cmp	r3, r2
 800769c:	d036      	beq.n	800770c <DMA_CalcBaseAndBitshift+0xa8>
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	4a3b      	ldr	r2, [pc, #236]	; (8007790 <DMA_CalcBaseAndBitshift+0x12c>)
 80076a4:	4293      	cmp	r3, r2
 80076a6:	d031      	beq.n	800770c <DMA_CalcBaseAndBitshift+0xa8>
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	4a39      	ldr	r2, [pc, #228]	; (8007794 <DMA_CalcBaseAndBitshift+0x130>)
 80076ae:	4293      	cmp	r3, r2
 80076b0:	d02c      	beq.n	800770c <DMA_CalcBaseAndBitshift+0xa8>
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	4a38      	ldr	r2, [pc, #224]	; (8007798 <DMA_CalcBaseAndBitshift+0x134>)
 80076b8:	4293      	cmp	r3, r2
 80076ba:	d027      	beq.n	800770c <DMA_CalcBaseAndBitshift+0xa8>
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	4a36      	ldr	r2, [pc, #216]	; (800779c <DMA_CalcBaseAndBitshift+0x138>)
 80076c2:	4293      	cmp	r3, r2
 80076c4:	d022      	beq.n	800770c <DMA_CalcBaseAndBitshift+0xa8>
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	4a35      	ldr	r2, [pc, #212]	; (80077a0 <DMA_CalcBaseAndBitshift+0x13c>)
 80076cc:	4293      	cmp	r3, r2
 80076ce:	d01d      	beq.n	800770c <DMA_CalcBaseAndBitshift+0xa8>
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	4a33      	ldr	r2, [pc, #204]	; (80077a4 <DMA_CalcBaseAndBitshift+0x140>)
 80076d6:	4293      	cmp	r3, r2
 80076d8:	d018      	beq.n	800770c <DMA_CalcBaseAndBitshift+0xa8>
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	4a32      	ldr	r2, [pc, #200]	; (80077a8 <DMA_CalcBaseAndBitshift+0x144>)
 80076e0:	4293      	cmp	r3, r2
 80076e2:	d013      	beq.n	800770c <DMA_CalcBaseAndBitshift+0xa8>
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	4a30      	ldr	r2, [pc, #192]	; (80077ac <DMA_CalcBaseAndBitshift+0x148>)
 80076ea:	4293      	cmp	r3, r2
 80076ec:	d00e      	beq.n	800770c <DMA_CalcBaseAndBitshift+0xa8>
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	4a2f      	ldr	r2, [pc, #188]	; (80077b0 <DMA_CalcBaseAndBitshift+0x14c>)
 80076f4:	4293      	cmp	r3, r2
 80076f6:	d009      	beq.n	800770c <DMA_CalcBaseAndBitshift+0xa8>
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	4a2d      	ldr	r2, [pc, #180]	; (80077b4 <DMA_CalcBaseAndBitshift+0x150>)
 80076fe:	4293      	cmp	r3, r2
 8007700:	d004      	beq.n	800770c <DMA_CalcBaseAndBitshift+0xa8>
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	4a2c      	ldr	r2, [pc, #176]	; (80077b8 <DMA_CalcBaseAndBitshift+0x154>)
 8007708:	4293      	cmp	r3, r2
 800770a:	d101      	bne.n	8007710 <DMA_CalcBaseAndBitshift+0xac>
 800770c:	2301      	movs	r3, #1
 800770e:	e000      	b.n	8007712 <DMA_CalcBaseAndBitshift+0xae>
 8007710:	2300      	movs	r3, #0
 8007712:	2b00      	cmp	r3, #0
 8007714:	d024      	beq.n	8007760 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	b2db      	uxtb	r3, r3
 800771c:	3b10      	subs	r3, #16
 800771e:	4a27      	ldr	r2, [pc, #156]	; (80077bc <DMA_CalcBaseAndBitshift+0x158>)
 8007720:	fba2 2303 	umull	r2, r3, r2, r3
 8007724:	091b      	lsrs	r3, r3, #4
 8007726:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	f003 0307 	and.w	r3, r3, #7
 800772e:	4a24      	ldr	r2, [pc, #144]	; (80077c0 <DMA_CalcBaseAndBitshift+0x15c>)
 8007730:	5cd3      	ldrb	r3, [r2, r3]
 8007732:	461a      	mov	r2, r3
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	2b03      	cmp	r3, #3
 800773c:	d908      	bls.n	8007750 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	461a      	mov	r2, r3
 8007744:	4b1f      	ldr	r3, [pc, #124]	; (80077c4 <DMA_CalcBaseAndBitshift+0x160>)
 8007746:	4013      	ands	r3, r2
 8007748:	1d1a      	adds	r2, r3, #4
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	659a      	str	r2, [r3, #88]	; 0x58
 800774e:	e00d      	b.n	800776c <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	461a      	mov	r2, r3
 8007756:	4b1b      	ldr	r3, [pc, #108]	; (80077c4 <DMA_CalcBaseAndBitshift+0x160>)
 8007758:	4013      	ands	r3, r2
 800775a:	687a      	ldr	r2, [r7, #4]
 800775c:	6593      	str	r3, [r2, #88]	; 0x58
 800775e:	e005      	b.n	800776c <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8007770:	4618      	mov	r0, r3
 8007772:	3714      	adds	r7, #20
 8007774:	46bd      	mov	sp, r7
 8007776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800777a:	4770      	bx	lr
 800777c:	40020010 	.word	0x40020010
 8007780:	40020028 	.word	0x40020028
 8007784:	40020040 	.word	0x40020040
 8007788:	40020058 	.word	0x40020058
 800778c:	40020070 	.word	0x40020070
 8007790:	40020088 	.word	0x40020088
 8007794:	400200a0 	.word	0x400200a0
 8007798:	400200b8 	.word	0x400200b8
 800779c:	40020410 	.word	0x40020410
 80077a0:	40020428 	.word	0x40020428
 80077a4:	40020440 	.word	0x40020440
 80077a8:	40020458 	.word	0x40020458
 80077ac:	40020470 	.word	0x40020470
 80077b0:	40020488 	.word	0x40020488
 80077b4:	400204a0 	.word	0x400204a0
 80077b8:	400204b8 	.word	0x400204b8
 80077bc:	aaaaaaab 	.word	0xaaaaaaab
 80077c0:	08010584 	.word	0x08010584
 80077c4:	fffffc00 	.word	0xfffffc00

080077c8 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80077c8:	b480      	push	{r7}
 80077ca:	b085      	sub	sp, #20
 80077cc:	af00      	add	r7, sp, #0
 80077ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80077d0:	2300      	movs	r3, #0
 80077d2:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	699b      	ldr	r3, [r3, #24]
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d120      	bne.n	800781e <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80077e0:	2b03      	cmp	r3, #3
 80077e2:	d858      	bhi.n	8007896 <DMA_CheckFifoParam+0xce>
 80077e4:	a201      	add	r2, pc, #4	; (adr r2, 80077ec <DMA_CheckFifoParam+0x24>)
 80077e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077ea:	bf00      	nop
 80077ec:	080077fd 	.word	0x080077fd
 80077f0:	0800780f 	.word	0x0800780f
 80077f4:	080077fd 	.word	0x080077fd
 80077f8:	08007897 	.word	0x08007897
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007800:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007804:	2b00      	cmp	r3, #0
 8007806:	d048      	beq.n	800789a <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8007808:	2301      	movs	r3, #1
 800780a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800780c:	e045      	b.n	800789a <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007812:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8007816:	d142      	bne.n	800789e <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8007818:	2301      	movs	r3, #1
 800781a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800781c:	e03f      	b.n	800789e <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	699b      	ldr	r3, [r3, #24]
 8007822:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007826:	d123      	bne.n	8007870 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800782c:	2b03      	cmp	r3, #3
 800782e:	d838      	bhi.n	80078a2 <DMA_CheckFifoParam+0xda>
 8007830:	a201      	add	r2, pc, #4	; (adr r2, 8007838 <DMA_CheckFifoParam+0x70>)
 8007832:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007836:	bf00      	nop
 8007838:	08007849 	.word	0x08007849
 800783c:	0800784f 	.word	0x0800784f
 8007840:	08007849 	.word	0x08007849
 8007844:	08007861 	.word	0x08007861
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8007848:	2301      	movs	r3, #1
 800784a:	73fb      	strb	r3, [r7, #15]
        break;
 800784c:	e030      	b.n	80078b0 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007852:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007856:	2b00      	cmp	r3, #0
 8007858:	d025      	beq.n	80078a6 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800785a:	2301      	movs	r3, #1
 800785c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800785e:	e022      	b.n	80078a6 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007864:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8007868:	d11f      	bne.n	80078aa <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800786a:	2301      	movs	r3, #1
 800786c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800786e:	e01c      	b.n	80078aa <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007874:	2b02      	cmp	r3, #2
 8007876:	d902      	bls.n	800787e <DMA_CheckFifoParam+0xb6>
 8007878:	2b03      	cmp	r3, #3
 800787a:	d003      	beq.n	8007884 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 800787c:	e018      	b.n	80078b0 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 800787e:	2301      	movs	r3, #1
 8007880:	73fb      	strb	r3, [r7, #15]
        break;
 8007882:	e015      	b.n	80078b0 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007888:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800788c:	2b00      	cmp	r3, #0
 800788e:	d00e      	beq.n	80078ae <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8007890:	2301      	movs	r3, #1
 8007892:	73fb      	strb	r3, [r7, #15]
    break;
 8007894:	e00b      	b.n	80078ae <DMA_CheckFifoParam+0xe6>
        break;
 8007896:	bf00      	nop
 8007898:	e00a      	b.n	80078b0 <DMA_CheckFifoParam+0xe8>
        break;
 800789a:	bf00      	nop
 800789c:	e008      	b.n	80078b0 <DMA_CheckFifoParam+0xe8>
        break;
 800789e:	bf00      	nop
 80078a0:	e006      	b.n	80078b0 <DMA_CheckFifoParam+0xe8>
        break;
 80078a2:	bf00      	nop
 80078a4:	e004      	b.n	80078b0 <DMA_CheckFifoParam+0xe8>
        break;
 80078a6:	bf00      	nop
 80078a8:	e002      	b.n	80078b0 <DMA_CheckFifoParam+0xe8>
        break;
 80078aa:	bf00      	nop
 80078ac:	e000      	b.n	80078b0 <DMA_CheckFifoParam+0xe8>
    break;
 80078ae:	bf00      	nop
    }
  }

  return status;
 80078b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80078b2:	4618      	mov	r0, r3
 80078b4:	3714      	adds	r7, #20
 80078b6:	46bd      	mov	sp, r7
 80078b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078bc:	4770      	bx	lr
 80078be:	bf00      	nop

080078c0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80078c0:	b480      	push	{r7}
 80078c2:	b085      	sub	sp, #20
 80078c4:	af00      	add	r7, sp, #0
 80078c6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	4a38      	ldr	r2, [pc, #224]	; (80079b4 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 80078d4:	4293      	cmp	r3, r2
 80078d6:	d022      	beq.n	800791e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	4a36      	ldr	r2, [pc, #216]	; (80079b8 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 80078de:	4293      	cmp	r3, r2
 80078e0:	d01d      	beq.n	800791e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	4a35      	ldr	r2, [pc, #212]	; (80079bc <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 80078e8:	4293      	cmp	r3, r2
 80078ea:	d018      	beq.n	800791e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	4a33      	ldr	r2, [pc, #204]	; (80079c0 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 80078f2:	4293      	cmp	r3, r2
 80078f4:	d013      	beq.n	800791e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	4a32      	ldr	r2, [pc, #200]	; (80079c4 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 80078fc:	4293      	cmp	r3, r2
 80078fe:	d00e      	beq.n	800791e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	4a30      	ldr	r2, [pc, #192]	; (80079c8 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8007906:	4293      	cmp	r3, r2
 8007908:	d009      	beq.n	800791e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	4a2f      	ldr	r2, [pc, #188]	; (80079cc <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8007910:	4293      	cmp	r3, r2
 8007912:	d004      	beq.n	800791e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	4a2d      	ldr	r2, [pc, #180]	; (80079d0 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800791a:	4293      	cmp	r3, r2
 800791c:	d101      	bne.n	8007922 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 800791e:	2301      	movs	r3, #1
 8007920:	e000      	b.n	8007924 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8007922:	2300      	movs	r3, #0
 8007924:	2b00      	cmp	r3, #0
 8007926:	d01a      	beq.n	800795e <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	b2db      	uxtb	r3, r3
 800792e:	3b08      	subs	r3, #8
 8007930:	4a28      	ldr	r2, [pc, #160]	; (80079d4 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8007932:	fba2 2303 	umull	r2, r3, r2, r3
 8007936:	091b      	lsrs	r3, r3, #4
 8007938:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800793a:	68fa      	ldr	r2, [r7, #12]
 800793c:	4b26      	ldr	r3, [pc, #152]	; (80079d8 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 800793e:	4413      	add	r3, r2
 8007940:	009b      	lsls	r3, r3, #2
 8007942:	461a      	mov	r2, r3
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	4a24      	ldr	r2, [pc, #144]	; (80079dc <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 800794c:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	f003 031f 	and.w	r3, r3, #31
 8007954:	2201      	movs	r2, #1
 8007956:	409a      	lsls	r2, r3
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 800795c:	e024      	b.n	80079a8 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	b2db      	uxtb	r3, r3
 8007964:	3b10      	subs	r3, #16
 8007966:	4a1e      	ldr	r2, [pc, #120]	; (80079e0 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8007968:	fba2 2303 	umull	r2, r3, r2, r3
 800796c:	091b      	lsrs	r3, r3, #4
 800796e:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8007970:	68bb      	ldr	r3, [r7, #8]
 8007972:	4a1c      	ldr	r2, [pc, #112]	; (80079e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8007974:	4293      	cmp	r3, r2
 8007976:	d806      	bhi.n	8007986 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8007978:	68bb      	ldr	r3, [r7, #8]
 800797a:	4a1b      	ldr	r2, [pc, #108]	; (80079e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 800797c:	4293      	cmp	r3, r2
 800797e:	d902      	bls.n	8007986 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	3308      	adds	r3, #8
 8007984:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8007986:	68fa      	ldr	r2, [r7, #12]
 8007988:	4b18      	ldr	r3, [pc, #96]	; (80079ec <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800798a:	4413      	add	r3, r2
 800798c:	009b      	lsls	r3, r3, #2
 800798e:	461a      	mov	r2, r3
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	4a16      	ldr	r2, [pc, #88]	; (80079f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8007998:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	f003 031f 	and.w	r3, r3, #31
 80079a0:	2201      	movs	r2, #1
 80079a2:	409a      	lsls	r2, r3
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	669a      	str	r2, [r3, #104]	; 0x68
}
 80079a8:	bf00      	nop
 80079aa:	3714      	adds	r7, #20
 80079ac:	46bd      	mov	sp, r7
 80079ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b2:	4770      	bx	lr
 80079b4:	58025408 	.word	0x58025408
 80079b8:	5802541c 	.word	0x5802541c
 80079bc:	58025430 	.word	0x58025430
 80079c0:	58025444 	.word	0x58025444
 80079c4:	58025458 	.word	0x58025458
 80079c8:	5802546c 	.word	0x5802546c
 80079cc:	58025480 	.word	0x58025480
 80079d0:	58025494 	.word	0x58025494
 80079d4:	cccccccd 	.word	0xcccccccd
 80079d8:	16009600 	.word	0x16009600
 80079dc:	58025880 	.word	0x58025880
 80079e0:	aaaaaaab 	.word	0xaaaaaaab
 80079e4:	400204b8 	.word	0x400204b8
 80079e8:	4002040f 	.word	0x4002040f
 80079ec:	10008200 	.word	0x10008200
 80079f0:	40020880 	.word	0x40020880

080079f4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80079f4:	b480      	push	{r7}
 80079f6:	b085      	sub	sp, #20
 80079f8:	af00      	add	r7, sp, #0
 80079fa:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	685b      	ldr	r3, [r3, #4]
 8007a00:	b2db      	uxtb	r3, r3
 8007a02:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d04a      	beq.n	8007aa0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	2b08      	cmp	r3, #8
 8007a0e:	d847      	bhi.n	8007aa0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	4a25      	ldr	r2, [pc, #148]	; (8007aac <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8007a16:	4293      	cmp	r3, r2
 8007a18:	d022      	beq.n	8007a60 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	4a24      	ldr	r2, [pc, #144]	; (8007ab0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8007a20:	4293      	cmp	r3, r2
 8007a22:	d01d      	beq.n	8007a60 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	4a22      	ldr	r2, [pc, #136]	; (8007ab4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8007a2a:	4293      	cmp	r3, r2
 8007a2c:	d018      	beq.n	8007a60 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	4a21      	ldr	r2, [pc, #132]	; (8007ab8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8007a34:	4293      	cmp	r3, r2
 8007a36:	d013      	beq.n	8007a60 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	4a1f      	ldr	r2, [pc, #124]	; (8007abc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8007a3e:	4293      	cmp	r3, r2
 8007a40:	d00e      	beq.n	8007a60 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	4a1e      	ldr	r2, [pc, #120]	; (8007ac0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8007a48:	4293      	cmp	r3, r2
 8007a4a:	d009      	beq.n	8007a60 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	4a1c      	ldr	r2, [pc, #112]	; (8007ac4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8007a52:	4293      	cmp	r3, r2
 8007a54:	d004      	beq.n	8007a60 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	4a1b      	ldr	r2, [pc, #108]	; (8007ac8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8007a5c:	4293      	cmp	r3, r2
 8007a5e:	d101      	bne.n	8007a64 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8007a60:	2301      	movs	r3, #1
 8007a62:	e000      	b.n	8007a66 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8007a64:	2300      	movs	r3, #0
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d00a      	beq.n	8007a80 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8007a6a:	68fa      	ldr	r2, [r7, #12]
 8007a6c:	4b17      	ldr	r3, [pc, #92]	; (8007acc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8007a6e:	4413      	add	r3, r2
 8007a70:	009b      	lsls	r3, r3, #2
 8007a72:	461a      	mov	r2, r3
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	4a15      	ldr	r2, [pc, #84]	; (8007ad0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8007a7c:	671a      	str	r2, [r3, #112]	; 0x70
 8007a7e:	e009      	b.n	8007a94 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8007a80:	68fa      	ldr	r2, [r7, #12]
 8007a82:	4b14      	ldr	r3, [pc, #80]	; (8007ad4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8007a84:	4413      	add	r3, r2
 8007a86:	009b      	lsls	r3, r3, #2
 8007a88:	461a      	mov	r2, r3
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	4a11      	ldr	r2, [pc, #68]	; (8007ad8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8007a92:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	3b01      	subs	r3, #1
 8007a98:	2201      	movs	r2, #1
 8007a9a:	409a      	lsls	r2, r3
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 8007aa0:	bf00      	nop
 8007aa2:	3714      	adds	r7, #20
 8007aa4:	46bd      	mov	sp, r7
 8007aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aaa:	4770      	bx	lr
 8007aac:	58025408 	.word	0x58025408
 8007ab0:	5802541c 	.word	0x5802541c
 8007ab4:	58025430 	.word	0x58025430
 8007ab8:	58025444 	.word	0x58025444
 8007abc:	58025458 	.word	0x58025458
 8007ac0:	5802546c 	.word	0x5802546c
 8007ac4:	58025480 	.word	0x58025480
 8007ac8:	58025494 	.word	0x58025494
 8007acc:	1600963f 	.word	0x1600963f
 8007ad0:	58025940 	.word	0x58025940
 8007ad4:	1000823f 	.word	0x1000823f
 8007ad8:	40020940 	.word	0x40020940

08007adc <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8007adc:	b580      	push	{r7, lr}
 8007ade:	b082      	sub	sp, #8
 8007ae0:	af00      	add	r7, sp, #0
 8007ae2:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d101      	bne.n	8007aee <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 8007aea:	2301      	movs	r3, #1
 8007aec:	e04f      	b.n	8007b8e <HAL_DMA2D_Init+0xb2>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8007af4:	b2db      	uxtb	r3, r3
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d106      	bne.n	8007b08 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	2200      	movs	r2, #0
 8007afe:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8007b02:	6878      	ldr	r0, [r7, #4]
 8007b04:	f7f8 ff12 	bl	800092c <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	2202      	movs	r2, #2
 8007b0c:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE | DMA2D_CR_LOM, hdma2d->Init.Mode | hdma2d->Init.LineOffsetMode);
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	681a      	ldr	r2, [r3, #0]
 8007b16:	4b20      	ldr	r3, [pc, #128]	; (8007b98 <HAL_DMA2D_Init+0xbc>)
 8007b18:	4013      	ands	r3, r2
 8007b1a:	687a      	ldr	r2, [r7, #4]
 8007b1c:	6851      	ldr	r1, [r2, #4]
 8007b1e:	687a      	ldr	r2, [r7, #4]
 8007b20:	69d2      	ldr	r2, [r2, #28]
 8007b22:	4311      	orrs	r1, r2
 8007b24:	687a      	ldr	r2, [r7, #4]
 8007b26:	6812      	ldr	r2, [r2, #0]
 8007b28:	430b      	orrs	r3, r1
 8007b2a:	6013      	str	r3, [r2, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM | DMA2D_OPFCCR_SB,
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007b32:	4b1a      	ldr	r3, [pc, #104]	; (8007b9c <HAL_DMA2D_Init+0xc0>)
 8007b34:	4013      	ands	r3, r2
 8007b36:	687a      	ldr	r2, [r7, #4]
 8007b38:	6891      	ldr	r1, [r2, #8]
 8007b3a:	687a      	ldr	r2, [r7, #4]
 8007b3c:	6992      	ldr	r2, [r2, #24]
 8007b3e:	4311      	orrs	r1, r2
 8007b40:	687a      	ldr	r2, [r7, #4]
 8007b42:	6812      	ldr	r2, [r2, #0]
 8007b44:	430b      	orrs	r3, r1
 8007b46:	6353      	str	r3, [r2, #52]	; 0x34
             hdma2d->Init.ColorMode | hdma2d->Init.BytesSwap);

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007b4e:	4b14      	ldr	r3, [pc, #80]	; (8007ba0 <HAL_DMA2D_Init+0xc4>)
 8007b50:	4013      	ands	r3, r2
 8007b52:	687a      	ldr	r2, [r7, #4]
 8007b54:	68d1      	ldr	r1, [r2, #12]
 8007b56:	687a      	ldr	r2, [r7, #4]
 8007b58:	6812      	ldr	r2, [r2, #0]
 8007b5a:	430b      	orrs	r3, r1
 8007b5c:	6413      	str	r3, [r2, #64]	; 0x40
  /* DMA2D OPFCCR AI and RBS fields setting (Output Alpha Inversion)*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, (DMA2D_OPFCCR_AI | DMA2D_OPFCCR_RBS),
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b64:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	691b      	ldr	r3, [r3, #16]
 8007b6c:	051a      	lsls	r2, r3, #20
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	695b      	ldr	r3, [r3, #20]
 8007b72:	055b      	lsls	r3, r3, #21
 8007b74:	431a      	orrs	r2, r3
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	430a      	orrs	r2, r1
 8007b7c:	635a      	str	r2, [r3, #52]	; 0x34
             ((hdma2d->Init.AlphaInverted << DMA2D_OPFCCR_AI_Pos) | \
              (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	2200      	movs	r2, #0
 8007b82:	665a      	str	r2, [r3, #100]	; 0x64

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	2201      	movs	r2, #1
 8007b88:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61

  return HAL_OK;
 8007b8c:	2300      	movs	r3, #0
}
 8007b8e:	4618      	mov	r0, r3
 8007b90:	3708      	adds	r7, #8
 8007b92:	46bd      	mov	sp, r7
 8007b94:	bd80      	pop	{r7, pc}
 8007b96:	bf00      	nop
 8007b98:	fff8ffbf 	.word	0xfff8ffbf
 8007b9c:	fffffef8 	.word	0xfffffef8
 8007ba0:	ffff0000 	.word	0xffff0000

08007ba4 <HAL_DMA2D_Start>:
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                                  uint32_t Height)
{
 8007ba4:	b580      	push	{r7, lr}
 8007ba6:	b086      	sub	sp, #24
 8007ba8:	af02      	add	r7, sp, #8
 8007baa:	60f8      	str	r0, [r7, #12]
 8007bac:	60b9      	str	r1, [r7, #8]
 8007bae:	607a      	str	r2, [r7, #4]
 8007bb0:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 8007bb8:	2b01      	cmp	r3, #1
 8007bba:	d101      	bne.n	8007bc0 <HAL_DMA2D_Start+0x1c>
 8007bbc:	2302      	movs	r3, #2
 8007bbe:	e018      	b.n	8007bf2 <HAL_DMA2D_Start+0x4e>
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	2201      	movs	r2, #1
 8007bc4:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	2202      	movs	r2, #2
 8007bcc:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 8007bd0:	69bb      	ldr	r3, [r7, #24]
 8007bd2:	9300      	str	r3, [sp, #0]
 8007bd4:	683b      	ldr	r3, [r7, #0]
 8007bd6:	687a      	ldr	r2, [r7, #4]
 8007bd8:	68b9      	ldr	r1, [r7, #8]
 8007bda:	68f8      	ldr	r0, [r7, #12]
 8007bdc:	f000 fab4 	bl	8008148 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	681a      	ldr	r2, [r3, #0]
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	f042 0201 	orr.w	r2, r2, #1
 8007bee:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8007bf0:	2300      	movs	r3, #0
}
 8007bf2:	4618      	mov	r0, r3
 8007bf4:	3710      	adds	r7, #16
 8007bf6:	46bd      	mov	sp, r7
 8007bf8:	bd80      	pop	{r7, pc}

08007bfa <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 8007bfa:	b580      	push	{r7, lr}
 8007bfc:	b086      	sub	sp, #24
 8007bfe:	af00      	add	r7, sp, #0
 8007c00:	6078      	str	r0, [r7, #4]
 8007c02:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 8007c04:	2300      	movs	r3, #0
 8007c06:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	f003 0301 	and.w	r3, r3, #1
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d056      	beq.n	8007cc4 <HAL_DMA2D_PollForTransfer+0xca>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8007c16:	f7fc fc73 	bl	8004500 <HAL_GetTick>
 8007c1a:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8007c1c:	e04b      	b.n	8007cb6 <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	685b      	ldr	r3, [r3, #4]
 8007c24:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	f003 0321 	and.w	r3, r3, #33	; 0x21
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d023      	beq.n	8007c78 <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	f003 0320 	and.w	r3, r3, #32
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d005      	beq.n	8007c46 <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007c3e:	f043 0202 	orr.w	r2, r3, #2
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	665a      	str	r2, [r3, #100]	; 0x64
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	f003 0301 	and.w	r3, r3, #1
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d005      	beq.n	8007c5c <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007c54:	f043 0201 	orr.w	r2, r3, #1
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	665a      	str	r2, [r3, #100]	; 0x64
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	2221      	movs	r2, #33	; 0x21
 8007c62:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	2204      	movs	r2, #4
 8007c68:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	2200      	movs	r2, #0
 8007c70:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 8007c74:	2301      	movs	r3, #1
 8007c76:	e0a5      	b.n	8007dc4 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8007c78:	683b      	ldr	r3, [r7, #0]
 8007c7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c7e:	d01a      	beq.n	8007cb6 <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8007c80:	f7fc fc3e 	bl	8004500 <HAL_GetTick>
 8007c84:	4602      	mov	r2, r0
 8007c86:	697b      	ldr	r3, [r7, #20]
 8007c88:	1ad3      	subs	r3, r2, r3
 8007c8a:	683a      	ldr	r2, [r7, #0]
 8007c8c:	429a      	cmp	r2, r3
 8007c8e:	d302      	bcc.n	8007c96 <HAL_DMA2D_PollForTransfer+0x9c>
 8007c90:	683b      	ldr	r3, [r7, #0]
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d10f      	bne.n	8007cb6 <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007c9a:	f043 0220 	orr.w	r2, r3, #32
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	665a      	str	r2, [r3, #100]	; 0x64

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	2203      	movs	r2, #3
 8007ca6:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	2200      	movs	r2, #0
 8007cae:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60

          return HAL_TIMEOUT;
 8007cb2:	2303      	movs	r3, #3
 8007cb4:	e086      	b.n	8007dc4 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	685b      	ldr	r3, [r3, #4]
 8007cbc:	f003 0302 	and.w	r3, r3, #2
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d0ac      	beq.n	8007c1e <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	69db      	ldr	r3, [r3, #28]
 8007cca:	f003 0320 	and.w	r3, r3, #32
 8007cce:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cd6:	f003 0320 	and.w	r3, r3, #32
 8007cda:	693a      	ldr	r2, [r7, #16]
 8007cdc:	4313      	orrs	r3, r2
 8007cde:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 8007ce0:	693b      	ldr	r3, [r7, #16]
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d061      	beq.n	8007daa <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8007ce6:	f7fc fc0b 	bl	8004500 <HAL_GetTick>
 8007cea:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8007cec:	e056      	b.n	8007d9c <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	685b      	ldr	r3, [r3, #4]
 8007cf4:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	f003 0329 	and.w	r3, r3, #41	; 0x29
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d02e      	beq.n	8007d5e <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	f003 0308 	and.w	r3, r3, #8
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d005      	beq.n	8007d16 <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007d0e:	f043 0204 	orr.w	r2, r3, #4
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	665a      	str	r2, [r3, #100]	; 0x64
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	f003 0320 	and.w	r3, r3, #32
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d005      	beq.n	8007d2c <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007d24:	f043 0202 	orr.w	r2, r3, #2
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	665a      	str	r2, [r3, #100]	; 0x64
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	f003 0301 	and.w	r3, r3, #1
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d005      	beq.n	8007d42 <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007d3a:	f043 0201 	orr.w	r2, r3, #1
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	665a      	str	r2, [r3, #100]	; 0x64
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	2229      	movs	r2, #41	; 0x29
 8007d48:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	2204      	movs	r2, #4
 8007d4e:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	2200      	movs	r2, #0
 8007d56:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 8007d5a:	2301      	movs	r3, #1
 8007d5c:	e032      	b.n	8007dc4 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8007d5e:	683b      	ldr	r3, [r7, #0]
 8007d60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d64:	d01a      	beq.n	8007d9c <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8007d66:	f7fc fbcb 	bl	8004500 <HAL_GetTick>
 8007d6a:	4602      	mov	r2, r0
 8007d6c:	697b      	ldr	r3, [r7, #20]
 8007d6e:	1ad3      	subs	r3, r2, r3
 8007d70:	683a      	ldr	r2, [r7, #0]
 8007d72:	429a      	cmp	r2, r3
 8007d74:	d302      	bcc.n	8007d7c <HAL_DMA2D_PollForTransfer+0x182>
 8007d76:	683b      	ldr	r3, [r7, #0]
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d10f      	bne.n	8007d9c <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007d80:	f043 0220 	orr.w	r2, r3, #32
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	665a      	str	r2, [r3, #100]	; 0x64

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	2203      	movs	r2, #3
 8007d8c:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	2200      	movs	r2, #0
 8007d94:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60

          return HAL_TIMEOUT;
 8007d98:	2303      	movs	r3, #3
 8007d9a:	e013      	b.n	8007dc4 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	685b      	ldr	r3, [r3, #4]
 8007da2:	f003 0310 	and.w	r3, r3, #16
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d0a1      	beq.n	8007cee <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	2212      	movs	r2, #18
 8007db0:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	2201      	movs	r2, #1
 8007db6:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	2200      	movs	r2, #0
 8007dbe:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60

  return HAL_OK;
 8007dc2:	2300      	movs	r3, #0
}
 8007dc4:	4618      	mov	r0, r3
 8007dc6:	3718      	adds	r7, #24
 8007dc8:	46bd      	mov	sp, r7
 8007dca:	bd80      	pop	{r7, pc}

08007dcc <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 8007dcc:	b580      	push	{r7, lr}
 8007dce:	b084      	sub	sp, #16
 8007dd0:	af00      	add	r7, sp, #0
 8007dd2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	685b      	ldr	r3, [r3, #4]
 8007dda:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	f003 0301 	and.w	r3, r3, #1
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d026      	beq.n	8007e3c <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 8007dee:	68bb      	ldr	r3, [r7, #8]
 8007df0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d021      	beq.n	8007e3c <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	681a      	ldr	r2, [r3, #0]
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007e06:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007e0c:	f043 0201 	orr.w	r2, r3, #1
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	665a      	str	r2, [r3, #100]	; 0x64

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	2201      	movs	r2, #1
 8007e1a:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	2204      	movs	r2, #4
 8007e20:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	2200      	movs	r2, #0
 8007e28:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60

      if (hdma2d->XferErrorCallback != NULL)
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d003      	beq.n	8007e3c <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e38:	6878      	ldr	r0, [r7, #4]
 8007e3a:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	f003 0320 	and.w	r3, r3, #32
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d026      	beq.n	8007e94 <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 8007e46:	68bb      	ldr	r3, [r7, #8]
 8007e48:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d021      	beq.n	8007e94 <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	681a      	ldr	r2, [r3, #0]
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007e5e:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	2220      	movs	r2, #32
 8007e66:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007e6c:	f043 0202 	orr.w	r2, r3, #2
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	665a      	str	r2, [r3, #100]	; 0x64

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	2204      	movs	r2, #4
 8007e78:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	2200      	movs	r2, #0
 8007e80:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60

      if (hdma2d->XferErrorCallback != NULL)
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	d003      	beq.n	8007e94 <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e90:	6878      	ldr	r0, [r7, #4]
 8007e92:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	f003 0308 	and.w	r3, r3, #8
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d026      	beq.n	8007eec <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 8007e9e:	68bb      	ldr	r3, [r7, #8]
 8007ea0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d021      	beq.n	8007eec <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	681a      	ldr	r2, [r3, #0]
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007eb6:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	2208      	movs	r2, #8
 8007ebe:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007ec4:	f043 0204 	orr.w	r2, r3, #4
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	665a      	str	r2, [r3, #100]	; 0x64

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	2204      	movs	r2, #4
 8007ed0:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	2200      	movs	r2, #0
 8007ed8:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60

      if (hdma2d->XferErrorCallback != NULL)
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d003      	beq.n	8007eec <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ee8:	6878      	ldr	r0, [r7, #4]
 8007eea:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	f003 0304 	and.w	r3, r3, #4
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d013      	beq.n	8007f1e <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 8007ef6:	68bb      	ldr	r3, [r7, #8]
 8007ef8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d00e      	beq.n	8007f1e <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	681a      	ldr	r2, [r3, #0]
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007f0e:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	2204      	movs	r2, #4
 8007f16:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 8007f18:	6878      	ldr	r0, [r7, #4]
 8007f1a:	f000 f853 	bl	8007fc4 <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	f003 0302 	and.w	r3, r3, #2
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d024      	beq.n	8007f72 <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 8007f28:	68bb      	ldr	r3, [r7, #8]
 8007f2a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d01f      	beq.n	8007f72 <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	681a      	ldr	r2, [r3, #0]
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8007f40:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	2202      	movs	r2, #2
 8007f48:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	665a      	str	r2, [r3, #100]	; 0x64

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	2201      	movs	r2, #1
 8007f56:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	2200      	movs	r2, #0
 8007f5e:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60

      if (hdma2d->XferCpltCallback != NULL)
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	6a1b      	ldr	r3, [r3, #32]
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d003      	beq.n	8007f72 <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	6a1b      	ldr	r3, [r3, #32]
 8007f6e:	6878      	ldr	r0, [r7, #4]
 8007f70:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	f003 0310 	and.w	r3, r3, #16
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d01f      	beq.n	8007fbc <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 8007f7c:	68bb      	ldr	r3, [r7, #8]
 8007f7e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d01a      	beq.n	8007fbc <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	681a      	ldr	r2, [r3, #0]
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007f94:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	2210      	movs	r2, #16
 8007f9c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	665a      	str	r2, [r3, #100]	; 0x64

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	2201      	movs	r2, #1
 8007faa:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	2200      	movs	r2, #0
 8007fb2:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 8007fb6:	6878      	ldr	r0, [r7, #4]
 8007fb8:	f000 f80e 	bl	8007fd8 <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 8007fbc:	bf00      	nop
 8007fbe:	3710      	adds	r7, #16
 8007fc0:	46bd      	mov	sp, r7
 8007fc2:	bd80      	pop	{r7, pc}

08007fc4 <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8007fc4:	b480      	push	{r7}
 8007fc6:	b083      	sub	sp, #12
 8007fc8:	af00      	add	r7, sp, #0
 8007fca:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 8007fcc:	bf00      	nop
 8007fce:	370c      	adds	r7, #12
 8007fd0:	46bd      	mov	sp, r7
 8007fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd6:	4770      	bx	lr

08007fd8 <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8007fd8:	b480      	push	{r7}
 8007fda:	b083      	sub	sp, #12
 8007fdc:	af00      	add	r7, sp, #0
 8007fde:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 8007fe0:	bf00      	nop
 8007fe2:	370c      	adds	r7, #12
 8007fe4:	46bd      	mov	sp, r7
 8007fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fea:	4770      	bx	lr

08007fec <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8007fec:	b480      	push	{r7}
 8007fee:	b087      	sub	sp, #28
 8007ff0:	af00      	add	r7, sp, #0
 8007ff2:	6078      	str	r0, [r7, #4]
 8007ff4:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	685b      	ldr	r3, [r3, #4]
 8007ffa:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
    }
  }
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));

  if ((LayerIdx == DMA2D_FOREGROUND_LAYER) && (hdma2d->LayerCfg[LayerIdx].InputColorMode == DMA2D_INPUT_YCBCR))
 8007ffe:	683b      	ldr	r3, [r7, #0]
 8008000:	2b01      	cmp	r3, #1
  {
    assert_param(IS_DMA2D_CHROMA_SUB_SAMPLING(hdma2d->LayerCfg[LayerIdx].ChromaSubSampling));
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 8008008:	2b01      	cmp	r3, #1
 800800a:	d101      	bne.n	8008010 <HAL_DMA2D_ConfigLayer+0x24>
 800800c:	2302      	movs	r3, #2
 800800e:	e092      	b.n	8008136 <HAL_DMA2D_ConfigLayer+0x14a>
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	2201      	movs	r2, #1
 8008014:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	2202      	movs	r2, #2
 800801c:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8008020:	683a      	ldr	r2, [r7, #0]
 8008022:	4613      	mov	r3, r2
 8008024:	00db      	lsls	r3, r3, #3
 8008026:	1a9b      	subs	r3, r3, r2
 8008028:	009b      	lsls	r3, r3, #2
 800802a:	3328      	adds	r3, #40	; 0x28
 800802c:	687a      	ldr	r2, [r7, #4]
 800802e:	4413      	add	r3, r2
 8008030:	60fb      	str	r3, [r7, #12]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	685a      	ldr	r2, [r3, #4]
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	689b      	ldr	r3, [r3, #8]
 800803a:	041b      	lsls	r3, r3, #16
 800803c:	431a      	orrs	r2, r3
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	691b      	ldr	r3, [r3, #16]
 8008042:	051b      	lsls	r3, r3, #20
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 8008044:	431a      	orrs	r2, r3
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	695b      	ldr	r3, [r3, #20]
 800804a:	055b      	lsls	r3, r3, #21
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 800804c:	4313      	orrs	r3, r2
 800804e:	613b      	str	r3, [r7, #16]
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
 8008050:	4b3c      	ldr	r3, [pc, #240]	; (8008144 <HAL_DMA2D_ConfigLayer+0x158>)
 8008052:	617b      	str	r3, [r7, #20]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	685b      	ldr	r3, [r3, #4]
 8008058:	2b0a      	cmp	r3, #10
 800805a:	d003      	beq.n	8008064 <HAL_DMA2D_ConfigLayer+0x78>
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	685b      	ldr	r3, [r3, #4]
 8008060:	2b09      	cmp	r3, #9
 8008062:	d107      	bne.n	8008074 <HAL_DMA2D_ConfigLayer+0x88>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	68db      	ldr	r3, [r3, #12]
 8008068:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800806c:	693a      	ldr	r2, [r7, #16]
 800806e:	4313      	orrs	r3, r2
 8008070:	613b      	str	r3, [r7, #16]
 8008072:	e005      	b.n	8008080 <HAL_DMA2D_ConfigLayer+0x94>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	68db      	ldr	r3, [r3, #12]
 8008078:	061b      	lsls	r3, r3, #24
 800807a:	693a      	ldr	r2, [r7, #16]
 800807c:	4313      	orrs	r3, r2
 800807e:	613b      	str	r3, [r7, #16]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8008080:	683b      	ldr	r3, [r7, #0]
 8008082:	2b00      	cmp	r3, #0
 8008084:	d120      	bne.n	80080c8 <HAL_DMA2D_ConfigLayer+0xdc>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800808c:	697b      	ldr	r3, [r7, #20]
 800808e:	43db      	mvns	r3, r3
 8008090:	ea02 0103 	and.w	r1, r2, r3
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	693a      	ldr	r2, [r7, #16]
 800809a:	430a      	orrs	r2, r1
 800809c:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	68fa      	ldr	r2, [r7, #12]
 80080a4:	6812      	ldr	r2, [r2, #0]
 80080a6:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	685b      	ldr	r3, [r3, #4]
 80080ac:	2b0a      	cmp	r3, #10
 80080ae:	d003      	beq.n	80080b8 <HAL_DMA2D_ConfigLayer+0xcc>
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	685b      	ldr	r3, [r3, #4]
 80080b4:	2b09      	cmp	r3, #9
 80080b6:	d135      	bne.n	8008124 <HAL_DMA2D_ConfigLayer+0x138>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	68da      	ldr	r2, [r3, #12]
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 80080c4:	629a      	str	r2, [r3, #40]	; 0x28
 80080c6:	e02d      	b.n	8008124 <HAL_DMA2D_ConfigLayer+0x138>
  }
  /* Configure the foreground DMA2D layer */
  else
  {

    if (pLayerCfg->InputColorMode == DMA2D_INPUT_YCBCR)
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	685b      	ldr	r3, [r3, #4]
 80080cc:	2b0b      	cmp	r3, #11
 80080ce:	d109      	bne.n	80080e4 <HAL_DMA2D_ConfigLayer+0xf8>
    {
      regValue |= (pLayerCfg->ChromaSubSampling << DMA2D_FGPFCCR_CSS_Pos);
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	699b      	ldr	r3, [r3, #24]
 80080d4:	049b      	lsls	r3, r3, #18
 80080d6:	693a      	ldr	r2, [r7, #16]
 80080d8:	4313      	orrs	r3, r2
 80080da:	613b      	str	r3, [r7, #16]
      regMask  |= DMA2D_FGPFCCR_CSS;
 80080dc:	697b      	ldr	r3, [r7, #20]
 80080de:	f443 2340 	orr.w	r3, r3, #786432	; 0xc0000
 80080e2:	617b      	str	r3, [r7, #20]
    }

    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	69da      	ldr	r2, [r3, #28]
 80080ea:	697b      	ldr	r3, [r7, #20]
 80080ec:	43db      	mvns	r3, r3
 80080ee:	ea02 0103 	and.w	r1, r2, r3
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	693a      	ldr	r2, [r7, #16]
 80080f8:	430a      	orrs	r2, r1
 80080fa:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	68fa      	ldr	r2, [r7, #12]
 8008102:	6812      	ldr	r2, [r2, #0]
 8008104:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	685b      	ldr	r3, [r3, #4]
 800810a:	2b0a      	cmp	r3, #10
 800810c:	d003      	beq.n	8008116 <HAL_DMA2D_ConfigLayer+0x12a>
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	685b      	ldr	r3, [r3, #4]
 8008112:	2b09      	cmp	r3, #9
 8008114:	d106      	bne.n	8008124 <HAL_DMA2D_ConfigLayer+0x138>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	68da      	ldr	r2, [r3, #12]
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8008122:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	2201      	movs	r2, #1
 8008128:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	2200      	movs	r2, #0
 8008130:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60

  return HAL_OK;
 8008134:	2300      	movs	r3, #0
}
 8008136:	4618      	mov	r0, r3
 8008138:	371c      	adds	r7, #28
 800813a:	46bd      	mov	sp, r7
 800813c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008140:	4770      	bx	lr
 8008142:	bf00      	nop
 8008144:	ff33000f 	.word	0xff33000f

08008148 <DMA2D_SetConfig>:
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                            uint32_t Height)
{
 8008148:	b480      	push	{r7}
 800814a:	b08b      	sub	sp, #44	; 0x2c
 800814c:	af00      	add	r7, sp, #0
 800814e:	60f8      	str	r0, [r7, #12]
 8008150:	60b9      	str	r1, [r7, #8]
 8008152:	607a      	str	r2, [r7, #4]
 8008154:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800815c:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 8008160:	683b      	ldr	r3, [r7, #0]
 8008162:	041a      	lsls	r2, r3, #16
 8008164:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008166:	431a      	orrs	r2, r3
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	430a      	orrs	r2, r1
 800816e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	687a      	ldr	r2, [r7, #4]
 8008176:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	685b      	ldr	r3, [r3, #4]
 800817c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8008180:	d174      	bne.n	800826c <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 8008182:	68bb      	ldr	r3, [r7, #8]
 8008184:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8008188:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 800818a:	68bb      	ldr	r3, [r7, #8]
 800818c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008190:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 8008192:	68bb      	ldr	r3, [r7, #8]
 8008194:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8008198:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 800819a:	68bb      	ldr	r3, [r7, #8]
 800819c:	b2db      	uxtb	r3, r3
 800819e:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	689b      	ldr	r3, [r3, #8]
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	d108      	bne.n	80081ba <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1 | tmp4);
 80081a8:	69ba      	ldr	r2, [r7, #24]
 80081aa:	69fb      	ldr	r3, [r7, #28]
 80081ac:	431a      	orrs	r2, r3
 80081ae:	6a3b      	ldr	r3, [r7, #32]
 80081b0:	4313      	orrs	r3, r2
 80081b2:	697a      	ldr	r2, [r7, #20]
 80081b4:	4313      	orrs	r3, r2
 80081b6:	627b      	str	r3, [r7, #36]	; 0x24
 80081b8:	e053      	b.n	8008262 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	689b      	ldr	r3, [r3, #8]
 80081be:	2b01      	cmp	r3, #1
 80081c0:	d106      	bne.n	80081d0 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 80081c2:	69ba      	ldr	r2, [r7, #24]
 80081c4:	69fb      	ldr	r3, [r7, #28]
 80081c6:	4313      	orrs	r3, r2
 80081c8:	697a      	ldr	r2, [r7, #20]
 80081ca:	4313      	orrs	r3, r2
 80081cc:	627b      	str	r3, [r7, #36]	; 0x24
 80081ce:	e048      	b.n	8008262 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	689b      	ldr	r3, [r3, #8]
 80081d4:	2b02      	cmp	r3, #2
 80081d6:	d111      	bne.n	80081fc <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 80081d8:	69fb      	ldr	r3, [r7, #28]
 80081da:	0cdb      	lsrs	r3, r3, #19
 80081dc:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 80081de:	69bb      	ldr	r3, [r7, #24]
 80081e0:	0a9b      	lsrs	r3, r3, #10
 80081e2:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 80081e4:	697b      	ldr	r3, [r7, #20]
 80081e6:	08db      	lsrs	r3, r3, #3
 80081e8:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 80081ea:	69bb      	ldr	r3, [r7, #24]
 80081ec:	015a      	lsls	r2, r3, #5
 80081ee:	69fb      	ldr	r3, [r7, #28]
 80081f0:	02db      	lsls	r3, r3, #11
 80081f2:	4313      	orrs	r3, r2
 80081f4:	697a      	ldr	r2, [r7, #20]
 80081f6:	4313      	orrs	r3, r2
 80081f8:	627b      	str	r3, [r7, #36]	; 0x24
 80081fa:	e032      	b.n	8008262 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	689b      	ldr	r3, [r3, #8]
 8008200:	2b03      	cmp	r3, #3
 8008202:	d117      	bne.n	8008234 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 8008204:	6a3b      	ldr	r3, [r7, #32]
 8008206:	0fdb      	lsrs	r3, r3, #31
 8008208:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 800820a:	69fb      	ldr	r3, [r7, #28]
 800820c:	0cdb      	lsrs	r3, r3, #19
 800820e:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 8008210:	69bb      	ldr	r3, [r7, #24]
 8008212:	0adb      	lsrs	r3, r3, #11
 8008214:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8008216:	697b      	ldr	r3, [r7, #20]
 8008218:	08db      	lsrs	r3, r3, #3
 800821a:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 800821c:	69bb      	ldr	r3, [r7, #24]
 800821e:	015a      	lsls	r2, r3, #5
 8008220:	69fb      	ldr	r3, [r7, #28]
 8008222:	029b      	lsls	r3, r3, #10
 8008224:	431a      	orrs	r2, r3
 8008226:	6a3b      	ldr	r3, [r7, #32]
 8008228:	03db      	lsls	r3, r3, #15
 800822a:	4313      	orrs	r3, r2
 800822c:	697a      	ldr	r2, [r7, #20]
 800822e:	4313      	orrs	r3, r2
 8008230:	627b      	str	r3, [r7, #36]	; 0x24
 8008232:	e016      	b.n	8008262 <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 8008234:	6a3b      	ldr	r3, [r7, #32]
 8008236:	0f1b      	lsrs	r3, r3, #28
 8008238:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 800823a:	69fb      	ldr	r3, [r7, #28]
 800823c:	0d1b      	lsrs	r3, r3, #20
 800823e:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 8008240:	69bb      	ldr	r3, [r7, #24]
 8008242:	0b1b      	lsrs	r3, r3, #12
 8008244:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U);
 8008246:	697b      	ldr	r3, [r7, #20]
 8008248:	091b      	lsrs	r3, r3, #4
 800824a:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 800824c:	69bb      	ldr	r3, [r7, #24]
 800824e:	011a      	lsls	r2, r3, #4
 8008250:	69fb      	ldr	r3, [r7, #28]
 8008252:	021b      	lsls	r3, r3, #8
 8008254:	431a      	orrs	r2, r3
 8008256:	6a3b      	ldr	r3, [r7, #32]
 8008258:	031b      	lsls	r3, r3, #12
 800825a:	4313      	orrs	r3, r2
 800825c:	697a      	ldr	r2, [r7, #20]
 800825e:	4313      	orrs	r3, r2
 8008260:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008268:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC,M2M_Blending or M2M_blending with fixed color BG DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 800826a:	e00d      	b.n	8008288 <DMA2D_SetConfig+0x140>
  else if (hdma2d->Init.Mode == DMA2D_M2M_BLEND_FG) /*M2M_blending with fixed color FG DMA2D Mode selected*/
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	685b      	ldr	r3, [r3, #4]
 8008270:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8008274:	d104      	bne.n	8008280 <DMA2D_SetConfig+0x138>
    WRITE_REG(hdma2d->Instance->BGMAR, pdata);
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	68ba      	ldr	r2, [r7, #8]
 800827c:	615a      	str	r2, [r3, #20]
}
 800827e:	e003      	b.n	8008288 <DMA2D_SetConfig+0x140>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	68ba      	ldr	r2, [r7, #8]
 8008286:	60da      	str	r2, [r3, #12]
}
 8008288:	bf00      	nop
 800828a:	372c      	adds	r7, #44	; 0x2c
 800828c:	46bd      	mov	sp, r7
 800828e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008292:	4770      	bx	lr

08008294 <HAL_DMAEx_MultiBufferStart_IT>:
  * @param  SecondMemAddress: The second memory Buffer address in case of multi buffer Transfer
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength)
{
 8008294:	b580      	push	{r7, lr}
 8008296:	b086      	sub	sp, #24
 8008298:	af00      	add	r7, sp, #0
 800829a:	60f8      	str	r0, [r7, #12]
 800829c:	60b9      	str	r1, [r7, #8]
 800829e:	607a      	str	r2, [r7, #4]
 80082a0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80082a2:	2300      	movs	r3, #0
 80082a4:	75fb      	strb	r3, [r7, #23]
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Memory-to-memory transfer not supported in double buffering mode */
  if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	689b      	ldr	r3, [r3, #8]
 80082aa:	2b80      	cmp	r3, #128	; 0x80
 80082ac:	d105      	bne.n	80082ba <HAL_DMAEx_MultiBufferStart_IT+0x26>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80082b4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80082b6:	2301      	movs	r3, #1
 80082b8:	e315      	b.n	80088e6 <HAL_DMAEx_MultiBufferStart_IT+0x652>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80082c0:	2b01      	cmp	r3, #1
 80082c2:	d101      	bne.n	80082c8 <HAL_DMAEx_MultiBufferStart_IT+0x34>
 80082c4:	2302      	movs	r3, #2
 80082c6:	e30e      	b.n	80088e6 <HAL_DMAEx_MultiBufferStart_IT+0x652>
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	2201      	movs	r2, #1
 80082cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80082d6:	b2db      	uxtb	r3, r3
 80082d8:	2b01      	cmp	r3, #1
 80082da:	f040 82fd 	bne.w	80088d8 <HAL_DMAEx_MultiBufferStart_IT+0x644>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	2202      	movs	r2, #2
 80082e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	2200      	movs	r2, #0
 80082ea:	655a      	str	r2, [r3, #84]	; 0x54

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	4a82      	ldr	r2, [pc, #520]	; (80084fc <HAL_DMAEx_MultiBufferStart_IT+0x268>)
 80082f2:	4293      	cmp	r3, r2
 80082f4:	d04a      	beq.n	800838c <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	4a81      	ldr	r2, [pc, #516]	; (8008500 <HAL_DMAEx_MultiBufferStart_IT+0x26c>)
 80082fc:	4293      	cmp	r3, r2
 80082fe:	d045      	beq.n	800838c <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	4a7f      	ldr	r2, [pc, #508]	; (8008504 <HAL_DMAEx_MultiBufferStart_IT+0x270>)
 8008306:	4293      	cmp	r3, r2
 8008308:	d040      	beq.n	800838c <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	4a7e      	ldr	r2, [pc, #504]	; (8008508 <HAL_DMAEx_MultiBufferStart_IT+0x274>)
 8008310:	4293      	cmp	r3, r2
 8008312:	d03b      	beq.n	800838c <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	4a7c      	ldr	r2, [pc, #496]	; (800850c <HAL_DMAEx_MultiBufferStart_IT+0x278>)
 800831a:	4293      	cmp	r3, r2
 800831c:	d036      	beq.n	800838c <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	4a7b      	ldr	r2, [pc, #492]	; (8008510 <HAL_DMAEx_MultiBufferStart_IT+0x27c>)
 8008324:	4293      	cmp	r3, r2
 8008326:	d031      	beq.n	800838c <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	4a79      	ldr	r2, [pc, #484]	; (8008514 <HAL_DMAEx_MultiBufferStart_IT+0x280>)
 800832e:	4293      	cmp	r3, r2
 8008330:	d02c      	beq.n	800838c <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	4a78      	ldr	r2, [pc, #480]	; (8008518 <HAL_DMAEx_MultiBufferStart_IT+0x284>)
 8008338:	4293      	cmp	r3, r2
 800833a:	d027      	beq.n	800838c <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	4a76      	ldr	r2, [pc, #472]	; (800851c <HAL_DMAEx_MultiBufferStart_IT+0x288>)
 8008342:	4293      	cmp	r3, r2
 8008344:	d022      	beq.n	800838c <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	4a75      	ldr	r2, [pc, #468]	; (8008520 <HAL_DMAEx_MultiBufferStart_IT+0x28c>)
 800834c:	4293      	cmp	r3, r2
 800834e:	d01d      	beq.n	800838c <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	4a73      	ldr	r2, [pc, #460]	; (8008524 <HAL_DMAEx_MultiBufferStart_IT+0x290>)
 8008356:	4293      	cmp	r3, r2
 8008358:	d018      	beq.n	800838c <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	4a72      	ldr	r2, [pc, #456]	; (8008528 <HAL_DMAEx_MultiBufferStart_IT+0x294>)
 8008360:	4293      	cmp	r3, r2
 8008362:	d013      	beq.n	800838c <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	4a70      	ldr	r2, [pc, #448]	; (800852c <HAL_DMAEx_MultiBufferStart_IT+0x298>)
 800836a:	4293      	cmp	r3, r2
 800836c:	d00e      	beq.n	800838c <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	4a6f      	ldr	r2, [pc, #444]	; (8008530 <HAL_DMAEx_MultiBufferStart_IT+0x29c>)
 8008374:	4293      	cmp	r3, r2
 8008376:	d009      	beq.n	800838c <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	4a6d      	ldr	r2, [pc, #436]	; (8008534 <HAL_DMAEx_MultiBufferStart_IT+0x2a0>)
 800837e:	4293      	cmp	r3, r2
 8008380:	d004      	beq.n	800838c <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	4a6c      	ldr	r2, [pc, #432]	; (8008538 <HAL_DMAEx_MultiBufferStart_IT+0x2a4>)
 8008388:	4293      	cmp	r3, r2
 800838a:	d101      	bne.n	8008390 <HAL_DMAEx_MultiBufferStart_IT+0xfc>
 800838c:	2301      	movs	r3, #1
 800838e:	e000      	b.n	8008392 <HAL_DMAEx_MultiBufferStart_IT+0xfe>
 8008390:	2300      	movs	r3, #0
 8008392:	2b00      	cmp	r3, #0
 8008394:	d018      	beq.n	80083c8 <HAL_DMAEx_MultiBufferStart_IT+0x134>
    {
      /* Enable the Double buffer mode */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR |= DMA_SxCR_DBM;
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	681a      	ldr	r2, [r3, #0]
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80083a4:	601a      	str	r2, [r3, #0]

      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->M1AR = SecondMemAddress;
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	683a      	ldr	r2, [r7, #0]
 80083ac:	611a      	str	r2, [r3, #16]

      /* Calculate the interrupt clear flag register (IFCR) base address  */
      ifcRegister_Base = (uint32_t *)((uint32_t)(hdma->StreamBaseAddress + 8U));
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80083b2:	3308      	adds	r3, #8
 80083b4:	613b      	str	r3, [r7, #16]

      /* Clear all flags */
      *ifcRegister_Base = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80083ba:	f003 031f 	and.w	r3, r3, #31
 80083be:	223f      	movs	r2, #63	; 0x3f
 80083c0:	409a      	lsls	r2, r3
 80083c2:	693b      	ldr	r3, [r7, #16]
 80083c4:	601a      	str	r2, [r3, #0]
 80083c6:	e018      	b.n	80083fa <HAL_DMAEx_MultiBufferStart_IT+0x166>
    }
    else /* BDMA instance(s) */
    {
      /* Enable the Double buffer mode */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR |= (BDMA_CCR_DBM | BDMA_CCR_CIRC);
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	6819      	ldr	r1, [r3, #0]
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	681a      	ldr	r2, [r3, #0]
 80083d2:	f248 0320 	movw	r3, #32800	; 0x8020
 80083d6:	430b      	orrs	r3, r1
 80083d8:	6013      	str	r3, [r2, #0]

      /* Configure DMA Stream destination address */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CM1AR = SecondMemAddress;
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	683a      	ldr	r2, [r7, #0]
 80083e0:	611a      	str	r2, [r3, #16]

      /* Calculate the interrupt clear flag register (IFCR) base address  */
      ifcRegister_Base = (uint32_t *)((uint32_t)(hdma->StreamBaseAddress + 4U));
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80083e6:	3304      	adds	r3, #4
 80083e8:	613b      	str	r3, [r7, #16]

      /* Clear all flags */
      *ifcRegister_Base = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80083ee:	f003 031f 	and.w	r3, r3, #31
 80083f2:	2201      	movs	r2, #1
 80083f4:	409a      	lsls	r2, r3
 80083f6:	693b      	ldr	r3, [r7, #16]
 80083f8:	601a      	str	r2, [r3, #0]
    }

    /* Configure the source, destination address and the data length */
    DMA_MultiBufferSetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80083fa:	6a3b      	ldr	r3, [r7, #32]
 80083fc:	687a      	ldr	r2, [r7, #4]
 80083fe:	68b9      	ldr	r1, [r7, #8]
 8008400:	68f8      	ldr	r0, [r7, #12]
 8008402:	f000 fb41 	bl	8008a88 <DMA_MultiBufferSetConfig>

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	4a3c      	ldr	r2, [pc, #240]	; (80084fc <HAL_DMAEx_MultiBufferStart_IT+0x268>)
 800840c:	4293      	cmp	r3, r2
 800840e:	d072      	beq.n	80084f6 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	4a3a      	ldr	r2, [pc, #232]	; (8008500 <HAL_DMAEx_MultiBufferStart_IT+0x26c>)
 8008416:	4293      	cmp	r3, r2
 8008418:	d06d      	beq.n	80084f6 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	4a39      	ldr	r2, [pc, #228]	; (8008504 <HAL_DMAEx_MultiBufferStart_IT+0x270>)
 8008420:	4293      	cmp	r3, r2
 8008422:	d068      	beq.n	80084f6 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	4a37      	ldr	r2, [pc, #220]	; (8008508 <HAL_DMAEx_MultiBufferStart_IT+0x274>)
 800842a:	4293      	cmp	r3, r2
 800842c:	d063      	beq.n	80084f6 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	4a36      	ldr	r2, [pc, #216]	; (800850c <HAL_DMAEx_MultiBufferStart_IT+0x278>)
 8008434:	4293      	cmp	r3, r2
 8008436:	d05e      	beq.n	80084f6 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	4a34      	ldr	r2, [pc, #208]	; (8008510 <HAL_DMAEx_MultiBufferStart_IT+0x27c>)
 800843e:	4293      	cmp	r3, r2
 8008440:	d059      	beq.n	80084f6 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	4a33      	ldr	r2, [pc, #204]	; (8008514 <HAL_DMAEx_MultiBufferStart_IT+0x280>)
 8008448:	4293      	cmp	r3, r2
 800844a:	d054      	beq.n	80084f6 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	4a31      	ldr	r2, [pc, #196]	; (8008518 <HAL_DMAEx_MultiBufferStart_IT+0x284>)
 8008452:	4293      	cmp	r3, r2
 8008454:	d04f      	beq.n	80084f6 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	4a30      	ldr	r2, [pc, #192]	; (800851c <HAL_DMAEx_MultiBufferStart_IT+0x288>)
 800845c:	4293      	cmp	r3, r2
 800845e:	d04a      	beq.n	80084f6 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	4a2e      	ldr	r2, [pc, #184]	; (8008520 <HAL_DMAEx_MultiBufferStart_IT+0x28c>)
 8008466:	4293      	cmp	r3, r2
 8008468:	d045      	beq.n	80084f6 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	4a2d      	ldr	r2, [pc, #180]	; (8008524 <HAL_DMAEx_MultiBufferStart_IT+0x290>)
 8008470:	4293      	cmp	r3, r2
 8008472:	d040      	beq.n	80084f6 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	4a2b      	ldr	r2, [pc, #172]	; (8008528 <HAL_DMAEx_MultiBufferStart_IT+0x294>)
 800847a:	4293      	cmp	r3, r2
 800847c:	d03b      	beq.n	80084f6 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	4a2a      	ldr	r2, [pc, #168]	; (800852c <HAL_DMAEx_MultiBufferStart_IT+0x298>)
 8008484:	4293      	cmp	r3, r2
 8008486:	d036      	beq.n	80084f6 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	4a28      	ldr	r2, [pc, #160]	; (8008530 <HAL_DMAEx_MultiBufferStart_IT+0x29c>)
 800848e:	4293      	cmp	r3, r2
 8008490:	d031      	beq.n	80084f6 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	4a27      	ldr	r2, [pc, #156]	; (8008534 <HAL_DMAEx_MultiBufferStart_IT+0x2a0>)
 8008498:	4293      	cmp	r3, r2
 800849a:	d02c      	beq.n	80084f6 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	4a25      	ldr	r2, [pc, #148]	; (8008538 <HAL_DMAEx_MultiBufferStart_IT+0x2a4>)
 80084a2:	4293      	cmp	r3, r2
 80084a4:	d027      	beq.n	80084f6 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	4a24      	ldr	r2, [pc, #144]	; (800853c <HAL_DMAEx_MultiBufferStart_IT+0x2a8>)
 80084ac:	4293      	cmp	r3, r2
 80084ae:	d022      	beq.n	80084f6 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	4a22      	ldr	r2, [pc, #136]	; (8008540 <HAL_DMAEx_MultiBufferStart_IT+0x2ac>)
 80084b6:	4293      	cmp	r3, r2
 80084b8:	d01d      	beq.n	80084f6 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	4a21      	ldr	r2, [pc, #132]	; (8008544 <HAL_DMAEx_MultiBufferStart_IT+0x2b0>)
 80084c0:	4293      	cmp	r3, r2
 80084c2:	d018      	beq.n	80084f6 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	4a1f      	ldr	r2, [pc, #124]	; (8008548 <HAL_DMAEx_MultiBufferStart_IT+0x2b4>)
 80084ca:	4293      	cmp	r3, r2
 80084cc:	d013      	beq.n	80084f6 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	4a1e      	ldr	r2, [pc, #120]	; (800854c <HAL_DMAEx_MultiBufferStart_IT+0x2b8>)
 80084d4:	4293      	cmp	r3, r2
 80084d6:	d00e      	beq.n	80084f6 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	4a1c      	ldr	r2, [pc, #112]	; (8008550 <HAL_DMAEx_MultiBufferStart_IT+0x2bc>)
 80084de:	4293      	cmp	r3, r2
 80084e0:	d009      	beq.n	80084f6 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	4a1b      	ldr	r2, [pc, #108]	; (8008554 <HAL_DMAEx_MultiBufferStart_IT+0x2c0>)
 80084e8:	4293      	cmp	r3, r2
 80084ea:	d004      	beq.n	80084f6 <HAL_DMAEx_MultiBufferStart_IT+0x262>
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	4a19      	ldr	r2, [pc, #100]	; (8008558 <HAL_DMAEx_MultiBufferStart_IT+0x2c4>)
 80084f2:	4293      	cmp	r3, r2
 80084f4:	d132      	bne.n	800855c <HAL_DMAEx_MultiBufferStart_IT+0x2c8>
 80084f6:	2301      	movs	r3, #1
 80084f8:	e031      	b.n	800855e <HAL_DMAEx_MultiBufferStart_IT+0x2ca>
 80084fa:	bf00      	nop
 80084fc:	40020010 	.word	0x40020010
 8008500:	40020028 	.word	0x40020028
 8008504:	40020040 	.word	0x40020040
 8008508:	40020058 	.word	0x40020058
 800850c:	40020070 	.word	0x40020070
 8008510:	40020088 	.word	0x40020088
 8008514:	400200a0 	.word	0x400200a0
 8008518:	400200b8 	.word	0x400200b8
 800851c:	40020410 	.word	0x40020410
 8008520:	40020428 	.word	0x40020428
 8008524:	40020440 	.word	0x40020440
 8008528:	40020458 	.word	0x40020458
 800852c:	40020470 	.word	0x40020470
 8008530:	40020488 	.word	0x40020488
 8008534:	400204a0 	.word	0x400204a0
 8008538:	400204b8 	.word	0x400204b8
 800853c:	58025408 	.word	0x58025408
 8008540:	5802541c 	.word	0x5802541c
 8008544:	58025430 	.word	0x58025430
 8008548:	58025444 	.word	0x58025444
 800854c:	58025458 	.word	0x58025458
 8008550:	5802546c 	.word	0x5802546c
 8008554:	58025480 	.word	0x58025480
 8008558:	58025494 	.word	0x58025494
 800855c:	2300      	movs	r3, #0
 800855e:	2b00      	cmp	r3, #0
 8008560:	d00d      	beq.n	800857e <HAL_DMAEx_MultiBufferStart_IT+0x2ea>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008566:	68fa      	ldr	r2, [r7, #12]
 8008568:	6e92      	ldr	r2, [r2, #104]	; 0x68
 800856a:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008570:	2b00      	cmp	r3, #0
 8008572:	d004      	beq.n	800857e <HAL_DMAEx_MultiBufferStart_IT+0x2ea>
      {
        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008578:	68fa      	ldr	r2, [r7, #12]
 800857a:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800857c:	605a      	str	r2, [r3, #4]
      }
    }

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	4a3b      	ldr	r2, [pc, #236]	; (8008670 <HAL_DMAEx_MultiBufferStart_IT+0x3dc>)
 8008584:	4293      	cmp	r3, r2
 8008586:	d04a      	beq.n	800861e <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	4a39      	ldr	r2, [pc, #228]	; (8008674 <HAL_DMAEx_MultiBufferStart_IT+0x3e0>)
 800858e:	4293      	cmp	r3, r2
 8008590:	d045      	beq.n	800861e <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	4a38      	ldr	r2, [pc, #224]	; (8008678 <HAL_DMAEx_MultiBufferStart_IT+0x3e4>)
 8008598:	4293      	cmp	r3, r2
 800859a:	d040      	beq.n	800861e <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	4a36      	ldr	r2, [pc, #216]	; (800867c <HAL_DMAEx_MultiBufferStart_IT+0x3e8>)
 80085a2:	4293      	cmp	r3, r2
 80085a4:	d03b      	beq.n	800861e <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	4a35      	ldr	r2, [pc, #212]	; (8008680 <HAL_DMAEx_MultiBufferStart_IT+0x3ec>)
 80085ac:	4293      	cmp	r3, r2
 80085ae:	d036      	beq.n	800861e <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	4a33      	ldr	r2, [pc, #204]	; (8008684 <HAL_DMAEx_MultiBufferStart_IT+0x3f0>)
 80085b6:	4293      	cmp	r3, r2
 80085b8:	d031      	beq.n	800861e <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	4a32      	ldr	r2, [pc, #200]	; (8008688 <HAL_DMAEx_MultiBufferStart_IT+0x3f4>)
 80085c0:	4293      	cmp	r3, r2
 80085c2:	d02c      	beq.n	800861e <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	4a30      	ldr	r2, [pc, #192]	; (800868c <HAL_DMAEx_MultiBufferStart_IT+0x3f8>)
 80085ca:	4293      	cmp	r3, r2
 80085cc:	d027      	beq.n	800861e <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	4a2f      	ldr	r2, [pc, #188]	; (8008690 <HAL_DMAEx_MultiBufferStart_IT+0x3fc>)
 80085d4:	4293      	cmp	r3, r2
 80085d6:	d022      	beq.n	800861e <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	4a2d      	ldr	r2, [pc, #180]	; (8008694 <HAL_DMAEx_MultiBufferStart_IT+0x400>)
 80085de:	4293      	cmp	r3, r2
 80085e0:	d01d      	beq.n	800861e <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	4a2c      	ldr	r2, [pc, #176]	; (8008698 <HAL_DMAEx_MultiBufferStart_IT+0x404>)
 80085e8:	4293      	cmp	r3, r2
 80085ea:	d018      	beq.n	800861e <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	4a2a      	ldr	r2, [pc, #168]	; (800869c <HAL_DMAEx_MultiBufferStart_IT+0x408>)
 80085f2:	4293      	cmp	r3, r2
 80085f4:	d013      	beq.n	800861e <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	4a29      	ldr	r2, [pc, #164]	; (80086a0 <HAL_DMAEx_MultiBufferStart_IT+0x40c>)
 80085fc:	4293      	cmp	r3, r2
 80085fe:	d00e      	beq.n	800861e <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	4a27      	ldr	r2, [pc, #156]	; (80086a4 <HAL_DMAEx_MultiBufferStart_IT+0x410>)
 8008606:	4293      	cmp	r3, r2
 8008608:	d009      	beq.n	800861e <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	4a26      	ldr	r2, [pc, #152]	; (80086a8 <HAL_DMAEx_MultiBufferStart_IT+0x414>)
 8008610:	4293      	cmp	r3, r2
 8008612:	d004      	beq.n	800861e <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	4a24      	ldr	r2, [pc, #144]	; (80086ac <HAL_DMAEx_MultiBufferStart_IT+0x418>)
 800861a:	4293      	cmp	r3, r2
 800861c:	d101      	bne.n	8008622 <HAL_DMAEx_MultiBufferStart_IT+0x38e>
 800861e:	2301      	movs	r3, #1
 8008620:	e000      	b.n	8008624 <HAL_DMAEx_MultiBufferStart_IT+0x390>
 8008622:	2300      	movs	r3, #0
 8008624:	2b00      	cmp	r3, #0
 8008626:	d043      	beq.n	80086b0 <HAL_DMAEx_MultiBufferStart_IT+0x41c>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	f023 021e 	bic.w	r2, r3, #30
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	f042 0216 	orr.w	r2, r2, #22
 800863a:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR |= DMA_IT_FE;
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	695a      	ldr	r2, [r3, #20]
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800864a:	615a      	str	r2, [r3, #20]

      if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008650:	2b00      	cmp	r3, #0
 8008652:	d103      	bne.n	800865c <HAL_DMAEx_MultiBufferStart_IT+0x3c8>
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008658:	2b00      	cmp	r3, #0
 800865a:	d043      	beq.n	80086e4 <HAL_DMAEx_MultiBufferStart_IT+0x450>
      {
        /*Enable Half Transfer IT if corresponding Callback is set*/
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	681a      	ldr	r2, [r3, #0]
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	f042 0208 	orr.w	r2, r2, #8
 800866a:	601a      	str	r2, [r3, #0]
 800866c:	e03a      	b.n	80086e4 <HAL_DMAEx_MultiBufferStart_IT+0x450>
 800866e:	bf00      	nop
 8008670:	40020010 	.word	0x40020010
 8008674:	40020028 	.word	0x40020028
 8008678:	40020040 	.word	0x40020040
 800867c:	40020058 	.word	0x40020058
 8008680:	40020070 	.word	0x40020070
 8008684:	40020088 	.word	0x40020088
 8008688:	400200a0 	.word	0x400200a0
 800868c:	400200b8 	.word	0x400200b8
 8008690:	40020410 	.word	0x40020410
 8008694:	40020428 	.word	0x40020428
 8008698:	40020440 	.word	0x40020440
 800869c:	40020458 	.word	0x40020458
 80086a0:	40020470 	.word	0x40020470
 80086a4:	40020488 	.word	0x40020488
 80086a8:	400204a0 	.word	0x400204a0
 80086ac:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA instance(s) */
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	f023 020e 	bic.w	r2, r3, #14
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	f042 020a 	orr.w	r2, r2, #10
 80086c2:	601a      	str	r2, [r3, #0]

      if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d103      	bne.n	80086d4 <HAL_DMAEx_MultiBufferStart_IT+0x440>
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d007      	beq.n	80086e4 <HAL_DMAEx_MultiBufferStart_IT+0x450>
      {
        /*Enable Half Transfer IT if corresponding Callback is set*/
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	681a      	ldr	r2, [r3, #0]
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	f042 0204 	orr.w	r2, r2, #4
 80086e2:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	4a81      	ldr	r2, [pc, #516]	; (80088f0 <HAL_DMAEx_MultiBufferStart_IT+0x65c>)
 80086ea:	4293      	cmp	r3, r2
 80086ec:	d072      	beq.n	80087d4 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	4a80      	ldr	r2, [pc, #512]	; (80088f4 <HAL_DMAEx_MultiBufferStart_IT+0x660>)
 80086f4:	4293      	cmp	r3, r2
 80086f6:	d06d      	beq.n	80087d4 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	4a7e      	ldr	r2, [pc, #504]	; (80088f8 <HAL_DMAEx_MultiBufferStart_IT+0x664>)
 80086fe:	4293      	cmp	r3, r2
 8008700:	d068      	beq.n	80087d4 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	4a7d      	ldr	r2, [pc, #500]	; (80088fc <HAL_DMAEx_MultiBufferStart_IT+0x668>)
 8008708:	4293      	cmp	r3, r2
 800870a:	d063      	beq.n	80087d4 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	4a7b      	ldr	r2, [pc, #492]	; (8008900 <HAL_DMAEx_MultiBufferStart_IT+0x66c>)
 8008712:	4293      	cmp	r3, r2
 8008714:	d05e      	beq.n	80087d4 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	4a7a      	ldr	r2, [pc, #488]	; (8008904 <HAL_DMAEx_MultiBufferStart_IT+0x670>)
 800871c:	4293      	cmp	r3, r2
 800871e:	d059      	beq.n	80087d4 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	4a78      	ldr	r2, [pc, #480]	; (8008908 <HAL_DMAEx_MultiBufferStart_IT+0x674>)
 8008726:	4293      	cmp	r3, r2
 8008728:	d054      	beq.n	80087d4 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	4a77      	ldr	r2, [pc, #476]	; (800890c <HAL_DMAEx_MultiBufferStart_IT+0x678>)
 8008730:	4293      	cmp	r3, r2
 8008732:	d04f      	beq.n	80087d4 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	4a75      	ldr	r2, [pc, #468]	; (8008910 <HAL_DMAEx_MultiBufferStart_IT+0x67c>)
 800873a:	4293      	cmp	r3, r2
 800873c:	d04a      	beq.n	80087d4 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	4a74      	ldr	r2, [pc, #464]	; (8008914 <HAL_DMAEx_MultiBufferStart_IT+0x680>)
 8008744:	4293      	cmp	r3, r2
 8008746:	d045      	beq.n	80087d4 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	4a72      	ldr	r2, [pc, #456]	; (8008918 <HAL_DMAEx_MultiBufferStart_IT+0x684>)
 800874e:	4293      	cmp	r3, r2
 8008750:	d040      	beq.n	80087d4 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	4a71      	ldr	r2, [pc, #452]	; (800891c <HAL_DMAEx_MultiBufferStart_IT+0x688>)
 8008758:	4293      	cmp	r3, r2
 800875a:	d03b      	beq.n	80087d4 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	4a6f      	ldr	r2, [pc, #444]	; (8008920 <HAL_DMAEx_MultiBufferStart_IT+0x68c>)
 8008762:	4293      	cmp	r3, r2
 8008764:	d036      	beq.n	80087d4 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	4a6e      	ldr	r2, [pc, #440]	; (8008924 <HAL_DMAEx_MultiBufferStart_IT+0x690>)
 800876c:	4293      	cmp	r3, r2
 800876e:	d031      	beq.n	80087d4 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	4a6c      	ldr	r2, [pc, #432]	; (8008928 <HAL_DMAEx_MultiBufferStart_IT+0x694>)
 8008776:	4293      	cmp	r3, r2
 8008778:	d02c      	beq.n	80087d4 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	4a6b      	ldr	r2, [pc, #428]	; (800892c <HAL_DMAEx_MultiBufferStart_IT+0x698>)
 8008780:	4293      	cmp	r3, r2
 8008782:	d027      	beq.n	80087d4 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	4a69      	ldr	r2, [pc, #420]	; (8008930 <HAL_DMAEx_MultiBufferStart_IT+0x69c>)
 800878a:	4293      	cmp	r3, r2
 800878c:	d022      	beq.n	80087d4 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	4a68      	ldr	r2, [pc, #416]	; (8008934 <HAL_DMAEx_MultiBufferStart_IT+0x6a0>)
 8008794:	4293      	cmp	r3, r2
 8008796:	d01d      	beq.n	80087d4 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	4a66      	ldr	r2, [pc, #408]	; (8008938 <HAL_DMAEx_MultiBufferStart_IT+0x6a4>)
 800879e:	4293      	cmp	r3, r2
 80087a0:	d018      	beq.n	80087d4 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	4a65      	ldr	r2, [pc, #404]	; (800893c <HAL_DMAEx_MultiBufferStart_IT+0x6a8>)
 80087a8:	4293      	cmp	r3, r2
 80087aa:	d013      	beq.n	80087d4 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	4a63      	ldr	r2, [pc, #396]	; (8008940 <HAL_DMAEx_MultiBufferStart_IT+0x6ac>)
 80087b2:	4293      	cmp	r3, r2
 80087b4:	d00e      	beq.n	80087d4 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	4a62      	ldr	r2, [pc, #392]	; (8008944 <HAL_DMAEx_MultiBufferStart_IT+0x6b0>)
 80087bc:	4293      	cmp	r3, r2
 80087be:	d009      	beq.n	80087d4 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	4a60      	ldr	r2, [pc, #384]	; (8008948 <HAL_DMAEx_MultiBufferStart_IT+0x6b4>)
 80087c6:	4293      	cmp	r3, r2
 80087c8:	d004      	beq.n	80087d4 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	4a5f      	ldr	r2, [pc, #380]	; (800894c <HAL_DMAEx_MultiBufferStart_IT+0x6b8>)
 80087d0:	4293      	cmp	r3, r2
 80087d2:	d101      	bne.n	80087d8 <HAL_DMAEx_MultiBufferStart_IT+0x544>
 80087d4:	2301      	movs	r3, #1
 80087d6:	e000      	b.n	80087da <HAL_DMAEx_MultiBufferStart_IT+0x546>
 80087d8:	2300      	movs	r3, #0
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d01a      	beq.n	8008814 <HAL_DMAEx_MultiBufferStart_IT+0x580>
    {
      /* Check if DMAMUX Synchronization is enabled*/
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d007      	beq.n	80087fc <HAL_DMAEx_MultiBufferStart_IT+0x568>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80087f0:	681a      	ldr	r2, [r3, #0]
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80087f6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80087fa:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008800:	2b00      	cmp	r3, #0
 8008802:	d007      	beq.n	8008814 <HAL_DMAEx_MultiBufferStart_IT+0x580>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT*/
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008808:	681a      	ldr	r2, [r3, #0]
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800880e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008812:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the peripheral */
    __HAL_DMA_ENABLE(hdma);
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	4a35      	ldr	r2, [pc, #212]	; (80088f0 <HAL_DMAEx_MultiBufferStart_IT+0x65c>)
 800881a:	4293      	cmp	r3, r2
 800881c:	d04a      	beq.n	80088b4 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	4a34      	ldr	r2, [pc, #208]	; (80088f4 <HAL_DMAEx_MultiBufferStart_IT+0x660>)
 8008824:	4293      	cmp	r3, r2
 8008826:	d045      	beq.n	80088b4 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	4a32      	ldr	r2, [pc, #200]	; (80088f8 <HAL_DMAEx_MultiBufferStart_IT+0x664>)
 800882e:	4293      	cmp	r3, r2
 8008830:	d040      	beq.n	80088b4 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	4a31      	ldr	r2, [pc, #196]	; (80088fc <HAL_DMAEx_MultiBufferStart_IT+0x668>)
 8008838:	4293      	cmp	r3, r2
 800883a:	d03b      	beq.n	80088b4 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	4a2f      	ldr	r2, [pc, #188]	; (8008900 <HAL_DMAEx_MultiBufferStart_IT+0x66c>)
 8008842:	4293      	cmp	r3, r2
 8008844:	d036      	beq.n	80088b4 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	4a2e      	ldr	r2, [pc, #184]	; (8008904 <HAL_DMAEx_MultiBufferStart_IT+0x670>)
 800884c:	4293      	cmp	r3, r2
 800884e:	d031      	beq.n	80088b4 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	4a2c      	ldr	r2, [pc, #176]	; (8008908 <HAL_DMAEx_MultiBufferStart_IT+0x674>)
 8008856:	4293      	cmp	r3, r2
 8008858:	d02c      	beq.n	80088b4 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	4a2b      	ldr	r2, [pc, #172]	; (800890c <HAL_DMAEx_MultiBufferStart_IT+0x678>)
 8008860:	4293      	cmp	r3, r2
 8008862:	d027      	beq.n	80088b4 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	4a29      	ldr	r2, [pc, #164]	; (8008910 <HAL_DMAEx_MultiBufferStart_IT+0x67c>)
 800886a:	4293      	cmp	r3, r2
 800886c:	d022      	beq.n	80088b4 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	4a28      	ldr	r2, [pc, #160]	; (8008914 <HAL_DMAEx_MultiBufferStart_IT+0x680>)
 8008874:	4293      	cmp	r3, r2
 8008876:	d01d      	beq.n	80088b4 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	4a26      	ldr	r2, [pc, #152]	; (8008918 <HAL_DMAEx_MultiBufferStart_IT+0x684>)
 800887e:	4293      	cmp	r3, r2
 8008880:	d018      	beq.n	80088b4 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	4a25      	ldr	r2, [pc, #148]	; (800891c <HAL_DMAEx_MultiBufferStart_IT+0x688>)
 8008888:	4293      	cmp	r3, r2
 800888a:	d013      	beq.n	80088b4 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	4a23      	ldr	r2, [pc, #140]	; (8008920 <HAL_DMAEx_MultiBufferStart_IT+0x68c>)
 8008892:	4293      	cmp	r3, r2
 8008894:	d00e      	beq.n	80088b4 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	4a22      	ldr	r2, [pc, #136]	; (8008924 <HAL_DMAEx_MultiBufferStart_IT+0x690>)
 800889c:	4293      	cmp	r3, r2
 800889e:	d009      	beq.n	80088b4 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	4a20      	ldr	r2, [pc, #128]	; (8008928 <HAL_DMAEx_MultiBufferStart_IT+0x694>)
 80088a6:	4293      	cmp	r3, r2
 80088a8:	d004      	beq.n	80088b4 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	4a1f      	ldr	r2, [pc, #124]	; (800892c <HAL_DMAEx_MultiBufferStart_IT+0x698>)
 80088b0:	4293      	cmp	r3, r2
 80088b2:	d108      	bne.n	80088c6 <HAL_DMAEx_MultiBufferStart_IT+0x632>
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	681a      	ldr	r2, [r3, #0]
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	f042 0201 	orr.w	r2, r2, #1
 80088c2:	601a      	str	r2, [r3, #0]
 80088c4:	e00e      	b.n	80088e4 <HAL_DMAEx_MultiBufferStart_IT+0x650>
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	681a      	ldr	r2, [r3, #0]
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	f042 0201 	orr.w	r2, r2, #1
 80088d4:	601a      	str	r2, [r3, #0]
 80088d6:	e005      	b.n	80088e4 <HAL_DMAEx_MultiBufferStart_IT+0x650>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80088de:	655a      	str	r2, [r3, #84]	; 0x54

    /* Return error status */
    status = HAL_ERROR;
 80088e0:	2301      	movs	r3, #1
 80088e2:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80088e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80088e6:	4618      	mov	r0, r3
 80088e8:	3718      	adds	r7, #24
 80088ea:	46bd      	mov	sp, r7
 80088ec:	bd80      	pop	{r7, pc}
 80088ee:	bf00      	nop
 80088f0:	40020010 	.word	0x40020010
 80088f4:	40020028 	.word	0x40020028
 80088f8:	40020040 	.word	0x40020040
 80088fc:	40020058 	.word	0x40020058
 8008900:	40020070 	.word	0x40020070
 8008904:	40020088 	.word	0x40020088
 8008908:	400200a0 	.word	0x400200a0
 800890c:	400200b8 	.word	0x400200b8
 8008910:	40020410 	.word	0x40020410
 8008914:	40020428 	.word	0x40020428
 8008918:	40020440 	.word	0x40020440
 800891c:	40020458 	.word	0x40020458
 8008920:	40020470 	.word	0x40020470
 8008924:	40020488 	.word	0x40020488
 8008928:	400204a0 	.word	0x400204a0
 800892c:	400204b8 	.word	0x400204b8
 8008930:	58025408 	.word	0x58025408
 8008934:	5802541c 	.word	0x5802541c
 8008938:	58025430 	.word	0x58025430
 800893c:	58025444 	.word	0x58025444
 8008940:	58025458 	.word	0x58025458
 8008944:	5802546c 	.word	0x5802546c
 8008948:	58025480 	.word	0x58025480
 800894c:	58025494 	.word	0x58025494

08008950 <HAL_DMAEx_ChangeMemory>:
  *         MEMORY1 and the MEMORY1 address can be changed only when the current
  *         transfer use MEMORY0.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_ChangeMemory(DMA_HandleTypeDef *hdma, uint32_t Address, HAL_DMA_MemoryTypeDef memory)
{
 8008950:	b480      	push	{r7}
 8008952:	b085      	sub	sp, #20
 8008954:	af00      	add	r7, sp, #0
 8008956:	60f8      	str	r0, [r7, #12]
 8008958:	60b9      	str	r1, [r7, #8]
 800895a:	4613      	mov	r3, r2
 800895c:	71fb      	strb	r3, [r7, #7]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	4a39      	ldr	r2, [pc, #228]	; (8008a48 <HAL_DMAEx_ChangeMemory+0xf8>)
 8008964:	4293      	cmp	r3, r2
 8008966:	d04a      	beq.n	80089fe <HAL_DMAEx_ChangeMemory+0xae>
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	4a37      	ldr	r2, [pc, #220]	; (8008a4c <HAL_DMAEx_ChangeMemory+0xfc>)
 800896e:	4293      	cmp	r3, r2
 8008970:	d045      	beq.n	80089fe <HAL_DMAEx_ChangeMemory+0xae>
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	4a36      	ldr	r2, [pc, #216]	; (8008a50 <HAL_DMAEx_ChangeMemory+0x100>)
 8008978:	4293      	cmp	r3, r2
 800897a:	d040      	beq.n	80089fe <HAL_DMAEx_ChangeMemory+0xae>
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	4a34      	ldr	r2, [pc, #208]	; (8008a54 <HAL_DMAEx_ChangeMemory+0x104>)
 8008982:	4293      	cmp	r3, r2
 8008984:	d03b      	beq.n	80089fe <HAL_DMAEx_ChangeMemory+0xae>
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	4a33      	ldr	r2, [pc, #204]	; (8008a58 <HAL_DMAEx_ChangeMemory+0x108>)
 800898c:	4293      	cmp	r3, r2
 800898e:	d036      	beq.n	80089fe <HAL_DMAEx_ChangeMemory+0xae>
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	4a31      	ldr	r2, [pc, #196]	; (8008a5c <HAL_DMAEx_ChangeMemory+0x10c>)
 8008996:	4293      	cmp	r3, r2
 8008998:	d031      	beq.n	80089fe <HAL_DMAEx_ChangeMemory+0xae>
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	4a30      	ldr	r2, [pc, #192]	; (8008a60 <HAL_DMAEx_ChangeMemory+0x110>)
 80089a0:	4293      	cmp	r3, r2
 80089a2:	d02c      	beq.n	80089fe <HAL_DMAEx_ChangeMemory+0xae>
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	4a2e      	ldr	r2, [pc, #184]	; (8008a64 <HAL_DMAEx_ChangeMemory+0x114>)
 80089aa:	4293      	cmp	r3, r2
 80089ac:	d027      	beq.n	80089fe <HAL_DMAEx_ChangeMemory+0xae>
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	4a2d      	ldr	r2, [pc, #180]	; (8008a68 <HAL_DMAEx_ChangeMemory+0x118>)
 80089b4:	4293      	cmp	r3, r2
 80089b6:	d022      	beq.n	80089fe <HAL_DMAEx_ChangeMemory+0xae>
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	4a2b      	ldr	r2, [pc, #172]	; (8008a6c <HAL_DMAEx_ChangeMemory+0x11c>)
 80089be:	4293      	cmp	r3, r2
 80089c0:	d01d      	beq.n	80089fe <HAL_DMAEx_ChangeMemory+0xae>
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	4a2a      	ldr	r2, [pc, #168]	; (8008a70 <HAL_DMAEx_ChangeMemory+0x120>)
 80089c8:	4293      	cmp	r3, r2
 80089ca:	d018      	beq.n	80089fe <HAL_DMAEx_ChangeMemory+0xae>
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	4a28      	ldr	r2, [pc, #160]	; (8008a74 <HAL_DMAEx_ChangeMemory+0x124>)
 80089d2:	4293      	cmp	r3, r2
 80089d4:	d013      	beq.n	80089fe <HAL_DMAEx_ChangeMemory+0xae>
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	4a27      	ldr	r2, [pc, #156]	; (8008a78 <HAL_DMAEx_ChangeMemory+0x128>)
 80089dc:	4293      	cmp	r3, r2
 80089de:	d00e      	beq.n	80089fe <HAL_DMAEx_ChangeMemory+0xae>
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	4a25      	ldr	r2, [pc, #148]	; (8008a7c <HAL_DMAEx_ChangeMemory+0x12c>)
 80089e6:	4293      	cmp	r3, r2
 80089e8:	d009      	beq.n	80089fe <HAL_DMAEx_ChangeMemory+0xae>
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	4a24      	ldr	r2, [pc, #144]	; (8008a80 <HAL_DMAEx_ChangeMemory+0x130>)
 80089f0:	4293      	cmp	r3, r2
 80089f2:	d004      	beq.n	80089fe <HAL_DMAEx_ChangeMemory+0xae>
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	4a22      	ldr	r2, [pc, #136]	; (8008a84 <HAL_DMAEx_ChangeMemory+0x134>)
 80089fa:	4293      	cmp	r3, r2
 80089fc:	d101      	bne.n	8008a02 <HAL_DMAEx_ChangeMemory+0xb2>
 80089fe:	2301      	movs	r3, #1
 8008a00:	e000      	b.n	8008a04 <HAL_DMAEx_ChangeMemory+0xb4>
 8008a02:	2300      	movs	r3, #0
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d00c      	beq.n	8008a22 <HAL_DMAEx_ChangeMemory+0xd2>
  {
    if(memory == MEMORY0)
 8008a08:	79fb      	ldrb	r3, [r7, #7]
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d104      	bne.n	8008a18 <HAL_DMAEx_ChangeMemory+0xc8>
    {
      /* change the memory0 address */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->M0AR = Address;
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	68ba      	ldr	r2, [r7, #8]
 8008a14:	60da      	str	r2, [r3, #12]
 8008a16:	e010      	b.n	8008a3a <HAL_DMAEx_ChangeMemory+0xea>
    }
    else
    {
      /* change the memory1 address */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->M1AR = Address;
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	68ba      	ldr	r2, [r7, #8]
 8008a1e:	611a      	str	r2, [r3, #16]
 8008a20:	e00b      	b.n	8008a3a <HAL_DMAEx_ChangeMemory+0xea>
    }
  }
  else /* BDMA instance(s) */
  {
    if(memory == MEMORY0)
 8008a22:	79fb      	ldrb	r3, [r7, #7]
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d104      	bne.n	8008a32 <HAL_DMAEx_ChangeMemory+0xe2>
    {
      /* change the memory0 address */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CM0AR = Address;
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	68ba      	ldr	r2, [r7, #8]
 8008a2e:	60da      	str	r2, [r3, #12]
 8008a30:	e003      	b.n	8008a3a <HAL_DMAEx_ChangeMemory+0xea>
    }
    else
    {
      /* change the memory1 address */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CM1AR = Address;
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	68ba      	ldr	r2, [r7, #8]
 8008a38:	611a      	str	r2, [r3, #16]
    }
  }

  return HAL_OK;
 8008a3a:	2300      	movs	r3, #0
}
 8008a3c:	4618      	mov	r0, r3
 8008a3e:	3714      	adds	r7, #20
 8008a40:	46bd      	mov	sp, r7
 8008a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a46:	4770      	bx	lr
 8008a48:	40020010 	.word	0x40020010
 8008a4c:	40020028 	.word	0x40020028
 8008a50:	40020040 	.word	0x40020040
 8008a54:	40020058 	.word	0x40020058
 8008a58:	40020070 	.word	0x40020070
 8008a5c:	40020088 	.word	0x40020088
 8008a60:	400200a0 	.word	0x400200a0
 8008a64:	400200b8 	.word	0x400200b8
 8008a68:	40020410 	.word	0x40020410
 8008a6c:	40020428 	.word	0x40020428
 8008a70:	40020440 	.word	0x40020440
 8008a74:	40020458 	.word	0x40020458
 8008a78:	40020470 	.word	0x40020470
 8008a7c:	40020488 	.word	0x40020488
 8008a80:	400204a0 	.word	0x400204a0
 8008a84:	400204b8 	.word	0x400204b8

08008a88 <DMA_MultiBufferSetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_MultiBufferSetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008a88:	b480      	push	{r7}
 8008a8a:	b085      	sub	sp, #20
 8008a8c:	af00      	add	r7, sp, #0
 8008a8e:	60f8      	str	r0, [r7, #12]
 8008a90:	60b9      	str	r1, [r7, #8]
 8008a92:	607a      	str	r2, [r7, #4]
 8008a94:	603b      	str	r3, [r7, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	4a46      	ldr	r2, [pc, #280]	; (8008bb4 <DMA_MultiBufferSetConfig+0x12c>)
 8008a9c:	4293      	cmp	r3, r2
 8008a9e:	d04a      	beq.n	8008b36 <DMA_MultiBufferSetConfig+0xae>
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	4a44      	ldr	r2, [pc, #272]	; (8008bb8 <DMA_MultiBufferSetConfig+0x130>)
 8008aa6:	4293      	cmp	r3, r2
 8008aa8:	d045      	beq.n	8008b36 <DMA_MultiBufferSetConfig+0xae>
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	4a43      	ldr	r2, [pc, #268]	; (8008bbc <DMA_MultiBufferSetConfig+0x134>)
 8008ab0:	4293      	cmp	r3, r2
 8008ab2:	d040      	beq.n	8008b36 <DMA_MultiBufferSetConfig+0xae>
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	4a41      	ldr	r2, [pc, #260]	; (8008bc0 <DMA_MultiBufferSetConfig+0x138>)
 8008aba:	4293      	cmp	r3, r2
 8008abc:	d03b      	beq.n	8008b36 <DMA_MultiBufferSetConfig+0xae>
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	4a40      	ldr	r2, [pc, #256]	; (8008bc4 <DMA_MultiBufferSetConfig+0x13c>)
 8008ac4:	4293      	cmp	r3, r2
 8008ac6:	d036      	beq.n	8008b36 <DMA_MultiBufferSetConfig+0xae>
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	4a3e      	ldr	r2, [pc, #248]	; (8008bc8 <DMA_MultiBufferSetConfig+0x140>)
 8008ace:	4293      	cmp	r3, r2
 8008ad0:	d031      	beq.n	8008b36 <DMA_MultiBufferSetConfig+0xae>
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	4a3d      	ldr	r2, [pc, #244]	; (8008bcc <DMA_MultiBufferSetConfig+0x144>)
 8008ad8:	4293      	cmp	r3, r2
 8008ada:	d02c      	beq.n	8008b36 <DMA_MultiBufferSetConfig+0xae>
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	4a3b      	ldr	r2, [pc, #236]	; (8008bd0 <DMA_MultiBufferSetConfig+0x148>)
 8008ae2:	4293      	cmp	r3, r2
 8008ae4:	d027      	beq.n	8008b36 <DMA_MultiBufferSetConfig+0xae>
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	4a3a      	ldr	r2, [pc, #232]	; (8008bd4 <DMA_MultiBufferSetConfig+0x14c>)
 8008aec:	4293      	cmp	r3, r2
 8008aee:	d022      	beq.n	8008b36 <DMA_MultiBufferSetConfig+0xae>
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	4a38      	ldr	r2, [pc, #224]	; (8008bd8 <DMA_MultiBufferSetConfig+0x150>)
 8008af6:	4293      	cmp	r3, r2
 8008af8:	d01d      	beq.n	8008b36 <DMA_MultiBufferSetConfig+0xae>
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	4a37      	ldr	r2, [pc, #220]	; (8008bdc <DMA_MultiBufferSetConfig+0x154>)
 8008b00:	4293      	cmp	r3, r2
 8008b02:	d018      	beq.n	8008b36 <DMA_MultiBufferSetConfig+0xae>
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	4a35      	ldr	r2, [pc, #212]	; (8008be0 <DMA_MultiBufferSetConfig+0x158>)
 8008b0a:	4293      	cmp	r3, r2
 8008b0c:	d013      	beq.n	8008b36 <DMA_MultiBufferSetConfig+0xae>
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	4a34      	ldr	r2, [pc, #208]	; (8008be4 <DMA_MultiBufferSetConfig+0x15c>)
 8008b14:	4293      	cmp	r3, r2
 8008b16:	d00e      	beq.n	8008b36 <DMA_MultiBufferSetConfig+0xae>
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	4a32      	ldr	r2, [pc, #200]	; (8008be8 <DMA_MultiBufferSetConfig+0x160>)
 8008b1e:	4293      	cmp	r3, r2
 8008b20:	d009      	beq.n	8008b36 <DMA_MultiBufferSetConfig+0xae>
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	4a31      	ldr	r2, [pc, #196]	; (8008bec <DMA_MultiBufferSetConfig+0x164>)
 8008b28:	4293      	cmp	r3, r2
 8008b2a:	d004      	beq.n	8008b36 <DMA_MultiBufferSetConfig+0xae>
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	4a2f      	ldr	r2, [pc, #188]	; (8008bf0 <DMA_MultiBufferSetConfig+0x168>)
 8008b32:	4293      	cmp	r3, r2
 8008b34:	d101      	bne.n	8008b3a <DMA_MultiBufferSetConfig+0xb2>
 8008b36:	2301      	movs	r3, #1
 8008b38:	e000      	b.n	8008b3c <DMA_MultiBufferSetConfig+0xb4>
 8008b3a:	2300      	movs	r3, #0
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d019      	beq.n	8008b74 <DMA_MultiBufferSetConfig+0xec>
  {
    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->NDTR = DataLength;
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	683a      	ldr	r2, [r7, #0]
 8008b46:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	689b      	ldr	r3, [r3, #8]
 8008b4c:	2b40      	cmp	r3, #64	; 0x40
 8008b4e:	d108      	bne.n	8008b62 <DMA_MultiBufferSetConfig+0xda>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->PAR = DstAddress;
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	687a      	ldr	r2, [r7, #4]
 8008b56:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->M0AR = SrcAddress;
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	68ba      	ldr	r2, [r7, #8]
 8008b5e:	60da      	str	r2, [r3, #12]

      /* Configure DMA Stream destination address */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CM0AR = DstAddress;
    }
  }
}
 8008b60:	e021      	b.n	8008ba6 <DMA_MultiBufferSetConfig+0x11e>
      ((DMA_Stream_TypeDef   *)hdma->Instance)->PAR = SrcAddress;
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	68ba      	ldr	r2, [r7, #8]
 8008b68:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->M0AR = DstAddress;
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	687a      	ldr	r2, [r7, #4]
 8008b70:	60da      	str	r2, [r3, #12]
}
 8008b72:	e018      	b.n	8008ba6 <DMA_MultiBufferSetConfig+0x11e>
    ((BDMA_Channel_TypeDef   *)hdma->Instance)->CNDTR = DataLength;
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	683a      	ldr	r2, [r7, #0]
 8008b7a:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	689b      	ldr	r3, [r3, #8]
 8008b80:	2b40      	cmp	r3, #64	; 0x40
 8008b82:	d108      	bne.n	8008b96 <DMA_MultiBufferSetConfig+0x10e>
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CPAR = DstAddress;
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	687a      	ldr	r2, [r7, #4]
 8008b8a:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CM0AR = SrcAddress;
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	68ba      	ldr	r2, [r7, #8]
 8008b92:	60da      	str	r2, [r3, #12]
}
 8008b94:	e007      	b.n	8008ba6 <DMA_MultiBufferSetConfig+0x11e>
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CPAR = SrcAddress;
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	68ba      	ldr	r2, [r7, #8]
 8008b9c:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CM0AR = DstAddress;
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	687a      	ldr	r2, [r7, #4]
 8008ba4:	60da      	str	r2, [r3, #12]
}
 8008ba6:	bf00      	nop
 8008ba8:	3714      	adds	r7, #20
 8008baa:	46bd      	mov	sp, r7
 8008bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bb0:	4770      	bx	lr
 8008bb2:	bf00      	nop
 8008bb4:	40020010 	.word	0x40020010
 8008bb8:	40020028 	.word	0x40020028
 8008bbc:	40020040 	.word	0x40020040
 8008bc0:	40020058 	.word	0x40020058
 8008bc4:	40020070 	.word	0x40020070
 8008bc8:	40020088 	.word	0x40020088
 8008bcc:	400200a0 	.word	0x400200a0
 8008bd0:	400200b8 	.word	0x400200b8
 8008bd4:	40020410 	.word	0x40020410
 8008bd8:	40020428 	.word	0x40020428
 8008bdc:	40020440 	.word	0x40020440
 8008be0:	40020458 	.word	0x40020458
 8008be4:	40020470 	.word	0x40020470
 8008be8:	40020488 	.word	0x40020488
 8008bec:	400204a0 	.word	0x400204a0
 8008bf0:	400204b8 	.word	0x400204b8

08008bf4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008bf4:	b480      	push	{r7}
 8008bf6:	b089      	sub	sp, #36	; 0x24
 8008bf8:	af00      	add	r7, sp, #0
 8008bfa:	6078      	str	r0, [r7, #4]
 8008bfc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8008bfe:	2300      	movs	r3, #0
 8008c00:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8008c02:	4b89      	ldr	r3, [pc, #548]	; (8008e28 <HAL_GPIO_Init+0x234>)
 8008c04:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8008c06:	e194      	b.n	8008f32 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8008c08:	683b      	ldr	r3, [r7, #0]
 8008c0a:	681a      	ldr	r2, [r3, #0]
 8008c0c:	2101      	movs	r1, #1
 8008c0e:	69fb      	ldr	r3, [r7, #28]
 8008c10:	fa01 f303 	lsl.w	r3, r1, r3
 8008c14:	4013      	ands	r3, r2
 8008c16:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8008c18:	693b      	ldr	r3, [r7, #16]
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	f000 8186 	beq.w	8008f2c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8008c20:	683b      	ldr	r3, [r7, #0]
 8008c22:	685b      	ldr	r3, [r3, #4]
 8008c24:	f003 0303 	and.w	r3, r3, #3
 8008c28:	2b01      	cmp	r3, #1
 8008c2a:	d005      	beq.n	8008c38 <HAL_GPIO_Init+0x44>
 8008c2c:	683b      	ldr	r3, [r7, #0]
 8008c2e:	685b      	ldr	r3, [r3, #4]
 8008c30:	f003 0303 	and.w	r3, r3, #3
 8008c34:	2b02      	cmp	r3, #2
 8008c36:	d130      	bne.n	8008c9a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	689b      	ldr	r3, [r3, #8]
 8008c3c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8008c3e:	69fb      	ldr	r3, [r7, #28]
 8008c40:	005b      	lsls	r3, r3, #1
 8008c42:	2203      	movs	r2, #3
 8008c44:	fa02 f303 	lsl.w	r3, r2, r3
 8008c48:	43db      	mvns	r3, r3
 8008c4a:	69ba      	ldr	r2, [r7, #24]
 8008c4c:	4013      	ands	r3, r2
 8008c4e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008c50:	683b      	ldr	r3, [r7, #0]
 8008c52:	68da      	ldr	r2, [r3, #12]
 8008c54:	69fb      	ldr	r3, [r7, #28]
 8008c56:	005b      	lsls	r3, r3, #1
 8008c58:	fa02 f303 	lsl.w	r3, r2, r3
 8008c5c:	69ba      	ldr	r2, [r7, #24]
 8008c5e:	4313      	orrs	r3, r2
 8008c60:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	69ba      	ldr	r2, [r7, #24]
 8008c66:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	685b      	ldr	r3, [r3, #4]
 8008c6c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8008c6e:	2201      	movs	r2, #1
 8008c70:	69fb      	ldr	r3, [r7, #28]
 8008c72:	fa02 f303 	lsl.w	r3, r2, r3
 8008c76:	43db      	mvns	r3, r3
 8008c78:	69ba      	ldr	r2, [r7, #24]
 8008c7a:	4013      	ands	r3, r2
 8008c7c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008c7e:	683b      	ldr	r3, [r7, #0]
 8008c80:	685b      	ldr	r3, [r3, #4]
 8008c82:	091b      	lsrs	r3, r3, #4
 8008c84:	f003 0201 	and.w	r2, r3, #1
 8008c88:	69fb      	ldr	r3, [r7, #28]
 8008c8a:	fa02 f303 	lsl.w	r3, r2, r3
 8008c8e:	69ba      	ldr	r2, [r7, #24]
 8008c90:	4313      	orrs	r3, r2
 8008c92:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	69ba      	ldr	r2, [r7, #24]
 8008c98:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008c9a:	683b      	ldr	r3, [r7, #0]
 8008c9c:	685b      	ldr	r3, [r3, #4]
 8008c9e:	f003 0303 	and.w	r3, r3, #3
 8008ca2:	2b03      	cmp	r3, #3
 8008ca4:	d017      	beq.n	8008cd6 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	68db      	ldr	r3, [r3, #12]
 8008caa:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8008cac:	69fb      	ldr	r3, [r7, #28]
 8008cae:	005b      	lsls	r3, r3, #1
 8008cb0:	2203      	movs	r2, #3
 8008cb2:	fa02 f303 	lsl.w	r3, r2, r3
 8008cb6:	43db      	mvns	r3, r3
 8008cb8:	69ba      	ldr	r2, [r7, #24]
 8008cba:	4013      	ands	r3, r2
 8008cbc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008cbe:	683b      	ldr	r3, [r7, #0]
 8008cc0:	689a      	ldr	r2, [r3, #8]
 8008cc2:	69fb      	ldr	r3, [r7, #28]
 8008cc4:	005b      	lsls	r3, r3, #1
 8008cc6:	fa02 f303 	lsl.w	r3, r2, r3
 8008cca:	69ba      	ldr	r2, [r7, #24]
 8008ccc:	4313      	orrs	r3, r2
 8008cce:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	69ba      	ldr	r2, [r7, #24]
 8008cd4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008cd6:	683b      	ldr	r3, [r7, #0]
 8008cd8:	685b      	ldr	r3, [r3, #4]
 8008cda:	f003 0303 	and.w	r3, r3, #3
 8008cde:	2b02      	cmp	r3, #2
 8008ce0:	d123      	bne.n	8008d2a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008ce2:	69fb      	ldr	r3, [r7, #28]
 8008ce4:	08da      	lsrs	r2, r3, #3
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	3208      	adds	r2, #8
 8008cea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008cee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8008cf0:	69fb      	ldr	r3, [r7, #28]
 8008cf2:	f003 0307 	and.w	r3, r3, #7
 8008cf6:	009b      	lsls	r3, r3, #2
 8008cf8:	220f      	movs	r2, #15
 8008cfa:	fa02 f303 	lsl.w	r3, r2, r3
 8008cfe:	43db      	mvns	r3, r3
 8008d00:	69ba      	ldr	r2, [r7, #24]
 8008d02:	4013      	ands	r3, r2
 8008d04:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8008d06:	683b      	ldr	r3, [r7, #0]
 8008d08:	691a      	ldr	r2, [r3, #16]
 8008d0a:	69fb      	ldr	r3, [r7, #28]
 8008d0c:	f003 0307 	and.w	r3, r3, #7
 8008d10:	009b      	lsls	r3, r3, #2
 8008d12:	fa02 f303 	lsl.w	r3, r2, r3
 8008d16:	69ba      	ldr	r2, [r7, #24]
 8008d18:	4313      	orrs	r3, r2
 8008d1a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8008d1c:	69fb      	ldr	r3, [r7, #28]
 8008d1e:	08da      	lsrs	r2, r3, #3
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	3208      	adds	r2, #8
 8008d24:	69b9      	ldr	r1, [r7, #24]
 8008d26:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8008d30:	69fb      	ldr	r3, [r7, #28]
 8008d32:	005b      	lsls	r3, r3, #1
 8008d34:	2203      	movs	r2, #3
 8008d36:	fa02 f303 	lsl.w	r3, r2, r3
 8008d3a:	43db      	mvns	r3, r3
 8008d3c:	69ba      	ldr	r2, [r7, #24]
 8008d3e:	4013      	ands	r3, r2
 8008d40:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008d42:	683b      	ldr	r3, [r7, #0]
 8008d44:	685b      	ldr	r3, [r3, #4]
 8008d46:	f003 0203 	and.w	r2, r3, #3
 8008d4a:	69fb      	ldr	r3, [r7, #28]
 8008d4c:	005b      	lsls	r3, r3, #1
 8008d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8008d52:	69ba      	ldr	r2, [r7, #24]
 8008d54:	4313      	orrs	r3, r2
 8008d56:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	69ba      	ldr	r2, [r7, #24]
 8008d5c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8008d5e:	683b      	ldr	r3, [r7, #0]
 8008d60:	685b      	ldr	r3, [r3, #4]
 8008d62:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	f000 80e0 	beq.w	8008f2c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008d6c:	4b2f      	ldr	r3, [pc, #188]	; (8008e2c <HAL_GPIO_Init+0x238>)
 8008d6e:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8008d72:	4a2e      	ldr	r2, [pc, #184]	; (8008e2c <HAL_GPIO_Init+0x238>)
 8008d74:	f043 0302 	orr.w	r3, r3, #2
 8008d78:	f8c2 3154 	str.w	r3, [r2, #340]	; 0x154
 8008d7c:	4b2b      	ldr	r3, [pc, #172]	; (8008e2c <HAL_GPIO_Init+0x238>)
 8008d7e:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8008d82:	f003 0302 	and.w	r3, r3, #2
 8008d86:	60fb      	str	r3, [r7, #12]
 8008d88:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008d8a:	4a29      	ldr	r2, [pc, #164]	; (8008e30 <HAL_GPIO_Init+0x23c>)
 8008d8c:	69fb      	ldr	r3, [r7, #28]
 8008d8e:	089b      	lsrs	r3, r3, #2
 8008d90:	3302      	adds	r3, #2
 8008d92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008d96:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8008d98:	69fb      	ldr	r3, [r7, #28]
 8008d9a:	f003 0303 	and.w	r3, r3, #3
 8008d9e:	009b      	lsls	r3, r3, #2
 8008da0:	220f      	movs	r2, #15
 8008da2:	fa02 f303 	lsl.w	r3, r2, r3
 8008da6:	43db      	mvns	r3, r3
 8008da8:	69ba      	ldr	r2, [r7, #24]
 8008daa:	4013      	ands	r3, r2
 8008dac:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	4a20      	ldr	r2, [pc, #128]	; (8008e34 <HAL_GPIO_Init+0x240>)
 8008db2:	4293      	cmp	r3, r2
 8008db4:	d052      	beq.n	8008e5c <HAL_GPIO_Init+0x268>
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	4a1f      	ldr	r2, [pc, #124]	; (8008e38 <HAL_GPIO_Init+0x244>)
 8008dba:	4293      	cmp	r3, r2
 8008dbc:	d031      	beq.n	8008e22 <HAL_GPIO_Init+0x22e>
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	4a1e      	ldr	r2, [pc, #120]	; (8008e3c <HAL_GPIO_Init+0x248>)
 8008dc2:	4293      	cmp	r3, r2
 8008dc4:	d02b      	beq.n	8008e1e <HAL_GPIO_Init+0x22a>
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	4a1d      	ldr	r2, [pc, #116]	; (8008e40 <HAL_GPIO_Init+0x24c>)
 8008dca:	4293      	cmp	r3, r2
 8008dcc:	d025      	beq.n	8008e1a <HAL_GPIO_Init+0x226>
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	4a1c      	ldr	r2, [pc, #112]	; (8008e44 <HAL_GPIO_Init+0x250>)
 8008dd2:	4293      	cmp	r3, r2
 8008dd4:	d01f      	beq.n	8008e16 <HAL_GPIO_Init+0x222>
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	4a1b      	ldr	r2, [pc, #108]	; (8008e48 <HAL_GPIO_Init+0x254>)
 8008dda:	4293      	cmp	r3, r2
 8008ddc:	d019      	beq.n	8008e12 <HAL_GPIO_Init+0x21e>
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	4a1a      	ldr	r2, [pc, #104]	; (8008e4c <HAL_GPIO_Init+0x258>)
 8008de2:	4293      	cmp	r3, r2
 8008de4:	d013      	beq.n	8008e0e <HAL_GPIO_Init+0x21a>
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	4a19      	ldr	r2, [pc, #100]	; (8008e50 <HAL_GPIO_Init+0x25c>)
 8008dea:	4293      	cmp	r3, r2
 8008dec:	d00d      	beq.n	8008e0a <HAL_GPIO_Init+0x216>
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	4a18      	ldr	r2, [pc, #96]	; (8008e54 <HAL_GPIO_Init+0x260>)
 8008df2:	4293      	cmp	r3, r2
 8008df4:	d007      	beq.n	8008e06 <HAL_GPIO_Init+0x212>
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	4a17      	ldr	r2, [pc, #92]	; (8008e58 <HAL_GPIO_Init+0x264>)
 8008dfa:	4293      	cmp	r3, r2
 8008dfc:	d101      	bne.n	8008e02 <HAL_GPIO_Init+0x20e>
 8008dfe:	2309      	movs	r3, #9
 8008e00:	e02d      	b.n	8008e5e <HAL_GPIO_Init+0x26a>
 8008e02:	230a      	movs	r3, #10
 8008e04:	e02b      	b.n	8008e5e <HAL_GPIO_Init+0x26a>
 8008e06:	2308      	movs	r3, #8
 8008e08:	e029      	b.n	8008e5e <HAL_GPIO_Init+0x26a>
 8008e0a:	2307      	movs	r3, #7
 8008e0c:	e027      	b.n	8008e5e <HAL_GPIO_Init+0x26a>
 8008e0e:	2306      	movs	r3, #6
 8008e10:	e025      	b.n	8008e5e <HAL_GPIO_Init+0x26a>
 8008e12:	2305      	movs	r3, #5
 8008e14:	e023      	b.n	8008e5e <HAL_GPIO_Init+0x26a>
 8008e16:	2304      	movs	r3, #4
 8008e18:	e021      	b.n	8008e5e <HAL_GPIO_Init+0x26a>
 8008e1a:	2303      	movs	r3, #3
 8008e1c:	e01f      	b.n	8008e5e <HAL_GPIO_Init+0x26a>
 8008e1e:	2302      	movs	r3, #2
 8008e20:	e01d      	b.n	8008e5e <HAL_GPIO_Init+0x26a>
 8008e22:	2301      	movs	r3, #1
 8008e24:	e01b      	b.n	8008e5e <HAL_GPIO_Init+0x26a>
 8008e26:	bf00      	nop
 8008e28:	58000080 	.word	0x58000080
 8008e2c:	58024400 	.word	0x58024400
 8008e30:	58000400 	.word	0x58000400
 8008e34:	58020000 	.word	0x58020000
 8008e38:	58020400 	.word	0x58020400
 8008e3c:	58020800 	.word	0x58020800
 8008e40:	58020c00 	.word	0x58020c00
 8008e44:	58021000 	.word	0x58021000
 8008e48:	58021400 	.word	0x58021400
 8008e4c:	58021800 	.word	0x58021800
 8008e50:	58021c00 	.word	0x58021c00
 8008e54:	58022000 	.word	0x58022000
 8008e58:	58022400 	.word	0x58022400
 8008e5c:	2300      	movs	r3, #0
 8008e5e:	69fa      	ldr	r2, [r7, #28]
 8008e60:	f002 0203 	and.w	r2, r2, #3
 8008e64:	0092      	lsls	r2, r2, #2
 8008e66:	4093      	lsls	r3, r2
 8008e68:	69ba      	ldr	r2, [r7, #24]
 8008e6a:	4313      	orrs	r3, r2
 8008e6c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008e6e:	4938      	ldr	r1, [pc, #224]	; (8008f50 <HAL_GPIO_Init+0x35c>)
 8008e70:	69fb      	ldr	r3, [r7, #28]
 8008e72:	089b      	lsrs	r3, r3, #2
 8008e74:	3302      	adds	r3, #2
 8008e76:	69ba      	ldr	r2, [r7, #24]
 8008e78:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008e7c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008e84:	693b      	ldr	r3, [r7, #16]
 8008e86:	43db      	mvns	r3, r3
 8008e88:	69ba      	ldr	r2, [r7, #24]
 8008e8a:	4013      	ands	r3, r2
 8008e8c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8008e8e:	683b      	ldr	r3, [r7, #0]
 8008e90:	685b      	ldr	r3, [r3, #4]
 8008e92:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d003      	beq.n	8008ea2 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8008e9a:	69ba      	ldr	r2, [r7, #24]
 8008e9c:	693b      	ldr	r3, [r7, #16]
 8008e9e:	4313      	orrs	r3, r2
 8008ea0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8008ea2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008ea6:	69bb      	ldr	r3, [r7, #24]
 8008ea8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8008eaa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008eae:	685b      	ldr	r3, [r3, #4]
 8008eb0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008eb2:	693b      	ldr	r3, [r7, #16]
 8008eb4:	43db      	mvns	r3, r3
 8008eb6:	69ba      	ldr	r2, [r7, #24]
 8008eb8:	4013      	ands	r3, r2
 8008eba:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8008ebc:	683b      	ldr	r3, [r7, #0]
 8008ebe:	685b      	ldr	r3, [r3, #4]
 8008ec0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d003      	beq.n	8008ed0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8008ec8:	69ba      	ldr	r2, [r7, #24]
 8008eca:	693b      	ldr	r3, [r7, #16]
 8008ecc:	4313      	orrs	r3, r2
 8008ece:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8008ed0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008ed4:	69bb      	ldr	r3, [r7, #24]
 8008ed6:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8008ed8:	697b      	ldr	r3, [r7, #20]
 8008eda:	685b      	ldr	r3, [r3, #4]
 8008edc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008ede:	693b      	ldr	r3, [r7, #16]
 8008ee0:	43db      	mvns	r3, r3
 8008ee2:	69ba      	ldr	r2, [r7, #24]
 8008ee4:	4013      	ands	r3, r2
 8008ee6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8008ee8:	683b      	ldr	r3, [r7, #0]
 8008eea:	685b      	ldr	r3, [r3, #4]
 8008eec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d003      	beq.n	8008efc <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8008ef4:	69ba      	ldr	r2, [r7, #24]
 8008ef6:	693b      	ldr	r3, [r7, #16]
 8008ef8:	4313      	orrs	r3, r2
 8008efa:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8008efc:	697b      	ldr	r3, [r7, #20]
 8008efe:	69ba      	ldr	r2, [r7, #24]
 8008f00:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8008f02:	697b      	ldr	r3, [r7, #20]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008f08:	693b      	ldr	r3, [r7, #16]
 8008f0a:	43db      	mvns	r3, r3
 8008f0c:	69ba      	ldr	r2, [r7, #24]
 8008f0e:	4013      	ands	r3, r2
 8008f10:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8008f12:	683b      	ldr	r3, [r7, #0]
 8008f14:	685b      	ldr	r3, [r3, #4]
 8008f16:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d003      	beq.n	8008f26 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8008f1e:	69ba      	ldr	r2, [r7, #24]
 8008f20:	693b      	ldr	r3, [r7, #16]
 8008f22:	4313      	orrs	r3, r2
 8008f24:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8008f26:	697b      	ldr	r3, [r7, #20]
 8008f28:	69ba      	ldr	r2, [r7, #24]
 8008f2a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8008f2c:	69fb      	ldr	r3, [r7, #28]
 8008f2e:	3301      	adds	r3, #1
 8008f30:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8008f32:	683b      	ldr	r3, [r7, #0]
 8008f34:	681a      	ldr	r2, [r3, #0]
 8008f36:	69fb      	ldr	r3, [r7, #28]
 8008f38:	fa22 f303 	lsr.w	r3, r2, r3
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	f47f ae63 	bne.w	8008c08 <HAL_GPIO_Init+0x14>
  }
}
 8008f42:	bf00      	nop
 8008f44:	bf00      	nop
 8008f46:	3724      	adds	r7, #36	; 0x24
 8008f48:	46bd      	mov	sp, r7
 8008f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f4e:	4770      	bx	lr
 8008f50:	58000400 	.word	0x58000400

08008f54 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8008f54:	b480      	push	{r7}
 8008f56:	b087      	sub	sp, #28
 8008f58:	af00      	add	r7, sp, #0
 8008f5a:	6078      	str	r0, [r7, #4]
 8008f5c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8008f5e:	2300      	movs	r3, #0
 8008f60:	617b      	str	r3, [r7, #20]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8008f62:	4b75      	ldr	r3, [pc, #468]	; (8009138 <HAL_GPIO_DeInit+0x1e4>)
 8008f64:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00U)
 8008f66:	e0d9      	b.n	800911c <HAL_GPIO_DeInit+0x1c8>
  {
    /* Get current io position */
    iocurrent = GPIO_Pin & (1UL << position) ;
 8008f68:	2201      	movs	r2, #1
 8008f6a:	697b      	ldr	r3, [r7, #20]
 8008f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8008f70:	683a      	ldr	r2, [r7, #0]
 8008f72:	4013      	ands	r3, r2
 8008f74:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00U)
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	f000 80cc 	beq.w	8009116 <HAL_GPIO_DeInit+0x1c2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      tmp = SYSCFG->EXTICR[position >> 2U];
 8008f7e:	4a6f      	ldr	r2, [pc, #444]	; (800913c <HAL_GPIO_DeInit+0x1e8>)
 8008f80:	697b      	ldr	r3, [r7, #20]
 8008f82:	089b      	lsrs	r3, r3, #2
 8008f84:	3302      	adds	r3, #2
 8008f86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008f8a:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 8008f8c:	697b      	ldr	r3, [r7, #20]
 8008f8e:	f003 0303 	and.w	r3, r3, #3
 8008f92:	009b      	lsls	r3, r3, #2
 8008f94:	220f      	movs	r2, #15
 8008f96:	fa02 f303 	lsl.w	r3, r2, r3
 8008f9a:	68ba      	ldr	r2, [r7, #8]
 8008f9c:	4013      	ands	r3, r2
 8008f9e:	60bb      	str	r3, [r7, #8]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	4a67      	ldr	r2, [pc, #412]	; (8009140 <HAL_GPIO_DeInit+0x1ec>)
 8008fa4:	4293      	cmp	r3, r2
 8008fa6:	d037      	beq.n	8009018 <HAL_GPIO_DeInit+0xc4>
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	4a66      	ldr	r2, [pc, #408]	; (8009144 <HAL_GPIO_DeInit+0x1f0>)
 8008fac:	4293      	cmp	r3, r2
 8008fae:	d031      	beq.n	8009014 <HAL_GPIO_DeInit+0xc0>
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	4a65      	ldr	r2, [pc, #404]	; (8009148 <HAL_GPIO_DeInit+0x1f4>)
 8008fb4:	4293      	cmp	r3, r2
 8008fb6:	d02b      	beq.n	8009010 <HAL_GPIO_DeInit+0xbc>
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	4a64      	ldr	r2, [pc, #400]	; (800914c <HAL_GPIO_DeInit+0x1f8>)
 8008fbc:	4293      	cmp	r3, r2
 8008fbe:	d025      	beq.n	800900c <HAL_GPIO_DeInit+0xb8>
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	4a63      	ldr	r2, [pc, #396]	; (8009150 <HAL_GPIO_DeInit+0x1fc>)
 8008fc4:	4293      	cmp	r3, r2
 8008fc6:	d01f      	beq.n	8009008 <HAL_GPIO_DeInit+0xb4>
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	4a62      	ldr	r2, [pc, #392]	; (8009154 <HAL_GPIO_DeInit+0x200>)
 8008fcc:	4293      	cmp	r3, r2
 8008fce:	d019      	beq.n	8009004 <HAL_GPIO_DeInit+0xb0>
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	4a61      	ldr	r2, [pc, #388]	; (8009158 <HAL_GPIO_DeInit+0x204>)
 8008fd4:	4293      	cmp	r3, r2
 8008fd6:	d013      	beq.n	8009000 <HAL_GPIO_DeInit+0xac>
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	4a60      	ldr	r2, [pc, #384]	; (800915c <HAL_GPIO_DeInit+0x208>)
 8008fdc:	4293      	cmp	r3, r2
 8008fde:	d00d      	beq.n	8008ffc <HAL_GPIO_DeInit+0xa8>
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	4a5f      	ldr	r2, [pc, #380]	; (8009160 <HAL_GPIO_DeInit+0x20c>)
 8008fe4:	4293      	cmp	r3, r2
 8008fe6:	d007      	beq.n	8008ff8 <HAL_GPIO_DeInit+0xa4>
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	4a5e      	ldr	r2, [pc, #376]	; (8009164 <HAL_GPIO_DeInit+0x210>)
 8008fec:	4293      	cmp	r3, r2
 8008fee:	d101      	bne.n	8008ff4 <HAL_GPIO_DeInit+0xa0>
 8008ff0:	2309      	movs	r3, #9
 8008ff2:	e012      	b.n	800901a <HAL_GPIO_DeInit+0xc6>
 8008ff4:	230a      	movs	r3, #10
 8008ff6:	e010      	b.n	800901a <HAL_GPIO_DeInit+0xc6>
 8008ff8:	2308      	movs	r3, #8
 8008ffa:	e00e      	b.n	800901a <HAL_GPIO_DeInit+0xc6>
 8008ffc:	2307      	movs	r3, #7
 8008ffe:	e00c      	b.n	800901a <HAL_GPIO_DeInit+0xc6>
 8009000:	2306      	movs	r3, #6
 8009002:	e00a      	b.n	800901a <HAL_GPIO_DeInit+0xc6>
 8009004:	2305      	movs	r3, #5
 8009006:	e008      	b.n	800901a <HAL_GPIO_DeInit+0xc6>
 8009008:	2304      	movs	r3, #4
 800900a:	e006      	b.n	800901a <HAL_GPIO_DeInit+0xc6>
 800900c:	2303      	movs	r3, #3
 800900e:	e004      	b.n	800901a <HAL_GPIO_DeInit+0xc6>
 8009010:	2302      	movs	r3, #2
 8009012:	e002      	b.n	800901a <HAL_GPIO_DeInit+0xc6>
 8009014:	2301      	movs	r3, #1
 8009016:	e000      	b.n	800901a <HAL_GPIO_DeInit+0xc6>
 8009018:	2300      	movs	r3, #0
 800901a:	697a      	ldr	r2, [r7, #20]
 800901c:	f002 0203 	and.w	r2, r2, #3
 8009020:	0092      	lsls	r2, r2, #2
 8009022:	4093      	lsls	r3, r2
 8009024:	68ba      	ldr	r2, [r7, #8]
 8009026:	429a      	cmp	r2, r3
 8009028:	d136      	bne.n	8009098 <HAL_GPIO_DeInit+0x144>
      {
        /* Clear EXTI line configuration for Current CPU */
        EXTI_CurrentCPU->IMR1 &= ~(iocurrent);
 800902a:	693b      	ldr	r3, [r7, #16]
 800902c:	681a      	ldr	r2, [r3, #0]
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	43db      	mvns	r3, r3
 8009032:	401a      	ands	r2, r3
 8009034:	693b      	ldr	r3, [r7, #16]
 8009036:	601a      	str	r2, [r3, #0]
        EXTI_CurrentCPU->EMR1 &= ~(iocurrent);
 8009038:	693b      	ldr	r3, [r7, #16]
 800903a:	685a      	ldr	r2, [r3, #4]
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	43db      	mvns	r3, r3
 8009040:	401a      	ands	r2, r3
 8009042:	693b      	ldr	r3, [r7, #16]
 8009044:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8009046:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800904a:	685a      	ldr	r2, [r3, #4]
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	43db      	mvns	r3, r3
 8009050:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8009054:	4013      	ands	r3, r2
 8009056:	604b      	str	r3, [r1, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 8009058:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800905c:	681a      	ldr	r2, [r3, #0]
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	43db      	mvns	r3, r3
 8009062:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8009066:	4013      	ands	r3, r2
 8009068:	600b      	str	r3, [r1, #0]

        tmp = 0x0FUL << (4U * (position & 0x03U));
 800906a:	697b      	ldr	r3, [r7, #20]
 800906c:	f003 0303 	and.w	r3, r3, #3
 8009070:	009b      	lsls	r3, r3, #2
 8009072:	220f      	movs	r2, #15
 8009074:	fa02 f303 	lsl.w	r3, r2, r3
 8009078:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800907a:	4a30      	ldr	r2, [pc, #192]	; (800913c <HAL_GPIO_DeInit+0x1e8>)
 800907c:	697b      	ldr	r3, [r7, #20]
 800907e:	089b      	lsrs	r3, r3, #2
 8009080:	3302      	adds	r3, #2
 8009082:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8009086:	68bb      	ldr	r3, [r7, #8]
 8009088:	43da      	mvns	r2, r3
 800908a:	482c      	ldr	r0, [pc, #176]	; (800913c <HAL_GPIO_DeInit+0x1e8>)
 800908c:	697b      	ldr	r3, [r7, #20]
 800908e:	089b      	lsrs	r3, r3, #2
 8009090:	400a      	ands	r2, r1
 8009092:	3302      	adds	r3, #2
 8009094:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	681a      	ldr	r2, [r3, #0]
 800909c:	697b      	ldr	r3, [r7, #20]
 800909e:	005b      	lsls	r3, r3, #1
 80090a0:	2103      	movs	r1, #3
 80090a2:	fa01 f303 	lsl.w	r3, r1, r3
 80090a6:	431a      	orrs	r2, r3
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 80090ac:	697b      	ldr	r3, [r7, #20]
 80090ae:	08da      	lsrs	r2, r3, #3
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	3208      	adds	r2, #8
 80090b4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80090b8:	697b      	ldr	r3, [r7, #20]
 80090ba:	f003 0307 	and.w	r3, r3, #7
 80090be:	009b      	lsls	r3, r3, #2
 80090c0:	220f      	movs	r2, #15
 80090c2:	fa02 f303 	lsl.w	r3, r2, r3
 80090c6:	43db      	mvns	r3, r3
 80090c8:	697a      	ldr	r2, [r7, #20]
 80090ca:	08d2      	lsrs	r2, r2, #3
 80090cc:	4019      	ands	r1, r3
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	3208      	adds	r2, #8
 80090d2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	68da      	ldr	r2, [r3, #12]
 80090da:	697b      	ldr	r3, [r7, #20]
 80090dc:	005b      	lsls	r3, r3, #1
 80090de:	2103      	movs	r1, #3
 80090e0:	fa01 f303 	lsl.w	r3, r1, r3
 80090e4:	43db      	mvns	r3, r3
 80090e6:	401a      	ands	r2, r3
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	685a      	ldr	r2, [r3, #4]
 80090f0:	2101      	movs	r1, #1
 80090f2:	697b      	ldr	r3, [r7, #20]
 80090f4:	fa01 f303 	lsl.w	r3, r1, r3
 80090f8:	43db      	mvns	r3, r3
 80090fa:	401a      	ands	r2, r3
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	689a      	ldr	r2, [r3, #8]
 8009104:	697b      	ldr	r3, [r7, #20]
 8009106:	005b      	lsls	r3, r3, #1
 8009108:	2103      	movs	r1, #3
 800910a:	fa01 f303 	lsl.w	r3, r1, r3
 800910e:	43db      	mvns	r3, r3
 8009110:	401a      	ands	r2, r3
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	609a      	str	r2, [r3, #8]
    }

    position++;
 8009116:	697b      	ldr	r3, [r7, #20]
 8009118:	3301      	adds	r3, #1
 800911a:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00U)
 800911c:	683a      	ldr	r2, [r7, #0]
 800911e:	697b      	ldr	r3, [r7, #20]
 8009120:	fa22 f303 	lsr.w	r3, r2, r3
 8009124:	2b00      	cmp	r3, #0
 8009126:	f47f af1f 	bne.w	8008f68 <HAL_GPIO_DeInit+0x14>
  }
}
 800912a:	bf00      	nop
 800912c:	bf00      	nop
 800912e:	371c      	adds	r7, #28
 8009130:	46bd      	mov	sp, r7
 8009132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009136:	4770      	bx	lr
 8009138:	58000080 	.word	0x58000080
 800913c:	58000400 	.word	0x58000400
 8009140:	58020000 	.word	0x58020000
 8009144:	58020400 	.word	0x58020400
 8009148:	58020800 	.word	0x58020800
 800914c:	58020c00 	.word	0x58020c00
 8009150:	58021000 	.word	0x58021000
 8009154:	58021400 	.word	0x58021400
 8009158:	58021800 	.word	0x58021800
 800915c:	58021c00 	.word	0x58021c00
 8009160:	58022000 	.word	0x58022000
 8009164:	58022400 	.word	0x58022400

08009168 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8009168:	b480      	push	{r7}
 800916a:	b083      	sub	sp, #12
 800916c:	af00      	add	r7, sp, #0
 800916e:	6078      	str	r0, [r7, #4]
 8009170:	460b      	mov	r3, r1
 8009172:	807b      	strh	r3, [r7, #2]
 8009174:	4613      	mov	r3, r2
 8009176:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8009178:	787b      	ldrb	r3, [r7, #1]
 800917a:	2b00      	cmp	r3, #0
 800917c:	d003      	beq.n	8009186 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800917e:	887a      	ldrh	r2, [r7, #2]
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8009184:	e003      	b.n	800918e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8009186:	887b      	ldrh	r3, [r7, #2]
 8009188:	041a      	lsls	r2, r3, #16
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	619a      	str	r2, [r3, #24]
}
 800918e:	bf00      	nop
 8009190:	370c      	adds	r7, #12
 8009192:	46bd      	mov	sp, r7
 8009194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009198:	4770      	bx	lr

0800919a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800919a:	b480      	push	{r7}
 800919c:	b085      	sub	sp, #20
 800919e:	af00      	add	r7, sp, #0
 80091a0:	6078      	str	r0, [r7, #4]
 80091a2:	460b      	mov	r3, r1
 80091a4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	695b      	ldr	r3, [r3, #20]
 80091aa:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80091ac:	887a      	ldrh	r2, [r7, #2]
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	4013      	ands	r3, r2
 80091b2:	041a      	lsls	r2, r3, #16
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	43d9      	mvns	r1, r3
 80091b8:	887b      	ldrh	r3, [r7, #2]
 80091ba:	400b      	ands	r3, r1
 80091bc:	431a      	orrs	r2, r3
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	619a      	str	r2, [r3, #24]
}
 80091c2:	bf00      	nop
 80091c4:	3714      	adds	r7, #20
 80091c6:	46bd      	mov	sp, r7
 80091c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091cc:	4770      	bx	lr
	...

080091d0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80091d0:	b580      	push	{r7, lr}
 80091d2:	b082      	sub	sp, #8
 80091d4:	af00      	add	r7, sp, #0
 80091d6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d101      	bne.n	80091e2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80091de:	2301      	movs	r3, #1
 80091e0:	e07f      	b.n	80092e2 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80091e8:	b2db      	uxtb	r3, r3
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	d106      	bne.n	80091fc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	2200      	movs	r2, #0
 80091f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80091f6:	6878      	ldr	r0, [r7, #4]
 80091f8:	f000 f8a9 	bl	800934e <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	2224      	movs	r2, #36	; 0x24
 8009200:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	681a      	ldr	r2, [r3, #0]
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	f022 0201 	bic.w	r2, r2, #1
 8009212:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	685a      	ldr	r2, [r3, #4]
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8009220:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	689a      	ldr	r2, [r3, #8]
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8009230:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	68db      	ldr	r3, [r3, #12]
 8009236:	2b01      	cmp	r3, #1
 8009238:	d107      	bne.n	800924a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	689a      	ldr	r2, [r3, #8]
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009246:	609a      	str	r2, [r3, #8]
 8009248:	e006      	b.n	8009258 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	689a      	ldr	r2, [r3, #8]
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8009256:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	68db      	ldr	r3, [r3, #12]
 800925c:	2b02      	cmp	r3, #2
 800925e:	d104      	bne.n	800926a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009268:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	6859      	ldr	r1, [r3, #4]
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	681a      	ldr	r2, [r3, #0]
 8009274:	4b1d      	ldr	r3, [pc, #116]	; (80092ec <HAL_I2C_Init+0x11c>)
 8009276:	430b      	orrs	r3, r1
 8009278:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	68da      	ldr	r2, [r3, #12]
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8009288:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	691a      	ldr	r2, [r3, #16]
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	695b      	ldr	r3, [r3, #20]
 8009292:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	699b      	ldr	r3, [r3, #24]
 800929a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	430a      	orrs	r2, r1
 80092a2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	69d9      	ldr	r1, [r3, #28]
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	6a1a      	ldr	r2, [r3, #32]
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	430a      	orrs	r2, r1
 80092b2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	681a      	ldr	r2, [r3, #0]
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	f042 0201 	orr.w	r2, r2, #1
 80092c2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	2200      	movs	r2, #0
 80092c8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	2220      	movs	r2, #32
 80092ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	2200      	movs	r2, #0
 80092d6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	2200      	movs	r2, #0
 80092dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80092e0:	2300      	movs	r3, #0
}
 80092e2:	4618      	mov	r0, r3
 80092e4:	3708      	adds	r7, #8
 80092e6:	46bd      	mov	sp, r7
 80092e8:	bd80      	pop	{r7, pc}
 80092ea:	bf00      	nop
 80092ec:	02008000 	.word	0x02008000

080092f0 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80092f0:	b580      	push	{r7, lr}
 80092f2:	b082      	sub	sp, #8
 80092f4:	af00      	add	r7, sp, #0
 80092f6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	d101      	bne.n	8009302 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 80092fe:	2301      	movs	r3, #1
 8009300:	e021      	b.n	8009346 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	2224      	movs	r2, #36	; 0x24
 8009306:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	681a      	ldr	r2, [r3, #0]
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	f022 0201 	bic.w	r2, r2, #1
 8009318:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800931a:	6878      	ldr	r0, [r7, #4]
 800931c:	f000 f821 	bl	8009362 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	2200      	movs	r2, #0
 8009324:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	2200      	movs	r2, #0
 800932a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	2200      	movs	r2, #0
 8009332:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	2200      	movs	r2, #0
 8009338:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	2200      	movs	r2, #0
 8009340:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8009344:	2300      	movs	r3, #0
}
 8009346:	4618      	mov	r0, r3
 8009348:	3708      	adds	r7, #8
 800934a:	46bd      	mov	sp, r7
 800934c:	bd80      	pop	{r7, pc}

0800934e <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 800934e:	b480      	push	{r7}
 8009350:	b083      	sub	sp, #12
 8009352:	af00      	add	r7, sp, #0
 8009354:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 8009356:	bf00      	nop
 8009358:	370c      	adds	r7, #12
 800935a:	46bd      	mov	sp, r7
 800935c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009360:	4770      	bx	lr

08009362 <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 8009362:	b480      	push	{r7}
 8009364:	b083      	sub	sp, #12
 8009366:	af00      	add	r7, sp, #0
 8009368:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 800936a:	bf00      	nop
 800936c:	370c      	adds	r7, #12
 800936e:	46bd      	mov	sp, r7
 8009370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009374:	4770      	bx	lr
	...

08009378 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009378:	b580      	push	{r7, lr}
 800937a:	b088      	sub	sp, #32
 800937c:	af02      	add	r7, sp, #8
 800937e:	60f8      	str	r0, [r7, #12]
 8009380:	4608      	mov	r0, r1
 8009382:	4611      	mov	r1, r2
 8009384:	461a      	mov	r2, r3
 8009386:	4603      	mov	r3, r0
 8009388:	817b      	strh	r3, [r7, #10]
 800938a:	460b      	mov	r3, r1
 800938c:	813b      	strh	r3, [r7, #8]
 800938e:	4613      	mov	r3, r2
 8009390:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009398:	b2db      	uxtb	r3, r3
 800939a:	2b20      	cmp	r3, #32
 800939c:	f040 80f9 	bne.w	8009592 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80093a0:	6a3b      	ldr	r3, [r7, #32]
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	d002      	beq.n	80093ac <HAL_I2C_Mem_Write+0x34>
 80093a6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d105      	bne.n	80093b8 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	f44f 7200 	mov.w	r2, #512	; 0x200
 80093b2:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80093b4:	2301      	movs	r3, #1
 80093b6:	e0ed      	b.n	8009594 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80093be:	2b01      	cmp	r3, #1
 80093c0:	d101      	bne.n	80093c6 <HAL_I2C_Mem_Write+0x4e>
 80093c2:	2302      	movs	r3, #2
 80093c4:	e0e6      	b.n	8009594 <HAL_I2C_Mem_Write+0x21c>
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	2201      	movs	r2, #1
 80093ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80093ce:	f7fb f897 	bl	8004500 <HAL_GetTick>
 80093d2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80093d4:	697b      	ldr	r3, [r7, #20]
 80093d6:	9300      	str	r3, [sp, #0]
 80093d8:	2319      	movs	r3, #25
 80093da:	2201      	movs	r2, #1
 80093dc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80093e0:	68f8      	ldr	r0, [r7, #12]
 80093e2:	f000 fadd 	bl	80099a0 <I2C_WaitOnFlagUntilTimeout>
 80093e6:	4603      	mov	r3, r0
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d001      	beq.n	80093f0 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80093ec:	2301      	movs	r3, #1
 80093ee:	e0d1      	b.n	8009594 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	2221      	movs	r2, #33	; 0x21
 80093f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	2240      	movs	r2, #64	; 0x40
 80093fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	2200      	movs	r2, #0
 8009404:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	6a3a      	ldr	r2, [r7, #32]
 800940a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800940c:	68fb      	ldr	r3, [r7, #12]
 800940e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8009410:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	2200      	movs	r2, #0
 8009416:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8009418:	88f8      	ldrh	r0, [r7, #6]
 800941a:	893a      	ldrh	r2, [r7, #8]
 800941c:	8979      	ldrh	r1, [r7, #10]
 800941e:	697b      	ldr	r3, [r7, #20]
 8009420:	9301      	str	r3, [sp, #4]
 8009422:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009424:	9300      	str	r3, [sp, #0]
 8009426:	4603      	mov	r3, r0
 8009428:	68f8      	ldr	r0, [r7, #12]
 800942a:	f000 f9ed 	bl	8009808 <I2C_RequestMemoryWrite>
 800942e:	4603      	mov	r3, r0
 8009430:	2b00      	cmp	r3, #0
 8009432:	d005      	beq.n	8009440 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	2200      	movs	r2, #0
 8009438:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800943c:	2301      	movs	r3, #1
 800943e:	e0a9      	b.n	8009594 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009444:	b29b      	uxth	r3, r3
 8009446:	2bff      	cmp	r3, #255	; 0xff
 8009448:	d90e      	bls.n	8009468 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	22ff      	movs	r2, #255	; 0xff
 800944e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009454:	b2da      	uxtb	r2, r3
 8009456:	8979      	ldrh	r1, [r7, #10]
 8009458:	2300      	movs	r3, #0
 800945a:	9300      	str	r3, [sp, #0]
 800945c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8009460:	68f8      	ldr	r0, [r7, #12]
 8009462:	f000 fc57 	bl	8009d14 <I2C_TransferConfig>
 8009466:	e00f      	b.n	8009488 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800946c:	b29a      	uxth	r2, r3
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009476:	b2da      	uxtb	r2, r3
 8009478:	8979      	ldrh	r1, [r7, #10]
 800947a:	2300      	movs	r3, #0
 800947c:	9300      	str	r3, [sp, #0]
 800947e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8009482:	68f8      	ldr	r0, [r7, #12]
 8009484:	f000 fc46 	bl	8009d14 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009488:	697a      	ldr	r2, [r7, #20]
 800948a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800948c:	68f8      	ldr	r0, [r7, #12]
 800948e:	f000 fad6 	bl	8009a3e <I2C_WaitOnTXISFlagUntilTimeout>
 8009492:	4603      	mov	r3, r0
 8009494:	2b00      	cmp	r3, #0
 8009496:	d001      	beq.n	800949c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8009498:	2301      	movs	r3, #1
 800949a:	e07b      	b.n	8009594 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094a0:	781a      	ldrb	r2, [r3, #0]
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80094a8:	68fb      	ldr	r3, [r7, #12]
 80094aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094ac:	1c5a      	adds	r2, r3, #1
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80094b6:	b29b      	uxth	r3, r3
 80094b8:	3b01      	subs	r3, #1
 80094ba:	b29a      	uxth	r2, r3
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80094c4:	3b01      	subs	r3, #1
 80094c6:	b29a      	uxth	r2, r3
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80094d0:	b29b      	uxth	r3, r3
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d034      	beq.n	8009540 <HAL_I2C_Mem_Write+0x1c8>
 80094d6:	68fb      	ldr	r3, [r7, #12]
 80094d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d130      	bne.n	8009540 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80094de:	697b      	ldr	r3, [r7, #20]
 80094e0:	9300      	str	r3, [sp, #0]
 80094e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80094e4:	2200      	movs	r2, #0
 80094e6:	2180      	movs	r1, #128	; 0x80
 80094e8:	68f8      	ldr	r0, [r7, #12]
 80094ea:	f000 fa59 	bl	80099a0 <I2C_WaitOnFlagUntilTimeout>
 80094ee:	4603      	mov	r3, r0
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	d001      	beq.n	80094f8 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80094f4:	2301      	movs	r3, #1
 80094f6:	e04d      	b.n	8009594 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80094fc:	b29b      	uxth	r3, r3
 80094fe:	2bff      	cmp	r3, #255	; 0xff
 8009500:	d90e      	bls.n	8009520 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	22ff      	movs	r2, #255	; 0xff
 8009506:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800950c:	b2da      	uxtb	r2, r3
 800950e:	8979      	ldrh	r1, [r7, #10]
 8009510:	2300      	movs	r3, #0
 8009512:	9300      	str	r3, [sp, #0]
 8009514:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8009518:	68f8      	ldr	r0, [r7, #12]
 800951a:	f000 fbfb 	bl	8009d14 <I2C_TransferConfig>
 800951e:	e00f      	b.n	8009540 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009524:	b29a      	uxth	r2, r3
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800952e:	b2da      	uxtb	r2, r3
 8009530:	8979      	ldrh	r1, [r7, #10]
 8009532:	2300      	movs	r3, #0
 8009534:	9300      	str	r3, [sp, #0]
 8009536:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800953a:	68f8      	ldr	r0, [r7, #12]
 800953c:	f000 fbea 	bl	8009d14 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009544:	b29b      	uxth	r3, r3
 8009546:	2b00      	cmp	r3, #0
 8009548:	d19e      	bne.n	8009488 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800954a:	697a      	ldr	r2, [r7, #20]
 800954c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800954e:	68f8      	ldr	r0, [r7, #12]
 8009550:	f000 fabc 	bl	8009acc <I2C_WaitOnSTOPFlagUntilTimeout>
 8009554:	4603      	mov	r3, r0
 8009556:	2b00      	cmp	r3, #0
 8009558:	d001      	beq.n	800955e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800955a:	2301      	movs	r3, #1
 800955c:	e01a      	b.n	8009594 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	2220      	movs	r2, #32
 8009564:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	6859      	ldr	r1, [r3, #4]
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	681a      	ldr	r2, [r3, #0]
 8009570:	4b0a      	ldr	r3, [pc, #40]	; (800959c <HAL_I2C_Mem_Write+0x224>)
 8009572:	400b      	ands	r3, r1
 8009574:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	2220      	movs	r2, #32
 800957a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	2200      	movs	r2, #0
 8009582:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	2200      	movs	r2, #0
 800958a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800958e:	2300      	movs	r3, #0
 8009590:	e000      	b.n	8009594 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8009592:	2302      	movs	r3, #2
  }
}
 8009594:	4618      	mov	r0, r3
 8009596:	3718      	adds	r7, #24
 8009598:	46bd      	mov	sp, r7
 800959a:	bd80      	pop	{r7, pc}
 800959c:	fe00e800 	.word	0xfe00e800

080095a0 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80095a0:	b580      	push	{r7, lr}
 80095a2:	b088      	sub	sp, #32
 80095a4:	af02      	add	r7, sp, #8
 80095a6:	60f8      	str	r0, [r7, #12]
 80095a8:	4608      	mov	r0, r1
 80095aa:	4611      	mov	r1, r2
 80095ac:	461a      	mov	r2, r3
 80095ae:	4603      	mov	r3, r0
 80095b0:	817b      	strh	r3, [r7, #10]
 80095b2:	460b      	mov	r3, r1
 80095b4:	813b      	strh	r3, [r7, #8]
 80095b6:	4613      	mov	r3, r2
 80095b8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80095c0:	b2db      	uxtb	r3, r3
 80095c2:	2b20      	cmp	r3, #32
 80095c4:	f040 80fd 	bne.w	80097c2 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80095c8:	6a3b      	ldr	r3, [r7, #32]
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d002      	beq.n	80095d4 <HAL_I2C_Mem_Read+0x34>
 80095ce:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	d105      	bne.n	80095e0 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80095da:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80095dc:	2301      	movs	r3, #1
 80095de:	e0f1      	b.n	80097c4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80095e6:	2b01      	cmp	r3, #1
 80095e8:	d101      	bne.n	80095ee <HAL_I2C_Mem_Read+0x4e>
 80095ea:	2302      	movs	r3, #2
 80095ec:	e0ea      	b.n	80097c4 <HAL_I2C_Mem_Read+0x224>
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	2201      	movs	r2, #1
 80095f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80095f6:	f7fa ff83 	bl	8004500 <HAL_GetTick>
 80095fa:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80095fc:	697b      	ldr	r3, [r7, #20]
 80095fe:	9300      	str	r3, [sp, #0]
 8009600:	2319      	movs	r3, #25
 8009602:	2201      	movs	r2, #1
 8009604:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8009608:	68f8      	ldr	r0, [r7, #12]
 800960a:	f000 f9c9 	bl	80099a0 <I2C_WaitOnFlagUntilTimeout>
 800960e:	4603      	mov	r3, r0
 8009610:	2b00      	cmp	r3, #0
 8009612:	d001      	beq.n	8009618 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8009614:	2301      	movs	r3, #1
 8009616:	e0d5      	b.n	80097c4 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	2222      	movs	r2, #34	; 0x22
 800961c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	2240      	movs	r2, #64	; 0x40
 8009624:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	2200      	movs	r2, #0
 800962c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	6a3a      	ldr	r2, [r7, #32]
 8009632:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8009638:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	2200      	movs	r2, #0
 800963e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8009640:	88f8      	ldrh	r0, [r7, #6]
 8009642:	893a      	ldrh	r2, [r7, #8]
 8009644:	8979      	ldrh	r1, [r7, #10]
 8009646:	697b      	ldr	r3, [r7, #20]
 8009648:	9301      	str	r3, [sp, #4]
 800964a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800964c:	9300      	str	r3, [sp, #0]
 800964e:	4603      	mov	r3, r0
 8009650:	68f8      	ldr	r0, [r7, #12]
 8009652:	f000 f92d 	bl	80098b0 <I2C_RequestMemoryRead>
 8009656:	4603      	mov	r3, r0
 8009658:	2b00      	cmp	r3, #0
 800965a:	d005      	beq.n	8009668 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	2200      	movs	r2, #0
 8009660:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8009664:	2301      	movs	r3, #1
 8009666:	e0ad      	b.n	80097c4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009668:	68fb      	ldr	r3, [r7, #12]
 800966a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800966c:	b29b      	uxth	r3, r3
 800966e:	2bff      	cmp	r3, #255	; 0xff
 8009670:	d90e      	bls.n	8009690 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	22ff      	movs	r2, #255	; 0xff
 8009676:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800967c:	b2da      	uxtb	r2, r3
 800967e:	8979      	ldrh	r1, [r7, #10]
 8009680:	4b52      	ldr	r3, [pc, #328]	; (80097cc <HAL_I2C_Mem_Read+0x22c>)
 8009682:	9300      	str	r3, [sp, #0]
 8009684:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8009688:	68f8      	ldr	r0, [r7, #12]
 800968a:	f000 fb43 	bl	8009d14 <I2C_TransferConfig>
 800968e:	e00f      	b.n	80096b0 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009694:	b29a      	uxth	r2, r3
 8009696:	68fb      	ldr	r3, [r7, #12]
 8009698:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800969e:	b2da      	uxtb	r2, r3
 80096a0:	8979      	ldrh	r1, [r7, #10]
 80096a2:	4b4a      	ldr	r3, [pc, #296]	; (80097cc <HAL_I2C_Mem_Read+0x22c>)
 80096a4:	9300      	str	r3, [sp, #0]
 80096a6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80096aa:	68f8      	ldr	r0, [r7, #12]
 80096ac:	f000 fb32 	bl	8009d14 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80096b0:	697b      	ldr	r3, [r7, #20]
 80096b2:	9300      	str	r3, [sp, #0]
 80096b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096b6:	2200      	movs	r2, #0
 80096b8:	2104      	movs	r1, #4
 80096ba:	68f8      	ldr	r0, [r7, #12]
 80096bc:	f000 f970 	bl	80099a0 <I2C_WaitOnFlagUntilTimeout>
 80096c0:	4603      	mov	r3, r0
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	d001      	beq.n	80096ca <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80096c6:	2301      	movs	r3, #1
 80096c8:	e07c      	b.n	80097c4 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80096ca:	68fb      	ldr	r3, [r7, #12]
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80096d0:	68fb      	ldr	r3, [r7, #12]
 80096d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096d4:	b2d2      	uxtb	r2, r2
 80096d6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096dc:	1c5a      	adds	r2, r3, #1
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80096e6:	3b01      	subs	r3, #1
 80096e8:	b29a      	uxth	r2, r3
 80096ea:	68fb      	ldr	r3, [r7, #12]
 80096ec:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80096f2:	b29b      	uxth	r3, r3
 80096f4:	3b01      	subs	r3, #1
 80096f6:	b29a      	uxth	r2, r3
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009700:	b29b      	uxth	r3, r3
 8009702:	2b00      	cmp	r3, #0
 8009704:	d034      	beq.n	8009770 <HAL_I2C_Mem_Read+0x1d0>
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800970a:	2b00      	cmp	r3, #0
 800970c:	d130      	bne.n	8009770 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800970e:	697b      	ldr	r3, [r7, #20]
 8009710:	9300      	str	r3, [sp, #0]
 8009712:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009714:	2200      	movs	r2, #0
 8009716:	2180      	movs	r1, #128	; 0x80
 8009718:	68f8      	ldr	r0, [r7, #12]
 800971a:	f000 f941 	bl	80099a0 <I2C_WaitOnFlagUntilTimeout>
 800971e:	4603      	mov	r3, r0
 8009720:	2b00      	cmp	r3, #0
 8009722:	d001      	beq.n	8009728 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8009724:	2301      	movs	r3, #1
 8009726:	e04d      	b.n	80097c4 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800972c:	b29b      	uxth	r3, r3
 800972e:	2bff      	cmp	r3, #255	; 0xff
 8009730:	d90e      	bls.n	8009750 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8009732:	68fb      	ldr	r3, [r7, #12]
 8009734:	22ff      	movs	r2, #255	; 0xff
 8009736:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800973c:	b2da      	uxtb	r2, r3
 800973e:	8979      	ldrh	r1, [r7, #10]
 8009740:	2300      	movs	r3, #0
 8009742:	9300      	str	r3, [sp, #0]
 8009744:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8009748:	68f8      	ldr	r0, [r7, #12]
 800974a:	f000 fae3 	bl	8009d14 <I2C_TransferConfig>
 800974e:	e00f      	b.n	8009770 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8009750:	68fb      	ldr	r3, [r7, #12]
 8009752:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009754:	b29a      	uxth	r2, r3
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800975e:	b2da      	uxtb	r2, r3
 8009760:	8979      	ldrh	r1, [r7, #10]
 8009762:	2300      	movs	r3, #0
 8009764:	9300      	str	r3, [sp, #0]
 8009766:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800976a:	68f8      	ldr	r0, [r7, #12]
 800976c:	f000 fad2 	bl	8009d14 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009774:	b29b      	uxth	r3, r3
 8009776:	2b00      	cmp	r3, #0
 8009778:	d19a      	bne.n	80096b0 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800977a:	697a      	ldr	r2, [r7, #20]
 800977c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800977e:	68f8      	ldr	r0, [r7, #12]
 8009780:	f000 f9a4 	bl	8009acc <I2C_WaitOnSTOPFlagUntilTimeout>
 8009784:	4603      	mov	r3, r0
 8009786:	2b00      	cmp	r3, #0
 8009788:	d001      	beq.n	800978e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800978a:	2301      	movs	r3, #1
 800978c:	e01a      	b.n	80097c4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800978e:	68fb      	ldr	r3, [r7, #12]
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	2220      	movs	r2, #32
 8009794:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	6859      	ldr	r1, [r3, #4]
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	681a      	ldr	r2, [r3, #0]
 80097a0:	4b0b      	ldr	r3, [pc, #44]	; (80097d0 <HAL_I2C_Mem_Read+0x230>)
 80097a2:	400b      	ands	r3, r1
 80097a4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80097a6:	68fb      	ldr	r3, [r7, #12]
 80097a8:	2220      	movs	r2, #32
 80097aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	2200      	movs	r2, #0
 80097b2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	2200      	movs	r2, #0
 80097ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80097be:	2300      	movs	r3, #0
 80097c0:	e000      	b.n	80097c4 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80097c2:	2302      	movs	r3, #2
  }
}
 80097c4:	4618      	mov	r0, r3
 80097c6:	3718      	adds	r7, #24
 80097c8:	46bd      	mov	sp, r7
 80097ca:	bd80      	pop	{r7, pc}
 80097cc:	80002400 	.word	0x80002400
 80097d0:	fe00e800 	.word	0xfe00e800

080097d4 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 80097d4:	b480      	push	{r7}
 80097d6:	b083      	sub	sp, #12
 80097d8:	af00      	add	r7, sp, #0
 80097da:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80097e2:	b2db      	uxtb	r3, r3
}
 80097e4:	4618      	mov	r0, r3
 80097e6:	370c      	adds	r7, #12
 80097e8:	46bd      	mov	sp, r7
 80097ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ee:	4770      	bx	lr

080097f0 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 80097f0:	b480      	push	{r7}
 80097f2:	b083      	sub	sp, #12
 80097f4:	af00      	add	r7, sp, #0
 80097f6:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
}
 80097fc:	4618      	mov	r0, r3
 80097fe:	370c      	adds	r7, #12
 8009800:	46bd      	mov	sp, r7
 8009802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009806:	4770      	bx	lr

08009808 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8009808:	b580      	push	{r7, lr}
 800980a:	b086      	sub	sp, #24
 800980c:	af02      	add	r7, sp, #8
 800980e:	60f8      	str	r0, [r7, #12]
 8009810:	4608      	mov	r0, r1
 8009812:	4611      	mov	r1, r2
 8009814:	461a      	mov	r2, r3
 8009816:	4603      	mov	r3, r0
 8009818:	817b      	strh	r3, [r7, #10]
 800981a:	460b      	mov	r3, r1
 800981c:	813b      	strh	r3, [r7, #8]
 800981e:	4613      	mov	r3, r2
 8009820:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8009822:	88fb      	ldrh	r3, [r7, #6]
 8009824:	b2da      	uxtb	r2, r3
 8009826:	8979      	ldrh	r1, [r7, #10]
 8009828:	4b20      	ldr	r3, [pc, #128]	; (80098ac <I2C_RequestMemoryWrite+0xa4>)
 800982a:	9300      	str	r3, [sp, #0]
 800982c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8009830:	68f8      	ldr	r0, [r7, #12]
 8009832:	f000 fa6f 	bl	8009d14 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009836:	69fa      	ldr	r2, [r7, #28]
 8009838:	69b9      	ldr	r1, [r7, #24]
 800983a:	68f8      	ldr	r0, [r7, #12]
 800983c:	f000 f8ff 	bl	8009a3e <I2C_WaitOnTXISFlagUntilTimeout>
 8009840:	4603      	mov	r3, r0
 8009842:	2b00      	cmp	r3, #0
 8009844:	d001      	beq.n	800984a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8009846:	2301      	movs	r3, #1
 8009848:	e02c      	b.n	80098a4 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800984a:	88fb      	ldrh	r3, [r7, #6]
 800984c:	2b01      	cmp	r3, #1
 800984e:	d105      	bne.n	800985c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009850:	893b      	ldrh	r3, [r7, #8]
 8009852:	b2da      	uxtb	r2, r3
 8009854:	68fb      	ldr	r3, [r7, #12]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	629a      	str	r2, [r3, #40]	; 0x28
 800985a:	e015      	b.n	8009888 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800985c:	893b      	ldrh	r3, [r7, #8]
 800985e:	0a1b      	lsrs	r3, r3, #8
 8009860:	b29b      	uxth	r3, r3
 8009862:	b2da      	uxtb	r2, r3
 8009864:	68fb      	ldr	r3, [r7, #12]
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800986a:	69fa      	ldr	r2, [r7, #28]
 800986c:	69b9      	ldr	r1, [r7, #24]
 800986e:	68f8      	ldr	r0, [r7, #12]
 8009870:	f000 f8e5 	bl	8009a3e <I2C_WaitOnTXISFlagUntilTimeout>
 8009874:	4603      	mov	r3, r0
 8009876:	2b00      	cmp	r3, #0
 8009878:	d001      	beq.n	800987e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800987a:	2301      	movs	r3, #1
 800987c:	e012      	b.n	80098a4 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800987e:	893b      	ldrh	r3, [r7, #8]
 8009880:	b2da      	uxtb	r2, r3
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8009888:	69fb      	ldr	r3, [r7, #28]
 800988a:	9300      	str	r3, [sp, #0]
 800988c:	69bb      	ldr	r3, [r7, #24]
 800988e:	2200      	movs	r2, #0
 8009890:	2180      	movs	r1, #128	; 0x80
 8009892:	68f8      	ldr	r0, [r7, #12]
 8009894:	f000 f884 	bl	80099a0 <I2C_WaitOnFlagUntilTimeout>
 8009898:	4603      	mov	r3, r0
 800989a:	2b00      	cmp	r3, #0
 800989c:	d001      	beq.n	80098a2 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800989e:	2301      	movs	r3, #1
 80098a0:	e000      	b.n	80098a4 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80098a2:	2300      	movs	r3, #0
}
 80098a4:	4618      	mov	r0, r3
 80098a6:	3710      	adds	r7, #16
 80098a8:	46bd      	mov	sp, r7
 80098aa:	bd80      	pop	{r7, pc}
 80098ac:	80002000 	.word	0x80002000

080098b0 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80098b0:	b580      	push	{r7, lr}
 80098b2:	b086      	sub	sp, #24
 80098b4:	af02      	add	r7, sp, #8
 80098b6:	60f8      	str	r0, [r7, #12]
 80098b8:	4608      	mov	r0, r1
 80098ba:	4611      	mov	r1, r2
 80098bc:	461a      	mov	r2, r3
 80098be:	4603      	mov	r3, r0
 80098c0:	817b      	strh	r3, [r7, #10]
 80098c2:	460b      	mov	r3, r1
 80098c4:	813b      	strh	r3, [r7, #8]
 80098c6:	4613      	mov	r3, r2
 80098c8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80098ca:	88fb      	ldrh	r3, [r7, #6]
 80098cc:	b2da      	uxtb	r2, r3
 80098ce:	8979      	ldrh	r1, [r7, #10]
 80098d0:	4b20      	ldr	r3, [pc, #128]	; (8009954 <I2C_RequestMemoryRead+0xa4>)
 80098d2:	9300      	str	r3, [sp, #0]
 80098d4:	2300      	movs	r3, #0
 80098d6:	68f8      	ldr	r0, [r7, #12]
 80098d8:	f000 fa1c 	bl	8009d14 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80098dc:	69fa      	ldr	r2, [r7, #28]
 80098de:	69b9      	ldr	r1, [r7, #24]
 80098e0:	68f8      	ldr	r0, [r7, #12]
 80098e2:	f000 f8ac 	bl	8009a3e <I2C_WaitOnTXISFlagUntilTimeout>
 80098e6:	4603      	mov	r3, r0
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d001      	beq.n	80098f0 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80098ec:	2301      	movs	r3, #1
 80098ee:	e02c      	b.n	800994a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80098f0:	88fb      	ldrh	r3, [r7, #6]
 80098f2:	2b01      	cmp	r3, #1
 80098f4:	d105      	bne.n	8009902 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80098f6:	893b      	ldrh	r3, [r7, #8]
 80098f8:	b2da      	uxtb	r2, r3
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	629a      	str	r2, [r3, #40]	; 0x28
 8009900:	e015      	b.n	800992e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8009902:	893b      	ldrh	r3, [r7, #8]
 8009904:	0a1b      	lsrs	r3, r3, #8
 8009906:	b29b      	uxth	r3, r3
 8009908:	b2da      	uxtb	r2, r3
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009910:	69fa      	ldr	r2, [r7, #28]
 8009912:	69b9      	ldr	r1, [r7, #24]
 8009914:	68f8      	ldr	r0, [r7, #12]
 8009916:	f000 f892 	bl	8009a3e <I2C_WaitOnTXISFlagUntilTimeout>
 800991a:	4603      	mov	r3, r0
 800991c:	2b00      	cmp	r3, #0
 800991e:	d001      	beq.n	8009924 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8009920:	2301      	movs	r3, #1
 8009922:	e012      	b.n	800994a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009924:	893b      	ldrh	r3, [r7, #8]
 8009926:	b2da      	uxtb	r2, r3
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800992e:	69fb      	ldr	r3, [r7, #28]
 8009930:	9300      	str	r3, [sp, #0]
 8009932:	69bb      	ldr	r3, [r7, #24]
 8009934:	2200      	movs	r2, #0
 8009936:	2140      	movs	r1, #64	; 0x40
 8009938:	68f8      	ldr	r0, [r7, #12]
 800993a:	f000 f831 	bl	80099a0 <I2C_WaitOnFlagUntilTimeout>
 800993e:	4603      	mov	r3, r0
 8009940:	2b00      	cmp	r3, #0
 8009942:	d001      	beq.n	8009948 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8009944:	2301      	movs	r3, #1
 8009946:	e000      	b.n	800994a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8009948:	2300      	movs	r3, #0
}
 800994a:	4618      	mov	r0, r3
 800994c:	3710      	adds	r7, #16
 800994e:	46bd      	mov	sp, r7
 8009950:	bd80      	pop	{r7, pc}
 8009952:	bf00      	nop
 8009954:	80002000 	.word	0x80002000

08009958 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8009958:	b480      	push	{r7}
 800995a:	b083      	sub	sp, #12
 800995c:	af00      	add	r7, sp, #0
 800995e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	699b      	ldr	r3, [r3, #24]
 8009966:	f003 0302 	and.w	r3, r3, #2
 800996a:	2b02      	cmp	r3, #2
 800996c:	d103      	bne.n	8009976 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	2200      	movs	r2, #0
 8009974:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	699b      	ldr	r3, [r3, #24]
 800997c:	f003 0301 	and.w	r3, r3, #1
 8009980:	2b01      	cmp	r3, #1
 8009982:	d007      	beq.n	8009994 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	681b      	ldr	r3, [r3, #0]
 8009988:	699a      	ldr	r2, [r3, #24]
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	f042 0201 	orr.w	r2, r2, #1
 8009992:	619a      	str	r2, [r3, #24]
  }
}
 8009994:	bf00      	nop
 8009996:	370c      	adds	r7, #12
 8009998:	46bd      	mov	sp, r7
 800999a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800999e:	4770      	bx	lr

080099a0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80099a0:	b580      	push	{r7, lr}
 80099a2:	b084      	sub	sp, #16
 80099a4:	af00      	add	r7, sp, #0
 80099a6:	60f8      	str	r0, [r7, #12]
 80099a8:	60b9      	str	r1, [r7, #8]
 80099aa:	603b      	str	r3, [r7, #0]
 80099ac:	4613      	mov	r3, r2
 80099ae:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80099b0:	e031      	b.n	8009a16 <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80099b2:	683b      	ldr	r3, [r7, #0]
 80099b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80099b8:	d02d      	beq.n	8009a16 <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80099ba:	f7fa fda1 	bl	8004500 <HAL_GetTick>
 80099be:	4602      	mov	r2, r0
 80099c0:	69bb      	ldr	r3, [r7, #24]
 80099c2:	1ad3      	subs	r3, r2, r3
 80099c4:	683a      	ldr	r2, [r7, #0]
 80099c6:	429a      	cmp	r2, r3
 80099c8:	d302      	bcc.n	80099d0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80099ca:	683b      	ldr	r3, [r7, #0]
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	d122      	bne.n	8009a16 <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	699a      	ldr	r2, [r3, #24]
 80099d6:	68bb      	ldr	r3, [r7, #8]
 80099d8:	4013      	ands	r3, r2
 80099da:	68ba      	ldr	r2, [r7, #8]
 80099dc:	429a      	cmp	r2, r3
 80099de:	bf0c      	ite	eq
 80099e0:	2301      	moveq	r3, #1
 80099e2:	2300      	movne	r3, #0
 80099e4:	b2db      	uxtb	r3, r3
 80099e6:	461a      	mov	r2, r3
 80099e8:	79fb      	ldrb	r3, [r7, #7]
 80099ea:	429a      	cmp	r2, r3
 80099ec:	d113      	bne.n	8009a16 <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80099f2:	f043 0220 	orr.w	r2, r3, #32
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80099fa:	68fb      	ldr	r3, [r7, #12]
 80099fc:	2220      	movs	r2, #32
 80099fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8009a02:	68fb      	ldr	r3, [r7, #12]
 8009a04:	2200      	movs	r2, #0
 8009a06:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009a0a:	68fb      	ldr	r3, [r7, #12]
 8009a0c:	2200      	movs	r2, #0
 8009a0e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8009a12:	2301      	movs	r3, #1
 8009a14:	e00f      	b.n	8009a36 <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009a16:	68fb      	ldr	r3, [r7, #12]
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	699a      	ldr	r2, [r3, #24]
 8009a1c:	68bb      	ldr	r3, [r7, #8]
 8009a1e:	4013      	ands	r3, r2
 8009a20:	68ba      	ldr	r2, [r7, #8]
 8009a22:	429a      	cmp	r2, r3
 8009a24:	bf0c      	ite	eq
 8009a26:	2301      	moveq	r3, #1
 8009a28:	2300      	movne	r3, #0
 8009a2a:	b2db      	uxtb	r3, r3
 8009a2c:	461a      	mov	r2, r3
 8009a2e:	79fb      	ldrb	r3, [r7, #7]
 8009a30:	429a      	cmp	r2, r3
 8009a32:	d0be      	beq.n	80099b2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009a34:	2300      	movs	r3, #0
}
 8009a36:	4618      	mov	r0, r3
 8009a38:	3710      	adds	r7, #16
 8009a3a:	46bd      	mov	sp, r7
 8009a3c:	bd80      	pop	{r7, pc}

08009a3e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009a3e:	b580      	push	{r7, lr}
 8009a40:	b084      	sub	sp, #16
 8009a42:	af00      	add	r7, sp, #0
 8009a44:	60f8      	str	r0, [r7, #12]
 8009a46:	60b9      	str	r1, [r7, #8]
 8009a48:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009a4a:	e033      	b.n	8009ab4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009a4c:	687a      	ldr	r2, [r7, #4]
 8009a4e:	68b9      	ldr	r1, [r7, #8]
 8009a50:	68f8      	ldr	r0, [r7, #12]
 8009a52:	f000 f87f 	bl	8009b54 <I2C_IsErrorOccurred>
 8009a56:	4603      	mov	r3, r0
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	d001      	beq.n	8009a60 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8009a5c:	2301      	movs	r3, #1
 8009a5e:	e031      	b.n	8009ac4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009a60:	68bb      	ldr	r3, [r7, #8]
 8009a62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a66:	d025      	beq.n	8009ab4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009a68:	f7fa fd4a 	bl	8004500 <HAL_GetTick>
 8009a6c:	4602      	mov	r2, r0
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	1ad3      	subs	r3, r2, r3
 8009a72:	68ba      	ldr	r2, [r7, #8]
 8009a74:	429a      	cmp	r2, r3
 8009a76:	d302      	bcc.n	8009a7e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8009a78:	68bb      	ldr	r3, [r7, #8]
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d11a      	bne.n	8009ab4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	699b      	ldr	r3, [r3, #24]
 8009a84:	f003 0302 	and.w	r3, r3, #2
 8009a88:	2b02      	cmp	r3, #2
 8009a8a:	d013      	beq.n	8009ab4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009a90:	f043 0220 	orr.w	r2, r3, #32
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8009a98:	68fb      	ldr	r3, [r7, #12]
 8009a9a:	2220      	movs	r2, #32
 8009a9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8009aa0:	68fb      	ldr	r3, [r7, #12]
 8009aa2:	2200      	movs	r2, #0
 8009aa4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	2200      	movs	r2, #0
 8009aac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8009ab0:	2301      	movs	r3, #1
 8009ab2:	e007      	b.n	8009ac4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	699b      	ldr	r3, [r3, #24]
 8009aba:	f003 0302 	and.w	r3, r3, #2
 8009abe:	2b02      	cmp	r3, #2
 8009ac0:	d1c4      	bne.n	8009a4c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8009ac2:	2300      	movs	r3, #0
}
 8009ac4:	4618      	mov	r0, r3
 8009ac6:	3710      	adds	r7, #16
 8009ac8:	46bd      	mov	sp, r7
 8009aca:	bd80      	pop	{r7, pc}

08009acc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009acc:	b580      	push	{r7, lr}
 8009ace:	b084      	sub	sp, #16
 8009ad0:	af00      	add	r7, sp, #0
 8009ad2:	60f8      	str	r0, [r7, #12]
 8009ad4:	60b9      	str	r1, [r7, #8]
 8009ad6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009ad8:	e02f      	b.n	8009b3a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009ada:	687a      	ldr	r2, [r7, #4]
 8009adc:	68b9      	ldr	r1, [r7, #8]
 8009ade:	68f8      	ldr	r0, [r7, #12]
 8009ae0:	f000 f838 	bl	8009b54 <I2C_IsErrorOccurred>
 8009ae4:	4603      	mov	r3, r0
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d001      	beq.n	8009aee <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8009aea:	2301      	movs	r3, #1
 8009aec:	e02d      	b.n	8009b4a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009aee:	f7fa fd07 	bl	8004500 <HAL_GetTick>
 8009af2:	4602      	mov	r2, r0
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	1ad3      	subs	r3, r2, r3
 8009af8:	68ba      	ldr	r2, [r7, #8]
 8009afa:	429a      	cmp	r2, r3
 8009afc:	d302      	bcc.n	8009b04 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8009afe:	68bb      	ldr	r3, [r7, #8]
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	d11a      	bne.n	8009b3a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8009b04:	68fb      	ldr	r3, [r7, #12]
 8009b06:	681b      	ldr	r3, [r3, #0]
 8009b08:	699b      	ldr	r3, [r3, #24]
 8009b0a:	f003 0320 	and.w	r3, r3, #32
 8009b0e:	2b20      	cmp	r3, #32
 8009b10:	d013      	beq.n	8009b3a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009b12:	68fb      	ldr	r3, [r7, #12]
 8009b14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009b16:	f043 0220 	orr.w	r2, r3, #32
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	2220      	movs	r2, #32
 8009b22:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009b26:	68fb      	ldr	r3, [r7, #12]
 8009b28:	2200      	movs	r2, #0
 8009b2a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009b2e:	68fb      	ldr	r3, [r7, #12]
 8009b30:	2200      	movs	r2, #0
 8009b32:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8009b36:	2301      	movs	r3, #1
 8009b38:	e007      	b.n	8009b4a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	699b      	ldr	r3, [r3, #24]
 8009b40:	f003 0320 	and.w	r3, r3, #32
 8009b44:	2b20      	cmp	r3, #32
 8009b46:	d1c8      	bne.n	8009ada <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009b48:	2300      	movs	r3, #0
}
 8009b4a:	4618      	mov	r0, r3
 8009b4c:	3710      	adds	r7, #16
 8009b4e:	46bd      	mov	sp, r7
 8009b50:	bd80      	pop	{r7, pc}
	...

08009b54 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009b54:	b580      	push	{r7, lr}
 8009b56:	b08a      	sub	sp, #40	; 0x28
 8009b58:	af00      	add	r7, sp, #0
 8009b5a:	60f8      	str	r0, [r7, #12]
 8009b5c:	60b9      	str	r1, [r7, #8]
 8009b5e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009b60:	2300      	movs	r3, #0
 8009b62:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8009b66:	68fb      	ldr	r3, [r7, #12]
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	699b      	ldr	r3, [r3, #24]
 8009b6c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8009b6e:	2300      	movs	r3, #0
 8009b70:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8009b76:	69bb      	ldr	r3, [r7, #24]
 8009b78:	f003 0310 	and.w	r3, r3, #16
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	d068      	beq.n	8009c52 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009b80:	68fb      	ldr	r3, [r7, #12]
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	2210      	movs	r2, #16
 8009b86:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8009b88:	e049      	b.n	8009c1e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8009b8a:	68bb      	ldr	r3, [r7, #8]
 8009b8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b90:	d045      	beq.n	8009c1e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8009b92:	f7fa fcb5 	bl	8004500 <HAL_GetTick>
 8009b96:	4602      	mov	r2, r0
 8009b98:	69fb      	ldr	r3, [r7, #28]
 8009b9a:	1ad3      	subs	r3, r2, r3
 8009b9c:	68ba      	ldr	r2, [r7, #8]
 8009b9e:	429a      	cmp	r2, r3
 8009ba0:	d302      	bcc.n	8009ba8 <I2C_IsErrorOccurred+0x54>
 8009ba2:	68bb      	ldr	r3, [r7, #8]
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	d13a      	bne.n	8009c1e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	685b      	ldr	r3, [r3, #4]
 8009bae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009bb2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8009bba:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	699b      	ldr	r3, [r3, #24]
 8009bc2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009bc6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009bca:	d121      	bne.n	8009c10 <I2C_IsErrorOccurred+0xbc>
 8009bcc:	697b      	ldr	r3, [r7, #20]
 8009bce:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009bd2:	d01d      	beq.n	8009c10 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8009bd4:	7cfb      	ldrb	r3, [r7, #19]
 8009bd6:	2b20      	cmp	r3, #32
 8009bd8:	d01a      	beq.n	8009c10 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	685a      	ldr	r2, [r3, #4]
 8009be0:	68fb      	ldr	r3, [r7, #12]
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009be8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8009bea:	f7fa fc89 	bl	8004500 <HAL_GetTick>
 8009bee:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009bf0:	e00e      	b.n	8009c10 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8009bf2:	f7fa fc85 	bl	8004500 <HAL_GetTick>
 8009bf6:	4602      	mov	r2, r0
 8009bf8:	69fb      	ldr	r3, [r7, #28]
 8009bfa:	1ad3      	subs	r3, r2, r3
 8009bfc:	2b19      	cmp	r3, #25
 8009bfe:	d907      	bls.n	8009c10 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8009c00:	6a3b      	ldr	r3, [r7, #32]
 8009c02:	f043 0320 	orr.w	r3, r3, #32
 8009c06:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8009c08:	2301      	movs	r3, #1
 8009c0a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8009c0e:	e006      	b.n	8009c1e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	699b      	ldr	r3, [r3, #24]
 8009c16:	f003 0320 	and.w	r3, r3, #32
 8009c1a:	2b20      	cmp	r3, #32
 8009c1c:	d1e9      	bne.n	8009bf2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	699b      	ldr	r3, [r3, #24]
 8009c24:	f003 0320 	and.w	r3, r3, #32
 8009c28:	2b20      	cmp	r3, #32
 8009c2a:	d003      	beq.n	8009c34 <I2C_IsErrorOccurred+0xe0>
 8009c2c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	d0aa      	beq.n	8009b8a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8009c34:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	d103      	bne.n	8009c44 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009c3c:	68fb      	ldr	r3, [r7, #12]
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	2220      	movs	r2, #32
 8009c42:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8009c44:	6a3b      	ldr	r3, [r7, #32]
 8009c46:	f043 0304 	orr.w	r3, r3, #4
 8009c4a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8009c4c:	2301      	movs	r3, #1
 8009c4e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	699b      	ldr	r3, [r3, #24]
 8009c58:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8009c5a:	69bb      	ldr	r3, [r7, #24]
 8009c5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	d00b      	beq.n	8009c7c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8009c64:	6a3b      	ldr	r3, [r7, #32]
 8009c66:	f043 0301 	orr.w	r3, r3, #1
 8009c6a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8009c6c:	68fb      	ldr	r3, [r7, #12]
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009c74:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009c76:	2301      	movs	r3, #1
 8009c78:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8009c7c:	69bb      	ldr	r3, [r7, #24]
 8009c7e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d00b      	beq.n	8009c9e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8009c86:	6a3b      	ldr	r3, [r7, #32]
 8009c88:	f043 0308 	orr.w	r3, r3, #8
 8009c8c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8009c8e:	68fb      	ldr	r3, [r7, #12]
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8009c96:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009c98:	2301      	movs	r3, #1
 8009c9a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8009c9e:	69bb      	ldr	r3, [r7, #24]
 8009ca0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009ca4:	2b00      	cmp	r3, #0
 8009ca6:	d00b      	beq.n	8009cc0 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8009ca8:	6a3b      	ldr	r3, [r7, #32]
 8009caa:	f043 0302 	orr.w	r3, r3, #2
 8009cae:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8009cb0:	68fb      	ldr	r3, [r7, #12]
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009cb8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009cba:	2301      	movs	r3, #1
 8009cbc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8009cc0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009cc4:	2b00      	cmp	r3, #0
 8009cc6:	d01c      	beq.n	8009d02 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8009cc8:	68f8      	ldr	r0, [r7, #12]
 8009cca:	f7ff fe45 	bl	8009958 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	6859      	ldr	r1, [r3, #4]
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	681a      	ldr	r2, [r3, #0]
 8009cd8:	4b0d      	ldr	r3, [pc, #52]	; (8009d10 <I2C_IsErrorOccurred+0x1bc>)
 8009cda:	400b      	ands	r3, r1
 8009cdc:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009ce2:	6a3b      	ldr	r3, [r7, #32]
 8009ce4:	431a      	orrs	r2, r3
 8009ce6:	68fb      	ldr	r3, [r7, #12]
 8009ce8:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	2220      	movs	r2, #32
 8009cee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009cf2:	68fb      	ldr	r3, [r7, #12]
 8009cf4:	2200      	movs	r2, #0
 8009cf6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	2200      	movs	r2, #0
 8009cfe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8009d02:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8009d06:	4618      	mov	r0, r3
 8009d08:	3728      	adds	r7, #40	; 0x28
 8009d0a:	46bd      	mov	sp, r7
 8009d0c:	bd80      	pop	{r7, pc}
 8009d0e:	bf00      	nop
 8009d10:	fe00e800 	.word	0xfe00e800

08009d14 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8009d14:	b480      	push	{r7}
 8009d16:	b087      	sub	sp, #28
 8009d18:	af00      	add	r7, sp, #0
 8009d1a:	60f8      	str	r0, [r7, #12]
 8009d1c:	607b      	str	r3, [r7, #4]
 8009d1e:	460b      	mov	r3, r1
 8009d20:	817b      	strh	r3, [r7, #10]
 8009d22:	4613      	mov	r3, r2
 8009d24:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009d26:	897b      	ldrh	r3, [r7, #10]
 8009d28:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8009d2c:	7a7b      	ldrb	r3, [r7, #9]
 8009d2e:	041b      	lsls	r3, r3, #16
 8009d30:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009d34:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009d3a:	6a3b      	ldr	r3, [r7, #32]
 8009d3c:	4313      	orrs	r3, r2
 8009d3e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009d42:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8009d44:	68fb      	ldr	r3, [r7, #12]
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	685a      	ldr	r2, [r3, #4]
 8009d4a:	6a3b      	ldr	r3, [r7, #32]
 8009d4c:	0d5b      	lsrs	r3, r3, #21
 8009d4e:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8009d52:	4b08      	ldr	r3, [pc, #32]	; (8009d74 <I2C_TransferConfig+0x60>)
 8009d54:	430b      	orrs	r3, r1
 8009d56:	43db      	mvns	r3, r3
 8009d58:	ea02 0103 	and.w	r1, r2, r3
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	697a      	ldr	r2, [r7, #20]
 8009d62:	430a      	orrs	r2, r1
 8009d64:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8009d66:	bf00      	nop
 8009d68:	371c      	adds	r7, #28
 8009d6a:	46bd      	mov	sp, r7
 8009d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d70:	4770      	bx	lr
 8009d72:	bf00      	nop
 8009d74:	03ff63ff 	.word	0x03ff63ff

08009d78 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8009d78:	b480      	push	{r7}
 8009d7a:	b083      	sub	sp, #12
 8009d7c:	af00      	add	r7, sp, #0
 8009d7e:	6078      	str	r0, [r7, #4]
 8009d80:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009d88:	b2db      	uxtb	r3, r3
 8009d8a:	2b20      	cmp	r3, #32
 8009d8c:	d138      	bne.n	8009e00 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009d94:	2b01      	cmp	r3, #1
 8009d96:	d101      	bne.n	8009d9c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8009d98:	2302      	movs	r3, #2
 8009d9a:	e032      	b.n	8009e02 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	2201      	movs	r2, #1
 8009da0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	2224      	movs	r2, #36	; 0x24
 8009da8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	681a      	ldr	r2, [r3, #0]
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	f022 0201 	bic.w	r2, r2, #1
 8009dba:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	681a      	ldr	r2, [r3, #0]
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8009dca:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	6819      	ldr	r1, [r3, #0]
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	683a      	ldr	r2, [r7, #0]
 8009dd8:	430a      	orrs	r2, r1
 8009dda:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	681a      	ldr	r2, [r3, #0]
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	f042 0201 	orr.w	r2, r2, #1
 8009dea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	2220      	movs	r2, #32
 8009df0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	2200      	movs	r2, #0
 8009df8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8009dfc:	2300      	movs	r3, #0
 8009dfe:	e000      	b.n	8009e02 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8009e00:	2302      	movs	r3, #2
  }
}
 8009e02:	4618      	mov	r0, r3
 8009e04:	370c      	adds	r7, #12
 8009e06:	46bd      	mov	sp, r7
 8009e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e0c:	4770      	bx	lr

08009e0e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8009e0e:	b480      	push	{r7}
 8009e10:	b085      	sub	sp, #20
 8009e12:	af00      	add	r7, sp, #0
 8009e14:	6078      	str	r0, [r7, #4]
 8009e16:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009e1e:	b2db      	uxtb	r3, r3
 8009e20:	2b20      	cmp	r3, #32
 8009e22:	d139      	bne.n	8009e98 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009e2a:	2b01      	cmp	r3, #1
 8009e2c:	d101      	bne.n	8009e32 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8009e2e:	2302      	movs	r3, #2
 8009e30:	e033      	b.n	8009e9a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	2201      	movs	r2, #1
 8009e36:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	2224      	movs	r2, #36	; 0x24
 8009e3e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	681b      	ldr	r3, [r3, #0]
 8009e46:	681a      	ldr	r2, [r3, #0]
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	681b      	ldr	r3, [r3, #0]
 8009e4c:	f022 0201 	bic.w	r2, r2, #1
 8009e50:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8009e5a:	68fb      	ldr	r3, [r7, #12]
 8009e5c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8009e60:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8009e62:	683b      	ldr	r3, [r7, #0]
 8009e64:	021b      	lsls	r3, r3, #8
 8009e66:	68fa      	ldr	r2, [r7, #12]
 8009e68:	4313      	orrs	r3, r2
 8009e6a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	68fa      	ldr	r2, [r7, #12]
 8009e72:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	681a      	ldr	r2, [r3, #0]
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	f042 0201 	orr.w	r2, r2, #1
 8009e82:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	2220      	movs	r2, #32
 8009e88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	2200      	movs	r2, #0
 8009e90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8009e94:	2300      	movs	r3, #0
 8009e96:	e000      	b.n	8009e9a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8009e98:	2302      	movs	r3, #2
  }
}
 8009e9a:	4618      	mov	r0, r3
 8009e9c:	3714      	adds	r7, #20
 8009e9e:	46bd      	mov	sp, r7
 8009ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ea4:	4770      	bx	lr
	...

08009ea8 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8009ea8:	b580      	push	{r7, lr}
 8009eaa:	b084      	sub	sp, #16
 8009eac:	af00      	add	r7, sp, #0
 8009eae:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	d101      	bne.n	8009eba <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8009eb6:	2301      	movs	r3, #1
 8009eb8:	e0bf      	b.n	800a03a <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8009ec0:	b2db      	uxtb	r3, r3
 8009ec2:	2b00      	cmp	r3, #0
 8009ec4:	d106      	bne.n	8009ed4 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	2200      	movs	r2, #0
 8009eca:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8009ece:	6878      	ldr	r0, [r7, #4]
 8009ed0:	f7f7 fa2e 	bl	8001330 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	2202      	movs	r2, #2
 8009ed8:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	699a      	ldr	r2, [r3, #24]
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8009eea:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	6999      	ldr	r1, [r3, #24]
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	685a      	ldr	r2, [r3, #4]
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	689b      	ldr	r3, [r3, #8]
 8009efa:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8009f00:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	691b      	ldr	r3, [r3, #16]
 8009f06:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	430a      	orrs	r2, r1
 8009f0e:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	6899      	ldr	r1, [r3, #8]
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	681a      	ldr	r2, [r3, #0]
 8009f1a:	4b4a      	ldr	r3, [pc, #296]	; (800a044 <HAL_LTDC_Init+0x19c>)
 8009f1c:	400b      	ands	r3, r1
 8009f1e:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	695b      	ldr	r3, [r3, #20]
 8009f24:	041b      	lsls	r3, r3, #16
 8009f26:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	6899      	ldr	r1, [r3, #8]
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	699a      	ldr	r2, [r3, #24]
 8009f32:	68fb      	ldr	r3, [r7, #12]
 8009f34:	431a      	orrs	r2, r3
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	430a      	orrs	r2, r1
 8009f3c:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	68d9      	ldr	r1, [r3, #12]
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	681a      	ldr	r2, [r3, #0]
 8009f48:	4b3e      	ldr	r3, [pc, #248]	; (800a044 <HAL_LTDC_Init+0x19c>)
 8009f4a:	400b      	ands	r3, r1
 8009f4c:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	69db      	ldr	r3, [r3, #28]
 8009f52:	041b      	lsls	r3, r3, #16
 8009f54:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	68d9      	ldr	r1, [r3, #12]
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	6a1a      	ldr	r2, [r3, #32]
 8009f60:	68fb      	ldr	r3, [r7, #12]
 8009f62:	431a      	orrs	r2, r3
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	430a      	orrs	r2, r1
 8009f6a:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	6919      	ldr	r1, [r3, #16]
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	681a      	ldr	r2, [r3, #0]
 8009f76:	4b33      	ldr	r3, [pc, #204]	; (800a044 <HAL_LTDC_Init+0x19c>)
 8009f78:	400b      	ands	r3, r1
 8009f7a:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f80:	041b      	lsls	r3, r3, #16
 8009f82:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	681b      	ldr	r3, [r3, #0]
 8009f88:	6919      	ldr	r1, [r3, #16]
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009f8e:	68fb      	ldr	r3, [r7, #12]
 8009f90:	431a      	orrs	r2, r3
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	430a      	orrs	r2, r1
 8009f98:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	6959      	ldr	r1, [r3, #20]
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	681a      	ldr	r2, [r3, #0]
 8009fa4:	4b27      	ldr	r3, [pc, #156]	; (800a044 <HAL_LTDC_Init+0x19c>)
 8009fa6:	400b      	ands	r3, r1
 8009fa8:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009fae:	041b      	lsls	r3, r3, #16
 8009fb0:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	6959      	ldr	r1, [r3, #20]
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009fbc:	68fb      	ldr	r3, [r7, #12]
 8009fbe:	431a      	orrs	r2, r3
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	681b      	ldr	r3, [r3, #0]
 8009fc4:	430a      	orrs	r2, r1
 8009fc6:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8009fce:	021b      	lsls	r3, r3, #8
 8009fd0:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8009fd8:	041b      	lsls	r3, r3, #16
 8009fda:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	681b      	ldr	r3, [r3, #0]
 8009fe0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8009fea:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8009ff2:	68ba      	ldr	r2, [r7, #8]
 8009ff4:	68fb      	ldr	r3, [r7, #12]
 8009ff6:	4313      	orrs	r3, r2
 8009ff8:	687a      	ldr	r2, [r7, #4]
 8009ffa:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 8009ffe:	431a      	orrs	r2, r3
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	430a      	orrs	r2, r1
 800a006:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	f042 0206 	orr.w	r2, r2, #6
 800a016:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	699a      	ldr	r2, [r3, #24]
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	f042 0201 	orr.w	r2, r2, #1
 800a026:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	2200      	movs	r2, #0
 800a02c:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	2201      	movs	r2, #1
 800a034:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 800a038:	2300      	movs	r3, #0
}
 800a03a:	4618      	mov	r0, r3
 800a03c:	3710      	adds	r7, #16
 800a03e:	46bd      	mov	sp, r7
 800a040:	bd80      	pop	{r7, pc}
 800a042:	bf00      	nop
 800a044:	f000f800 	.word	0xf000f800

0800a048 <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 800a048:	b580      	push	{r7, lr}
 800a04a:	b084      	sub	sp, #16
 800a04c:	af00      	add	r7, sp, #0
 800a04e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a056:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a05e:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 800a060:	68fb      	ldr	r3, [r7, #12]
 800a062:	f003 0304 	and.w	r3, r3, #4
 800a066:	2b00      	cmp	r3, #0
 800a068:	d023      	beq.n	800a0b2 <HAL_LTDC_IRQHandler+0x6a>
 800a06a:	68bb      	ldr	r3, [r7, #8]
 800a06c:	f003 0304 	and.w	r3, r3, #4
 800a070:	2b00      	cmp	r3, #0
 800a072:	d01e      	beq.n	800a0b2 <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	f022 0204 	bic.w	r2, r2, #4
 800a082:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	2204      	movs	r2, #4
 800a08a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800a092:	f043 0201 	orr.w	r2, r3, #1
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	2204      	movs	r2, #4
 800a0a0:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	2200      	movs	r2, #0
 800a0a8:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 800a0ac:	6878      	ldr	r0, [r7, #4]
 800a0ae:	f000 f86f 	bl	800a190 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 800a0b2:	68fb      	ldr	r3, [r7, #12]
 800a0b4:	f003 0302 	and.w	r3, r3, #2
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d023      	beq.n	800a104 <HAL_LTDC_IRQHandler+0xbc>
 800a0bc:	68bb      	ldr	r3, [r7, #8]
 800a0be:	f003 0302 	and.w	r3, r3, #2
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d01e      	beq.n	800a104 <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	f022 0202 	bic.w	r2, r2, #2
 800a0d4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	2202      	movs	r2, #2
 800a0dc:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800a0e4:	f043 0202 	orr.w	r2, r3, #2
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	2204      	movs	r2, #4
 800a0f2:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	2200      	movs	r2, #0
 800a0fa:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 800a0fe:	6878      	ldr	r0, [r7, #4]
 800a100:	f000 f846 	bl	800a190 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 800a104:	68fb      	ldr	r3, [r7, #12]
 800a106:	f003 0301 	and.w	r3, r3, #1
 800a10a:	2b00      	cmp	r3, #0
 800a10c:	d01b      	beq.n	800a146 <HAL_LTDC_IRQHandler+0xfe>
 800a10e:	68bb      	ldr	r3, [r7, #8]
 800a110:	f003 0301 	and.w	r3, r3, #1
 800a114:	2b00      	cmp	r3, #0
 800a116:	d016      	beq.n	800a146 <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	f022 0201 	bic.w	r2, r2, #1
 800a126:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	2201      	movs	r2, #1
 800a12e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	2201      	movs	r2, #1
 800a134:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	2200      	movs	r2, #0
 800a13c:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 800a140:	6878      	ldr	r0, [r7, #4]
 800a142:	f000 f82f 	bl	800a1a4 <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 800a146:	68fb      	ldr	r3, [r7, #12]
 800a148:	f003 0308 	and.w	r3, r3, #8
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	d01b      	beq.n	800a188 <HAL_LTDC_IRQHandler+0x140>
 800a150:	68bb      	ldr	r3, [r7, #8]
 800a152:	f003 0308 	and.w	r3, r3, #8
 800a156:	2b00      	cmp	r3, #0
 800a158:	d016      	beq.n	800a188 <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	681b      	ldr	r3, [r3, #0]
 800a15e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	681b      	ldr	r3, [r3, #0]
 800a164:	f022 0208 	bic.w	r2, r2, #8
 800a168:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	681b      	ldr	r3, [r3, #0]
 800a16e:	2208      	movs	r2, #8
 800a170:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	2201      	movs	r2, #1
 800a176:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	2200      	movs	r2, #0
 800a17e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 800a182:	6878      	ldr	r0, [r7, #4]
 800a184:	f000 f818 	bl	800a1b8 <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 800a188:	bf00      	nop
 800a18a:	3710      	adds	r7, #16
 800a18c:	46bd      	mov	sp, r7
 800a18e:	bd80      	pop	{r7, pc}

0800a190 <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 800a190:	b480      	push	{r7}
 800a192:	b083      	sub	sp, #12
 800a194:	af00      	add	r7, sp, #0
 800a196:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 800a198:	bf00      	nop
 800a19a:	370c      	adds	r7, #12
 800a19c:	46bd      	mov	sp, r7
 800a19e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1a2:	4770      	bx	lr

0800a1a4 <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 800a1a4:	b480      	push	{r7}
 800a1a6:	b083      	sub	sp, #12
 800a1a8:	af00      	add	r7, sp, #0
 800a1aa:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 800a1ac:	bf00      	nop
 800a1ae:	370c      	adds	r7, #12
 800a1b0:	46bd      	mov	sp, r7
 800a1b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1b6:	4770      	bx	lr

0800a1b8 <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 800a1b8:	b480      	push	{r7}
 800a1ba:	b083      	sub	sp, #12
 800a1bc:	af00      	add	r7, sp, #0
 800a1be:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 800a1c0:	bf00      	nop
 800a1c2:	370c      	adds	r7, #12
 800a1c4:	46bd      	mov	sp, r7
 800a1c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ca:	4770      	bx	lr

0800a1cc <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800a1cc:	b5b0      	push	{r4, r5, r7, lr}
 800a1ce:	b084      	sub	sp, #16
 800a1d0:	af00      	add	r7, sp, #0
 800a1d2:	60f8      	str	r0, [r7, #12]
 800a1d4:	60b9      	str	r1, [r7, #8]
 800a1d6:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 800a1de:	2b01      	cmp	r3, #1
 800a1e0:	d101      	bne.n	800a1e6 <HAL_LTDC_ConfigLayer+0x1a>
 800a1e2:	2302      	movs	r3, #2
 800a1e4:	e02c      	b.n	800a240 <HAL_LTDC_ConfigLayer+0x74>
 800a1e6:	68fb      	ldr	r3, [r7, #12]
 800a1e8:	2201      	movs	r2, #1
 800a1ea:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800a1ee:	68fb      	ldr	r3, [r7, #12]
 800a1f0:	2202      	movs	r2, #2
 800a1f2:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 800a1f6:	68fa      	ldr	r2, [r7, #12]
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	2134      	movs	r1, #52	; 0x34
 800a1fc:	fb01 f303 	mul.w	r3, r1, r3
 800a200:	4413      	add	r3, r2
 800a202:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800a206:	68bb      	ldr	r3, [r7, #8]
 800a208:	4614      	mov	r4, r2
 800a20a:	461d      	mov	r5, r3
 800a20c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a20e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a210:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a212:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a214:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a216:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a218:	682b      	ldr	r3, [r5, #0]
 800a21a:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 800a21c:	687a      	ldr	r2, [r7, #4]
 800a21e:	68b9      	ldr	r1, [r7, #8]
 800a220:	68f8      	ldr	r0, [r7, #12]
 800a222:	f000 f811 	bl	800a248 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 800a226:	68fb      	ldr	r3, [r7, #12]
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	2201      	movs	r2, #1
 800a22c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 800a22e:	68fb      	ldr	r3, [r7, #12]
 800a230:	2201      	movs	r2, #1
 800a232:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 800a236:	68fb      	ldr	r3, [r7, #12]
 800a238:	2200      	movs	r2, #0
 800a23a:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 800a23e:	2300      	movs	r3, #0
}
 800a240:	4618      	mov	r0, r3
 800a242:	3710      	adds	r7, #16
 800a244:	46bd      	mov	sp, r7
 800a246:	bdb0      	pop	{r4, r5, r7, pc}

0800a248 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800a248:	b480      	push	{r7}
 800a24a:	b089      	sub	sp, #36	; 0x24
 800a24c:	af00      	add	r7, sp, #0
 800a24e:	60f8      	str	r0, [r7, #12]
 800a250:	60b9      	str	r1, [r7, #8]
 800a252:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 800a254:	68bb      	ldr	r3, [r7, #8]
 800a256:	685a      	ldr	r2, [r3, #4]
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	68db      	ldr	r3, [r3, #12]
 800a25e:	0c1b      	lsrs	r3, r3, #16
 800a260:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a264:	4413      	add	r3, r2
 800a266:	041b      	lsls	r3, r3, #16
 800a268:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800a26a:	68fb      	ldr	r3, [r7, #12]
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	461a      	mov	r2, r3
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	01db      	lsls	r3, r3, #7
 800a274:	4413      	add	r3, r2
 800a276:	3384      	adds	r3, #132	; 0x84
 800a278:	685b      	ldr	r3, [r3, #4]
 800a27a:	68fa      	ldr	r2, [r7, #12]
 800a27c:	6812      	ldr	r2, [r2, #0]
 800a27e:	4611      	mov	r1, r2
 800a280:	687a      	ldr	r2, [r7, #4]
 800a282:	01d2      	lsls	r2, r2, #7
 800a284:	440a      	add	r2, r1
 800a286:	3284      	adds	r2, #132	; 0x84
 800a288:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 800a28c:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800a28e:	68bb      	ldr	r3, [r7, #8]
 800a290:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800a292:	68fb      	ldr	r3, [r7, #12]
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	68db      	ldr	r3, [r3, #12]
 800a298:	0c1b      	lsrs	r3, r3, #16
 800a29a:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800a29e:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800a2a0:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800a2a2:	68fb      	ldr	r3, [r7, #12]
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	4619      	mov	r1, r3
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	01db      	lsls	r3, r3, #7
 800a2ac:	440b      	add	r3, r1
 800a2ae:	3384      	adds	r3, #132	; 0x84
 800a2b0:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800a2b2:	69fb      	ldr	r3, [r7, #28]
 800a2b4:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800a2b6:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 800a2b8:	68bb      	ldr	r3, [r7, #8]
 800a2ba:	68da      	ldr	r2, [r3, #12]
 800a2bc:	68fb      	ldr	r3, [r7, #12]
 800a2be:	681b      	ldr	r3, [r3, #0]
 800a2c0:	68db      	ldr	r3, [r3, #12]
 800a2c2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800a2c6:	4413      	add	r3, r2
 800a2c8:	041b      	lsls	r3, r3, #16
 800a2ca:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 800a2cc:	68fb      	ldr	r3, [r7, #12]
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	461a      	mov	r2, r3
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	01db      	lsls	r3, r3, #7
 800a2d6:	4413      	add	r3, r2
 800a2d8:	3384      	adds	r3, #132	; 0x84
 800a2da:	689b      	ldr	r3, [r3, #8]
 800a2dc:	68fa      	ldr	r2, [r7, #12]
 800a2de:	6812      	ldr	r2, [r2, #0]
 800a2e0:	4611      	mov	r1, r2
 800a2e2:	687a      	ldr	r2, [r7, #4]
 800a2e4:	01d2      	lsls	r2, r2, #7
 800a2e6:	440a      	add	r2, r1
 800a2e8:	3284      	adds	r2, #132	; 0x84
 800a2ea:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 800a2ee:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 800a2f0:	68bb      	ldr	r3, [r7, #8]
 800a2f2:	689a      	ldr	r2, [r3, #8]
 800a2f4:	68fb      	ldr	r3, [r7, #12]
 800a2f6:	681b      	ldr	r3, [r3, #0]
 800a2f8:	68db      	ldr	r3, [r3, #12]
 800a2fa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800a2fe:	4413      	add	r3, r2
 800a300:	1c5a      	adds	r2, r3, #1
 800a302:	68fb      	ldr	r3, [r7, #12]
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	4619      	mov	r1, r3
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	01db      	lsls	r3, r3, #7
 800a30c:	440b      	add	r3, r1
 800a30e:	3384      	adds	r3, #132	; 0x84
 800a310:	4619      	mov	r1, r3
 800a312:	69fb      	ldr	r3, [r7, #28]
 800a314:	4313      	orrs	r3, r2
 800a316:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 800a318:	68fb      	ldr	r3, [r7, #12]
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	461a      	mov	r2, r3
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	01db      	lsls	r3, r3, #7
 800a322:	4413      	add	r3, r2
 800a324:	3384      	adds	r3, #132	; 0x84
 800a326:	691b      	ldr	r3, [r3, #16]
 800a328:	68fa      	ldr	r2, [r7, #12]
 800a32a:	6812      	ldr	r2, [r2, #0]
 800a32c:	4611      	mov	r1, r2
 800a32e:	687a      	ldr	r2, [r7, #4]
 800a330:	01d2      	lsls	r2, r2, #7
 800a332:	440a      	add	r2, r1
 800a334:	3284      	adds	r2, #132	; 0x84
 800a336:	f023 0307 	bic.w	r3, r3, #7
 800a33a:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 800a33c:	68fb      	ldr	r3, [r7, #12]
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	461a      	mov	r2, r3
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	01db      	lsls	r3, r3, #7
 800a346:	4413      	add	r3, r2
 800a348:	3384      	adds	r3, #132	; 0x84
 800a34a:	461a      	mov	r2, r3
 800a34c:	68bb      	ldr	r3, [r7, #8]
 800a34e:	691b      	ldr	r3, [r3, #16]
 800a350:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 800a352:	68bb      	ldr	r3, [r7, #8]
 800a354:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800a358:	021b      	lsls	r3, r3, #8
 800a35a:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 800a35c:	68bb      	ldr	r3, [r7, #8]
 800a35e:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800a362:	041b      	lsls	r3, r3, #16
 800a364:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 800a366:	68bb      	ldr	r3, [r7, #8]
 800a368:	699b      	ldr	r3, [r3, #24]
 800a36a:	061b      	lsls	r3, r3, #24
 800a36c:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	681b      	ldr	r3, [r3, #0]
 800a372:	461a      	mov	r2, r3
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	01db      	lsls	r3, r3, #7
 800a378:	4413      	add	r3, r2
 800a37a:	3384      	adds	r3, #132	; 0x84
 800a37c:	699b      	ldr	r3, [r3, #24]
 800a37e:	68fb      	ldr	r3, [r7, #12]
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	461a      	mov	r2, r3
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	01db      	lsls	r3, r3, #7
 800a388:	4413      	add	r3, r2
 800a38a:	3384      	adds	r3, #132	; 0x84
 800a38c:	461a      	mov	r2, r3
 800a38e:	2300      	movs	r3, #0
 800a390:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 800a392:	68bb      	ldr	r3, [r7, #8]
 800a394:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800a398:	461a      	mov	r2, r3
 800a39a:	69fb      	ldr	r3, [r7, #28]
 800a39c:	431a      	orrs	r2, r3
 800a39e:	69bb      	ldr	r3, [r7, #24]
 800a3a0:	431a      	orrs	r2, r3
 800a3a2:	68fb      	ldr	r3, [r7, #12]
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	4619      	mov	r1, r3
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	01db      	lsls	r3, r3, #7
 800a3ac:	440b      	add	r3, r1
 800a3ae:	3384      	adds	r3, #132	; 0x84
 800a3b0:	4619      	mov	r1, r3
 800a3b2:	697b      	ldr	r3, [r7, #20]
 800a3b4:	4313      	orrs	r3, r2
 800a3b6:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 800a3b8:	68fb      	ldr	r3, [r7, #12]
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	461a      	mov	r2, r3
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	01db      	lsls	r3, r3, #7
 800a3c2:	4413      	add	r3, r2
 800a3c4:	3384      	adds	r3, #132	; 0x84
 800a3c6:	695b      	ldr	r3, [r3, #20]
 800a3c8:	68fa      	ldr	r2, [r7, #12]
 800a3ca:	6812      	ldr	r2, [r2, #0]
 800a3cc:	4611      	mov	r1, r2
 800a3ce:	687a      	ldr	r2, [r7, #4]
 800a3d0:	01d2      	lsls	r2, r2, #7
 800a3d2:	440a      	add	r2, r1
 800a3d4:	3284      	adds	r2, #132	; 0x84
 800a3d6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800a3da:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	461a      	mov	r2, r3
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	01db      	lsls	r3, r3, #7
 800a3e6:	4413      	add	r3, r2
 800a3e8:	3384      	adds	r3, #132	; 0x84
 800a3ea:	461a      	mov	r2, r3
 800a3ec:	68bb      	ldr	r3, [r7, #8]
 800a3ee:	695b      	ldr	r3, [r3, #20]
 800a3f0:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 800a3f2:	68fb      	ldr	r3, [r7, #12]
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	461a      	mov	r2, r3
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	01db      	lsls	r3, r3, #7
 800a3fc:	4413      	add	r3, r2
 800a3fe:	3384      	adds	r3, #132	; 0x84
 800a400:	69da      	ldr	r2, [r3, #28]
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	681b      	ldr	r3, [r3, #0]
 800a406:	4619      	mov	r1, r3
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	01db      	lsls	r3, r3, #7
 800a40c:	440b      	add	r3, r1
 800a40e:	3384      	adds	r3, #132	; 0x84
 800a410:	4619      	mov	r1, r3
 800a412:	4b58      	ldr	r3, [pc, #352]	; (800a574 <LTDC_SetConfig+0x32c>)
 800a414:	4013      	ands	r3, r2
 800a416:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 800a418:	68bb      	ldr	r3, [r7, #8]
 800a41a:	69da      	ldr	r2, [r3, #28]
 800a41c:	68bb      	ldr	r3, [r7, #8]
 800a41e:	6a1b      	ldr	r3, [r3, #32]
 800a420:	68f9      	ldr	r1, [r7, #12]
 800a422:	6809      	ldr	r1, [r1, #0]
 800a424:	4608      	mov	r0, r1
 800a426:	6879      	ldr	r1, [r7, #4]
 800a428:	01c9      	lsls	r1, r1, #7
 800a42a:	4401      	add	r1, r0
 800a42c:	3184      	adds	r1, #132	; 0x84
 800a42e:	4313      	orrs	r3, r2
 800a430:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 800a432:	68fb      	ldr	r3, [r7, #12]
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	461a      	mov	r2, r3
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	01db      	lsls	r3, r3, #7
 800a43c:	4413      	add	r3, r2
 800a43e:	3384      	adds	r3, #132	; 0x84
 800a440:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a442:	68fb      	ldr	r3, [r7, #12]
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	461a      	mov	r2, r3
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	01db      	lsls	r3, r3, #7
 800a44c:	4413      	add	r3, r2
 800a44e:	3384      	adds	r3, #132	; 0x84
 800a450:	461a      	mov	r2, r3
 800a452:	2300      	movs	r3, #0
 800a454:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 800a456:	68fb      	ldr	r3, [r7, #12]
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	461a      	mov	r2, r3
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	01db      	lsls	r3, r3, #7
 800a460:	4413      	add	r3, r2
 800a462:	3384      	adds	r3, #132	; 0x84
 800a464:	461a      	mov	r2, r3
 800a466:	68bb      	ldr	r3, [r7, #8]
 800a468:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a46a:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 800a46c:	68bb      	ldr	r3, [r7, #8]
 800a46e:	691b      	ldr	r3, [r3, #16]
 800a470:	2b00      	cmp	r3, #0
 800a472:	d102      	bne.n	800a47a <LTDC_SetConfig+0x232>
  {
    tmp = 4U;
 800a474:	2304      	movs	r3, #4
 800a476:	61fb      	str	r3, [r7, #28]
 800a478:	e01b      	b.n	800a4b2 <LTDC_SetConfig+0x26a>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 800a47a:	68bb      	ldr	r3, [r7, #8]
 800a47c:	691b      	ldr	r3, [r3, #16]
 800a47e:	2b01      	cmp	r3, #1
 800a480:	d102      	bne.n	800a488 <LTDC_SetConfig+0x240>
  {
    tmp = 3U;
 800a482:	2303      	movs	r3, #3
 800a484:	61fb      	str	r3, [r7, #28]
 800a486:	e014      	b.n	800a4b2 <LTDC_SetConfig+0x26a>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800a488:	68bb      	ldr	r3, [r7, #8]
 800a48a:	691b      	ldr	r3, [r3, #16]
 800a48c:	2b04      	cmp	r3, #4
 800a48e:	d00b      	beq.n	800a4a8 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800a490:	68bb      	ldr	r3, [r7, #8]
 800a492:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800a494:	2b02      	cmp	r3, #2
 800a496:	d007      	beq.n	800a4a8 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800a498:	68bb      	ldr	r3, [r7, #8]
 800a49a:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800a49c:	2b03      	cmp	r3, #3
 800a49e:	d003      	beq.n	800a4a8 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 800a4a0:	68bb      	ldr	r3, [r7, #8]
 800a4a2:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800a4a4:	2b07      	cmp	r3, #7
 800a4a6:	d102      	bne.n	800a4ae <LTDC_SetConfig+0x266>
  {
    tmp = 2U;
 800a4a8:	2302      	movs	r3, #2
 800a4aa:	61fb      	str	r3, [r7, #28]
 800a4ac:	e001      	b.n	800a4b2 <LTDC_SetConfig+0x26a>
  }
  else
  {
    tmp = 1U;
 800a4ae:	2301      	movs	r3, #1
 800a4b0:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 800a4b2:	68fb      	ldr	r3, [r7, #12]
 800a4b4:	681b      	ldr	r3, [r3, #0]
 800a4b6:	461a      	mov	r2, r3
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	01db      	lsls	r3, r3, #7
 800a4bc:	4413      	add	r3, r2
 800a4be:	3384      	adds	r3, #132	; 0x84
 800a4c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a4c2:	68fa      	ldr	r2, [r7, #12]
 800a4c4:	6812      	ldr	r2, [r2, #0]
 800a4c6:	4611      	mov	r1, r2
 800a4c8:	687a      	ldr	r2, [r7, #4]
 800a4ca:	01d2      	lsls	r2, r2, #7
 800a4cc:	440a      	add	r2, r1
 800a4ce:	3284      	adds	r2, #132	; 0x84
 800a4d0:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 800a4d4:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 7U));
 800a4d6:	68bb      	ldr	r3, [r7, #8]
 800a4d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a4da:	69fa      	ldr	r2, [r7, #28]
 800a4dc:	fb02 f303 	mul.w	r3, r2, r3
 800a4e0:	041a      	lsls	r2, r3, #16
 800a4e2:	68bb      	ldr	r3, [r7, #8]
 800a4e4:	6859      	ldr	r1, [r3, #4]
 800a4e6:	68bb      	ldr	r3, [r7, #8]
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	1acb      	subs	r3, r1, r3
 800a4ec:	69f9      	ldr	r1, [r7, #28]
 800a4ee:	fb01 f303 	mul.w	r3, r1, r3
 800a4f2:	3307      	adds	r3, #7
 800a4f4:	68f9      	ldr	r1, [r7, #12]
 800a4f6:	6809      	ldr	r1, [r1, #0]
 800a4f8:	4608      	mov	r0, r1
 800a4fa:	6879      	ldr	r1, [r7, #4]
 800a4fc:	01c9      	lsls	r1, r1, #7
 800a4fe:	4401      	add	r1, r0
 800a500:	3184      	adds	r1, #132	; 0x84
 800a502:	4313      	orrs	r3, r2
 800a504:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 800a506:	68fb      	ldr	r3, [r7, #12]
 800a508:	681b      	ldr	r3, [r3, #0]
 800a50a:	461a      	mov	r2, r3
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	01db      	lsls	r3, r3, #7
 800a510:	4413      	add	r3, r2
 800a512:	3384      	adds	r3, #132	; 0x84
 800a514:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a516:	68fb      	ldr	r3, [r7, #12]
 800a518:	681b      	ldr	r3, [r3, #0]
 800a51a:	4619      	mov	r1, r3
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	01db      	lsls	r3, r3, #7
 800a520:	440b      	add	r3, r1
 800a522:	3384      	adds	r3, #132	; 0x84
 800a524:	4619      	mov	r1, r3
 800a526:	4b14      	ldr	r3, [pc, #80]	; (800a578 <LTDC_SetConfig+0x330>)
 800a528:	4013      	ands	r3, r2
 800a52a:	630b      	str	r3, [r1, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 800a52c:	68fb      	ldr	r3, [r7, #12]
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	461a      	mov	r2, r3
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	01db      	lsls	r3, r3, #7
 800a536:	4413      	add	r3, r2
 800a538:	3384      	adds	r3, #132	; 0x84
 800a53a:	461a      	mov	r2, r3
 800a53c:	68bb      	ldr	r3, [r7, #8]
 800a53e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a540:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 800a542:	68fb      	ldr	r3, [r7, #12]
 800a544:	681b      	ldr	r3, [r3, #0]
 800a546:	461a      	mov	r2, r3
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	01db      	lsls	r3, r3, #7
 800a54c:	4413      	add	r3, r2
 800a54e:	3384      	adds	r3, #132	; 0x84
 800a550:	681b      	ldr	r3, [r3, #0]
 800a552:	68fa      	ldr	r2, [r7, #12]
 800a554:	6812      	ldr	r2, [r2, #0]
 800a556:	4611      	mov	r1, r2
 800a558:	687a      	ldr	r2, [r7, #4]
 800a55a:	01d2      	lsls	r2, r2, #7
 800a55c:	440a      	add	r2, r1
 800a55e:	3284      	adds	r2, #132	; 0x84
 800a560:	f043 0301 	orr.w	r3, r3, #1
 800a564:	6013      	str	r3, [r2, #0]
}
 800a566:	bf00      	nop
 800a568:	3724      	adds	r7, #36	; 0x24
 800a56a:	46bd      	mov	sp, r7
 800a56c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a570:	4770      	bx	lr
 800a572:	bf00      	nop
 800a574:	fffff8f8 	.word	0xfffff8f8
 800a578:	fffff800 	.word	0xfffff800

0800a57c <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 2, 3, ..31 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None.
  */
void HAL_PWR_EnableBkUpAccess (void)
{
 800a57c:	b480      	push	{r7}
 800a57e:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT (PWR->CR1, PWR_CR1_DBP);
 800a580:	4b05      	ldr	r3, [pc, #20]	; (800a598 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800a582:	681b      	ldr	r3, [r3, #0]
 800a584:	4a04      	ldr	r2, [pc, #16]	; (800a598 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800a586:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a58a:	6013      	str	r3, [r2, #0]
}
 800a58c:	bf00      	nop
 800a58e:	46bd      	mov	sp, r7
 800a590:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a594:	4770      	bx	lr
 800a596:	bf00      	nop
 800a598:	58024800 	.word	0x58024800

0800a59c <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800a59c:	b580      	push	{r7, lr}
 800a59e:	b084      	sub	sp, #16
 800a5a0:	af00      	add	r7, sp, #0
 800a5a2:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 800a5a4:	4b29      	ldr	r3, [pc, #164]	; (800a64c <HAL_PWREx_ConfigSupply+0xb0>)
 800a5a6:	68db      	ldr	r3, [r3, #12]
 800a5a8:	f003 0307 	and.w	r3, r3, #7
 800a5ac:	2b06      	cmp	r3, #6
 800a5ae:	d00a      	beq.n	800a5c6 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800a5b0:	4b26      	ldr	r3, [pc, #152]	; (800a64c <HAL_PWREx_ConfigSupply+0xb0>)
 800a5b2:	68db      	ldr	r3, [r3, #12]
 800a5b4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a5b8:	687a      	ldr	r2, [r7, #4]
 800a5ba:	429a      	cmp	r2, r3
 800a5bc:	d001      	beq.n	800a5c2 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800a5be:	2301      	movs	r3, #1
 800a5c0:	e040      	b.n	800a644 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800a5c2:	2300      	movs	r3, #0
 800a5c4:	e03e      	b.n	800a644 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800a5c6:	4b21      	ldr	r3, [pc, #132]	; (800a64c <HAL_PWREx_ConfigSupply+0xb0>)
 800a5c8:	68db      	ldr	r3, [r3, #12]
 800a5ca:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 800a5ce:	491f      	ldr	r1, [pc, #124]	; (800a64c <HAL_PWREx_ConfigSupply+0xb0>)
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	4313      	orrs	r3, r2
 800a5d4:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800a5d6:	f7f9 ff93 	bl	8004500 <HAL_GetTick>
 800a5da:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800a5dc:	e009      	b.n	800a5f2 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800a5de:	f7f9 ff8f 	bl	8004500 <HAL_GetTick>
 800a5e2:	4602      	mov	r2, r0
 800a5e4:	68fb      	ldr	r3, [r7, #12]
 800a5e6:	1ad3      	subs	r3, r2, r3
 800a5e8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a5ec:	d901      	bls.n	800a5f2 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800a5ee:	2301      	movs	r3, #1
 800a5f0:	e028      	b.n	800a644 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800a5f2:	4b16      	ldr	r3, [pc, #88]	; (800a64c <HAL_PWREx_ConfigSupply+0xb0>)
 800a5f4:	685b      	ldr	r3, [r3, #4]
 800a5f6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800a5fa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a5fe:	d1ee      	bne.n	800a5de <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	2b1e      	cmp	r3, #30
 800a604:	d008      	beq.n	800a618 <HAL_PWREx_ConfigSupply+0x7c>
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	2b2e      	cmp	r3, #46	; 0x2e
 800a60a:	d005      	beq.n	800a618 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	2b1d      	cmp	r3, #29
 800a610:	d002      	beq.n	800a618 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	2b2d      	cmp	r3, #45	; 0x2d
 800a616:	d114      	bne.n	800a642 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 800a618:	f7f9 ff72 	bl	8004500 <HAL_GetTick>
 800a61c:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800a61e:	e009      	b.n	800a634 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800a620:	f7f9 ff6e 	bl	8004500 <HAL_GetTick>
 800a624:	4602      	mov	r2, r0
 800a626:	68fb      	ldr	r3, [r7, #12]
 800a628:	1ad3      	subs	r3, r2, r3
 800a62a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a62e:	d901      	bls.n	800a634 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 800a630:	2301      	movs	r3, #1
 800a632:	e007      	b.n	800a644 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800a634:	4b05      	ldr	r3, [pc, #20]	; (800a64c <HAL_PWREx_ConfigSupply+0xb0>)
 800a636:	68db      	ldr	r3, [r3, #12]
 800a638:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a63c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a640:	d1ee      	bne.n	800a620 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800a642:	2300      	movs	r3, #0
}
 800a644:	4618      	mov	r0, r3
 800a646:	3710      	adds	r7, #16
 800a648:	46bd      	mov	sp, r7
 800a64a:	bd80      	pop	{r7, pc}
 800a64c:	58024800 	.word	0x58024800

0800a650 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a650:	b580      	push	{r7, lr}
 800a652:	b08c      	sub	sp, #48	; 0x30
 800a654:	af00      	add	r7, sp, #0
 800a656:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	2b00      	cmp	r3, #0
 800a65c:	d102      	bne.n	800a664 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800a65e:	2301      	movs	r3, #1
 800a660:	f000 bc1f 	b.w	800aea2 <HAL_RCC_OscConfig+0x852>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	681b      	ldr	r3, [r3, #0]
 800a668:	f003 0301 	and.w	r3, r3, #1
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	f000 80b3 	beq.w	800a7d8 <HAL_RCC_OscConfig+0x188>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a672:	4b95      	ldr	r3, [pc, #596]	; (800a8c8 <HAL_RCC_OscConfig+0x278>)
 800a674:	691b      	ldr	r3, [r3, #16]
 800a676:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a67a:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800a67c:	4b92      	ldr	r3, [pc, #584]	; (800a8c8 <HAL_RCC_OscConfig+0x278>)
 800a67e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a680:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800a682:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a684:	2b10      	cmp	r3, #16
 800a686:	d007      	beq.n	800a698 <HAL_RCC_OscConfig+0x48>
 800a688:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a68a:	2b18      	cmp	r3, #24
 800a68c:	d112      	bne.n	800a6b4 <HAL_RCC_OscConfig+0x64>
 800a68e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a690:	f003 0303 	and.w	r3, r3, #3
 800a694:	2b02      	cmp	r3, #2
 800a696:	d10d      	bne.n	800a6b4 <HAL_RCC_OscConfig+0x64>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a698:	4b8b      	ldr	r3, [pc, #556]	; (800a8c8 <HAL_RCC_OscConfig+0x278>)
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a6a0:	2b00      	cmp	r3, #0
 800a6a2:	f000 8098 	beq.w	800a7d6 <HAL_RCC_OscConfig+0x186>
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	685b      	ldr	r3, [r3, #4]
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	f040 8093 	bne.w	800a7d6 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800a6b0:	2301      	movs	r3, #1
 800a6b2:	e3f6      	b.n	800aea2 <HAL_RCC_OscConfig+0x852>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	685b      	ldr	r3, [r3, #4]
 800a6b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a6bc:	d106      	bne.n	800a6cc <HAL_RCC_OscConfig+0x7c>
 800a6be:	4b82      	ldr	r3, [pc, #520]	; (800a8c8 <HAL_RCC_OscConfig+0x278>)
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	4a81      	ldr	r2, [pc, #516]	; (800a8c8 <HAL_RCC_OscConfig+0x278>)
 800a6c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a6c8:	6013      	str	r3, [r2, #0]
 800a6ca:	e058      	b.n	800a77e <HAL_RCC_OscConfig+0x12e>
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	685b      	ldr	r3, [r3, #4]
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	d112      	bne.n	800a6fa <HAL_RCC_OscConfig+0xaa>
 800a6d4:	4b7c      	ldr	r3, [pc, #496]	; (800a8c8 <HAL_RCC_OscConfig+0x278>)
 800a6d6:	681b      	ldr	r3, [r3, #0]
 800a6d8:	4a7b      	ldr	r2, [pc, #492]	; (800a8c8 <HAL_RCC_OscConfig+0x278>)
 800a6da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a6de:	6013      	str	r3, [r2, #0]
 800a6e0:	4b79      	ldr	r3, [pc, #484]	; (800a8c8 <HAL_RCC_OscConfig+0x278>)
 800a6e2:	681b      	ldr	r3, [r3, #0]
 800a6e4:	4a78      	ldr	r2, [pc, #480]	; (800a8c8 <HAL_RCC_OscConfig+0x278>)
 800a6e6:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800a6ea:	6013      	str	r3, [r2, #0]
 800a6ec:	4b76      	ldr	r3, [pc, #472]	; (800a8c8 <HAL_RCC_OscConfig+0x278>)
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	4a75      	ldr	r2, [pc, #468]	; (800a8c8 <HAL_RCC_OscConfig+0x278>)
 800a6f2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a6f6:	6013      	str	r3, [r2, #0]
 800a6f8:	e041      	b.n	800a77e <HAL_RCC_OscConfig+0x12e>
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	685b      	ldr	r3, [r3, #4]
 800a6fe:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800a702:	d112      	bne.n	800a72a <HAL_RCC_OscConfig+0xda>
 800a704:	4b70      	ldr	r3, [pc, #448]	; (800a8c8 <HAL_RCC_OscConfig+0x278>)
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	4a6f      	ldr	r2, [pc, #444]	; (800a8c8 <HAL_RCC_OscConfig+0x278>)
 800a70a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800a70e:	6013      	str	r3, [r2, #0]
 800a710:	4b6d      	ldr	r3, [pc, #436]	; (800a8c8 <HAL_RCC_OscConfig+0x278>)
 800a712:	681b      	ldr	r3, [r3, #0]
 800a714:	4a6c      	ldr	r2, [pc, #432]	; (800a8c8 <HAL_RCC_OscConfig+0x278>)
 800a716:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800a71a:	6013      	str	r3, [r2, #0]
 800a71c:	4b6a      	ldr	r3, [pc, #424]	; (800a8c8 <HAL_RCC_OscConfig+0x278>)
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	4a69      	ldr	r2, [pc, #420]	; (800a8c8 <HAL_RCC_OscConfig+0x278>)
 800a722:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a726:	6013      	str	r3, [r2, #0]
 800a728:	e029      	b.n	800a77e <HAL_RCC_OscConfig+0x12e>
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	685b      	ldr	r3, [r3, #4]
 800a72e:	f5b3 1fa8 	cmp.w	r3, #1376256	; 0x150000
 800a732:	d112      	bne.n	800a75a <HAL_RCC_OscConfig+0x10a>
 800a734:	4b64      	ldr	r3, [pc, #400]	; (800a8c8 <HAL_RCC_OscConfig+0x278>)
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	4a63      	ldr	r2, [pc, #396]	; (800a8c8 <HAL_RCC_OscConfig+0x278>)
 800a73a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800a73e:	6013      	str	r3, [r2, #0]
 800a740:	4b61      	ldr	r3, [pc, #388]	; (800a8c8 <HAL_RCC_OscConfig+0x278>)
 800a742:	681b      	ldr	r3, [r3, #0]
 800a744:	4a60      	ldr	r2, [pc, #384]	; (800a8c8 <HAL_RCC_OscConfig+0x278>)
 800a746:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a74a:	6013      	str	r3, [r2, #0]
 800a74c:	4b5e      	ldr	r3, [pc, #376]	; (800a8c8 <HAL_RCC_OscConfig+0x278>)
 800a74e:	681b      	ldr	r3, [r3, #0]
 800a750:	4a5d      	ldr	r2, [pc, #372]	; (800a8c8 <HAL_RCC_OscConfig+0x278>)
 800a752:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a756:	6013      	str	r3, [r2, #0]
 800a758:	e011      	b.n	800a77e <HAL_RCC_OscConfig+0x12e>
 800a75a:	4b5b      	ldr	r3, [pc, #364]	; (800a8c8 <HAL_RCC_OscConfig+0x278>)
 800a75c:	681b      	ldr	r3, [r3, #0]
 800a75e:	4a5a      	ldr	r2, [pc, #360]	; (800a8c8 <HAL_RCC_OscConfig+0x278>)
 800a760:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a764:	6013      	str	r3, [r2, #0]
 800a766:	4b58      	ldr	r3, [pc, #352]	; (800a8c8 <HAL_RCC_OscConfig+0x278>)
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	4a57      	ldr	r2, [pc, #348]	; (800a8c8 <HAL_RCC_OscConfig+0x278>)
 800a76c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a770:	6013      	str	r3, [r2, #0]
 800a772:	4b55      	ldr	r3, [pc, #340]	; (800a8c8 <HAL_RCC_OscConfig+0x278>)
 800a774:	681b      	ldr	r3, [r3, #0]
 800a776:	4a54      	ldr	r2, [pc, #336]	; (800a8c8 <HAL_RCC_OscConfig+0x278>)
 800a778:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800a77c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	685b      	ldr	r3, [r3, #4]
 800a782:	2b00      	cmp	r3, #0
 800a784:	d013      	beq.n	800a7ae <HAL_RCC_OscConfig+0x15e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a786:	f7f9 febb 	bl	8004500 <HAL_GetTick>
 800a78a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800a78c:	e008      	b.n	800a7a0 <HAL_RCC_OscConfig+0x150>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a78e:	f7f9 feb7 	bl	8004500 <HAL_GetTick>
 800a792:	4602      	mov	r2, r0
 800a794:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a796:	1ad3      	subs	r3, r2, r3
 800a798:	2b64      	cmp	r3, #100	; 0x64
 800a79a:	d901      	bls.n	800a7a0 <HAL_RCC_OscConfig+0x150>
          {
            return HAL_TIMEOUT;
 800a79c:	2303      	movs	r3, #3
 800a79e:	e380      	b.n	800aea2 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800a7a0:	4b49      	ldr	r3, [pc, #292]	; (800a8c8 <HAL_RCC_OscConfig+0x278>)
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a7a8:	2b00      	cmp	r3, #0
 800a7aa:	d0f0      	beq.n	800a78e <HAL_RCC_OscConfig+0x13e>
 800a7ac:	e014      	b.n	800a7d8 <HAL_RCC_OscConfig+0x188>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a7ae:	f7f9 fea7 	bl	8004500 <HAL_GetTick>
 800a7b2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800a7b4:	e008      	b.n	800a7c8 <HAL_RCC_OscConfig+0x178>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a7b6:	f7f9 fea3 	bl	8004500 <HAL_GetTick>
 800a7ba:	4602      	mov	r2, r0
 800a7bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7be:	1ad3      	subs	r3, r2, r3
 800a7c0:	2b64      	cmp	r3, #100	; 0x64
 800a7c2:	d901      	bls.n	800a7c8 <HAL_RCC_OscConfig+0x178>
          {
            return HAL_TIMEOUT;
 800a7c4:	2303      	movs	r3, #3
 800a7c6:	e36c      	b.n	800aea2 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800a7c8:	4b3f      	ldr	r3, [pc, #252]	; (800a8c8 <HAL_RCC_OscConfig+0x278>)
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	d1f0      	bne.n	800a7b6 <HAL_RCC_OscConfig+0x166>
 800a7d4:	e000      	b.n	800a7d8 <HAL_RCC_OscConfig+0x188>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a7d6:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	681b      	ldr	r3, [r3, #0]
 800a7dc:	f003 0302 	and.w	r3, r3, #2
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	f000 808c 	beq.w	800a8fe <HAL_RCC_OscConfig+0x2ae>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a7e6:	4b38      	ldr	r3, [pc, #224]	; (800a8c8 <HAL_RCC_OscConfig+0x278>)
 800a7e8:	691b      	ldr	r3, [r3, #16]
 800a7ea:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a7ee:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800a7f0:	4b35      	ldr	r3, [pc, #212]	; (800a8c8 <HAL_RCC_OscConfig+0x278>)
 800a7f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a7f4:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800a7f6:	6a3b      	ldr	r3, [r7, #32]
 800a7f8:	2b00      	cmp	r3, #0
 800a7fa:	d007      	beq.n	800a80c <HAL_RCC_OscConfig+0x1bc>
 800a7fc:	6a3b      	ldr	r3, [r7, #32]
 800a7fe:	2b18      	cmp	r3, #24
 800a800:	d137      	bne.n	800a872 <HAL_RCC_OscConfig+0x222>
 800a802:	69fb      	ldr	r3, [r7, #28]
 800a804:	f003 0303 	and.w	r3, r3, #3
 800a808:	2b00      	cmp	r3, #0
 800a80a:	d132      	bne.n	800a872 <HAL_RCC_OscConfig+0x222>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a80c:	4b2e      	ldr	r3, [pc, #184]	; (800a8c8 <HAL_RCC_OscConfig+0x278>)
 800a80e:	681b      	ldr	r3, [r3, #0]
 800a810:	f003 0304 	and.w	r3, r3, #4
 800a814:	2b00      	cmp	r3, #0
 800a816:	d005      	beq.n	800a824 <HAL_RCC_OscConfig+0x1d4>
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	68db      	ldr	r3, [r3, #12]
 800a81c:	2b00      	cmp	r3, #0
 800a81e:	d101      	bne.n	800a824 <HAL_RCC_OscConfig+0x1d4>
      {
        return HAL_ERROR;
 800a820:	2301      	movs	r3, #1
 800a822:	e33e      	b.n	800aea2 <HAL_RCC_OscConfig+0x852>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800a824:	4b28      	ldr	r3, [pc, #160]	; (800a8c8 <HAL_RCC_OscConfig+0x278>)
 800a826:	681b      	ldr	r3, [r3, #0]
 800a828:	f023 0219 	bic.w	r2, r3, #25
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	68db      	ldr	r3, [r3, #12]
 800a830:	4925      	ldr	r1, [pc, #148]	; (800a8c8 <HAL_RCC_OscConfig+0x278>)
 800a832:	4313      	orrs	r3, r2
 800a834:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a836:	f7f9 fe63 	bl	8004500 <HAL_GetTick>
 800a83a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a83c:	e008      	b.n	800a850 <HAL_RCC_OscConfig+0x200>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a83e:	f7f9 fe5f 	bl	8004500 <HAL_GetTick>
 800a842:	4602      	mov	r2, r0
 800a844:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a846:	1ad3      	subs	r3, r2, r3
 800a848:	2b02      	cmp	r3, #2
 800a84a:	d901      	bls.n	800a850 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 800a84c:	2303      	movs	r3, #3
 800a84e:	e328      	b.n	800aea2 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a850:	4b1d      	ldr	r3, [pc, #116]	; (800a8c8 <HAL_RCC_OscConfig+0x278>)
 800a852:	681b      	ldr	r3, [r3, #0]
 800a854:	f003 0304 	and.w	r3, r3, #4
 800a858:	2b00      	cmp	r3, #0
 800a85a:	d0f0      	beq.n	800a83e <HAL_RCC_OscConfig+0x1ee>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a85c:	4b1a      	ldr	r3, [pc, #104]	; (800a8c8 <HAL_RCC_OscConfig+0x278>)
 800a85e:	685b      	ldr	r3, [r3, #4]
 800a860:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	691b      	ldr	r3, [r3, #16]
 800a868:	061b      	lsls	r3, r3, #24
 800a86a:	4917      	ldr	r1, [pc, #92]	; (800a8c8 <HAL_RCC_OscConfig+0x278>)
 800a86c:	4313      	orrs	r3, r2
 800a86e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a870:	e045      	b.n	800a8fe <HAL_RCC_OscConfig+0x2ae>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	68db      	ldr	r3, [r3, #12]
 800a876:	2b00      	cmp	r3, #0
 800a878:	d028      	beq.n	800a8cc <HAL_RCC_OscConfig+0x27c>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800a87a:	4b13      	ldr	r3, [pc, #76]	; (800a8c8 <HAL_RCC_OscConfig+0x278>)
 800a87c:	681b      	ldr	r3, [r3, #0]
 800a87e:	f023 0219 	bic.w	r2, r3, #25
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	68db      	ldr	r3, [r3, #12]
 800a886:	4910      	ldr	r1, [pc, #64]	; (800a8c8 <HAL_RCC_OscConfig+0x278>)
 800a888:	4313      	orrs	r3, r2
 800a88a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a88c:	f7f9 fe38 	bl	8004500 <HAL_GetTick>
 800a890:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a892:	e008      	b.n	800a8a6 <HAL_RCC_OscConfig+0x256>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a894:	f7f9 fe34 	bl	8004500 <HAL_GetTick>
 800a898:	4602      	mov	r2, r0
 800a89a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a89c:	1ad3      	subs	r3, r2, r3
 800a89e:	2b02      	cmp	r3, #2
 800a8a0:	d901      	bls.n	800a8a6 <HAL_RCC_OscConfig+0x256>
          {
            return HAL_TIMEOUT;
 800a8a2:	2303      	movs	r3, #3
 800a8a4:	e2fd      	b.n	800aea2 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a8a6:	4b08      	ldr	r3, [pc, #32]	; (800a8c8 <HAL_RCC_OscConfig+0x278>)
 800a8a8:	681b      	ldr	r3, [r3, #0]
 800a8aa:	f003 0304 	and.w	r3, r3, #4
 800a8ae:	2b00      	cmp	r3, #0
 800a8b0:	d0f0      	beq.n	800a894 <HAL_RCC_OscConfig+0x244>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a8b2:	4b05      	ldr	r3, [pc, #20]	; (800a8c8 <HAL_RCC_OscConfig+0x278>)
 800a8b4:	685b      	ldr	r3, [r3, #4]
 800a8b6:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	691b      	ldr	r3, [r3, #16]
 800a8be:	061b      	lsls	r3, r3, #24
 800a8c0:	4901      	ldr	r1, [pc, #4]	; (800a8c8 <HAL_RCC_OscConfig+0x278>)
 800a8c2:	4313      	orrs	r3, r2
 800a8c4:	604b      	str	r3, [r1, #4]
 800a8c6:	e01a      	b.n	800a8fe <HAL_RCC_OscConfig+0x2ae>
 800a8c8:	58024400 	.word	0x58024400
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a8cc:	4b97      	ldr	r3, [pc, #604]	; (800ab2c <HAL_RCC_OscConfig+0x4dc>)
 800a8ce:	681b      	ldr	r3, [r3, #0]
 800a8d0:	4a96      	ldr	r2, [pc, #600]	; (800ab2c <HAL_RCC_OscConfig+0x4dc>)
 800a8d2:	f023 0301 	bic.w	r3, r3, #1
 800a8d6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a8d8:	f7f9 fe12 	bl	8004500 <HAL_GetTick>
 800a8dc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800a8de:	e008      	b.n	800a8f2 <HAL_RCC_OscConfig+0x2a2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a8e0:	f7f9 fe0e 	bl	8004500 <HAL_GetTick>
 800a8e4:	4602      	mov	r2, r0
 800a8e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8e8:	1ad3      	subs	r3, r2, r3
 800a8ea:	2b02      	cmp	r3, #2
 800a8ec:	d901      	bls.n	800a8f2 <HAL_RCC_OscConfig+0x2a2>
          {
            return HAL_TIMEOUT;
 800a8ee:	2303      	movs	r3, #3
 800a8f0:	e2d7      	b.n	800aea2 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800a8f2:	4b8e      	ldr	r3, [pc, #568]	; (800ab2c <HAL_RCC_OscConfig+0x4dc>)
 800a8f4:	681b      	ldr	r3, [r3, #0]
 800a8f6:	f003 0304 	and.w	r3, r3, #4
 800a8fa:	2b00      	cmp	r3, #0
 800a8fc:	d1f0      	bne.n	800a8e0 <HAL_RCC_OscConfig+0x290>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	681b      	ldr	r3, [r3, #0]
 800a902:	f003 0310 	and.w	r3, r3, #16
 800a906:	2b00      	cmp	r3, #0
 800a908:	d06a      	beq.n	800a9e0 <HAL_RCC_OscConfig+0x390>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a90a:	4b88      	ldr	r3, [pc, #544]	; (800ab2c <HAL_RCC_OscConfig+0x4dc>)
 800a90c:	691b      	ldr	r3, [r3, #16]
 800a90e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a912:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800a914:	4b85      	ldr	r3, [pc, #532]	; (800ab2c <HAL_RCC_OscConfig+0x4dc>)
 800a916:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a918:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800a91a:	69bb      	ldr	r3, [r7, #24]
 800a91c:	2b08      	cmp	r3, #8
 800a91e:	d007      	beq.n	800a930 <HAL_RCC_OscConfig+0x2e0>
 800a920:	69bb      	ldr	r3, [r7, #24]
 800a922:	2b18      	cmp	r3, #24
 800a924:	d11b      	bne.n	800a95e <HAL_RCC_OscConfig+0x30e>
 800a926:	697b      	ldr	r3, [r7, #20]
 800a928:	f003 0303 	and.w	r3, r3, #3
 800a92c:	2b01      	cmp	r3, #1
 800a92e:	d116      	bne.n	800a95e <HAL_RCC_OscConfig+0x30e>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800a930:	4b7e      	ldr	r3, [pc, #504]	; (800ab2c <HAL_RCC_OscConfig+0x4dc>)
 800a932:	681b      	ldr	r3, [r3, #0]
 800a934:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a938:	2b00      	cmp	r3, #0
 800a93a:	d005      	beq.n	800a948 <HAL_RCC_OscConfig+0x2f8>
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	69db      	ldr	r3, [r3, #28]
 800a940:	2b80      	cmp	r3, #128	; 0x80
 800a942:	d001      	beq.n	800a948 <HAL_RCC_OscConfig+0x2f8>
      {
        return HAL_ERROR;
 800a944:	2301      	movs	r3, #1
 800a946:	e2ac      	b.n	800aea2 <HAL_RCC_OscConfig+0x852>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a948:	4b78      	ldr	r3, [pc, #480]	; (800ab2c <HAL_RCC_OscConfig+0x4dc>)
 800a94a:	68db      	ldr	r3, [r3, #12]
 800a94c:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	6a1b      	ldr	r3, [r3, #32]
 800a954:	061b      	lsls	r3, r3, #24
 800a956:	4975      	ldr	r1, [pc, #468]	; (800ab2c <HAL_RCC_OscConfig+0x4dc>)
 800a958:	4313      	orrs	r3, r2
 800a95a:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800a95c:	e040      	b.n	800a9e0 <HAL_RCC_OscConfig+0x390>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	69db      	ldr	r3, [r3, #28]
 800a962:	2b00      	cmp	r3, #0
 800a964:	d023      	beq.n	800a9ae <HAL_RCC_OscConfig+0x35e>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800a966:	4b71      	ldr	r3, [pc, #452]	; (800ab2c <HAL_RCC_OscConfig+0x4dc>)
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	4a70      	ldr	r2, [pc, #448]	; (800ab2c <HAL_RCC_OscConfig+0x4dc>)
 800a96c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a970:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a972:	f7f9 fdc5 	bl	8004500 <HAL_GetTick>
 800a976:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800a978:	e008      	b.n	800a98c <HAL_RCC_OscConfig+0x33c>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800a97a:	f7f9 fdc1 	bl	8004500 <HAL_GetTick>
 800a97e:	4602      	mov	r2, r0
 800a980:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a982:	1ad3      	subs	r3, r2, r3
 800a984:	2b02      	cmp	r3, #2
 800a986:	d901      	bls.n	800a98c <HAL_RCC_OscConfig+0x33c>
          {
            return HAL_TIMEOUT;
 800a988:	2303      	movs	r3, #3
 800a98a:	e28a      	b.n	800aea2 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800a98c:	4b67      	ldr	r3, [pc, #412]	; (800ab2c <HAL_RCC_OscConfig+0x4dc>)
 800a98e:	681b      	ldr	r3, [r3, #0]
 800a990:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a994:	2b00      	cmp	r3, #0
 800a996:	d0f0      	beq.n	800a97a <HAL_RCC_OscConfig+0x32a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a998:	4b64      	ldr	r3, [pc, #400]	; (800ab2c <HAL_RCC_OscConfig+0x4dc>)
 800a99a:	68db      	ldr	r3, [r3, #12]
 800a99c:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	6a1b      	ldr	r3, [r3, #32]
 800a9a4:	061b      	lsls	r3, r3, #24
 800a9a6:	4961      	ldr	r1, [pc, #388]	; (800ab2c <HAL_RCC_OscConfig+0x4dc>)
 800a9a8:	4313      	orrs	r3, r2
 800a9aa:	60cb      	str	r3, [r1, #12]
 800a9ac:	e018      	b.n	800a9e0 <HAL_RCC_OscConfig+0x390>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800a9ae:	4b5f      	ldr	r3, [pc, #380]	; (800ab2c <HAL_RCC_OscConfig+0x4dc>)
 800a9b0:	681b      	ldr	r3, [r3, #0]
 800a9b2:	4a5e      	ldr	r2, [pc, #376]	; (800ab2c <HAL_RCC_OscConfig+0x4dc>)
 800a9b4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a9b8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a9ba:	f7f9 fda1 	bl	8004500 <HAL_GetTick>
 800a9be:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800a9c0:	e008      	b.n	800a9d4 <HAL_RCC_OscConfig+0x384>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800a9c2:	f7f9 fd9d 	bl	8004500 <HAL_GetTick>
 800a9c6:	4602      	mov	r2, r0
 800a9c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9ca:	1ad3      	subs	r3, r2, r3
 800a9cc:	2b02      	cmp	r3, #2
 800a9ce:	d901      	bls.n	800a9d4 <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 800a9d0:	2303      	movs	r3, #3
 800a9d2:	e266      	b.n	800aea2 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800a9d4:	4b55      	ldr	r3, [pc, #340]	; (800ab2c <HAL_RCC_OscConfig+0x4dc>)
 800a9d6:	681b      	ldr	r3, [r3, #0]
 800a9d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a9dc:	2b00      	cmp	r3, #0
 800a9de:	d1f0      	bne.n	800a9c2 <HAL_RCC_OscConfig+0x372>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	681b      	ldr	r3, [r3, #0]
 800a9e4:	f003 0308 	and.w	r3, r3, #8
 800a9e8:	2b00      	cmp	r3, #0
 800a9ea:	d036      	beq.n	800aa5a <HAL_RCC_OscConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	695b      	ldr	r3, [r3, #20]
 800a9f0:	2b00      	cmp	r3, #0
 800a9f2:	d019      	beq.n	800aa28 <HAL_RCC_OscConfig+0x3d8>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a9f4:	4b4d      	ldr	r3, [pc, #308]	; (800ab2c <HAL_RCC_OscConfig+0x4dc>)
 800a9f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a9f8:	4a4c      	ldr	r2, [pc, #304]	; (800ab2c <HAL_RCC_OscConfig+0x4dc>)
 800a9fa:	f043 0301 	orr.w	r3, r3, #1
 800a9fe:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800aa00:	f7f9 fd7e 	bl	8004500 <HAL_GetTick>
 800aa04:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800aa06:	e008      	b.n	800aa1a <HAL_RCC_OscConfig+0x3ca>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800aa08:	f7f9 fd7a 	bl	8004500 <HAL_GetTick>
 800aa0c:	4602      	mov	r2, r0
 800aa0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa10:	1ad3      	subs	r3, r2, r3
 800aa12:	2b02      	cmp	r3, #2
 800aa14:	d901      	bls.n	800aa1a <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 800aa16:	2303      	movs	r3, #3
 800aa18:	e243      	b.n	800aea2 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800aa1a:	4b44      	ldr	r3, [pc, #272]	; (800ab2c <HAL_RCC_OscConfig+0x4dc>)
 800aa1c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800aa1e:	f003 0302 	and.w	r3, r3, #2
 800aa22:	2b00      	cmp	r3, #0
 800aa24:	d0f0      	beq.n	800aa08 <HAL_RCC_OscConfig+0x3b8>
 800aa26:	e018      	b.n	800aa5a <HAL_RCC_OscConfig+0x40a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800aa28:	4b40      	ldr	r3, [pc, #256]	; (800ab2c <HAL_RCC_OscConfig+0x4dc>)
 800aa2a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800aa2c:	4a3f      	ldr	r2, [pc, #252]	; (800ab2c <HAL_RCC_OscConfig+0x4dc>)
 800aa2e:	f023 0301 	bic.w	r3, r3, #1
 800aa32:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800aa34:	f7f9 fd64 	bl	8004500 <HAL_GetTick>
 800aa38:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800aa3a:	e008      	b.n	800aa4e <HAL_RCC_OscConfig+0x3fe>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800aa3c:	f7f9 fd60 	bl	8004500 <HAL_GetTick>
 800aa40:	4602      	mov	r2, r0
 800aa42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa44:	1ad3      	subs	r3, r2, r3
 800aa46:	2b02      	cmp	r3, #2
 800aa48:	d901      	bls.n	800aa4e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800aa4a:	2303      	movs	r3, #3
 800aa4c:	e229      	b.n	800aea2 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800aa4e:	4b37      	ldr	r3, [pc, #220]	; (800ab2c <HAL_RCC_OscConfig+0x4dc>)
 800aa50:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800aa52:	f003 0302 	and.w	r3, r3, #2
 800aa56:	2b00      	cmp	r3, #0
 800aa58:	d1f0      	bne.n	800aa3c <HAL_RCC_OscConfig+0x3ec>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	681b      	ldr	r3, [r3, #0]
 800aa5e:	f003 0320 	and.w	r3, r3, #32
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	d036      	beq.n	800aad4 <HAL_RCC_OscConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	699b      	ldr	r3, [r3, #24]
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	d019      	beq.n	800aaa2 <HAL_RCC_OscConfig+0x452>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800aa6e:	4b2f      	ldr	r3, [pc, #188]	; (800ab2c <HAL_RCC_OscConfig+0x4dc>)
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	4a2e      	ldr	r2, [pc, #184]	; (800ab2c <HAL_RCC_OscConfig+0x4dc>)
 800aa74:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800aa78:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800aa7a:	f7f9 fd41 	bl	8004500 <HAL_GetTick>
 800aa7e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800aa80:	e008      	b.n	800aa94 <HAL_RCC_OscConfig+0x444>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800aa82:	f7f9 fd3d 	bl	8004500 <HAL_GetTick>
 800aa86:	4602      	mov	r2, r0
 800aa88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa8a:	1ad3      	subs	r3, r2, r3
 800aa8c:	2b02      	cmp	r3, #2
 800aa8e:	d901      	bls.n	800aa94 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 800aa90:	2303      	movs	r3, #3
 800aa92:	e206      	b.n	800aea2 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800aa94:	4b25      	ldr	r3, [pc, #148]	; (800ab2c <HAL_RCC_OscConfig+0x4dc>)
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	d0f0      	beq.n	800aa82 <HAL_RCC_OscConfig+0x432>
 800aaa0:	e018      	b.n	800aad4 <HAL_RCC_OscConfig+0x484>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800aaa2:	4b22      	ldr	r3, [pc, #136]	; (800ab2c <HAL_RCC_OscConfig+0x4dc>)
 800aaa4:	681b      	ldr	r3, [r3, #0]
 800aaa6:	4a21      	ldr	r2, [pc, #132]	; (800ab2c <HAL_RCC_OscConfig+0x4dc>)
 800aaa8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800aaac:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800aaae:	f7f9 fd27 	bl	8004500 <HAL_GetTick>
 800aab2:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800aab4:	e008      	b.n	800aac8 <HAL_RCC_OscConfig+0x478>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800aab6:	f7f9 fd23 	bl	8004500 <HAL_GetTick>
 800aaba:	4602      	mov	r2, r0
 800aabc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aabe:	1ad3      	subs	r3, r2, r3
 800aac0:	2b02      	cmp	r3, #2
 800aac2:	d901      	bls.n	800aac8 <HAL_RCC_OscConfig+0x478>
        {
          return HAL_TIMEOUT;
 800aac4:	2303      	movs	r3, #3
 800aac6:	e1ec      	b.n	800aea2 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800aac8:	4b18      	ldr	r3, [pc, #96]	; (800ab2c <HAL_RCC_OscConfig+0x4dc>)
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800aad0:	2b00      	cmp	r3, #0
 800aad2:	d1f0      	bne.n	800aab6 <HAL_RCC_OscConfig+0x466>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	f003 0304 	and.w	r3, r3, #4
 800aadc:	2b00      	cmp	r3, #0
 800aade:	f000 80af 	beq.w	800ac40 <HAL_RCC_OscConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800aae2:	4b13      	ldr	r3, [pc, #76]	; (800ab30 <HAL_RCC_OscConfig+0x4e0>)
 800aae4:	681b      	ldr	r3, [r3, #0]
 800aae6:	4a12      	ldr	r2, [pc, #72]	; (800ab30 <HAL_RCC_OscConfig+0x4e0>)
 800aae8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800aaec:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800aaee:	f7f9 fd07 	bl	8004500 <HAL_GetTick>
 800aaf2:	6278      	str	r0, [r7, #36]	; 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800aaf4:	e008      	b.n	800ab08 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800aaf6:	f7f9 fd03 	bl	8004500 <HAL_GetTick>
 800aafa:	4602      	mov	r2, r0
 800aafc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aafe:	1ad3      	subs	r3, r2, r3
 800ab00:	2b64      	cmp	r3, #100	; 0x64
 800ab02:	d901      	bls.n	800ab08 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_TIMEOUT;
 800ab04:	2303      	movs	r3, #3
 800ab06:	e1cc      	b.n	800aea2 <HAL_RCC_OscConfig+0x852>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800ab08:	4b09      	ldr	r3, [pc, #36]	; (800ab30 <HAL_RCC_OscConfig+0x4e0>)
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ab10:	2b00      	cmp	r3, #0
 800ab12:	d0f0      	beq.n	800aaf6 <HAL_RCC_OscConfig+0x4a6>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	689b      	ldr	r3, [r3, #8]
 800ab18:	2b01      	cmp	r3, #1
 800ab1a:	d10b      	bne.n	800ab34 <HAL_RCC_OscConfig+0x4e4>
 800ab1c:	4b03      	ldr	r3, [pc, #12]	; (800ab2c <HAL_RCC_OscConfig+0x4dc>)
 800ab1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ab20:	4a02      	ldr	r2, [pc, #8]	; (800ab2c <HAL_RCC_OscConfig+0x4dc>)
 800ab22:	f043 0301 	orr.w	r3, r3, #1
 800ab26:	6713      	str	r3, [r2, #112]	; 0x70
 800ab28:	e05b      	b.n	800abe2 <HAL_RCC_OscConfig+0x592>
 800ab2a:	bf00      	nop
 800ab2c:	58024400 	.word	0x58024400
 800ab30:	58024800 	.word	0x58024800
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	689b      	ldr	r3, [r3, #8]
 800ab38:	2b00      	cmp	r3, #0
 800ab3a:	d112      	bne.n	800ab62 <HAL_RCC_OscConfig+0x512>
 800ab3c:	4b9d      	ldr	r3, [pc, #628]	; (800adb4 <HAL_RCC_OscConfig+0x764>)
 800ab3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ab40:	4a9c      	ldr	r2, [pc, #624]	; (800adb4 <HAL_RCC_OscConfig+0x764>)
 800ab42:	f023 0301 	bic.w	r3, r3, #1
 800ab46:	6713      	str	r3, [r2, #112]	; 0x70
 800ab48:	4b9a      	ldr	r3, [pc, #616]	; (800adb4 <HAL_RCC_OscConfig+0x764>)
 800ab4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ab4c:	4a99      	ldr	r2, [pc, #612]	; (800adb4 <HAL_RCC_OscConfig+0x764>)
 800ab4e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ab52:	6713      	str	r3, [r2, #112]	; 0x70
 800ab54:	4b97      	ldr	r3, [pc, #604]	; (800adb4 <HAL_RCC_OscConfig+0x764>)
 800ab56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ab58:	4a96      	ldr	r2, [pc, #600]	; (800adb4 <HAL_RCC_OscConfig+0x764>)
 800ab5a:	f023 0304 	bic.w	r3, r3, #4
 800ab5e:	6713      	str	r3, [r2, #112]	; 0x70
 800ab60:	e03f      	b.n	800abe2 <HAL_RCC_OscConfig+0x592>
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	689b      	ldr	r3, [r3, #8]
 800ab66:	2b05      	cmp	r3, #5
 800ab68:	d112      	bne.n	800ab90 <HAL_RCC_OscConfig+0x540>
 800ab6a:	4b92      	ldr	r3, [pc, #584]	; (800adb4 <HAL_RCC_OscConfig+0x764>)
 800ab6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ab6e:	4a91      	ldr	r2, [pc, #580]	; (800adb4 <HAL_RCC_OscConfig+0x764>)
 800ab70:	f043 0304 	orr.w	r3, r3, #4
 800ab74:	6713      	str	r3, [r2, #112]	; 0x70
 800ab76:	4b8f      	ldr	r3, [pc, #572]	; (800adb4 <HAL_RCC_OscConfig+0x764>)
 800ab78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ab7a:	4a8e      	ldr	r2, [pc, #568]	; (800adb4 <HAL_RCC_OscConfig+0x764>)
 800ab7c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ab80:	6713      	str	r3, [r2, #112]	; 0x70
 800ab82:	4b8c      	ldr	r3, [pc, #560]	; (800adb4 <HAL_RCC_OscConfig+0x764>)
 800ab84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ab86:	4a8b      	ldr	r2, [pc, #556]	; (800adb4 <HAL_RCC_OscConfig+0x764>)
 800ab88:	f043 0301 	orr.w	r3, r3, #1
 800ab8c:	6713      	str	r3, [r2, #112]	; 0x70
 800ab8e:	e028      	b.n	800abe2 <HAL_RCC_OscConfig+0x592>
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	689b      	ldr	r3, [r3, #8]
 800ab94:	2b85      	cmp	r3, #133	; 0x85
 800ab96:	d112      	bne.n	800abbe <HAL_RCC_OscConfig+0x56e>
 800ab98:	4b86      	ldr	r3, [pc, #536]	; (800adb4 <HAL_RCC_OscConfig+0x764>)
 800ab9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ab9c:	4a85      	ldr	r2, [pc, #532]	; (800adb4 <HAL_RCC_OscConfig+0x764>)
 800ab9e:	f043 0304 	orr.w	r3, r3, #4
 800aba2:	6713      	str	r3, [r2, #112]	; 0x70
 800aba4:	4b83      	ldr	r3, [pc, #524]	; (800adb4 <HAL_RCC_OscConfig+0x764>)
 800aba6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800aba8:	4a82      	ldr	r2, [pc, #520]	; (800adb4 <HAL_RCC_OscConfig+0x764>)
 800abaa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800abae:	6713      	str	r3, [r2, #112]	; 0x70
 800abb0:	4b80      	ldr	r3, [pc, #512]	; (800adb4 <HAL_RCC_OscConfig+0x764>)
 800abb2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800abb4:	4a7f      	ldr	r2, [pc, #508]	; (800adb4 <HAL_RCC_OscConfig+0x764>)
 800abb6:	f043 0301 	orr.w	r3, r3, #1
 800abba:	6713      	str	r3, [r2, #112]	; 0x70
 800abbc:	e011      	b.n	800abe2 <HAL_RCC_OscConfig+0x592>
 800abbe:	4b7d      	ldr	r3, [pc, #500]	; (800adb4 <HAL_RCC_OscConfig+0x764>)
 800abc0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800abc2:	4a7c      	ldr	r2, [pc, #496]	; (800adb4 <HAL_RCC_OscConfig+0x764>)
 800abc4:	f023 0301 	bic.w	r3, r3, #1
 800abc8:	6713      	str	r3, [r2, #112]	; 0x70
 800abca:	4b7a      	ldr	r3, [pc, #488]	; (800adb4 <HAL_RCC_OscConfig+0x764>)
 800abcc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800abce:	4a79      	ldr	r2, [pc, #484]	; (800adb4 <HAL_RCC_OscConfig+0x764>)
 800abd0:	f023 0304 	bic.w	r3, r3, #4
 800abd4:	6713      	str	r3, [r2, #112]	; 0x70
 800abd6:	4b77      	ldr	r3, [pc, #476]	; (800adb4 <HAL_RCC_OscConfig+0x764>)
 800abd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800abda:	4a76      	ldr	r2, [pc, #472]	; (800adb4 <HAL_RCC_OscConfig+0x764>)
 800abdc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800abe0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	689b      	ldr	r3, [r3, #8]
 800abe6:	2b00      	cmp	r3, #0
 800abe8:	d015      	beq.n	800ac16 <HAL_RCC_OscConfig+0x5c6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800abea:	f7f9 fc89 	bl	8004500 <HAL_GetTick>
 800abee:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800abf0:	e00a      	b.n	800ac08 <HAL_RCC_OscConfig+0x5b8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800abf2:	f7f9 fc85 	bl	8004500 <HAL_GetTick>
 800abf6:	4602      	mov	r2, r0
 800abf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800abfa:	1ad3      	subs	r3, r2, r3
 800abfc:	f241 3288 	movw	r2, #5000	; 0x1388
 800ac00:	4293      	cmp	r3, r2
 800ac02:	d901      	bls.n	800ac08 <HAL_RCC_OscConfig+0x5b8>
        {
          return HAL_TIMEOUT;
 800ac04:	2303      	movs	r3, #3
 800ac06:	e14c      	b.n	800aea2 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800ac08:	4b6a      	ldr	r3, [pc, #424]	; (800adb4 <HAL_RCC_OscConfig+0x764>)
 800ac0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ac0c:	f003 0302 	and.w	r3, r3, #2
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	d0ee      	beq.n	800abf2 <HAL_RCC_OscConfig+0x5a2>
 800ac14:	e014      	b.n	800ac40 <HAL_RCC_OscConfig+0x5f0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ac16:	f7f9 fc73 	bl	8004500 <HAL_GetTick>
 800ac1a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800ac1c:	e00a      	b.n	800ac34 <HAL_RCC_OscConfig+0x5e4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ac1e:	f7f9 fc6f 	bl	8004500 <HAL_GetTick>
 800ac22:	4602      	mov	r2, r0
 800ac24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac26:	1ad3      	subs	r3, r2, r3
 800ac28:	f241 3288 	movw	r2, #5000	; 0x1388
 800ac2c:	4293      	cmp	r3, r2
 800ac2e:	d901      	bls.n	800ac34 <HAL_RCC_OscConfig+0x5e4>
        {
          return HAL_TIMEOUT;
 800ac30:	2303      	movs	r3, #3
 800ac32:	e136      	b.n	800aea2 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800ac34:	4b5f      	ldr	r3, [pc, #380]	; (800adb4 <HAL_RCC_OscConfig+0x764>)
 800ac36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ac38:	f003 0302 	and.w	r3, r3, #2
 800ac3c:	2b00      	cmp	r3, #0
 800ac3e:	d1ee      	bne.n	800ac1e <HAL_RCC_OscConfig+0x5ce>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ac44:	2b00      	cmp	r3, #0
 800ac46:	f000 812b 	beq.w	800aea0 <HAL_RCC_OscConfig+0x850>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800ac4a:	4b5a      	ldr	r3, [pc, #360]	; (800adb4 <HAL_RCC_OscConfig+0x764>)
 800ac4c:	691b      	ldr	r3, [r3, #16]
 800ac4e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800ac52:	2b18      	cmp	r3, #24
 800ac54:	f000 80bb 	beq.w	800adce <HAL_RCC_OscConfig+0x77e>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ac5c:	2b02      	cmp	r3, #2
 800ac5e:	f040 8095 	bne.w	800ad8c <HAL_RCC_OscConfig+0x73c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ac62:	4b54      	ldr	r3, [pc, #336]	; (800adb4 <HAL_RCC_OscConfig+0x764>)
 800ac64:	681b      	ldr	r3, [r3, #0]
 800ac66:	4a53      	ldr	r2, [pc, #332]	; (800adb4 <HAL_RCC_OscConfig+0x764>)
 800ac68:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800ac6c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ac6e:	f7f9 fc47 	bl	8004500 <HAL_GetTick>
 800ac72:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800ac74:	e008      	b.n	800ac88 <HAL_RCC_OscConfig+0x638>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ac76:	f7f9 fc43 	bl	8004500 <HAL_GetTick>
 800ac7a:	4602      	mov	r2, r0
 800ac7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac7e:	1ad3      	subs	r3, r2, r3
 800ac80:	2b02      	cmp	r3, #2
 800ac82:	d901      	bls.n	800ac88 <HAL_RCC_OscConfig+0x638>
          {
            return HAL_TIMEOUT;
 800ac84:	2303      	movs	r3, #3
 800ac86:	e10c      	b.n	800aea2 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800ac88:	4b4a      	ldr	r3, [pc, #296]	; (800adb4 <HAL_RCC_OscConfig+0x764>)
 800ac8a:	681b      	ldr	r3, [r3, #0]
 800ac8c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ac90:	2b00      	cmp	r3, #0
 800ac92:	d1f0      	bne.n	800ac76 <HAL_RCC_OscConfig+0x626>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800ac94:	4b47      	ldr	r3, [pc, #284]	; (800adb4 <HAL_RCC_OscConfig+0x764>)
 800ac96:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ac98:	4b47      	ldr	r3, [pc, #284]	; (800adb8 <HAL_RCC_OscConfig+0x768>)
 800ac9a:	4013      	ands	r3, r2
 800ac9c:	687a      	ldr	r2, [r7, #4]
 800ac9e:	6a91      	ldr	r1, [r2, #40]	; 0x28
 800aca0:	687a      	ldr	r2, [r7, #4]
 800aca2:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800aca4:	0112      	lsls	r2, r2, #4
 800aca6:	430a      	orrs	r2, r1
 800aca8:	4942      	ldr	r1, [pc, #264]	; (800adb4 <HAL_RCC_OscConfig+0x764>)
 800acaa:	4313      	orrs	r3, r2
 800acac:	628b      	str	r3, [r1, #40]	; 0x28
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800acb2:	3b01      	subs	r3, #1
 800acb4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800acbc:	3b01      	subs	r3, #1
 800acbe:	025b      	lsls	r3, r3, #9
 800acc0:	b29b      	uxth	r3, r3
 800acc2:	431a      	orrs	r2, r3
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800acc8:	3b01      	subs	r3, #1
 800acca:	041b      	lsls	r3, r3, #16
 800accc:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800acd0:	431a      	orrs	r2, r3
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800acd6:	3b01      	subs	r3, #1
 800acd8:	061b      	lsls	r3, r3, #24
 800acda:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800acde:	4935      	ldr	r1, [pc, #212]	; (800adb4 <HAL_RCC_OscConfig+0x764>)
 800ace0:	4313      	orrs	r3, r2
 800ace2:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800ace4:	4b33      	ldr	r3, [pc, #204]	; (800adb4 <HAL_RCC_OscConfig+0x764>)
 800ace6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ace8:	4a32      	ldr	r2, [pc, #200]	; (800adb4 <HAL_RCC_OscConfig+0x764>)
 800acea:	f023 0301 	bic.w	r3, r3, #1
 800acee:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800acf0:	4b30      	ldr	r3, [pc, #192]	; (800adb4 <HAL_RCC_OscConfig+0x764>)
 800acf2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800acf4:	4b31      	ldr	r3, [pc, #196]	; (800adbc <HAL_RCC_OscConfig+0x76c>)
 800acf6:	4013      	ands	r3, r2
 800acf8:	687a      	ldr	r2, [r7, #4]
 800acfa:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800acfc:	00d2      	lsls	r2, r2, #3
 800acfe:	492d      	ldr	r1, [pc, #180]	; (800adb4 <HAL_RCC_OscConfig+0x764>)
 800ad00:	4313      	orrs	r3, r2
 800ad02:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800ad04:	4b2b      	ldr	r3, [pc, #172]	; (800adb4 <HAL_RCC_OscConfig+0x764>)
 800ad06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad08:	f023 020c 	bic.w	r2, r3, #12
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad10:	4928      	ldr	r1, [pc, #160]	; (800adb4 <HAL_RCC_OscConfig+0x764>)
 800ad12:	4313      	orrs	r3, r2
 800ad14:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800ad16:	4b27      	ldr	r3, [pc, #156]	; (800adb4 <HAL_RCC_OscConfig+0x764>)
 800ad18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad1a:	f023 0202 	bic.w	r2, r3, #2
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ad22:	4924      	ldr	r1, [pc, #144]	; (800adb4 <HAL_RCC_OscConfig+0x764>)
 800ad24:	4313      	orrs	r3, r2
 800ad26:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800ad28:	4b22      	ldr	r3, [pc, #136]	; (800adb4 <HAL_RCC_OscConfig+0x764>)
 800ad2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad2c:	4a21      	ldr	r2, [pc, #132]	; (800adb4 <HAL_RCC_OscConfig+0x764>)
 800ad2e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ad32:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ad34:	4b1f      	ldr	r3, [pc, #124]	; (800adb4 <HAL_RCC_OscConfig+0x764>)
 800ad36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad38:	4a1e      	ldr	r2, [pc, #120]	; (800adb4 <HAL_RCC_OscConfig+0x764>)
 800ad3a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ad3e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800ad40:	4b1c      	ldr	r3, [pc, #112]	; (800adb4 <HAL_RCC_OscConfig+0x764>)
 800ad42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad44:	4a1b      	ldr	r2, [pc, #108]	; (800adb4 <HAL_RCC_OscConfig+0x764>)
 800ad46:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800ad4a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800ad4c:	4b19      	ldr	r3, [pc, #100]	; (800adb4 <HAL_RCC_OscConfig+0x764>)
 800ad4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad50:	4a18      	ldr	r2, [pc, #96]	; (800adb4 <HAL_RCC_OscConfig+0x764>)
 800ad52:	f043 0301 	orr.w	r3, r3, #1
 800ad56:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800ad58:	4b16      	ldr	r3, [pc, #88]	; (800adb4 <HAL_RCC_OscConfig+0x764>)
 800ad5a:	681b      	ldr	r3, [r3, #0]
 800ad5c:	4a15      	ldr	r2, [pc, #84]	; (800adb4 <HAL_RCC_OscConfig+0x764>)
 800ad5e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800ad62:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ad64:	f7f9 fbcc 	bl	8004500 <HAL_GetTick>
 800ad68:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800ad6a:	e008      	b.n	800ad7e <HAL_RCC_OscConfig+0x72e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ad6c:	f7f9 fbc8 	bl	8004500 <HAL_GetTick>
 800ad70:	4602      	mov	r2, r0
 800ad72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad74:	1ad3      	subs	r3, r2, r3
 800ad76:	2b02      	cmp	r3, #2
 800ad78:	d901      	bls.n	800ad7e <HAL_RCC_OscConfig+0x72e>
          {
            return HAL_TIMEOUT;
 800ad7a:	2303      	movs	r3, #3
 800ad7c:	e091      	b.n	800aea2 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800ad7e:	4b0d      	ldr	r3, [pc, #52]	; (800adb4 <HAL_RCC_OscConfig+0x764>)
 800ad80:	681b      	ldr	r3, [r3, #0]
 800ad82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ad86:	2b00      	cmp	r3, #0
 800ad88:	d0f0      	beq.n	800ad6c <HAL_RCC_OscConfig+0x71c>
 800ad8a:	e089      	b.n	800aea0 <HAL_RCC_OscConfig+0x850>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ad8c:	4b09      	ldr	r3, [pc, #36]	; (800adb4 <HAL_RCC_OscConfig+0x764>)
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	4a08      	ldr	r2, [pc, #32]	; (800adb4 <HAL_RCC_OscConfig+0x764>)
 800ad92:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800ad96:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ad98:	f7f9 fbb2 	bl	8004500 <HAL_GetTick>
 800ad9c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800ad9e:	e00f      	b.n	800adc0 <HAL_RCC_OscConfig+0x770>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ada0:	f7f9 fbae 	bl	8004500 <HAL_GetTick>
 800ada4:	4602      	mov	r2, r0
 800ada6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ada8:	1ad3      	subs	r3, r2, r3
 800adaa:	2b02      	cmp	r3, #2
 800adac:	d908      	bls.n	800adc0 <HAL_RCC_OscConfig+0x770>
          {
            return HAL_TIMEOUT;
 800adae:	2303      	movs	r3, #3
 800adb0:	e077      	b.n	800aea2 <HAL_RCC_OscConfig+0x852>
 800adb2:	bf00      	nop
 800adb4:	58024400 	.word	0x58024400
 800adb8:	fffffc0c 	.word	0xfffffc0c
 800adbc:	ffff0007 	.word	0xffff0007
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800adc0:	4b3a      	ldr	r3, [pc, #232]	; (800aeac <HAL_RCC_OscConfig+0x85c>)
 800adc2:	681b      	ldr	r3, [r3, #0]
 800adc4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800adc8:	2b00      	cmp	r3, #0
 800adca:	d1e9      	bne.n	800ada0 <HAL_RCC_OscConfig+0x750>
 800adcc:	e068      	b.n	800aea0 <HAL_RCC_OscConfig+0x850>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800adce:	4b37      	ldr	r3, [pc, #220]	; (800aeac <HAL_RCC_OscConfig+0x85c>)
 800add0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800add2:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800add4:	4b35      	ldr	r3, [pc, #212]	; (800aeac <HAL_RCC_OscConfig+0x85c>)
 800add6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800add8:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800adde:	2b01      	cmp	r3, #1
 800ade0:	d031      	beq.n	800ae46 <HAL_RCC_OscConfig+0x7f6>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ade2:	693b      	ldr	r3, [r7, #16]
 800ade4:	f003 0203 	and.w	r2, r3, #3
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800adec:	429a      	cmp	r2, r3
 800adee:	d12a      	bne.n	800ae46 <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800adf0:	693b      	ldr	r3, [r7, #16]
 800adf2:	091b      	lsrs	r3, r3, #4
 800adf4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800adfc:	429a      	cmp	r2, r3
 800adfe:	d122      	bne.n	800ae46 <HAL_RCC_OscConfig+0x7f6>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800ae00:	68fb      	ldr	r3, [r7, #12]
 800ae02:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ae0a:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800ae0c:	429a      	cmp	r2, r3
 800ae0e:	d11a      	bne.n	800ae46 <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800ae10:	68fb      	ldr	r3, [r7, #12]
 800ae12:	0a5b      	lsrs	r3, r3, #9
 800ae14:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ae1c:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800ae1e:	429a      	cmp	r2, r3
 800ae20:	d111      	bne.n	800ae46 <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800ae22:	68fb      	ldr	r3, [r7, #12]
 800ae24:	0c1b      	lsrs	r3, r3, #16
 800ae26:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ae2e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800ae30:	429a      	cmp	r2, r3
 800ae32:	d108      	bne.n	800ae46 <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800ae34:	68fb      	ldr	r3, [r7, #12]
 800ae36:	0e1b      	lsrs	r3, r3, #24
 800ae38:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ae40:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800ae42:	429a      	cmp	r2, r3
 800ae44:	d001      	beq.n	800ae4a <HAL_RCC_OscConfig+0x7fa>
      {
        return HAL_ERROR;
 800ae46:	2301      	movs	r3, #1
 800ae48:	e02b      	b.n	800aea2 <HAL_RCC_OscConfig+0x852>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800ae4a:	4b18      	ldr	r3, [pc, #96]	; (800aeac <HAL_RCC_OscConfig+0x85c>)
 800ae4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ae4e:	08db      	lsrs	r3, r3, #3
 800ae50:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800ae54:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ae5a:	693a      	ldr	r2, [r7, #16]
 800ae5c:	429a      	cmp	r2, r3
 800ae5e:	d01f      	beq.n	800aea0 <HAL_RCC_OscConfig+0x850>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800ae60:	4b12      	ldr	r3, [pc, #72]	; (800aeac <HAL_RCC_OscConfig+0x85c>)
 800ae62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ae64:	4a11      	ldr	r2, [pc, #68]	; (800aeac <HAL_RCC_OscConfig+0x85c>)
 800ae66:	f023 0301 	bic.w	r3, r3, #1
 800ae6a:	62d3      	str	r3, [r2, #44]	; 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800ae6c:	f7f9 fb48 	bl	8004500 <HAL_GetTick>
 800ae70:	6278      	str	r0, [r7, #36]	; 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800ae72:	bf00      	nop
 800ae74:	f7f9 fb44 	bl	8004500 <HAL_GetTick>
 800ae78:	4602      	mov	r2, r0
 800ae7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae7c:	4293      	cmp	r3, r2
 800ae7e:	d0f9      	beq.n	800ae74 <HAL_RCC_OscConfig+0x824>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800ae80:	4b0a      	ldr	r3, [pc, #40]	; (800aeac <HAL_RCC_OscConfig+0x85c>)
 800ae82:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ae84:	4b0a      	ldr	r3, [pc, #40]	; (800aeb0 <HAL_RCC_OscConfig+0x860>)
 800ae86:	4013      	ands	r3, r2
 800ae88:	687a      	ldr	r2, [r7, #4]
 800ae8a:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800ae8c:	00d2      	lsls	r2, r2, #3
 800ae8e:	4907      	ldr	r1, [pc, #28]	; (800aeac <HAL_RCC_OscConfig+0x85c>)
 800ae90:	4313      	orrs	r3, r2
 800ae92:	634b      	str	r3, [r1, #52]	; 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800ae94:	4b05      	ldr	r3, [pc, #20]	; (800aeac <HAL_RCC_OscConfig+0x85c>)
 800ae96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ae98:	4a04      	ldr	r2, [pc, #16]	; (800aeac <HAL_RCC_OscConfig+0x85c>)
 800ae9a:	f043 0301 	orr.w	r3, r3, #1
 800ae9e:	62d3      	str	r3, [r2, #44]	; 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800aea0:	2300      	movs	r3, #0
}
 800aea2:	4618      	mov	r0, r3
 800aea4:	3730      	adds	r7, #48	; 0x30
 800aea6:	46bd      	mov	sp, r7
 800aea8:	bd80      	pop	{r7, pc}
 800aeaa:	bf00      	nop
 800aeac:	58024400 	.word	0x58024400
 800aeb0:	ffff0007 	.word	0xffff0007

0800aeb4 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800aeb4:	b580      	push	{r7, lr}
 800aeb6:	b086      	sub	sp, #24
 800aeb8:	af00      	add	r7, sp, #0
 800aeba:	6078      	str	r0, [r7, #4]
 800aebc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	2b00      	cmp	r3, #0
 800aec2:	d101      	bne.n	800aec8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800aec4:	2301      	movs	r3, #1
 800aec6:	e19c      	b.n	800b202 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800aec8:	4b8a      	ldr	r3, [pc, #552]	; (800b0f4 <HAL_RCC_ClockConfig+0x240>)
 800aeca:	681b      	ldr	r3, [r3, #0]
 800aecc:	f003 030f 	and.w	r3, r3, #15
 800aed0:	683a      	ldr	r2, [r7, #0]
 800aed2:	429a      	cmp	r2, r3
 800aed4:	d910      	bls.n	800aef8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800aed6:	4b87      	ldr	r3, [pc, #540]	; (800b0f4 <HAL_RCC_ClockConfig+0x240>)
 800aed8:	681b      	ldr	r3, [r3, #0]
 800aeda:	f023 020f 	bic.w	r2, r3, #15
 800aede:	4985      	ldr	r1, [pc, #532]	; (800b0f4 <HAL_RCC_ClockConfig+0x240>)
 800aee0:	683b      	ldr	r3, [r7, #0]
 800aee2:	4313      	orrs	r3, r2
 800aee4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800aee6:	4b83      	ldr	r3, [pc, #524]	; (800b0f4 <HAL_RCC_ClockConfig+0x240>)
 800aee8:	681b      	ldr	r3, [r3, #0]
 800aeea:	f003 030f 	and.w	r3, r3, #15
 800aeee:	683a      	ldr	r2, [r7, #0]
 800aef0:	429a      	cmp	r2, r3
 800aef2:	d001      	beq.n	800aef8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800aef4:	2301      	movs	r3, #1
 800aef6:	e184      	b.n	800b202 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	681b      	ldr	r3, [r3, #0]
 800aefc:	f003 0304 	and.w	r3, r3, #4
 800af00:	2b00      	cmp	r3, #0
 800af02:	d010      	beq.n	800af26 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	691a      	ldr	r2, [r3, #16]
 800af08:	4b7b      	ldr	r3, [pc, #492]	; (800b0f8 <HAL_RCC_ClockConfig+0x244>)
 800af0a:	699b      	ldr	r3, [r3, #24]
 800af0c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800af10:	429a      	cmp	r2, r3
 800af12:	d908      	bls.n	800af26 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800af14:	4b78      	ldr	r3, [pc, #480]	; (800b0f8 <HAL_RCC_ClockConfig+0x244>)
 800af16:	699b      	ldr	r3, [r3, #24]
 800af18:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	691b      	ldr	r3, [r3, #16]
 800af20:	4975      	ldr	r1, [pc, #468]	; (800b0f8 <HAL_RCC_ClockConfig+0x244>)
 800af22:	4313      	orrs	r3, r2
 800af24:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	681b      	ldr	r3, [r3, #0]
 800af2a:	f003 0308 	and.w	r3, r3, #8
 800af2e:	2b00      	cmp	r3, #0
 800af30:	d010      	beq.n	800af54 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	695a      	ldr	r2, [r3, #20]
 800af36:	4b70      	ldr	r3, [pc, #448]	; (800b0f8 <HAL_RCC_ClockConfig+0x244>)
 800af38:	69db      	ldr	r3, [r3, #28]
 800af3a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800af3e:	429a      	cmp	r2, r3
 800af40:	d908      	bls.n	800af54 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800af42:	4b6d      	ldr	r3, [pc, #436]	; (800b0f8 <HAL_RCC_ClockConfig+0x244>)
 800af44:	69db      	ldr	r3, [r3, #28]
 800af46:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	695b      	ldr	r3, [r3, #20]
 800af4e:	496a      	ldr	r1, [pc, #424]	; (800b0f8 <HAL_RCC_ClockConfig+0x244>)
 800af50:	4313      	orrs	r3, r2
 800af52:	61cb      	str	r3, [r1, #28]
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	681b      	ldr	r3, [r3, #0]
 800af58:	f003 0310 	and.w	r3, r3, #16
 800af5c:	2b00      	cmp	r3, #0
 800af5e:	d010      	beq.n	800af82 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	699a      	ldr	r2, [r3, #24]
 800af64:	4b64      	ldr	r3, [pc, #400]	; (800b0f8 <HAL_RCC_ClockConfig+0x244>)
 800af66:	69db      	ldr	r3, [r3, #28]
 800af68:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800af6c:	429a      	cmp	r2, r3
 800af6e:	d908      	bls.n	800af82 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800af70:	4b61      	ldr	r3, [pc, #388]	; (800b0f8 <HAL_RCC_ClockConfig+0x244>)
 800af72:	69db      	ldr	r3, [r3, #28]
 800af74:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	699b      	ldr	r3, [r3, #24]
 800af7c:	495e      	ldr	r1, [pc, #376]	; (800b0f8 <HAL_RCC_ClockConfig+0x244>)
 800af7e:	4313      	orrs	r3, r2
 800af80:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	681b      	ldr	r3, [r3, #0]
 800af86:	f003 0320 	and.w	r3, r3, #32
 800af8a:	2b00      	cmp	r3, #0
 800af8c:	d010      	beq.n	800afb0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	69da      	ldr	r2, [r3, #28]
 800af92:	4b59      	ldr	r3, [pc, #356]	; (800b0f8 <HAL_RCC_ClockConfig+0x244>)
 800af94:	6a1b      	ldr	r3, [r3, #32]
 800af96:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800af9a:	429a      	cmp	r2, r3
 800af9c:	d908      	bls.n	800afb0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800af9e:	4b56      	ldr	r3, [pc, #344]	; (800b0f8 <HAL_RCC_ClockConfig+0x244>)
 800afa0:	6a1b      	ldr	r3, [r3, #32]
 800afa2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	69db      	ldr	r3, [r3, #28]
 800afaa:	4953      	ldr	r1, [pc, #332]	; (800b0f8 <HAL_RCC_ClockConfig+0x244>)
 800afac:	4313      	orrs	r3, r2
 800afae:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	681b      	ldr	r3, [r3, #0]
 800afb4:	f003 0302 	and.w	r3, r3, #2
 800afb8:	2b00      	cmp	r3, #0
 800afba:	d010      	beq.n	800afde <HAL_RCC_ClockConfig+0x12a>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	68da      	ldr	r2, [r3, #12]
 800afc0:	4b4d      	ldr	r3, [pc, #308]	; (800b0f8 <HAL_RCC_ClockConfig+0x244>)
 800afc2:	699b      	ldr	r3, [r3, #24]
 800afc4:	f003 030f 	and.w	r3, r3, #15
 800afc8:	429a      	cmp	r2, r3
 800afca:	d908      	bls.n	800afde <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800afcc:	4b4a      	ldr	r3, [pc, #296]	; (800b0f8 <HAL_RCC_ClockConfig+0x244>)
 800afce:	699b      	ldr	r3, [r3, #24]
 800afd0:	f023 020f 	bic.w	r2, r3, #15
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	68db      	ldr	r3, [r3, #12]
 800afd8:	4947      	ldr	r1, [pc, #284]	; (800b0f8 <HAL_RCC_ClockConfig+0x244>)
 800afda:	4313      	orrs	r3, r2
 800afdc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	681b      	ldr	r3, [r3, #0]
 800afe2:	f003 0301 	and.w	r3, r3, #1
 800afe6:	2b00      	cmp	r3, #0
 800afe8:	d055      	beq.n	800b096 <HAL_RCC_ClockConfig+0x1e2>
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800afea:	4b43      	ldr	r3, [pc, #268]	; (800b0f8 <HAL_RCC_ClockConfig+0x244>)
 800afec:	699b      	ldr	r3, [r3, #24]
 800afee:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	689b      	ldr	r3, [r3, #8]
 800aff6:	4940      	ldr	r1, [pc, #256]	; (800b0f8 <HAL_RCC_ClockConfig+0x244>)
 800aff8:	4313      	orrs	r3, r2
 800affa:	618b      	str	r3, [r1, #24]
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	685b      	ldr	r3, [r3, #4]
 800b000:	2b02      	cmp	r3, #2
 800b002:	d107      	bne.n	800b014 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800b004:	4b3c      	ldr	r3, [pc, #240]	; (800b0f8 <HAL_RCC_ClockConfig+0x244>)
 800b006:	681b      	ldr	r3, [r3, #0]
 800b008:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b00c:	2b00      	cmp	r3, #0
 800b00e:	d121      	bne.n	800b054 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800b010:	2301      	movs	r3, #1
 800b012:	e0f6      	b.n	800b202 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	685b      	ldr	r3, [r3, #4]
 800b018:	2b03      	cmp	r3, #3
 800b01a:	d107      	bne.n	800b02c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800b01c:	4b36      	ldr	r3, [pc, #216]	; (800b0f8 <HAL_RCC_ClockConfig+0x244>)
 800b01e:	681b      	ldr	r3, [r3, #0]
 800b020:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b024:	2b00      	cmp	r3, #0
 800b026:	d115      	bne.n	800b054 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800b028:	2301      	movs	r3, #1
 800b02a:	e0ea      	b.n	800b202 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	685b      	ldr	r3, [r3, #4]
 800b030:	2b01      	cmp	r3, #1
 800b032:	d107      	bne.n	800b044 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800b034:	4b30      	ldr	r3, [pc, #192]	; (800b0f8 <HAL_RCC_ClockConfig+0x244>)
 800b036:	681b      	ldr	r3, [r3, #0]
 800b038:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b03c:	2b00      	cmp	r3, #0
 800b03e:	d109      	bne.n	800b054 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800b040:	2301      	movs	r3, #1
 800b042:	e0de      	b.n	800b202 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b044:	4b2c      	ldr	r3, [pc, #176]	; (800b0f8 <HAL_RCC_ClockConfig+0x244>)
 800b046:	681b      	ldr	r3, [r3, #0]
 800b048:	f003 0304 	and.w	r3, r3, #4
 800b04c:	2b00      	cmp	r3, #0
 800b04e:	d101      	bne.n	800b054 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800b050:	2301      	movs	r3, #1
 800b052:	e0d6      	b.n	800b202 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800b054:	4b28      	ldr	r3, [pc, #160]	; (800b0f8 <HAL_RCC_ClockConfig+0x244>)
 800b056:	691b      	ldr	r3, [r3, #16]
 800b058:	f023 0207 	bic.w	r2, r3, #7
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	685b      	ldr	r3, [r3, #4]
 800b060:	4925      	ldr	r1, [pc, #148]	; (800b0f8 <HAL_RCC_ClockConfig+0x244>)
 800b062:	4313      	orrs	r3, r2
 800b064:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b066:	f7f9 fa4b 	bl	8004500 <HAL_GetTick>
 800b06a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b06c:	e00a      	b.n	800b084 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b06e:	f7f9 fa47 	bl	8004500 <HAL_GetTick>
 800b072:	4602      	mov	r2, r0
 800b074:	697b      	ldr	r3, [r7, #20]
 800b076:	1ad3      	subs	r3, r2, r3
 800b078:	f241 3288 	movw	r2, #5000	; 0x1388
 800b07c:	4293      	cmp	r3, r2
 800b07e:	d901      	bls.n	800b084 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800b080:	2303      	movs	r3, #3
 800b082:	e0be      	b.n	800b202 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b084:	4b1c      	ldr	r3, [pc, #112]	; (800b0f8 <HAL_RCC_ClockConfig+0x244>)
 800b086:	691b      	ldr	r3, [r3, #16]
 800b088:	f003 0238 	and.w	r2, r3, #56	; 0x38
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	685b      	ldr	r3, [r3, #4]
 800b090:	00db      	lsls	r3, r3, #3
 800b092:	429a      	cmp	r2, r3
 800b094:	d1eb      	bne.n	800b06e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	681b      	ldr	r3, [r3, #0]
 800b09a:	f003 0302 	and.w	r3, r3, #2
 800b09e:	2b00      	cmp	r3, #0
 800b0a0:	d010      	beq.n	800b0c4 <HAL_RCC_ClockConfig+0x210>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	68da      	ldr	r2, [r3, #12]
 800b0a6:	4b14      	ldr	r3, [pc, #80]	; (800b0f8 <HAL_RCC_ClockConfig+0x244>)
 800b0a8:	699b      	ldr	r3, [r3, #24]
 800b0aa:	f003 030f 	and.w	r3, r3, #15
 800b0ae:	429a      	cmp	r2, r3
 800b0b0:	d208      	bcs.n	800b0c4 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b0b2:	4b11      	ldr	r3, [pc, #68]	; (800b0f8 <HAL_RCC_ClockConfig+0x244>)
 800b0b4:	699b      	ldr	r3, [r3, #24]
 800b0b6:	f023 020f 	bic.w	r2, r3, #15
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	68db      	ldr	r3, [r3, #12]
 800b0be:	490e      	ldr	r1, [pc, #56]	; (800b0f8 <HAL_RCC_ClockConfig+0x244>)
 800b0c0:	4313      	orrs	r3, r2
 800b0c2:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800b0c4:	4b0b      	ldr	r3, [pc, #44]	; (800b0f4 <HAL_RCC_ClockConfig+0x240>)
 800b0c6:	681b      	ldr	r3, [r3, #0]
 800b0c8:	f003 030f 	and.w	r3, r3, #15
 800b0cc:	683a      	ldr	r2, [r7, #0]
 800b0ce:	429a      	cmp	r2, r3
 800b0d0:	d214      	bcs.n	800b0fc <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b0d2:	4b08      	ldr	r3, [pc, #32]	; (800b0f4 <HAL_RCC_ClockConfig+0x240>)
 800b0d4:	681b      	ldr	r3, [r3, #0]
 800b0d6:	f023 020f 	bic.w	r2, r3, #15
 800b0da:	4906      	ldr	r1, [pc, #24]	; (800b0f4 <HAL_RCC_ClockConfig+0x240>)
 800b0dc:	683b      	ldr	r3, [r7, #0]
 800b0de:	4313      	orrs	r3, r2
 800b0e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b0e2:	4b04      	ldr	r3, [pc, #16]	; (800b0f4 <HAL_RCC_ClockConfig+0x240>)
 800b0e4:	681b      	ldr	r3, [r3, #0]
 800b0e6:	f003 030f 	and.w	r3, r3, #15
 800b0ea:	683a      	ldr	r2, [r7, #0]
 800b0ec:	429a      	cmp	r2, r3
 800b0ee:	d005      	beq.n	800b0fc <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800b0f0:	2301      	movs	r3, #1
 800b0f2:	e086      	b.n	800b202 <HAL_RCC_ClockConfig+0x34e>
 800b0f4:	52002000 	.word	0x52002000
 800b0f8:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	681b      	ldr	r3, [r3, #0]
 800b100:	f003 0304 	and.w	r3, r3, #4
 800b104:	2b00      	cmp	r3, #0
 800b106:	d010      	beq.n	800b12a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	691a      	ldr	r2, [r3, #16]
 800b10c:	4b3f      	ldr	r3, [pc, #252]	; (800b20c <HAL_RCC_ClockConfig+0x358>)
 800b10e:	699b      	ldr	r3, [r3, #24]
 800b110:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800b114:	429a      	cmp	r2, r3
 800b116:	d208      	bcs.n	800b12a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800b118:	4b3c      	ldr	r3, [pc, #240]	; (800b20c <HAL_RCC_ClockConfig+0x358>)
 800b11a:	699b      	ldr	r3, [r3, #24]
 800b11c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	691b      	ldr	r3, [r3, #16]
 800b124:	4939      	ldr	r1, [pc, #228]	; (800b20c <HAL_RCC_ClockConfig+0x358>)
 800b126:	4313      	orrs	r3, r2
 800b128:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	681b      	ldr	r3, [r3, #0]
 800b12e:	f003 0308 	and.w	r3, r3, #8
 800b132:	2b00      	cmp	r3, #0
 800b134:	d010      	beq.n	800b158 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	695a      	ldr	r2, [r3, #20]
 800b13a:	4b34      	ldr	r3, [pc, #208]	; (800b20c <HAL_RCC_ClockConfig+0x358>)
 800b13c:	69db      	ldr	r3, [r3, #28]
 800b13e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800b142:	429a      	cmp	r2, r3
 800b144:	d208      	bcs.n	800b158 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800b146:	4b31      	ldr	r3, [pc, #196]	; (800b20c <HAL_RCC_ClockConfig+0x358>)
 800b148:	69db      	ldr	r3, [r3, #28]
 800b14a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	695b      	ldr	r3, [r3, #20]
 800b152:	492e      	ldr	r1, [pc, #184]	; (800b20c <HAL_RCC_ClockConfig+0x358>)
 800b154:	4313      	orrs	r3, r2
 800b156:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	681b      	ldr	r3, [r3, #0]
 800b15c:	f003 0310 	and.w	r3, r3, #16
 800b160:	2b00      	cmp	r3, #0
 800b162:	d010      	beq.n	800b186 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	699a      	ldr	r2, [r3, #24]
 800b168:	4b28      	ldr	r3, [pc, #160]	; (800b20c <HAL_RCC_ClockConfig+0x358>)
 800b16a:	69db      	ldr	r3, [r3, #28]
 800b16c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800b170:	429a      	cmp	r2, r3
 800b172:	d208      	bcs.n	800b186 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800b174:	4b25      	ldr	r3, [pc, #148]	; (800b20c <HAL_RCC_ClockConfig+0x358>)
 800b176:	69db      	ldr	r3, [r3, #28]
 800b178:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	699b      	ldr	r3, [r3, #24]
 800b180:	4922      	ldr	r1, [pc, #136]	; (800b20c <HAL_RCC_ClockConfig+0x358>)
 800b182:	4313      	orrs	r3, r2
 800b184:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	681b      	ldr	r3, [r3, #0]
 800b18a:	f003 0320 	and.w	r3, r3, #32
 800b18e:	2b00      	cmp	r3, #0
 800b190:	d010      	beq.n	800b1b4 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	69da      	ldr	r2, [r3, #28]
 800b196:	4b1d      	ldr	r3, [pc, #116]	; (800b20c <HAL_RCC_ClockConfig+0x358>)
 800b198:	6a1b      	ldr	r3, [r3, #32]
 800b19a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800b19e:	429a      	cmp	r2, r3
 800b1a0:	d208      	bcs.n	800b1b4 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_SRDPCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800b1a2:	4b1a      	ldr	r3, [pc, #104]	; (800b20c <HAL_RCC_ClockConfig+0x358>)
 800b1a4:	6a1b      	ldr	r3, [r3, #32]
 800b1a6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	69db      	ldr	r3, [r3, #28]
 800b1ae:	4917      	ldr	r1, [pc, #92]	; (800b20c <HAL_RCC_ClockConfig+0x358>)
 800b1b0:	4313      	orrs	r3, r2
 800b1b2:	620b      	str	r3, [r1, #32]

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 800b1b4:	f000 f89e 	bl	800b2f4 <HAL_RCC_GetSysClockFreq>
 800b1b8:	4602      	mov	r2, r0
 800b1ba:	4b14      	ldr	r3, [pc, #80]	; (800b20c <HAL_RCC_ClockConfig+0x358>)
 800b1bc:	699b      	ldr	r3, [r3, #24]
 800b1be:	0a1b      	lsrs	r3, r3, #8
 800b1c0:	f003 030f 	and.w	r3, r3, #15
 800b1c4:	4912      	ldr	r1, [pc, #72]	; (800b210 <HAL_RCC_ClockConfig+0x35c>)
 800b1c6:	5ccb      	ldrb	r3, [r1, r3]
 800b1c8:	f003 031f 	and.w	r3, r3, #31
 800b1cc:	fa22 f303 	lsr.w	r3, r2, r3
 800b1d0:	613b      	str	r3, [r7, #16]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 800b1d2:	4b0e      	ldr	r3, [pc, #56]	; (800b20c <HAL_RCC_ClockConfig+0x358>)
 800b1d4:	699b      	ldr	r3, [r3, #24]
 800b1d6:	f003 030f 	and.w	r3, r3, #15
 800b1da:	4a0d      	ldr	r2, [pc, #52]	; (800b210 <HAL_RCC_ClockConfig+0x35c>)
 800b1dc:	5cd3      	ldrb	r3, [r2, r3]
 800b1de:	f003 031f 	and.w	r3, r3, #31
 800b1e2:	693a      	ldr	r2, [r7, #16]
 800b1e4:	fa22 f303 	lsr.w	r3, r2, r3
 800b1e8:	4a0a      	ldr	r2, [pc, #40]	; (800b214 <HAL_RCC_ClockConfig+0x360>)
 800b1ea:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800b1ec:	4a0a      	ldr	r2, [pc, #40]	; (800b218 <HAL_RCC_ClockConfig+0x364>)
 800b1ee:	693b      	ldr	r3, [r7, #16]
 800b1f0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800b1f2:	4b0a      	ldr	r3, [pc, #40]	; (800b21c <HAL_RCC_ClockConfig+0x368>)
 800b1f4:	681b      	ldr	r3, [r3, #0]
 800b1f6:	4618      	mov	r0, r3
 800b1f8:	f7f9 f938 	bl	800446c <HAL_InitTick>
 800b1fc:	4603      	mov	r3, r0
 800b1fe:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800b200:	7bfb      	ldrb	r3, [r7, #15]
}
 800b202:	4618      	mov	r0, r3
 800b204:	3718      	adds	r7, #24
 800b206:	46bd      	mov	sp, r7
 800b208:	bd80      	pop	{r7, pc}
 800b20a:	bf00      	nop
 800b20c:	58024400 	.word	0x58024400
 800b210:	08010574 	.word	0x08010574
 800b214:	24000288 	.word	0x24000288
 800b218:	24000284 	.word	0x24000284
 800b21c:	2400028c 	.word	0x2400028c

0800b220 <HAL_RCC_MCOConfig>:
  *          This parameter can be one of the following values:
  *            @arg RCC_MCODIV_1 up to RCC_MCODIV_15  : divider applied to MCOx clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 800b220:	b580      	push	{r7, lr}
 800b222:	b08c      	sub	sp, #48	; 0x30
 800b224:	af00      	add	r7, sp, #0
 800b226:	60f8      	str	r0, [r7, #12]
 800b228:	60b9      	str	r1, [r7, #8]
 800b22a:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if (RCC_MCOx == RCC_MCO1)
 800b22c:	68fb      	ldr	r3, [r7, #12]
 800b22e:	2b00      	cmp	r3, #0
 800b230:	d12a      	bne.n	800b288 <HAL_RCC_MCOConfig+0x68>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    MCO1_CLK_ENABLE();
 800b232:	4b2d      	ldr	r3, [pc, #180]	; (800b2e8 <HAL_RCC_MCOConfig+0xc8>)
 800b234:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800b238:	4a2b      	ldr	r2, [pc, #172]	; (800b2e8 <HAL_RCC_MCOConfig+0xc8>)
 800b23a:	f043 0301 	orr.w	r3, r3, #1
 800b23e:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 800b242:	4b29      	ldr	r3, [pc, #164]	; (800b2e8 <HAL_RCC_MCOConfig+0xc8>)
 800b244:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800b248:	f003 0301 	and.w	r3, r3, #1
 800b24c:	61bb      	str	r3, [r7, #24]
 800b24e:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 800b250:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b254:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b256:	2302      	movs	r3, #2
 800b258:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b25a:	2303      	movs	r3, #3
 800b25c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b25e:	2300      	movs	r3, #0
 800b260:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800b262:	2300      	movs	r3, #0
 800b264:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 800b266:	f107 031c 	add.w	r3, r7, #28
 800b26a:	4619      	mov	r1, r3
 800b26c:	481f      	ldr	r0, [pc, #124]	; (800b2ec <HAL_RCC_MCOConfig+0xcc>)
 800b26e:	f7fd fcc1 	bl	8008bf4 <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[3:0] bits then Select MCO1 clock source and pre-scaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 800b272:	4b1d      	ldr	r3, [pc, #116]	; (800b2e8 <HAL_RCC_MCOConfig+0xc8>)
 800b274:	691b      	ldr	r3, [r3, #16]
 800b276:	f023 72fe 	bic.w	r2, r3, #33292288	; 0x1fc0000
 800b27a:	68b9      	ldr	r1, [r7, #8]
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	430b      	orrs	r3, r1
 800b280:	4919      	ldr	r1, [pc, #100]	; (800b2e8 <HAL_RCC_MCOConfig+0xc8>)
 800b282:	4313      	orrs	r3, r2
 800b284:	610b      	str	r3, [r1, #16]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);

    /* Mask MCO2 and MCO2PRE[3:0] bits then Select MCO2 clock source and pre-scaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
  }
}
 800b286:	e02a      	b.n	800b2de <HAL_RCC_MCOConfig+0xbe>
    MCO2_CLK_ENABLE();
 800b288:	4b17      	ldr	r3, [pc, #92]	; (800b2e8 <HAL_RCC_MCOConfig+0xc8>)
 800b28a:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800b28e:	4a16      	ldr	r2, [pc, #88]	; (800b2e8 <HAL_RCC_MCOConfig+0xc8>)
 800b290:	f043 0304 	orr.w	r3, r3, #4
 800b294:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 800b298:	4b13      	ldr	r3, [pc, #76]	; (800b2e8 <HAL_RCC_MCOConfig+0xc8>)
 800b29a:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800b29e:	f003 0304 	and.w	r3, r3, #4
 800b2a2:	617b      	str	r3, [r7, #20]
 800b2a4:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 800b2a6:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b2aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b2ac:	2302      	movs	r3, #2
 800b2ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b2b0:	2303      	movs	r3, #3
 800b2b2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b2b4:	2300      	movs	r3, #0
 800b2b6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800b2b8:	2300      	movs	r3, #0
 800b2ba:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 800b2bc:	f107 031c 	add.w	r3, r7, #28
 800b2c0:	4619      	mov	r1, r3
 800b2c2:	480b      	ldr	r0, [pc, #44]	; (800b2f0 <HAL_RCC_MCOConfig+0xd0>)
 800b2c4:	f7fd fc96 	bl	8008bf4 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
 800b2c8:	4b07      	ldr	r3, [pc, #28]	; (800b2e8 <HAL_RCC_MCOConfig+0xc8>)
 800b2ca:	691b      	ldr	r3, [r3, #16]
 800b2cc:	f023 427e 	bic.w	r2, r3, #4261412864	; 0xfe000000
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	01d9      	lsls	r1, r3, #7
 800b2d4:	68bb      	ldr	r3, [r7, #8]
 800b2d6:	430b      	orrs	r3, r1
 800b2d8:	4903      	ldr	r1, [pc, #12]	; (800b2e8 <HAL_RCC_MCOConfig+0xc8>)
 800b2da:	4313      	orrs	r3, r2
 800b2dc:	610b      	str	r3, [r1, #16]
}
 800b2de:	bf00      	nop
 800b2e0:	3730      	adds	r7, #48	; 0x30
 800b2e2:	46bd      	mov	sp, r7
 800b2e4:	bd80      	pop	{r7, pc}
 800b2e6:	bf00      	nop
 800b2e8:	58024400 	.word	0x58024400
 800b2ec:	58020000 	.word	0x58020000
 800b2f0:	58020800 	.word	0x58020800

0800b2f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b2f4:	b480      	push	{r7}
 800b2f6:	b089      	sub	sp, #36	; 0x24
 800b2f8:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800b2fa:	4bb3      	ldr	r3, [pc, #716]	; (800b5c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b2fc:	691b      	ldr	r3, [r3, #16]
 800b2fe:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800b302:	2b18      	cmp	r3, #24
 800b304:	f200 8155 	bhi.w	800b5b2 <HAL_RCC_GetSysClockFreq+0x2be>
 800b308:	a201      	add	r2, pc, #4	; (adr r2, 800b310 <HAL_RCC_GetSysClockFreq+0x1c>)
 800b30a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b30e:	bf00      	nop
 800b310:	0800b375 	.word	0x0800b375
 800b314:	0800b5b3 	.word	0x0800b5b3
 800b318:	0800b5b3 	.word	0x0800b5b3
 800b31c:	0800b5b3 	.word	0x0800b5b3
 800b320:	0800b5b3 	.word	0x0800b5b3
 800b324:	0800b5b3 	.word	0x0800b5b3
 800b328:	0800b5b3 	.word	0x0800b5b3
 800b32c:	0800b5b3 	.word	0x0800b5b3
 800b330:	0800b39b 	.word	0x0800b39b
 800b334:	0800b5b3 	.word	0x0800b5b3
 800b338:	0800b5b3 	.word	0x0800b5b3
 800b33c:	0800b5b3 	.word	0x0800b5b3
 800b340:	0800b5b3 	.word	0x0800b5b3
 800b344:	0800b5b3 	.word	0x0800b5b3
 800b348:	0800b5b3 	.word	0x0800b5b3
 800b34c:	0800b5b3 	.word	0x0800b5b3
 800b350:	0800b3a1 	.word	0x0800b3a1
 800b354:	0800b5b3 	.word	0x0800b5b3
 800b358:	0800b5b3 	.word	0x0800b5b3
 800b35c:	0800b5b3 	.word	0x0800b5b3
 800b360:	0800b5b3 	.word	0x0800b5b3
 800b364:	0800b5b3 	.word	0x0800b5b3
 800b368:	0800b5b3 	.word	0x0800b5b3
 800b36c:	0800b5b3 	.word	0x0800b5b3
 800b370:	0800b3a7 	.word	0x0800b3a7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b374:	4b94      	ldr	r3, [pc, #592]	; (800b5c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b376:	681b      	ldr	r3, [r3, #0]
 800b378:	f003 0320 	and.w	r3, r3, #32
 800b37c:	2b00      	cmp	r3, #0
 800b37e:	d009      	beq.n	800b394 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b380:	4b91      	ldr	r3, [pc, #580]	; (800b5c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b382:	681b      	ldr	r3, [r3, #0]
 800b384:	08db      	lsrs	r3, r3, #3
 800b386:	f003 0303 	and.w	r3, r3, #3
 800b38a:	4a90      	ldr	r2, [pc, #576]	; (800b5cc <HAL_RCC_GetSysClockFreq+0x2d8>)
 800b38c:	fa22 f303 	lsr.w	r3, r2, r3
 800b390:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800b392:	e111      	b.n	800b5b8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800b394:	4b8d      	ldr	r3, [pc, #564]	; (800b5cc <HAL_RCC_GetSysClockFreq+0x2d8>)
 800b396:	61bb      	str	r3, [r7, #24]
      break;
 800b398:	e10e      	b.n	800b5b8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800b39a:	4b8d      	ldr	r3, [pc, #564]	; (800b5d0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800b39c:	61bb      	str	r3, [r7, #24]
      break;
 800b39e:	e10b      	b.n	800b5b8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800b3a0:	4b8c      	ldr	r3, [pc, #560]	; (800b5d4 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800b3a2:	61bb      	str	r3, [r7, #24]
      break;
 800b3a4:	e108      	b.n	800b5b8 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b3a6:	4b88      	ldr	r3, [pc, #544]	; (800b5c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b3a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b3aa:	f003 0303 	and.w	r3, r3, #3
 800b3ae:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800b3b0:	4b85      	ldr	r3, [pc, #532]	; (800b5c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b3b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b3b4:	091b      	lsrs	r3, r3, #4
 800b3b6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b3ba:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800b3bc:	4b82      	ldr	r3, [pc, #520]	; (800b5c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b3be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b3c0:	f003 0301 	and.w	r3, r3, #1
 800b3c4:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800b3c6:	4b80      	ldr	r3, [pc, #512]	; (800b5c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b3c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b3ca:	08db      	lsrs	r3, r3, #3
 800b3cc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b3d0:	68fa      	ldr	r2, [r7, #12]
 800b3d2:	fb02 f303 	mul.w	r3, r2, r3
 800b3d6:	ee07 3a90 	vmov	s15, r3
 800b3da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b3de:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800b3e2:	693b      	ldr	r3, [r7, #16]
 800b3e4:	2b00      	cmp	r3, #0
 800b3e6:	f000 80e1 	beq.w	800b5ac <HAL_RCC_GetSysClockFreq+0x2b8>
 800b3ea:	697b      	ldr	r3, [r7, #20]
 800b3ec:	2b02      	cmp	r3, #2
 800b3ee:	f000 8083 	beq.w	800b4f8 <HAL_RCC_GetSysClockFreq+0x204>
 800b3f2:	697b      	ldr	r3, [r7, #20]
 800b3f4:	2b02      	cmp	r3, #2
 800b3f6:	f200 80a1 	bhi.w	800b53c <HAL_RCC_GetSysClockFreq+0x248>
 800b3fa:	697b      	ldr	r3, [r7, #20]
 800b3fc:	2b00      	cmp	r3, #0
 800b3fe:	d003      	beq.n	800b408 <HAL_RCC_GetSysClockFreq+0x114>
 800b400:	697b      	ldr	r3, [r7, #20]
 800b402:	2b01      	cmp	r3, #1
 800b404:	d056      	beq.n	800b4b4 <HAL_RCC_GetSysClockFreq+0x1c0>
 800b406:	e099      	b.n	800b53c <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b408:	4b6f      	ldr	r3, [pc, #444]	; (800b5c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b40a:	681b      	ldr	r3, [r3, #0]
 800b40c:	f003 0320 	and.w	r3, r3, #32
 800b410:	2b00      	cmp	r3, #0
 800b412:	d02d      	beq.n	800b470 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b414:	4b6c      	ldr	r3, [pc, #432]	; (800b5c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b416:	681b      	ldr	r3, [r3, #0]
 800b418:	08db      	lsrs	r3, r3, #3
 800b41a:	f003 0303 	and.w	r3, r3, #3
 800b41e:	4a6b      	ldr	r2, [pc, #428]	; (800b5cc <HAL_RCC_GetSysClockFreq+0x2d8>)
 800b420:	fa22 f303 	lsr.w	r3, r2, r3
 800b424:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	ee07 3a90 	vmov	s15, r3
 800b42c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b430:	693b      	ldr	r3, [r7, #16]
 800b432:	ee07 3a90 	vmov	s15, r3
 800b436:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b43a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b43e:	4b62      	ldr	r3, [pc, #392]	; (800b5c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b440:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b442:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b446:	ee07 3a90 	vmov	s15, r3
 800b44a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b44e:	ed97 6a02 	vldr	s12, [r7, #8]
 800b452:	eddf 5a61 	vldr	s11, [pc, #388]	; 800b5d8 <HAL_RCC_GetSysClockFreq+0x2e4>
 800b456:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b45a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b45e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b462:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b466:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b46a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800b46e:	e087      	b.n	800b580 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b470:	693b      	ldr	r3, [r7, #16]
 800b472:	ee07 3a90 	vmov	s15, r3
 800b476:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b47a:	eddf 6a58 	vldr	s13, [pc, #352]	; 800b5dc <HAL_RCC_GetSysClockFreq+0x2e8>
 800b47e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b482:	4b51      	ldr	r3, [pc, #324]	; (800b5c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b484:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b486:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b48a:	ee07 3a90 	vmov	s15, r3
 800b48e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b492:	ed97 6a02 	vldr	s12, [r7, #8]
 800b496:	eddf 5a50 	vldr	s11, [pc, #320]	; 800b5d8 <HAL_RCC_GetSysClockFreq+0x2e4>
 800b49a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b49e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b4a2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b4a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b4aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b4ae:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800b4b2:	e065      	b.n	800b580 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b4b4:	693b      	ldr	r3, [r7, #16]
 800b4b6:	ee07 3a90 	vmov	s15, r3
 800b4ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b4be:	eddf 6a48 	vldr	s13, [pc, #288]	; 800b5e0 <HAL_RCC_GetSysClockFreq+0x2ec>
 800b4c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b4c6:	4b40      	ldr	r3, [pc, #256]	; (800b5c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b4c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b4ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b4ce:	ee07 3a90 	vmov	s15, r3
 800b4d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b4d6:	ed97 6a02 	vldr	s12, [r7, #8]
 800b4da:	eddf 5a3f 	vldr	s11, [pc, #252]	; 800b5d8 <HAL_RCC_GetSysClockFreq+0x2e4>
 800b4de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b4e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b4e6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b4ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b4ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b4f2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800b4f6:	e043      	b.n	800b580 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b4f8:	693b      	ldr	r3, [r7, #16]
 800b4fa:	ee07 3a90 	vmov	s15, r3
 800b4fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b502:	eddf 6a38 	vldr	s13, [pc, #224]	; 800b5e4 <HAL_RCC_GetSysClockFreq+0x2f0>
 800b506:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b50a:	4b2f      	ldr	r3, [pc, #188]	; (800b5c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b50c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b50e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b512:	ee07 3a90 	vmov	s15, r3
 800b516:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b51a:	ed97 6a02 	vldr	s12, [r7, #8]
 800b51e:	eddf 5a2e 	vldr	s11, [pc, #184]	; 800b5d8 <HAL_RCC_GetSysClockFreq+0x2e4>
 800b522:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b526:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b52a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b52e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b532:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b536:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800b53a:	e021      	b.n	800b580 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b53c:	693b      	ldr	r3, [r7, #16]
 800b53e:	ee07 3a90 	vmov	s15, r3
 800b542:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b546:	eddf 6a26 	vldr	s13, [pc, #152]	; 800b5e0 <HAL_RCC_GetSysClockFreq+0x2ec>
 800b54a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b54e:	4b1e      	ldr	r3, [pc, #120]	; (800b5c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b552:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b556:	ee07 3a90 	vmov	s15, r3
 800b55a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b55e:	ed97 6a02 	vldr	s12, [r7, #8]
 800b562:	eddf 5a1d 	vldr	s11, [pc, #116]	; 800b5d8 <HAL_RCC_GetSysClockFreq+0x2e4>
 800b566:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b56a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b56e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b572:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b576:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b57a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800b57e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800b580:	4b11      	ldr	r3, [pc, #68]	; (800b5c8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b582:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b584:	0a5b      	lsrs	r3, r3, #9
 800b586:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b58a:	3301      	adds	r3, #1
 800b58c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800b58e:	683b      	ldr	r3, [r7, #0]
 800b590:	ee07 3a90 	vmov	s15, r3
 800b594:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800b598:	edd7 6a07 	vldr	s13, [r7, #28]
 800b59c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b5a0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b5a4:	ee17 3a90 	vmov	r3, s15
 800b5a8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800b5aa:	e005      	b.n	800b5b8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800b5ac:	2300      	movs	r3, #0
 800b5ae:	61bb      	str	r3, [r7, #24]
      break;
 800b5b0:	e002      	b.n	800b5b8 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800b5b2:	4b07      	ldr	r3, [pc, #28]	; (800b5d0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800b5b4:	61bb      	str	r3, [r7, #24]
      break;
 800b5b6:	bf00      	nop
  }

  return sysclockfreq;
 800b5b8:	69bb      	ldr	r3, [r7, #24]
}
 800b5ba:	4618      	mov	r0, r3
 800b5bc:	3724      	adds	r7, #36	; 0x24
 800b5be:	46bd      	mov	sp, r7
 800b5c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5c4:	4770      	bx	lr
 800b5c6:	bf00      	nop
 800b5c8:	58024400 	.word	0x58024400
 800b5cc:	03d09000 	.word	0x03d09000
 800b5d0:	003d0900 	.word	0x003d0900
 800b5d4:	016e3600 	.word	0x016e3600
 800b5d8:	46000000 	.word	0x46000000
 800b5dc:	4c742400 	.word	0x4c742400
 800b5e0:	4a742400 	.word	0x4a742400
 800b5e4:	4bb71b00 	.word	0x4bb71b00

0800b5e8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b5e8:	b580      	push	{r7, lr}
 800b5ea:	b082      	sub	sp, #8
 800b5ec:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
 800b5ee:	f7ff fe81 	bl	800b2f4 <HAL_RCC_GetSysClockFreq>
 800b5f2:	4602      	mov	r2, r0
 800b5f4:	4b10      	ldr	r3, [pc, #64]	; (800b638 <HAL_RCC_GetHCLKFreq+0x50>)
 800b5f6:	699b      	ldr	r3, [r3, #24]
 800b5f8:	0a1b      	lsrs	r3, r3, #8
 800b5fa:	f003 030f 	and.w	r3, r3, #15
 800b5fe:	490f      	ldr	r1, [pc, #60]	; (800b63c <HAL_RCC_GetHCLKFreq+0x54>)
 800b600:	5ccb      	ldrb	r3, [r1, r3]
 800b602:	f003 031f 	and.w	r3, r3, #31
 800b606:	fa22 f303 	lsr.w	r3, r2, r3
 800b60a:	607b      	str	r3, [r7, #4]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 800b60c:	4b0a      	ldr	r3, [pc, #40]	; (800b638 <HAL_RCC_GetHCLKFreq+0x50>)
 800b60e:	699b      	ldr	r3, [r3, #24]
 800b610:	f003 030f 	and.w	r3, r3, #15
 800b614:	4a09      	ldr	r2, [pc, #36]	; (800b63c <HAL_RCC_GetHCLKFreq+0x54>)
 800b616:	5cd3      	ldrb	r3, [r2, r3]
 800b618:	f003 031f 	and.w	r3, r3, #31
 800b61c:	687a      	ldr	r2, [r7, #4]
 800b61e:	fa22 f303 	lsr.w	r3, r2, r3
 800b622:	4a07      	ldr	r2, [pc, #28]	; (800b640 <HAL_RCC_GetHCLKFreq+0x58>)
 800b624:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800b626:	4a07      	ldr	r2, [pc, #28]	; (800b644 <HAL_RCC_GetHCLKFreq+0x5c>)
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800b62c:	4b04      	ldr	r3, [pc, #16]	; (800b640 <HAL_RCC_GetHCLKFreq+0x58>)
 800b62e:	681b      	ldr	r3, [r3, #0]
}
 800b630:	4618      	mov	r0, r3
 800b632:	3708      	adds	r7, #8
 800b634:	46bd      	mov	sp, r7
 800b636:	bd80      	pop	{r7, pc}
 800b638:	58024400 	.word	0x58024400
 800b63c:	08010574 	.word	0x08010574
 800b640:	24000288 	.word	0x24000288
 800b644:	24000284 	.word	0x24000284

0800b648 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b648:	b580      	push	{r7, lr}
 800b64a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
 800b64c:	f7ff ffcc 	bl	800b5e8 <HAL_RCC_GetHCLKFreq>
 800b650:	4602      	mov	r2, r0
 800b652:	4b06      	ldr	r3, [pc, #24]	; (800b66c <HAL_RCC_GetPCLK1Freq+0x24>)
 800b654:	69db      	ldr	r3, [r3, #28]
 800b656:	091b      	lsrs	r3, r3, #4
 800b658:	f003 0307 	and.w	r3, r3, #7
 800b65c:	4904      	ldr	r1, [pc, #16]	; (800b670 <HAL_RCC_GetPCLK1Freq+0x28>)
 800b65e:	5ccb      	ldrb	r3, [r1, r3]
 800b660:	f003 031f 	and.w	r3, r3, #31
 800b664:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 800b668:	4618      	mov	r0, r3
 800b66a:	bd80      	pop	{r7, pc}
 800b66c:	58024400 	.word	0x58024400
 800b670:	08010574 	.word	0x08010574

0800b674 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b674:	b580      	push	{r7, lr}
 800b676:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
 800b678:	f7ff ffb6 	bl	800b5e8 <HAL_RCC_GetHCLKFreq>
 800b67c:	4602      	mov	r2, r0
 800b67e:	4b06      	ldr	r3, [pc, #24]	; (800b698 <HAL_RCC_GetPCLK2Freq+0x24>)
 800b680:	69db      	ldr	r3, [r3, #28]
 800b682:	0a1b      	lsrs	r3, r3, #8
 800b684:	f003 0307 	and.w	r3, r3, #7
 800b688:	4904      	ldr	r1, [pc, #16]	; (800b69c <HAL_RCC_GetPCLK2Freq+0x28>)
 800b68a:	5ccb      	ldrb	r3, [r1, r3]
 800b68c:	f003 031f 	and.w	r3, r3, #31
 800b690:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 800b694:	4618      	mov	r0, r3
 800b696:	bd80      	pop	{r7, pc}
 800b698:	58024400 	.word	0x58024400
 800b69c:	08010574 	.word	0x08010574

0800b6a0 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b6a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b6a4:	b0c8      	sub	sp, #288	; 0x120
 800b6a6:	af00      	add	r7, sp, #0
 800b6a8:	f8c7 010c 	str.w	r0, [r7, #268]	; 0x10c
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800b6ac:	2300      	movs	r3, #0
 800b6ae:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800b6b2:	2300      	movs	r3, #0
 800b6b4:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800b6b8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800b6bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6c0:	f002 6400 	and.w	r4, r2, #134217728	; 0x8000000
 800b6c4:	2500      	movs	r5, #0
 800b6c6:	ea54 0305 	orrs.w	r3, r4, r5
 800b6ca:	d049      	beq.n	800b760 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800b6cc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800b6d0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b6d2:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800b6d6:	d02f      	beq.n	800b738 <HAL_RCCEx_PeriphCLKConfig+0x98>
 800b6d8:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800b6dc:	d828      	bhi.n	800b730 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800b6de:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b6e2:	d01a      	beq.n	800b71a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800b6e4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b6e8:	d822      	bhi.n	800b730 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800b6ea:	2b00      	cmp	r3, #0
 800b6ec:	d003      	beq.n	800b6f6 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800b6ee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b6f2:	d007      	beq.n	800b704 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800b6f4:	e01c      	b.n	800b730 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b6f6:	4ba7      	ldr	r3, [pc, #668]	; (800b994 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800b6f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b6fa:	4aa6      	ldr	r2, [pc, #664]	; (800b994 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800b6fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b700:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800b702:	e01a      	b.n	800b73a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b704:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800b708:	3308      	adds	r3, #8
 800b70a:	2102      	movs	r1, #2
 800b70c:	4618      	mov	r0, r3
 800b70e:	f001 fc43 	bl	800cf98 <RCCEx_PLL2_Config>
 800b712:	4603      	mov	r3, r0
 800b714:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800b718:	e00f      	b.n	800b73a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b71a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800b71e:	3328      	adds	r3, #40	; 0x28
 800b720:	2102      	movs	r1, #2
 800b722:	4618      	mov	r0, r3
 800b724:	f001 fcea 	bl	800d0fc <RCCEx_PLL3_Config>
 800b728:	4603      	mov	r3, r0
 800b72a:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800b72e:	e004      	b.n	800b73a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b730:	2301      	movs	r3, #1
 800b732:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800b736:	e000      	b.n	800b73a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800b738:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b73a:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800b73e:	2b00      	cmp	r3, #0
 800b740:	d10a      	bne.n	800b758 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800b742:	4b94      	ldr	r3, [pc, #592]	; (800b994 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800b744:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b746:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800b74a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800b74e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b750:	4a90      	ldr	r2, [pc, #576]	; (800b994 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800b752:	430b      	orrs	r3, r1
 800b754:	6513      	str	r3, [r2, #80]	; 0x50
 800b756:	e003      	b.n	800b760 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b758:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800b75c:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800b760:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800b764:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b768:	f402 7880 	and.w	r8, r2, #256	; 0x100
 800b76c:	f04f 0900 	mov.w	r9, #0
 800b770:	ea58 0309 	orrs.w	r3, r8, r9
 800b774:	d047      	beq.n	800b806 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800b776:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800b77a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b77c:	2b04      	cmp	r3, #4
 800b77e:	d82a      	bhi.n	800b7d6 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800b780:	a201      	add	r2, pc, #4	; (adr r2, 800b788 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800b782:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b786:	bf00      	nop
 800b788:	0800b79d 	.word	0x0800b79d
 800b78c:	0800b7ab 	.word	0x0800b7ab
 800b790:	0800b7c1 	.word	0x0800b7c1
 800b794:	0800b7df 	.word	0x0800b7df
 800b798:	0800b7df 	.word	0x0800b7df
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b79c:	4b7d      	ldr	r3, [pc, #500]	; (800b994 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800b79e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b7a0:	4a7c      	ldr	r2, [pc, #496]	; (800b994 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800b7a2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b7a6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b7a8:	e01a      	b.n	800b7e0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b7aa:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800b7ae:	3308      	adds	r3, #8
 800b7b0:	2100      	movs	r1, #0
 800b7b2:	4618      	mov	r0, r3
 800b7b4:	f001 fbf0 	bl	800cf98 <RCCEx_PLL2_Config>
 800b7b8:	4603      	mov	r3, r0
 800b7ba:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b7be:	e00f      	b.n	800b7e0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b7c0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800b7c4:	3328      	adds	r3, #40	; 0x28
 800b7c6:	2100      	movs	r1, #0
 800b7c8:	4618      	mov	r0, r3
 800b7ca:	f001 fc97 	bl	800d0fc <RCCEx_PLL3_Config>
 800b7ce:	4603      	mov	r3, r0
 800b7d0:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b7d4:	e004      	b.n	800b7e0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b7d6:	2301      	movs	r3, #1
 800b7d8:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800b7dc:	e000      	b.n	800b7e0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800b7de:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b7e0:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800b7e4:	2b00      	cmp	r3, #0
 800b7e6:	d10a      	bne.n	800b7fe <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800b7e8:	4b6a      	ldr	r3, [pc, #424]	; (800b994 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800b7ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b7ec:	f023 0107 	bic.w	r1, r3, #7
 800b7f0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800b7f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b7f6:	4a67      	ldr	r2, [pc, #412]	; (800b994 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800b7f8:	430b      	orrs	r3, r1
 800b7fa:	6513      	str	r3, [r2, #80]	; 0x50
 800b7fc:	e003      	b.n	800b806 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b7fe:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800b802:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e

#endif /* SAI3 */

#if defined(RCC_CDCCIP1R_SAI2ASEL)
  /*---------------------------- SAI2A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2A) == RCC_PERIPHCLK_SAI2A)
 800b806:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800b80a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b80e:	f402 7a00 	and.w	sl, r2, #512	; 0x200
 800b812:	f04f 0b00 	mov.w	fp, #0
 800b816:	ea5a 030b 	orrs.w	r3, sl, fp
 800b81a:	d054      	beq.n	800b8c6 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    switch (PeriphClkInit->Sai2AClockSelection)
 800b81c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800b820:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b822:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 800b826:	d036      	beq.n	800b896 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 800b828:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 800b82c:	d82f      	bhi.n	800b88e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800b82e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b832:	d032      	beq.n	800b89a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800b834:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b838:	d829      	bhi.n	800b88e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800b83a:	2bc0      	cmp	r3, #192	; 0xc0
 800b83c:	d02f      	beq.n	800b89e <HAL_RCCEx_PeriphCLKConfig+0x1fe>
 800b83e:	2bc0      	cmp	r3, #192	; 0xc0
 800b840:	d825      	bhi.n	800b88e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800b842:	2b80      	cmp	r3, #128	; 0x80
 800b844:	d018      	beq.n	800b878 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
 800b846:	2b80      	cmp	r3, #128	; 0x80
 800b848:	d821      	bhi.n	800b88e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800b84a:	2b00      	cmp	r3, #0
 800b84c:	d002      	beq.n	800b854 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 800b84e:	2b40      	cmp	r3, #64	; 0x40
 800b850:	d007      	beq.n	800b862 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
 800b852:	e01c      	b.n	800b88e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
    {
      case RCC_SAI2ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2A */
        /* Enable SAI2A Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b854:	4b4f      	ldr	r3, [pc, #316]	; (800b994 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800b856:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b858:	4a4e      	ldr	r2, [pc, #312]	; (800b994 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800b85a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b85e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 800b860:	e01e      	b.n	800b8a0 <HAL_RCCEx_PeriphCLKConfig+0x200>

      case RCC_SAI2ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2A */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b862:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800b866:	3308      	adds	r3, #8
 800b868:	2100      	movs	r1, #0
 800b86a:	4618      	mov	r0, r3
 800b86c:	f001 fb94 	bl	800cf98 <RCCEx_PLL2_Config>
 800b870:	4603      	mov	r3, r0
 800b872:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 800b876:	e013      	b.n	800b8a0 <HAL_RCCEx_PeriphCLKConfig+0x200>

      case RCC_SAI2ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2A */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b878:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800b87c:	3328      	adds	r3, #40	; 0x28
 800b87e:	2100      	movs	r1, #0
 800b880:	4618      	mov	r0, r3
 800b882:	f001 fc3b 	bl	800d0fc <RCCEx_PLL3_Config>
 800b886:	4603      	mov	r3, r0
 800b888:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 800b88c:	e008      	b.n	800b8a0 <HAL_RCCEx_PeriphCLKConfig+0x200>
        /* SPDIF clock is used as source of SAI2A clock */
        /* SAI2A clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b88e:	2301      	movs	r3, #1
 800b890:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800b894:	e004      	b.n	800b8a0 <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 800b896:	bf00      	nop
 800b898:	e002      	b.n	800b8a0 <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 800b89a:	bf00      	nop
 800b89c:	e000      	b.n	800b8a0 <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 800b89e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b8a0:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800b8a4:	2b00      	cmp	r3, #0
 800b8a6:	d10a      	bne.n	800b8be <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      /* Set the source of SAI2A clock*/
      __HAL_RCC_SAI2A_CONFIG(PeriphClkInit->Sai2AClockSelection);
 800b8a8:	4b3a      	ldr	r3, [pc, #232]	; (800b994 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800b8aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b8ac:	f423 71e0 	bic.w	r1, r3, #448	; 0x1c0
 800b8b0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800b8b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b8b6:	4a37      	ldr	r2, [pc, #220]	; (800b994 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800b8b8:	430b      	orrs	r3, r1
 800b8ba:	6513      	str	r3, [r2, #80]	; 0x50
 800b8bc:	e003      	b.n	800b8c6 <HAL_RCCEx_PeriphCLKConfig+0x226>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b8be:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800b8c2:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
#endif  /*SAI2A*/

#if defined(RCC_CDCCIP1R_SAI2BSEL)

  /*---------------------------- SAI2B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2B) == RCC_PERIPHCLK_SAI2B)
 800b8c6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800b8ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8ce:	f402 6380 	and.w	r3, r2, #1024	; 0x400
 800b8d2:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800b8d6:	2300      	movs	r3, #0
 800b8d8:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800b8dc:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	; 0x100
 800b8e0:	460b      	mov	r3, r1
 800b8e2:	4313      	orrs	r3, r2
 800b8e4:	d05c      	beq.n	800b9a0 <HAL_RCCEx_PeriphCLKConfig+0x300>
  {
    switch (PeriphClkInit->Sai2BClockSelection)
 800b8e6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800b8ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b8ec:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 800b8f0:	d03b      	beq.n	800b96a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 800b8f2:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 800b8f6:	d834      	bhi.n	800b962 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 800b8f8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b8fc:	d037      	beq.n	800b96e <HAL_RCCEx_PeriphCLKConfig+0x2ce>
 800b8fe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b902:	d82e      	bhi.n	800b962 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 800b904:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800b908:	d033      	beq.n	800b972 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800b90a:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800b90e:	d828      	bhi.n	800b962 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 800b910:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b914:	d01a      	beq.n	800b94c <HAL_RCCEx_PeriphCLKConfig+0x2ac>
 800b916:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b91a:	d822      	bhi.n	800b962 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 800b91c:	2b00      	cmp	r3, #0
 800b91e:	d003      	beq.n	800b928 <HAL_RCCEx_PeriphCLKConfig+0x288>
 800b920:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b924:	d007      	beq.n	800b936 <HAL_RCCEx_PeriphCLKConfig+0x296>
 800b926:	e01c      	b.n	800b962 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    {
      case RCC_SAI2BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2B */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b928:	4b1a      	ldr	r3, [pc, #104]	; (800b994 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800b92a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b92c:	4a19      	ldr	r2, [pc, #100]	; (800b994 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800b92e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b932:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 800b934:	e01e      	b.n	800b974 <HAL_RCCEx_PeriphCLKConfig+0x2d4>

      case RCC_SAI2BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2B */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b936:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800b93a:	3308      	adds	r3, #8
 800b93c:	2100      	movs	r1, #0
 800b93e:	4618      	mov	r0, r3
 800b940:	f001 fb2a 	bl	800cf98 <RCCEx_PLL2_Config>
 800b944:	4603      	mov	r3, r0
 800b946:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 800b94a:	e013      	b.n	800b974 <HAL_RCCEx_PeriphCLKConfig+0x2d4>

      case RCC_SAI2BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2B */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b94c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800b950:	3328      	adds	r3, #40	; 0x28
 800b952:	2100      	movs	r1, #0
 800b954:	4618      	mov	r0, r3
 800b956:	f001 fbd1 	bl	800d0fc <RCCEx_PLL3_Config>
 800b95a:	4603      	mov	r3, r0
 800b95c:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 800b960:	e008      	b.n	800b974 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        /* SPDIF clock is used as source of SAI2B clock */
        /* SAI2B clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b962:	2301      	movs	r3, #1
 800b964:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800b968:	e004      	b.n	800b974 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 800b96a:	bf00      	nop
 800b96c:	e002      	b.n	800b974 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 800b96e:	bf00      	nop
 800b970:	e000      	b.n	800b974 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 800b972:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b974:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800b978:	2b00      	cmp	r3, #0
 800b97a:	d10d      	bne.n	800b998 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI2B clock*/
      __HAL_RCC_SAI2B_CONFIG(PeriphClkInit->Sai2BClockSelection);
 800b97c:	4b05      	ldr	r3, [pc, #20]	; (800b994 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800b97e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b980:	f423 6160 	bic.w	r1, r3, #3584	; 0xe00
 800b984:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800b988:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b98a:	4a02      	ldr	r2, [pc, #8]	; (800b994 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800b98c:	430b      	orrs	r3, r1
 800b98e:	6513      	str	r3, [r2, #80]	; 0x50
 800b990:	e006      	b.n	800b9a0 <HAL_RCCEx_PeriphCLKConfig+0x300>
 800b992:	bf00      	nop
 800b994:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b998:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800b99c:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800b9a0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800b9a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9a8:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 800b9ac:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800b9b0:	2300      	movs	r3, #0
 800b9b2:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800b9b6:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	; 0xf8
 800b9ba:	460b      	mov	r3, r1
 800b9bc:	4313      	orrs	r3, r2
 800b9be:	d03a      	beq.n	800ba36 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    switch (PeriphClkInit->OspiClockSelection)
 800b9c0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800b9c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b9c6:	2b30      	cmp	r3, #48	; 0x30
 800b9c8:	d01f      	beq.n	800ba0a <HAL_RCCEx_PeriphCLKConfig+0x36a>
 800b9ca:	2b30      	cmp	r3, #48	; 0x30
 800b9cc:	d819      	bhi.n	800ba02 <HAL_RCCEx_PeriphCLKConfig+0x362>
 800b9ce:	2b20      	cmp	r3, #32
 800b9d0:	d00c      	beq.n	800b9ec <HAL_RCCEx_PeriphCLKConfig+0x34c>
 800b9d2:	2b20      	cmp	r3, #32
 800b9d4:	d815      	bhi.n	800ba02 <HAL_RCCEx_PeriphCLKConfig+0x362>
 800b9d6:	2b00      	cmp	r3, #0
 800b9d8:	d019      	beq.n	800ba0e <HAL_RCCEx_PeriphCLKConfig+0x36e>
 800b9da:	2b10      	cmp	r3, #16
 800b9dc:	d111      	bne.n	800ba02 <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b9de:	4bae      	ldr	r3, [pc, #696]	; (800bc98 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800b9e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b9e2:	4aad      	ldr	r2, [pc, #692]	; (800bc98 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800b9e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b9e8:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800b9ea:	e011      	b.n	800ba10 <HAL_RCCEx_PeriphCLKConfig+0x370>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b9ec:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800b9f0:	3308      	adds	r3, #8
 800b9f2:	2102      	movs	r1, #2
 800b9f4:	4618      	mov	r0, r3
 800b9f6:	f001 facf 	bl	800cf98 <RCCEx_PLL2_Config>
 800b9fa:	4603      	mov	r3, r0
 800b9fc:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800ba00:	e006      	b.n	800ba10 <HAL_RCCEx_PeriphCLKConfig+0x370>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800ba02:	2301      	movs	r3, #1
 800ba04:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800ba08:	e002      	b.n	800ba10 <HAL_RCCEx_PeriphCLKConfig+0x370>
        break;
 800ba0a:	bf00      	nop
 800ba0c:	e000      	b.n	800ba10 <HAL_RCCEx_PeriphCLKConfig+0x370>
        break;
 800ba0e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ba10:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800ba14:	2b00      	cmp	r3, #0
 800ba16:	d10a      	bne.n	800ba2e <HAL_RCCEx_PeriphCLKConfig+0x38e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800ba18:	4b9f      	ldr	r3, [pc, #636]	; (800bc98 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800ba1a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ba1c:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 800ba20:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800ba24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ba26:	4a9c      	ldr	r2, [pc, #624]	; (800bc98 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800ba28:	430b      	orrs	r3, r1
 800ba2a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800ba2c:	e003      	b.n	800ba36 <HAL_RCCEx_PeriphCLKConfig+0x396>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ba2e:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800ba32:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800ba36:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800ba3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba3e:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 800ba42:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800ba46:	2300      	movs	r3, #0
 800ba48:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800ba4c:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
 800ba50:	460b      	mov	r3, r1
 800ba52:	4313      	orrs	r3, r2
 800ba54:	d051      	beq.n	800bafa <HAL_RCCEx_PeriphCLKConfig+0x45a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800ba56:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800ba5a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ba5c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800ba60:	d035      	beq.n	800bace <HAL_RCCEx_PeriphCLKConfig+0x42e>
 800ba62:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800ba66:	d82e      	bhi.n	800bac6 <HAL_RCCEx_PeriphCLKConfig+0x426>
 800ba68:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800ba6c:	d031      	beq.n	800bad2 <HAL_RCCEx_PeriphCLKConfig+0x432>
 800ba6e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800ba72:	d828      	bhi.n	800bac6 <HAL_RCCEx_PeriphCLKConfig+0x426>
 800ba74:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ba78:	d01a      	beq.n	800bab0 <HAL_RCCEx_PeriphCLKConfig+0x410>
 800ba7a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ba7e:	d822      	bhi.n	800bac6 <HAL_RCCEx_PeriphCLKConfig+0x426>
 800ba80:	2b00      	cmp	r3, #0
 800ba82:	d003      	beq.n	800ba8c <HAL_RCCEx_PeriphCLKConfig+0x3ec>
 800ba84:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ba88:	d007      	beq.n	800ba9a <HAL_RCCEx_PeriphCLKConfig+0x3fa>
 800ba8a:	e01c      	b.n	800bac6 <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ba8c:	4b82      	ldr	r3, [pc, #520]	; (800bc98 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800ba8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ba90:	4a81      	ldr	r2, [pc, #516]	; (800bc98 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800ba92:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ba96:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800ba98:	e01c      	b.n	800bad4 <HAL_RCCEx_PeriphCLKConfig+0x434>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ba9a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800ba9e:	3308      	adds	r3, #8
 800baa0:	2100      	movs	r1, #0
 800baa2:	4618      	mov	r0, r3
 800baa4:	f001 fa78 	bl	800cf98 <RCCEx_PLL2_Config>
 800baa8:	4603      	mov	r3, r0
 800baaa:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800baae:	e011      	b.n	800bad4 <HAL_RCCEx_PeriphCLKConfig+0x434>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800bab0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800bab4:	3328      	adds	r3, #40	; 0x28
 800bab6:	2100      	movs	r1, #0
 800bab8:	4618      	mov	r0, r3
 800baba:	f001 fb1f 	bl	800d0fc <RCCEx_PLL3_Config>
 800babe:	4603      	mov	r3, r0
 800bac0:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800bac4:	e006      	b.n	800bad4 <HAL_RCCEx_PeriphCLKConfig+0x434>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bac6:	2301      	movs	r3, #1
 800bac8:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800bacc:	e002      	b.n	800bad4 <HAL_RCCEx_PeriphCLKConfig+0x434>
        break;
 800bace:	bf00      	nop
 800bad0:	e000      	b.n	800bad4 <HAL_RCCEx_PeriphCLKConfig+0x434>
        break;
 800bad2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bad4:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800bad8:	2b00      	cmp	r3, #0
 800bada:	d10a      	bne.n	800baf2 <HAL_RCCEx_PeriphCLKConfig+0x452>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800badc:	4b6e      	ldr	r3, [pc, #440]	; (800bc98 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800bade:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bae0:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 800bae4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800bae8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800baea:	4a6b      	ldr	r2, [pc, #428]	; (800bc98 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800baec:	430b      	orrs	r3, r1
 800baee:	6513      	str	r3, [r2, #80]	; 0x50
 800baf0:	e003      	b.n	800bafa <HAL_RCCEx_PeriphCLKConfig+0x45a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800baf2:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800baf6:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800bafa:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800bafe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb02:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 800bb06:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800bb0a:	2300      	movs	r3, #0
 800bb0c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800bb10:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	; 0xe8
 800bb14:	460b      	mov	r3, r1
 800bb16:	4313      	orrs	r3, r2
 800bb18:	d053      	beq.n	800bbc2 <HAL_RCCEx_PeriphCLKConfig+0x522>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800bb1a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800bb1e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800bb20:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800bb24:	d033      	beq.n	800bb8e <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 800bb26:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800bb2a:	d82c      	bhi.n	800bb86 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 800bb2c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800bb30:	d02f      	beq.n	800bb92 <HAL_RCCEx_PeriphCLKConfig+0x4f2>
 800bb32:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800bb36:	d826      	bhi.n	800bb86 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 800bb38:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800bb3c:	d02b      	beq.n	800bb96 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800bb3e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800bb42:	d820      	bhi.n	800bb86 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 800bb44:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800bb48:	d012      	beq.n	800bb70 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 800bb4a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800bb4e:	d81a      	bhi.n	800bb86 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 800bb50:	2b00      	cmp	r3, #0
 800bb52:	d022      	beq.n	800bb9a <HAL_RCCEx_PeriphCLKConfig+0x4fa>
 800bb54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800bb58:	d115      	bne.n	800bb86 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800bb5a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800bb5e:	3308      	adds	r3, #8
 800bb60:	2101      	movs	r1, #1
 800bb62:	4618      	mov	r0, r3
 800bb64:	f001 fa18 	bl	800cf98 <RCCEx_PLL2_Config>
 800bb68:	4603      	mov	r3, r0
 800bb6a:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800bb6e:	e015      	b.n	800bb9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800bb70:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800bb74:	3328      	adds	r3, #40	; 0x28
 800bb76:	2101      	movs	r1, #1
 800bb78:	4618      	mov	r0, r3
 800bb7a:	f001 fabf 	bl	800d0fc <RCCEx_PLL3_Config>
 800bb7e:	4603      	mov	r3, r0
 800bb80:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800bb84:	e00a      	b.n	800bb9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bb86:	2301      	movs	r3, #1
 800bb88:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800bb8c:	e006      	b.n	800bb9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 800bb8e:	bf00      	nop
 800bb90:	e004      	b.n	800bb9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 800bb92:	bf00      	nop
 800bb94:	e002      	b.n	800bb9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 800bb96:	bf00      	nop
 800bb98:	e000      	b.n	800bb9c <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 800bb9a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bb9c:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800bba0:	2b00      	cmp	r3, #0
 800bba2:	d10a      	bne.n	800bbba <HAL_RCCEx_PeriphCLKConfig+0x51a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800bba4:	4b3c      	ldr	r3, [pc, #240]	; (800bc98 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800bba6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bba8:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 800bbac:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800bbb0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800bbb2:	4a39      	ldr	r2, [pc, #228]	; (800bc98 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800bbb4:	430b      	orrs	r3, r1
 800bbb6:	6513      	str	r3, [r2, #80]	; 0x50
 800bbb8:	e003      	b.n	800bbc2 <HAL_RCCEx_PeriphCLKConfig+0x522>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bbba:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800bbbe:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800bbc2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800bbc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbca:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
 800bbce:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800bbd2:	2300      	movs	r3, #0
 800bbd4:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800bbd8:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	; 0xe0
 800bbdc:	460b      	mov	r3, r1
 800bbde:	4313      	orrs	r3, r2
 800bbe0:	d060      	beq.n	800bca4 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800bbe2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800bbe6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800bbea:	f1b3 4fc0 	cmp.w	r3, #1610612736	; 0x60000000
 800bbee:	d039      	beq.n	800bc64 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
 800bbf0:	f1b3 4fc0 	cmp.w	r3, #1610612736	; 0x60000000
 800bbf4:	d832      	bhi.n	800bc5c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 800bbf6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800bbfa:	d035      	beq.n	800bc68 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 800bbfc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800bc00:	d82c      	bhi.n	800bc5c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 800bc02:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bc06:	d031      	beq.n	800bc6c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 800bc08:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bc0c:	d826      	bhi.n	800bc5c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 800bc0e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800bc12:	d02d      	beq.n	800bc70 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 800bc14:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800bc18:	d820      	bhi.n	800bc5c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 800bc1a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bc1e:	d012      	beq.n	800bc46 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800bc20:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bc24:	d81a      	bhi.n	800bc5c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 800bc26:	2b00      	cmp	r3, #0
 800bc28:	d024      	beq.n	800bc74 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800bc2a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800bc2e:	d115      	bne.n	800bc5c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800bc30:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800bc34:	3308      	adds	r3, #8
 800bc36:	2101      	movs	r1, #1
 800bc38:	4618      	mov	r0, r3
 800bc3a:	f001 f9ad 	bl	800cf98 <RCCEx_PLL2_Config>
 800bc3e:	4603      	mov	r3, r0
 800bc40:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800bc44:	e017      	b.n	800bc76 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800bc46:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800bc4a:	3328      	adds	r3, #40	; 0x28
 800bc4c:	2101      	movs	r1, #1
 800bc4e:	4618      	mov	r0, r3
 800bc50:	f001 fa54 	bl	800d0fc <RCCEx_PLL3_Config>
 800bc54:	4603      	mov	r3, r0
 800bc56:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800bc5a:	e00c      	b.n	800bc76 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800bc5c:	2301      	movs	r3, #1
 800bc5e:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800bc62:	e008      	b.n	800bc76 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800bc64:	bf00      	nop
 800bc66:	e006      	b.n	800bc76 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800bc68:	bf00      	nop
 800bc6a:	e004      	b.n	800bc76 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800bc6c:	bf00      	nop
 800bc6e:	e002      	b.n	800bc76 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800bc70:	bf00      	nop
 800bc72:	e000      	b.n	800bc76 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800bc74:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bc76:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800bc7a:	2b00      	cmp	r3, #0
 800bc7c:	d10e      	bne.n	800bc9c <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800bc7e:	4b06      	ldr	r3, [pc, #24]	; (800bc98 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800bc80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bc82:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 800bc86:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800bc8a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800bc8e:	4a02      	ldr	r2, [pc, #8]	; (800bc98 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800bc90:	430b      	orrs	r3, r1
 800bc92:	6593      	str	r3, [r2, #88]	; 0x58
 800bc94:	e006      	b.n	800bca4 <HAL_RCCEx_PeriphCLKConfig+0x604>
 800bc96:	bf00      	nop
 800bc98:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bc9c:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800bca0:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800bca4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800bca8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcac:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 800bcb0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800bcb4:	2300      	movs	r3, #0
 800bcb6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800bcba:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800bcbe:	460b      	mov	r3, r1
 800bcc0:	4313      	orrs	r3, r2
 800bcc2:	d037      	beq.n	800bd34 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800bcc4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800bcc8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800bcca:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bcce:	d00e      	beq.n	800bcee <HAL_RCCEx_PeriphCLKConfig+0x64e>
 800bcd0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bcd4:	d816      	bhi.n	800bd04 <HAL_RCCEx_PeriphCLKConfig+0x664>
 800bcd6:	2b00      	cmp	r3, #0
 800bcd8:	d018      	beq.n	800bd0c <HAL_RCCEx_PeriphCLKConfig+0x66c>
 800bcda:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800bcde:	d111      	bne.n	800bd04 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bce0:	4bc4      	ldr	r3, [pc, #784]	; (800bff4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800bce2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bce4:	4ac3      	ldr	r2, [pc, #780]	; (800bff4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800bce6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800bcea:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800bcec:	e00f      	b.n	800bd0e <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800bcee:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800bcf2:	3308      	adds	r3, #8
 800bcf4:	2101      	movs	r1, #1
 800bcf6:	4618      	mov	r0, r3
 800bcf8:	f001 f94e 	bl	800cf98 <RCCEx_PLL2_Config>
 800bcfc:	4603      	mov	r3, r0
 800bcfe:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800bd02:	e004      	b.n	800bd0e <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bd04:	2301      	movs	r3, #1
 800bd06:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800bd0a:	e000      	b.n	800bd0e <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 800bd0c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bd0e:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800bd12:	2b00      	cmp	r3, #0
 800bd14:	d10a      	bne.n	800bd2c <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800bd16:	4bb7      	ldr	r3, [pc, #732]	; (800bff4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800bd18:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bd1a:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 800bd1e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800bd22:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800bd24:	4ab3      	ldr	r2, [pc, #716]	; (800bff4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800bd26:	430b      	orrs	r3, r1
 800bd28:	6513      	str	r3, [r2, #80]	; 0x50
 800bd2a:	e003      	b.n	800bd34 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bd2c:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800bd30:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800bd34:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800bd38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd3c:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
 800bd40:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800bd44:	2300      	movs	r3, #0
 800bd46:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800bd4a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
 800bd4e:	460b      	mov	r3, r1
 800bd50:	4313      	orrs	r3, r2
 800bd52:	d039      	beq.n	800bdc8 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800bd54:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800bd58:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bd5a:	2b03      	cmp	r3, #3
 800bd5c:	d81c      	bhi.n	800bd98 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 800bd5e:	a201      	add	r2, pc, #4	; (adr r2, 800bd64 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 800bd60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd64:	0800bda1 	.word	0x0800bda1
 800bd68:	0800bd75 	.word	0x0800bd75
 800bd6c:	0800bd83 	.word	0x0800bd83
 800bd70:	0800bda1 	.word	0x0800bda1
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bd74:	4b9f      	ldr	r3, [pc, #636]	; (800bff4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800bd76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bd78:	4a9e      	ldr	r2, [pc, #632]	; (800bff4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800bd7a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800bd7e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800bd80:	e00f      	b.n	800bda2 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800bd82:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800bd86:	3308      	adds	r3, #8
 800bd88:	2102      	movs	r1, #2
 800bd8a:	4618      	mov	r0, r3
 800bd8c:	f001 f904 	bl	800cf98 <RCCEx_PLL2_Config>
 800bd90:	4603      	mov	r3, r0
 800bd92:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* FMC clock source configuration done later after clock selection check */
        break;
 800bd96:	e004      	b.n	800bda2 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800bd98:	2301      	movs	r3, #1
 800bd9a:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800bd9e:	e000      	b.n	800bda2 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 800bda0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bda2:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800bda6:	2b00      	cmp	r3, #0
 800bda8:	d10a      	bne.n	800bdc0 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800bdaa:	4b92      	ldr	r3, [pc, #584]	; (800bff4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800bdac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bdae:	f023 0103 	bic.w	r1, r3, #3
 800bdb2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800bdb6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bdb8:	4a8e      	ldr	r2, [pc, #568]	; (800bff4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800bdba:	430b      	orrs	r3, r1
 800bdbc:	64d3      	str	r3, [r2, #76]	; 0x4c
 800bdbe:	e003      	b.n	800bdc8 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bdc0:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800bdc4:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800bdc8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800bdcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdd0:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 800bdd4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800bdd8:	2300      	movs	r3, #0
 800bdda:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800bdde:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 800bde2:	460b      	mov	r3, r1
 800bde4:	4313      	orrs	r3, r2
 800bde6:	f000 8099 	beq.w	800bf1c <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800bdea:	4b83      	ldr	r3, [pc, #524]	; (800bff8 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800bdec:	681b      	ldr	r3, [r3, #0]
 800bdee:	4a82      	ldr	r2, [pc, #520]	; (800bff8 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800bdf0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800bdf4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800bdf6:	f7f8 fb83 	bl	8004500 <HAL_GetTick>
 800bdfa:	f8c7 0118 	str.w	r0, [r7, #280]	; 0x118

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800bdfe:	e00b      	b.n	800be18 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800be00:	f7f8 fb7e 	bl	8004500 <HAL_GetTick>
 800be04:	4602      	mov	r2, r0
 800be06:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800be0a:	1ad3      	subs	r3, r2, r3
 800be0c:	2b64      	cmp	r3, #100	; 0x64
 800be0e:	d903      	bls.n	800be18 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 800be10:	2303      	movs	r3, #3
 800be12:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800be16:	e005      	b.n	800be24 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800be18:	4b77      	ldr	r3, [pc, #476]	; (800bff8 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800be1a:	681b      	ldr	r3, [r3, #0]
 800be1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800be20:	2b00      	cmp	r3, #0
 800be22:	d0ed      	beq.n	800be00 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 800be24:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800be28:	2b00      	cmp	r3, #0
 800be2a:	d173      	bne.n	800bf14 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800be2c:	4b71      	ldr	r3, [pc, #452]	; (800bff4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800be2e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800be30:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800be34:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800be38:	4053      	eors	r3, r2
 800be3a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800be3e:	2b00      	cmp	r3, #0
 800be40:	d015      	beq.n	800be6e <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800be42:	4b6c      	ldr	r3, [pc, #432]	; (800bff4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800be44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800be46:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800be4a:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800be4e:	4b69      	ldr	r3, [pc, #420]	; (800bff4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800be50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800be52:	4a68      	ldr	r2, [pc, #416]	; (800bff4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800be54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800be58:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800be5a:	4b66      	ldr	r3, [pc, #408]	; (800bff4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800be5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800be5e:	4a65      	ldr	r2, [pc, #404]	; (800bff4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800be60:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800be64:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800be66:	4a63      	ldr	r2, [pc, #396]	; (800bff4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800be68:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800be6c:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800be6e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800be72:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800be76:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800be7a:	d118      	bne.n	800beae <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800be7c:	f7f8 fb40 	bl	8004500 <HAL_GetTick>
 800be80:	f8c7 0118 	str.w	r0, [r7, #280]	; 0x118

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800be84:	e00d      	b.n	800bea2 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800be86:	f7f8 fb3b 	bl	8004500 <HAL_GetTick>
 800be8a:	4602      	mov	r2, r0
 800be8c:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800be90:	1ad2      	subs	r2, r2, r3
 800be92:	f241 3388 	movw	r3, #5000	; 0x1388
 800be96:	429a      	cmp	r2, r3
 800be98:	d903      	bls.n	800bea2 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 800be9a:	2303      	movs	r3, #3
 800be9c:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
            break;
 800bea0:	e005      	b.n	800beae <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800bea2:	4b54      	ldr	r3, [pc, #336]	; (800bff4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800bea4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bea6:	f003 0302 	and.w	r3, r3, #2
 800beaa:	2b00      	cmp	r3, #0
 800beac:	d0eb      	beq.n	800be86 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 800beae:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800beb2:	2b00      	cmp	r3, #0
 800beb4:	d129      	bne.n	800bf0a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800beb6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800beba:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800bebe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800bec2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800bec6:	d10e      	bne.n	800bee6 <HAL_RCCEx_PeriphCLKConfig+0x846>
 800bec8:	4b4a      	ldr	r3, [pc, #296]	; (800bff4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800beca:	691b      	ldr	r3, [r3, #16]
 800becc:	f423 517c 	bic.w	r1, r3, #16128	; 0x3f00
 800bed0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800bed4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800bed8:	091a      	lsrs	r2, r3, #4
 800beda:	4b48      	ldr	r3, [pc, #288]	; (800bffc <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 800bedc:	4013      	ands	r3, r2
 800bede:	4a45      	ldr	r2, [pc, #276]	; (800bff4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800bee0:	430b      	orrs	r3, r1
 800bee2:	6113      	str	r3, [r2, #16]
 800bee4:	e005      	b.n	800bef2 <HAL_RCCEx_PeriphCLKConfig+0x852>
 800bee6:	4b43      	ldr	r3, [pc, #268]	; (800bff4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800bee8:	691b      	ldr	r3, [r3, #16]
 800beea:	4a42      	ldr	r2, [pc, #264]	; (800bff4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800beec:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800bef0:	6113      	str	r3, [r2, #16]
 800bef2:	4b40      	ldr	r3, [pc, #256]	; (800bff4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800bef4:	6f19      	ldr	r1, [r3, #112]	; 0x70
 800bef6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800befa:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800befe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800bf02:	4a3c      	ldr	r2, [pc, #240]	; (800bff4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800bf04:	430b      	orrs	r3, r1
 800bf06:	6713      	str	r3, [r2, #112]	; 0x70
 800bf08:	e008      	b.n	800bf1c <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800bf0a:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800bf0e:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
 800bf12:	e003      	b.n	800bf1c <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bf14:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800bf18:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800bf1c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800bf20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf24:	f002 0301 	and.w	r3, r2, #1
 800bf28:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800bf2c:	2300      	movs	r3, #0
 800bf2e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800bf32:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800bf36:	460b      	mov	r3, r1
 800bf38:	4313      	orrs	r3, r2
 800bf3a:	f000 8090 	beq.w	800c05e <HAL_RCCEx_PeriphCLKConfig+0x9be>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800bf3e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800bf42:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800bf46:	2b28      	cmp	r3, #40	; 0x28
 800bf48:	d870      	bhi.n	800c02c <HAL_RCCEx_PeriphCLKConfig+0x98c>
 800bf4a:	a201      	add	r2, pc, #4	; (adr r2, 800bf50 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 800bf4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf50:	0800c035 	.word	0x0800c035
 800bf54:	0800c02d 	.word	0x0800c02d
 800bf58:	0800c02d 	.word	0x0800c02d
 800bf5c:	0800c02d 	.word	0x0800c02d
 800bf60:	0800c02d 	.word	0x0800c02d
 800bf64:	0800c02d 	.word	0x0800c02d
 800bf68:	0800c02d 	.word	0x0800c02d
 800bf6c:	0800c02d 	.word	0x0800c02d
 800bf70:	0800c001 	.word	0x0800c001
 800bf74:	0800c02d 	.word	0x0800c02d
 800bf78:	0800c02d 	.word	0x0800c02d
 800bf7c:	0800c02d 	.word	0x0800c02d
 800bf80:	0800c02d 	.word	0x0800c02d
 800bf84:	0800c02d 	.word	0x0800c02d
 800bf88:	0800c02d 	.word	0x0800c02d
 800bf8c:	0800c02d 	.word	0x0800c02d
 800bf90:	0800c017 	.word	0x0800c017
 800bf94:	0800c02d 	.word	0x0800c02d
 800bf98:	0800c02d 	.word	0x0800c02d
 800bf9c:	0800c02d 	.word	0x0800c02d
 800bfa0:	0800c02d 	.word	0x0800c02d
 800bfa4:	0800c02d 	.word	0x0800c02d
 800bfa8:	0800c02d 	.word	0x0800c02d
 800bfac:	0800c02d 	.word	0x0800c02d
 800bfb0:	0800c035 	.word	0x0800c035
 800bfb4:	0800c02d 	.word	0x0800c02d
 800bfb8:	0800c02d 	.word	0x0800c02d
 800bfbc:	0800c02d 	.word	0x0800c02d
 800bfc0:	0800c02d 	.word	0x0800c02d
 800bfc4:	0800c02d 	.word	0x0800c02d
 800bfc8:	0800c02d 	.word	0x0800c02d
 800bfcc:	0800c02d 	.word	0x0800c02d
 800bfd0:	0800c035 	.word	0x0800c035
 800bfd4:	0800c02d 	.word	0x0800c02d
 800bfd8:	0800c02d 	.word	0x0800c02d
 800bfdc:	0800c02d 	.word	0x0800c02d
 800bfe0:	0800c02d 	.word	0x0800c02d
 800bfe4:	0800c02d 	.word	0x0800c02d
 800bfe8:	0800c02d 	.word	0x0800c02d
 800bfec:	0800c02d 	.word	0x0800c02d
 800bff0:	0800c035 	.word	0x0800c035
 800bff4:	58024400 	.word	0x58024400
 800bff8:	58024800 	.word	0x58024800
 800bffc:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c000:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c004:	3308      	adds	r3, #8
 800c006:	2101      	movs	r1, #1
 800c008:	4618      	mov	r0, r3
 800c00a:	f000 ffc5 	bl	800cf98 <RCCEx_PLL2_Config>
 800c00e:	4603      	mov	r3, r0
 800c010:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800c014:	e00f      	b.n	800c036 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c016:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c01a:	3328      	adds	r3, #40	; 0x28
 800c01c:	2101      	movs	r1, #1
 800c01e:	4618      	mov	r0, r3
 800c020:	f001 f86c 	bl	800d0fc <RCCEx_PLL3_Config>
 800c024:	4603      	mov	r3, r0
 800c026:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800c02a:	e004      	b.n	800c036 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c02c:	2301      	movs	r3, #1
 800c02e:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800c032:	e000      	b.n	800c036 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 800c034:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c036:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800c03a:	2b00      	cmp	r3, #0
 800c03c:	d10b      	bne.n	800c056 <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800c03e:	4bc0      	ldr	r3, [pc, #768]	; (800c340 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800c040:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c042:	f023 0138 	bic.w	r1, r3, #56	; 0x38
 800c046:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c04a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c04e:	4abc      	ldr	r2, [pc, #752]	; (800c340 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800c050:	430b      	orrs	r3, r1
 800c052:	6553      	str	r3, [r2, #84]	; 0x54
 800c054:	e003      	b.n	800c05e <HAL_RCCEx_PeriphCLKConfig+0x9be>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c056:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800c05a:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800c05e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c062:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c066:	f002 0302 	and.w	r3, r2, #2
 800c06a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800c06e:	2300      	movs	r3, #0
 800c070:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800c074:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 800c078:	460b      	mov	r3, r1
 800c07a:	4313      	orrs	r3, r2
 800c07c:	d043      	beq.n	800c106 <HAL_RCCEx_PeriphCLKConfig+0xa66>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800c07e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c082:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c086:	2b05      	cmp	r3, #5
 800c088:	d824      	bhi.n	800c0d4 <HAL_RCCEx_PeriphCLKConfig+0xa34>
 800c08a:	a201      	add	r2, pc, #4	; (adr r2, 800c090 <HAL_RCCEx_PeriphCLKConfig+0x9f0>)
 800c08c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c090:	0800c0dd 	.word	0x0800c0dd
 800c094:	0800c0a9 	.word	0x0800c0a9
 800c098:	0800c0bf 	.word	0x0800c0bf
 800c09c:	0800c0dd 	.word	0x0800c0dd
 800c0a0:	0800c0dd 	.word	0x0800c0dd
 800c0a4:	0800c0dd 	.word	0x0800c0dd
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c0a8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c0ac:	3308      	adds	r3, #8
 800c0ae:	2101      	movs	r1, #1
 800c0b0:	4618      	mov	r0, r3
 800c0b2:	f000 ff71 	bl	800cf98 <RCCEx_PLL2_Config>
 800c0b6:	4603      	mov	r3, r0
 800c0b8:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800c0bc:	e00f      	b.n	800c0de <HAL_RCCEx_PeriphCLKConfig+0xa3e>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c0be:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c0c2:	3328      	adds	r3, #40	; 0x28
 800c0c4:	2101      	movs	r1, #1
 800c0c6:	4618      	mov	r0, r3
 800c0c8:	f001 f818 	bl	800d0fc <RCCEx_PLL3_Config>
 800c0cc:	4603      	mov	r3, r0
 800c0ce:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800c0d2:	e004      	b.n	800c0de <HAL_RCCEx_PeriphCLKConfig+0xa3e>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c0d4:	2301      	movs	r3, #1
 800c0d6:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800c0da:	e000      	b.n	800c0de <HAL_RCCEx_PeriphCLKConfig+0xa3e>
        break;
 800c0dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c0de:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800c0e2:	2b00      	cmp	r3, #0
 800c0e4:	d10b      	bne.n	800c0fe <HAL_RCCEx_PeriphCLKConfig+0xa5e>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800c0e6:	4b96      	ldr	r3, [pc, #600]	; (800c340 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800c0e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c0ea:	f023 0107 	bic.w	r1, r3, #7
 800c0ee:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c0f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c0f6:	4a92      	ldr	r2, [pc, #584]	; (800c340 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800c0f8:	430b      	orrs	r3, r1
 800c0fa:	6553      	str	r3, [r2, #84]	; 0x54
 800c0fc:	e003      	b.n	800c106 <HAL_RCCEx_PeriphCLKConfig+0xa66>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c0fe:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800c102:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800c106:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c10a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c10e:	f002 0304 	and.w	r3, r2, #4
 800c112:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800c116:	2300      	movs	r3, #0
 800c118:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800c11c:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 800c120:	460b      	mov	r3, r1
 800c122:	4313      	orrs	r3, r2
 800c124:	d043      	beq.n	800c1ae <HAL_RCCEx_PeriphCLKConfig+0xb0e>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800c126:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c12a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800c12e:	2b05      	cmp	r3, #5
 800c130:	d824      	bhi.n	800c17c <HAL_RCCEx_PeriphCLKConfig+0xadc>
 800c132:	a201      	add	r2, pc, #4	; (adr r2, 800c138 <HAL_RCCEx_PeriphCLKConfig+0xa98>)
 800c134:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c138:	0800c185 	.word	0x0800c185
 800c13c:	0800c151 	.word	0x0800c151
 800c140:	0800c167 	.word	0x0800c167
 800c144:	0800c185 	.word	0x0800c185
 800c148:	0800c185 	.word	0x0800c185
 800c14c:	0800c185 	.word	0x0800c185
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c150:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c154:	3308      	adds	r3, #8
 800c156:	2101      	movs	r1, #1
 800c158:	4618      	mov	r0, r3
 800c15a:	f000 ff1d 	bl	800cf98 <RCCEx_PLL2_Config>
 800c15e:	4603      	mov	r3, r0
 800c160:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800c164:	e00f      	b.n	800c186 <HAL_RCCEx_PeriphCLKConfig+0xae6>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c166:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c16a:	3328      	adds	r3, #40	; 0x28
 800c16c:	2101      	movs	r1, #1
 800c16e:	4618      	mov	r0, r3
 800c170:	f000 ffc4 	bl	800d0fc <RCCEx_PLL3_Config>
 800c174:	4603      	mov	r3, r0
 800c176:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800c17a:	e004      	b.n	800c186 <HAL_RCCEx_PeriphCLKConfig+0xae6>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c17c:	2301      	movs	r3, #1
 800c17e:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800c182:	e000      	b.n	800c186 <HAL_RCCEx_PeriphCLKConfig+0xae6>
        break;
 800c184:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c186:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800c18a:	2b00      	cmp	r3, #0
 800c18c:	d10b      	bne.n	800c1a6 <HAL_RCCEx_PeriphCLKConfig+0xb06>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800c18e:	4b6c      	ldr	r3, [pc, #432]	; (800c340 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800c190:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c192:	f023 0107 	bic.w	r1, r3, #7
 800c196:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c19a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800c19e:	4a68      	ldr	r2, [pc, #416]	; (800c340 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800c1a0:	430b      	orrs	r3, r1
 800c1a2:	6593      	str	r3, [r2, #88]	; 0x58
 800c1a4:	e003      	b.n	800c1ae <HAL_RCCEx_PeriphCLKConfig+0xb0e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c1a6:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800c1aa:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800c1ae:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c1b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1b6:	f002 0320 	and.w	r3, r2, #32
 800c1ba:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800c1be:	2300      	movs	r3, #0
 800c1c0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800c1c4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800c1c8:	460b      	mov	r3, r1
 800c1ca:	4313      	orrs	r3, r2
 800c1cc:	d055      	beq.n	800c27a <HAL_RCCEx_PeriphCLKConfig+0xbda>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800c1ce:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c1d2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800c1d6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800c1da:	d033      	beq.n	800c244 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 800c1dc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800c1e0:	d82c      	bhi.n	800c23c <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 800c1e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c1e6:	d02f      	beq.n	800c248 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 800c1e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c1ec:	d826      	bhi.n	800c23c <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 800c1ee:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800c1f2:	d02b      	beq.n	800c24c <HAL_RCCEx_PeriphCLKConfig+0xbac>
 800c1f4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800c1f8:	d820      	bhi.n	800c23c <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 800c1fa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c1fe:	d012      	beq.n	800c226 <HAL_RCCEx_PeriphCLKConfig+0xb86>
 800c200:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c204:	d81a      	bhi.n	800c23c <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 800c206:	2b00      	cmp	r3, #0
 800c208:	d022      	beq.n	800c250 <HAL_RCCEx_PeriphCLKConfig+0xbb0>
 800c20a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c20e:	d115      	bne.n	800c23c <HAL_RCCEx_PeriphCLKConfig+0xb9c>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c210:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c214:	3308      	adds	r3, #8
 800c216:	2100      	movs	r1, #0
 800c218:	4618      	mov	r0, r3
 800c21a:	f000 febd 	bl	800cf98 <RCCEx_PLL2_Config>
 800c21e:	4603      	mov	r3, r0
 800c220:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800c224:	e015      	b.n	800c252 <HAL_RCCEx_PeriphCLKConfig+0xbb2>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c226:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c22a:	3328      	adds	r3, #40	; 0x28
 800c22c:	2102      	movs	r1, #2
 800c22e:	4618      	mov	r0, r3
 800c230:	f000 ff64 	bl	800d0fc <RCCEx_PLL3_Config>
 800c234:	4603      	mov	r3, r0
 800c236:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800c23a:	e00a      	b.n	800c252 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c23c:	2301      	movs	r3, #1
 800c23e:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800c242:	e006      	b.n	800c252 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 800c244:	bf00      	nop
 800c246:	e004      	b.n	800c252 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 800c248:	bf00      	nop
 800c24a:	e002      	b.n	800c252 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 800c24c:	bf00      	nop
 800c24e:	e000      	b.n	800c252 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 800c250:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c252:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800c256:	2b00      	cmp	r3, #0
 800c258:	d10b      	bne.n	800c272 <HAL_RCCEx_PeriphCLKConfig+0xbd2>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800c25a:	4b39      	ldr	r3, [pc, #228]	; (800c340 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800c25c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c25e:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 800c262:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c266:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800c26a:	4a35      	ldr	r2, [pc, #212]	; (800c340 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800c26c:	430b      	orrs	r3, r1
 800c26e:	6553      	str	r3, [r2, #84]	; 0x54
 800c270:	e003      	b.n	800c27a <HAL_RCCEx_PeriphCLKConfig+0xbda>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c272:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800c276:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800c27a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c27e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c282:	f002 0340 	and.w	r3, r2, #64	; 0x40
 800c286:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800c28a:	2300      	movs	r3, #0
 800c28c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800c290:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 800c294:	460b      	mov	r3, r1
 800c296:	4313      	orrs	r3, r2
 800c298:	d058      	beq.n	800c34c <HAL_RCCEx_PeriphCLKConfig+0xcac>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800c29a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c29e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800c2a2:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800c2a6:	d033      	beq.n	800c310 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 800c2a8:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800c2ac:	d82c      	bhi.n	800c308 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 800c2ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c2b2:	d02f      	beq.n	800c314 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 800c2b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c2b8:	d826      	bhi.n	800c308 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 800c2ba:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800c2be:	d02b      	beq.n	800c318 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 800c2c0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800c2c4:	d820      	bhi.n	800c308 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 800c2c6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c2ca:	d012      	beq.n	800c2f2 <HAL_RCCEx_PeriphCLKConfig+0xc52>
 800c2cc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c2d0:	d81a      	bhi.n	800c308 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 800c2d2:	2b00      	cmp	r3, #0
 800c2d4:	d022      	beq.n	800c31c <HAL_RCCEx_PeriphCLKConfig+0xc7c>
 800c2d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c2da:	d115      	bne.n	800c308 <HAL_RCCEx_PeriphCLKConfig+0xc68>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c2dc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c2e0:	3308      	adds	r3, #8
 800c2e2:	2100      	movs	r1, #0
 800c2e4:	4618      	mov	r0, r3
 800c2e6:	f000 fe57 	bl	800cf98 <RCCEx_PLL2_Config>
 800c2ea:	4603      	mov	r3, r0
 800c2ec:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800c2f0:	e015      	b.n	800c31e <HAL_RCCEx_PeriphCLKConfig+0xc7e>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c2f2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c2f6:	3328      	adds	r3, #40	; 0x28
 800c2f8:	2102      	movs	r1, #2
 800c2fa:	4618      	mov	r0, r3
 800c2fc:	f000 fefe 	bl	800d0fc <RCCEx_PLL3_Config>
 800c300:	4603      	mov	r3, r0
 800c302:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800c306:	e00a      	b.n	800c31e <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c308:	2301      	movs	r3, #1
 800c30a:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800c30e:	e006      	b.n	800c31e <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 800c310:	bf00      	nop
 800c312:	e004      	b.n	800c31e <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 800c314:	bf00      	nop
 800c316:	e002      	b.n	800c31e <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 800c318:	bf00      	nop
 800c31a:	e000      	b.n	800c31e <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 800c31c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c31e:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800c322:	2b00      	cmp	r3, #0
 800c324:	d10e      	bne.n	800c344 <HAL_RCCEx_PeriphCLKConfig+0xca4>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800c326:	4b06      	ldr	r3, [pc, #24]	; (800c340 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800c328:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c32a:	f423 51e0 	bic.w	r1, r3, #7168	; 0x1c00
 800c32e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c332:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800c336:	4a02      	ldr	r2, [pc, #8]	; (800c340 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800c338:	430b      	orrs	r3, r1
 800c33a:	6593      	str	r3, [r2, #88]	; 0x58
 800c33c:	e006      	b.n	800c34c <HAL_RCCEx_PeriphCLKConfig+0xcac>
 800c33e:	bf00      	nop
 800c340:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c344:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800c348:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800c34c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c350:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c354:	f002 0380 	and.w	r3, r2, #128	; 0x80
 800c358:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800c35c:	2300      	movs	r3, #0
 800c35e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800c362:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 800c366:	460b      	mov	r3, r1
 800c368:	4313      	orrs	r3, r2
 800c36a:	d055      	beq.n	800c418 <HAL_RCCEx_PeriphCLKConfig+0xd78>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800c36c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c370:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800c374:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800c378:	d033      	beq.n	800c3e2 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 800c37a:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800c37e:	d82c      	bhi.n	800c3da <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 800c380:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c384:	d02f      	beq.n	800c3e6 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 800c386:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c38a:	d826      	bhi.n	800c3da <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 800c38c:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800c390:	d02b      	beq.n	800c3ea <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 800c392:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800c396:	d820      	bhi.n	800c3da <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 800c398:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c39c:	d012      	beq.n	800c3c4 <HAL_RCCEx_PeriphCLKConfig+0xd24>
 800c39e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c3a2:	d81a      	bhi.n	800c3da <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 800c3a4:	2b00      	cmp	r3, #0
 800c3a6:	d022      	beq.n	800c3ee <HAL_RCCEx_PeriphCLKConfig+0xd4e>
 800c3a8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c3ac:	d115      	bne.n	800c3da <HAL_RCCEx_PeriphCLKConfig+0xd3a>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c3ae:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c3b2:	3308      	adds	r3, #8
 800c3b4:	2100      	movs	r1, #0
 800c3b6:	4618      	mov	r0, r3
 800c3b8:	f000 fdee 	bl	800cf98 <RCCEx_PLL2_Config>
 800c3bc:	4603      	mov	r3, r0
 800c3be:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800c3c2:	e015      	b.n	800c3f0 <HAL_RCCEx_PeriphCLKConfig+0xd50>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c3c4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c3c8:	3328      	adds	r3, #40	; 0x28
 800c3ca:	2102      	movs	r1, #2
 800c3cc:	4618      	mov	r0, r3
 800c3ce:	f000 fe95 	bl	800d0fc <RCCEx_PLL3_Config>
 800c3d2:	4603      	mov	r3, r0
 800c3d4:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800c3d8:	e00a      	b.n	800c3f0 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c3da:	2301      	movs	r3, #1
 800c3dc:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800c3e0:	e006      	b.n	800c3f0 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 800c3e2:	bf00      	nop
 800c3e4:	e004      	b.n	800c3f0 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 800c3e6:	bf00      	nop
 800c3e8:	e002      	b.n	800c3f0 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 800c3ea:	bf00      	nop
 800c3ec:	e000      	b.n	800c3f0 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 800c3ee:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c3f0:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800c3f4:	2b00      	cmp	r3, #0
 800c3f6:	d10b      	bne.n	800c410 <HAL_RCCEx_PeriphCLKConfig+0xd70>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800c3f8:	4ba1      	ldr	r3, [pc, #644]	; (800c680 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800c3fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c3fc:	f423 4160 	bic.w	r1, r3, #57344	; 0xe000
 800c400:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c404:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800c408:	4a9d      	ldr	r2, [pc, #628]	; (800c680 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800c40a:	430b      	orrs	r3, r1
 800c40c:	6593      	str	r3, [r2, #88]	; 0x58
 800c40e:	e003      	b.n	800c418 <HAL_RCCEx_PeriphCLKConfig+0xd78>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c410:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800c414:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800c418:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c41c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c420:	f002 0308 	and.w	r3, r2, #8
 800c424:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800c428:	2300      	movs	r3, #0
 800c42a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800c42e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 800c432:	460b      	mov	r3, r1
 800c434:	4313      	orrs	r3, r2
 800c436:	d01e      	beq.n	800c476 <HAL_RCCEx_PeriphCLKConfig+0xdd6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800c438:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c43c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c440:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c444:	d10c      	bne.n	800c460 <HAL_RCCEx_PeriphCLKConfig+0xdc0>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800c446:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c44a:	3328      	adds	r3, #40	; 0x28
 800c44c:	2102      	movs	r1, #2
 800c44e:	4618      	mov	r0, r3
 800c450:	f000 fe54 	bl	800d0fc <RCCEx_PLL3_Config>
 800c454:	4603      	mov	r3, r0
 800c456:	2b00      	cmp	r3, #0
 800c458:	d002      	beq.n	800c460 <HAL_RCCEx_PeriphCLKConfig+0xdc0>
      {
        status = HAL_ERROR;
 800c45a:	2301      	movs	r3, #1
 800c45c:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800c460:	4b87      	ldr	r3, [pc, #540]	; (800c680 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800c462:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c464:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800c468:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c46c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c470:	4a83      	ldr	r2, [pc, #524]	; (800c680 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800c472:	430b      	orrs	r3, r1
 800c474:	6553      	str	r3, [r2, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800c476:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c47a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c47e:	f002 0310 	and.w	r3, r2, #16
 800c482:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800c486:	2300      	movs	r3, #0
 800c488:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800c48c:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 800c490:	460b      	mov	r3, r1
 800c492:	4313      	orrs	r3, r2
 800c494:	d01e      	beq.n	800c4d4 <HAL_RCCEx_PeriphCLKConfig+0xe34>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800c496:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c49a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800c49e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c4a2:	d10c      	bne.n	800c4be <HAL_RCCEx_PeriphCLKConfig+0xe1e>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800c4a4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c4a8:	3328      	adds	r3, #40	; 0x28
 800c4aa:	2102      	movs	r1, #2
 800c4ac:	4618      	mov	r0, r3
 800c4ae:	f000 fe25 	bl	800d0fc <RCCEx_PLL3_Config>
 800c4b2:	4603      	mov	r3, r0
 800c4b4:	2b00      	cmp	r3, #0
 800c4b6:	d002      	beq.n	800c4be <HAL_RCCEx_PeriphCLKConfig+0xe1e>
      {
        status = HAL_ERROR;
 800c4b8:	2301      	movs	r3, #1
 800c4ba:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800c4be:	4b70      	ldr	r3, [pc, #448]	; (800c680 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800c4c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c4c2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800c4c6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c4ca:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800c4ce:	4a6c      	ldr	r2, [pc, #432]	; (800c680 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800c4d0:	430b      	orrs	r3, r1
 800c4d2:	6593      	str	r3, [r2, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800c4d4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c4d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4dc:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 800c4e0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800c4e4:	2300      	movs	r3, #0
 800c4e6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800c4ea:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 800c4ee:	460b      	mov	r3, r1
 800c4f0:	4313      	orrs	r3, r2
 800c4f2:	d03e      	beq.n	800c572 <HAL_RCCEx_PeriphCLKConfig+0xed2>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800c4f4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c4f8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800c4fc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c500:	d022      	beq.n	800c548 <HAL_RCCEx_PeriphCLKConfig+0xea8>
 800c502:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c506:	d81b      	bhi.n	800c540 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 800c508:	2b00      	cmp	r3, #0
 800c50a:	d003      	beq.n	800c514 <HAL_RCCEx_PeriphCLKConfig+0xe74>
 800c50c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c510:	d00b      	beq.n	800c52a <HAL_RCCEx_PeriphCLKConfig+0xe8a>
 800c512:	e015      	b.n	800c540 <HAL_RCCEx_PeriphCLKConfig+0xea0>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c514:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c518:	3308      	adds	r3, #8
 800c51a:	2100      	movs	r1, #0
 800c51c:	4618      	mov	r0, r3
 800c51e:	f000 fd3b 	bl	800cf98 <RCCEx_PLL2_Config>
 800c522:	4603      	mov	r3, r0
 800c524:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* ADC clock source configuration done later after clock selection check */
        break;
 800c528:	e00f      	b.n	800c54a <HAL_RCCEx_PeriphCLKConfig+0xeaa>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c52a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c52e:	3328      	adds	r3, #40	; 0x28
 800c530:	2102      	movs	r1, #2
 800c532:	4618      	mov	r0, r3
 800c534:	f000 fde2 	bl	800d0fc <RCCEx_PLL3_Config>
 800c538:	4603      	mov	r3, r0
 800c53a:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* ADC clock source configuration done later after clock selection check */
        break;
 800c53e:	e004      	b.n	800c54a <HAL_RCCEx_PeriphCLKConfig+0xeaa>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c540:	2301      	movs	r3, #1
 800c542:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800c546:	e000      	b.n	800c54a <HAL_RCCEx_PeriphCLKConfig+0xeaa>
        break;
 800c548:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c54a:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800c54e:	2b00      	cmp	r3, #0
 800c550:	d10b      	bne.n	800c56a <HAL_RCCEx_PeriphCLKConfig+0xeca>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800c552:	4b4b      	ldr	r3, [pc, #300]	; (800c680 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800c554:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c556:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 800c55a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c55e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800c562:	4a47      	ldr	r2, [pc, #284]	; (800c680 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800c564:	430b      	orrs	r3, r1
 800c566:	6593      	str	r3, [r2, #88]	; 0x58
 800c568:	e003      	b.n	800c572 <HAL_RCCEx_PeriphCLKConfig+0xed2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c56a:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800c56e:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800c572:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c576:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c57a:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 800c57e:	67bb      	str	r3, [r7, #120]	; 0x78
 800c580:	2300      	movs	r3, #0
 800c582:	67fb      	str	r3, [r7, #124]	; 0x7c
 800c584:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 800c588:	460b      	mov	r3, r1
 800c58a:	4313      	orrs	r3, r2
 800c58c:	d03b      	beq.n	800c606 <HAL_RCCEx_PeriphCLKConfig+0xf66>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800c58e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c592:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c596:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800c59a:	d01f      	beq.n	800c5dc <HAL_RCCEx_PeriphCLKConfig+0xf3c>
 800c59c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800c5a0:	d818      	bhi.n	800c5d4 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 800c5a2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c5a6:	d003      	beq.n	800c5b0 <HAL_RCCEx_PeriphCLKConfig+0xf10>
 800c5a8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c5ac:	d007      	beq.n	800c5be <HAL_RCCEx_PeriphCLKConfig+0xf1e>
 800c5ae:	e011      	b.n	800c5d4 <HAL_RCCEx_PeriphCLKConfig+0xf34>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c5b0:	4b33      	ldr	r3, [pc, #204]	; (800c680 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800c5b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c5b4:	4a32      	ldr	r2, [pc, #200]	; (800c680 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800c5b6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800c5ba:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800c5bc:	e00f      	b.n	800c5de <HAL_RCCEx_PeriphCLKConfig+0xf3e>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c5be:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c5c2:	3328      	adds	r3, #40	; 0x28
 800c5c4:	2101      	movs	r1, #1
 800c5c6:	4618      	mov	r0, r3
 800c5c8:	f000 fd98 	bl	800d0fc <RCCEx_PLL3_Config>
 800c5cc:	4603      	mov	r3, r0
 800c5ce:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* USB clock source configuration done later after clock selection check */
        break;
 800c5d2:	e004      	b.n	800c5de <HAL_RCCEx_PeriphCLKConfig+0xf3e>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c5d4:	2301      	movs	r3, #1
 800c5d6:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800c5da:	e000      	b.n	800c5de <HAL_RCCEx_PeriphCLKConfig+0xf3e>
        break;
 800c5dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c5de:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800c5e2:	2b00      	cmp	r3, #0
 800c5e4:	d10b      	bne.n	800c5fe <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800c5e6:	4b26      	ldr	r3, [pc, #152]	; (800c680 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800c5e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c5ea:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800c5ee:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c5f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c5f6:	4a22      	ldr	r2, [pc, #136]	; (800c680 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800c5f8:	430b      	orrs	r3, r1
 800c5fa:	6553      	str	r3, [r2, #84]	; 0x54
 800c5fc:	e003      	b.n	800c606 <HAL_RCCEx_PeriphCLKConfig+0xf66>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c5fe:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800c602:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800c606:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c60a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c60e:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 800c612:	673b      	str	r3, [r7, #112]	; 0x70
 800c614:	2300      	movs	r3, #0
 800c616:	677b      	str	r3, [r7, #116]	; 0x74
 800c618:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 800c61c:	460b      	mov	r3, r1
 800c61e:	4313      	orrs	r3, r2
 800c620:	d034      	beq.n	800c68c <HAL_RCCEx_PeriphCLKConfig+0xfec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800c622:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c626:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c628:	2b00      	cmp	r3, #0
 800c62a:	d003      	beq.n	800c634 <HAL_RCCEx_PeriphCLKConfig+0xf94>
 800c62c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c630:	d007      	beq.n	800c642 <HAL_RCCEx_PeriphCLKConfig+0xfa2>
 800c632:	e011      	b.n	800c658 <HAL_RCCEx_PeriphCLKConfig+0xfb8>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c634:	4b12      	ldr	r3, [pc, #72]	; (800c680 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800c636:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c638:	4a11      	ldr	r2, [pc, #68]	; (800c680 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800c63a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800c63e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800c640:	e00e      	b.n	800c660 <HAL_RCCEx_PeriphCLKConfig+0xfc0>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800c642:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c646:	3308      	adds	r3, #8
 800c648:	2102      	movs	r1, #2
 800c64a:	4618      	mov	r0, r3
 800c64c:	f000 fca4 	bl	800cf98 <RCCEx_PLL2_Config>
 800c650:	4603      	mov	r3, r0
 800c652:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800c656:	e003      	b.n	800c660 <HAL_RCCEx_PeriphCLKConfig+0xfc0>

      default:
        ret = HAL_ERROR;
 800c658:	2301      	movs	r3, #1
 800c65a:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800c65e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c660:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800c664:	2b00      	cmp	r3, #0
 800c666:	d10d      	bne.n	800c684 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800c668:	4b05      	ldr	r3, [pc, #20]	; (800c680 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800c66a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c66c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800c670:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c674:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c676:	4a02      	ldr	r2, [pc, #8]	; (800c680 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800c678:	430b      	orrs	r3, r1
 800c67a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800c67c:	e006      	b.n	800c68c <HAL_RCCEx_PeriphCLKConfig+0xfec>
 800c67e:	bf00      	nop
 800c680:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c684:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800c688:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800c68c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c690:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c694:	f002 5300 	and.w	r3, r2, #536870912	; 0x20000000
 800c698:	66bb      	str	r3, [r7, #104]	; 0x68
 800c69a:	2300      	movs	r3, #0
 800c69c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800c69e:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 800c6a2:	460b      	mov	r3, r1
 800c6a4:	4313      	orrs	r3, r2
 800c6a6:	d00c      	beq.n	800c6c2 <HAL_RCCEx_PeriphCLKConfig+0x1022>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800c6a8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c6ac:	3328      	adds	r3, #40	; 0x28
 800c6ae:	2102      	movs	r1, #2
 800c6b0:	4618      	mov	r0, r3
 800c6b2:	f000 fd23 	bl	800d0fc <RCCEx_PLL3_Config>
 800c6b6:	4603      	mov	r3, r0
 800c6b8:	2b00      	cmp	r3, #0
 800c6ba:	d002      	beq.n	800c6c2 <HAL_RCCEx_PeriphCLKConfig+0x1022>
    {
      status = HAL_ERROR;
 800c6bc:	2301      	movs	r3, #1
 800c6be:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800c6c2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c6c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6ca:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 800c6ce:	663b      	str	r3, [r7, #96]	; 0x60
 800c6d0:	2300      	movs	r3, #0
 800c6d2:	667b      	str	r3, [r7, #100]	; 0x64
 800c6d4:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 800c6d8:	460b      	mov	r3, r1
 800c6da:	4313      	orrs	r3, r2
 800c6dc:	d038      	beq.n	800c750 <HAL_RCCEx_PeriphCLKConfig+0x10b0>
  {

    switch (PeriphClkInit->RngClockSelection)
 800c6de:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c6e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c6e6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c6ea:	d018      	beq.n	800c71e <HAL_RCCEx_PeriphCLKConfig+0x107e>
 800c6ec:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c6f0:	d811      	bhi.n	800c716 <HAL_RCCEx_PeriphCLKConfig+0x1076>
 800c6f2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c6f6:	d014      	beq.n	800c722 <HAL_RCCEx_PeriphCLKConfig+0x1082>
 800c6f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c6fc:	d80b      	bhi.n	800c716 <HAL_RCCEx_PeriphCLKConfig+0x1076>
 800c6fe:	2b00      	cmp	r3, #0
 800c700:	d011      	beq.n	800c726 <HAL_RCCEx_PeriphCLKConfig+0x1086>
 800c702:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c706:	d106      	bne.n	800c716 <HAL_RCCEx_PeriphCLKConfig+0x1076>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c708:	4bc3      	ldr	r3, [pc, #780]	; (800ca18 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800c70a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c70c:	4ac2      	ldr	r2, [pc, #776]	; (800ca18 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800c70e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800c712:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800c714:	e008      	b.n	800c728 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c716:	2301      	movs	r3, #1
 800c718:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800c71c:	e004      	b.n	800c728 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 800c71e:	bf00      	nop
 800c720:	e002      	b.n	800c728 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 800c722:	bf00      	nop
 800c724:	e000      	b.n	800c728 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 800c726:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c728:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800c72c:	2b00      	cmp	r3, #0
 800c72e:	d10b      	bne.n	800c748 <HAL_RCCEx_PeriphCLKConfig+0x10a8>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800c730:	4bb9      	ldr	r3, [pc, #740]	; (800ca18 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800c732:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c734:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800c738:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c73c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c740:	4ab5      	ldr	r2, [pc, #724]	; (800ca18 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800c742:	430b      	orrs	r3, r1
 800c744:	6553      	str	r3, [r2, #84]	; 0x54
 800c746:	e003      	b.n	800c750 <HAL_RCCEx_PeriphCLKConfig+0x10b0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c748:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800c74c:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800c750:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c754:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c758:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 800c75c:	65bb      	str	r3, [r7, #88]	; 0x58
 800c75e:	2300      	movs	r3, #0
 800c760:	65fb      	str	r3, [r7, #92]	; 0x5c
 800c762:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 800c766:	460b      	mov	r3, r1
 800c768:	4313      	orrs	r3, r2
 800c76a:	d009      	beq.n	800c780 <HAL_RCCEx_PeriphCLKConfig+0x10e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800c76c:	4baa      	ldr	r3, [pc, #680]	; (800ca18 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800c76e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c770:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800c774:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c778:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c77a:	4aa7      	ldr	r2, [pc, #668]	; (800ca18 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800c77c:	430b      	orrs	r3, r1
 800c77e:	6513      	str	r3, [r2, #80]	; 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800c780:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c784:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c788:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 800c78c:	653b      	str	r3, [r7, #80]	; 0x50
 800c78e:	2300      	movs	r3, #0
 800c790:	657b      	str	r3, [r7, #84]	; 0x54
 800c792:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 800c796:	460b      	mov	r3, r1
 800c798:	4313      	orrs	r3, r2
 800c79a:	d009      	beq.n	800c7b0 <HAL_RCCEx_PeriphCLKConfig+0x1110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800c79c:	4b9e      	ldr	r3, [pc, #632]	; (800ca18 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800c79e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c7a0:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
 800c7a4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c7a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c7aa:	4a9b      	ldr	r2, [pc, #620]	; (800ca18 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800c7ac:	430b      	orrs	r3, r1
 800c7ae:	6513      	str	r3, [r2, #80]	; 0x50
  }

#if defined(DFSDM2_BASE)
  /*------------------------------ DFSDM2 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2) == RCC_PERIPHCLK_DFSDM2)
 800c7b0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c7b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7b8:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 800c7bc:	64bb      	str	r3, [r7, #72]	; 0x48
 800c7be:	2300      	movs	r3, #0
 800c7c0:	64fb      	str	r3, [r7, #76]	; 0x4c
 800c7c2:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 800c7c6:	460b      	mov	r3, r1
 800c7c8:	4313      	orrs	r3, r2
 800c7ca:	d009      	beq.n	800c7e0 <HAL_RCCEx_PeriphCLKConfig+0x1140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM2CLKSOURCE(PeriphClkInit->Dfsdm2ClockSelection));

    /* Configure the DFSDM2 interface clock source */
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
 800c7cc:	4b92      	ldr	r3, [pc, #584]	; (800ca18 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800c7ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c7d0:	f023 6100 	bic.w	r1, r3, #134217728	; 0x8000000
 800c7d4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c7d8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c7da:	4a8f      	ldr	r2, [pc, #572]	; (800ca18 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800c7dc:	430b      	orrs	r3, r1
 800c7de:	6593      	str	r3, [r2, #88]	; 0x58
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800c7e0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c7e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7e8:	f002 4380 	and.w	r3, r2, #1073741824	; 0x40000000
 800c7ec:	643b      	str	r3, [r7, #64]	; 0x40
 800c7ee:	2300      	movs	r3, #0
 800c7f0:	647b      	str	r3, [r7, #68]	; 0x44
 800c7f2:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 800c7f6:	460b      	mov	r3, r1
 800c7f8:	4313      	orrs	r3, r2
 800c7fa:	d00e      	beq.n	800c81a <HAL_RCCEx_PeriphCLKConfig+0x117a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800c7fc:	4b86      	ldr	r3, [pc, #536]	; (800ca18 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800c7fe:	691b      	ldr	r3, [r3, #16]
 800c800:	4a85      	ldr	r2, [pc, #532]	; (800ca18 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800c802:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800c806:	6113      	str	r3, [r2, #16]
 800c808:	4b83      	ldr	r3, [pc, #524]	; (800ca18 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800c80a:	6919      	ldr	r1, [r3, #16]
 800c80c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c810:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800c814:	4a80      	ldr	r2, [pc, #512]	; (800ca18 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800c816:	430b      	orrs	r3, r1
 800c818:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800c81a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c81e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c822:	f002 4300 	and.w	r3, r2, #2147483648	; 0x80000000
 800c826:	63bb      	str	r3, [r7, #56]	; 0x38
 800c828:	2300      	movs	r3, #0
 800c82a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c82c:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 800c830:	460b      	mov	r3, r1
 800c832:	4313      	orrs	r3, r2
 800c834:	d009      	beq.n	800c84a <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800c836:	4b78      	ldr	r3, [pc, #480]	; (800ca18 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800c838:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c83a:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 800c83e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c842:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c844:	4a74      	ldr	r2, [pc, #464]	; (800ca18 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800c846:	430b      	orrs	r3, r1
 800c848:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800c84a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c84e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c852:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 800c856:	633b      	str	r3, [r7, #48]	; 0x30
 800c858:	2300      	movs	r3, #0
 800c85a:	637b      	str	r3, [r7, #52]	; 0x34
 800c85c:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 800c860:	460b      	mov	r3, r1
 800c862:	4313      	orrs	r3, r2
 800c864:	d00a      	beq.n	800c87c <HAL_RCCEx_PeriphCLKConfig+0x11dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800c866:	4b6c      	ldr	r3, [pc, #432]	; (800ca18 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800c868:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c86a:	f423 0140 	bic.w	r1, r3, #12582912	; 0xc00000
 800c86e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c872:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c876:	4a68      	ldr	r2, [pc, #416]	; (800ca18 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800c878:	430b      	orrs	r3, r1
 800c87a:	6553      	str	r3, [r2, #84]	; 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800c87c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c880:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c884:	2100      	movs	r1, #0
 800c886:	62b9      	str	r1, [r7, #40]	; 0x28
 800c888:	f003 0301 	and.w	r3, r3, #1
 800c88c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c88e:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 800c892:	460b      	mov	r3, r1
 800c894:	4313      	orrs	r3, r2
 800c896:	d011      	beq.n	800c8bc <HAL_RCCEx_PeriphCLKConfig+0x121c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c898:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c89c:	3308      	adds	r3, #8
 800c89e:	2100      	movs	r1, #0
 800c8a0:	4618      	mov	r0, r3
 800c8a2:	f000 fb79 	bl	800cf98 <RCCEx_PLL2_Config>
 800c8a6:	4603      	mov	r3, r0
 800c8a8:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
    
    if (ret == HAL_OK)
 800c8ac:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800c8b0:	2b00      	cmp	r3, #0
 800c8b2:	d003      	beq.n	800c8bc <HAL_RCCEx_PeriphCLKConfig+0x121c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c8b4:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800c8b8:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800c8bc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c8c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8c4:	2100      	movs	r1, #0
 800c8c6:	6239      	str	r1, [r7, #32]
 800c8c8:	f003 0302 	and.w	r3, r3, #2
 800c8cc:	627b      	str	r3, [r7, #36]	; 0x24
 800c8ce:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800c8d2:	460b      	mov	r3, r1
 800c8d4:	4313      	orrs	r3, r2
 800c8d6:	d011      	beq.n	800c8fc <HAL_RCCEx_PeriphCLKConfig+0x125c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c8d8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c8dc:	3308      	adds	r3, #8
 800c8de:	2101      	movs	r1, #1
 800c8e0:	4618      	mov	r0, r3
 800c8e2:	f000 fb59 	bl	800cf98 <RCCEx_PLL2_Config>
 800c8e6:	4603      	mov	r3, r0
 800c8e8:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
    
    if (ret == HAL_OK)
 800c8ec:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800c8f0:	2b00      	cmp	r3, #0
 800c8f2:	d003      	beq.n	800c8fc <HAL_RCCEx_PeriphCLKConfig+0x125c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c8f4:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800c8f8:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800c8fc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c900:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c904:	2100      	movs	r1, #0
 800c906:	61b9      	str	r1, [r7, #24]
 800c908:	f003 0304 	and.w	r3, r3, #4
 800c90c:	61fb      	str	r3, [r7, #28]
 800c90e:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800c912:	460b      	mov	r3, r1
 800c914:	4313      	orrs	r3, r2
 800c916:	d011      	beq.n	800c93c <HAL_RCCEx_PeriphCLKConfig+0x129c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800c918:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c91c:	3308      	adds	r3, #8
 800c91e:	2102      	movs	r1, #2
 800c920:	4618      	mov	r0, r3
 800c922:	f000 fb39 	bl	800cf98 <RCCEx_PLL2_Config>
 800c926:	4603      	mov	r3, r0
 800c928:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
    
    if (ret == HAL_OK)
 800c92c:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800c930:	2b00      	cmp	r3, #0
 800c932:	d003      	beq.n	800c93c <HAL_RCCEx_PeriphCLKConfig+0x129c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c934:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800c938:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800c93c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c940:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c944:	2100      	movs	r1, #0
 800c946:	6139      	str	r1, [r7, #16]
 800c948:	f003 0308 	and.w	r3, r3, #8
 800c94c:	617b      	str	r3, [r7, #20]
 800c94e:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800c952:	460b      	mov	r3, r1
 800c954:	4313      	orrs	r3, r2
 800c956:	d011      	beq.n	800c97c <HAL_RCCEx_PeriphCLKConfig+0x12dc>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800c958:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c95c:	3328      	adds	r3, #40	; 0x28
 800c95e:	2100      	movs	r1, #0
 800c960:	4618      	mov	r0, r3
 800c962:	f000 fbcb 	bl	800d0fc <RCCEx_PLL3_Config>
 800c966:	4603      	mov	r3, r0
 800c968:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
  
    if (ret == HAL_OK)
 800c96c:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800c970:	2b00      	cmp	r3, #0
 800c972:	d003      	beq.n	800c97c <HAL_RCCEx_PeriphCLKConfig+0x12dc>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c974:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800c978:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800c97c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c980:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c984:	2100      	movs	r1, #0
 800c986:	60b9      	str	r1, [r7, #8]
 800c988:	f003 0310 	and.w	r3, r3, #16
 800c98c:	60fb      	str	r3, [r7, #12]
 800c98e:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800c992:	460b      	mov	r3, r1
 800c994:	4313      	orrs	r3, r2
 800c996:	d011      	beq.n	800c9bc <HAL_RCCEx_PeriphCLKConfig+0x131c>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c998:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c99c:	3328      	adds	r3, #40	; 0x28
 800c99e:	2101      	movs	r1, #1
 800c9a0:	4618      	mov	r0, r3
 800c9a2:	f000 fbab 	bl	800d0fc <RCCEx_PLL3_Config>
 800c9a6:	4603      	mov	r3, r0
 800c9a8:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
    
    if (ret == HAL_OK)
 800c9ac:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800c9b0:	2b00      	cmp	r3, #0
 800c9b2:	d003      	beq.n	800c9bc <HAL_RCCEx_PeriphCLKConfig+0x131c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c9b4:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800c9b8:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800c9bc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c9c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9c4:	2100      	movs	r1, #0
 800c9c6:	6039      	str	r1, [r7, #0]
 800c9c8:	f003 0320 	and.w	r3, r3, #32
 800c9cc:	607b      	str	r3, [r7, #4]
 800c9ce:	e9d7 1200 	ldrd	r1, r2, [r7]
 800c9d2:	460b      	mov	r3, r1
 800c9d4:	4313      	orrs	r3, r2
 800c9d6:	d011      	beq.n	800c9fc <HAL_RCCEx_PeriphCLKConfig+0x135c>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c9d8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c9dc:	3328      	adds	r3, #40	; 0x28
 800c9de:	2102      	movs	r1, #2
 800c9e0:	4618      	mov	r0, r3
 800c9e2:	f000 fb8b 	bl	800d0fc <RCCEx_PLL3_Config>
 800c9e6:	4603      	mov	r3, r0
 800c9e8:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
    
    if (ret == HAL_OK)
 800c9ec:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800c9f0:	2b00      	cmp	r3, #0
 800c9f2:	d003      	beq.n	800c9fc <HAL_RCCEx_PeriphCLKConfig+0x135c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c9f4:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800c9f8:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    } 
  }

  if (status == HAL_OK)
 800c9fc:	f897 311e 	ldrb.w	r3, [r7, #286]	; 0x11e
 800ca00:	2b00      	cmp	r3, #0
 800ca02:	d101      	bne.n	800ca08 <HAL_RCCEx_PeriphCLKConfig+0x1368>
  {
    return HAL_OK;
 800ca04:	2300      	movs	r3, #0
 800ca06:	e000      	b.n	800ca0a <HAL_RCCEx_PeriphCLKConfig+0x136a>
  }
  return HAL_ERROR;
 800ca08:	2301      	movs	r3, #1
}
 800ca0a:	4618      	mov	r0, r3
 800ca0c:	f507 7790 	add.w	r7, r7, #288	; 0x120
 800ca10:	46bd      	mov	sp, r7
 800ca12:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ca16:	bf00      	nop
 800ca18:	58024400 	.word	0x58024400

0800ca1c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800ca1c:	b580      	push	{r7, lr}
 800ca1e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
 800ca20:	f7fe fde2 	bl	800b5e8 <HAL_RCC_GetHCLKFreq>
 800ca24:	4602      	mov	r2, r0
 800ca26:	4b06      	ldr	r3, [pc, #24]	; (800ca40 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800ca28:	6a1b      	ldr	r3, [r3, #32]
 800ca2a:	091b      	lsrs	r3, r3, #4
 800ca2c:	f003 0307 	and.w	r3, r3, #7
 800ca30:	4904      	ldr	r1, [pc, #16]	; (800ca44 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800ca32:	5ccb      	ldrb	r3, [r1, r3]
 800ca34:	f003 031f 	and.w	r3, r3, #31
 800ca38:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 800ca3c:	4618      	mov	r0, r3
 800ca3e:	bd80      	pop	{r7, pc}
 800ca40:	58024400 	.word	0x58024400
 800ca44:	08010574 	.word	0x08010574

0800ca48 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800ca48:	b480      	push	{r7}
 800ca4a:	b089      	sub	sp, #36	; 0x24
 800ca4c:	af00      	add	r7, sp, #0
 800ca4e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800ca50:	4ba1      	ldr	r3, [pc, #644]	; (800ccd8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ca52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ca54:	f003 0303 	and.w	r3, r3, #3
 800ca58:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800ca5a:	4b9f      	ldr	r3, [pc, #636]	; (800ccd8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ca5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ca5e:	0b1b      	lsrs	r3, r3, #12
 800ca60:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ca64:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800ca66:	4b9c      	ldr	r3, [pc, #624]	; (800ccd8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ca68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ca6a:	091b      	lsrs	r3, r3, #4
 800ca6c:	f003 0301 	and.w	r3, r3, #1
 800ca70:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800ca72:	4b99      	ldr	r3, [pc, #612]	; (800ccd8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ca74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ca76:	08db      	lsrs	r3, r3, #3
 800ca78:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800ca7c:	693a      	ldr	r2, [r7, #16]
 800ca7e:	fb02 f303 	mul.w	r3, r2, r3
 800ca82:	ee07 3a90 	vmov	s15, r3
 800ca86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ca8a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800ca8e:	697b      	ldr	r3, [r7, #20]
 800ca90:	2b00      	cmp	r3, #0
 800ca92:	f000 8111 	beq.w	800ccb8 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800ca96:	69bb      	ldr	r3, [r7, #24]
 800ca98:	2b02      	cmp	r3, #2
 800ca9a:	f000 8083 	beq.w	800cba4 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800ca9e:	69bb      	ldr	r3, [r7, #24]
 800caa0:	2b02      	cmp	r3, #2
 800caa2:	f200 80a1 	bhi.w	800cbe8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800caa6:	69bb      	ldr	r3, [r7, #24]
 800caa8:	2b00      	cmp	r3, #0
 800caaa:	d003      	beq.n	800cab4 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800caac:	69bb      	ldr	r3, [r7, #24]
 800caae:	2b01      	cmp	r3, #1
 800cab0:	d056      	beq.n	800cb60 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800cab2:	e099      	b.n	800cbe8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800cab4:	4b88      	ldr	r3, [pc, #544]	; (800ccd8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cab6:	681b      	ldr	r3, [r3, #0]
 800cab8:	f003 0320 	and.w	r3, r3, #32
 800cabc:	2b00      	cmp	r3, #0
 800cabe:	d02d      	beq.n	800cb1c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800cac0:	4b85      	ldr	r3, [pc, #532]	; (800ccd8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cac2:	681b      	ldr	r3, [r3, #0]
 800cac4:	08db      	lsrs	r3, r3, #3
 800cac6:	f003 0303 	and.w	r3, r3, #3
 800caca:	4a84      	ldr	r2, [pc, #528]	; (800ccdc <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800cacc:	fa22 f303 	lsr.w	r3, r2, r3
 800cad0:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800cad2:	68bb      	ldr	r3, [r7, #8]
 800cad4:	ee07 3a90 	vmov	s15, r3
 800cad8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cadc:	697b      	ldr	r3, [r7, #20]
 800cade:	ee07 3a90 	vmov	s15, r3
 800cae2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cae6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800caea:	4b7b      	ldr	r3, [pc, #492]	; (800ccd8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800caec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800caee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800caf2:	ee07 3a90 	vmov	s15, r3
 800caf6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cafa:	ed97 6a03 	vldr	s12, [r7, #12]
 800cafe:	eddf 5a78 	vldr	s11, [pc, #480]	; 800cce0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800cb02:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cb06:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cb0a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cb0e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cb12:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cb16:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800cb1a:	e087      	b.n	800cc2c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800cb1c:	697b      	ldr	r3, [r7, #20]
 800cb1e:	ee07 3a90 	vmov	s15, r3
 800cb22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cb26:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800cce4 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800cb2a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cb2e:	4b6a      	ldr	r3, [pc, #424]	; (800ccd8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cb30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cb32:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cb36:	ee07 3a90 	vmov	s15, r3
 800cb3a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cb3e:	ed97 6a03 	vldr	s12, [r7, #12]
 800cb42:	eddf 5a67 	vldr	s11, [pc, #412]	; 800cce0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800cb46:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cb4a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cb4e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cb52:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cb56:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cb5a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cb5e:	e065      	b.n	800cc2c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800cb60:	697b      	ldr	r3, [r7, #20]
 800cb62:	ee07 3a90 	vmov	s15, r3
 800cb66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cb6a:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800cce8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800cb6e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cb72:	4b59      	ldr	r3, [pc, #356]	; (800ccd8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cb74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cb76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cb7a:	ee07 3a90 	vmov	s15, r3
 800cb7e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cb82:	ed97 6a03 	vldr	s12, [r7, #12]
 800cb86:	eddf 5a56 	vldr	s11, [pc, #344]	; 800cce0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800cb8a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cb8e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cb92:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cb96:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cb9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cb9e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cba2:	e043      	b.n	800cc2c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800cba4:	697b      	ldr	r3, [r7, #20]
 800cba6:	ee07 3a90 	vmov	s15, r3
 800cbaa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cbae:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800ccec <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800cbb2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cbb6:	4b48      	ldr	r3, [pc, #288]	; (800ccd8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cbb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cbba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cbbe:	ee07 3a90 	vmov	s15, r3
 800cbc2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cbc6:	ed97 6a03 	vldr	s12, [r7, #12]
 800cbca:	eddf 5a45 	vldr	s11, [pc, #276]	; 800cce0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800cbce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cbd2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cbd6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cbda:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cbde:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cbe2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cbe6:	e021      	b.n	800cc2c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800cbe8:	697b      	ldr	r3, [r7, #20]
 800cbea:	ee07 3a90 	vmov	s15, r3
 800cbee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cbf2:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800cce8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800cbf6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cbfa:	4b37      	ldr	r3, [pc, #220]	; (800ccd8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cbfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cbfe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cc02:	ee07 3a90 	vmov	s15, r3
 800cc06:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cc0a:	ed97 6a03 	vldr	s12, [r7, #12]
 800cc0e:	eddf 5a34 	vldr	s11, [pc, #208]	; 800cce0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800cc12:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cc16:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cc1a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cc1e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cc22:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cc26:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cc2a:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800cc2c:	4b2a      	ldr	r3, [pc, #168]	; (800ccd8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cc2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cc30:	0a5b      	lsrs	r3, r3, #9
 800cc32:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cc36:	ee07 3a90 	vmov	s15, r3
 800cc3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cc3e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800cc42:	ee37 7a87 	vadd.f32	s14, s15, s14
 800cc46:	edd7 6a07 	vldr	s13, [r7, #28]
 800cc4a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cc4e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cc52:	ee17 2a90 	vmov	r2, s15
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800cc5a:	4b1f      	ldr	r3, [pc, #124]	; (800ccd8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cc5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cc5e:	0c1b      	lsrs	r3, r3, #16
 800cc60:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cc64:	ee07 3a90 	vmov	s15, r3
 800cc68:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cc6c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800cc70:	ee37 7a87 	vadd.f32	s14, s15, s14
 800cc74:	edd7 6a07 	vldr	s13, [r7, #28]
 800cc78:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cc7c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cc80:	ee17 2a90 	vmov	r2, s15
 800cc84:	687b      	ldr	r3, [r7, #4]
 800cc86:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800cc88:	4b13      	ldr	r3, [pc, #76]	; (800ccd8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cc8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cc8c:	0e1b      	lsrs	r3, r3, #24
 800cc8e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cc92:	ee07 3a90 	vmov	s15, r3
 800cc96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cc9a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800cc9e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800cca2:	edd7 6a07 	vldr	s13, [r7, #28]
 800cca6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ccaa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ccae:	ee17 2a90 	vmov	r2, s15
 800ccb2:	687b      	ldr	r3, [r7, #4]
 800ccb4:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800ccb6:	e008      	b.n	800ccca <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800ccb8:	687b      	ldr	r3, [r7, #4]
 800ccba:	2200      	movs	r2, #0
 800ccbc:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	2200      	movs	r2, #0
 800ccc2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800ccc4:	687b      	ldr	r3, [r7, #4]
 800ccc6:	2200      	movs	r2, #0
 800ccc8:	609a      	str	r2, [r3, #8]
}
 800ccca:	bf00      	nop
 800cccc:	3724      	adds	r7, #36	; 0x24
 800ccce:	46bd      	mov	sp, r7
 800ccd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccd4:	4770      	bx	lr
 800ccd6:	bf00      	nop
 800ccd8:	58024400 	.word	0x58024400
 800ccdc:	03d09000 	.word	0x03d09000
 800cce0:	46000000 	.word	0x46000000
 800cce4:	4c742400 	.word	0x4c742400
 800cce8:	4a742400 	.word	0x4a742400
 800ccec:	4bb71b00 	.word	0x4bb71b00

0800ccf0 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800ccf0:	b480      	push	{r7}
 800ccf2:	b089      	sub	sp, #36	; 0x24
 800ccf4:	af00      	add	r7, sp, #0
 800ccf6:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800ccf8:	4ba1      	ldr	r3, [pc, #644]	; (800cf80 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ccfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ccfc:	f003 0303 	and.w	r3, r3, #3
 800cd00:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800cd02:	4b9f      	ldr	r3, [pc, #636]	; (800cf80 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cd04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cd06:	0d1b      	lsrs	r3, r3, #20
 800cd08:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800cd0c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800cd0e:	4b9c      	ldr	r3, [pc, #624]	; (800cf80 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cd10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cd12:	0a1b      	lsrs	r3, r3, #8
 800cd14:	f003 0301 	and.w	r3, r3, #1
 800cd18:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800cd1a:	4b99      	ldr	r3, [pc, #612]	; (800cf80 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cd1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cd1e:	08db      	lsrs	r3, r3, #3
 800cd20:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800cd24:	693a      	ldr	r2, [r7, #16]
 800cd26:	fb02 f303 	mul.w	r3, r2, r3
 800cd2a:	ee07 3a90 	vmov	s15, r3
 800cd2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cd32:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800cd36:	697b      	ldr	r3, [r7, #20]
 800cd38:	2b00      	cmp	r3, #0
 800cd3a:	f000 8111 	beq.w	800cf60 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800cd3e:	69bb      	ldr	r3, [r7, #24]
 800cd40:	2b02      	cmp	r3, #2
 800cd42:	f000 8083 	beq.w	800ce4c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800cd46:	69bb      	ldr	r3, [r7, #24]
 800cd48:	2b02      	cmp	r3, #2
 800cd4a:	f200 80a1 	bhi.w	800ce90 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800cd4e:	69bb      	ldr	r3, [r7, #24]
 800cd50:	2b00      	cmp	r3, #0
 800cd52:	d003      	beq.n	800cd5c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800cd54:	69bb      	ldr	r3, [r7, #24]
 800cd56:	2b01      	cmp	r3, #1
 800cd58:	d056      	beq.n	800ce08 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800cd5a:	e099      	b.n	800ce90 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800cd5c:	4b88      	ldr	r3, [pc, #544]	; (800cf80 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cd5e:	681b      	ldr	r3, [r3, #0]
 800cd60:	f003 0320 	and.w	r3, r3, #32
 800cd64:	2b00      	cmp	r3, #0
 800cd66:	d02d      	beq.n	800cdc4 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800cd68:	4b85      	ldr	r3, [pc, #532]	; (800cf80 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cd6a:	681b      	ldr	r3, [r3, #0]
 800cd6c:	08db      	lsrs	r3, r3, #3
 800cd6e:	f003 0303 	and.w	r3, r3, #3
 800cd72:	4a84      	ldr	r2, [pc, #528]	; (800cf84 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800cd74:	fa22 f303 	lsr.w	r3, r2, r3
 800cd78:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800cd7a:	68bb      	ldr	r3, [r7, #8]
 800cd7c:	ee07 3a90 	vmov	s15, r3
 800cd80:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cd84:	697b      	ldr	r3, [r7, #20]
 800cd86:	ee07 3a90 	vmov	s15, r3
 800cd8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cd8e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cd92:	4b7b      	ldr	r3, [pc, #492]	; (800cf80 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cd94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cd96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cd9a:	ee07 3a90 	vmov	s15, r3
 800cd9e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cda2:	ed97 6a03 	vldr	s12, [r7, #12]
 800cda6:	eddf 5a78 	vldr	s11, [pc, #480]	; 800cf88 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800cdaa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cdae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cdb2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cdb6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cdba:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cdbe:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800cdc2:	e087      	b.n	800ced4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800cdc4:	697b      	ldr	r3, [r7, #20]
 800cdc6:	ee07 3a90 	vmov	s15, r3
 800cdca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cdce:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800cf8c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800cdd2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cdd6:	4b6a      	ldr	r3, [pc, #424]	; (800cf80 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cdd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cdda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cdde:	ee07 3a90 	vmov	s15, r3
 800cde2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cde6:	ed97 6a03 	vldr	s12, [r7, #12]
 800cdea:	eddf 5a67 	vldr	s11, [pc, #412]	; 800cf88 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800cdee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cdf2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cdf6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cdfa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cdfe:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ce02:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ce06:	e065      	b.n	800ced4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800ce08:	697b      	ldr	r3, [r7, #20]
 800ce0a:	ee07 3a90 	vmov	s15, r3
 800ce0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ce12:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800cf90 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800ce16:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ce1a:	4b59      	ldr	r3, [pc, #356]	; (800cf80 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ce1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ce1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ce22:	ee07 3a90 	vmov	s15, r3
 800ce26:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ce2a:	ed97 6a03 	vldr	s12, [r7, #12]
 800ce2e:	eddf 5a56 	vldr	s11, [pc, #344]	; 800cf88 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800ce32:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ce36:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ce3a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ce3e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ce42:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ce46:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ce4a:	e043      	b.n	800ced4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800ce4c:	697b      	ldr	r3, [r7, #20]
 800ce4e:	ee07 3a90 	vmov	s15, r3
 800ce52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ce56:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800cf94 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800ce5a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ce5e:	4b48      	ldr	r3, [pc, #288]	; (800cf80 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ce60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ce62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ce66:	ee07 3a90 	vmov	s15, r3
 800ce6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ce6e:	ed97 6a03 	vldr	s12, [r7, #12]
 800ce72:	eddf 5a45 	vldr	s11, [pc, #276]	; 800cf88 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800ce76:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ce7a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ce7e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ce82:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ce86:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ce8a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ce8e:	e021      	b.n	800ced4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800ce90:	697b      	ldr	r3, [r7, #20]
 800ce92:	ee07 3a90 	vmov	s15, r3
 800ce96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ce9a:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800cf90 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800ce9e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cea2:	4b37      	ldr	r3, [pc, #220]	; (800cf80 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cea4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cea6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ceaa:	ee07 3a90 	vmov	s15, r3
 800ceae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ceb2:	ed97 6a03 	vldr	s12, [r7, #12]
 800ceb6:	eddf 5a34 	vldr	s11, [pc, #208]	; 800cf88 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800ceba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cebe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cec2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cec6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ceca:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cece:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ced2:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800ced4:	4b2a      	ldr	r3, [pc, #168]	; (800cf80 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ced6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ced8:	0a5b      	lsrs	r3, r3, #9
 800ceda:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cede:	ee07 3a90 	vmov	s15, r3
 800cee2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cee6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800ceea:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ceee:	edd7 6a07 	vldr	s13, [r7, #28]
 800cef2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cef6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cefa:	ee17 2a90 	vmov	r2, s15
 800cefe:	687b      	ldr	r3, [r7, #4]
 800cf00:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800cf02:	4b1f      	ldr	r3, [pc, #124]	; (800cf80 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cf04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cf06:	0c1b      	lsrs	r3, r3, #16
 800cf08:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cf0c:	ee07 3a90 	vmov	s15, r3
 800cf10:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cf14:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800cf18:	ee37 7a87 	vadd.f32	s14, s15, s14
 800cf1c:	edd7 6a07 	vldr	s13, [r7, #28]
 800cf20:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cf24:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cf28:	ee17 2a90 	vmov	r2, s15
 800cf2c:	687b      	ldr	r3, [r7, #4]
 800cf2e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800cf30:	4b13      	ldr	r3, [pc, #76]	; (800cf80 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cf32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cf34:	0e1b      	lsrs	r3, r3, #24
 800cf36:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cf3a:	ee07 3a90 	vmov	s15, r3
 800cf3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cf42:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800cf46:	ee37 7a87 	vadd.f32	s14, s15, s14
 800cf4a:	edd7 6a07 	vldr	s13, [r7, #28]
 800cf4e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cf52:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cf56:	ee17 2a90 	vmov	r2, s15
 800cf5a:	687b      	ldr	r3, [r7, #4]
 800cf5c:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800cf5e:	e008      	b.n	800cf72 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	2200      	movs	r2, #0
 800cf64:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800cf66:	687b      	ldr	r3, [r7, #4]
 800cf68:	2200      	movs	r2, #0
 800cf6a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800cf6c:	687b      	ldr	r3, [r7, #4]
 800cf6e:	2200      	movs	r2, #0
 800cf70:	609a      	str	r2, [r3, #8]
}
 800cf72:	bf00      	nop
 800cf74:	3724      	adds	r7, #36	; 0x24
 800cf76:	46bd      	mov	sp, r7
 800cf78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf7c:	4770      	bx	lr
 800cf7e:	bf00      	nop
 800cf80:	58024400 	.word	0x58024400
 800cf84:	03d09000 	.word	0x03d09000
 800cf88:	46000000 	.word	0x46000000
 800cf8c:	4c742400 	.word	0x4c742400
 800cf90:	4a742400 	.word	0x4a742400
 800cf94:	4bb71b00 	.word	0x4bb71b00

0800cf98 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800cf98:	b580      	push	{r7, lr}
 800cf9a:	b084      	sub	sp, #16
 800cf9c:	af00      	add	r7, sp, #0
 800cf9e:	6078      	str	r0, [r7, #4]
 800cfa0:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800cfa2:	2300      	movs	r3, #0
 800cfa4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800cfa6:	4b53      	ldr	r3, [pc, #332]	; (800d0f4 <RCCEx_PLL2_Config+0x15c>)
 800cfa8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cfaa:	f003 0303 	and.w	r3, r3, #3
 800cfae:	2b03      	cmp	r3, #3
 800cfb0:	d101      	bne.n	800cfb6 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800cfb2:	2301      	movs	r3, #1
 800cfb4:	e099      	b.n	800d0ea <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800cfb6:	4b4f      	ldr	r3, [pc, #316]	; (800d0f4 <RCCEx_PLL2_Config+0x15c>)
 800cfb8:	681b      	ldr	r3, [r3, #0]
 800cfba:	4a4e      	ldr	r2, [pc, #312]	; (800d0f4 <RCCEx_PLL2_Config+0x15c>)
 800cfbc:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800cfc0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800cfc2:	f7f7 fa9d 	bl	8004500 <HAL_GetTick>
 800cfc6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800cfc8:	e008      	b.n	800cfdc <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800cfca:	f7f7 fa99 	bl	8004500 <HAL_GetTick>
 800cfce:	4602      	mov	r2, r0
 800cfd0:	68bb      	ldr	r3, [r7, #8]
 800cfd2:	1ad3      	subs	r3, r2, r3
 800cfd4:	2b02      	cmp	r3, #2
 800cfd6:	d901      	bls.n	800cfdc <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800cfd8:	2303      	movs	r3, #3
 800cfda:	e086      	b.n	800d0ea <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800cfdc:	4b45      	ldr	r3, [pc, #276]	; (800d0f4 <RCCEx_PLL2_Config+0x15c>)
 800cfde:	681b      	ldr	r3, [r3, #0]
 800cfe0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800cfe4:	2b00      	cmp	r3, #0
 800cfe6:	d1f0      	bne.n	800cfca <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800cfe8:	4b42      	ldr	r3, [pc, #264]	; (800d0f4 <RCCEx_PLL2_Config+0x15c>)
 800cfea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cfec:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800cff0:	687b      	ldr	r3, [r7, #4]
 800cff2:	681b      	ldr	r3, [r3, #0]
 800cff4:	031b      	lsls	r3, r3, #12
 800cff6:	493f      	ldr	r1, [pc, #252]	; (800d0f4 <RCCEx_PLL2_Config+0x15c>)
 800cff8:	4313      	orrs	r3, r2
 800cffa:	628b      	str	r3, [r1, #40]	; 0x28
 800cffc:	687b      	ldr	r3, [r7, #4]
 800cffe:	685b      	ldr	r3, [r3, #4]
 800d000:	3b01      	subs	r3, #1
 800d002:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800d006:	687b      	ldr	r3, [r7, #4]
 800d008:	689b      	ldr	r3, [r3, #8]
 800d00a:	3b01      	subs	r3, #1
 800d00c:	025b      	lsls	r3, r3, #9
 800d00e:	b29b      	uxth	r3, r3
 800d010:	431a      	orrs	r2, r3
 800d012:	687b      	ldr	r3, [r7, #4]
 800d014:	68db      	ldr	r3, [r3, #12]
 800d016:	3b01      	subs	r3, #1
 800d018:	041b      	lsls	r3, r3, #16
 800d01a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800d01e:	431a      	orrs	r2, r3
 800d020:	687b      	ldr	r3, [r7, #4]
 800d022:	691b      	ldr	r3, [r3, #16]
 800d024:	3b01      	subs	r3, #1
 800d026:	061b      	lsls	r3, r3, #24
 800d028:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800d02c:	4931      	ldr	r1, [pc, #196]	; (800d0f4 <RCCEx_PLL2_Config+0x15c>)
 800d02e:	4313      	orrs	r3, r2
 800d030:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800d032:	4b30      	ldr	r3, [pc, #192]	; (800d0f4 <RCCEx_PLL2_Config+0x15c>)
 800d034:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d036:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800d03a:	687b      	ldr	r3, [r7, #4]
 800d03c:	695b      	ldr	r3, [r3, #20]
 800d03e:	492d      	ldr	r1, [pc, #180]	; (800d0f4 <RCCEx_PLL2_Config+0x15c>)
 800d040:	4313      	orrs	r3, r2
 800d042:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800d044:	4b2b      	ldr	r3, [pc, #172]	; (800d0f4 <RCCEx_PLL2_Config+0x15c>)
 800d046:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d048:	f023 0220 	bic.w	r2, r3, #32
 800d04c:	687b      	ldr	r3, [r7, #4]
 800d04e:	699b      	ldr	r3, [r3, #24]
 800d050:	4928      	ldr	r1, [pc, #160]	; (800d0f4 <RCCEx_PLL2_Config+0x15c>)
 800d052:	4313      	orrs	r3, r2
 800d054:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800d056:	4b27      	ldr	r3, [pc, #156]	; (800d0f4 <RCCEx_PLL2_Config+0x15c>)
 800d058:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d05a:	4a26      	ldr	r2, [pc, #152]	; (800d0f4 <RCCEx_PLL2_Config+0x15c>)
 800d05c:	f023 0310 	bic.w	r3, r3, #16
 800d060:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800d062:	4b24      	ldr	r3, [pc, #144]	; (800d0f4 <RCCEx_PLL2_Config+0x15c>)
 800d064:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d066:	4b24      	ldr	r3, [pc, #144]	; (800d0f8 <RCCEx_PLL2_Config+0x160>)
 800d068:	4013      	ands	r3, r2
 800d06a:	687a      	ldr	r2, [r7, #4]
 800d06c:	69d2      	ldr	r2, [r2, #28]
 800d06e:	00d2      	lsls	r2, r2, #3
 800d070:	4920      	ldr	r1, [pc, #128]	; (800d0f4 <RCCEx_PLL2_Config+0x15c>)
 800d072:	4313      	orrs	r3, r2
 800d074:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800d076:	4b1f      	ldr	r3, [pc, #124]	; (800d0f4 <RCCEx_PLL2_Config+0x15c>)
 800d078:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d07a:	4a1e      	ldr	r2, [pc, #120]	; (800d0f4 <RCCEx_PLL2_Config+0x15c>)
 800d07c:	f043 0310 	orr.w	r3, r3, #16
 800d080:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800d082:	683b      	ldr	r3, [r7, #0]
 800d084:	2b00      	cmp	r3, #0
 800d086:	d106      	bne.n	800d096 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800d088:	4b1a      	ldr	r3, [pc, #104]	; (800d0f4 <RCCEx_PLL2_Config+0x15c>)
 800d08a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d08c:	4a19      	ldr	r2, [pc, #100]	; (800d0f4 <RCCEx_PLL2_Config+0x15c>)
 800d08e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800d092:	62d3      	str	r3, [r2, #44]	; 0x2c
 800d094:	e00f      	b.n	800d0b6 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800d096:	683b      	ldr	r3, [r7, #0]
 800d098:	2b01      	cmp	r3, #1
 800d09a:	d106      	bne.n	800d0aa <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800d09c:	4b15      	ldr	r3, [pc, #84]	; (800d0f4 <RCCEx_PLL2_Config+0x15c>)
 800d09e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d0a0:	4a14      	ldr	r2, [pc, #80]	; (800d0f4 <RCCEx_PLL2_Config+0x15c>)
 800d0a2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d0a6:	62d3      	str	r3, [r2, #44]	; 0x2c
 800d0a8:	e005      	b.n	800d0b6 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800d0aa:	4b12      	ldr	r3, [pc, #72]	; (800d0f4 <RCCEx_PLL2_Config+0x15c>)
 800d0ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d0ae:	4a11      	ldr	r2, [pc, #68]	; (800d0f4 <RCCEx_PLL2_Config+0x15c>)
 800d0b0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800d0b4:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800d0b6:	4b0f      	ldr	r3, [pc, #60]	; (800d0f4 <RCCEx_PLL2_Config+0x15c>)
 800d0b8:	681b      	ldr	r3, [r3, #0]
 800d0ba:	4a0e      	ldr	r2, [pc, #56]	; (800d0f4 <RCCEx_PLL2_Config+0x15c>)
 800d0bc:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800d0c0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d0c2:	f7f7 fa1d 	bl	8004500 <HAL_GetTick>
 800d0c6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800d0c8:	e008      	b.n	800d0dc <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800d0ca:	f7f7 fa19 	bl	8004500 <HAL_GetTick>
 800d0ce:	4602      	mov	r2, r0
 800d0d0:	68bb      	ldr	r3, [r7, #8]
 800d0d2:	1ad3      	subs	r3, r2, r3
 800d0d4:	2b02      	cmp	r3, #2
 800d0d6:	d901      	bls.n	800d0dc <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800d0d8:	2303      	movs	r3, #3
 800d0da:	e006      	b.n	800d0ea <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800d0dc:	4b05      	ldr	r3, [pc, #20]	; (800d0f4 <RCCEx_PLL2_Config+0x15c>)
 800d0de:	681b      	ldr	r3, [r3, #0]
 800d0e0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d0e4:	2b00      	cmp	r3, #0
 800d0e6:	d0f0      	beq.n	800d0ca <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800d0e8:	7bfb      	ldrb	r3, [r7, #15]
}
 800d0ea:	4618      	mov	r0, r3
 800d0ec:	3710      	adds	r7, #16
 800d0ee:	46bd      	mov	sp, r7
 800d0f0:	bd80      	pop	{r7, pc}
 800d0f2:	bf00      	nop
 800d0f4:	58024400 	.word	0x58024400
 800d0f8:	ffff0007 	.word	0xffff0007

0800d0fc <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800d0fc:	b580      	push	{r7, lr}
 800d0fe:	b084      	sub	sp, #16
 800d100:	af00      	add	r7, sp, #0
 800d102:	6078      	str	r0, [r7, #4]
 800d104:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800d106:	2300      	movs	r3, #0
 800d108:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800d10a:	4b53      	ldr	r3, [pc, #332]	; (800d258 <RCCEx_PLL3_Config+0x15c>)
 800d10c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d10e:	f003 0303 	and.w	r3, r3, #3
 800d112:	2b03      	cmp	r3, #3
 800d114:	d101      	bne.n	800d11a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800d116:	2301      	movs	r3, #1
 800d118:	e099      	b.n	800d24e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800d11a:	4b4f      	ldr	r3, [pc, #316]	; (800d258 <RCCEx_PLL3_Config+0x15c>)
 800d11c:	681b      	ldr	r3, [r3, #0]
 800d11e:	4a4e      	ldr	r2, [pc, #312]	; (800d258 <RCCEx_PLL3_Config+0x15c>)
 800d120:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d124:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d126:	f7f7 f9eb 	bl	8004500 <HAL_GetTick>
 800d12a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800d12c:	e008      	b.n	800d140 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800d12e:	f7f7 f9e7 	bl	8004500 <HAL_GetTick>
 800d132:	4602      	mov	r2, r0
 800d134:	68bb      	ldr	r3, [r7, #8]
 800d136:	1ad3      	subs	r3, r2, r3
 800d138:	2b02      	cmp	r3, #2
 800d13a:	d901      	bls.n	800d140 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800d13c:	2303      	movs	r3, #3
 800d13e:	e086      	b.n	800d24e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800d140:	4b45      	ldr	r3, [pc, #276]	; (800d258 <RCCEx_PLL3_Config+0x15c>)
 800d142:	681b      	ldr	r3, [r3, #0]
 800d144:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800d148:	2b00      	cmp	r3, #0
 800d14a:	d1f0      	bne.n	800d12e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800d14c:	4b42      	ldr	r3, [pc, #264]	; (800d258 <RCCEx_PLL3_Config+0x15c>)
 800d14e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d150:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 800d154:	687b      	ldr	r3, [r7, #4]
 800d156:	681b      	ldr	r3, [r3, #0]
 800d158:	051b      	lsls	r3, r3, #20
 800d15a:	493f      	ldr	r1, [pc, #252]	; (800d258 <RCCEx_PLL3_Config+0x15c>)
 800d15c:	4313      	orrs	r3, r2
 800d15e:	628b      	str	r3, [r1, #40]	; 0x28
 800d160:	687b      	ldr	r3, [r7, #4]
 800d162:	685b      	ldr	r3, [r3, #4]
 800d164:	3b01      	subs	r3, #1
 800d166:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800d16a:	687b      	ldr	r3, [r7, #4]
 800d16c:	689b      	ldr	r3, [r3, #8]
 800d16e:	3b01      	subs	r3, #1
 800d170:	025b      	lsls	r3, r3, #9
 800d172:	b29b      	uxth	r3, r3
 800d174:	431a      	orrs	r2, r3
 800d176:	687b      	ldr	r3, [r7, #4]
 800d178:	68db      	ldr	r3, [r3, #12]
 800d17a:	3b01      	subs	r3, #1
 800d17c:	041b      	lsls	r3, r3, #16
 800d17e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800d182:	431a      	orrs	r2, r3
 800d184:	687b      	ldr	r3, [r7, #4]
 800d186:	691b      	ldr	r3, [r3, #16]
 800d188:	3b01      	subs	r3, #1
 800d18a:	061b      	lsls	r3, r3, #24
 800d18c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800d190:	4931      	ldr	r1, [pc, #196]	; (800d258 <RCCEx_PLL3_Config+0x15c>)
 800d192:	4313      	orrs	r3, r2
 800d194:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800d196:	4b30      	ldr	r3, [pc, #192]	; (800d258 <RCCEx_PLL3_Config+0x15c>)
 800d198:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d19a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800d19e:	687b      	ldr	r3, [r7, #4]
 800d1a0:	695b      	ldr	r3, [r3, #20]
 800d1a2:	492d      	ldr	r1, [pc, #180]	; (800d258 <RCCEx_PLL3_Config+0x15c>)
 800d1a4:	4313      	orrs	r3, r2
 800d1a6:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800d1a8:	4b2b      	ldr	r3, [pc, #172]	; (800d258 <RCCEx_PLL3_Config+0x15c>)
 800d1aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d1ac:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800d1b0:	687b      	ldr	r3, [r7, #4]
 800d1b2:	699b      	ldr	r3, [r3, #24]
 800d1b4:	4928      	ldr	r1, [pc, #160]	; (800d258 <RCCEx_PLL3_Config+0x15c>)
 800d1b6:	4313      	orrs	r3, r2
 800d1b8:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800d1ba:	4b27      	ldr	r3, [pc, #156]	; (800d258 <RCCEx_PLL3_Config+0x15c>)
 800d1bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d1be:	4a26      	ldr	r2, [pc, #152]	; (800d258 <RCCEx_PLL3_Config+0x15c>)
 800d1c0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800d1c4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800d1c6:	4b24      	ldr	r3, [pc, #144]	; (800d258 <RCCEx_PLL3_Config+0x15c>)
 800d1c8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d1ca:	4b24      	ldr	r3, [pc, #144]	; (800d25c <RCCEx_PLL3_Config+0x160>)
 800d1cc:	4013      	ands	r3, r2
 800d1ce:	687a      	ldr	r2, [r7, #4]
 800d1d0:	69d2      	ldr	r2, [r2, #28]
 800d1d2:	00d2      	lsls	r2, r2, #3
 800d1d4:	4920      	ldr	r1, [pc, #128]	; (800d258 <RCCEx_PLL3_Config+0x15c>)
 800d1d6:	4313      	orrs	r3, r2
 800d1d8:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800d1da:	4b1f      	ldr	r3, [pc, #124]	; (800d258 <RCCEx_PLL3_Config+0x15c>)
 800d1dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d1de:	4a1e      	ldr	r2, [pc, #120]	; (800d258 <RCCEx_PLL3_Config+0x15c>)
 800d1e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d1e4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800d1e6:	683b      	ldr	r3, [r7, #0]
 800d1e8:	2b00      	cmp	r3, #0
 800d1ea:	d106      	bne.n	800d1fa <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800d1ec:	4b1a      	ldr	r3, [pc, #104]	; (800d258 <RCCEx_PLL3_Config+0x15c>)
 800d1ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d1f0:	4a19      	ldr	r2, [pc, #100]	; (800d258 <RCCEx_PLL3_Config+0x15c>)
 800d1f2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800d1f6:	62d3      	str	r3, [r2, #44]	; 0x2c
 800d1f8:	e00f      	b.n	800d21a <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800d1fa:	683b      	ldr	r3, [r7, #0]
 800d1fc:	2b01      	cmp	r3, #1
 800d1fe:	d106      	bne.n	800d20e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800d200:	4b15      	ldr	r3, [pc, #84]	; (800d258 <RCCEx_PLL3_Config+0x15c>)
 800d202:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d204:	4a14      	ldr	r2, [pc, #80]	; (800d258 <RCCEx_PLL3_Config+0x15c>)
 800d206:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800d20a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800d20c:	e005      	b.n	800d21a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800d20e:	4b12      	ldr	r3, [pc, #72]	; (800d258 <RCCEx_PLL3_Config+0x15c>)
 800d210:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d212:	4a11      	ldr	r2, [pc, #68]	; (800d258 <RCCEx_PLL3_Config+0x15c>)
 800d214:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800d218:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800d21a:	4b0f      	ldr	r3, [pc, #60]	; (800d258 <RCCEx_PLL3_Config+0x15c>)
 800d21c:	681b      	ldr	r3, [r3, #0]
 800d21e:	4a0e      	ldr	r2, [pc, #56]	; (800d258 <RCCEx_PLL3_Config+0x15c>)
 800d220:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d224:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d226:	f7f7 f96b 	bl	8004500 <HAL_GetTick>
 800d22a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800d22c:	e008      	b.n	800d240 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800d22e:	f7f7 f967 	bl	8004500 <HAL_GetTick>
 800d232:	4602      	mov	r2, r0
 800d234:	68bb      	ldr	r3, [r7, #8]
 800d236:	1ad3      	subs	r3, r2, r3
 800d238:	2b02      	cmp	r3, #2
 800d23a:	d901      	bls.n	800d240 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800d23c:	2303      	movs	r3, #3
 800d23e:	e006      	b.n	800d24e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800d240:	4b05      	ldr	r3, [pc, #20]	; (800d258 <RCCEx_PLL3_Config+0x15c>)
 800d242:	681b      	ldr	r3, [r3, #0]
 800d244:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800d248:	2b00      	cmp	r3, #0
 800d24a:	d0f0      	beq.n	800d22e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800d24c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d24e:	4618      	mov	r0, r3
 800d250:	3710      	adds	r7, #16
 800d252:	46bd      	mov	sp, r7
 800d254:	bd80      	pop	{r7, pc}
 800d256:	bf00      	nop
 800d258:	58024400 	.word	0x58024400
 800d25c:	ffff0007 	.word	0xffff0007

0800d260 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800d260:	b580      	push	{r7, lr}
 800d262:	b084      	sub	sp, #16
 800d264:	af00      	add	r7, sp, #0
 800d266:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800d268:	2301      	movs	r3, #1
 800d26a:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler */
  if(hrtc != NULL)
 800d26c:	687b      	ldr	r3, [r7, #4]
 800d26e:	2b00      	cmp	r3, #0
 800d270:	d074      	beq.n	800d35c <HAL_RTC_Init+0xfc>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if(hrtc->State == HAL_RTC_STATE_RESET)
 800d272:	687b      	ldr	r3, [r7, #4]
 800d274:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800d278:	b2db      	uxtb	r3, r3
 800d27a:	2b00      	cmp	r3, #0
 800d27c:	d106      	bne.n	800d28c <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800d27e:	687b      	ldr	r3, [r7, #4]
 800d280:	2200      	movs	r2, #0
 800d282:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800d286:	6878      	ldr	r0, [r7, #4]
 800d288:	f7f6 f834 	bl	80032f4 <HAL_RTC_MspInit>
    }
#endif /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800d28c:	687b      	ldr	r3, [r7, #4]
 800d28e:	2202      	movs	r2, #2
 800d290:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800d294:	687b      	ldr	r3, [r7, #4]
 800d296:	681b      	ldr	r3, [r3, #0]
 800d298:	68db      	ldr	r3, [r3, #12]
 800d29a:	f003 0310 	and.w	r3, r3, #16
 800d29e:	2b10      	cmp	r3, #16
 800d2a0:	d053      	beq.n	800d34a <HAL_RTC_Init+0xea>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800d2a2:	687b      	ldr	r3, [r7, #4]
 800d2a4:	681b      	ldr	r3, [r3, #0]
 800d2a6:	22ca      	movs	r2, #202	; 0xca
 800d2a8:	625a      	str	r2, [r3, #36]	; 0x24
 800d2aa:	687b      	ldr	r3, [r7, #4]
 800d2ac:	681b      	ldr	r3, [r3, #0]
 800d2ae:	2253      	movs	r2, #83	; 0x53
 800d2b0:	625a      	str	r2, [r3, #36]	; 0x24

     /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 800d2b2:	6878      	ldr	r0, [r7, #4]
 800d2b4:	f000 f87e 	bl	800d3b4 <RTC_EnterInitMode>
 800d2b8:	4603      	mov	r3, r0
 800d2ba:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 800d2bc:	7bfb      	ldrb	r3, [r7, #15]
 800d2be:	2b00      	cmp	r3, #0
 800d2c0:	d124      	bne.n	800d30c <HAL_RTC_Init+0xac>
      {
#if defined(TAMP)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 800d2c2:	687b      	ldr	r3, [r7, #4]
 800d2c4:	681b      	ldr	r3, [r3, #0]
 800d2c6:	6999      	ldr	r1, [r3, #24]
 800d2c8:	687b      	ldr	r3, [r7, #4]
 800d2ca:	681a      	ldr	r2, [r3, #0]
 800d2cc:	4b26      	ldr	r3, [pc, #152]	; (800d368 <HAL_RTC_Init+0x108>)
 800d2ce:	400b      	ands	r3, r1
 800d2d0:	6193      	str	r3, [r2, #24]
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
#endif /* TAMP */

        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800d2d2:	687b      	ldr	r3, [r7, #4]
 800d2d4:	681b      	ldr	r3, [r3, #0]
 800d2d6:	6999      	ldr	r1, [r3, #24]
 800d2d8:	687b      	ldr	r3, [r7, #4]
 800d2da:	685a      	ldr	r2, [r3, #4]
 800d2dc:	687b      	ldr	r3, [r7, #4]
 800d2de:	691b      	ldr	r3, [r3, #16]
 800d2e0:	431a      	orrs	r2, r3
 800d2e2:	687b      	ldr	r3, [r7, #4]
 800d2e4:	699b      	ldr	r3, [r3, #24]
 800d2e6:	431a      	orrs	r2, r3
 800d2e8:	687b      	ldr	r3, [r7, #4]
 800d2ea:	681b      	ldr	r3, [r3, #0]
 800d2ec:	430a      	orrs	r2, r1
 800d2ee:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos) | (hrtc->Init.SynchPrediv << RTC_PRER_PREDIV_S_Pos);
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	689b      	ldr	r3, [r3, #8]
 800d2f4:	0419      	lsls	r1, r3, #16
 800d2f6:	687b      	ldr	r3, [r7, #4]
 800d2f8:	68da      	ldr	r2, [r3, #12]
 800d2fa:	687b      	ldr	r3, [r7, #4]
 800d2fc:	681b      	ldr	r3, [r3, #0]
 800d2fe:	430a      	orrs	r2, r1
 800d300:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 800d302:	6878      	ldr	r0, [r7, #4]
 800d304:	f000 f88c 	bl	800d420 <RTC_ExitInitMode>
 800d308:	4603      	mov	r3, r0
 800d30a:	73fb      	strb	r3, [r7, #15]
      }
      if(status == HAL_OK)
 800d30c:	7bfb      	ldrb	r3, [r7, #15]
 800d30e:	2b00      	cmp	r3, #0
 800d310:	d116      	bne.n	800d340 <HAL_RTC_Init+0xe0>
      {
#if defined(TAMP)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 800d312:	687b      	ldr	r3, [r7, #4]
 800d314:	681b      	ldr	r3, [r3, #0]
 800d316:	699a      	ldr	r2, [r3, #24]
 800d318:	687b      	ldr	r3, [r7, #4]
 800d31a:	681b      	ldr	r3, [r3, #0]
 800d31c:	f022 4260 	bic.w	r2, r2, #3758096384	; 0xe0000000
 800d320:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800d322:	687b      	ldr	r3, [r7, #4]
 800d324:	681b      	ldr	r3, [r3, #0]
 800d326:	6999      	ldr	r1, [r3, #24]
 800d328:	687b      	ldr	r3, [r7, #4]
 800d32a:	6a1a      	ldr	r2, [r3, #32]
 800d32c:	687b      	ldr	r3, [r7, #4]
 800d32e:	69db      	ldr	r3, [r3, #28]
 800d330:	431a      	orrs	r2, r3
 800d332:	687b      	ldr	r3, [r7, #4]
 800d334:	695b      	ldr	r3, [r3, #20]
 800d336:	431a      	orrs	r2, r3
 800d338:	687b      	ldr	r3, [r7, #4]
 800d33a:	681b      	ldr	r3, [r3, #0]
 800d33c:	430a      	orrs	r2, r1
 800d33e:	619a      	str	r2, [r3, #24]
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#endif /* TAMP */
      }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800d340:	687b      	ldr	r3, [r7, #4]
 800d342:	681b      	ldr	r3, [r3, #0]
 800d344:	22ff      	movs	r2, #255	; 0xff
 800d346:	625a      	str	r2, [r3, #36]	; 0x24
 800d348:	e001      	b.n	800d34e <HAL_RTC_Init+0xee>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 800d34a:	2300      	movs	r3, #0
 800d34c:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800d34e:	7bfb      	ldrb	r3, [r7, #15]
 800d350:	2b00      	cmp	r3, #0
 800d352:	d103      	bne.n	800d35c <HAL_RTC_Init+0xfc>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_READY;
 800d354:	687b      	ldr	r3, [r7, #4]
 800d356:	2201      	movs	r2, #1
 800d358:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
  }

  /* return status */
  return status;
 800d35c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d35e:	4618      	mov	r0, r3
 800d360:	3710      	adds	r7, #16
 800d362:	46bd      	mov	sp, r7
 800d364:	bd80      	pop	{r7, pc}
 800d366:	bf00      	nop
 800d368:	fb8fffbf 	.word	0xfb8fffbf

0800d36c <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800d36c:	b580      	push	{r7, lr}
 800d36e:	b084      	sub	sp, #16
 800d370:	af00      	add	r7, sp, #0
 800d372:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
#if defined(TAMP)
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 800d374:	687b      	ldr	r3, [r7, #4]
 800d376:	681b      	ldr	r3, [r3, #0]
 800d378:	4a0d      	ldr	r2, [pc, #52]	; (800d3b0 <HAL_RTC_WaitForSynchro+0x44>)
 800d37a:	60da      	str	r2, [r3, #12]
#else
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
#endif /* TAMP */

  tickstart = HAL_GetTick();
 800d37c:	f7f7 f8c0 	bl	8004500 <HAL_GetTick>
 800d380:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(TAMP)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 800d382:	e009      	b.n	800d398 <HAL_RTC_WaitForSynchro+0x2c>
#else
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
#endif /* TAMP */
    {
      if((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800d384:	f7f7 f8bc 	bl	8004500 <HAL_GetTick>
 800d388:	4602      	mov	r2, r0
 800d38a:	68fb      	ldr	r3, [r7, #12]
 800d38c:	1ad3      	subs	r3, r2, r3
 800d38e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800d392:	d901      	bls.n	800d398 <HAL_RTC_WaitForSynchro+0x2c>
      {
        return HAL_TIMEOUT;
 800d394:	2303      	movs	r3, #3
 800d396:	e007      	b.n	800d3a8 <HAL_RTC_WaitForSynchro+0x3c>
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 800d398:	687b      	ldr	r3, [r7, #4]
 800d39a:	681b      	ldr	r3, [r3, #0]
 800d39c:	68db      	ldr	r3, [r3, #12]
 800d39e:	f003 0320 	and.w	r3, r3, #32
 800d3a2:	2b00      	cmp	r3, #0
 800d3a4:	d0ee      	beq.n	800d384 <HAL_RTC_WaitForSynchro+0x18>
      }
    }

  return HAL_OK;
 800d3a6:	2300      	movs	r3, #0
}
 800d3a8:	4618      	mov	r0, r3
 800d3aa:	3710      	adds	r7, #16
 800d3ac:	46bd      	mov	sp, r7
 800d3ae:	bd80      	pop	{r7, pc}
 800d3b0:	0001005f 	.word	0x0001005f

0800d3b4 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800d3b4:	b580      	push	{r7, lr}
 800d3b6:	b084      	sub	sp, #16
 800d3b8:	af00      	add	r7, sp, #0
 800d3ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800d3bc:	2300      	movs	r3, #0
 800d3be:	73fb      	strb	r3, [r7, #15]
  /* Check if the Initialization mode is set */
#if defined(TAMP)
  if ((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 800d3c0:	687b      	ldr	r3, [r7, #4]
 800d3c2:	681b      	ldr	r3, [r3, #0]
 800d3c4:	68db      	ldr	r3, [r3, #12]
 800d3c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d3ca:	2b00      	cmp	r3, #0
 800d3cc:	d123      	bne.n	800d416 <RTC_EnterInitMode+0x62>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 800d3ce:	687b      	ldr	r3, [r7, #4]
 800d3d0:	681b      	ldr	r3, [r3, #0]
 800d3d2:	68da      	ldr	r2, [r3, #12]
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	681b      	ldr	r3, [r3, #0]
 800d3d8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800d3dc:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800d3de:	f7f7 f88f 	bl	8004500 <HAL_GetTick>
 800d3e2:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while (((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800d3e4:	e00d      	b.n	800d402 <RTC_EnterInitMode+0x4e>

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while (((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
#endif /* TAMP */
    {
      if((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800d3e6:	f7f7 f88b 	bl	8004500 <HAL_GetTick>
 800d3ea:	4602      	mov	r2, r0
 800d3ec:	68bb      	ldr	r3, [r7, #8]
 800d3ee:	1ad3      	subs	r3, r2, r3
 800d3f0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800d3f4:	d905      	bls.n	800d402 <RTC_EnterInitMode+0x4e>
      {
        status = HAL_TIMEOUT;
 800d3f6:	2303      	movs	r3, #3
 800d3f8:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800d3fa:	687b      	ldr	r3, [r7, #4]
 800d3fc:	2203      	movs	r2, #3
 800d3fe:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    while (((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800d402:	687b      	ldr	r3, [r7, #4]
 800d404:	681b      	ldr	r3, [r3, #0]
 800d406:	68db      	ldr	r3, [r3, #12]
 800d408:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d40c:	2b00      	cmp	r3, #0
 800d40e:	d102      	bne.n	800d416 <RTC_EnterInitMode+0x62>
 800d410:	7bfb      	ldrb	r3, [r7, #15]
 800d412:	2b03      	cmp	r3, #3
 800d414:	d1e7      	bne.n	800d3e6 <RTC_EnterInitMode+0x32>
      }
    }
  }

  return status;
 800d416:	7bfb      	ldrb	r3, [r7, #15]
}
 800d418:	4618      	mov	r0, r3
 800d41a:	3710      	adds	r7, #16
 800d41c:	46bd      	mov	sp, r7
 800d41e:	bd80      	pop	{r7, pc}

0800d420 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800d420:	b580      	push	{r7, lr}
 800d422:	b084      	sub	sp, #16
 800d424:	af00      	add	r7, sp, #0
 800d426:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800d428:	2300      	movs	r3, #0
 800d42a:	73fb      	strb	r3, [r7, #15]

  /* Check if the Initialization mode is set */

  /* Exit Initialization mode */
#if defined(TAMP)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 800d42c:	4b1a      	ldr	r3, [pc, #104]	; (800d498 <RTC_ExitInitMode+0x78>)
 800d42e:	68db      	ldr	r3, [r3, #12]
 800d430:	4a19      	ldr	r2, [pc, #100]	; (800d498 <RTC_ExitInitMode+0x78>)
 800d432:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d436:	60d3      	str	r3, [r2, #12]
#else
  CLEAR_BIT(RTC->ISR, RTC_ISR_INITF);
#endif /* TAMP */

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800d438:	4b17      	ldr	r3, [pc, #92]	; (800d498 <RTC_ExitInitMode+0x78>)
 800d43a:	699b      	ldr	r3, [r3, #24]
 800d43c:	f003 0320 	and.w	r3, r3, #32
 800d440:	2b00      	cmp	r3, #0
 800d442:	d10c      	bne.n	800d45e <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800d444:	6878      	ldr	r0, [r7, #4]
 800d446:	f7ff ff91 	bl	800d36c <HAL_RTC_WaitForSynchro>
 800d44a:	4603      	mov	r3, r0
 800d44c:	2b00      	cmp	r3, #0
 800d44e:	d01e      	beq.n	800d48e <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	2203      	movs	r2, #3
 800d454:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
      status = HAL_TIMEOUT;
 800d458:	2303      	movs	r3, #3
 800d45a:	73fb      	strb	r3, [r7, #15]
 800d45c:	e017      	b.n	800d48e <RTC_ExitInitMode+0x6e>
    }
  }
  else
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800d45e:	4b0e      	ldr	r3, [pc, #56]	; (800d498 <RTC_ExitInitMode+0x78>)
 800d460:	699b      	ldr	r3, [r3, #24]
 800d462:	4a0d      	ldr	r2, [pc, #52]	; (800d498 <RTC_ExitInitMode+0x78>)
 800d464:	f023 0320 	bic.w	r3, r3, #32
 800d468:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800d46a:	6878      	ldr	r0, [r7, #4]
 800d46c:	f7ff ff7e 	bl	800d36c <HAL_RTC_WaitForSynchro>
 800d470:	4603      	mov	r3, r0
 800d472:	2b00      	cmp	r3, #0
 800d474:	d005      	beq.n	800d482 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800d476:	687b      	ldr	r3, [r7, #4]
 800d478:	2203      	movs	r2, #3
 800d47a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
      status = HAL_TIMEOUT;
 800d47e:	2303      	movs	r3, #3
 800d480:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800d482:	4b05      	ldr	r3, [pc, #20]	; (800d498 <RTC_ExitInitMode+0x78>)
 800d484:	699b      	ldr	r3, [r3, #24]
 800d486:	4a04      	ldr	r2, [pc, #16]	; (800d498 <RTC_ExitInitMode+0x78>)
 800d488:	f043 0320 	orr.w	r3, r3, #32
 800d48c:	6193      	str	r3, [r2, #24]
  }

  return status;
 800d48e:	7bfb      	ldrb	r3, [r7, #15]
}
 800d490:	4618      	mov	r0, r3
 800d492:	3710      	adds	r7, #16
 800d494:	46bd      	mov	sp, r7
 800d496:	bd80      	pop	{r7, pc}
 800d498:	58004000 	.word	0x58004000

0800d49c <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 800d49c:	b580      	push	{r7, lr}
 800d49e:	b082      	sub	sp, #8
 800d4a0:	af00      	add	r7, sp, #0
 800d4a2:	6078      	str	r0, [r7, #4]
 800d4a4:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 800d4a6:	687b      	ldr	r3, [r7, #4]
 800d4a8:	2b00      	cmp	r3, #0
 800d4aa:	d101      	bne.n	800d4b0 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 800d4ac:	2301      	movs	r3, #1
 800d4ae:	e02b      	b.n	800d508 <HAL_SDRAM_Init+0x6c>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 800d4b0:	687b      	ldr	r3, [r7, #4]
 800d4b2:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800d4b6:	b2db      	uxtb	r3, r3
 800d4b8:	2b00      	cmp	r3, #0
 800d4ba:	d106      	bne.n	800d4ca <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 800d4bc:	687b      	ldr	r3, [r7, #4]
 800d4be:	2200      	movs	r2, #0
 800d4c0:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 800d4c4:	6878      	ldr	r0, [r7, #4]
 800d4c6:	f7f3 fc79 	bl	8000dbc <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800d4ca:	687b      	ldr	r3, [r7, #4]
 800d4cc:	2202      	movs	r2, #2
 800d4ce:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800d4d2:	687b      	ldr	r3, [r7, #4]
 800d4d4:	681a      	ldr	r2, [r3, #0]
 800d4d6:	687b      	ldr	r3, [r7, #4]
 800d4d8:	3304      	adds	r3, #4
 800d4da:	4619      	mov	r1, r3
 800d4dc:	4610      	mov	r0, r2
 800d4de:	f001 ffdf 	bl	800f4a0 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 800d4e2:	687b      	ldr	r3, [r7, #4]
 800d4e4:	6818      	ldr	r0, [r3, #0]
 800d4e6:	687b      	ldr	r3, [r7, #4]
 800d4e8:	685b      	ldr	r3, [r3, #4]
 800d4ea:	461a      	mov	r2, r3
 800d4ec:	6839      	ldr	r1, [r7, #0]
 800d4ee:	f002 f833 	bl	800f558 <FMC_SDRAM_Timing_Init>

  /* Enable FMC Peripheral */
  __FMC_ENABLE();
 800d4f2:	4b07      	ldr	r3, [pc, #28]	; (800d510 <HAL_SDRAM_Init+0x74>)
 800d4f4:	681b      	ldr	r3, [r3, #0]
 800d4f6:	4a06      	ldr	r2, [pc, #24]	; (800d510 <HAL_SDRAM_Init+0x74>)
 800d4f8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800d4fc:	6013      	str	r3, [r2, #0]
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800d4fe:	687b      	ldr	r3, [r7, #4]
 800d500:	2201      	movs	r2, #1
 800d502:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800d506:	2300      	movs	r3, #0
}
 800d508:	4618      	mov	r0, r3
 800d50a:	3708      	adds	r7, #8
 800d50c:	46bd      	mov	sp, r7
 800d50e:	bd80      	pop	{r7, pc}
 800d510:	52004000 	.word	0x52004000

0800d514 <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 800d514:	b580      	push	{r7, lr}
 800d516:	b086      	sub	sp, #24
 800d518:	af00      	add	r7, sp, #0
 800d51a:	60f8      	str	r0, [r7, #12]
 800d51c:	60b9      	str	r1, [r7, #8]
 800d51e:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 800d520:	68fb      	ldr	r3, [r7, #12]
 800d522:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800d526:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 800d528:	7dfb      	ldrb	r3, [r7, #23]
 800d52a:	2b02      	cmp	r3, #2
 800d52c:	d101      	bne.n	800d532 <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 800d52e:	2302      	movs	r3, #2
 800d530:	e021      	b.n	800d576 <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 800d532:	7dfb      	ldrb	r3, [r7, #23]
 800d534:	2b01      	cmp	r3, #1
 800d536:	d002      	beq.n	800d53e <HAL_SDRAM_SendCommand+0x2a>
 800d538:	7dfb      	ldrb	r3, [r7, #23]
 800d53a:	2b05      	cmp	r3, #5
 800d53c:	d118      	bne.n	800d570 <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 800d53e:	68fb      	ldr	r3, [r7, #12]
 800d540:	2202      	movs	r2, #2
 800d542:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 800d546:	68fb      	ldr	r3, [r7, #12]
 800d548:	681b      	ldr	r3, [r3, #0]
 800d54a:	687a      	ldr	r2, [r7, #4]
 800d54c:	68b9      	ldr	r1, [r7, #8]
 800d54e:	4618      	mov	r0, r3
 800d550:	f002 f86c 	bl	800f62c <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800d554:	68bb      	ldr	r3, [r7, #8]
 800d556:	681b      	ldr	r3, [r3, #0]
 800d558:	2b02      	cmp	r3, #2
 800d55a:	d104      	bne.n	800d566 <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 800d55c:	68fb      	ldr	r3, [r7, #12]
 800d55e:	2205      	movs	r2, #5
 800d560:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800d564:	e006      	b.n	800d574 <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 800d566:	68fb      	ldr	r3, [r7, #12]
 800d568:	2201      	movs	r2, #1
 800d56a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800d56e:	e001      	b.n	800d574 <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 800d570:	2301      	movs	r3, #1
 800d572:	e000      	b.n	800d576 <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 800d574:	2300      	movs	r3, #0
}
 800d576:	4618      	mov	r0, r3
 800d578:	3718      	adds	r7, #24
 800d57a:	46bd      	mov	sp, r7
 800d57c:	bd80      	pop	{r7, pc}

0800d57e <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 800d57e:	b580      	push	{r7, lr}
 800d580:	b082      	sub	sp, #8
 800d582:	af00      	add	r7, sp, #0
 800d584:	6078      	str	r0, [r7, #4]
 800d586:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 800d588:	687b      	ldr	r3, [r7, #4]
 800d58a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800d58e:	b2db      	uxtb	r3, r3
 800d590:	2b02      	cmp	r3, #2
 800d592:	d101      	bne.n	800d598 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 800d594:	2302      	movs	r3, #2
 800d596:	e016      	b.n	800d5c6 <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 800d598:	687b      	ldr	r3, [r7, #4]
 800d59a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800d59e:	b2db      	uxtb	r3, r3
 800d5a0:	2b01      	cmp	r3, #1
 800d5a2:	d10f      	bne.n	800d5c4 <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 800d5a4:	687b      	ldr	r3, [r7, #4]
 800d5a6:	2202      	movs	r2, #2
 800d5a8:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 800d5ac:	687b      	ldr	r3, [r7, #4]
 800d5ae:	681b      	ldr	r3, [r3, #0]
 800d5b0:	6839      	ldr	r1, [r7, #0]
 800d5b2:	4618      	mov	r0, r3
 800d5b4:	f002 f85e 	bl	800f674 <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 800d5b8:	687b      	ldr	r3, [r7, #4]
 800d5ba:	2201      	movs	r2, #1
 800d5bc:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 800d5c0:	2300      	movs	r3, #0
 800d5c2:	e000      	b.n	800d5c6 <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 800d5c4:	2301      	movs	r3, #1
}
 800d5c6:	4618      	mov	r0, r3
 800d5c8:	3708      	adds	r7, #8
 800d5ca:	46bd      	mov	sp, r7
 800d5cc:	bd80      	pop	{r7, pc}

0800d5ce <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800d5ce:	b580      	push	{r7, lr}
 800d5d0:	b082      	sub	sp, #8
 800d5d2:	af00      	add	r7, sp, #0
 800d5d4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800d5d6:	687b      	ldr	r3, [r7, #4]
 800d5d8:	2b00      	cmp	r3, #0
 800d5da:	d101      	bne.n	800d5e0 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800d5dc:	2301      	movs	r3, #1
 800d5de:	e042      	b.n	800d666 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800d5e0:	687b      	ldr	r3, [r7, #4]
 800d5e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d5e6:	2b00      	cmp	r3, #0
 800d5e8:	d106      	bne.n	800d5f8 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800d5ea:	687b      	ldr	r3, [r7, #4]
 800d5ec:	2200      	movs	r2, #0
 800d5ee:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800d5f2:	6878      	ldr	r0, [r7, #4]
 800d5f4:	f7f6 fe62 	bl	80042bc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800d5f8:	687b      	ldr	r3, [r7, #4]
 800d5fa:	2224      	movs	r2, #36	; 0x24
 800d5fc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 800d600:	687b      	ldr	r3, [r7, #4]
 800d602:	681b      	ldr	r3, [r3, #0]
 800d604:	681a      	ldr	r2, [r3, #0]
 800d606:	687b      	ldr	r3, [r7, #4]
 800d608:	681b      	ldr	r3, [r3, #0]
 800d60a:	f022 0201 	bic.w	r2, r2, #1
 800d60e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800d610:	6878      	ldr	r0, [r7, #4]
 800d612:	f000 fd5d 	bl	800e0d0 <UART_SetConfig>
 800d616:	4603      	mov	r3, r0
 800d618:	2b01      	cmp	r3, #1
 800d61a:	d101      	bne.n	800d620 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800d61c:	2301      	movs	r3, #1
 800d61e:	e022      	b.n	800d666 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800d620:	687b      	ldr	r3, [r7, #4]
 800d622:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d624:	2b00      	cmp	r3, #0
 800d626:	d002      	beq.n	800d62e <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800d628:	6878      	ldr	r0, [r7, #4]
 800d62a:	f001 fbbd 	bl	800eda8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d62e:	687b      	ldr	r3, [r7, #4]
 800d630:	681b      	ldr	r3, [r3, #0]
 800d632:	685a      	ldr	r2, [r3, #4]
 800d634:	687b      	ldr	r3, [r7, #4]
 800d636:	681b      	ldr	r3, [r3, #0]
 800d638:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800d63c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800d63e:	687b      	ldr	r3, [r7, #4]
 800d640:	681b      	ldr	r3, [r3, #0]
 800d642:	689a      	ldr	r2, [r3, #8]
 800d644:	687b      	ldr	r3, [r7, #4]
 800d646:	681b      	ldr	r3, [r3, #0]
 800d648:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800d64c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800d64e:	687b      	ldr	r3, [r7, #4]
 800d650:	681b      	ldr	r3, [r3, #0]
 800d652:	681a      	ldr	r2, [r3, #0]
 800d654:	687b      	ldr	r3, [r7, #4]
 800d656:	681b      	ldr	r3, [r3, #0]
 800d658:	f042 0201 	orr.w	r2, r2, #1
 800d65c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800d65e:	6878      	ldr	r0, [r7, #4]
 800d660:	f001 fc44 	bl	800eeec <UART_CheckIdleState>
 800d664:	4603      	mov	r3, r0
}
 800d666:	4618      	mov	r0, r3
 800d668:	3708      	adds	r7, #8
 800d66a:	46bd      	mov	sp, r7
 800d66c:	bd80      	pop	{r7, pc}

0800d66e <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d66e:	b580      	push	{r7, lr}
 800d670:	b08a      	sub	sp, #40	; 0x28
 800d672:	af02      	add	r7, sp, #8
 800d674:	60f8      	str	r0, [r7, #12]
 800d676:	60b9      	str	r1, [r7, #8]
 800d678:	603b      	str	r3, [r7, #0]
 800d67a:	4613      	mov	r3, r2
 800d67c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800d67e:	68fb      	ldr	r3, [r7, #12]
 800d680:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d684:	2b20      	cmp	r3, #32
 800d686:	d17b      	bne.n	800d780 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800d688:	68bb      	ldr	r3, [r7, #8]
 800d68a:	2b00      	cmp	r3, #0
 800d68c:	d002      	beq.n	800d694 <HAL_UART_Transmit+0x26>
 800d68e:	88fb      	ldrh	r3, [r7, #6]
 800d690:	2b00      	cmp	r3, #0
 800d692:	d101      	bne.n	800d698 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800d694:	2301      	movs	r3, #1
 800d696:	e074      	b.n	800d782 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d698:	68fb      	ldr	r3, [r7, #12]
 800d69a:	2200      	movs	r2, #0
 800d69c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800d6a0:	68fb      	ldr	r3, [r7, #12]
 800d6a2:	2221      	movs	r2, #33	; 0x21
 800d6a4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800d6a8:	f7f6 ff2a 	bl	8004500 <HAL_GetTick>
 800d6ac:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800d6ae:	68fb      	ldr	r3, [r7, #12]
 800d6b0:	88fa      	ldrh	r2, [r7, #6]
 800d6b2:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800d6b6:	68fb      	ldr	r3, [r7, #12]
 800d6b8:	88fa      	ldrh	r2, [r7, #6]
 800d6ba:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d6be:	68fb      	ldr	r3, [r7, #12]
 800d6c0:	689b      	ldr	r3, [r3, #8]
 800d6c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d6c6:	d108      	bne.n	800d6da <HAL_UART_Transmit+0x6c>
 800d6c8:	68fb      	ldr	r3, [r7, #12]
 800d6ca:	691b      	ldr	r3, [r3, #16]
 800d6cc:	2b00      	cmp	r3, #0
 800d6ce:	d104      	bne.n	800d6da <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800d6d0:	2300      	movs	r3, #0
 800d6d2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800d6d4:	68bb      	ldr	r3, [r7, #8]
 800d6d6:	61bb      	str	r3, [r7, #24]
 800d6d8:	e003      	b.n	800d6e2 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800d6da:	68bb      	ldr	r3, [r7, #8]
 800d6dc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800d6de:	2300      	movs	r3, #0
 800d6e0:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800d6e2:	e030      	b.n	800d746 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800d6e4:	683b      	ldr	r3, [r7, #0]
 800d6e6:	9300      	str	r3, [sp, #0]
 800d6e8:	697b      	ldr	r3, [r7, #20]
 800d6ea:	2200      	movs	r2, #0
 800d6ec:	2180      	movs	r1, #128	; 0x80
 800d6ee:	68f8      	ldr	r0, [r7, #12]
 800d6f0:	f001 fca6 	bl	800f040 <UART_WaitOnFlagUntilTimeout>
 800d6f4:	4603      	mov	r3, r0
 800d6f6:	2b00      	cmp	r3, #0
 800d6f8:	d005      	beq.n	800d706 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800d6fa:	68fb      	ldr	r3, [r7, #12]
 800d6fc:	2220      	movs	r2, #32
 800d6fe:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 800d702:	2303      	movs	r3, #3
 800d704:	e03d      	b.n	800d782 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800d706:	69fb      	ldr	r3, [r7, #28]
 800d708:	2b00      	cmp	r3, #0
 800d70a:	d10b      	bne.n	800d724 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800d70c:	69bb      	ldr	r3, [r7, #24]
 800d70e:	881b      	ldrh	r3, [r3, #0]
 800d710:	461a      	mov	r2, r3
 800d712:	68fb      	ldr	r3, [r7, #12]
 800d714:	681b      	ldr	r3, [r3, #0]
 800d716:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800d71a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800d71c:	69bb      	ldr	r3, [r7, #24]
 800d71e:	3302      	adds	r3, #2
 800d720:	61bb      	str	r3, [r7, #24]
 800d722:	e007      	b.n	800d734 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800d724:	69fb      	ldr	r3, [r7, #28]
 800d726:	781a      	ldrb	r2, [r3, #0]
 800d728:	68fb      	ldr	r3, [r7, #12]
 800d72a:	681b      	ldr	r3, [r3, #0]
 800d72c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800d72e:	69fb      	ldr	r3, [r7, #28]
 800d730:	3301      	adds	r3, #1
 800d732:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800d734:	68fb      	ldr	r3, [r7, #12]
 800d736:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800d73a:	b29b      	uxth	r3, r3
 800d73c:	3b01      	subs	r3, #1
 800d73e:	b29a      	uxth	r2, r3
 800d740:	68fb      	ldr	r3, [r7, #12]
 800d742:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800d746:	68fb      	ldr	r3, [r7, #12]
 800d748:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800d74c:	b29b      	uxth	r3, r3
 800d74e:	2b00      	cmp	r3, #0
 800d750:	d1c8      	bne.n	800d6e4 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800d752:	683b      	ldr	r3, [r7, #0]
 800d754:	9300      	str	r3, [sp, #0]
 800d756:	697b      	ldr	r3, [r7, #20]
 800d758:	2200      	movs	r2, #0
 800d75a:	2140      	movs	r1, #64	; 0x40
 800d75c:	68f8      	ldr	r0, [r7, #12]
 800d75e:	f001 fc6f 	bl	800f040 <UART_WaitOnFlagUntilTimeout>
 800d762:	4603      	mov	r3, r0
 800d764:	2b00      	cmp	r3, #0
 800d766:	d005      	beq.n	800d774 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800d768:	68fb      	ldr	r3, [r7, #12]
 800d76a:	2220      	movs	r2, #32
 800d76c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 800d770:	2303      	movs	r3, #3
 800d772:	e006      	b.n	800d782 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800d774:	68fb      	ldr	r3, [r7, #12]
 800d776:	2220      	movs	r2, #32
 800d778:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 800d77c:	2300      	movs	r3, #0
 800d77e:	e000      	b.n	800d782 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800d780:	2302      	movs	r3, #2
  }
}
 800d782:	4618      	mov	r0, r3
 800d784:	3720      	adds	r7, #32
 800d786:	46bd      	mov	sp, r7
 800d788:	bd80      	pop	{r7, pc}

0800d78a <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d78a:	b580      	push	{r7, lr}
 800d78c:	b08a      	sub	sp, #40	; 0x28
 800d78e:	af02      	add	r7, sp, #8
 800d790:	60f8      	str	r0, [r7, #12]
 800d792:	60b9      	str	r1, [r7, #8]
 800d794:	603b      	str	r3, [r7, #0]
 800d796:	4613      	mov	r3, r2
 800d798:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800d79a:	68fb      	ldr	r3, [r7, #12]
 800d79c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d7a0:	2b20      	cmp	r3, #32
 800d7a2:	f040 80b5 	bne.w	800d910 <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 800d7a6:	68bb      	ldr	r3, [r7, #8]
 800d7a8:	2b00      	cmp	r3, #0
 800d7aa:	d002      	beq.n	800d7b2 <HAL_UART_Receive+0x28>
 800d7ac:	88fb      	ldrh	r3, [r7, #6]
 800d7ae:	2b00      	cmp	r3, #0
 800d7b0:	d101      	bne.n	800d7b6 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800d7b2:	2301      	movs	r3, #1
 800d7b4:	e0ad      	b.n	800d912 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d7b6:	68fb      	ldr	r3, [r7, #12]
 800d7b8:	2200      	movs	r2, #0
 800d7ba:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800d7be:	68fb      	ldr	r3, [r7, #12]
 800d7c0:	2222      	movs	r2, #34	; 0x22
 800d7c2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d7c6:	68fb      	ldr	r3, [r7, #12]
 800d7c8:	2200      	movs	r2, #0
 800d7ca:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800d7cc:	f7f6 fe98 	bl	8004500 <HAL_GetTick>
 800d7d0:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800d7d2:	68fb      	ldr	r3, [r7, #12]
 800d7d4:	88fa      	ldrh	r2, [r7, #6]
 800d7d6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    huart->RxXferCount = Size;
 800d7da:	68fb      	ldr	r3, [r7, #12]
 800d7dc:	88fa      	ldrh	r2, [r7, #6]
 800d7de:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800d7e2:	68fb      	ldr	r3, [r7, #12]
 800d7e4:	689b      	ldr	r3, [r3, #8]
 800d7e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d7ea:	d10e      	bne.n	800d80a <HAL_UART_Receive+0x80>
 800d7ec:	68fb      	ldr	r3, [r7, #12]
 800d7ee:	691b      	ldr	r3, [r3, #16]
 800d7f0:	2b00      	cmp	r3, #0
 800d7f2:	d105      	bne.n	800d800 <HAL_UART_Receive+0x76>
 800d7f4:	68fb      	ldr	r3, [r7, #12]
 800d7f6:	f240 12ff 	movw	r2, #511	; 0x1ff
 800d7fa:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800d7fe:	e02d      	b.n	800d85c <HAL_UART_Receive+0xd2>
 800d800:	68fb      	ldr	r3, [r7, #12]
 800d802:	22ff      	movs	r2, #255	; 0xff
 800d804:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800d808:	e028      	b.n	800d85c <HAL_UART_Receive+0xd2>
 800d80a:	68fb      	ldr	r3, [r7, #12]
 800d80c:	689b      	ldr	r3, [r3, #8]
 800d80e:	2b00      	cmp	r3, #0
 800d810:	d10d      	bne.n	800d82e <HAL_UART_Receive+0xa4>
 800d812:	68fb      	ldr	r3, [r7, #12]
 800d814:	691b      	ldr	r3, [r3, #16]
 800d816:	2b00      	cmp	r3, #0
 800d818:	d104      	bne.n	800d824 <HAL_UART_Receive+0x9a>
 800d81a:	68fb      	ldr	r3, [r7, #12]
 800d81c:	22ff      	movs	r2, #255	; 0xff
 800d81e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800d822:	e01b      	b.n	800d85c <HAL_UART_Receive+0xd2>
 800d824:	68fb      	ldr	r3, [r7, #12]
 800d826:	227f      	movs	r2, #127	; 0x7f
 800d828:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800d82c:	e016      	b.n	800d85c <HAL_UART_Receive+0xd2>
 800d82e:	68fb      	ldr	r3, [r7, #12]
 800d830:	689b      	ldr	r3, [r3, #8]
 800d832:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800d836:	d10d      	bne.n	800d854 <HAL_UART_Receive+0xca>
 800d838:	68fb      	ldr	r3, [r7, #12]
 800d83a:	691b      	ldr	r3, [r3, #16]
 800d83c:	2b00      	cmp	r3, #0
 800d83e:	d104      	bne.n	800d84a <HAL_UART_Receive+0xc0>
 800d840:	68fb      	ldr	r3, [r7, #12]
 800d842:	227f      	movs	r2, #127	; 0x7f
 800d844:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800d848:	e008      	b.n	800d85c <HAL_UART_Receive+0xd2>
 800d84a:	68fb      	ldr	r3, [r7, #12]
 800d84c:	223f      	movs	r2, #63	; 0x3f
 800d84e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800d852:	e003      	b.n	800d85c <HAL_UART_Receive+0xd2>
 800d854:	68fb      	ldr	r3, [r7, #12]
 800d856:	2200      	movs	r2, #0
 800d858:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    uhMask = huart->Mask;
 800d85c:	68fb      	ldr	r3, [r7, #12]
 800d85e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800d862:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d864:	68fb      	ldr	r3, [r7, #12]
 800d866:	689b      	ldr	r3, [r3, #8]
 800d868:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d86c:	d108      	bne.n	800d880 <HAL_UART_Receive+0xf6>
 800d86e:	68fb      	ldr	r3, [r7, #12]
 800d870:	691b      	ldr	r3, [r3, #16]
 800d872:	2b00      	cmp	r3, #0
 800d874:	d104      	bne.n	800d880 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 800d876:	2300      	movs	r3, #0
 800d878:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800d87a:	68bb      	ldr	r3, [r7, #8]
 800d87c:	61bb      	str	r3, [r7, #24]
 800d87e:	e003      	b.n	800d888 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 800d880:	68bb      	ldr	r3, [r7, #8]
 800d882:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800d884:	2300      	movs	r3, #0
 800d886:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800d888:	e036      	b.n	800d8f8 <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800d88a:	683b      	ldr	r3, [r7, #0]
 800d88c:	9300      	str	r3, [sp, #0]
 800d88e:	697b      	ldr	r3, [r7, #20]
 800d890:	2200      	movs	r2, #0
 800d892:	2120      	movs	r1, #32
 800d894:	68f8      	ldr	r0, [r7, #12]
 800d896:	f001 fbd3 	bl	800f040 <UART_WaitOnFlagUntilTimeout>
 800d89a:	4603      	mov	r3, r0
 800d89c:	2b00      	cmp	r3, #0
 800d89e:	d005      	beq.n	800d8ac <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800d8a0:	68fb      	ldr	r3, [r7, #12]
 800d8a2:	2220      	movs	r2, #32
 800d8a4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        return HAL_TIMEOUT;
 800d8a8:	2303      	movs	r3, #3
 800d8aa:	e032      	b.n	800d912 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 800d8ac:	69fb      	ldr	r3, [r7, #28]
 800d8ae:	2b00      	cmp	r3, #0
 800d8b0:	d10c      	bne.n	800d8cc <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800d8b2:	68fb      	ldr	r3, [r7, #12]
 800d8b4:	681b      	ldr	r3, [r3, #0]
 800d8b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d8b8:	b29a      	uxth	r2, r3
 800d8ba:	8a7b      	ldrh	r3, [r7, #18]
 800d8bc:	4013      	ands	r3, r2
 800d8be:	b29a      	uxth	r2, r3
 800d8c0:	69bb      	ldr	r3, [r7, #24]
 800d8c2:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800d8c4:	69bb      	ldr	r3, [r7, #24]
 800d8c6:	3302      	adds	r3, #2
 800d8c8:	61bb      	str	r3, [r7, #24]
 800d8ca:	e00c      	b.n	800d8e6 <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800d8cc:	68fb      	ldr	r3, [r7, #12]
 800d8ce:	681b      	ldr	r3, [r3, #0]
 800d8d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d8d2:	b2da      	uxtb	r2, r3
 800d8d4:	8a7b      	ldrh	r3, [r7, #18]
 800d8d6:	b2db      	uxtb	r3, r3
 800d8d8:	4013      	ands	r3, r2
 800d8da:	b2da      	uxtb	r2, r3
 800d8dc:	69fb      	ldr	r3, [r7, #28]
 800d8de:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800d8e0:	69fb      	ldr	r3, [r7, #28]
 800d8e2:	3301      	adds	r3, #1
 800d8e4:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800d8e6:	68fb      	ldr	r3, [r7, #12]
 800d8e8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d8ec:	b29b      	uxth	r3, r3
 800d8ee:	3b01      	subs	r3, #1
 800d8f0:	b29a      	uxth	r2, r3
 800d8f2:	68fb      	ldr	r3, [r7, #12]
 800d8f4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    while (huart->RxXferCount > 0U)
 800d8f8:	68fb      	ldr	r3, [r7, #12]
 800d8fa:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d8fe:	b29b      	uxth	r3, r3
 800d900:	2b00      	cmp	r3, #0
 800d902:	d1c2      	bne.n	800d88a <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800d904:	68fb      	ldr	r3, [r7, #12]
 800d906:	2220      	movs	r2, #32
 800d908:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

    return HAL_OK;
 800d90c:	2300      	movs	r3, #0
 800d90e:	e000      	b.n	800d912 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 800d910:	2302      	movs	r3, #2
  }
}
 800d912:	4618      	mov	r0, r3
 800d914:	3720      	adds	r7, #32
 800d916:	46bd      	mov	sp, r7
 800d918:	bd80      	pop	{r7, pc}
	...

0800d91c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800d91c:	b580      	push	{r7, lr}
 800d91e:	b0ba      	sub	sp, #232	; 0xe8
 800d920:	af00      	add	r7, sp, #0
 800d922:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800d924:	687b      	ldr	r3, [r7, #4]
 800d926:	681b      	ldr	r3, [r3, #0]
 800d928:	69db      	ldr	r3, [r3, #28]
 800d92a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800d92e:	687b      	ldr	r3, [r7, #4]
 800d930:	681b      	ldr	r3, [r3, #0]
 800d932:	681b      	ldr	r3, [r3, #0]
 800d934:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800d938:	687b      	ldr	r3, [r7, #4]
 800d93a:	681b      	ldr	r3, [r3, #0]
 800d93c:	689b      	ldr	r3, [r3, #8]
 800d93e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800d942:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800d946:	f640 030f 	movw	r3, #2063	; 0x80f
 800d94a:	4013      	ands	r3, r2
 800d94c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800d950:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800d954:	2b00      	cmp	r3, #0
 800d956:	d11b      	bne.n	800d990 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800d958:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d95c:	f003 0320 	and.w	r3, r3, #32
 800d960:	2b00      	cmp	r3, #0
 800d962:	d015      	beq.n	800d990 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800d964:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d968:	f003 0320 	and.w	r3, r3, #32
 800d96c:	2b00      	cmp	r3, #0
 800d96e:	d105      	bne.n	800d97c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800d970:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800d974:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d978:	2b00      	cmp	r3, #0
 800d97a:	d009      	beq.n	800d990 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800d97c:	687b      	ldr	r3, [r7, #4]
 800d97e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d980:	2b00      	cmp	r3, #0
 800d982:	f000 8377 	beq.w	800e074 <HAL_UART_IRQHandler+0x758>
      {
        huart->RxISR(huart);
 800d986:	687b      	ldr	r3, [r7, #4]
 800d988:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d98a:	6878      	ldr	r0, [r7, #4]
 800d98c:	4798      	blx	r3
      }
      return;
 800d98e:	e371      	b.n	800e074 <HAL_UART_IRQHandler+0x758>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800d990:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800d994:	2b00      	cmp	r3, #0
 800d996:	f000 8123 	beq.w	800dbe0 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800d99a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800d99e:	4b8d      	ldr	r3, [pc, #564]	; (800dbd4 <HAL_UART_IRQHandler+0x2b8>)
 800d9a0:	4013      	ands	r3, r2
 800d9a2:	2b00      	cmp	r3, #0
 800d9a4:	d106      	bne.n	800d9b4 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800d9a6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800d9aa:	4b8b      	ldr	r3, [pc, #556]	; (800dbd8 <HAL_UART_IRQHandler+0x2bc>)
 800d9ac:	4013      	ands	r3, r2
 800d9ae:	2b00      	cmp	r3, #0
 800d9b0:	f000 8116 	beq.w	800dbe0 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800d9b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d9b8:	f003 0301 	and.w	r3, r3, #1
 800d9bc:	2b00      	cmp	r3, #0
 800d9be:	d011      	beq.n	800d9e4 <HAL_UART_IRQHandler+0xc8>
 800d9c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d9c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d9c8:	2b00      	cmp	r3, #0
 800d9ca:	d00b      	beq.n	800d9e4 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800d9cc:	687b      	ldr	r3, [r7, #4]
 800d9ce:	681b      	ldr	r3, [r3, #0]
 800d9d0:	2201      	movs	r2, #1
 800d9d2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800d9d4:	687b      	ldr	r3, [r7, #4]
 800d9d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d9da:	f043 0201 	orr.w	r2, r3, #1
 800d9de:	687b      	ldr	r3, [r7, #4]
 800d9e0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d9e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d9e8:	f003 0302 	and.w	r3, r3, #2
 800d9ec:	2b00      	cmp	r3, #0
 800d9ee:	d011      	beq.n	800da14 <HAL_UART_IRQHandler+0xf8>
 800d9f0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800d9f4:	f003 0301 	and.w	r3, r3, #1
 800d9f8:	2b00      	cmp	r3, #0
 800d9fa:	d00b      	beq.n	800da14 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800d9fc:	687b      	ldr	r3, [r7, #4]
 800d9fe:	681b      	ldr	r3, [r3, #0]
 800da00:	2202      	movs	r2, #2
 800da02:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800da04:	687b      	ldr	r3, [r7, #4]
 800da06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800da0a:	f043 0204 	orr.w	r2, r3, #4
 800da0e:	687b      	ldr	r3, [r7, #4]
 800da10:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800da14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800da18:	f003 0304 	and.w	r3, r3, #4
 800da1c:	2b00      	cmp	r3, #0
 800da1e:	d011      	beq.n	800da44 <HAL_UART_IRQHandler+0x128>
 800da20:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800da24:	f003 0301 	and.w	r3, r3, #1
 800da28:	2b00      	cmp	r3, #0
 800da2a:	d00b      	beq.n	800da44 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800da2c:	687b      	ldr	r3, [r7, #4]
 800da2e:	681b      	ldr	r3, [r3, #0]
 800da30:	2204      	movs	r2, #4
 800da32:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800da34:	687b      	ldr	r3, [r7, #4]
 800da36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800da3a:	f043 0202 	orr.w	r2, r3, #2
 800da3e:	687b      	ldr	r3, [r7, #4]
 800da40:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800da44:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800da48:	f003 0308 	and.w	r3, r3, #8
 800da4c:	2b00      	cmp	r3, #0
 800da4e:	d017      	beq.n	800da80 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800da50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800da54:	f003 0320 	and.w	r3, r3, #32
 800da58:	2b00      	cmp	r3, #0
 800da5a:	d105      	bne.n	800da68 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800da5c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800da60:	4b5c      	ldr	r3, [pc, #368]	; (800dbd4 <HAL_UART_IRQHandler+0x2b8>)
 800da62:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800da64:	2b00      	cmp	r3, #0
 800da66:	d00b      	beq.n	800da80 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800da68:	687b      	ldr	r3, [r7, #4]
 800da6a:	681b      	ldr	r3, [r3, #0]
 800da6c:	2208      	movs	r2, #8
 800da6e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800da70:	687b      	ldr	r3, [r7, #4]
 800da72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800da76:	f043 0208 	orr.w	r2, r3, #8
 800da7a:	687b      	ldr	r3, [r7, #4]
 800da7c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800da80:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800da84:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800da88:	2b00      	cmp	r3, #0
 800da8a:	d012      	beq.n	800dab2 <HAL_UART_IRQHandler+0x196>
 800da8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800da90:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800da94:	2b00      	cmp	r3, #0
 800da96:	d00c      	beq.n	800dab2 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800da98:	687b      	ldr	r3, [r7, #4]
 800da9a:	681b      	ldr	r3, [r3, #0]
 800da9c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800daa0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800daa2:	687b      	ldr	r3, [r7, #4]
 800daa4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800daa8:	f043 0220 	orr.w	r2, r3, #32
 800daac:	687b      	ldr	r3, [r7, #4]
 800daae:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800dab2:	687b      	ldr	r3, [r7, #4]
 800dab4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800dab8:	2b00      	cmp	r3, #0
 800daba:	f000 82dd 	beq.w	800e078 <HAL_UART_IRQHandler+0x75c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800dabe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800dac2:	f003 0320 	and.w	r3, r3, #32
 800dac6:	2b00      	cmp	r3, #0
 800dac8:	d013      	beq.n	800daf2 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800daca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800dace:	f003 0320 	and.w	r3, r3, #32
 800dad2:	2b00      	cmp	r3, #0
 800dad4:	d105      	bne.n	800dae2 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800dad6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800dada:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800dade:	2b00      	cmp	r3, #0
 800dae0:	d007      	beq.n	800daf2 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800dae2:	687b      	ldr	r3, [r7, #4]
 800dae4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800dae6:	2b00      	cmp	r3, #0
 800dae8:	d003      	beq.n	800daf2 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800daea:	687b      	ldr	r3, [r7, #4]
 800daec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800daee:	6878      	ldr	r0, [r7, #4]
 800daf0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800daf2:	687b      	ldr	r3, [r7, #4]
 800daf4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800daf8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800dafc:	687b      	ldr	r3, [r7, #4]
 800dafe:	681b      	ldr	r3, [r3, #0]
 800db00:	689b      	ldr	r3, [r3, #8]
 800db02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800db06:	2b40      	cmp	r3, #64	; 0x40
 800db08:	d005      	beq.n	800db16 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800db0a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800db0e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800db12:	2b00      	cmp	r3, #0
 800db14:	d054      	beq.n	800dbc0 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800db16:	6878      	ldr	r0, [r7, #4]
 800db18:	f001 fafa 	bl	800f110 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800db1c:	687b      	ldr	r3, [r7, #4]
 800db1e:	681b      	ldr	r3, [r3, #0]
 800db20:	689b      	ldr	r3, [r3, #8]
 800db22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800db26:	2b40      	cmp	r3, #64	; 0x40
 800db28:	d146      	bne.n	800dbb8 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800db2a:	687b      	ldr	r3, [r7, #4]
 800db2c:	681b      	ldr	r3, [r3, #0]
 800db2e:	3308      	adds	r3, #8
 800db30:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800db34:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800db38:	e853 3f00 	ldrex	r3, [r3]
 800db3c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800db40:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800db44:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800db48:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800db4c:	687b      	ldr	r3, [r7, #4]
 800db4e:	681b      	ldr	r3, [r3, #0]
 800db50:	3308      	adds	r3, #8
 800db52:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800db56:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800db5a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db5e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800db62:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800db66:	e841 2300 	strex	r3, r2, [r1]
 800db6a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800db6e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800db72:	2b00      	cmp	r3, #0
 800db74:	d1d9      	bne.n	800db2a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800db76:	687b      	ldr	r3, [r7, #4]
 800db78:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800db7c:	2b00      	cmp	r3, #0
 800db7e:	d017      	beq.n	800dbb0 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800db80:	687b      	ldr	r3, [r7, #4]
 800db82:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800db86:	4a15      	ldr	r2, [pc, #84]	; (800dbdc <HAL_UART_IRQHandler+0x2c0>)
 800db88:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800db8a:	687b      	ldr	r3, [r7, #4]
 800db8c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800db90:	4618      	mov	r0, r3
 800db92:	f7f8 f9db 	bl	8005f4c <HAL_DMA_Abort_IT>
 800db96:	4603      	mov	r3, r0
 800db98:	2b00      	cmp	r3, #0
 800db9a:	d019      	beq.n	800dbd0 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800db9c:	687b      	ldr	r3, [r7, #4]
 800db9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800dba2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800dba4:	687a      	ldr	r2, [r7, #4]
 800dba6:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 800dbaa:	4610      	mov	r0, r2
 800dbac:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dbae:	e00f      	b.n	800dbd0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800dbb0:	6878      	ldr	r0, [r7, #4]
 800dbb2:	f000 fa77 	bl	800e0a4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dbb6:	e00b      	b.n	800dbd0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800dbb8:	6878      	ldr	r0, [r7, #4]
 800dbba:	f000 fa73 	bl	800e0a4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dbbe:	e007      	b.n	800dbd0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800dbc0:	6878      	ldr	r0, [r7, #4]
 800dbc2:	f000 fa6f 	bl	800e0a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800dbc6:	687b      	ldr	r3, [r7, #4]
 800dbc8:	2200      	movs	r2, #0
 800dbca:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      }
    }
    return;
 800dbce:	e253      	b.n	800e078 <HAL_UART_IRQHandler+0x75c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dbd0:	bf00      	nop
    return;
 800dbd2:	e251      	b.n	800e078 <HAL_UART_IRQHandler+0x75c>
 800dbd4:	10000001 	.word	0x10000001
 800dbd8:	04000120 	.word	0x04000120
 800dbdc:	0800f1dd 	.word	0x0800f1dd

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dbe0:	687b      	ldr	r3, [r7, #4]
 800dbe2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800dbe4:	2b01      	cmp	r3, #1
 800dbe6:	f040 81e7 	bne.w	800dfb8 <HAL_UART_IRQHandler+0x69c>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800dbea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800dbee:	f003 0310 	and.w	r3, r3, #16
 800dbf2:	2b00      	cmp	r3, #0
 800dbf4:	f000 81e0 	beq.w	800dfb8 <HAL_UART_IRQHandler+0x69c>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800dbf8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800dbfc:	f003 0310 	and.w	r3, r3, #16
 800dc00:	2b00      	cmp	r3, #0
 800dc02:	f000 81d9 	beq.w	800dfb8 <HAL_UART_IRQHandler+0x69c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800dc06:	687b      	ldr	r3, [r7, #4]
 800dc08:	681b      	ldr	r3, [r3, #0]
 800dc0a:	2210      	movs	r2, #16
 800dc0c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dc0e:	687b      	ldr	r3, [r7, #4]
 800dc10:	681b      	ldr	r3, [r3, #0]
 800dc12:	689b      	ldr	r3, [r3, #8]
 800dc14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dc18:	2b40      	cmp	r3, #64	; 0x40
 800dc1a:	f040 8151 	bne.w	800dec0 <HAL_UART_IRQHandler+0x5a4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800dc1e:	687b      	ldr	r3, [r7, #4]
 800dc20:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800dc24:	681b      	ldr	r3, [r3, #0]
 800dc26:	4a96      	ldr	r2, [pc, #600]	; (800de80 <HAL_UART_IRQHandler+0x564>)
 800dc28:	4293      	cmp	r3, r2
 800dc2a:	d068      	beq.n	800dcfe <HAL_UART_IRQHandler+0x3e2>
 800dc2c:	687b      	ldr	r3, [r7, #4]
 800dc2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800dc32:	681b      	ldr	r3, [r3, #0]
 800dc34:	4a93      	ldr	r2, [pc, #588]	; (800de84 <HAL_UART_IRQHandler+0x568>)
 800dc36:	4293      	cmp	r3, r2
 800dc38:	d061      	beq.n	800dcfe <HAL_UART_IRQHandler+0x3e2>
 800dc3a:	687b      	ldr	r3, [r7, #4]
 800dc3c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800dc40:	681b      	ldr	r3, [r3, #0]
 800dc42:	4a91      	ldr	r2, [pc, #580]	; (800de88 <HAL_UART_IRQHandler+0x56c>)
 800dc44:	4293      	cmp	r3, r2
 800dc46:	d05a      	beq.n	800dcfe <HAL_UART_IRQHandler+0x3e2>
 800dc48:	687b      	ldr	r3, [r7, #4]
 800dc4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800dc4e:	681b      	ldr	r3, [r3, #0]
 800dc50:	4a8e      	ldr	r2, [pc, #568]	; (800de8c <HAL_UART_IRQHandler+0x570>)
 800dc52:	4293      	cmp	r3, r2
 800dc54:	d053      	beq.n	800dcfe <HAL_UART_IRQHandler+0x3e2>
 800dc56:	687b      	ldr	r3, [r7, #4]
 800dc58:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800dc5c:	681b      	ldr	r3, [r3, #0]
 800dc5e:	4a8c      	ldr	r2, [pc, #560]	; (800de90 <HAL_UART_IRQHandler+0x574>)
 800dc60:	4293      	cmp	r3, r2
 800dc62:	d04c      	beq.n	800dcfe <HAL_UART_IRQHandler+0x3e2>
 800dc64:	687b      	ldr	r3, [r7, #4]
 800dc66:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800dc6a:	681b      	ldr	r3, [r3, #0]
 800dc6c:	4a89      	ldr	r2, [pc, #548]	; (800de94 <HAL_UART_IRQHandler+0x578>)
 800dc6e:	4293      	cmp	r3, r2
 800dc70:	d045      	beq.n	800dcfe <HAL_UART_IRQHandler+0x3e2>
 800dc72:	687b      	ldr	r3, [r7, #4]
 800dc74:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800dc78:	681b      	ldr	r3, [r3, #0]
 800dc7a:	4a87      	ldr	r2, [pc, #540]	; (800de98 <HAL_UART_IRQHandler+0x57c>)
 800dc7c:	4293      	cmp	r3, r2
 800dc7e:	d03e      	beq.n	800dcfe <HAL_UART_IRQHandler+0x3e2>
 800dc80:	687b      	ldr	r3, [r7, #4]
 800dc82:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800dc86:	681b      	ldr	r3, [r3, #0]
 800dc88:	4a84      	ldr	r2, [pc, #528]	; (800de9c <HAL_UART_IRQHandler+0x580>)
 800dc8a:	4293      	cmp	r3, r2
 800dc8c:	d037      	beq.n	800dcfe <HAL_UART_IRQHandler+0x3e2>
 800dc8e:	687b      	ldr	r3, [r7, #4]
 800dc90:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800dc94:	681b      	ldr	r3, [r3, #0]
 800dc96:	4a82      	ldr	r2, [pc, #520]	; (800dea0 <HAL_UART_IRQHandler+0x584>)
 800dc98:	4293      	cmp	r3, r2
 800dc9a:	d030      	beq.n	800dcfe <HAL_UART_IRQHandler+0x3e2>
 800dc9c:	687b      	ldr	r3, [r7, #4]
 800dc9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800dca2:	681b      	ldr	r3, [r3, #0]
 800dca4:	4a7f      	ldr	r2, [pc, #508]	; (800dea4 <HAL_UART_IRQHandler+0x588>)
 800dca6:	4293      	cmp	r3, r2
 800dca8:	d029      	beq.n	800dcfe <HAL_UART_IRQHandler+0x3e2>
 800dcaa:	687b      	ldr	r3, [r7, #4]
 800dcac:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800dcb0:	681b      	ldr	r3, [r3, #0]
 800dcb2:	4a7d      	ldr	r2, [pc, #500]	; (800dea8 <HAL_UART_IRQHandler+0x58c>)
 800dcb4:	4293      	cmp	r3, r2
 800dcb6:	d022      	beq.n	800dcfe <HAL_UART_IRQHandler+0x3e2>
 800dcb8:	687b      	ldr	r3, [r7, #4]
 800dcba:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800dcbe:	681b      	ldr	r3, [r3, #0]
 800dcc0:	4a7a      	ldr	r2, [pc, #488]	; (800deac <HAL_UART_IRQHandler+0x590>)
 800dcc2:	4293      	cmp	r3, r2
 800dcc4:	d01b      	beq.n	800dcfe <HAL_UART_IRQHandler+0x3e2>
 800dcc6:	687b      	ldr	r3, [r7, #4]
 800dcc8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800dccc:	681b      	ldr	r3, [r3, #0]
 800dcce:	4a78      	ldr	r2, [pc, #480]	; (800deb0 <HAL_UART_IRQHandler+0x594>)
 800dcd0:	4293      	cmp	r3, r2
 800dcd2:	d014      	beq.n	800dcfe <HAL_UART_IRQHandler+0x3e2>
 800dcd4:	687b      	ldr	r3, [r7, #4]
 800dcd6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800dcda:	681b      	ldr	r3, [r3, #0]
 800dcdc:	4a75      	ldr	r2, [pc, #468]	; (800deb4 <HAL_UART_IRQHandler+0x598>)
 800dcde:	4293      	cmp	r3, r2
 800dce0:	d00d      	beq.n	800dcfe <HAL_UART_IRQHandler+0x3e2>
 800dce2:	687b      	ldr	r3, [r7, #4]
 800dce4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800dce8:	681b      	ldr	r3, [r3, #0]
 800dcea:	4a73      	ldr	r2, [pc, #460]	; (800deb8 <HAL_UART_IRQHandler+0x59c>)
 800dcec:	4293      	cmp	r3, r2
 800dcee:	d006      	beq.n	800dcfe <HAL_UART_IRQHandler+0x3e2>
 800dcf0:	687b      	ldr	r3, [r7, #4]
 800dcf2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800dcf6:	681b      	ldr	r3, [r3, #0]
 800dcf8:	4a70      	ldr	r2, [pc, #448]	; (800debc <HAL_UART_IRQHandler+0x5a0>)
 800dcfa:	4293      	cmp	r3, r2
 800dcfc:	d106      	bne.n	800dd0c <HAL_UART_IRQHandler+0x3f0>
 800dcfe:	687b      	ldr	r3, [r7, #4]
 800dd00:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800dd04:	681b      	ldr	r3, [r3, #0]
 800dd06:	685b      	ldr	r3, [r3, #4]
 800dd08:	b29b      	uxth	r3, r3
 800dd0a:	e005      	b.n	800dd18 <HAL_UART_IRQHandler+0x3fc>
 800dd0c:	687b      	ldr	r3, [r7, #4]
 800dd0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800dd12:	681b      	ldr	r3, [r3, #0]
 800dd14:	685b      	ldr	r3, [r3, #4]
 800dd16:	b29b      	uxth	r3, r3
 800dd18:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800dd1c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800dd20:	2b00      	cmp	r3, #0
 800dd22:	f000 81ab 	beq.w	800e07c <HAL_UART_IRQHandler+0x760>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800dd26:	687b      	ldr	r3, [r7, #4]
 800dd28:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800dd2c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800dd30:	429a      	cmp	r2, r3
 800dd32:	f080 81a3 	bcs.w	800e07c <HAL_UART_IRQHandler+0x760>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800dd36:	687b      	ldr	r3, [r7, #4]
 800dd38:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800dd3c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800dd40:	687b      	ldr	r3, [r7, #4]
 800dd42:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800dd46:	69db      	ldr	r3, [r3, #28]
 800dd48:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800dd4c:	f000 8087 	beq.w	800de5e <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800dd50:	687b      	ldr	r3, [r7, #4]
 800dd52:	681b      	ldr	r3, [r3, #0]
 800dd54:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd58:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800dd5c:	e853 3f00 	ldrex	r3, [r3]
 800dd60:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800dd64:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800dd68:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800dd6c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800dd70:	687b      	ldr	r3, [r7, #4]
 800dd72:	681b      	ldr	r3, [r3, #0]
 800dd74:	461a      	mov	r2, r3
 800dd76:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800dd7a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800dd7e:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd82:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800dd86:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800dd8a:	e841 2300 	strex	r3, r2, [r1]
 800dd8e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800dd92:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800dd96:	2b00      	cmp	r3, #0
 800dd98:	d1da      	bne.n	800dd50 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800dd9a:	687b      	ldr	r3, [r7, #4]
 800dd9c:	681b      	ldr	r3, [r3, #0]
 800dd9e:	3308      	adds	r3, #8
 800dda0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dda2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800dda4:	e853 3f00 	ldrex	r3, [r3]
 800dda8:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800ddaa:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800ddac:	f023 0301 	bic.w	r3, r3, #1
 800ddb0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800ddb4:	687b      	ldr	r3, [r7, #4]
 800ddb6:	681b      	ldr	r3, [r3, #0]
 800ddb8:	3308      	adds	r3, #8
 800ddba:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800ddbe:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800ddc2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ddc4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800ddc6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800ddca:	e841 2300 	strex	r3, r2, [r1]
 800ddce:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800ddd0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ddd2:	2b00      	cmp	r3, #0
 800ddd4:	d1e1      	bne.n	800dd9a <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ddd6:	687b      	ldr	r3, [r7, #4]
 800ddd8:	681b      	ldr	r3, [r3, #0]
 800ddda:	3308      	adds	r3, #8
 800dddc:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ddde:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800dde0:	e853 3f00 	ldrex	r3, [r3]
 800dde4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800dde6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800dde8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ddec:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800ddf0:	687b      	ldr	r3, [r7, #4]
 800ddf2:	681b      	ldr	r3, [r3, #0]
 800ddf4:	3308      	adds	r3, #8
 800ddf6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800ddfa:	66fa      	str	r2, [r7, #108]	; 0x6c
 800ddfc:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ddfe:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800de00:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800de02:	e841 2300 	strex	r3, r2, [r1]
 800de06:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800de08:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800de0a:	2b00      	cmp	r3, #0
 800de0c:	d1e3      	bne.n	800ddd6 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800de0e:	687b      	ldr	r3, [r7, #4]
 800de10:	2220      	movs	r2, #32
 800de12:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800de16:	687b      	ldr	r3, [r7, #4]
 800de18:	2200      	movs	r2, #0
 800de1a:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800de1c:	687b      	ldr	r3, [r7, #4]
 800de1e:	681b      	ldr	r3, [r3, #0]
 800de20:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800de22:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800de24:	e853 3f00 	ldrex	r3, [r3]
 800de28:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800de2a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800de2c:	f023 0310 	bic.w	r3, r3, #16
 800de30:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800de34:	687b      	ldr	r3, [r7, #4]
 800de36:	681b      	ldr	r3, [r3, #0]
 800de38:	461a      	mov	r2, r3
 800de3a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800de3e:	65bb      	str	r3, [r7, #88]	; 0x58
 800de40:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800de42:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800de44:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800de46:	e841 2300 	strex	r3, r2, [r1]
 800de4a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800de4c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800de4e:	2b00      	cmp	r3, #0
 800de50:	d1e4      	bne.n	800de1c <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800de52:	687b      	ldr	r3, [r7, #4]
 800de54:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800de58:	4618      	mov	r0, r3
 800de5a:	f7f7 fd59 	bl	8005910 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800de5e:	687b      	ldr	r3, [r7, #4]
 800de60:	2202      	movs	r2, #2
 800de62:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800de64:	687b      	ldr	r3, [r7, #4]
 800de66:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800de6a:	687b      	ldr	r3, [r7, #4]
 800de6c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800de70:	b29b      	uxth	r3, r3
 800de72:	1ad3      	subs	r3, r2, r3
 800de74:	b29b      	uxth	r3, r3
 800de76:	4619      	mov	r1, r3
 800de78:	6878      	ldr	r0, [r7, #4]
 800de7a:	f000 f91d 	bl	800e0b8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800de7e:	e0fd      	b.n	800e07c <HAL_UART_IRQHandler+0x760>
 800de80:	40020010 	.word	0x40020010
 800de84:	40020028 	.word	0x40020028
 800de88:	40020040 	.word	0x40020040
 800de8c:	40020058 	.word	0x40020058
 800de90:	40020070 	.word	0x40020070
 800de94:	40020088 	.word	0x40020088
 800de98:	400200a0 	.word	0x400200a0
 800de9c:	400200b8 	.word	0x400200b8
 800dea0:	40020410 	.word	0x40020410
 800dea4:	40020428 	.word	0x40020428
 800dea8:	40020440 	.word	0x40020440
 800deac:	40020458 	.word	0x40020458
 800deb0:	40020470 	.word	0x40020470
 800deb4:	40020488 	.word	0x40020488
 800deb8:	400204a0 	.word	0x400204a0
 800debc:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800dec0:	687b      	ldr	r3, [r7, #4]
 800dec2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800dec6:	687b      	ldr	r3, [r7, #4]
 800dec8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800decc:	b29b      	uxth	r3, r3
 800dece:	1ad3      	subs	r3, r2, r3
 800ded0:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800ded4:	687b      	ldr	r3, [r7, #4]
 800ded6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800deda:	b29b      	uxth	r3, r3
 800dedc:	2b00      	cmp	r3, #0
 800dede:	f000 80cf 	beq.w	800e080 <HAL_UART_IRQHandler+0x764>
          && (nb_rx_data > 0U))
 800dee2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800dee6:	2b00      	cmp	r3, #0
 800dee8:	f000 80ca 	beq.w	800e080 <HAL_UART_IRQHandler+0x764>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800deec:	687b      	ldr	r3, [r7, #4]
 800deee:	681b      	ldr	r3, [r3, #0]
 800def0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800def2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800def4:	e853 3f00 	ldrex	r3, [r3]
 800def8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800defa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800defc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800df00:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800df04:	687b      	ldr	r3, [r7, #4]
 800df06:	681b      	ldr	r3, [r3, #0]
 800df08:	461a      	mov	r2, r3
 800df0a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800df0e:	647b      	str	r3, [r7, #68]	; 0x44
 800df10:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800df12:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800df14:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800df16:	e841 2300 	strex	r3, r2, [r1]
 800df1a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800df1c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800df1e:	2b00      	cmp	r3, #0
 800df20:	d1e4      	bne.n	800deec <HAL_UART_IRQHandler+0x5d0>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800df22:	687b      	ldr	r3, [r7, #4]
 800df24:	681b      	ldr	r3, [r3, #0]
 800df26:	3308      	adds	r3, #8
 800df28:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df2c:	e853 3f00 	ldrex	r3, [r3]
 800df30:	623b      	str	r3, [r7, #32]
   return(result);
 800df32:	6a3a      	ldr	r2, [r7, #32]
 800df34:	4b55      	ldr	r3, [pc, #340]	; (800e08c <HAL_UART_IRQHandler+0x770>)
 800df36:	4013      	ands	r3, r2
 800df38:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800df3c:	687b      	ldr	r3, [r7, #4]
 800df3e:	681b      	ldr	r3, [r3, #0]
 800df40:	3308      	adds	r3, #8
 800df42:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800df46:	633a      	str	r2, [r7, #48]	; 0x30
 800df48:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800df4a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800df4c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800df4e:	e841 2300 	strex	r3, r2, [r1]
 800df52:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800df54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800df56:	2b00      	cmp	r3, #0
 800df58:	d1e3      	bne.n	800df22 <HAL_UART_IRQHandler+0x606>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800df5a:	687b      	ldr	r3, [r7, #4]
 800df5c:	2220      	movs	r2, #32
 800df5e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800df62:	687b      	ldr	r3, [r7, #4]
 800df64:	2200      	movs	r2, #0
 800df66:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800df68:	687b      	ldr	r3, [r7, #4]
 800df6a:	2200      	movs	r2, #0
 800df6c:	675a      	str	r2, [r3, #116]	; 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800df6e:	687b      	ldr	r3, [r7, #4]
 800df70:	681b      	ldr	r3, [r3, #0]
 800df72:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df74:	693b      	ldr	r3, [r7, #16]
 800df76:	e853 3f00 	ldrex	r3, [r3]
 800df7a:	60fb      	str	r3, [r7, #12]
   return(result);
 800df7c:	68fb      	ldr	r3, [r7, #12]
 800df7e:	f023 0310 	bic.w	r3, r3, #16
 800df82:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800df86:	687b      	ldr	r3, [r7, #4]
 800df88:	681b      	ldr	r3, [r3, #0]
 800df8a:	461a      	mov	r2, r3
 800df8c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800df90:	61fb      	str	r3, [r7, #28]
 800df92:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800df94:	69b9      	ldr	r1, [r7, #24]
 800df96:	69fa      	ldr	r2, [r7, #28]
 800df98:	e841 2300 	strex	r3, r2, [r1]
 800df9c:	617b      	str	r3, [r7, #20]
   return(result);
 800df9e:	697b      	ldr	r3, [r7, #20]
 800dfa0:	2b00      	cmp	r3, #0
 800dfa2:	d1e4      	bne.n	800df6e <HAL_UART_IRQHandler+0x652>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800dfa4:	687b      	ldr	r3, [r7, #4]
 800dfa6:	2202      	movs	r2, #2
 800dfa8:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800dfaa:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800dfae:	4619      	mov	r1, r3
 800dfb0:	6878      	ldr	r0, [r7, #4]
 800dfb2:	f000 f881 	bl	800e0b8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800dfb6:	e063      	b.n	800e080 <HAL_UART_IRQHandler+0x764>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800dfb8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800dfbc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800dfc0:	2b00      	cmp	r3, #0
 800dfc2:	d00e      	beq.n	800dfe2 <HAL_UART_IRQHandler+0x6c6>
 800dfc4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800dfc8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800dfcc:	2b00      	cmp	r3, #0
 800dfce:	d008      	beq.n	800dfe2 <HAL_UART_IRQHandler+0x6c6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800dfd0:	687b      	ldr	r3, [r7, #4]
 800dfd2:	681b      	ldr	r3, [r3, #0]
 800dfd4:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800dfd8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800dfda:	6878      	ldr	r0, [r7, #4]
 800dfdc:	f001 f93f 	bl	800f25e <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800dfe0:	e051      	b.n	800e086 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800dfe2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800dfe6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800dfea:	2b00      	cmp	r3, #0
 800dfec:	d014      	beq.n	800e018 <HAL_UART_IRQHandler+0x6fc>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800dfee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800dff2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800dff6:	2b00      	cmp	r3, #0
 800dff8:	d105      	bne.n	800e006 <HAL_UART_IRQHandler+0x6ea>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800dffa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800dffe:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800e002:	2b00      	cmp	r3, #0
 800e004:	d008      	beq.n	800e018 <HAL_UART_IRQHandler+0x6fc>
  {
    if (huart->TxISR != NULL)
 800e006:	687b      	ldr	r3, [r7, #4]
 800e008:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e00a:	2b00      	cmp	r3, #0
 800e00c:	d03a      	beq.n	800e084 <HAL_UART_IRQHandler+0x768>
    {
      huart->TxISR(huart);
 800e00e:	687b      	ldr	r3, [r7, #4]
 800e010:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e012:	6878      	ldr	r0, [r7, #4]
 800e014:	4798      	blx	r3
    }
    return;
 800e016:	e035      	b.n	800e084 <HAL_UART_IRQHandler+0x768>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800e018:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e01c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e020:	2b00      	cmp	r3, #0
 800e022:	d009      	beq.n	800e038 <HAL_UART_IRQHandler+0x71c>
 800e024:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e028:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e02c:	2b00      	cmp	r3, #0
 800e02e:	d003      	beq.n	800e038 <HAL_UART_IRQHandler+0x71c>
  {
    UART_EndTransmit_IT(huart);
 800e030:	6878      	ldr	r0, [r7, #4]
 800e032:	f001 f8e9 	bl	800f208 <UART_EndTransmit_IT>
    return;
 800e036:	e026      	b.n	800e086 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800e038:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e03c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800e040:	2b00      	cmp	r3, #0
 800e042:	d009      	beq.n	800e058 <HAL_UART_IRQHandler+0x73c>
 800e044:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e048:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800e04c:	2b00      	cmp	r3, #0
 800e04e:	d003      	beq.n	800e058 <HAL_UART_IRQHandler+0x73c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800e050:	6878      	ldr	r0, [r7, #4]
 800e052:	f001 f918 	bl	800f286 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e056:	e016      	b.n	800e086 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800e058:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800e05c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800e060:	2b00      	cmp	r3, #0
 800e062:	d010      	beq.n	800e086 <HAL_UART_IRQHandler+0x76a>
 800e064:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800e068:	2b00      	cmp	r3, #0
 800e06a:	da0c      	bge.n	800e086 <HAL_UART_IRQHandler+0x76a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800e06c:	6878      	ldr	r0, [r7, #4]
 800e06e:	f001 f900 	bl	800f272 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e072:	e008      	b.n	800e086 <HAL_UART_IRQHandler+0x76a>
      return;
 800e074:	bf00      	nop
 800e076:	e006      	b.n	800e086 <HAL_UART_IRQHandler+0x76a>
    return;
 800e078:	bf00      	nop
 800e07a:	e004      	b.n	800e086 <HAL_UART_IRQHandler+0x76a>
      return;
 800e07c:	bf00      	nop
 800e07e:	e002      	b.n	800e086 <HAL_UART_IRQHandler+0x76a>
      return;
 800e080:	bf00      	nop
 800e082:	e000      	b.n	800e086 <HAL_UART_IRQHandler+0x76a>
    return;
 800e084:	bf00      	nop
  }
}
 800e086:	37e8      	adds	r7, #232	; 0xe8
 800e088:	46bd      	mov	sp, r7
 800e08a:	bd80      	pop	{r7, pc}
 800e08c:	effffffe 	.word	0xeffffffe

0800e090 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800e090:	b480      	push	{r7}
 800e092:	b083      	sub	sp, #12
 800e094:	af00      	add	r7, sp, #0
 800e096:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800e098:	bf00      	nop
 800e09a:	370c      	adds	r7, #12
 800e09c:	46bd      	mov	sp, r7
 800e09e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0a2:	4770      	bx	lr

0800e0a4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800e0a4:	b480      	push	{r7}
 800e0a6:	b083      	sub	sp, #12
 800e0a8:	af00      	add	r7, sp, #0
 800e0aa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800e0ac:	bf00      	nop
 800e0ae:	370c      	adds	r7, #12
 800e0b0:	46bd      	mov	sp, r7
 800e0b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0b6:	4770      	bx	lr

0800e0b8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800e0b8:	b480      	push	{r7}
 800e0ba:	b083      	sub	sp, #12
 800e0bc:	af00      	add	r7, sp, #0
 800e0be:	6078      	str	r0, [r7, #4]
 800e0c0:	460b      	mov	r3, r1
 800e0c2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800e0c4:	bf00      	nop
 800e0c6:	370c      	adds	r7, #12
 800e0c8:	46bd      	mov	sp, r7
 800e0ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0ce:	4770      	bx	lr

0800e0d0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800e0d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e0d4:	b092      	sub	sp, #72	; 0x48
 800e0d6:	af00      	add	r7, sp, #0
 800e0d8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800e0da:	2300      	movs	r3, #0
 800e0dc:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800e0e0:	697b      	ldr	r3, [r7, #20]
 800e0e2:	689a      	ldr	r2, [r3, #8]
 800e0e4:	697b      	ldr	r3, [r7, #20]
 800e0e6:	691b      	ldr	r3, [r3, #16]
 800e0e8:	431a      	orrs	r2, r3
 800e0ea:	697b      	ldr	r3, [r7, #20]
 800e0ec:	695b      	ldr	r3, [r3, #20]
 800e0ee:	431a      	orrs	r2, r3
 800e0f0:	697b      	ldr	r3, [r7, #20]
 800e0f2:	69db      	ldr	r3, [r3, #28]
 800e0f4:	4313      	orrs	r3, r2
 800e0f6:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800e0f8:	697b      	ldr	r3, [r7, #20]
 800e0fa:	681b      	ldr	r3, [r3, #0]
 800e0fc:	681a      	ldr	r2, [r3, #0]
 800e0fe:	4bbe      	ldr	r3, [pc, #760]	; (800e3f8 <UART_SetConfig+0x328>)
 800e100:	4013      	ands	r3, r2
 800e102:	697a      	ldr	r2, [r7, #20]
 800e104:	6812      	ldr	r2, [r2, #0]
 800e106:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e108:	430b      	orrs	r3, r1
 800e10a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800e10c:	697b      	ldr	r3, [r7, #20]
 800e10e:	681b      	ldr	r3, [r3, #0]
 800e110:	685b      	ldr	r3, [r3, #4]
 800e112:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800e116:	697b      	ldr	r3, [r7, #20]
 800e118:	68da      	ldr	r2, [r3, #12]
 800e11a:	697b      	ldr	r3, [r7, #20]
 800e11c:	681b      	ldr	r3, [r3, #0]
 800e11e:	430a      	orrs	r2, r1
 800e120:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800e122:	697b      	ldr	r3, [r7, #20]
 800e124:	699b      	ldr	r3, [r3, #24]
 800e126:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800e128:	697b      	ldr	r3, [r7, #20]
 800e12a:	681b      	ldr	r3, [r3, #0]
 800e12c:	4ab3      	ldr	r2, [pc, #716]	; (800e3fc <UART_SetConfig+0x32c>)
 800e12e:	4293      	cmp	r3, r2
 800e130:	d004      	beq.n	800e13c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800e132:	697b      	ldr	r3, [r7, #20]
 800e134:	6a1b      	ldr	r3, [r3, #32]
 800e136:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e138:	4313      	orrs	r3, r2
 800e13a:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800e13c:	697b      	ldr	r3, [r7, #20]
 800e13e:	681b      	ldr	r3, [r3, #0]
 800e140:	689a      	ldr	r2, [r3, #8]
 800e142:	4baf      	ldr	r3, [pc, #700]	; (800e400 <UART_SetConfig+0x330>)
 800e144:	4013      	ands	r3, r2
 800e146:	697a      	ldr	r2, [r7, #20]
 800e148:	6812      	ldr	r2, [r2, #0]
 800e14a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e14c:	430b      	orrs	r3, r1
 800e14e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800e150:	697b      	ldr	r3, [r7, #20]
 800e152:	681b      	ldr	r3, [r3, #0]
 800e154:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e156:	f023 010f 	bic.w	r1, r3, #15
 800e15a:	697b      	ldr	r3, [r7, #20]
 800e15c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e15e:	697b      	ldr	r3, [r7, #20]
 800e160:	681b      	ldr	r3, [r3, #0]
 800e162:	430a      	orrs	r2, r1
 800e164:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e166:	697b      	ldr	r3, [r7, #20]
 800e168:	681b      	ldr	r3, [r3, #0]
 800e16a:	4aa6      	ldr	r2, [pc, #664]	; (800e404 <UART_SetConfig+0x334>)
 800e16c:	4293      	cmp	r3, r2
 800e16e:	d177      	bne.n	800e260 <UART_SetConfig+0x190>
 800e170:	4ba5      	ldr	r3, [pc, #660]	; (800e408 <UART_SetConfig+0x338>)
 800e172:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e174:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800e178:	2b28      	cmp	r3, #40	; 0x28
 800e17a:	d86d      	bhi.n	800e258 <UART_SetConfig+0x188>
 800e17c:	a201      	add	r2, pc, #4	; (adr r2, 800e184 <UART_SetConfig+0xb4>)
 800e17e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e182:	bf00      	nop
 800e184:	0800e229 	.word	0x0800e229
 800e188:	0800e259 	.word	0x0800e259
 800e18c:	0800e259 	.word	0x0800e259
 800e190:	0800e259 	.word	0x0800e259
 800e194:	0800e259 	.word	0x0800e259
 800e198:	0800e259 	.word	0x0800e259
 800e19c:	0800e259 	.word	0x0800e259
 800e1a0:	0800e259 	.word	0x0800e259
 800e1a4:	0800e231 	.word	0x0800e231
 800e1a8:	0800e259 	.word	0x0800e259
 800e1ac:	0800e259 	.word	0x0800e259
 800e1b0:	0800e259 	.word	0x0800e259
 800e1b4:	0800e259 	.word	0x0800e259
 800e1b8:	0800e259 	.word	0x0800e259
 800e1bc:	0800e259 	.word	0x0800e259
 800e1c0:	0800e259 	.word	0x0800e259
 800e1c4:	0800e239 	.word	0x0800e239
 800e1c8:	0800e259 	.word	0x0800e259
 800e1cc:	0800e259 	.word	0x0800e259
 800e1d0:	0800e259 	.word	0x0800e259
 800e1d4:	0800e259 	.word	0x0800e259
 800e1d8:	0800e259 	.word	0x0800e259
 800e1dc:	0800e259 	.word	0x0800e259
 800e1e0:	0800e259 	.word	0x0800e259
 800e1e4:	0800e241 	.word	0x0800e241
 800e1e8:	0800e259 	.word	0x0800e259
 800e1ec:	0800e259 	.word	0x0800e259
 800e1f0:	0800e259 	.word	0x0800e259
 800e1f4:	0800e259 	.word	0x0800e259
 800e1f8:	0800e259 	.word	0x0800e259
 800e1fc:	0800e259 	.word	0x0800e259
 800e200:	0800e259 	.word	0x0800e259
 800e204:	0800e249 	.word	0x0800e249
 800e208:	0800e259 	.word	0x0800e259
 800e20c:	0800e259 	.word	0x0800e259
 800e210:	0800e259 	.word	0x0800e259
 800e214:	0800e259 	.word	0x0800e259
 800e218:	0800e259 	.word	0x0800e259
 800e21c:	0800e259 	.word	0x0800e259
 800e220:	0800e259 	.word	0x0800e259
 800e224:	0800e251 	.word	0x0800e251
 800e228:	2301      	movs	r3, #1
 800e22a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e22e:	e326      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e230:	2304      	movs	r3, #4
 800e232:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e236:	e322      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e238:	2308      	movs	r3, #8
 800e23a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e23e:	e31e      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e240:	2310      	movs	r3, #16
 800e242:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e246:	e31a      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e248:	2320      	movs	r3, #32
 800e24a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e24e:	e316      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e250:	2340      	movs	r3, #64	; 0x40
 800e252:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e256:	e312      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e258:	2380      	movs	r3, #128	; 0x80
 800e25a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e25e:	e30e      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e260:	697b      	ldr	r3, [r7, #20]
 800e262:	681b      	ldr	r3, [r3, #0]
 800e264:	4a69      	ldr	r2, [pc, #420]	; (800e40c <UART_SetConfig+0x33c>)
 800e266:	4293      	cmp	r3, r2
 800e268:	d130      	bne.n	800e2cc <UART_SetConfig+0x1fc>
 800e26a:	4b67      	ldr	r3, [pc, #412]	; (800e408 <UART_SetConfig+0x338>)
 800e26c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e26e:	f003 0307 	and.w	r3, r3, #7
 800e272:	2b05      	cmp	r3, #5
 800e274:	d826      	bhi.n	800e2c4 <UART_SetConfig+0x1f4>
 800e276:	a201      	add	r2, pc, #4	; (adr r2, 800e27c <UART_SetConfig+0x1ac>)
 800e278:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e27c:	0800e295 	.word	0x0800e295
 800e280:	0800e29d 	.word	0x0800e29d
 800e284:	0800e2a5 	.word	0x0800e2a5
 800e288:	0800e2ad 	.word	0x0800e2ad
 800e28c:	0800e2b5 	.word	0x0800e2b5
 800e290:	0800e2bd 	.word	0x0800e2bd
 800e294:	2300      	movs	r3, #0
 800e296:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e29a:	e2f0      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e29c:	2304      	movs	r3, #4
 800e29e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e2a2:	e2ec      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e2a4:	2308      	movs	r3, #8
 800e2a6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e2aa:	e2e8      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e2ac:	2310      	movs	r3, #16
 800e2ae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e2b2:	e2e4      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e2b4:	2320      	movs	r3, #32
 800e2b6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e2ba:	e2e0      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e2bc:	2340      	movs	r3, #64	; 0x40
 800e2be:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e2c2:	e2dc      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e2c4:	2380      	movs	r3, #128	; 0x80
 800e2c6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e2ca:	e2d8      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e2cc:	697b      	ldr	r3, [r7, #20]
 800e2ce:	681b      	ldr	r3, [r3, #0]
 800e2d0:	4a4f      	ldr	r2, [pc, #316]	; (800e410 <UART_SetConfig+0x340>)
 800e2d2:	4293      	cmp	r3, r2
 800e2d4:	d130      	bne.n	800e338 <UART_SetConfig+0x268>
 800e2d6:	4b4c      	ldr	r3, [pc, #304]	; (800e408 <UART_SetConfig+0x338>)
 800e2d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e2da:	f003 0307 	and.w	r3, r3, #7
 800e2de:	2b05      	cmp	r3, #5
 800e2e0:	d826      	bhi.n	800e330 <UART_SetConfig+0x260>
 800e2e2:	a201      	add	r2, pc, #4	; (adr r2, 800e2e8 <UART_SetConfig+0x218>)
 800e2e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e2e8:	0800e301 	.word	0x0800e301
 800e2ec:	0800e309 	.word	0x0800e309
 800e2f0:	0800e311 	.word	0x0800e311
 800e2f4:	0800e319 	.word	0x0800e319
 800e2f8:	0800e321 	.word	0x0800e321
 800e2fc:	0800e329 	.word	0x0800e329
 800e300:	2300      	movs	r3, #0
 800e302:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e306:	e2ba      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e308:	2304      	movs	r3, #4
 800e30a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e30e:	e2b6      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e310:	2308      	movs	r3, #8
 800e312:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e316:	e2b2      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e318:	2310      	movs	r3, #16
 800e31a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e31e:	e2ae      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e320:	2320      	movs	r3, #32
 800e322:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e326:	e2aa      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e328:	2340      	movs	r3, #64	; 0x40
 800e32a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e32e:	e2a6      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e330:	2380      	movs	r3, #128	; 0x80
 800e332:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e336:	e2a2      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e338:	697b      	ldr	r3, [r7, #20]
 800e33a:	681b      	ldr	r3, [r3, #0]
 800e33c:	4a35      	ldr	r2, [pc, #212]	; (800e414 <UART_SetConfig+0x344>)
 800e33e:	4293      	cmp	r3, r2
 800e340:	d130      	bne.n	800e3a4 <UART_SetConfig+0x2d4>
 800e342:	4b31      	ldr	r3, [pc, #196]	; (800e408 <UART_SetConfig+0x338>)
 800e344:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e346:	f003 0307 	and.w	r3, r3, #7
 800e34a:	2b05      	cmp	r3, #5
 800e34c:	d826      	bhi.n	800e39c <UART_SetConfig+0x2cc>
 800e34e:	a201      	add	r2, pc, #4	; (adr r2, 800e354 <UART_SetConfig+0x284>)
 800e350:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e354:	0800e36d 	.word	0x0800e36d
 800e358:	0800e375 	.word	0x0800e375
 800e35c:	0800e37d 	.word	0x0800e37d
 800e360:	0800e385 	.word	0x0800e385
 800e364:	0800e38d 	.word	0x0800e38d
 800e368:	0800e395 	.word	0x0800e395
 800e36c:	2300      	movs	r3, #0
 800e36e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e372:	e284      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e374:	2304      	movs	r3, #4
 800e376:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e37a:	e280      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e37c:	2308      	movs	r3, #8
 800e37e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e382:	e27c      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e384:	2310      	movs	r3, #16
 800e386:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e38a:	e278      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e38c:	2320      	movs	r3, #32
 800e38e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e392:	e274      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e394:	2340      	movs	r3, #64	; 0x40
 800e396:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e39a:	e270      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e39c:	2380      	movs	r3, #128	; 0x80
 800e39e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e3a2:	e26c      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e3a4:	697b      	ldr	r3, [r7, #20]
 800e3a6:	681b      	ldr	r3, [r3, #0]
 800e3a8:	4a1b      	ldr	r2, [pc, #108]	; (800e418 <UART_SetConfig+0x348>)
 800e3aa:	4293      	cmp	r3, r2
 800e3ac:	d142      	bne.n	800e434 <UART_SetConfig+0x364>
 800e3ae:	4b16      	ldr	r3, [pc, #88]	; (800e408 <UART_SetConfig+0x338>)
 800e3b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e3b2:	f003 0307 	and.w	r3, r3, #7
 800e3b6:	2b05      	cmp	r3, #5
 800e3b8:	d838      	bhi.n	800e42c <UART_SetConfig+0x35c>
 800e3ba:	a201      	add	r2, pc, #4	; (adr r2, 800e3c0 <UART_SetConfig+0x2f0>)
 800e3bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e3c0:	0800e3d9 	.word	0x0800e3d9
 800e3c4:	0800e3e1 	.word	0x0800e3e1
 800e3c8:	0800e3e9 	.word	0x0800e3e9
 800e3cc:	0800e3f1 	.word	0x0800e3f1
 800e3d0:	0800e41d 	.word	0x0800e41d
 800e3d4:	0800e425 	.word	0x0800e425
 800e3d8:	2300      	movs	r3, #0
 800e3da:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e3de:	e24e      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e3e0:	2304      	movs	r3, #4
 800e3e2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e3e6:	e24a      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e3e8:	2308      	movs	r3, #8
 800e3ea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e3ee:	e246      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e3f0:	2310      	movs	r3, #16
 800e3f2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e3f6:	e242      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e3f8:	cfff69f3 	.word	0xcfff69f3
 800e3fc:	58000c00 	.word	0x58000c00
 800e400:	11fff4ff 	.word	0x11fff4ff
 800e404:	40011000 	.word	0x40011000
 800e408:	58024400 	.word	0x58024400
 800e40c:	40004400 	.word	0x40004400
 800e410:	40004800 	.word	0x40004800
 800e414:	40004c00 	.word	0x40004c00
 800e418:	40005000 	.word	0x40005000
 800e41c:	2320      	movs	r3, #32
 800e41e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e422:	e22c      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e424:	2340      	movs	r3, #64	; 0x40
 800e426:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e42a:	e228      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e42c:	2380      	movs	r3, #128	; 0x80
 800e42e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e432:	e224      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e434:	697b      	ldr	r3, [r7, #20]
 800e436:	681b      	ldr	r3, [r3, #0]
 800e438:	4ab1      	ldr	r2, [pc, #708]	; (800e700 <UART_SetConfig+0x630>)
 800e43a:	4293      	cmp	r3, r2
 800e43c:	d176      	bne.n	800e52c <UART_SetConfig+0x45c>
 800e43e:	4bb1      	ldr	r3, [pc, #708]	; (800e704 <UART_SetConfig+0x634>)
 800e440:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e442:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800e446:	2b28      	cmp	r3, #40	; 0x28
 800e448:	d86c      	bhi.n	800e524 <UART_SetConfig+0x454>
 800e44a:	a201      	add	r2, pc, #4	; (adr r2, 800e450 <UART_SetConfig+0x380>)
 800e44c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e450:	0800e4f5 	.word	0x0800e4f5
 800e454:	0800e525 	.word	0x0800e525
 800e458:	0800e525 	.word	0x0800e525
 800e45c:	0800e525 	.word	0x0800e525
 800e460:	0800e525 	.word	0x0800e525
 800e464:	0800e525 	.word	0x0800e525
 800e468:	0800e525 	.word	0x0800e525
 800e46c:	0800e525 	.word	0x0800e525
 800e470:	0800e4fd 	.word	0x0800e4fd
 800e474:	0800e525 	.word	0x0800e525
 800e478:	0800e525 	.word	0x0800e525
 800e47c:	0800e525 	.word	0x0800e525
 800e480:	0800e525 	.word	0x0800e525
 800e484:	0800e525 	.word	0x0800e525
 800e488:	0800e525 	.word	0x0800e525
 800e48c:	0800e525 	.word	0x0800e525
 800e490:	0800e505 	.word	0x0800e505
 800e494:	0800e525 	.word	0x0800e525
 800e498:	0800e525 	.word	0x0800e525
 800e49c:	0800e525 	.word	0x0800e525
 800e4a0:	0800e525 	.word	0x0800e525
 800e4a4:	0800e525 	.word	0x0800e525
 800e4a8:	0800e525 	.word	0x0800e525
 800e4ac:	0800e525 	.word	0x0800e525
 800e4b0:	0800e50d 	.word	0x0800e50d
 800e4b4:	0800e525 	.word	0x0800e525
 800e4b8:	0800e525 	.word	0x0800e525
 800e4bc:	0800e525 	.word	0x0800e525
 800e4c0:	0800e525 	.word	0x0800e525
 800e4c4:	0800e525 	.word	0x0800e525
 800e4c8:	0800e525 	.word	0x0800e525
 800e4cc:	0800e525 	.word	0x0800e525
 800e4d0:	0800e515 	.word	0x0800e515
 800e4d4:	0800e525 	.word	0x0800e525
 800e4d8:	0800e525 	.word	0x0800e525
 800e4dc:	0800e525 	.word	0x0800e525
 800e4e0:	0800e525 	.word	0x0800e525
 800e4e4:	0800e525 	.word	0x0800e525
 800e4e8:	0800e525 	.word	0x0800e525
 800e4ec:	0800e525 	.word	0x0800e525
 800e4f0:	0800e51d 	.word	0x0800e51d
 800e4f4:	2301      	movs	r3, #1
 800e4f6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e4fa:	e1c0      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e4fc:	2304      	movs	r3, #4
 800e4fe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e502:	e1bc      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e504:	2308      	movs	r3, #8
 800e506:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e50a:	e1b8      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e50c:	2310      	movs	r3, #16
 800e50e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e512:	e1b4      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e514:	2320      	movs	r3, #32
 800e516:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e51a:	e1b0      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e51c:	2340      	movs	r3, #64	; 0x40
 800e51e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e522:	e1ac      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e524:	2380      	movs	r3, #128	; 0x80
 800e526:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e52a:	e1a8      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e52c:	697b      	ldr	r3, [r7, #20]
 800e52e:	681b      	ldr	r3, [r3, #0]
 800e530:	4a75      	ldr	r2, [pc, #468]	; (800e708 <UART_SetConfig+0x638>)
 800e532:	4293      	cmp	r3, r2
 800e534:	d130      	bne.n	800e598 <UART_SetConfig+0x4c8>
 800e536:	4b73      	ldr	r3, [pc, #460]	; (800e704 <UART_SetConfig+0x634>)
 800e538:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e53a:	f003 0307 	and.w	r3, r3, #7
 800e53e:	2b05      	cmp	r3, #5
 800e540:	d826      	bhi.n	800e590 <UART_SetConfig+0x4c0>
 800e542:	a201      	add	r2, pc, #4	; (adr r2, 800e548 <UART_SetConfig+0x478>)
 800e544:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e548:	0800e561 	.word	0x0800e561
 800e54c:	0800e569 	.word	0x0800e569
 800e550:	0800e571 	.word	0x0800e571
 800e554:	0800e579 	.word	0x0800e579
 800e558:	0800e581 	.word	0x0800e581
 800e55c:	0800e589 	.word	0x0800e589
 800e560:	2300      	movs	r3, #0
 800e562:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e566:	e18a      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e568:	2304      	movs	r3, #4
 800e56a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e56e:	e186      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e570:	2308      	movs	r3, #8
 800e572:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e576:	e182      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e578:	2310      	movs	r3, #16
 800e57a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e57e:	e17e      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e580:	2320      	movs	r3, #32
 800e582:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e586:	e17a      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e588:	2340      	movs	r3, #64	; 0x40
 800e58a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e58e:	e176      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e590:	2380      	movs	r3, #128	; 0x80
 800e592:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e596:	e172      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e598:	697b      	ldr	r3, [r7, #20]
 800e59a:	681b      	ldr	r3, [r3, #0]
 800e59c:	4a5b      	ldr	r2, [pc, #364]	; (800e70c <UART_SetConfig+0x63c>)
 800e59e:	4293      	cmp	r3, r2
 800e5a0:	d130      	bne.n	800e604 <UART_SetConfig+0x534>
 800e5a2:	4b58      	ldr	r3, [pc, #352]	; (800e704 <UART_SetConfig+0x634>)
 800e5a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e5a6:	f003 0307 	and.w	r3, r3, #7
 800e5aa:	2b05      	cmp	r3, #5
 800e5ac:	d826      	bhi.n	800e5fc <UART_SetConfig+0x52c>
 800e5ae:	a201      	add	r2, pc, #4	; (adr r2, 800e5b4 <UART_SetConfig+0x4e4>)
 800e5b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e5b4:	0800e5cd 	.word	0x0800e5cd
 800e5b8:	0800e5d5 	.word	0x0800e5d5
 800e5bc:	0800e5dd 	.word	0x0800e5dd
 800e5c0:	0800e5e5 	.word	0x0800e5e5
 800e5c4:	0800e5ed 	.word	0x0800e5ed
 800e5c8:	0800e5f5 	.word	0x0800e5f5
 800e5cc:	2300      	movs	r3, #0
 800e5ce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e5d2:	e154      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e5d4:	2304      	movs	r3, #4
 800e5d6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e5da:	e150      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e5dc:	2308      	movs	r3, #8
 800e5de:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e5e2:	e14c      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e5e4:	2310      	movs	r3, #16
 800e5e6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e5ea:	e148      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e5ec:	2320      	movs	r3, #32
 800e5ee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e5f2:	e144      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e5f4:	2340      	movs	r3, #64	; 0x40
 800e5f6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e5fa:	e140      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e5fc:	2380      	movs	r3, #128	; 0x80
 800e5fe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e602:	e13c      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e604:	697b      	ldr	r3, [r7, #20]
 800e606:	681b      	ldr	r3, [r3, #0]
 800e608:	4a41      	ldr	r2, [pc, #260]	; (800e710 <UART_SetConfig+0x640>)
 800e60a:	4293      	cmp	r3, r2
 800e60c:	f040 8082 	bne.w	800e714 <UART_SetConfig+0x644>
 800e610:	4b3c      	ldr	r3, [pc, #240]	; (800e704 <UART_SetConfig+0x634>)
 800e612:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e614:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800e618:	2b28      	cmp	r3, #40	; 0x28
 800e61a:	d86d      	bhi.n	800e6f8 <UART_SetConfig+0x628>
 800e61c:	a201      	add	r2, pc, #4	; (adr r2, 800e624 <UART_SetConfig+0x554>)
 800e61e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e622:	bf00      	nop
 800e624:	0800e6c9 	.word	0x0800e6c9
 800e628:	0800e6f9 	.word	0x0800e6f9
 800e62c:	0800e6f9 	.word	0x0800e6f9
 800e630:	0800e6f9 	.word	0x0800e6f9
 800e634:	0800e6f9 	.word	0x0800e6f9
 800e638:	0800e6f9 	.word	0x0800e6f9
 800e63c:	0800e6f9 	.word	0x0800e6f9
 800e640:	0800e6f9 	.word	0x0800e6f9
 800e644:	0800e6d1 	.word	0x0800e6d1
 800e648:	0800e6f9 	.word	0x0800e6f9
 800e64c:	0800e6f9 	.word	0x0800e6f9
 800e650:	0800e6f9 	.word	0x0800e6f9
 800e654:	0800e6f9 	.word	0x0800e6f9
 800e658:	0800e6f9 	.word	0x0800e6f9
 800e65c:	0800e6f9 	.word	0x0800e6f9
 800e660:	0800e6f9 	.word	0x0800e6f9
 800e664:	0800e6d9 	.word	0x0800e6d9
 800e668:	0800e6f9 	.word	0x0800e6f9
 800e66c:	0800e6f9 	.word	0x0800e6f9
 800e670:	0800e6f9 	.word	0x0800e6f9
 800e674:	0800e6f9 	.word	0x0800e6f9
 800e678:	0800e6f9 	.word	0x0800e6f9
 800e67c:	0800e6f9 	.word	0x0800e6f9
 800e680:	0800e6f9 	.word	0x0800e6f9
 800e684:	0800e6e1 	.word	0x0800e6e1
 800e688:	0800e6f9 	.word	0x0800e6f9
 800e68c:	0800e6f9 	.word	0x0800e6f9
 800e690:	0800e6f9 	.word	0x0800e6f9
 800e694:	0800e6f9 	.word	0x0800e6f9
 800e698:	0800e6f9 	.word	0x0800e6f9
 800e69c:	0800e6f9 	.word	0x0800e6f9
 800e6a0:	0800e6f9 	.word	0x0800e6f9
 800e6a4:	0800e6e9 	.word	0x0800e6e9
 800e6a8:	0800e6f9 	.word	0x0800e6f9
 800e6ac:	0800e6f9 	.word	0x0800e6f9
 800e6b0:	0800e6f9 	.word	0x0800e6f9
 800e6b4:	0800e6f9 	.word	0x0800e6f9
 800e6b8:	0800e6f9 	.word	0x0800e6f9
 800e6bc:	0800e6f9 	.word	0x0800e6f9
 800e6c0:	0800e6f9 	.word	0x0800e6f9
 800e6c4:	0800e6f1 	.word	0x0800e6f1
 800e6c8:	2301      	movs	r3, #1
 800e6ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e6ce:	e0d6      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e6d0:	2304      	movs	r3, #4
 800e6d2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e6d6:	e0d2      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e6d8:	2308      	movs	r3, #8
 800e6da:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e6de:	e0ce      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e6e0:	2310      	movs	r3, #16
 800e6e2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e6e6:	e0ca      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e6e8:	2320      	movs	r3, #32
 800e6ea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e6ee:	e0c6      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e6f0:	2340      	movs	r3, #64	; 0x40
 800e6f2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e6f6:	e0c2      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e6f8:	2380      	movs	r3, #128	; 0x80
 800e6fa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e6fe:	e0be      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e700:	40011400 	.word	0x40011400
 800e704:	58024400 	.word	0x58024400
 800e708:	40007800 	.word	0x40007800
 800e70c:	40007c00 	.word	0x40007c00
 800e710:	40011800 	.word	0x40011800
 800e714:	697b      	ldr	r3, [r7, #20]
 800e716:	681b      	ldr	r3, [r3, #0]
 800e718:	4aad      	ldr	r2, [pc, #692]	; (800e9d0 <UART_SetConfig+0x900>)
 800e71a:	4293      	cmp	r3, r2
 800e71c:	d176      	bne.n	800e80c <UART_SetConfig+0x73c>
 800e71e:	4bad      	ldr	r3, [pc, #692]	; (800e9d4 <UART_SetConfig+0x904>)
 800e720:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e722:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800e726:	2b28      	cmp	r3, #40	; 0x28
 800e728:	d86c      	bhi.n	800e804 <UART_SetConfig+0x734>
 800e72a:	a201      	add	r2, pc, #4	; (adr r2, 800e730 <UART_SetConfig+0x660>)
 800e72c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e730:	0800e7d5 	.word	0x0800e7d5
 800e734:	0800e805 	.word	0x0800e805
 800e738:	0800e805 	.word	0x0800e805
 800e73c:	0800e805 	.word	0x0800e805
 800e740:	0800e805 	.word	0x0800e805
 800e744:	0800e805 	.word	0x0800e805
 800e748:	0800e805 	.word	0x0800e805
 800e74c:	0800e805 	.word	0x0800e805
 800e750:	0800e7dd 	.word	0x0800e7dd
 800e754:	0800e805 	.word	0x0800e805
 800e758:	0800e805 	.word	0x0800e805
 800e75c:	0800e805 	.word	0x0800e805
 800e760:	0800e805 	.word	0x0800e805
 800e764:	0800e805 	.word	0x0800e805
 800e768:	0800e805 	.word	0x0800e805
 800e76c:	0800e805 	.word	0x0800e805
 800e770:	0800e7e5 	.word	0x0800e7e5
 800e774:	0800e805 	.word	0x0800e805
 800e778:	0800e805 	.word	0x0800e805
 800e77c:	0800e805 	.word	0x0800e805
 800e780:	0800e805 	.word	0x0800e805
 800e784:	0800e805 	.word	0x0800e805
 800e788:	0800e805 	.word	0x0800e805
 800e78c:	0800e805 	.word	0x0800e805
 800e790:	0800e7ed 	.word	0x0800e7ed
 800e794:	0800e805 	.word	0x0800e805
 800e798:	0800e805 	.word	0x0800e805
 800e79c:	0800e805 	.word	0x0800e805
 800e7a0:	0800e805 	.word	0x0800e805
 800e7a4:	0800e805 	.word	0x0800e805
 800e7a8:	0800e805 	.word	0x0800e805
 800e7ac:	0800e805 	.word	0x0800e805
 800e7b0:	0800e7f5 	.word	0x0800e7f5
 800e7b4:	0800e805 	.word	0x0800e805
 800e7b8:	0800e805 	.word	0x0800e805
 800e7bc:	0800e805 	.word	0x0800e805
 800e7c0:	0800e805 	.word	0x0800e805
 800e7c4:	0800e805 	.word	0x0800e805
 800e7c8:	0800e805 	.word	0x0800e805
 800e7cc:	0800e805 	.word	0x0800e805
 800e7d0:	0800e7fd 	.word	0x0800e7fd
 800e7d4:	2301      	movs	r3, #1
 800e7d6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e7da:	e050      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e7dc:	2304      	movs	r3, #4
 800e7de:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e7e2:	e04c      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e7e4:	2308      	movs	r3, #8
 800e7e6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e7ea:	e048      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e7ec:	2310      	movs	r3, #16
 800e7ee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e7f2:	e044      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e7f4:	2320      	movs	r3, #32
 800e7f6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e7fa:	e040      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e7fc:	2340      	movs	r3, #64	; 0x40
 800e7fe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e802:	e03c      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e804:	2380      	movs	r3, #128	; 0x80
 800e806:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e80a:	e038      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e80c:	697b      	ldr	r3, [r7, #20]
 800e80e:	681b      	ldr	r3, [r3, #0]
 800e810:	4a71      	ldr	r2, [pc, #452]	; (800e9d8 <UART_SetConfig+0x908>)
 800e812:	4293      	cmp	r3, r2
 800e814:	d130      	bne.n	800e878 <UART_SetConfig+0x7a8>
 800e816:	4b6f      	ldr	r3, [pc, #444]	; (800e9d4 <UART_SetConfig+0x904>)
 800e818:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e81a:	f003 0307 	and.w	r3, r3, #7
 800e81e:	2b05      	cmp	r3, #5
 800e820:	d826      	bhi.n	800e870 <UART_SetConfig+0x7a0>
 800e822:	a201      	add	r2, pc, #4	; (adr r2, 800e828 <UART_SetConfig+0x758>)
 800e824:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e828:	0800e841 	.word	0x0800e841
 800e82c:	0800e849 	.word	0x0800e849
 800e830:	0800e851 	.word	0x0800e851
 800e834:	0800e859 	.word	0x0800e859
 800e838:	0800e861 	.word	0x0800e861
 800e83c:	0800e869 	.word	0x0800e869
 800e840:	2302      	movs	r3, #2
 800e842:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e846:	e01a      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e848:	2304      	movs	r3, #4
 800e84a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e84e:	e016      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e850:	2308      	movs	r3, #8
 800e852:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e856:	e012      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e858:	2310      	movs	r3, #16
 800e85a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e85e:	e00e      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e860:	2320      	movs	r3, #32
 800e862:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e866:	e00a      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e868:	2340      	movs	r3, #64	; 0x40
 800e86a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e86e:	e006      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e870:	2380      	movs	r3, #128	; 0x80
 800e872:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e876:	e002      	b.n	800e87e <UART_SetConfig+0x7ae>
 800e878:	2380      	movs	r3, #128	; 0x80
 800e87a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800e87e:	697b      	ldr	r3, [r7, #20]
 800e880:	681b      	ldr	r3, [r3, #0]
 800e882:	4a55      	ldr	r2, [pc, #340]	; (800e9d8 <UART_SetConfig+0x908>)
 800e884:	4293      	cmp	r3, r2
 800e886:	f040 80f8 	bne.w	800ea7a <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800e88a:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800e88e:	2b20      	cmp	r3, #32
 800e890:	dc46      	bgt.n	800e920 <UART_SetConfig+0x850>
 800e892:	2b02      	cmp	r3, #2
 800e894:	db75      	blt.n	800e982 <UART_SetConfig+0x8b2>
 800e896:	3b02      	subs	r3, #2
 800e898:	2b1e      	cmp	r3, #30
 800e89a:	d872      	bhi.n	800e982 <UART_SetConfig+0x8b2>
 800e89c:	a201      	add	r2, pc, #4	; (adr r2, 800e8a4 <UART_SetConfig+0x7d4>)
 800e89e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e8a2:	bf00      	nop
 800e8a4:	0800e927 	.word	0x0800e927
 800e8a8:	0800e983 	.word	0x0800e983
 800e8ac:	0800e92f 	.word	0x0800e92f
 800e8b0:	0800e983 	.word	0x0800e983
 800e8b4:	0800e983 	.word	0x0800e983
 800e8b8:	0800e983 	.word	0x0800e983
 800e8bc:	0800e93f 	.word	0x0800e93f
 800e8c0:	0800e983 	.word	0x0800e983
 800e8c4:	0800e983 	.word	0x0800e983
 800e8c8:	0800e983 	.word	0x0800e983
 800e8cc:	0800e983 	.word	0x0800e983
 800e8d0:	0800e983 	.word	0x0800e983
 800e8d4:	0800e983 	.word	0x0800e983
 800e8d8:	0800e983 	.word	0x0800e983
 800e8dc:	0800e94f 	.word	0x0800e94f
 800e8e0:	0800e983 	.word	0x0800e983
 800e8e4:	0800e983 	.word	0x0800e983
 800e8e8:	0800e983 	.word	0x0800e983
 800e8ec:	0800e983 	.word	0x0800e983
 800e8f0:	0800e983 	.word	0x0800e983
 800e8f4:	0800e983 	.word	0x0800e983
 800e8f8:	0800e983 	.word	0x0800e983
 800e8fc:	0800e983 	.word	0x0800e983
 800e900:	0800e983 	.word	0x0800e983
 800e904:	0800e983 	.word	0x0800e983
 800e908:	0800e983 	.word	0x0800e983
 800e90c:	0800e983 	.word	0x0800e983
 800e910:	0800e983 	.word	0x0800e983
 800e914:	0800e983 	.word	0x0800e983
 800e918:	0800e983 	.word	0x0800e983
 800e91c:	0800e975 	.word	0x0800e975
 800e920:	2b40      	cmp	r3, #64	; 0x40
 800e922:	d02a      	beq.n	800e97a <UART_SetConfig+0x8aa>
 800e924:	e02d      	b.n	800e982 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800e926:	f7fe f879 	bl	800ca1c <HAL_RCCEx_GetD3PCLK1Freq>
 800e92a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800e92c:	e02f      	b.n	800e98e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e92e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800e932:	4618      	mov	r0, r3
 800e934:	f7fe f888 	bl	800ca48 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800e938:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e93a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e93c:	e027      	b.n	800e98e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e93e:	f107 0318 	add.w	r3, r7, #24
 800e942:	4618      	mov	r0, r3
 800e944:	f7fe f9d4 	bl	800ccf0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800e948:	69fb      	ldr	r3, [r7, #28]
 800e94a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e94c:	e01f      	b.n	800e98e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800e94e:	4b21      	ldr	r3, [pc, #132]	; (800e9d4 <UART_SetConfig+0x904>)
 800e950:	681b      	ldr	r3, [r3, #0]
 800e952:	f003 0320 	and.w	r3, r3, #32
 800e956:	2b00      	cmp	r3, #0
 800e958:	d009      	beq.n	800e96e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800e95a:	4b1e      	ldr	r3, [pc, #120]	; (800e9d4 <UART_SetConfig+0x904>)
 800e95c:	681b      	ldr	r3, [r3, #0]
 800e95e:	08db      	lsrs	r3, r3, #3
 800e960:	f003 0303 	and.w	r3, r3, #3
 800e964:	4a1d      	ldr	r2, [pc, #116]	; (800e9dc <UART_SetConfig+0x90c>)
 800e966:	fa22 f303 	lsr.w	r3, r2, r3
 800e96a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800e96c:	e00f      	b.n	800e98e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800e96e:	4b1b      	ldr	r3, [pc, #108]	; (800e9dc <UART_SetConfig+0x90c>)
 800e970:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e972:	e00c      	b.n	800e98e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800e974:	4b1a      	ldr	r3, [pc, #104]	; (800e9e0 <UART_SetConfig+0x910>)
 800e976:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e978:	e009      	b.n	800e98e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e97a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e97e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e980:	e005      	b.n	800e98e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800e982:	2300      	movs	r3, #0
 800e984:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800e986:	2301      	movs	r3, #1
 800e988:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800e98c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800e98e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e990:	2b00      	cmp	r3, #0
 800e992:	f000 81ee 	beq.w	800ed72 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800e996:	697b      	ldr	r3, [r7, #20]
 800e998:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e99a:	4a12      	ldr	r2, [pc, #72]	; (800e9e4 <UART_SetConfig+0x914>)
 800e99c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e9a0:	461a      	mov	r2, r3
 800e9a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e9a4:	fbb3 f3f2 	udiv	r3, r3, r2
 800e9a8:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800e9aa:	697b      	ldr	r3, [r7, #20]
 800e9ac:	685a      	ldr	r2, [r3, #4]
 800e9ae:	4613      	mov	r3, r2
 800e9b0:	005b      	lsls	r3, r3, #1
 800e9b2:	4413      	add	r3, r2
 800e9b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e9b6:	429a      	cmp	r2, r3
 800e9b8:	d305      	bcc.n	800e9c6 <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800e9ba:	697b      	ldr	r3, [r7, #20]
 800e9bc:	685b      	ldr	r3, [r3, #4]
 800e9be:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800e9c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e9c2:	429a      	cmp	r2, r3
 800e9c4:	d910      	bls.n	800e9e8 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 800e9c6:	2301      	movs	r3, #1
 800e9c8:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800e9cc:	e1d1      	b.n	800ed72 <UART_SetConfig+0xca2>
 800e9ce:	bf00      	nop
 800e9d0:	40011c00 	.word	0x40011c00
 800e9d4:	58024400 	.word	0x58024400
 800e9d8:	58000c00 	.word	0x58000c00
 800e9dc:	03d09000 	.word	0x03d09000
 800e9e0:	003d0900 	.word	0x003d0900
 800e9e4:	0801058c 	.word	0x0801058c
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e9e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e9ea:	2200      	movs	r2, #0
 800e9ec:	60bb      	str	r3, [r7, #8]
 800e9ee:	60fa      	str	r2, [r7, #12]
 800e9f0:	697b      	ldr	r3, [r7, #20]
 800e9f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e9f4:	4ac0      	ldr	r2, [pc, #768]	; (800ecf8 <UART_SetConfig+0xc28>)
 800e9f6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e9fa:	b29b      	uxth	r3, r3
 800e9fc:	2200      	movs	r2, #0
 800e9fe:	603b      	str	r3, [r7, #0]
 800ea00:	607a      	str	r2, [r7, #4]
 800ea02:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ea06:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800ea0a:	f7f1 fc6f 	bl	80002ec <__aeabi_uldivmod>
 800ea0e:	4602      	mov	r2, r0
 800ea10:	460b      	mov	r3, r1
 800ea12:	4610      	mov	r0, r2
 800ea14:	4619      	mov	r1, r3
 800ea16:	f04f 0200 	mov.w	r2, #0
 800ea1a:	f04f 0300 	mov.w	r3, #0
 800ea1e:	020b      	lsls	r3, r1, #8
 800ea20:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800ea24:	0202      	lsls	r2, r0, #8
 800ea26:	6979      	ldr	r1, [r7, #20]
 800ea28:	6849      	ldr	r1, [r1, #4]
 800ea2a:	0849      	lsrs	r1, r1, #1
 800ea2c:	2000      	movs	r0, #0
 800ea2e:	460c      	mov	r4, r1
 800ea30:	4605      	mov	r5, r0
 800ea32:	eb12 0804 	adds.w	r8, r2, r4
 800ea36:	eb43 0905 	adc.w	r9, r3, r5
 800ea3a:	697b      	ldr	r3, [r7, #20]
 800ea3c:	685b      	ldr	r3, [r3, #4]
 800ea3e:	2200      	movs	r2, #0
 800ea40:	469a      	mov	sl, r3
 800ea42:	4693      	mov	fp, r2
 800ea44:	4652      	mov	r2, sl
 800ea46:	465b      	mov	r3, fp
 800ea48:	4640      	mov	r0, r8
 800ea4a:	4649      	mov	r1, r9
 800ea4c:	f7f1 fc4e 	bl	80002ec <__aeabi_uldivmod>
 800ea50:	4602      	mov	r2, r0
 800ea52:	460b      	mov	r3, r1
 800ea54:	4613      	mov	r3, r2
 800ea56:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800ea58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea5a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800ea5e:	d308      	bcc.n	800ea72 <UART_SetConfig+0x9a2>
 800ea60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea62:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ea66:	d204      	bcs.n	800ea72 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 800ea68:	697b      	ldr	r3, [r7, #20]
 800ea6a:	681b      	ldr	r3, [r3, #0]
 800ea6c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ea6e:	60da      	str	r2, [r3, #12]
 800ea70:	e17f      	b.n	800ed72 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 800ea72:	2301      	movs	r3, #1
 800ea74:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800ea78:	e17b      	b.n	800ed72 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ea7a:	697b      	ldr	r3, [r7, #20]
 800ea7c:	69db      	ldr	r3, [r3, #28]
 800ea7e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ea82:	f040 80bd 	bne.w	800ec00 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 800ea86:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800ea8a:	2b20      	cmp	r3, #32
 800ea8c:	dc48      	bgt.n	800eb20 <UART_SetConfig+0xa50>
 800ea8e:	2b00      	cmp	r3, #0
 800ea90:	db7b      	blt.n	800eb8a <UART_SetConfig+0xaba>
 800ea92:	2b20      	cmp	r3, #32
 800ea94:	d879      	bhi.n	800eb8a <UART_SetConfig+0xaba>
 800ea96:	a201      	add	r2, pc, #4	; (adr r2, 800ea9c <UART_SetConfig+0x9cc>)
 800ea98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ea9c:	0800eb27 	.word	0x0800eb27
 800eaa0:	0800eb2f 	.word	0x0800eb2f
 800eaa4:	0800eb8b 	.word	0x0800eb8b
 800eaa8:	0800eb8b 	.word	0x0800eb8b
 800eaac:	0800eb37 	.word	0x0800eb37
 800eab0:	0800eb8b 	.word	0x0800eb8b
 800eab4:	0800eb8b 	.word	0x0800eb8b
 800eab8:	0800eb8b 	.word	0x0800eb8b
 800eabc:	0800eb47 	.word	0x0800eb47
 800eac0:	0800eb8b 	.word	0x0800eb8b
 800eac4:	0800eb8b 	.word	0x0800eb8b
 800eac8:	0800eb8b 	.word	0x0800eb8b
 800eacc:	0800eb8b 	.word	0x0800eb8b
 800ead0:	0800eb8b 	.word	0x0800eb8b
 800ead4:	0800eb8b 	.word	0x0800eb8b
 800ead8:	0800eb8b 	.word	0x0800eb8b
 800eadc:	0800eb57 	.word	0x0800eb57
 800eae0:	0800eb8b 	.word	0x0800eb8b
 800eae4:	0800eb8b 	.word	0x0800eb8b
 800eae8:	0800eb8b 	.word	0x0800eb8b
 800eaec:	0800eb8b 	.word	0x0800eb8b
 800eaf0:	0800eb8b 	.word	0x0800eb8b
 800eaf4:	0800eb8b 	.word	0x0800eb8b
 800eaf8:	0800eb8b 	.word	0x0800eb8b
 800eafc:	0800eb8b 	.word	0x0800eb8b
 800eb00:	0800eb8b 	.word	0x0800eb8b
 800eb04:	0800eb8b 	.word	0x0800eb8b
 800eb08:	0800eb8b 	.word	0x0800eb8b
 800eb0c:	0800eb8b 	.word	0x0800eb8b
 800eb10:	0800eb8b 	.word	0x0800eb8b
 800eb14:	0800eb8b 	.word	0x0800eb8b
 800eb18:	0800eb8b 	.word	0x0800eb8b
 800eb1c:	0800eb7d 	.word	0x0800eb7d
 800eb20:	2b40      	cmp	r3, #64	; 0x40
 800eb22:	d02e      	beq.n	800eb82 <UART_SetConfig+0xab2>
 800eb24:	e031      	b.n	800eb8a <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800eb26:	f7fc fd8f 	bl	800b648 <HAL_RCC_GetPCLK1Freq>
 800eb2a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800eb2c:	e033      	b.n	800eb96 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800eb2e:	f7fc fda1 	bl	800b674 <HAL_RCC_GetPCLK2Freq>
 800eb32:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800eb34:	e02f      	b.n	800eb96 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800eb36:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800eb3a:	4618      	mov	r0, r3
 800eb3c:	f7fd ff84 	bl	800ca48 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800eb40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eb42:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800eb44:	e027      	b.n	800eb96 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800eb46:	f107 0318 	add.w	r3, r7, #24
 800eb4a:	4618      	mov	r0, r3
 800eb4c:	f7fe f8d0 	bl	800ccf0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800eb50:	69fb      	ldr	r3, [r7, #28]
 800eb52:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800eb54:	e01f      	b.n	800eb96 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800eb56:	4b69      	ldr	r3, [pc, #420]	; (800ecfc <UART_SetConfig+0xc2c>)
 800eb58:	681b      	ldr	r3, [r3, #0]
 800eb5a:	f003 0320 	and.w	r3, r3, #32
 800eb5e:	2b00      	cmp	r3, #0
 800eb60:	d009      	beq.n	800eb76 <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800eb62:	4b66      	ldr	r3, [pc, #408]	; (800ecfc <UART_SetConfig+0xc2c>)
 800eb64:	681b      	ldr	r3, [r3, #0]
 800eb66:	08db      	lsrs	r3, r3, #3
 800eb68:	f003 0303 	and.w	r3, r3, #3
 800eb6c:	4a64      	ldr	r2, [pc, #400]	; (800ed00 <UART_SetConfig+0xc30>)
 800eb6e:	fa22 f303 	lsr.w	r3, r2, r3
 800eb72:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800eb74:	e00f      	b.n	800eb96 <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 800eb76:	4b62      	ldr	r3, [pc, #392]	; (800ed00 <UART_SetConfig+0xc30>)
 800eb78:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800eb7a:	e00c      	b.n	800eb96 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800eb7c:	4b61      	ldr	r3, [pc, #388]	; (800ed04 <UART_SetConfig+0xc34>)
 800eb7e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800eb80:	e009      	b.n	800eb96 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800eb82:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800eb86:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800eb88:	e005      	b.n	800eb96 <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 800eb8a:	2300      	movs	r3, #0
 800eb8c:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800eb8e:	2301      	movs	r3, #1
 800eb90:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800eb94:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800eb96:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800eb98:	2b00      	cmp	r3, #0
 800eb9a:	f000 80ea 	beq.w	800ed72 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800eb9e:	697b      	ldr	r3, [r7, #20]
 800eba0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800eba2:	4a55      	ldr	r2, [pc, #340]	; (800ecf8 <UART_SetConfig+0xc28>)
 800eba4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800eba8:	461a      	mov	r2, r3
 800ebaa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ebac:	fbb3 f3f2 	udiv	r3, r3, r2
 800ebb0:	005a      	lsls	r2, r3, #1
 800ebb2:	697b      	ldr	r3, [r7, #20]
 800ebb4:	685b      	ldr	r3, [r3, #4]
 800ebb6:	085b      	lsrs	r3, r3, #1
 800ebb8:	441a      	add	r2, r3
 800ebba:	697b      	ldr	r3, [r7, #20]
 800ebbc:	685b      	ldr	r3, [r3, #4]
 800ebbe:	fbb2 f3f3 	udiv	r3, r2, r3
 800ebc2:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ebc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ebc6:	2b0f      	cmp	r3, #15
 800ebc8:	d916      	bls.n	800ebf8 <UART_SetConfig+0xb28>
 800ebca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ebcc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ebd0:	d212      	bcs.n	800ebf8 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800ebd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ebd4:	b29b      	uxth	r3, r3
 800ebd6:	f023 030f 	bic.w	r3, r3, #15
 800ebda:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800ebdc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ebde:	085b      	lsrs	r3, r3, #1
 800ebe0:	b29b      	uxth	r3, r3
 800ebe2:	f003 0307 	and.w	r3, r3, #7
 800ebe6:	b29a      	uxth	r2, r3
 800ebe8:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800ebea:	4313      	orrs	r3, r2
 800ebec:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 800ebee:	697b      	ldr	r3, [r7, #20]
 800ebf0:	681b      	ldr	r3, [r3, #0]
 800ebf2:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800ebf4:	60da      	str	r2, [r3, #12]
 800ebf6:	e0bc      	b.n	800ed72 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800ebf8:	2301      	movs	r3, #1
 800ebfa:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800ebfe:	e0b8      	b.n	800ed72 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 800ec00:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800ec04:	2b20      	cmp	r3, #32
 800ec06:	dc4b      	bgt.n	800eca0 <UART_SetConfig+0xbd0>
 800ec08:	2b00      	cmp	r3, #0
 800ec0a:	f2c0 8087 	blt.w	800ed1c <UART_SetConfig+0xc4c>
 800ec0e:	2b20      	cmp	r3, #32
 800ec10:	f200 8084 	bhi.w	800ed1c <UART_SetConfig+0xc4c>
 800ec14:	a201      	add	r2, pc, #4	; (adr r2, 800ec1c <UART_SetConfig+0xb4c>)
 800ec16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ec1a:	bf00      	nop
 800ec1c:	0800eca7 	.word	0x0800eca7
 800ec20:	0800ecaf 	.word	0x0800ecaf
 800ec24:	0800ed1d 	.word	0x0800ed1d
 800ec28:	0800ed1d 	.word	0x0800ed1d
 800ec2c:	0800ecb7 	.word	0x0800ecb7
 800ec30:	0800ed1d 	.word	0x0800ed1d
 800ec34:	0800ed1d 	.word	0x0800ed1d
 800ec38:	0800ed1d 	.word	0x0800ed1d
 800ec3c:	0800ecc7 	.word	0x0800ecc7
 800ec40:	0800ed1d 	.word	0x0800ed1d
 800ec44:	0800ed1d 	.word	0x0800ed1d
 800ec48:	0800ed1d 	.word	0x0800ed1d
 800ec4c:	0800ed1d 	.word	0x0800ed1d
 800ec50:	0800ed1d 	.word	0x0800ed1d
 800ec54:	0800ed1d 	.word	0x0800ed1d
 800ec58:	0800ed1d 	.word	0x0800ed1d
 800ec5c:	0800ecd7 	.word	0x0800ecd7
 800ec60:	0800ed1d 	.word	0x0800ed1d
 800ec64:	0800ed1d 	.word	0x0800ed1d
 800ec68:	0800ed1d 	.word	0x0800ed1d
 800ec6c:	0800ed1d 	.word	0x0800ed1d
 800ec70:	0800ed1d 	.word	0x0800ed1d
 800ec74:	0800ed1d 	.word	0x0800ed1d
 800ec78:	0800ed1d 	.word	0x0800ed1d
 800ec7c:	0800ed1d 	.word	0x0800ed1d
 800ec80:	0800ed1d 	.word	0x0800ed1d
 800ec84:	0800ed1d 	.word	0x0800ed1d
 800ec88:	0800ed1d 	.word	0x0800ed1d
 800ec8c:	0800ed1d 	.word	0x0800ed1d
 800ec90:	0800ed1d 	.word	0x0800ed1d
 800ec94:	0800ed1d 	.word	0x0800ed1d
 800ec98:	0800ed1d 	.word	0x0800ed1d
 800ec9c:	0800ed0f 	.word	0x0800ed0f
 800eca0:	2b40      	cmp	r3, #64	; 0x40
 800eca2:	d037      	beq.n	800ed14 <UART_SetConfig+0xc44>
 800eca4:	e03a      	b.n	800ed1c <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800eca6:	f7fc fccf 	bl	800b648 <HAL_RCC_GetPCLK1Freq>
 800ecaa:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800ecac:	e03c      	b.n	800ed28 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ecae:	f7fc fce1 	bl	800b674 <HAL_RCC_GetPCLK2Freq>
 800ecb2:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800ecb4:	e038      	b.n	800ed28 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ecb6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ecba:	4618      	mov	r0, r3
 800ecbc:	f7fd fec4 	bl	800ca48 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800ecc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ecc2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ecc4:	e030      	b.n	800ed28 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ecc6:	f107 0318 	add.w	r3, r7, #24
 800ecca:	4618      	mov	r0, r3
 800eccc:	f7fe f810 	bl	800ccf0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800ecd0:	69fb      	ldr	r3, [r7, #28]
 800ecd2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ecd4:	e028      	b.n	800ed28 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ecd6:	4b09      	ldr	r3, [pc, #36]	; (800ecfc <UART_SetConfig+0xc2c>)
 800ecd8:	681b      	ldr	r3, [r3, #0]
 800ecda:	f003 0320 	and.w	r3, r3, #32
 800ecde:	2b00      	cmp	r3, #0
 800ece0:	d012      	beq.n	800ed08 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800ece2:	4b06      	ldr	r3, [pc, #24]	; (800ecfc <UART_SetConfig+0xc2c>)
 800ece4:	681b      	ldr	r3, [r3, #0]
 800ece6:	08db      	lsrs	r3, r3, #3
 800ece8:	f003 0303 	and.w	r3, r3, #3
 800ecec:	4a04      	ldr	r2, [pc, #16]	; (800ed00 <UART_SetConfig+0xc30>)
 800ecee:	fa22 f303 	lsr.w	r3, r2, r3
 800ecf2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800ecf4:	e018      	b.n	800ed28 <UART_SetConfig+0xc58>
 800ecf6:	bf00      	nop
 800ecf8:	0801058c 	.word	0x0801058c
 800ecfc:	58024400 	.word	0x58024400
 800ed00:	03d09000 	.word	0x03d09000
 800ed04:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 800ed08:	4b24      	ldr	r3, [pc, #144]	; (800ed9c <UART_SetConfig+0xccc>)
 800ed0a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ed0c:	e00c      	b.n	800ed28 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800ed0e:	4b24      	ldr	r3, [pc, #144]	; (800eda0 <UART_SetConfig+0xcd0>)
 800ed10:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ed12:	e009      	b.n	800ed28 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ed14:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ed18:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ed1a:	e005      	b.n	800ed28 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 800ed1c:	2300      	movs	r3, #0
 800ed1e:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800ed20:	2301      	movs	r3, #1
 800ed22:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800ed26:	bf00      	nop
    }

    if (pclk != 0U)
 800ed28:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ed2a:	2b00      	cmp	r3, #0
 800ed2c:	d021      	beq.n	800ed72 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ed2e:	697b      	ldr	r3, [r7, #20]
 800ed30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ed32:	4a1c      	ldr	r2, [pc, #112]	; (800eda4 <UART_SetConfig+0xcd4>)
 800ed34:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ed38:	461a      	mov	r2, r3
 800ed3a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ed3c:	fbb3 f2f2 	udiv	r2, r3, r2
 800ed40:	697b      	ldr	r3, [r7, #20]
 800ed42:	685b      	ldr	r3, [r3, #4]
 800ed44:	085b      	lsrs	r3, r3, #1
 800ed46:	441a      	add	r2, r3
 800ed48:	697b      	ldr	r3, [r7, #20]
 800ed4a:	685b      	ldr	r3, [r3, #4]
 800ed4c:	fbb2 f3f3 	udiv	r3, r2, r3
 800ed50:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ed52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ed54:	2b0f      	cmp	r3, #15
 800ed56:	d909      	bls.n	800ed6c <UART_SetConfig+0xc9c>
 800ed58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ed5a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ed5e:	d205      	bcs.n	800ed6c <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800ed60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ed62:	b29a      	uxth	r2, r3
 800ed64:	697b      	ldr	r3, [r7, #20]
 800ed66:	681b      	ldr	r3, [r3, #0]
 800ed68:	60da      	str	r2, [r3, #12]
 800ed6a:	e002      	b.n	800ed72 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800ed6c:	2301      	movs	r3, #1
 800ed6e:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800ed72:	697b      	ldr	r3, [r7, #20]
 800ed74:	2201      	movs	r2, #1
 800ed76:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800ed7a:	697b      	ldr	r3, [r7, #20]
 800ed7c:	2201      	movs	r2, #1
 800ed7e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800ed82:	697b      	ldr	r3, [r7, #20]
 800ed84:	2200      	movs	r2, #0
 800ed86:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 800ed88:	697b      	ldr	r3, [r7, #20]
 800ed8a:	2200      	movs	r2, #0
 800ed8c:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 800ed8e:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 800ed92:	4618      	mov	r0, r3
 800ed94:	3748      	adds	r7, #72	; 0x48
 800ed96:	46bd      	mov	sp, r7
 800ed98:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ed9c:	03d09000 	.word	0x03d09000
 800eda0:	003d0900 	.word	0x003d0900
 800eda4:	0801058c 	.word	0x0801058c

0800eda8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800eda8:	b480      	push	{r7}
 800edaa:	b083      	sub	sp, #12
 800edac:	af00      	add	r7, sp, #0
 800edae:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800edb0:	687b      	ldr	r3, [r7, #4]
 800edb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800edb4:	f003 0301 	and.w	r3, r3, #1
 800edb8:	2b00      	cmp	r3, #0
 800edba:	d00a      	beq.n	800edd2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800edbc:	687b      	ldr	r3, [r7, #4]
 800edbe:	681b      	ldr	r3, [r3, #0]
 800edc0:	685b      	ldr	r3, [r3, #4]
 800edc2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800edc6:	687b      	ldr	r3, [r7, #4]
 800edc8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800edca:	687b      	ldr	r3, [r7, #4]
 800edcc:	681b      	ldr	r3, [r3, #0]
 800edce:	430a      	orrs	r2, r1
 800edd0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800edd2:	687b      	ldr	r3, [r7, #4]
 800edd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800edd6:	f003 0302 	and.w	r3, r3, #2
 800edda:	2b00      	cmp	r3, #0
 800eddc:	d00a      	beq.n	800edf4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800edde:	687b      	ldr	r3, [r7, #4]
 800ede0:	681b      	ldr	r3, [r3, #0]
 800ede2:	685b      	ldr	r3, [r3, #4]
 800ede4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800ede8:	687b      	ldr	r3, [r7, #4]
 800edea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800edec:	687b      	ldr	r3, [r7, #4]
 800edee:	681b      	ldr	r3, [r3, #0]
 800edf0:	430a      	orrs	r2, r1
 800edf2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800edf4:	687b      	ldr	r3, [r7, #4]
 800edf6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800edf8:	f003 0304 	and.w	r3, r3, #4
 800edfc:	2b00      	cmp	r3, #0
 800edfe:	d00a      	beq.n	800ee16 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800ee00:	687b      	ldr	r3, [r7, #4]
 800ee02:	681b      	ldr	r3, [r3, #0]
 800ee04:	685b      	ldr	r3, [r3, #4]
 800ee06:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800ee0a:	687b      	ldr	r3, [r7, #4]
 800ee0c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ee0e:	687b      	ldr	r3, [r7, #4]
 800ee10:	681b      	ldr	r3, [r3, #0]
 800ee12:	430a      	orrs	r2, r1
 800ee14:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800ee16:	687b      	ldr	r3, [r7, #4]
 800ee18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ee1a:	f003 0308 	and.w	r3, r3, #8
 800ee1e:	2b00      	cmp	r3, #0
 800ee20:	d00a      	beq.n	800ee38 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800ee22:	687b      	ldr	r3, [r7, #4]
 800ee24:	681b      	ldr	r3, [r3, #0]
 800ee26:	685b      	ldr	r3, [r3, #4]
 800ee28:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800ee2c:	687b      	ldr	r3, [r7, #4]
 800ee2e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ee30:	687b      	ldr	r3, [r7, #4]
 800ee32:	681b      	ldr	r3, [r3, #0]
 800ee34:	430a      	orrs	r2, r1
 800ee36:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800ee38:	687b      	ldr	r3, [r7, #4]
 800ee3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ee3c:	f003 0310 	and.w	r3, r3, #16
 800ee40:	2b00      	cmp	r3, #0
 800ee42:	d00a      	beq.n	800ee5a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800ee44:	687b      	ldr	r3, [r7, #4]
 800ee46:	681b      	ldr	r3, [r3, #0]
 800ee48:	689b      	ldr	r3, [r3, #8]
 800ee4a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800ee4e:	687b      	ldr	r3, [r7, #4]
 800ee50:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ee52:	687b      	ldr	r3, [r7, #4]
 800ee54:	681b      	ldr	r3, [r3, #0]
 800ee56:	430a      	orrs	r2, r1
 800ee58:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800ee5a:	687b      	ldr	r3, [r7, #4]
 800ee5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ee5e:	f003 0320 	and.w	r3, r3, #32
 800ee62:	2b00      	cmp	r3, #0
 800ee64:	d00a      	beq.n	800ee7c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800ee66:	687b      	ldr	r3, [r7, #4]
 800ee68:	681b      	ldr	r3, [r3, #0]
 800ee6a:	689b      	ldr	r3, [r3, #8]
 800ee6c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800ee70:	687b      	ldr	r3, [r7, #4]
 800ee72:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800ee74:	687b      	ldr	r3, [r7, #4]
 800ee76:	681b      	ldr	r3, [r3, #0]
 800ee78:	430a      	orrs	r2, r1
 800ee7a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800ee7c:	687b      	ldr	r3, [r7, #4]
 800ee7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ee80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ee84:	2b00      	cmp	r3, #0
 800ee86:	d01a      	beq.n	800eebe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800ee88:	687b      	ldr	r3, [r7, #4]
 800ee8a:	681b      	ldr	r3, [r3, #0]
 800ee8c:	685b      	ldr	r3, [r3, #4]
 800ee8e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800ee92:	687b      	ldr	r3, [r7, #4]
 800ee94:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ee96:	687b      	ldr	r3, [r7, #4]
 800ee98:	681b      	ldr	r3, [r3, #0]
 800ee9a:	430a      	orrs	r2, r1
 800ee9c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800ee9e:	687b      	ldr	r3, [r7, #4]
 800eea0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800eea2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800eea6:	d10a      	bne.n	800eebe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800eea8:	687b      	ldr	r3, [r7, #4]
 800eeaa:	681b      	ldr	r3, [r3, #0]
 800eeac:	685b      	ldr	r3, [r3, #4]
 800eeae:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800eeb2:	687b      	ldr	r3, [r7, #4]
 800eeb4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800eeb6:	687b      	ldr	r3, [r7, #4]
 800eeb8:	681b      	ldr	r3, [r3, #0]
 800eeba:	430a      	orrs	r2, r1
 800eebc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800eebe:	687b      	ldr	r3, [r7, #4]
 800eec0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800eec2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800eec6:	2b00      	cmp	r3, #0
 800eec8:	d00a      	beq.n	800eee0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800eeca:	687b      	ldr	r3, [r7, #4]
 800eecc:	681b      	ldr	r3, [r3, #0]
 800eece:	685b      	ldr	r3, [r3, #4]
 800eed0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800eed4:	687b      	ldr	r3, [r7, #4]
 800eed6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800eed8:	687b      	ldr	r3, [r7, #4]
 800eeda:	681b      	ldr	r3, [r3, #0]
 800eedc:	430a      	orrs	r2, r1
 800eede:	605a      	str	r2, [r3, #4]
  }
}
 800eee0:	bf00      	nop
 800eee2:	370c      	adds	r7, #12
 800eee4:	46bd      	mov	sp, r7
 800eee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eeea:	4770      	bx	lr

0800eeec <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800eeec:	b580      	push	{r7, lr}
 800eeee:	b098      	sub	sp, #96	; 0x60
 800eef0:	af02      	add	r7, sp, #8
 800eef2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800eef4:	687b      	ldr	r3, [r7, #4]
 800eef6:	2200      	movs	r2, #0
 800eef8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800eefc:	f7f5 fb00 	bl	8004500 <HAL_GetTick>
 800ef00:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800ef02:	687b      	ldr	r3, [r7, #4]
 800ef04:	681b      	ldr	r3, [r3, #0]
 800ef06:	681b      	ldr	r3, [r3, #0]
 800ef08:	f003 0308 	and.w	r3, r3, #8
 800ef0c:	2b08      	cmp	r3, #8
 800ef0e:	d12f      	bne.n	800ef70 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ef10:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800ef14:	9300      	str	r3, [sp, #0]
 800ef16:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ef18:	2200      	movs	r2, #0
 800ef1a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800ef1e:	6878      	ldr	r0, [r7, #4]
 800ef20:	f000 f88e 	bl	800f040 <UART_WaitOnFlagUntilTimeout>
 800ef24:	4603      	mov	r3, r0
 800ef26:	2b00      	cmp	r3, #0
 800ef28:	d022      	beq.n	800ef70 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800ef2a:	687b      	ldr	r3, [r7, #4]
 800ef2c:	681b      	ldr	r3, [r3, #0]
 800ef2e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ef30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ef32:	e853 3f00 	ldrex	r3, [r3]
 800ef36:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800ef38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ef3a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ef3e:	653b      	str	r3, [r7, #80]	; 0x50
 800ef40:	687b      	ldr	r3, [r7, #4]
 800ef42:	681b      	ldr	r3, [r3, #0]
 800ef44:	461a      	mov	r2, r3
 800ef46:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ef48:	647b      	str	r3, [r7, #68]	; 0x44
 800ef4a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ef4c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800ef4e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ef50:	e841 2300 	strex	r3, r2, [r1]
 800ef54:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800ef56:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ef58:	2b00      	cmp	r3, #0
 800ef5a:	d1e6      	bne.n	800ef2a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800ef5c:	687b      	ldr	r3, [r7, #4]
 800ef5e:	2220      	movs	r2, #32
 800ef60:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 800ef64:	687b      	ldr	r3, [r7, #4]
 800ef66:	2200      	movs	r2, #0
 800ef68:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ef6c:	2303      	movs	r3, #3
 800ef6e:	e063      	b.n	800f038 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800ef70:	687b      	ldr	r3, [r7, #4]
 800ef72:	681b      	ldr	r3, [r3, #0]
 800ef74:	681b      	ldr	r3, [r3, #0]
 800ef76:	f003 0304 	and.w	r3, r3, #4
 800ef7a:	2b04      	cmp	r3, #4
 800ef7c:	d149      	bne.n	800f012 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ef7e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800ef82:	9300      	str	r3, [sp, #0]
 800ef84:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ef86:	2200      	movs	r2, #0
 800ef88:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800ef8c:	6878      	ldr	r0, [r7, #4]
 800ef8e:	f000 f857 	bl	800f040 <UART_WaitOnFlagUntilTimeout>
 800ef92:	4603      	mov	r3, r0
 800ef94:	2b00      	cmp	r3, #0
 800ef96:	d03c      	beq.n	800f012 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ef98:	687b      	ldr	r3, [r7, #4]
 800ef9a:	681b      	ldr	r3, [r3, #0]
 800ef9c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ef9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800efa0:	e853 3f00 	ldrex	r3, [r3]
 800efa4:	623b      	str	r3, [r7, #32]
   return(result);
 800efa6:	6a3b      	ldr	r3, [r7, #32]
 800efa8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800efac:	64fb      	str	r3, [r7, #76]	; 0x4c
 800efae:	687b      	ldr	r3, [r7, #4]
 800efb0:	681b      	ldr	r3, [r3, #0]
 800efb2:	461a      	mov	r2, r3
 800efb4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800efb6:	633b      	str	r3, [r7, #48]	; 0x30
 800efb8:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800efba:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800efbc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800efbe:	e841 2300 	strex	r3, r2, [r1]
 800efc2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800efc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800efc6:	2b00      	cmp	r3, #0
 800efc8:	d1e6      	bne.n	800ef98 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800efca:	687b      	ldr	r3, [r7, #4]
 800efcc:	681b      	ldr	r3, [r3, #0]
 800efce:	3308      	adds	r3, #8
 800efd0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800efd2:	693b      	ldr	r3, [r7, #16]
 800efd4:	e853 3f00 	ldrex	r3, [r3]
 800efd8:	60fb      	str	r3, [r7, #12]
   return(result);
 800efda:	68fb      	ldr	r3, [r7, #12]
 800efdc:	f023 0301 	bic.w	r3, r3, #1
 800efe0:	64bb      	str	r3, [r7, #72]	; 0x48
 800efe2:	687b      	ldr	r3, [r7, #4]
 800efe4:	681b      	ldr	r3, [r3, #0]
 800efe6:	3308      	adds	r3, #8
 800efe8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800efea:	61fa      	str	r2, [r7, #28]
 800efec:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800efee:	69b9      	ldr	r1, [r7, #24]
 800eff0:	69fa      	ldr	r2, [r7, #28]
 800eff2:	e841 2300 	strex	r3, r2, [r1]
 800eff6:	617b      	str	r3, [r7, #20]
   return(result);
 800eff8:	697b      	ldr	r3, [r7, #20]
 800effa:	2b00      	cmp	r3, #0
 800effc:	d1e5      	bne.n	800efca <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800effe:	687b      	ldr	r3, [r7, #4]
 800f000:	2220      	movs	r2, #32
 800f002:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 800f006:	687b      	ldr	r3, [r7, #4]
 800f008:	2200      	movs	r2, #0
 800f00a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f00e:	2303      	movs	r3, #3
 800f010:	e012      	b.n	800f038 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800f012:	687b      	ldr	r3, [r7, #4]
 800f014:	2220      	movs	r2, #32
 800f016:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800f01a:	687b      	ldr	r3, [r7, #4]
 800f01c:	2220      	movs	r2, #32
 800f01e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f022:	687b      	ldr	r3, [r7, #4]
 800f024:	2200      	movs	r2, #0
 800f026:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800f028:	687b      	ldr	r3, [r7, #4]
 800f02a:	2200      	movs	r2, #0
 800f02c:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 800f02e:	687b      	ldr	r3, [r7, #4]
 800f030:	2200      	movs	r2, #0
 800f032:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800f036:	2300      	movs	r3, #0
}
 800f038:	4618      	mov	r0, r3
 800f03a:	3758      	adds	r7, #88	; 0x58
 800f03c:	46bd      	mov	sp, r7
 800f03e:	bd80      	pop	{r7, pc}

0800f040 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800f040:	b580      	push	{r7, lr}
 800f042:	b084      	sub	sp, #16
 800f044:	af00      	add	r7, sp, #0
 800f046:	60f8      	str	r0, [r7, #12]
 800f048:	60b9      	str	r1, [r7, #8]
 800f04a:	603b      	str	r3, [r7, #0]
 800f04c:	4613      	mov	r3, r2
 800f04e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f050:	e049      	b.n	800f0e6 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800f052:	69bb      	ldr	r3, [r7, #24]
 800f054:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f058:	d045      	beq.n	800f0e6 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800f05a:	f7f5 fa51 	bl	8004500 <HAL_GetTick>
 800f05e:	4602      	mov	r2, r0
 800f060:	683b      	ldr	r3, [r7, #0]
 800f062:	1ad3      	subs	r3, r2, r3
 800f064:	69ba      	ldr	r2, [r7, #24]
 800f066:	429a      	cmp	r2, r3
 800f068:	d302      	bcc.n	800f070 <UART_WaitOnFlagUntilTimeout+0x30>
 800f06a:	69bb      	ldr	r3, [r7, #24]
 800f06c:	2b00      	cmp	r3, #0
 800f06e:	d101      	bne.n	800f074 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800f070:	2303      	movs	r3, #3
 800f072:	e048      	b.n	800f106 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800f074:	68fb      	ldr	r3, [r7, #12]
 800f076:	681b      	ldr	r3, [r3, #0]
 800f078:	681b      	ldr	r3, [r3, #0]
 800f07a:	f003 0304 	and.w	r3, r3, #4
 800f07e:	2b00      	cmp	r3, #0
 800f080:	d031      	beq.n	800f0e6 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800f082:	68fb      	ldr	r3, [r7, #12]
 800f084:	681b      	ldr	r3, [r3, #0]
 800f086:	69db      	ldr	r3, [r3, #28]
 800f088:	f003 0308 	and.w	r3, r3, #8
 800f08c:	2b08      	cmp	r3, #8
 800f08e:	d110      	bne.n	800f0b2 <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800f090:	68fb      	ldr	r3, [r7, #12]
 800f092:	681b      	ldr	r3, [r3, #0]
 800f094:	2208      	movs	r2, #8
 800f096:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 800f098:	68f8      	ldr	r0, [r7, #12]
 800f09a:	f000 f839 	bl	800f110 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800f09e:	68fb      	ldr	r3, [r7, #12]
 800f0a0:	2208      	movs	r2, #8
 800f0a2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 800f0a6:	68fb      	ldr	r3, [r7, #12]
 800f0a8:	2200      	movs	r2, #0
 800f0aa:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

           return HAL_ERROR;
 800f0ae:	2301      	movs	r3, #1
 800f0b0:	e029      	b.n	800f106 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800f0b2:	68fb      	ldr	r3, [r7, #12]
 800f0b4:	681b      	ldr	r3, [r3, #0]
 800f0b6:	69db      	ldr	r3, [r3, #28]
 800f0b8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800f0bc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800f0c0:	d111      	bne.n	800f0e6 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800f0c2:	68fb      	ldr	r3, [r7, #12]
 800f0c4:	681b      	ldr	r3, [r3, #0]
 800f0c6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800f0ca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800f0cc:	68f8      	ldr	r0, [r7, #12]
 800f0ce:	f000 f81f 	bl	800f110 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800f0d2:	68fb      	ldr	r3, [r7, #12]
 800f0d4:	2220      	movs	r2, #32
 800f0d6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800f0da:	68fb      	ldr	r3, [r7, #12]
 800f0dc:	2200      	movs	r2, #0
 800f0de:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 800f0e2:	2303      	movs	r3, #3
 800f0e4:	e00f      	b.n	800f106 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f0e6:	68fb      	ldr	r3, [r7, #12]
 800f0e8:	681b      	ldr	r3, [r3, #0]
 800f0ea:	69da      	ldr	r2, [r3, #28]
 800f0ec:	68bb      	ldr	r3, [r7, #8]
 800f0ee:	4013      	ands	r3, r2
 800f0f0:	68ba      	ldr	r2, [r7, #8]
 800f0f2:	429a      	cmp	r2, r3
 800f0f4:	bf0c      	ite	eq
 800f0f6:	2301      	moveq	r3, #1
 800f0f8:	2300      	movne	r3, #0
 800f0fa:	b2db      	uxtb	r3, r3
 800f0fc:	461a      	mov	r2, r3
 800f0fe:	79fb      	ldrb	r3, [r7, #7]
 800f100:	429a      	cmp	r2, r3
 800f102:	d0a6      	beq.n	800f052 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800f104:	2300      	movs	r3, #0
}
 800f106:	4618      	mov	r0, r3
 800f108:	3710      	adds	r7, #16
 800f10a:	46bd      	mov	sp, r7
 800f10c:	bd80      	pop	{r7, pc}
	...

0800f110 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800f110:	b480      	push	{r7}
 800f112:	b095      	sub	sp, #84	; 0x54
 800f114:	af00      	add	r7, sp, #0
 800f116:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f118:	687b      	ldr	r3, [r7, #4]
 800f11a:	681b      	ldr	r3, [r3, #0]
 800f11c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f11e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f120:	e853 3f00 	ldrex	r3, [r3]
 800f124:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800f126:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f128:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800f12c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800f12e:	687b      	ldr	r3, [r7, #4]
 800f130:	681b      	ldr	r3, [r3, #0]
 800f132:	461a      	mov	r2, r3
 800f134:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f136:	643b      	str	r3, [r7, #64]	; 0x40
 800f138:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f13a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800f13c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800f13e:	e841 2300 	strex	r3, r2, [r1]
 800f142:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800f144:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f146:	2b00      	cmp	r3, #0
 800f148:	d1e6      	bne.n	800f118 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800f14a:	687b      	ldr	r3, [r7, #4]
 800f14c:	681b      	ldr	r3, [r3, #0]
 800f14e:	3308      	adds	r3, #8
 800f150:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f152:	6a3b      	ldr	r3, [r7, #32]
 800f154:	e853 3f00 	ldrex	r3, [r3]
 800f158:	61fb      	str	r3, [r7, #28]
   return(result);
 800f15a:	69fa      	ldr	r2, [r7, #28]
 800f15c:	4b1e      	ldr	r3, [pc, #120]	; (800f1d8 <UART_EndRxTransfer+0xc8>)
 800f15e:	4013      	ands	r3, r2
 800f160:	64bb      	str	r3, [r7, #72]	; 0x48
 800f162:	687b      	ldr	r3, [r7, #4]
 800f164:	681b      	ldr	r3, [r3, #0]
 800f166:	3308      	adds	r3, #8
 800f168:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800f16a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800f16c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f16e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800f170:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f172:	e841 2300 	strex	r3, r2, [r1]
 800f176:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800f178:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f17a:	2b00      	cmp	r3, #0
 800f17c:	d1e5      	bne.n	800f14a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f17e:	687b      	ldr	r3, [r7, #4]
 800f180:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f182:	2b01      	cmp	r3, #1
 800f184:	d118      	bne.n	800f1b8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f186:	687b      	ldr	r3, [r7, #4]
 800f188:	681b      	ldr	r3, [r3, #0]
 800f18a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f18c:	68fb      	ldr	r3, [r7, #12]
 800f18e:	e853 3f00 	ldrex	r3, [r3]
 800f192:	60bb      	str	r3, [r7, #8]
   return(result);
 800f194:	68bb      	ldr	r3, [r7, #8]
 800f196:	f023 0310 	bic.w	r3, r3, #16
 800f19a:	647b      	str	r3, [r7, #68]	; 0x44
 800f19c:	687b      	ldr	r3, [r7, #4]
 800f19e:	681b      	ldr	r3, [r3, #0]
 800f1a0:	461a      	mov	r2, r3
 800f1a2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f1a4:	61bb      	str	r3, [r7, #24]
 800f1a6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f1a8:	6979      	ldr	r1, [r7, #20]
 800f1aa:	69ba      	ldr	r2, [r7, #24]
 800f1ac:	e841 2300 	strex	r3, r2, [r1]
 800f1b0:	613b      	str	r3, [r7, #16]
   return(result);
 800f1b2:	693b      	ldr	r3, [r7, #16]
 800f1b4:	2b00      	cmp	r3, #0
 800f1b6:	d1e6      	bne.n	800f186 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800f1b8:	687b      	ldr	r3, [r7, #4]
 800f1ba:	2220      	movs	r2, #32
 800f1bc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f1c0:	687b      	ldr	r3, [r7, #4]
 800f1c2:	2200      	movs	r2, #0
 800f1c4:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800f1c6:	687b      	ldr	r3, [r7, #4]
 800f1c8:	2200      	movs	r2, #0
 800f1ca:	675a      	str	r2, [r3, #116]	; 0x74
}
 800f1cc:	bf00      	nop
 800f1ce:	3754      	adds	r7, #84	; 0x54
 800f1d0:	46bd      	mov	sp, r7
 800f1d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1d6:	4770      	bx	lr
 800f1d8:	effffffe 	.word	0xeffffffe

0800f1dc <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800f1dc:	b580      	push	{r7, lr}
 800f1de:	b084      	sub	sp, #16
 800f1e0:	af00      	add	r7, sp, #0
 800f1e2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800f1e4:	687b      	ldr	r3, [r7, #4]
 800f1e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f1e8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800f1ea:	68fb      	ldr	r3, [r7, #12]
 800f1ec:	2200      	movs	r2, #0
 800f1ee:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800f1f2:	68fb      	ldr	r3, [r7, #12]
 800f1f4:	2200      	movs	r2, #0
 800f1f6:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800f1fa:	68f8      	ldr	r0, [r7, #12]
 800f1fc:	f7fe ff52 	bl	800e0a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f200:	bf00      	nop
 800f202:	3710      	adds	r7, #16
 800f204:	46bd      	mov	sp, r7
 800f206:	bd80      	pop	{r7, pc}

0800f208 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800f208:	b580      	push	{r7, lr}
 800f20a:	b088      	sub	sp, #32
 800f20c:	af00      	add	r7, sp, #0
 800f20e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800f210:	687b      	ldr	r3, [r7, #4]
 800f212:	681b      	ldr	r3, [r3, #0]
 800f214:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f216:	68fb      	ldr	r3, [r7, #12]
 800f218:	e853 3f00 	ldrex	r3, [r3]
 800f21c:	60bb      	str	r3, [r7, #8]
   return(result);
 800f21e:	68bb      	ldr	r3, [r7, #8]
 800f220:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f224:	61fb      	str	r3, [r7, #28]
 800f226:	687b      	ldr	r3, [r7, #4]
 800f228:	681b      	ldr	r3, [r3, #0]
 800f22a:	461a      	mov	r2, r3
 800f22c:	69fb      	ldr	r3, [r7, #28]
 800f22e:	61bb      	str	r3, [r7, #24]
 800f230:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f232:	6979      	ldr	r1, [r7, #20]
 800f234:	69ba      	ldr	r2, [r7, #24]
 800f236:	e841 2300 	strex	r3, r2, [r1]
 800f23a:	613b      	str	r3, [r7, #16]
   return(result);
 800f23c:	693b      	ldr	r3, [r7, #16]
 800f23e:	2b00      	cmp	r3, #0
 800f240:	d1e6      	bne.n	800f210 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800f242:	687b      	ldr	r3, [r7, #4]
 800f244:	2220      	movs	r2, #32
 800f246:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800f24a:	687b      	ldr	r3, [r7, #4]
 800f24c:	2200      	movs	r2, #0
 800f24e:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800f250:	6878      	ldr	r0, [r7, #4]
 800f252:	f7fe ff1d 	bl	800e090 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f256:	bf00      	nop
 800f258:	3720      	adds	r7, #32
 800f25a:	46bd      	mov	sp, r7
 800f25c:	bd80      	pop	{r7, pc}

0800f25e <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800f25e:	b480      	push	{r7}
 800f260:	b083      	sub	sp, #12
 800f262:	af00      	add	r7, sp, #0
 800f264:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800f266:	bf00      	nop
 800f268:	370c      	adds	r7, #12
 800f26a:	46bd      	mov	sp, r7
 800f26c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f270:	4770      	bx	lr

0800f272 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800f272:	b480      	push	{r7}
 800f274:	b083      	sub	sp, #12
 800f276:	af00      	add	r7, sp, #0
 800f278:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800f27a:	bf00      	nop
 800f27c:	370c      	adds	r7, #12
 800f27e:	46bd      	mov	sp, r7
 800f280:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f284:	4770      	bx	lr

0800f286 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800f286:	b480      	push	{r7}
 800f288:	b083      	sub	sp, #12
 800f28a:	af00      	add	r7, sp, #0
 800f28c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800f28e:	bf00      	nop
 800f290:	370c      	adds	r7, #12
 800f292:	46bd      	mov	sp, r7
 800f294:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f298:	4770      	bx	lr

0800f29a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800f29a:	b480      	push	{r7}
 800f29c:	b085      	sub	sp, #20
 800f29e:	af00      	add	r7, sp, #0
 800f2a0:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f2a2:	687b      	ldr	r3, [r7, #4]
 800f2a4:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800f2a8:	2b01      	cmp	r3, #1
 800f2aa:	d101      	bne.n	800f2b0 <HAL_UARTEx_DisableFifoMode+0x16>
 800f2ac:	2302      	movs	r3, #2
 800f2ae:	e027      	b.n	800f300 <HAL_UARTEx_DisableFifoMode+0x66>
 800f2b0:	687b      	ldr	r3, [r7, #4]
 800f2b2:	2201      	movs	r2, #1
 800f2b4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f2b8:	687b      	ldr	r3, [r7, #4]
 800f2ba:	2224      	movs	r2, #36	; 0x24
 800f2bc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f2c0:	687b      	ldr	r3, [r7, #4]
 800f2c2:	681b      	ldr	r3, [r3, #0]
 800f2c4:	681b      	ldr	r3, [r3, #0]
 800f2c6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f2c8:	687b      	ldr	r3, [r7, #4]
 800f2ca:	681b      	ldr	r3, [r3, #0]
 800f2cc:	681a      	ldr	r2, [r3, #0]
 800f2ce:	687b      	ldr	r3, [r7, #4]
 800f2d0:	681b      	ldr	r3, [r3, #0]
 800f2d2:	f022 0201 	bic.w	r2, r2, #1
 800f2d6:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800f2d8:	68fb      	ldr	r3, [r7, #12]
 800f2da:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800f2de:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800f2e0:	687b      	ldr	r3, [r7, #4]
 800f2e2:	2200      	movs	r2, #0
 800f2e4:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f2e6:	687b      	ldr	r3, [r7, #4]
 800f2e8:	681b      	ldr	r3, [r3, #0]
 800f2ea:	68fa      	ldr	r2, [r7, #12]
 800f2ec:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f2ee:	687b      	ldr	r3, [r7, #4]
 800f2f0:	2220      	movs	r2, #32
 800f2f2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f2f6:	687b      	ldr	r3, [r7, #4]
 800f2f8:	2200      	movs	r2, #0
 800f2fa:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800f2fe:	2300      	movs	r3, #0
}
 800f300:	4618      	mov	r0, r3
 800f302:	3714      	adds	r7, #20
 800f304:	46bd      	mov	sp, r7
 800f306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f30a:	4770      	bx	lr

0800f30c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800f30c:	b580      	push	{r7, lr}
 800f30e:	b084      	sub	sp, #16
 800f310:	af00      	add	r7, sp, #0
 800f312:	6078      	str	r0, [r7, #4]
 800f314:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f316:	687b      	ldr	r3, [r7, #4]
 800f318:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800f31c:	2b01      	cmp	r3, #1
 800f31e:	d101      	bne.n	800f324 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800f320:	2302      	movs	r3, #2
 800f322:	e02d      	b.n	800f380 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800f324:	687b      	ldr	r3, [r7, #4]
 800f326:	2201      	movs	r2, #1
 800f328:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f32c:	687b      	ldr	r3, [r7, #4]
 800f32e:	2224      	movs	r2, #36	; 0x24
 800f330:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f334:	687b      	ldr	r3, [r7, #4]
 800f336:	681b      	ldr	r3, [r3, #0]
 800f338:	681b      	ldr	r3, [r3, #0]
 800f33a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f33c:	687b      	ldr	r3, [r7, #4]
 800f33e:	681b      	ldr	r3, [r3, #0]
 800f340:	681a      	ldr	r2, [r3, #0]
 800f342:	687b      	ldr	r3, [r7, #4]
 800f344:	681b      	ldr	r3, [r3, #0]
 800f346:	f022 0201 	bic.w	r2, r2, #1
 800f34a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800f34c:	687b      	ldr	r3, [r7, #4]
 800f34e:	681b      	ldr	r3, [r3, #0]
 800f350:	689b      	ldr	r3, [r3, #8]
 800f352:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800f356:	687b      	ldr	r3, [r7, #4]
 800f358:	681b      	ldr	r3, [r3, #0]
 800f35a:	683a      	ldr	r2, [r7, #0]
 800f35c:	430a      	orrs	r2, r1
 800f35e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800f360:	6878      	ldr	r0, [r7, #4]
 800f362:	f000 f84f 	bl	800f404 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f366:	687b      	ldr	r3, [r7, #4]
 800f368:	681b      	ldr	r3, [r3, #0]
 800f36a:	68fa      	ldr	r2, [r7, #12]
 800f36c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f36e:	687b      	ldr	r3, [r7, #4]
 800f370:	2220      	movs	r2, #32
 800f372:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f376:	687b      	ldr	r3, [r7, #4]
 800f378:	2200      	movs	r2, #0
 800f37a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800f37e:	2300      	movs	r3, #0
}
 800f380:	4618      	mov	r0, r3
 800f382:	3710      	adds	r7, #16
 800f384:	46bd      	mov	sp, r7
 800f386:	bd80      	pop	{r7, pc}

0800f388 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800f388:	b580      	push	{r7, lr}
 800f38a:	b084      	sub	sp, #16
 800f38c:	af00      	add	r7, sp, #0
 800f38e:	6078      	str	r0, [r7, #4]
 800f390:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f392:	687b      	ldr	r3, [r7, #4]
 800f394:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800f398:	2b01      	cmp	r3, #1
 800f39a:	d101      	bne.n	800f3a0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800f39c:	2302      	movs	r3, #2
 800f39e:	e02d      	b.n	800f3fc <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800f3a0:	687b      	ldr	r3, [r7, #4]
 800f3a2:	2201      	movs	r2, #1
 800f3a4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f3a8:	687b      	ldr	r3, [r7, #4]
 800f3aa:	2224      	movs	r2, #36	; 0x24
 800f3ac:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f3b0:	687b      	ldr	r3, [r7, #4]
 800f3b2:	681b      	ldr	r3, [r3, #0]
 800f3b4:	681b      	ldr	r3, [r3, #0]
 800f3b6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f3b8:	687b      	ldr	r3, [r7, #4]
 800f3ba:	681b      	ldr	r3, [r3, #0]
 800f3bc:	681a      	ldr	r2, [r3, #0]
 800f3be:	687b      	ldr	r3, [r7, #4]
 800f3c0:	681b      	ldr	r3, [r3, #0]
 800f3c2:	f022 0201 	bic.w	r2, r2, #1
 800f3c6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800f3c8:	687b      	ldr	r3, [r7, #4]
 800f3ca:	681b      	ldr	r3, [r3, #0]
 800f3cc:	689b      	ldr	r3, [r3, #8]
 800f3ce:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800f3d2:	687b      	ldr	r3, [r7, #4]
 800f3d4:	681b      	ldr	r3, [r3, #0]
 800f3d6:	683a      	ldr	r2, [r7, #0]
 800f3d8:	430a      	orrs	r2, r1
 800f3da:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800f3dc:	6878      	ldr	r0, [r7, #4]
 800f3de:	f000 f811 	bl	800f404 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f3e2:	687b      	ldr	r3, [r7, #4]
 800f3e4:	681b      	ldr	r3, [r3, #0]
 800f3e6:	68fa      	ldr	r2, [r7, #12]
 800f3e8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f3ea:	687b      	ldr	r3, [r7, #4]
 800f3ec:	2220      	movs	r2, #32
 800f3ee:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f3f2:	687b      	ldr	r3, [r7, #4]
 800f3f4:	2200      	movs	r2, #0
 800f3f6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800f3fa:	2300      	movs	r3, #0
}
 800f3fc:	4618      	mov	r0, r3
 800f3fe:	3710      	adds	r7, #16
 800f400:	46bd      	mov	sp, r7
 800f402:	bd80      	pop	{r7, pc}

0800f404 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800f404:	b480      	push	{r7}
 800f406:	b085      	sub	sp, #20
 800f408:	af00      	add	r7, sp, #0
 800f40a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800f40c:	687b      	ldr	r3, [r7, #4]
 800f40e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800f410:	2b00      	cmp	r3, #0
 800f412:	d108      	bne.n	800f426 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800f414:	687b      	ldr	r3, [r7, #4]
 800f416:	2201      	movs	r2, #1
 800f418:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800f41c:	687b      	ldr	r3, [r7, #4]
 800f41e:	2201      	movs	r2, #1
 800f420:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800f424:	e031      	b.n	800f48a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800f426:	2310      	movs	r3, #16
 800f428:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800f42a:	2310      	movs	r3, #16
 800f42c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800f42e:	687b      	ldr	r3, [r7, #4]
 800f430:	681b      	ldr	r3, [r3, #0]
 800f432:	689b      	ldr	r3, [r3, #8]
 800f434:	0e5b      	lsrs	r3, r3, #25
 800f436:	b2db      	uxtb	r3, r3
 800f438:	f003 0307 	and.w	r3, r3, #7
 800f43c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800f43e:	687b      	ldr	r3, [r7, #4]
 800f440:	681b      	ldr	r3, [r3, #0]
 800f442:	689b      	ldr	r3, [r3, #8]
 800f444:	0f5b      	lsrs	r3, r3, #29
 800f446:	b2db      	uxtb	r3, r3
 800f448:	f003 0307 	and.w	r3, r3, #7
 800f44c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800f44e:	7bbb      	ldrb	r3, [r7, #14]
 800f450:	7b3a      	ldrb	r2, [r7, #12]
 800f452:	4911      	ldr	r1, [pc, #68]	; (800f498 <UARTEx_SetNbDataToProcess+0x94>)
 800f454:	5c8a      	ldrb	r2, [r1, r2]
 800f456:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800f45a:	7b3a      	ldrb	r2, [r7, #12]
 800f45c:	490f      	ldr	r1, [pc, #60]	; (800f49c <UARTEx_SetNbDataToProcess+0x98>)
 800f45e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800f460:	fb93 f3f2 	sdiv	r3, r3, r2
 800f464:	b29a      	uxth	r2, r3
 800f466:	687b      	ldr	r3, [r7, #4]
 800f468:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800f46c:	7bfb      	ldrb	r3, [r7, #15]
 800f46e:	7b7a      	ldrb	r2, [r7, #13]
 800f470:	4909      	ldr	r1, [pc, #36]	; (800f498 <UARTEx_SetNbDataToProcess+0x94>)
 800f472:	5c8a      	ldrb	r2, [r1, r2]
 800f474:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800f478:	7b7a      	ldrb	r2, [r7, #13]
 800f47a:	4908      	ldr	r1, [pc, #32]	; (800f49c <UARTEx_SetNbDataToProcess+0x98>)
 800f47c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800f47e:	fb93 f3f2 	sdiv	r3, r3, r2
 800f482:	b29a      	uxth	r2, r3
 800f484:	687b      	ldr	r3, [r7, #4]
 800f486:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800f48a:	bf00      	nop
 800f48c:	3714      	adds	r7, #20
 800f48e:	46bd      	mov	sp, r7
 800f490:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f494:	4770      	bx	lr
 800f496:	bf00      	nop
 800f498:	080105a4 	.word	0x080105a4
 800f49c:	080105ac 	.word	0x080105ac

0800f4a0 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 800f4a0:	b480      	push	{r7}
 800f4a2:	b083      	sub	sp, #12
 800f4a4:	af00      	add	r7, sp, #0
 800f4a6:	6078      	str	r0, [r7, #4]
 800f4a8:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 800f4aa:	683b      	ldr	r3, [r7, #0]
 800f4ac:	681b      	ldr	r3, [r3, #0]
 800f4ae:	2b00      	cmp	r3, #0
 800f4b0:	d121      	bne.n	800f4f6 <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800f4b2:	687b      	ldr	r3, [r7, #4]
 800f4b4:	681a      	ldr	r2, [r3, #0]
 800f4b6:	4b27      	ldr	r3, [pc, #156]	; (800f554 <FMC_SDRAM_Init+0xb4>)
 800f4b8:	4013      	ands	r3, r2
 800f4ba:	683a      	ldr	r2, [r7, #0]
 800f4bc:	6851      	ldr	r1, [r2, #4]
 800f4be:	683a      	ldr	r2, [r7, #0]
 800f4c0:	6892      	ldr	r2, [r2, #8]
 800f4c2:	4311      	orrs	r1, r2
 800f4c4:	683a      	ldr	r2, [r7, #0]
 800f4c6:	68d2      	ldr	r2, [r2, #12]
 800f4c8:	4311      	orrs	r1, r2
 800f4ca:	683a      	ldr	r2, [r7, #0]
 800f4cc:	6912      	ldr	r2, [r2, #16]
 800f4ce:	4311      	orrs	r1, r2
 800f4d0:	683a      	ldr	r2, [r7, #0]
 800f4d2:	6952      	ldr	r2, [r2, #20]
 800f4d4:	4311      	orrs	r1, r2
 800f4d6:	683a      	ldr	r2, [r7, #0]
 800f4d8:	6992      	ldr	r2, [r2, #24]
 800f4da:	4311      	orrs	r1, r2
 800f4dc:	683a      	ldr	r2, [r7, #0]
 800f4de:	69d2      	ldr	r2, [r2, #28]
 800f4e0:	4311      	orrs	r1, r2
 800f4e2:	683a      	ldr	r2, [r7, #0]
 800f4e4:	6a12      	ldr	r2, [r2, #32]
 800f4e6:	4311      	orrs	r1, r2
 800f4e8:	683a      	ldr	r2, [r7, #0]
 800f4ea:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800f4ec:	430a      	orrs	r2, r1
 800f4ee:	431a      	orrs	r2, r3
 800f4f0:	687b      	ldr	r3, [r7, #4]
 800f4f2:	601a      	str	r2, [r3, #0]
 800f4f4:	e026      	b.n	800f544 <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800f4f6:	687b      	ldr	r3, [r7, #4]
 800f4f8:	681b      	ldr	r3, [r3, #0]
 800f4fa:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 800f4fe:	683b      	ldr	r3, [r7, #0]
 800f500:	69d9      	ldr	r1, [r3, #28]
 800f502:	683b      	ldr	r3, [r7, #0]
 800f504:	6a1b      	ldr	r3, [r3, #32]
 800f506:	4319      	orrs	r1, r3
 800f508:	683b      	ldr	r3, [r7, #0]
 800f50a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f50c:	430b      	orrs	r3, r1
 800f50e:	431a      	orrs	r2, r3
 800f510:	687b      	ldr	r3, [r7, #4]
 800f512:	601a      	str	r2, [r3, #0]
               FMC_SDCRx_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 800f514:	687b      	ldr	r3, [r7, #4]
 800f516:	685a      	ldr	r2, [r3, #4]
 800f518:	4b0e      	ldr	r3, [pc, #56]	; (800f554 <FMC_SDRAM_Init+0xb4>)
 800f51a:	4013      	ands	r3, r2
 800f51c:	683a      	ldr	r2, [r7, #0]
 800f51e:	6851      	ldr	r1, [r2, #4]
 800f520:	683a      	ldr	r2, [r7, #0]
 800f522:	6892      	ldr	r2, [r2, #8]
 800f524:	4311      	orrs	r1, r2
 800f526:	683a      	ldr	r2, [r7, #0]
 800f528:	68d2      	ldr	r2, [r2, #12]
 800f52a:	4311      	orrs	r1, r2
 800f52c:	683a      	ldr	r2, [r7, #0]
 800f52e:	6912      	ldr	r2, [r2, #16]
 800f530:	4311      	orrs	r1, r2
 800f532:	683a      	ldr	r2, [r7, #0]
 800f534:	6952      	ldr	r2, [r2, #20]
 800f536:	4311      	orrs	r1, r2
 800f538:	683a      	ldr	r2, [r7, #0]
 800f53a:	6992      	ldr	r2, [r2, #24]
 800f53c:	430a      	orrs	r2, r1
 800f53e:	431a      	orrs	r2, r3
 800f540:	687b      	ldr	r3, [r7, #4]
 800f542:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 800f544:	2300      	movs	r3, #0
}
 800f546:	4618      	mov	r0, r3
 800f548:	370c      	adds	r7, #12
 800f54a:	46bd      	mov	sp, r7
 800f54c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f550:	4770      	bx	lr
 800f552:	bf00      	nop
 800f554:	ffff8000 	.word	0xffff8000

0800f558 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800f558:	b480      	push	{r7}
 800f55a:	b085      	sub	sp, #20
 800f55c:	af00      	add	r7, sp, #0
 800f55e:	60f8      	str	r0, [r7, #12]
 800f560:	60b9      	str	r1, [r7, #8]
 800f562:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 800f564:	687b      	ldr	r3, [r7, #4]
 800f566:	2b00      	cmp	r3, #0
 800f568:	d128      	bne.n	800f5bc <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800f56a:	68fb      	ldr	r3, [r7, #12]
 800f56c:	689b      	ldr	r3, [r3, #8]
 800f56e:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 800f572:	68bb      	ldr	r3, [r7, #8]
 800f574:	681b      	ldr	r3, [r3, #0]
 800f576:	1e59      	subs	r1, r3, #1
 800f578:	68bb      	ldr	r3, [r7, #8]
 800f57a:	685b      	ldr	r3, [r3, #4]
 800f57c:	3b01      	subs	r3, #1
 800f57e:	011b      	lsls	r3, r3, #4
 800f580:	4319      	orrs	r1, r3
 800f582:	68bb      	ldr	r3, [r7, #8]
 800f584:	689b      	ldr	r3, [r3, #8]
 800f586:	3b01      	subs	r3, #1
 800f588:	021b      	lsls	r3, r3, #8
 800f58a:	4319      	orrs	r1, r3
 800f58c:	68bb      	ldr	r3, [r7, #8]
 800f58e:	68db      	ldr	r3, [r3, #12]
 800f590:	3b01      	subs	r3, #1
 800f592:	031b      	lsls	r3, r3, #12
 800f594:	4319      	orrs	r1, r3
 800f596:	68bb      	ldr	r3, [r7, #8]
 800f598:	691b      	ldr	r3, [r3, #16]
 800f59a:	3b01      	subs	r3, #1
 800f59c:	041b      	lsls	r3, r3, #16
 800f59e:	4319      	orrs	r1, r3
 800f5a0:	68bb      	ldr	r3, [r7, #8]
 800f5a2:	695b      	ldr	r3, [r3, #20]
 800f5a4:	3b01      	subs	r3, #1
 800f5a6:	051b      	lsls	r3, r3, #20
 800f5a8:	4319      	orrs	r1, r3
 800f5aa:	68bb      	ldr	r3, [r7, #8]
 800f5ac:	699b      	ldr	r3, [r3, #24]
 800f5ae:	3b01      	subs	r3, #1
 800f5b0:	061b      	lsls	r3, r3, #24
 800f5b2:	430b      	orrs	r3, r1
 800f5b4:	431a      	orrs	r2, r3
 800f5b6:	68fb      	ldr	r3, [r7, #12]
 800f5b8:	609a      	str	r2, [r3, #8]
 800f5ba:	e02d      	b.n	800f618 <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTRx_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800f5bc:	68fb      	ldr	r3, [r7, #12]
 800f5be:	689a      	ldr	r2, [r3, #8]
 800f5c0:	4b19      	ldr	r3, [pc, #100]	; (800f628 <FMC_SDRAM_Timing_Init+0xd0>)
 800f5c2:	4013      	ands	r3, r2
 800f5c4:	68ba      	ldr	r2, [r7, #8]
 800f5c6:	68d2      	ldr	r2, [r2, #12]
 800f5c8:	3a01      	subs	r2, #1
 800f5ca:	0311      	lsls	r1, r2, #12
 800f5cc:	68ba      	ldr	r2, [r7, #8]
 800f5ce:	6952      	ldr	r2, [r2, #20]
 800f5d0:	3a01      	subs	r2, #1
 800f5d2:	0512      	lsls	r2, r2, #20
 800f5d4:	430a      	orrs	r2, r1
 800f5d6:	431a      	orrs	r2, r3
 800f5d8:	68fb      	ldr	r3, [r7, #12]
 800f5da:	609a      	str	r2, [r3, #8]
               FMC_SDTRx_TRC |
               FMC_SDTRx_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTRx_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTRx_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 800f5dc:	68fb      	ldr	r3, [r7, #12]
 800f5de:	68db      	ldr	r3, [r3, #12]
 800f5e0:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 800f5e4:	68bb      	ldr	r3, [r7, #8]
 800f5e6:	681b      	ldr	r3, [r3, #0]
 800f5e8:	1e59      	subs	r1, r3, #1
 800f5ea:	68bb      	ldr	r3, [r7, #8]
 800f5ec:	685b      	ldr	r3, [r3, #4]
 800f5ee:	3b01      	subs	r3, #1
 800f5f0:	011b      	lsls	r3, r3, #4
 800f5f2:	4319      	orrs	r1, r3
 800f5f4:	68bb      	ldr	r3, [r7, #8]
 800f5f6:	689b      	ldr	r3, [r3, #8]
 800f5f8:	3b01      	subs	r3, #1
 800f5fa:	021b      	lsls	r3, r3, #8
 800f5fc:	4319      	orrs	r1, r3
 800f5fe:	68bb      	ldr	r3, [r7, #8]
 800f600:	691b      	ldr	r3, [r3, #16]
 800f602:	3b01      	subs	r3, #1
 800f604:	041b      	lsls	r3, r3, #16
 800f606:	4319      	orrs	r1, r3
 800f608:	68bb      	ldr	r3, [r7, #8]
 800f60a:	699b      	ldr	r3, [r3, #24]
 800f60c:	3b01      	subs	r3, #1
 800f60e:	061b      	lsls	r3, r3, #24
 800f610:	430b      	orrs	r3, r1
 800f612:	431a      	orrs	r2, r3
 800f614:	68fb      	ldr	r3, [r7, #12]
 800f616:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTRx_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTRx_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }

  return HAL_OK;
 800f618:	2300      	movs	r3, #0
}
 800f61a:	4618      	mov	r0, r3
 800f61c:	3714      	adds	r7, #20
 800f61e:	46bd      	mov	sp, r7
 800f620:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f624:	4770      	bx	lr
 800f626:	bf00      	nop
 800f628:	ff0f0fff 	.word	0xff0f0fff

0800f62c <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 800f62c:	b480      	push	{r7}
 800f62e:	b085      	sub	sp, #20
 800f630:	af00      	add	r7, sp, #0
 800f632:	60f8      	str	r0, [r7, #12]
 800f634:	60b9      	str	r1, [r7, #8]
 800f636:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 800f638:	68fb      	ldr	r3, [r7, #12]
 800f63a:	691a      	ldr	r2, [r3, #16]
 800f63c:	4b0c      	ldr	r3, [pc, #48]	; (800f670 <FMC_SDRAM_SendCommand+0x44>)
 800f63e:	4013      	ands	r3, r2
 800f640:	68ba      	ldr	r2, [r7, #8]
 800f642:	6811      	ldr	r1, [r2, #0]
 800f644:	68ba      	ldr	r2, [r7, #8]
 800f646:	6852      	ldr	r2, [r2, #4]
 800f648:	4311      	orrs	r1, r2
 800f64a:	68ba      	ldr	r2, [r7, #8]
 800f64c:	6892      	ldr	r2, [r2, #8]
 800f64e:	3a01      	subs	r2, #1
 800f650:	0152      	lsls	r2, r2, #5
 800f652:	4311      	orrs	r1, r2
 800f654:	68ba      	ldr	r2, [r7, #8]
 800f656:	68d2      	ldr	r2, [r2, #12]
 800f658:	0252      	lsls	r2, r2, #9
 800f65a:	430a      	orrs	r2, r1
 800f65c:	431a      	orrs	r2, r3
 800f65e:	68fb      	ldr	r3, [r7, #12]
 800f660:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Timeout);
  return HAL_OK;
 800f662:	2300      	movs	r3, #0
}
 800f664:	4618      	mov	r0, r3
 800f666:	3714      	adds	r7, #20
 800f668:	46bd      	mov	sp, r7
 800f66a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f66e:	4770      	bx	lr
 800f670:	ffc00000 	.word	0xffc00000

0800f674 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 800f674:	b480      	push	{r7}
 800f676:	b083      	sub	sp, #12
 800f678:	af00      	add	r7, sp, #0
 800f67a:	6078      	str	r0, [r7, #4]
 800f67c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 800f67e:	687b      	ldr	r3, [r7, #4]
 800f680:	695a      	ldr	r2, [r3, #20]
 800f682:	4b07      	ldr	r3, [pc, #28]	; (800f6a0 <FMC_SDRAM_ProgramRefreshRate+0x2c>)
 800f684:	4013      	ands	r3, r2
 800f686:	683a      	ldr	r2, [r7, #0]
 800f688:	0052      	lsls	r2, r2, #1
 800f68a:	431a      	orrs	r2, r3
 800f68c:	687b      	ldr	r3, [r7, #4]
 800f68e:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 800f690:	2300      	movs	r3, #0
}
 800f692:	4618      	mov	r0, r3
 800f694:	370c      	adds	r7, #12
 800f696:	46bd      	mov	sp, r7
 800f698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f69c:	4770      	bx	lr
 800f69e:	bf00      	nop
 800f6a0:	ffffc001 	.word	0xffffc001

0800f6a4 <__errno>:
 800f6a4:	4b01      	ldr	r3, [pc, #4]	; (800f6ac <__errno+0x8>)
 800f6a6:	6818      	ldr	r0, [r3, #0]
 800f6a8:	4770      	bx	lr
 800f6aa:	bf00      	nop
 800f6ac:	24000294 	.word	0x24000294

0800f6b0 <__libc_init_array>:
 800f6b0:	b570      	push	{r4, r5, r6, lr}
 800f6b2:	4d0d      	ldr	r5, [pc, #52]	; (800f6e8 <__libc_init_array+0x38>)
 800f6b4:	4c0d      	ldr	r4, [pc, #52]	; (800f6ec <__libc_init_array+0x3c>)
 800f6b6:	1b64      	subs	r4, r4, r5
 800f6b8:	10a4      	asrs	r4, r4, #2
 800f6ba:	2600      	movs	r6, #0
 800f6bc:	42a6      	cmp	r6, r4
 800f6be:	d109      	bne.n	800f6d4 <__libc_init_array+0x24>
 800f6c0:	4d0b      	ldr	r5, [pc, #44]	; (800f6f0 <__libc_init_array+0x40>)
 800f6c2:	4c0c      	ldr	r4, [pc, #48]	; (800f6f4 <__libc_init_array+0x44>)
 800f6c4:	f000 fc66 	bl	800ff94 <_init>
 800f6c8:	1b64      	subs	r4, r4, r5
 800f6ca:	10a4      	asrs	r4, r4, #2
 800f6cc:	2600      	movs	r6, #0
 800f6ce:	42a6      	cmp	r6, r4
 800f6d0:	d105      	bne.n	800f6de <__libc_init_array+0x2e>
 800f6d2:	bd70      	pop	{r4, r5, r6, pc}
 800f6d4:	f855 3b04 	ldr.w	r3, [r5], #4
 800f6d8:	4798      	blx	r3
 800f6da:	3601      	adds	r6, #1
 800f6dc:	e7ee      	b.n	800f6bc <__libc_init_array+0xc>
 800f6de:	f855 3b04 	ldr.w	r3, [r5], #4
 800f6e2:	4798      	blx	r3
 800f6e4:	3601      	adds	r6, #1
 800f6e6:	e7f2      	b.n	800f6ce <__libc_init_array+0x1e>
 800f6e8:	08010620 	.word	0x08010620
 800f6ec:	08010620 	.word	0x08010620
 800f6f0:	08010620 	.word	0x08010620
 800f6f4:	08010624 	.word	0x08010624

0800f6f8 <memset>:
 800f6f8:	4402      	add	r2, r0
 800f6fa:	4603      	mov	r3, r0
 800f6fc:	4293      	cmp	r3, r2
 800f6fe:	d100      	bne.n	800f702 <memset+0xa>
 800f700:	4770      	bx	lr
 800f702:	f803 1b01 	strb.w	r1, [r3], #1
 800f706:	e7f9      	b.n	800f6fc <memset+0x4>

0800f708 <setvbuf>:
 800f708:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f70c:	461d      	mov	r5, r3
 800f70e:	4b5d      	ldr	r3, [pc, #372]	; (800f884 <setvbuf+0x17c>)
 800f710:	681f      	ldr	r7, [r3, #0]
 800f712:	4604      	mov	r4, r0
 800f714:	460e      	mov	r6, r1
 800f716:	4690      	mov	r8, r2
 800f718:	b127      	cbz	r7, 800f724 <setvbuf+0x1c>
 800f71a:	69bb      	ldr	r3, [r7, #24]
 800f71c:	b913      	cbnz	r3, 800f724 <setvbuf+0x1c>
 800f71e:	4638      	mov	r0, r7
 800f720:	f000 f9d2 	bl	800fac8 <__sinit>
 800f724:	4b58      	ldr	r3, [pc, #352]	; (800f888 <setvbuf+0x180>)
 800f726:	429c      	cmp	r4, r3
 800f728:	d167      	bne.n	800f7fa <setvbuf+0xf2>
 800f72a:	687c      	ldr	r4, [r7, #4]
 800f72c:	f1b8 0f02 	cmp.w	r8, #2
 800f730:	d006      	beq.n	800f740 <setvbuf+0x38>
 800f732:	f1b8 0f01 	cmp.w	r8, #1
 800f736:	f200 809f 	bhi.w	800f878 <setvbuf+0x170>
 800f73a:	2d00      	cmp	r5, #0
 800f73c:	f2c0 809c 	blt.w	800f878 <setvbuf+0x170>
 800f740:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f742:	07db      	lsls	r3, r3, #31
 800f744:	d405      	bmi.n	800f752 <setvbuf+0x4a>
 800f746:	89a3      	ldrh	r3, [r4, #12]
 800f748:	0598      	lsls	r0, r3, #22
 800f74a:	d402      	bmi.n	800f752 <setvbuf+0x4a>
 800f74c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f74e:	f000 fa59 	bl	800fc04 <__retarget_lock_acquire_recursive>
 800f752:	4621      	mov	r1, r4
 800f754:	4638      	mov	r0, r7
 800f756:	f000 f923 	bl	800f9a0 <_fflush_r>
 800f75a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f75c:	b141      	cbz	r1, 800f770 <setvbuf+0x68>
 800f75e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f762:	4299      	cmp	r1, r3
 800f764:	d002      	beq.n	800f76c <setvbuf+0x64>
 800f766:	4638      	mov	r0, r7
 800f768:	f000 fa7c 	bl	800fc64 <_free_r>
 800f76c:	2300      	movs	r3, #0
 800f76e:	6363      	str	r3, [r4, #52]	; 0x34
 800f770:	2300      	movs	r3, #0
 800f772:	61a3      	str	r3, [r4, #24]
 800f774:	6063      	str	r3, [r4, #4]
 800f776:	89a3      	ldrh	r3, [r4, #12]
 800f778:	0619      	lsls	r1, r3, #24
 800f77a:	d503      	bpl.n	800f784 <setvbuf+0x7c>
 800f77c:	6921      	ldr	r1, [r4, #16]
 800f77e:	4638      	mov	r0, r7
 800f780:	f000 fa70 	bl	800fc64 <_free_r>
 800f784:	89a3      	ldrh	r3, [r4, #12]
 800f786:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 800f78a:	f023 0303 	bic.w	r3, r3, #3
 800f78e:	f1b8 0f02 	cmp.w	r8, #2
 800f792:	81a3      	strh	r3, [r4, #12]
 800f794:	d06c      	beq.n	800f870 <setvbuf+0x168>
 800f796:	ab01      	add	r3, sp, #4
 800f798:	466a      	mov	r2, sp
 800f79a:	4621      	mov	r1, r4
 800f79c:	4638      	mov	r0, r7
 800f79e:	f000 fa33 	bl	800fc08 <__swhatbuf_r>
 800f7a2:	89a3      	ldrh	r3, [r4, #12]
 800f7a4:	4318      	orrs	r0, r3
 800f7a6:	81a0      	strh	r0, [r4, #12]
 800f7a8:	2d00      	cmp	r5, #0
 800f7aa:	d130      	bne.n	800f80e <setvbuf+0x106>
 800f7ac:	9d00      	ldr	r5, [sp, #0]
 800f7ae:	4628      	mov	r0, r5
 800f7b0:	f000 fa50 	bl	800fc54 <malloc>
 800f7b4:	4606      	mov	r6, r0
 800f7b6:	2800      	cmp	r0, #0
 800f7b8:	d155      	bne.n	800f866 <setvbuf+0x15e>
 800f7ba:	f8dd 9000 	ldr.w	r9, [sp]
 800f7be:	45a9      	cmp	r9, r5
 800f7c0:	d14a      	bne.n	800f858 <setvbuf+0x150>
 800f7c2:	f04f 35ff 	mov.w	r5, #4294967295
 800f7c6:	2200      	movs	r2, #0
 800f7c8:	60a2      	str	r2, [r4, #8]
 800f7ca:	f104 0247 	add.w	r2, r4, #71	; 0x47
 800f7ce:	6022      	str	r2, [r4, #0]
 800f7d0:	6122      	str	r2, [r4, #16]
 800f7d2:	2201      	movs	r2, #1
 800f7d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f7d8:	6162      	str	r2, [r4, #20]
 800f7da:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800f7dc:	f043 0302 	orr.w	r3, r3, #2
 800f7e0:	07d2      	lsls	r2, r2, #31
 800f7e2:	81a3      	strh	r3, [r4, #12]
 800f7e4:	d405      	bmi.n	800f7f2 <setvbuf+0xea>
 800f7e6:	f413 7f00 	tst.w	r3, #512	; 0x200
 800f7ea:	d102      	bne.n	800f7f2 <setvbuf+0xea>
 800f7ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f7ee:	f000 fa0a 	bl	800fc06 <__retarget_lock_release_recursive>
 800f7f2:	4628      	mov	r0, r5
 800f7f4:	b003      	add	sp, #12
 800f7f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f7fa:	4b24      	ldr	r3, [pc, #144]	; (800f88c <setvbuf+0x184>)
 800f7fc:	429c      	cmp	r4, r3
 800f7fe:	d101      	bne.n	800f804 <setvbuf+0xfc>
 800f800:	68bc      	ldr	r4, [r7, #8]
 800f802:	e793      	b.n	800f72c <setvbuf+0x24>
 800f804:	4b22      	ldr	r3, [pc, #136]	; (800f890 <setvbuf+0x188>)
 800f806:	429c      	cmp	r4, r3
 800f808:	bf08      	it	eq
 800f80a:	68fc      	ldreq	r4, [r7, #12]
 800f80c:	e78e      	b.n	800f72c <setvbuf+0x24>
 800f80e:	2e00      	cmp	r6, #0
 800f810:	d0cd      	beq.n	800f7ae <setvbuf+0xa6>
 800f812:	69bb      	ldr	r3, [r7, #24]
 800f814:	b913      	cbnz	r3, 800f81c <setvbuf+0x114>
 800f816:	4638      	mov	r0, r7
 800f818:	f000 f956 	bl	800fac8 <__sinit>
 800f81c:	f1b8 0f01 	cmp.w	r8, #1
 800f820:	bf08      	it	eq
 800f822:	89a3      	ldrheq	r3, [r4, #12]
 800f824:	6026      	str	r6, [r4, #0]
 800f826:	bf04      	itt	eq
 800f828:	f043 0301 	orreq.w	r3, r3, #1
 800f82c:	81a3      	strheq	r3, [r4, #12]
 800f82e:	89a2      	ldrh	r2, [r4, #12]
 800f830:	f012 0308 	ands.w	r3, r2, #8
 800f834:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800f838:	d01c      	beq.n	800f874 <setvbuf+0x16c>
 800f83a:	07d3      	lsls	r3, r2, #31
 800f83c:	bf41      	itttt	mi
 800f83e:	2300      	movmi	r3, #0
 800f840:	426d      	negmi	r5, r5
 800f842:	60a3      	strmi	r3, [r4, #8]
 800f844:	61a5      	strmi	r5, [r4, #24]
 800f846:	bf58      	it	pl
 800f848:	60a5      	strpl	r5, [r4, #8]
 800f84a:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800f84c:	f015 0501 	ands.w	r5, r5, #1
 800f850:	d115      	bne.n	800f87e <setvbuf+0x176>
 800f852:	f412 7f00 	tst.w	r2, #512	; 0x200
 800f856:	e7c8      	b.n	800f7ea <setvbuf+0xe2>
 800f858:	4648      	mov	r0, r9
 800f85a:	f000 f9fb 	bl	800fc54 <malloc>
 800f85e:	4606      	mov	r6, r0
 800f860:	2800      	cmp	r0, #0
 800f862:	d0ae      	beq.n	800f7c2 <setvbuf+0xba>
 800f864:	464d      	mov	r5, r9
 800f866:	89a3      	ldrh	r3, [r4, #12]
 800f868:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f86c:	81a3      	strh	r3, [r4, #12]
 800f86e:	e7d0      	b.n	800f812 <setvbuf+0x10a>
 800f870:	2500      	movs	r5, #0
 800f872:	e7a8      	b.n	800f7c6 <setvbuf+0xbe>
 800f874:	60a3      	str	r3, [r4, #8]
 800f876:	e7e8      	b.n	800f84a <setvbuf+0x142>
 800f878:	f04f 35ff 	mov.w	r5, #4294967295
 800f87c:	e7b9      	b.n	800f7f2 <setvbuf+0xea>
 800f87e:	2500      	movs	r5, #0
 800f880:	e7b7      	b.n	800f7f2 <setvbuf+0xea>
 800f882:	bf00      	nop
 800f884:	24000294 	.word	0x24000294
 800f888:	080105d8 	.word	0x080105d8
 800f88c:	080105f8 	.word	0x080105f8
 800f890:	080105b8 	.word	0x080105b8

0800f894 <__sflush_r>:
 800f894:	898a      	ldrh	r2, [r1, #12]
 800f896:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f89a:	4605      	mov	r5, r0
 800f89c:	0710      	lsls	r0, r2, #28
 800f89e:	460c      	mov	r4, r1
 800f8a0:	d458      	bmi.n	800f954 <__sflush_r+0xc0>
 800f8a2:	684b      	ldr	r3, [r1, #4]
 800f8a4:	2b00      	cmp	r3, #0
 800f8a6:	dc05      	bgt.n	800f8b4 <__sflush_r+0x20>
 800f8a8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800f8aa:	2b00      	cmp	r3, #0
 800f8ac:	dc02      	bgt.n	800f8b4 <__sflush_r+0x20>
 800f8ae:	2000      	movs	r0, #0
 800f8b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f8b4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f8b6:	2e00      	cmp	r6, #0
 800f8b8:	d0f9      	beq.n	800f8ae <__sflush_r+0x1a>
 800f8ba:	2300      	movs	r3, #0
 800f8bc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800f8c0:	682f      	ldr	r7, [r5, #0]
 800f8c2:	602b      	str	r3, [r5, #0]
 800f8c4:	d032      	beq.n	800f92c <__sflush_r+0x98>
 800f8c6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800f8c8:	89a3      	ldrh	r3, [r4, #12]
 800f8ca:	075a      	lsls	r2, r3, #29
 800f8cc:	d505      	bpl.n	800f8da <__sflush_r+0x46>
 800f8ce:	6863      	ldr	r3, [r4, #4]
 800f8d0:	1ac0      	subs	r0, r0, r3
 800f8d2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800f8d4:	b10b      	cbz	r3, 800f8da <__sflush_r+0x46>
 800f8d6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800f8d8:	1ac0      	subs	r0, r0, r3
 800f8da:	2300      	movs	r3, #0
 800f8dc:	4602      	mov	r2, r0
 800f8de:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f8e0:	6a21      	ldr	r1, [r4, #32]
 800f8e2:	4628      	mov	r0, r5
 800f8e4:	47b0      	blx	r6
 800f8e6:	1c43      	adds	r3, r0, #1
 800f8e8:	89a3      	ldrh	r3, [r4, #12]
 800f8ea:	d106      	bne.n	800f8fa <__sflush_r+0x66>
 800f8ec:	6829      	ldr	r1, [r5, #0]
 800f8ee:	291d      	cmp	r1, #29
 800f8f0:	d82c      	bhi.n	800f94c <__sflush_r+0xb8>
 800f8f2:	4a2a      	ldr	r2, [pc, #168]	; (800f99c <__sflush_r+0x108>)
 800f8f4:	40ca      	lsrs	r2, r1
 800f8f6:	07d6      	lsls	r6, r2, #31
 800f8f8:	d528      	bpl.n	800f94c <__sflush_r+0xb8>
 800f8fa:	2200      	movs	r2, #0
 800f8fc:	6062      	str	r2, [r4, #4]
 800f8fe:	04d9      	lsls	r1, r3, #19
 800f900:	6922      	ldr	r2, [r4, #16]
 800f902:	6022      	str	r2, [r4, #0]
 800f904:	d504      	bpl.n	800f910 <__sflush_r+0x7c>
 800f906:	1c42      	adds	r2, r0, #1
 800f908:	d101      	bne.n	800f90e <__sflush_r+0x7a>
 800f90a:	682b      	ldr	r3, [r5, #0]
 800f90c:	b903      	cbnz	r3, 800f910 <__sflush_r+0x7c>
 800f90e:	6560      	str	r0, [r4, #84]	; 0x54
 800f910:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f912:	602f      	str	r7, [r5, #0]
 800f914:	2900      	cmp	r1, #0
 800f916:	d0ca      	beq.n	800f8ae <__sflush_r+0x1a>
 800f918:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f91c:	4299      	cmp	r1, r3
 800f91e:	d002      	beq.n	800f926 <__sflush_r+0x92>
 800f920:	4628      	mov	r0, r5
 800f922:	f000 f99f 	bl	800fc64 <_free_r>
 800f926:	2000      	movs	r0, #0
 800f928:	6360      	str	r0, [r4, #52]	; 0x34
 800f92a:	e7c1      	b.n	800f8b0 <__sflush_r+0x1c>
 800f92c:	6a21      	ldr	r1, [r4, #32]
 800f92e:	2301      	movs	r3, #1
 800f930:	4628      	mov	r0, r5
 800f932:	47b0      	blx	r6
 800f934:	1c41      	adds	r1, r0, #1
 800f936:	d1c7      	bne.n	800f8c8 <__sflush_r+0x34>
 800f938:	682b      	ldr	r3, [r5, #0]
 800f93a:	2b00      	cmp	r3, #0
 800f93c:	d0c4      	beq.n	800f8c8 <__sflush_r+0x34>
 800f93e:	2b1d      	cmp	r3, #29
 800f940:	d001      	beq.n	800f946 <__sflush_r+0xb2>
 800f942:	2b16      	cmp	r3, #22
 800f944:	d101      	bne.n	800f94a <__sflush_r+0xb6>
 800f946:	602f      	str	r7, [r5, #0]
 800f948:	e7b1      	b.n	800f8ae <__sflush_r+0x1a>
 800f94a:	89a3      	ldrh	r3, [r4, #12]
 800f94c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f950:	81a3      	strh	r3, [r4, #12]
 800f952:	e7ad      	b.n	800f8b0 <__sflush_r+0x1c>
 800f954:	690f      	ldr	r7, [r1, #16]
 800f956:	2f00      	cmp	r7, #0
 800f958:	d0a9      	beq.n	800f8ae <__sflush_r+0x1a>
 800f95a:	0793      	lsls	r3, r2, #30
 800f95c:	680e      	ldr	r6, [r1, #0]
 800f95e:	bf08      	it	eq
 800f960:	694b      	ldreq	r3, [r1, #20]
 800f962:	600f      	str	r7, [r1, #0]
 800f964:	bf18      	it	ne
 800f966:	2300      	movne	r3, #0
 800f968:	eba6 0807 	sub.w	r8, r6, r7
 800f96c:	608b      	str	r3, [r1, #8]
 800f96e:	f1b8 0f00 	cmp.w	r8, #0
 800f972:	dd9c      	ble.n	800f8ae <__sflush_r+0x1a>
 800f974:	6a21      	ldr	r1, [r4, #32]
 800f976:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800f978:	4643      	mov	r3, r8
 800f97a:	463a      	mov	r2, r7
 800f97c:	4628      	mov	r0, r5
 800f97e:	47b0      	blx	r6
 800f980:	2800      	cmp	r0, #0
 800f982:	dc06      	bgt.n	800f992 <__sflush_r+0xfe>
 800f984:	89a3      	ldrh	r3, [r4, #12]
 800f986:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f98a:	81a3      	strh	r3, [r4, #12]
 800f98c:	f04f 30ff 	mov.w	r0, #4294967295
 800f990:	e78e      	b.n	800f8b0 <__sflush_r+0x1c>
 800f992:	4407      	add	r7, r0
 800f994:	eba8 0800 	sub.w	r8, r8, r0
 800f998:	e7e9      	b.n	800f96e <__sflush_r+0xda>
 800f99a:	bf00      	nop
 800f99c:	20400001 	.word	0x20400001

0800f9a0 <_fflush_r>:
 800f9a0:	b538      	push	{r3, r4, r5, lr}
 800f9a2:	690b      	ldr	r3, [r1, #16]
 800f9a4:	4605      	mov	r5, r0
 800f9a6:	460c      	mov	r4, r1
 800f9a8:	b913      	cbnz	r3, 800f9b0 <_fflush_r+0x10>
 800f9aa:	2500      	movs	r5, #0
 800f9ac:	4628      	mov	r0, r5
 800f9ae:	bd38      	pop	{r3, r4, r5, pc}
 800f9b0:	b118      	cbz	r0, 800f9ba <_fflush_r+0x1a>
 800f9b2:	6983      	ldr	r3, [r0, #24]
 800f9b4:	b90b      	cbnz	r3, 800f9ba <_fflush_r+0x1a>
 800f9b6:	f000 f887 	bl	800fac8 <__sinit>
 800f9ba:	4b14      	ldr	r3, [pc, #80]	; (800fa0c <_fflush_r+0x6c>)
 800f9bc:	429c      	cmp	r4, r3
 800f9be:	d11b      	bne.n	800f9f8 <_fflush_r+0x58>
 800f9c0:	686c      	ldr	r4, [r5, #4]
 800f9c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f9c6:	2b00      	cmp	r3, #0
 800f9c8:	d0ef      	beq.n	800f9aa <_fflush_r+0xa>
 800f9ca:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800f9cc:	07d0      	lsls	r0, r2, #31
 800f9ce:	d404      	bmi.n	800f9da <_fflush_r+0x3a>
 800f9d0:	0599      	lsls	r1, r3, #22
 800f9d2:	d402      	bmi.n	800f9da <_fflush_r+0x3a>
 800f9d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f9d6:	f000 f915 	bl	800fc04 <__retarget_lock_acquire_recursive>
 800f9da:	4628      	mov	r0, r5
 800f9dc:	4621      	mov	r1, r4
 800f9de:	f7ff ff59 	bl	800f894 <__sflush_r>
 800f9e2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f9e4:	07da      	lsls	r2, r3, #31
 800f9e6:	4605      	mov	r5, r0
 800f9e8:	d4e0      	bmi.n	800f9ac <_fflush_r+0xc>
 800f9ea:	89a3      	ldrh	r3, [r4, #12]
 800f9ec:	059b      	lsls	r3, r3, #22
 800f9ee:	d4dd      	bmi.n	800f9ac <_fflush_r+0xc>
 800f9f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f9f2:	f000 f908 	bl	800fc06 <__retarget_lock_release_recursive>
 800f9f6:	e7d9      	b.n	800f9ac <_fflush_r+0xc>
 800f9f8:	4b05      	ldr	r3, [pc, #20]	; (800fa10 <_fflush_r+0x70>)
 800f9fa:	429c      	cmp	r4, r3
 800f9fc:	d101      	bne.n	800fa02 <_fflush_r+0x62>
 800f9fe:	68ac      	ldr	r4, [r5, #8]
 800fa00:	e7df      	b.n	800f9c2 <_fflush_r+0x22>
 800fa02:	4b04      	ldr	r3, [pc, #16]	; (800fa14 <_fflush_r+0x74>)
 800fa04:	429c      	cmp	r4, r3
 800fa06:	bf08      	it	eq
 800fa08:	68ec      	ldreq	r4, [r5, #12]
 800fa0a:	e7da      	b.n	800f9c2 <_fflush_r+0x22>
 800fa0c:	080105d8 	.word	0x080105d8
 800fa10:	080105f8 	.word	0x080105f8
 800fa14:	080105b8 	.word	0x080105b8

0800fa18 <std>:
 800fa18:	2300      	movs	r3, #0
 800fa1a:	b510      	push	{r4, lr}
 800fa1c:	4604      	mov	r4, r0
 800fa1e:	e9c0 3300 	strd	r3, r3, [r0]
 800fa22:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800fa26:	6083      	str	r3, [r0, #8]
 800fa28:	8181      	strh	r1, [r0, #12]
 800fa2a:	6643      	str	r3, [r0, #100]	; 0x64
 800fa2c:	81c2      	strh	r2, [r0, #14]
 800fa2e:	6183      	str	r3, [r0, #24]
 800fa30:	4619      	mov	r1, r3
 800fa32:	2208      	movs	r2, #8
 800fa34:	305c      	adds	r0, #92	; 0x5c
 800fa36:	f7ff fe5f 	bl	800f6f8 <memset>
 800fa3a:	4b05      	ldr	r3, [pc, #20]	; (800fa50 <std+0x38>)
 800fa3c:	6263      	str	r3, [r4, #36]	; 0x24
 800fa3e:	4b05      	ldr	r3, [pc, #20]	; (800fa54 <std+0x3c>)
 800fa40:	62a3      	str	r3, [r4, #40]	; 0x28
 800fa42:	4b05      	ldr	r3, [pc, #20]	; (800fa58 <std+0x40>)
 800fa44:	62e3      	str	r3, [r4, #44]	; 0x2c
 800fa46:	4b05      	ldr	r3, [pc, #20]	; (800fa5c <std+0x44>)
 800fa48:	6224      	str	r4, [r4, #32]
 800fa4a:	6323      	str	r3, [r4, #48]	; 0x30
 800fa4c:	bd10      	pop	{r4, pc}
 800fa4e:	bf00      	nop
 800fa50:	0800fe45 	.word	0x0800fe45
 800fa54:	0800fe67 	.word	0x0800fe67
 800fa58:	0800fe9f 	.word	0x0800fe9f
 800fa5c:	0800fec3 	.word	0x0800fec3

0800fa60 <_cleanup_r>:
 800fa60:	4901      	ldr	r1, [pc, #4]	; (800fa68 <_cleanup_r+0x8>)
 800fa62:	f000 b8af 	b.w	800fbc4 <_fwalk_reent>
 800fa66:	bf00      	nop
 800fa68:	0800f9a1 	.word	0x0800f9a1

0800fa6c <__sfmoreglue>:
 800fa6c:	b570      	push	{r4, r5, r6, lr}
 800fa6e:	2268      	movs	r2, #104	; 0x68
 800fa70:	1e4d      	subs	r5, r1, #1
 800fa72:	4355      	muls	r5, r2
 800fa74:	460e      	mov	r6, r1
 800fa76:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800fa7a:	f000 f95f 	bl	800fd3c <_malloc_r>
 800fa7e:	4604      	mov	r4, r0
 800fa80:	b140      	cbz	r0, 800fa94 <__sfmoreglue+0x28>
 800fa82:	2100      	movs	r1, #0
 800fa84:	e9c0 1600 	strd	r1, r6, [r0]
 800fa88:	300c      	adds	r0, #12
 800fa8a:	60a0      	str	r0, [r4, #8]
 800fa8c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800fa90:	f7ff fe32 	bl	800f6f8 <memset>
 800fa94:	4620      	mov	r0, r4
 800fa96:	bd70      	pop	{r4, r5, r6, pc}

0800fa98 <__sfp_lock_acquire>:
 800fa98:	4801      	ldr	r0, [pc, #4]	; (800faa0 <__sfp_lock_acquire+0x8>)
 800fa9a:	f000 b8b3 	b.w	800fc04 <__retarget_lock_acquire_recursive>
 800fa9e:	bf00      	nop
 800faa0:	240010b1 	.word	0x240010b1

0800faa4 <__sfp_lock_release>:
 800faa4:	4801      	ldr	r0, [pc, #4]	; (800faac <__sfp_lock_release+0x8>)
 800faa6:	f000 b8ae 	b.w	800fc06 <__retarget_lock_release_recursive>
 800faaa:	bf00      	nop
 800faac:	240010b1 	.word	0x240010b1

0800fab0 <__sinit_lock_acquire>:
 800fab0:	4801      	ldr	r0, [pc, #4]	; (800fab8 <__sinit_lock_acquire+0x8>)
 800fab2:	f000 b8a7 	b.w	800fc04 <__retarget_lock_acquire_recursive>
 800fab6:	bf00      	nop
 800fab8:	240010b2 	.word	0x240010b2

0800fabc <__sinit_lock_release>:
 800fabc:	4801      	ldr	r0, [pc, #4]	; (800fac4 <__sinit_lock_release+0x8>)
 800fabe:	f000 b8a2 	b.w	800fc06 <__retarget_lock_release_recursive>
 800fac2:	bf00      	nop
 800fac4:	240010b2 	.word	0x240010b2

0800fac8 <__sinit>:
 800fac8:	b510      	push	{r4, lr}
 800faca:	4604      	mov	r4, r0
 800facc:	f7ff fff0 	bl	800fab0 <__sinit_lock_acquire>
 800fad0:	69a3      	ldr	r3, [r4, #24]
 800fad2:	b11b      	cbz	r3, 800fadc <__sinit+0x14>
 800fad4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fad8:	f7ff bff0 	b.w	800fabc <__sinit_lock_release>
 800fadc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800fae0:	6523      	str	r3, [r4, #80]	; 0x50
 800fae2:	4b13      	ldr	r3, [pc, #76]	; (800fb30 <__sinit+0x68>)
 800fae4:	4a13      	ldr	r2, [pc, #76]	; (800fb34 <__sinit+0x6c>)
 800fae6:	681b      	ldr	r3, [r3, #0]
 800fae8:	62a2      	str	r2, [r4, #40]	; 0x28
 800faea:	42a3      	cmp	r3, r4
 800faec:	bf04      	itt	eq
 800faee:	2301      	moveq	r3, #1
 800faf0:	61a3      	streq	r3, [r4, #24]
 800faf2:	4620      	mov	r0, r4
 800faf4:	f000 f820 	bl	800fb38 <__sfp>
 800faf8:	6060      	str	r0, [r4, #4]
 800fafa:	4620      	mov	r0, r4
 800fafc:	f000 f81c 	bl	800fb38 <__sfp>
 800fb00:	60a0      	str	r0, [r4, #8]
 800fb02:	4620      	mov	r0, r4
 800fb04:	f000 f818 	bl	800fb38 <__sfp>
 800fb08:	2200      	movs	r2, #0
 800fb0a:	60e0      	str	r0, [r4, #12]
 800fb0c:	2104      	movs	r1, #4
 800fb0e:	6860      	ldr	r0, [r4, #4]
 800fb10:	f7ff ff82 	bl	800fa18 <std>
 800fb14:	68a0      	ldr	r0, [r4, #8]
 800fb16:	2201      	movs	r2, #1
 800fb18:	2109      	movs	r1, #9
 800fb1a:	f7ff ff7d 	bl	800fa18 <std>
 800fb1e:	68e0      	ldr	r0, [r4, #12]
 800fb20:	2202      	movs	r2, #2
 800fb22:	2112      	movs	r1, #18
 800fb24:	f7ff ff78 	bl	800fa18 <std>
 800fb28:	2301      	movs	r3, #1
 800fb2a:	61a3      	str	r3, [r4, #24]
 800fb2c:	e7d2      	b.n	800fad4 <__sinit+0xc>
 800fb2e:	bf00      	nop
 800fb30:	080105b4 	.word	0x080105b4
 800fb34:	0800fa61 	.word	0x0800fa61

0800fb38 <__sfp>:
 800fb38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fb3a:	4607      	mov	r7, r0
 800fb3c:	f7ff ffac 	bl	800fa98 <__sfp_lock_acquire>
 800fb40:	4b1e      	ldr	r3, [pc, #120]	; (800fbbc <__sfp+0x84>)
 800fb42:	681e      	ldr	r6, [r3, #0]
 800fb44:	69b3      	ldr	r3, [r6, #24]
 800fb46:	b913      	cbnz	r3, 800fb4e <__sfp+0x16>
 800fb48:	4630      	mov	r0, r6
 800fb4a:	f7ff ffbd 	bl	800fac8 <__sinit>
 800fb4e:	3648      	adds	r6, #72	; 0x48
 800fb50:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800fb54:	3b01      	subs	r3, #1
 800fb56:	d503      	bpl.n	800fb60 <__sfp+0x28>
 800fb58:	6833      	ldr	r3, [r6, #0]
 800fb5a:	b30b      	cbz	r3, 800fba0 <__sfp+0x68>
 800fb5c:	6836      	ldr	r6, [r6, #0]
 800fb5e:	e7f7      	b.n	800fb50 <__sfp+0x18>
 800fb60:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800fb64:	b9d5      	cbnz	r5, 800fb9c <__sfp+0x64>
 800fb66:	4b16      	ldr	r3, [pc, #88]	; (800fbc0 <__sfp+0x88>)
 800fb68:	60e3      	str	r3, [r4, #12]
 800fb6a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800fb6e:	6665      	str	r5, [r4, #100]	; 0x64
 800fb70:	f000 f847 	bl	800fc02 <__retarget_lock_init_recursive>
 800fb74:	f7ff ff96 	bl	800faa4 <__sfp_lock_release>
 800fb78:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800fb7c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800fb80:	6025      	str	r5, [r4, #0]
 800fb82:	61a5      	str	r5, [r4, #24]
 800fb84:	2208      	movs	r2, #8
 800fb86:	4629      	mov	r1, r5
 800fb88:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800fb8c:	f7ff fdb4 	bl	800f6f8 <memset>
 800fb90:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800fb94:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800fb98:	4620      	mov	r0, r4
 800fb9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fb9c:	3468      	adds	r4, #104	; 0x68
 800fb9e:	e7d9      	b.n	800fb54 <__sfp+0x1c>
 800fba0:	2104      	movs	r1, #4
 800fba2:	4638      	mov	r0, r7
 800fba4:	f7ff ff62 	bl	800fa6c <__sfmoreglue>
 800fba8:	4604      	mov	r4, r0
 800fbaa:	6030      	str	r0, [r6, #0]
 800fbac:	2800      	cmp	r0, #0
 800fbae:	d1d5      	bne.n	800fb5c <__sfp+0x24>
 800fbb0:	f7ff ff78 	bl	800faa4 <__sfp_lock_release>
 800fbb4:	230c      	movs	r3, #12
 800fbb6:	603b      	str	r3, [r7, #0]
 800fbb8:	e7ee      	b.n	800fb98 <__sfp+0x60>
 800fbba:	bf00      	nop
 800fbbc:	080105b4 	.word	0x080105b4
 800fbc0:	ffff0001 	.word	0xffff0001

0800fbc4 <_fwalk_reent>:
 800fbc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fbc8:	4606      	mov	r6, r0
 800fbca:	4688      	mov	r8, r1
 800fbcc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800fbd0:	2700      	movs	r7, #0
 800fbd2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800fbd6:	f1b9 0901 	subs.w	r9, r9, #1
 800fbda:	d505      	bpl.n	800fbe8 <_fwalk_reent+0x24>
 800fbdc:	6824      	ldr	r4, [r4, #0]
 800fbde:	2c00      	cmp	r4, #0
 800fbe0:	d1f7      	bne.n	800fbd2 <_fwalk_reent+0xe>
 800fbe2:	4638      	mov	r0, r7
 800fbe4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fbe8:	89ab      	ldrh	r3, [r5, #12]
 800fbea:	2b01      	cmp	r3, #1
 800fbec:	d907      	bls.n	800fbfe <_fwalk_reent+0x3a>
 800fbee:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800fbf2:	3301      	adds	r3, #1
 800fbf4:	d003      	beq.n	800fbfe <_fwalk_reent+0x3a>
 800fbf6:	4629      	mov	r1, r5
 800fbf8:	4630      	mov	r0, r6
 800fbfa:	47c0      	blx	r8
 800fbfc:	4307      	orrs	r7, r0
 800fbfe:	3568      	adds	r5, #104	; 0x68
 800fc00:	e7e9      	b.n	800fbd6 <_fwalk_reent+0x12>

0800fc02 <__retarget_lock_init_recursive>:
 800fc02:	4770      	bx	lr

0800fc04 <__retarget_lock_acquire_recursive>:
 800fc04:	4770      	bx	lr

0800fc06 <__retarget_lock_release_recursive>:
 800fc06:	4770      	bx	lr

0800fc08 <__swhatbuf_r>:
 800fc08:	b570      	push	{r4, r5, r6, lr}
 800fc0a:	460e      	mov	r6, r1
 800fc0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fc10:	2900      	cmp	r1, #0
 800fc12:	b096      	sub	sp, #88	; 0x58
 800fc14:	4614      	mov	r4, r2
 800fc16:	461d      	mov	r5, r3
 800fc18:	da08      	bge.n	800fc2c <__swhatbuf_r+0x24>
 800fc1a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800fc1e:	2200      	movs	r2, #0
 800fc20:	602a      	str	r2, [r5, #0]
 800fc22:	061a      	lsls	r2, r3, #24
 800fc24:	d410      	bmi.n	800fc48 <__swhatbuf_r+0x40>
 800fc26:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800fc2a:	e00e      	b.n	800fc4a <__swhatbuf_r+0x42>
 800fc2c:	466a      	mov	r2, sp
 800fc2e:	f000 f96f 	bl	800ff10 <_fstat_r>
 800fc32:	2800      	cmp	r0, #0
 800fc34:	dbf1      	blt.n	800fc1a <__swhatbuf_r+0x12>
 800fc36:	9a01      	ldr	r2, [sp, #4]
 800fc38:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800fc3c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800fc40:	425a      	negs	r2, r3
 800fc42:	415a      	adcs	r2, r3
 800fc44:	602a      	str	r2, [r5, #0]
 800fc46:	e7ee      	b.n	800fc26 <__swhatbuf_r+0x1e>
 800fc48:	2340      	movs	r3, #64	; 0x40
 800fc4a:	2000      	movs	r0, #0
 800fc4c:	6023      	str	r3, [r4, #0]
 800fc4e:	b016      	add	sp, #88	; 0x58
 800fc50:	bd70      	pop	{r4, r5, r6, pc}
	...

0800fc54 <malloc>:
 800fc54:	4b02      	ldr	r3, [pc, #8]	; (800fc60 <malloc+0xc>)
 800fc56:	4601      	mov	r1, r0
 800fc58:	6818      	ldr	r0, [r3, #0]
 800fc5a:	f000 b86f 	b.w	800fd3c <_malloc_r>
 800fc5e:	bf00      	nop
 800fc60:	24000294 	.word	0x24000294

0800fc64 <_free_r>:
 800fc64:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800fc66:	2900      	cmp	r1, #0
 800fc68:	d044      	beq.n	800fcf4 <_free_r+0x90>
 800fc6a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fc6e:	9001      	str	r0, [sp, #4]
 800fc70:	2b00      	cmp	r3, #0
 800fc72:	f1a1 0404 	sub.w	r4, r1, #4
 800fc76:	bfb8      	it	lt
 800fc78:	18e4      	addlt	r4, r4, r3
 800fc7a:	f000 f96d 	bl	800ff58 <__malloc_lock>
 800fc7e:	4a1e      	ldr	r2, [pc, #120]	; (800fcf8 <_free_r+0x94>)
 800fc80:	9801      	ldr	r0, [sp, #4]
 800fc82:	6813      	ldr	r3, [r2, #0]
 800fc84:	b933      	cbnz	r3, 800fc94 <_free_r+0x30>
 800fc86:	6063      	str	r3, [r4, #4]
 800fc88:	6014      	str	r4, [r2, #0]
 800fc8a:	b003      	add	sp, #12
 800fc8c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800fc90:	f000 b968 	b.w	800ff64 <__malloc_unlock>
 800fc94:	42a3      	cmp	r3, r4
 800fc96:	d908      	bls.n	800fcaa <_free_r+0x46>
 800fc98:	6825      	ldr	r5, [r4, #0]
 800fc9a:	1961      	adds	r1, r4, r5
 800fc9c:	428b      	cmp	r3, r1
 800fc9e:	bf01      	itttt	eq
 800fca0:	6819      	ldreq	r1, [r3, #0]
 800fca2:	685b      	ldreq	r3, [r3, #4]
 800fca4:	1949      	addeq	r1, r1, r5
 800fca6:	6021      	streq	r1, [r4, #0]
 800fca8:	e7ed      	b.n	800fc86 <_free_r+0x22>
 800fcaa:	461a      	mov	r2, r3
 800fcac:	685b      	ldr	r3, [r3, #4]
 800fcae:	b10b      	cbz	r3, 800fcb4 <_free_r+0x50>
 800fcb0:	42a3      	cmp	r3, r4
 800fcb2:	d9fa      	bls.n	800fcaa <_free_r+0x46>
 800fcb4:	6811      	ldr	r1, [r2, #0]
 800fcb6:	1855      	adds	r5, r2, r1
 800fcb8:	42a5      	cmp	r5, r4
 800fcba:	d10b      	bne.n	800fcd4 <_free_r+0x70>
 800fcbc:	6824      	ldr	r4, [r4, #0]
 800fcbe:	4421      	add	r1, r4
 800fcc0:	1854      	adds	r4, r2, r1
 800fcc2:	42a3      	cmp	r3, r4
 800fcc4:	6011      	str	r1, [r2, #0]
 800fcc6:	d1e0      	bne.n	800fc8a <_free_r+0x26>
 800fcc8:	681c      	ldr	r4, [r3, #0]
 800fcca:	685b      	ldr	r3, [r3, #4]
 800fccc:	6053      	str	r3, [r2, #4]
 800fcce:	4421      	add	r1, r4
 800fcd0:	6011      	str	r1, [r2, #0]
 800fcd2:	e7da      	b.n	800fc8a <_free_r+0x26>
 800fcd4:	d902      	bls.n	800fcdc <_free_r+0x78>
 800fcd6:	230c      	movs	r3, #12
 800fcd8:	6003      	str	r3, [r0, #0]
 800fcda:	e7d6      	b.n	800fc8a <_free_r+0x26>
 800fcdc:	6825      	ldr	r5, [r4, #0]
 800fcde:	1961      	adds	r1, r4, r5
 800fce0:	428b      	cmp	r3, r1
 800fce2:	bf04      	itt	eq
 800fce4:	6819      	ldreq	r1, [r3, #0]
 800fce6:	685b      	ldreq	r3, [r3, #4]
 800fce8:	6063      	str	r3, [r4, #4]
 800fcea:	bf04      	itt	eq
 800fcec:	1949      	addeq	r1, r1, r5
 800fcee:	6021      	streq	r1, [r4, #0]
 800fcf0:	6054      	str	r4, [r2, #4]
 800fcf2:	e7ca      	b.n	800fc8a <_free_r+0x26>
 800fcf4:	b003      	add	sp, #12
 800fcf6:	bd30      	pop	{r4, r5, pc}
 800fcf8:	240010b4 	.word	0x240010b4

0800fcfc <sbrk_aligned>:
 800fcfc:	b570      	push	{r4, r5, r6, lr}
 800fcfe:	4e0e      	ldr	r6, [pc, #56]	; (800fd38 <sbrk_aligned+0x3c>)
 800fd00:	460c      	mov	r4, r1
 800fd02:	6831      	ldr	r1, [r6, #0]
 800fd04:	4605      	mov	r5, r0
 800fd06:	b911      	cbnz	r1, 800fd0e <sbrk_aligned+0x12>
 800fd08:	f000 f88c 	bl	800fe24 <_sbrk_r>
 800fd0c:	6030      	str	r0, [r6, #0]
 800fd0e:	4621      	mov	r1, r4
 800fd10:	4628      	mov	r0, r5
 800fd12:	f000 f887 	bl	800fe24 <_sbrk_r>
 800fd16:	1c43      	adds	r3, r0, #1
 800fd18:	d00a      	beq.n	800fd30 <sbrk_aligned+0x34>
 800fd1a:	1cc4      	adds	r4, r0, #3
 800fd1c:	f024 0403 	bic.w	r4, r4, #3
 800fd20:	42a0      	cmp	r0, r4
 800fd22:	d007      	beq.n	800fd34 <sbrk_aligned+0x38>
 800fd24:	1a21      	subs	r1, r4, r0
 800fd26:	4628      	mov	r0, r5
 800fd28:	f000 f87c 	bl	800fe24 <_sbrk_r>
 800fd2c:	3001      	adds	r0, #1
 800fd2e:	d101      	bne.n	800fd34 <sbrk_aligned+0x38>
 800fd30:	f04f 34ff 	mov.w	r4, #4294967295
 800fd34:	4620      	mov	r0, r4
 800fd36:	bd70      	pop	{r4, r5, r6, pc}
 800fd38:	240010b8 	.word	0x240010b8

0800fd3c <_malloc_r>:
 800fd3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fd40:	1ccd      	adds	r5, r1, #3
 800fd42:	f025 0503 	bic.w	r5, r5, #3
 800fd46:	3508      	adds	r5, #8
 800fd48:	2d0c      	cmp	r5, #12
 800fd4a:	bf38      	it	cc
 800fd4c:	250c      	movcc	r5, #12
 800fd4e:	2d00      	cmp	r5, #0
 800fd50:	4607      	mov	r7, r0
 800fd52:	db01      	blt.n	800fd58 <_malloc_r+0x1c>
 800fd54:	42a9      	cmp	r1, r5
 800fd56:	d905      	bls.n	800fd64 <_malloc_r+0x28>
 800fd58:	230c      	movs	r3, #12
 800fd5a:	603b      	str	r3, [r7, #0]
 800fd5c:	2600      	movs	r6, #0
 800fd5e:	4630      	mov	r0, r6
 800fd60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fd64:	4e2e      	ldr	r6, [pc, #184]	; (800fe20 <_malloc_r+0xe4>)
 800fd66:	f000 f8f7 	bl	800ff58 <__malloc_lock>
 800fd6a:	6833      	ldr	r3, [r6, #0]
 800fd6c:	461c      	mov	r4, r3
 800fd6e:	bb34      	cbnz	r4, 800fdbe <_malloc_r+0x82>
 800fd70:	4629      	mov	r1, r5
 800fd72:	4638      	mov	r0, r7
 800fd74:	f7ff ffc2 	bl	800fcfc <sbrk_aligned>
 800fd78:	1c43      	adds	r3, r0, #1
 800fd7a:	4604      	mov	r4, r0
 800fd7c:	d14d      	bne.n	800fe1a <_malloc_r+0xde>
 800fd7e:	6834      	ldr	r4, [r6, #0]
 800fd80:	4626      	mov	r6, r4
 800fd82:	2e00      	cmp	r6, #0
 800fd84:	d140      	bne.n	800fe08 <_malloc_r+0xcc>
 800fd86:	6823      	ldr	r3, [r4, #0]
 800fd88:	4631      	mov	r1, r6
 800fd8a:	4638      	mov	r0, r7
 800fd8c:	eb04 0803 	add.w	r8, r4, r3
 800fd90:	f000 f848 	bl	800fe24 <_sbrk_r>
 800fd94:	4580      	cmp	r8, r0
 800fd96:	d13a      	bne.n	800fe0e <_malloc_r+0xd2>
 800fd98:	6821      	ldr	r1, [r4, #0]
 800fd9a:	3503      	adds	r5, #3
 800fd9c:	1a6d      	subs	r5, r5, r1
 800fd9e:	f025 0503 	bic.w	r5, r5, #3
 800fda2:	3508      	adds	r5, #8
 800fda4:	2d0c      	cmp	r5, #12
 800fda6:	bf38      	it	cc
 800fda8:	250c      	movcc	r5, #12
 800fdaa:	4629      	mov	r1, r5
 800fdac:	4638      	mov	r0, r7
 800fdae:	f7ff ffa5 	bl	800fcfc <sbrk_aligned>
 800fdb2:	3001      	adds	r0, #1
 800fdb4:	d02b      	beq.n	800fe0e <_malloc_r+0xd2>
 800fdb6:	6823      	ldr	r3, [r4, #0]
 800fdb8:	442b      	add	r3, r5
 800fdba:	6023      	str	r3, [r4, #0]
 800fdbc:	e00e      	b.n	800fddc <_malloc_r+0xa0>
 800fdbe:	6822      	ldr	r2, [r4, #0]
 800fdc0:	1b52      	subs	r2, r2, r5
 800fdc2:	d41e      	bmi.n	800fe02 <_malloc_r+0xc6>
 800fdc4:	2a0b      	cmp	r2, #11
 800fdc6:	d916      	bls.n	800fdf6 <_malloc_r+0xba>
 800fdc8:	1961      	adds	r1, r4, r5
 800fdca:	42a3      	cmp	r3, r4
 800fdcc:	6025      	str	r5, [r4, #0]
 800fdce:	bf18      	it	ne
 800fdd0:	6059      	strne	r1, [r3, #4]
 800fdd2:	6863      	ldr	r3, [r4, #4]
 800fdd4:	bf08      	it	eq
 800fdd6:	6031      	streq	r1, [r6, #0]
 800fdd8:	5162      	str	r2, [r4, r5]
 800fdda:	604b      	str	r3, [r1, #4]
 800fddc:	4638      	mov	r0, r7
 800fdde:	f104 060b 	add.w	r6, r4, #11
 800fde2:	f000 f8bf 	bl	800ff64 <__malloc_unlock>
 800fde6:	f026 0607 	bic.w	r6, r6, #7
 800fdea:	1d23      	adds	r3, r4, #4
 800fdec:	1af2      	subs	r2, r6, r3
 800fdee:	d0b6      	beq.n	800fd5e <_malloc_r+0x22>
 800fdf0:	1b9b      	subs	r3, r3, r6
 800fdf2:	50a3      	str	r3, [r4, r2]
 800fdf4:	e7b3      	b.n	800fd5e <_malloc_r+0x22>
 800fdf6:	6862      	ldr	r2, [r4, #4]
 800fdf8:	42a3      	cmp	r3, r4
 800fdfa:	bf0c      	ite	eq
 800fdfc:	6032      	streq	r2, [r6, #0]
 800fdfe:	605a      	strne	r2, [r3, #4]
 800fe00:	e7ec      	b.n	800fddc <_malloc_r+0xa0>
 800fe02:	4623      	mov	r3, r4
 800fe04:	6864      	ldr	r4, [r4, #4]
 800fe06:	e7b2      	b.n	800fd6e <_malloc_r+0x32>
 800fe08:	4634      	mov	r4, r6
 800fe0a:	6876      	ldr	r6, [r6, #4]
 800fe0c:	e7b9      	b.n	800fd82 <_malloc_r+0x46>
 800fe0e:	230c      	movs	r3, #12
 800fe10:	603b      	str	r3, [r7, #0]
 800fe12:	4638      	mov	r0, r7
 800fe14:	f000 f8a6 	bl	800ff64 <__malloc_unlock>
 800fe18:	e7a1      	b.n	800fd5e <_malloc_r+0x22>
 800fe1a:	6025      	str	r5, [r4, #0]
 800fe1c:	e7de      	b.n	800fddc <_malloc_r+0xa0>
 800fe1e:	bf00      	nop
 800fe20:	240010b4 	.word	0x240010b4

0800fe24 <_sbrk_r>:
 800fe24:	b538      	push	{r3, r4, r5, lr}
 800fe26:	4d06      	ldr	r5, [pc, #24]	; (800fe40 <_sbrk_r+0x1c>)
 800fe28:	2300      	movs	r3, #0
 800fe2a:	4604      	mov	r4, r0
 800fe2c:	4608      	mov	r0, r1
 800fe2e:	602b      	str	r3, [r5, #0]
 800fe30:	f7f4 f94a 	bl	80040c8 <_sbrk>
 800fe34:	1c43      	adds	r3, r0, #1
 800fe36:	d102      	bne.n	800fe3e <_sbrk_r+0x1a>
 800fe38:	682b      	ldr	r3, [r5, #0]
 800fe3a:	b103      	cbz	r3, 800fe3e <_sbrk_r+0x1a>
 800fe3c:	6023      	str	r3, [r4, #0]
 800fe3e:	bd38      	pop	{r3, r4, r5, pc}
 800fe40:	240010bc 	.word	0x240010bc

0800fe44 <__sread>:
 800fe44:	b510      	push	{r4, lr}
 800fe46:	460c      	mov	r4, r1
 800fe48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fe4c:	f000 f890 	bl	800ff70 <_read_r>
 800fe50:	2800      	cmp	r0, #0
 800fe52:	bfab      	itete	ge
 800fe54:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800fe56:	89a3      	ldrhlt	r3, [r4, #12]
 800fe58:	181b      	addge	r3, r3, r0
 800fe5a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800fe5e:	bfac      	ite	ge
 800fe60:	6563      	strge	r3, [r4, #84]	; 0x54
 800fe62:	81a3      	strhlt	r3, [r4, #12]
 800fe64:	bd10      	pop	{r4, pc}

0800fe66 <__swrite>:
 800fe66:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fe6a:	461f      	mov	r7, r3
 800fe6c:	898b      	ldrh	r3, [r1, #12]
 800fe6e:	05db      	lsls	r3, r3, #23
 800fe70:	4605      	mov	r5, r0
 800fe72:	460c      	mov	r4, r1
 800fe74:	4616      	mov	r6, r2
 800fe76:	d505      	bpl.n	800fe84 <__swrite+0x1e>
 800fe78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fe7c:	2302      	movs	r3, #2
 800fe7e:	2200      	movs	r2, #0
 800fe80:	f000 f858 	bl	800ff34 <_lseek_r>
 800fe84:	89a3      	ldrh	r3, [r4, #12]
 800fe86:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fe8a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800fe8e:	81a3      	strh	r3, [r4, #12]
 800fe90:	4632      	mov	r2, r6
 800fe92:	463b      	mov	r3, r7
 800fe94:	4628      	mov	r0, r5
 800fe96:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fe9a:	f000 b817 	b.w	800fecc <_write_r>

0800fe9e <__sseek>:
 800fe9e:	b510      	push	{r4, lr}
 800fea0:	460c      	mov	r4, r1
 800fea2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fea6:	f000 f845 	bl	800ff34 <_lseek_r>
 800feaa:	1c43      	adds	r3, r0, #1
 800feac:	89a3      	ldrh	r3, [r4, #12]
 800feae:	bf15      	itete	ne
 800feb0:	6560      	strne	r0, [r4, #84]	; 0x54
 800feb2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800feb6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800feba:	81a3      	strheq	r3, [r4, #12]
 800febc:	bf18      	it	ne
 800febe:	81a3      	strhne	r3, [r4, #12]
 800fec0:	bd10      	pop	{r4, pc}

0800fec2 <__sclose>:
 800fec2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fec6:	f000 b813 	b.w	800fef0 <_close_r>
	...

0800fecc <_write_r>:
 800fecc:	b538      	push	{r3, r4, r5, lr}
 800fece:	4d07      	ldr	r5, [pc, #28]	; (800feec <_write_r+0x20>)
 800fed0:	4604      	mov	r4, r0
 800fed2:	4608      	mov	r0, r1
 800fed4:	4611      	mov	r1, r2
 800fed6:	2200      	movs	r2, #0
 800fed8:	602a      	str	r2, [r5, #0]
 800feda:	461a      	mov	r2, r3
 800fedc:	f7f3 f958 	bl	8003190 <_write>
 800fee0:	1c43      	adds	r3, r0, #1
 800fee2:	d102      	bne.n	800feea <_write_r+0x1e>
 800fee4:	682b      	ldr	r3, [r5, #0]
 800fee6:	b103      	cbz	r3, 800feea <_write_r+0x1e>
 800fee8:	6023      	str	r3, [r4, #0]
 800feea:	bd38      	pop	{r3, r4, r5, pc}
 800feec:	240010bc 	.word	0x240010bc

0800fef0 <_close_r>:
 800fef0:	b538      	push	{r3, r4, r5, lr}
 800fef2:	4d06      	ldr	r5, [pc, #24]	; (800ff0c <_close_r+0x1c>)
 800fef4:	2300      	movs	r3, #0
 800fef6:	4604      	mov	r4, r0
 800fef8:	4608      	mov	r0, r1
 800fefa:	602b      	str	r3, [r5, #0]
 800fefc:	f7f3 f974 	bl	80031e8 <_close>
 800ff00:	1c43      	adds	r3, r0, #1
 800ff02:	d102      	bne.n	800ff0a <_close_r+0x1a>
 800ff04:	682b      	ldr	r3, [r5, #0]
 800ff06:	b103      	cbz	r3, 800ff0a <_close_r+0x1a>
 800ff08:	6023      	str	r3, [r4, #0]
 800ff0a:	bd38      	pop	{r3, r4, r5, pc}
 800ff0c:	240010bc 	.word	0x240010bc

0800ff10 <_fstat_r>:
 800ff10:	b538      	push	{r3, r4, r5, lr}
 800ff12:	4d07      	ldr	r5, [pc, #28]	; (800ff30 <_fstat_r+0x20>)
 800ff14:	2300      	movs	r3, #0
 800ff16:	4604      	mov	r4, r0
 800ff18:	4608      	mov	r0, r1
 800ff1a:	4611      	mov	r1, r2
 800ff1c:	602b      	str	r3, [r5, #0]
 800ff1e:	f7f3 f9a3 	bl	8003268 <_fstat>
 800ff22:	1c43      	adds	r3, r0, #1
 800ff24:	d102      	bne.n	800ff2c <_fstat_r+0x1c>
 800ff26:	682b      	ldr	r3, [r5, #0]
 800ff28:	b103      	cbz	r3, 800ff2c <_fstat_r+0x1c>
 800ff2a:	6023      	str	r3, [r4, #0]
 800ff2c:	bd38      	pop	{r3, r4, r5, pc}
 800ff2e:	bf00      	nop
 800ff30:	240010bc 	.word	0x240010bc

0800ff34 <_lseek_r>:
 800ff34:	b538      	push	{r3, r4, r5, lr}
 800ff36:	4d07      	ldr	r5, [pc, #28]	; (800ff54 <_lseek_r+0x20>)
 800ff38:	4604      	mov	r4, r0
 800ff3a:	4608      	mov	r0, r1
 800ff3c:	4611      	mov	r1, r2
 800ff3e:	2200      	movs	r2, #0
 800ff40:	602a      	str	r2, [r5, #0]
 800ff42:	461a      	mov	r2, r3
 800ff44:	f7f4 f8b2 	bl	80040ac <_lseek>
 800ff48:	1c43      	adds	r3, r0, #1
 800ff4a:	d102      	bne.n	800ff52 <_lseek_r+0x1e>
 800ff4c:	682b      	ldr	r3, [r5, #0]
 800ff4e:	b103      	cbz	r3, 800ff52 <_lseek_r+0x1e>
 800ff50:	6023      	str	r3, [r4, #0]
 800ff52:	bd38      	pop	{r3, r4, r5, pc}
 800ff54:	240010bc 	.word	0x240010bc

0800ff58 <__malloc_lock>:
 800ff58:	4801      	ldr	r0, [pc, #4]	; (800ff60 <__malloc_lock+0x8>)
 800ff5a:	f7ff be53 	b.w	800fc04 <__retarget_lock_acquire_recursive>
 800ff5e:	bf00      	nop
 800ff60:	240010b0 	.word	0x240010b0

0800ff64 <__malloc_unlock>:
 800ff64:	4801      	ldr	r0, [pc, #4]	; (800ff6c <__malloc_unlock+0x8>)
 800ff66:	f7ff be4e 	b.w	800fc06 <__retarget_lock_release_recursive>
 800ff6a:	bf00      	nop
 800ff6c:	240010b0 	.word	0x240010b0

0800ff70 <_read_r>:
 800ff70:	b538      	push	{r3, r4, r5, lr}
 800ff72:	4d07      	ldr	r5, [pc, #28]	; (800ff90 <_read_r+0x20>)
 800ff74:	4604      	mov	r4, r0
 800ff76:	4608      	mov	r0, r1
 800ff78:	4611      	mov	r1, r2
 800ff7a:	2200      	movs	r2, #0
 800ff7c:	602a      	str	r2, [r5, #0]
 800ff7e:	461a      	mov	r2, r3
 800ff80:	f7f3 f94a 	bl	8003218 <_read>
 800ff84:	1c43      	adds	r3, r0, #1
 800ff86:	d102      	bne.n	800ff8e <_read_r+0x1e>
 800ff88:	682b      	ldr	r3, [r5, #0]
 800ff8a:	b103      	cbz	r3, 800ff8e <_read_r+0x1e>
 800ff8c:	6023      	str	r3, [r4, #0]
 800ff8e:	bd38      	pop	{r3, r4, r5, pc}
 800ff90:	240010bc 	.word	0x240010bc

0800ff94 <_init>:
 800ff94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ff96:	bf00      	nop
 800ff98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ff9a:	bc08      	pop	{r3}
 800ff9c:	469e      	mov	lr, r3
 800ff9e:	4770      	bx	lr

0800ffa0 <_fini>:
 800ffa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ffa2:	bf00      	nop
 800ffa4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ffa6:	bc08      	pop	{r3}
 800ffa8:	469e      	mov	lr, r3
 800ffaa:	4770      	bx	lr
