# Chisel3 Projects

This repository uses the [Chisel3 Project Template](https://github.com/freechipsproject/chisel-template/tree/014630fbcf5a8caf082a9c0fd699d7486f4d2429) commit `014630f` and is a testbed for learning [chisel](https://chisel.eecs.berkeley.edu/).

Chisel descriptions are located under `src/main/scala/*`. Output verilog files are generated under `output/*`.

## License

Licensed under a modified BSD license.  
Please see [here](https://github.com/freechipsproject/chisel3/blob/30fd36855210409cd63dd06f5f8b67f95f679c70/src/LICENSE.txt) for more details