--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
CNC2_FC_V2.twx CNC2_FC_V2.ncd -o CNC2_FC_V2.twr CNC2_FC_V2.pcf -ucf
CNC2_FC_V2.ucf

Design file:              CNC2_FC_V2.ncd
Physical constraint file: CNC2_FC_V2.pcf
Device,package,speed:     xc6slx25,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 321133321 paths analyzed, 23701 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  24.946ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (SLICE_X2Y69.CE), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.945ns (Levels of Logic = 5)
  Clock Path Skew:      1.882ns (1.415 - -0.467)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y53.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X45Y38.A6      net (fanout=19)       1.618   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X45Y38.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LatchPulsePeriod_15
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X36Y45.B6      net (fanout=10)       1.584   AddressDecoderCS0n
    SLICE_X36Y45.B       Tilo                  0.205   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Mmux_XY2_Select1
    SLICE_X37Y56.B6      net (fanout=26)       0.963   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Select
    SLICE_X37Y56.B       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<1>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/Mmux_m_DDACmdLoad2
    SLICE_X43Y66.A6      net (fanout=5)        1.392   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/m_DDACmdLoad<1>
    SLICE_X43Y66.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X43Y66.B5      net (fanout=7)        0.752   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X43Y66.BMUX    Tilo                  0.313   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl
    SLICE_X2Y69.CE       net (fanout=6)        5.629   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl
    SLICE_X2Y69.CLK      Tceck                 0.304   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMD_O
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     13.945ns (2.007ns logic, 11.938ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_0 (FF)
  Destination:          CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (RAM)
  Requirement:          25.000ns
  Data Path Delay:      12.446ns (Levels of Logic = 4)
  Clock Path Skew:      0.151ns (0.611 - 0.460)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_0 to CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y39.AQ      Tcko                  0.408   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<3>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_0
    SLICE_X37Y40.A6      net (fanout=4)        0.836   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<0>
    SLICE_X37Y40.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall11
    SLICE_X37Y40.B5      net (fanout=21)       0.381   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall1
    SLICE_X37Y40.B       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_rise<7>1
    SLICE_X43Y66.A3      net (fanout=86)       3.046   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_CLK_rise
    SLICE_X43Y66.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X43Y66.B5      net (fanout=7)        0.752   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X43Y66.BMUX    Tilo                  0.313   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl
    SLICE_X2Y69.CE       net (fanout=6)        5.629   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl
    SLICE_X2Y69.CLK      Tceck                 0.304   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMD_O
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     12.446ns (1.802ns logic, 10.644ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.945ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FsClockCounter_5 (FF)
  Destination:          CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (RAM)
  Requirement:          25.000ns
  Data Path Delay:      12.180ns (Levels of Logic = 4)
  Clock Path Skew:      0.160ns (0.611 - 0.451)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FsClockCounter_5 to CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y39.BQ      Tcko                  0.447   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FsClockCounter<7>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FsClockCounter_5
    SLICE_X35Y39.B3      net (fanout=2)        0.581   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FsClockCounter<5>
    SLICE_X35Y39.BMUX    Tilo                  0.313   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/_n0073_inv
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/GND_357_o_GND_357_o_equal_6_o<7>_SW0
    SLICE_X35Y39.A3      net (fanout=2)        0.299   N1333
    SLICE_X35Y39.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/_n0073_inv
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/GND_357_o_GND_357_o_equal_6_o<7>
    SLICE_X43Y66.A2      net (fanout=19)       3.024   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/GND_357_o_GND_357_o_equal_6_o
    SLICE_X43Y66.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X43Y66.B5      net (fanout=7)        0.752   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X43Y66.BMUX    Tilo                  0.313   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl
    SLICE_X2Y69.CE       net (fanout=6)        5.629   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl
    SLICE_X2Y69.CLK      Tceck                 0.304   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMD_O
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     12.180ns (1.895ns logic, 10.285ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMB (SLICE_X2Y69.CE), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMB (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.945ns (Levels of Logic = 5)
  Clock Path Skew:      1.882ns (1.415 - -0.467)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y53.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X45Y38.A6      net (fanout=19)       1.618   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X45Y38.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LatchPulsePeriod_15
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X36Y45.B6      net (fanout=10)       1.584   AddressDecoderCS0n
    SLICE_X36Y45.B       Tilo                  0.205   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Mmux_XY2_Select1
    SLICE_X37Y56.B6      net (fanout=26)       0.963   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Select
    SLICE_X37Y56.B       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<1>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/Mmux_m_DDACmdLoad2
    SLICE_X43Y66.A6      net (fanout=5)        1.392   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/m_DDACmdLoad<1>
    SLICE_X43Y66.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X43Y66.B5      net (fanout=7)        0.752   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X43Y66.BMUX    Tilo                  0.313   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl
    SLICE_X2Y69.CE       net (fanout=6)        5.629   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl
    SLICE_X2Y69.CLK      Tceck                 0.304   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMD_O
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     13.945ns (2.007ns logic, 11.938ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_0 (FF)
  Destination:          CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMB (RAM)
  Requirement:          25.000ns
  Data Path Delay:      12.446ns (Levels of Logic = 4)
  Clock Path Skew:      0.151ns (0.611 - 0.460)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_0 to CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y39.AQ      Tcko                  0.408   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<3>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_0
    SLICE_X37Y40.A6      net (fanout=4)        0.836   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<0>
    SLICE_X37Y40.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall11
    SLICE_X37Y40.B5      net (fanout=21)       0.381   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall1
    SLICE_X37Y40.B       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_rise<7>1
    SLICE_X43Y66.A3      net (fanout=86)       3.046   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_CLK_rise
    SLICE_X43Y66.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X43Y66.B5      net (fanout=7)        0.752   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X43Y66.BMUX    Tilo                  0.313   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl
    SLICE_X2Y69.CE       net (fanout=6)        5.629   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl
    SLICE_X2Y69.CLK      Tceck                 0.304   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMD_O
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     12.446ns (1.802ns logic, 10.644ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.945ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FsClockCounter_5 (FF)
  Destination:          CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMB (RAM)
  Requirement:          25.000ns
  Data Path Delay:      12.180ns (Levels of Logic = 4)
  Clock Path Skew:      0.160ns (0.611 - 0.451)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FsClockCounter_5 to CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y39.BQ      Tcko                  0.447   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FsClockCounter<7>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FsClockCounter_5
    SLICE_X35Y39.B3      net (fanout=2)        0.581   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FsClockCounter<5>
    SLICE_X35Y39.BMUX    Tilo                  0.313   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/_n0073_inv
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/GND_357_o_GND_357_o_equal_6_o<7>_SW0
    SLICE_X35Y39.A3      net (fanout=2)        0.299   N1333
    SLICE_X35Y39.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/_n0073_inv
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/GND_357_o_GND_357_o_equal_6_o<7>
    SLICE_X43Y66.A2      net (fanout=19)       3.024   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/GND_357_o_GND_357_o_equal_6_o
    SLICE_X43Y66.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X43Y66.B5      net (fanout=7)        0.752   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X43Y66.BMUX    Tilo                  0.313   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl
    SLICE_X2Y69.CE       net (fanout=6)        5.629   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl
    SLICE_X2Y69.CLK      Tceck                 0.304   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMD_O
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     12.180ns (1.895ns logic, 10.285ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMC (SLICE_X2Y69.CE), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMC (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.945ns (Levels of Logic = 5)
  Clock Path Skew:      1.882ns (1.415 - -0.467)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y53.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X45Y38.A6      net (fanout=19)       1.618   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X45Y38.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LatchPulsePeriod_15
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X36Y45.B6      net (fanout=10)       1.584   AddressDecoderCS0n
    SLICE_X36Y45.B       Tilo                  0.205   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Mmux_XY2_Select1
    SLICE_X37Y56.B6      net (fanout=26)       0.963   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Select
    SLICE_X37Y56.B       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<1>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/Mmux_m_DDACmdLoad2
    SLICE_X43Y66.A6      net (fanout=5)        1.392   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/m_DDACmdLoad<1>
    SLICE_X43Y66.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X43Y66.B5      net (fanout=7)        0.752   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X43Y66.BMUX    Tilo                  0.313   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl
    SLICE_X2Y69.CE       net (fanout=6)        5.629   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl
    SLICE_X2Y69.CLK      Tceck                 0.304   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMD_O
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     13.945ns (2.007ns logic, 11.938ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_0 (FF)
  Destination:          CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMC (RAM)
  Requirement:          25.000ns
  Data Path Delay:      12.446ns (Levels of Logic = 4)
  Clock Path Skew:      0.151ns (0.611 - 0.460)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_0 to CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y39.AQ      Tcko                  0.408   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<3>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_0
    SLICE_X37Y40.A6      net (fanout=4)        0.836   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<0>
    SLICE_X37Y40.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall11
    SLICE_X37Y40.B5      net (fanout=21)       0.381   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall1
    SLICE_X37Y40.B       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_rise<7>1
    SLICE_X43Y66.A3      net (fanout=86)       3.046   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_CLK_rise
    SLICE_X43Y66.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X43Y66.B5      net (fanout=7)        0.752   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X43Y66.BMUX    Tilo                  0.313   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl
    SLICE_X2Y69.CE       net (fanout=6)        5.629   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl
    SLICE_X2Y69.CLK      Tceck                 0.304   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMD_O
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     12.446ns (1.802ns logic, 10.644ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.945ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FsClockCounter_5 (FF)
  Destination:          CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMC (RAM)
  Requirement:          25.000ns
  Data Path Delay:      12.180ns (Levels of Logic = 4)
  Clock Path Skew:      0.160ns (0.611 - 0.451)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FsClockCounter_5 to CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y39.BQ      Tcko                  0.447   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FsClockCounter<7>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FsClockCounter_5
    SLICE_X35Y39.B3      net (fanout=2)        0.581   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FsClockCounter<5>
    SLICE_X35Y39.BMUX    Tilo                  0.313   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/_n0073_inv
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/GND_357_o_GND_357_o_equal_6_o<7>_SW0
    SLICE_X35Y39.A3      net (fanout=2)        0.299   N1333
    SLICE_X35Y39.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/_n0073_inv
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/GND_357_o_GND_357_o_equal_6_o<7>
    SLICE_X43Y66.A2      net (fanout=19)       3.024   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/GND_357_o_GND_357_o_equal_6_o
    SLICE_X43Y66.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X43Y66.B5      net (fanout=7)        0.752   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X43Y66.BMUX    Tilo                  0.313   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl
    SLICE_X2Y69.CE       net (fanout=6)        5.629   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl
    SLICE_X2Y69.CLK      Tceck                 0.304   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMD_O
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     12.180ns (1.895ns logic, 10.285ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram7_RAMB (SLICE_X22Y31.BX), 8 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_1 (FF)
  Destination:          CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram7_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.891ns (Levels of Logic = 1)
  Clock Path Skew:      1.464ns (1.115 - -0.349)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_1 to CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram7_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y35.CQ      Tcko                  0.198   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<1>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_1
    SLICE_X35Y37.C2      net (fanout=1)        0.636   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<1>
    SLICE_X35Y37.C       Tilo                  0.156   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_DIA2<1>
                                                       CNC2_FC_V2/ibus_DataIn<1>LogicTrst1
    SLICE_X22Y31.BX      net (fanout=126)      1.012   CNC2_FC_V2/ibus_DataIn<1>
    SLICE_X22Y31.CLK     Tdh         (-Th)     0.111   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram7_RAMD_O
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram7_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      1.891ns (0.243ns logic, 1.648ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.734ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram7_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.535ns (Levels of Logic = 2)
  Clock Path Skew:      1.391ns (1.115 - -0.276)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram7_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y38.DQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X31Y38.A3      net (fanout=3)        0.759   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X31Y38.A       Tilo                  0.156   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_RD
                                                       SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_374_o1
    SLICE_X35Y37.C5      net (fanout=16)       0.363   SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_374_o
    SLICE_X35Y37.C       Tilo                  0.156   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_DIA2<1>
                                                       CNC2_FC_V2/ibus_DataIn<1>LogicTrst1
    SLICE_X22Y31.BX      net (fanout=126)      1.012   CNC2_FC_V2/ibus_DataIn<1>
    SLICE_X22Y31.CLK     Tdh         (-Th)     0.111   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram7_RAMD_O
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram7_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      2.535ns (0.401ns logic, 2.134ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.779ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_1 (FF)
  Destination:          CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram7_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.799ns (Levels of Logic = 1)
  Clock Path Skew:      0.020ns (0.163 - 0.143)
  Source Clock:         BUFG_CLK_40MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_1 to CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram7_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y39.CQ      Tcko                  0.200   CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut<1>
                                                       CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_1
    SLICE_X35Y37.C4      net (fanout=1)        0.542   CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut<1>
    SLICE_X35Y37.C       Tilo                  0.156   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_DIA2<1>
                                                       CNC2_FC_V2/ibus_DataIn<1>LogicTrst1
    SLICE_X22Y31.BX      net (fanout=126)      1.012   CNC2_FC_V2/ibus_DataIn<1>
    SLICE_X22Y31.CLK     Tdh         (-Th)     0.111   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram7_RAMD_O
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram7_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      1.799ns (0.245ns logic, 1.554ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_QswitchDelay_7 (SLICE_X49Y40.DX), 8 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_15 (FF)
  Destination:          CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_QswitchDelay_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.944ns (Levels of Logic = 1)
  Clock Path Skew:      1.513ns (1.156 - -0.357)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_15 to CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_QswitchDelay_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y32.AQ      Tcko                  0.198   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<15>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_15
    SLICE_X31Y37.C2      net (fanout=1)        0.482   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<15>
    SLICE_X31Y37.C       Tilo                  0.156   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_DIA2<15>
                                                       CNC2_FC_V2/ibus_DataIn<15>LogicTrst1
    SLICE_X49Y40.DX      net (fanout=118)      1.049   CNC2_FC_V2/ibus_DataIn<15>
    SLICE_X49Y40.CLK     Tckdi       (-Th)    -0.059   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_QswitchDelay<7>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_QswitchDelay_7
    -------------------------------------------------  ---------------------------
    Total                                      1.944ns (0.413ns logic, 1.531ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.176ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_QswitchDelay_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.018ns (Levels of Logic = 2)
  Clock Path Skew:      1.432ns (1.156 - -0.276)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_QswitchDelay_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y38.DQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X31Y38.A3      net (fanout=3)        0.759   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X31Y38.A       Tilo                  0.156   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_RD
                                                       SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_374_o1
    SLICE_X31Y37.C5      net (fanout=16)       0.639   SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_374_o
    SLICE_X31Y37.C       Tilo                  0.156   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_DIA2<15>
                                                       CNC2_FC_V2/ibus_DataIn<15>LogicTrst1
    SLICE_X49Y40.DX      net (fanout=118)      1.049   CNC2_FC_V2/ibus_DataIn<15>
    SLICE_X49Y40.CLK     Tckdi       (-Th)    -0.059   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_QswitchDelay<7>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_QswitchDelay_7
    -------------------------------------------------  ---------------------------
    Total                                      3.018ns (0.571ns logic, 2.447ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.211ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_15 (FF)
  Destination:          CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_QswitchDelay_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.250ns (Levels of Logic = 1)
  Clock Path Skew:      0.039ns (0.204 - 0.165)
  Source Clock:         BUFG_CLK_40MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_15 to CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_QswitchDelay_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y30.AQ      Tcko                  0.198   CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut<15>
                                                       CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_15
    SLICE_X31Y37.C1      net (fanout=1)        0.788   CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut<15>
    SLICE_X31Y37.C       Tilo                  0.156   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_DIA2<15>
                                                       CNC2_FC_V2/ibus_DataIn<15>LogicTrst1
    SLICE_X49Y40.DX      net (fanout=118)      1.049   CNC2_FC_V2/ibus_DataIn<15>
    SLICE_X49Y40.CLK     Tckdi       (-Th)    -0.059   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_QswitchDelay<7>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_QswitchDelay_7
    -------------------------------------------------  ---------------------------
    Total                                      2.250ns (0.413ns logic, 1.837ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram43/SP (SLICE_X34Y50.DX), 8 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_15 (FF)
  Destination:          CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram43/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.875ns (Levels of Logic = 1)
  Clock Path Skew:      1.441ns (1.084 - -0.357)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_15 to CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram43/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y32.AQ      Tcko                  0.198   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<15>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_15
    SLICE_X31Y37.C2      net (fanout=1)        0.482   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<15>
    SLICE_X31Y37.C       Tilo                  0.156   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_DIA2<15>
                                                       CNC2_FC_V2/ibus_DataIn<15>LogicTrst1
    SLICE_X34Y50.DX      net (fanout=118)      1.120   CNC2_FC_V2/ibus_DataIn<15>
    SLICE_X34Y50.CLK     Tdh         (-Th)     0.081   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N255
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram43/SP
    -------------------------------------------------  ---------------------------
    Total                                      1.875ns (0.273ns logic, 1.602ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.179ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram43/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.949ns (Levels of Logic = 2)
  Clock Path Skew:      1.360ns (1.084 - -0.276)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram43/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y38.DQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X31Y38.A3      net (fanout=3)        0.759   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X31Y38.A       Tilo                  0.156   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_RD
                                                       SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_374_o1
    SLICE_X31Y37.C5      net (fanout=16)       0.639   SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_374_o
    SLICE_X31Y37.C       Tilo                  0.156   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_DIA2<15>
                                                       CNC2_FC_V2/ibus_DataIn<15>LogicTrst1
    SLICE_X34Y50.DX      net (fanout=118)      1.120   CNC2_FC_V2/ibus_DataIn<15>
    SLICE_X34Y50.CLK     Tdh         (-Th)     0.081   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N255
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram43/SP
    -------------------------------------------------  ---------------------------
    Total                                      2.949ns (0.431ns logic, 2.518ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.212ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_15 (FF)
  Destination:          CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram43/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.181ns (Levels of Logic = 1)
  Clock Path Skew:      -0.031ns (0.160 - 0.191)
  Source Clock:         BUFG_CLK_40MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_15 to CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram43/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y30.AQ      Tcko                  0.198   CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut<15>
                                                       CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_15
    SLICE_X31Y37.C1      net (fanout=1)        0.788   CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut<15>
    SLICE_X31Y37.C       Tilo                  0.156   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_DIA2<15>
                                                       CNC2_FC_V2/ibus_DataIn<15>LogicTrst1
    SLICE_X34Y50.DX      net (fanout=118)      1.120   CNC2_FC_V2/ibus_DataIn<15>
    SLICE_X34Y50.CLK     Tdh         (-Th)     0.081   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N255
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram43/SP
    -------------------------------------------------  ---------------------------
    Total                                      2.181ns (0.273ns logic, 1.908ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.830ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_40MHz/CLK2X
  Logical resource: DCM_SP_inst_40MHz/CLK2X
  Location pin: DCM_X0Y2.CLK2X
  Clock network: CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 874319 paths analyzed, 20280 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.432ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData_7 (SLICE_X5Y42.SR), 36 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData_7 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.868ns (Levels of Logic = 2)
  Clock Path Skew:      -2.154ns (-0.150 - 2.004)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y35.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X3Y59.A3       net (fanout=1202)     6.065   startup_reset
    SLICE_X3Y59.A        Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/_n0591_inv
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_m_Protocol_Reset_n_AND_615_o1
    SLICE_X3Y58.A4       net (fanout=7)        0.463   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_m_Protocol_Reset_n_AND_615_o
    SLICE_X3Y58.A        Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_State_FSM_FFd2
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X5Y42.SR       net (fanout=12)       2.083   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X5Y42.CLK      Trck                  0.348   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData_7
    -------------------------------------------------  ---------------------------
    Total                                      9.868ns (1.257ns logic, 8.611ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_State_FSM_FFd3 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData_7 (FF)
  Requirement:          12.500ns
  Data Path Delay:      7.411ns (Levels of Logic = 2)
  Clock Path Skew:      0.136ns (0.619 - 0.483)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_State_FSM_FFd3 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y57.AQ      Tcko                  0.447   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_SW_Busy
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_State_FSM_FFd3
    SLICE_X3Y59.A2       net (fanout=189)      3.552   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_State_FSM_FFd3
    SLICE_X3Y59.A        Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/_n0591_inv
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_m_Protocol_Reset_n_AND_615_o1
    SLICE_X3Y58.A4       net (fanout=7)        0.463   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_m_Protocol_Reset_n_AND_615_o
    SLICE_X3Y58.A        Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_State_FSM_FFd2
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X5Y42.SR       net (fanout=12)       2.083   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X5Y42.CLK      Trck                  0.348   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData_7
    -------------------------------------------------  ---------------------------
    Total                                      7.411ns (1.313ns logic, 6.098ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_State_FSM_FFd4 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData_7 (FF)
  Requirement:          12.500ns
  Data Path Delay:      7.169ns (Levels of Logic = 2)
  Clock Path Skew:      0.130ns (0.619 - 0.489)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_State_FSM_FFd4 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y59.CQ      Tcko                  0.447   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_State_FSM_FFd4
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_State_FSM_FFd4
    SLICE_X3Y59.A1       net (fanout=47)       3.310   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_State_FSM_FFd4
    SLICE_X3Y59.A        Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/_n0591_inv
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_m_Protocol_Reset_n_AND_615_o1
    SLICE_X3Y58.A4       net (fanout=7)        0.463   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_m_Protocol_Reset_n_AND_615_o
    SLICE_X3Y58.A        Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_State_FSM_FFd2
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X5Y42.SR       net (fanout=12)       2.083   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X5Y42.CLK      Trck                  0.348   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData_7
    -------------------------------------------------  ---------------------------
    Total                                      7.169ns (1.313ns logic, 5.856ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData_6 (SLICE_X5Y42.SR), 36 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData_6 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.844ns (Levels of Logic = 2)
  Clock Path Skew:      -2.154ns (-0.150 - 2.004)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y35.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X3Y59.A3       net (fanout=1202)     6.065   startup_reset
    SLICE_X3Y59.A        Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/_n0591_inv
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_m_Protocol_Reset_n_AND_615_o1
    SLICE_X3Y58.A4       net (fanout=7)        0.463   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_m_Protocol_Reset_n_AND_615_o
    SLICE_X3Y58.A        Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_State_FSM_FFd2
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X5Y42.SR       net (fanout=12)       2.083   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X5Y42.CLK      Trck                  0.324   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData_6
    -------------------------------------------------  ---------------------------
    Total                                      9.844ns (1.233ns logic, 8.611ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_State_FSM_FFd3 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData_6 (FF)
  Requirement:          12.500ns
  Data Path Delay:      7.387ns (Levels of Logic = 2)
  Clock Path Skew:      0.136ns (0.619 - 0.483)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_State_FSM_FFd3 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y57.AQ      Tcko                  0.447   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_SW_Busy
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_State_FSM_FFd3
    SLICE_X3Y59.A2       net (fanout=189)      3.552   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_State_FSM_FFd3
    SLICE_X3Y59.A        Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/_n0591_inv
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_m_Protocol_Reset_n_AND_615_o1
    SLICE_X3Y58.A4       net (fanout=7)        0.463   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_m_Protocol_Reset_n_AND_615_o
    SLICE_X3Y58.A        Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_State_FSM_FFd2
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X5Y42.SR       net (fanout=12)       2.083   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X5Y42.CLK      Trck                  0.324   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData_6
    -------------------------------------------------  ---------------------------
    Total                                      7.387ns (1.289ns logic, 6.098ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_State_FSM_FFd4 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData_6 (FF)
  Requirement:          12.500ns
  Data Path Delay:      7.145ns (Levels of Logic = 2)
  Clock Path Skew:      0.130ns (0.619 - 0.489)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_State_FSM_FFd4 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y59.CQ      Tcko                  0.447   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_State_FSM_FFd4
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_State_FSM_FFd4
    SLICE_X3Y59.A1       net (fanout=47)       3.310   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_State_FSM_FFd4
    SLICE_X3Y59.A        Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/_n0591_inv
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_m_Protocol_Reset_n_AND_615_o1
    SLICE_X3Y58.A4       net (fanout=7)        0.463   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_m_Protocol_Reset_n_AND_615_o
    SLICE_X3Y58.A        Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_State_FSM_FFd2
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X5Y42.SR       net (fanout=12)       2.083   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X5Y42.CLK      Trck                  0.324   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData_6
    -------------------------------------------------  ---------------------------
    Total                                      7.145ns (1.289ns logic, 5.856ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData_5 (SLICE_X5Y42.SR), 36 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData_5 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.824ns (Levels of Logic = 2)
  Clock Path Skew:      -2.154ns (-0.150 - 2.004)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y35.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X3Y59.A3       net (fanout=1202)     6.065   startup_reset
    SLICE_X3Y59.A        Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/_n0591_inv
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_m_Protocol_Reset_n_AND_615_o1
    SLICE_X3Y58.A4       net (fanout=7)        0.463   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_m_Protocol_Reset_n_AND_615_o
    SLICE_X3Y58.A        Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_State_FSM_FFd2
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X5Y42.SR       net (fanout=12)       2.083   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X5Y42.CLK      Trck                  0.304   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData_5
    -------------------------------------------------  ---------------------------
    Total                                      9.824ns (1.213ns logic, 8.611ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_State_FSM_FFd3 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData_5 (FF)
  Requirement:          12.500ns
  Data Path Delay:      7.367ns (Levels of Logic = 2)
  Clock Path Skew:      0.136ns (0.619 - 0.483)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_State_FSM_FFd3 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y57.AQ      Tcko                  0.447   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_SW_Busy
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_State_FSM_FFd3
    SLICE_X3Y59.A2       net (fanout=189)      3.552   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_State_FSM_FFd3
    SLICE_X3Y59.A        Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/_n0591_inv
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_m_Protocol_Reset_n_AND_615_o1
    SLICE_X3Y58.A4       net (fanout=7)        0.463   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_m_Protocol_Reset_n_AND_615_o
    SLICE_X3Y58.A        Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_State_FSM_FFd2
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X5Y42.SR       net (fanout=12)       2.083   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X5Y42.CLK      Trck                  0.304   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData_5
    -------------------------------------------------  ---------------------------
    Total                                      7.367ns (1.269ns logic, 6.098ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_State_FSM_FFd4 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData_5 (FF)
  Requirement:          12.500ns
  Data Path Delay:      7.125ns (Levels of Logic = 2)
  Clock Path Skew:      0.130ns (0.619 - 0.489)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_State_FSM_FFd4 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y59.CQ      Tcko                  0.447   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_State_FSM_FFd4
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_State_FSM_FFd4
    SLICE_X3Y59.A1       net (fanout=47)       3.310   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_State_FSM_FFd4
    SLICE_X3Y59.A        Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/_n0591_inv
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_m_Protocol_Reset_n_AND_615_o1
    SLICE_X3Y58.A4       net (fanout=7)        0.463   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_m_Protocol_Reset_n_AND_615_o
    SLICE_X3Y58.A        Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_State_FSM_FFd2
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X5Y42.SR       net (fanout=12)       2.083   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X5Y42.CLK      Trck                  0.304   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData_5
    -------------------------------------------------  ---------------------------
    Total                                      7.125ns (1.269ns logic, 5.856ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3 (SLICE_X4Y26.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.388ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_2 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.388ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_2 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y26.CQ       Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_2
    SLICE_X4Y26.DX       net (fanout=3)        0.140   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<2>
    SLICE_X4Y26.CLK      Tckdi       (-Th)    -0.048   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3
    -------------------------------------------------  ---------------------------
    Total                                      0.388ns (0.248ns logic, 0.140ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_1_5ToutFlag_30 (SLICE_X44Y50.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_1_5ToutFlag_62 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_1_5ToutFlag_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_1_5ToutFlag_62 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_1_5ToutFlag_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y50.BQ      Tcko                  0.200   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_1_5ToutFlag<63>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_1_5ToutFlag_62
    SLICE_X44Y50.B5      net (fanout=2)        0.076   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_1_5ToutFlag<62>
    SLICE_X44Y50.CLK     Tah         (-Th)    -0.121   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_1_5ToutFlag<63>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux__n1263242
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_1_5ToutFlag_30
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.321ns logic, 0.076ns route)
                                                       (80.9% logic, 19.1% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_30 (SLICE_X32Y14.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_62 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_62 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y14.BQ      Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag<63>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_62
    SLICE_X32Y14.B5      net (fanout=2)        0.078   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag<62>
    SLICE_X32Y14.CLK     Tah         (-Th)    -0.121   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag<63>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux__n1263242
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_30
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.321ns logic, 0.078ns route)
                                                       (80.5% logic, 19.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X1Y14.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Logical resource: SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Location pin: RAMB16_X1Y14.CLKB
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X1Y12.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_0_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.360ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X21Y30.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    8.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.360ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y35.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X21Y30.A4      net (fanout=1202)     2.961   startup_reset
    SLICE_X21Y30.A       Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o1
    SLICE_X21Y30.SR      net (fanout=2)        0.469   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o
    SLICE_X21Y30.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.360ns (0.930ns logic, 3.430ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.130ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.BQ      Tcko                  0.391   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X21Y30.A5      net (fanout=2)        0.731   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X21Y30.A       Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o1
    SLICE_X21Y30.SR      net (fanout=2)        0.469   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o
    SLICE_X21Y30.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.130ns (0.930ns logic, 1.200ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X21Y30.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  8.525ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.975ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y35.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X21Y30.A4      net (fanout=1202)     2.961   startup_reset
    SLICE_X21Y30.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X21Y30.CLK     net (fanout=2)        0.310   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    -------------------------------------------------  ---------------------------
    Total                                      3.975ns (0.704ns logic, 3.271ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.755ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      1.745ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.BQ      Tcko                  0.391   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X21Y30.A5      net (fanout=2)        0.731   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X21Y30.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X21Y30.CLK     net (fanout=2)        0.310   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    -------------------------------------------------  ---------------------------
    Total                                      1.745ns (0.704ns logic, 1.041ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_0_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X21Y30.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.229ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.229ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.BQ      Tcko                  0.198   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X21Y30.A5      net (fanout=2)        0.434   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X21Y30.A       Tilo                  0.156   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o1
    SLICE_X21Y30.SR      net (fanout=2)        0.286   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o
    SLICE_X21Y30.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.229ns (0.509ns logic, 0.720ns route)
                                                       (41.4% logic, 58.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.653ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.653ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y35.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X21Y30.A4      net (fanout=1202)     1.858   startup_reset
    SLICE_X21Y30.A       Tilo                  0.156   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o1
    SLICE_X21Y30.SR      net (fanout=2)        0.286   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o
    SLICE_X21Y30.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.653ns (0.509ns logic, 2.144ns route)
                                                       (19.2% logic, 80.8% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X21Y30.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.002ns (data path)
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.002ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.BQ      Tcko                  0.198   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X21Y30.A5      net (fanout=2)        0.434   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X21Y30.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X21Y30.CLK     net (fanout=2)        0.167   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    -------------------------------------------------  ---------------------------
    Total                                      1.002ns (0.401ns logic, 0.601ns route)
                                                       (40.0% logic, 60.0% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X21Y30.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.426ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      2.426ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y35.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X21Y30.A4      net (fanout=1202)     1.858   startup_reset
    SLICE_X21Y30.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X21Y30.CLK     net (fanout=2)        0.167   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    -------------------------------------------------  ---------------------------
    Total                                      2.426ns (0.401ns logic, 2.025ns route)
                                                       (16.5% logic, 83.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_1_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.328ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X20Y33.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    8.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.328ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y35.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X23Y31.A3      net (fanout=1202)     2.771   startup_reset
    SLICE_X23Y31.A       Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o1
    SLICE_X20Y33.SR      net (fanout=2)        0.677   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
    SLICE_X20Y33.CLK     Trck                  0.230   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.328ns (0.880ns logic, 3.448ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.842ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.BMUX    Tshcko                0.461   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X23Y31.A5      net (fanout=2)        1.215   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X23Y31.A       Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o1
    SLICE_X20Y33.SR      net (fanout=2)        0.677   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
    SLICE_X20Y33.CLK     Trck                  0.230   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.842ns (0.950ns logic, 1.892ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X20Y33.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  8.391ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.109ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y35.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X23Y31.A3      net (fanout=1202)     2.771   startup_reset
    SLICE_X23Y31.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X20Y33.CLK     net (fanout=2)        0.634   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    -------------------------------------------------  ---------------------------
    Total                                      4.109ns (0.704ns logic, 3.405ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.877ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.623ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.BMUX    Tshcko                0.461   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X23Y31.A5      net (fanout=2)        1.215   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X23Y31.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X20Y33.CLK     net (fanout=2)        0.634   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    -------------------------------------------------  ---------------------------
    Total                                      2.623ns (0.774ns logic, 1.849ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_1_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X20Y33.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.624ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.624ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.BMUX    Tshcko                0.244   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X23Y31.A5      net (fanout=2)        0.725   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X23Y31.A       Tilo                  0.156   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o1
    SLICE_X20Y33.SR      net (fanout=2)        0.392   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
    SLICE_X20Y33.CLK     Tremck      (-Th)    -0.107   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.624ns (0.507ns logic, 1.117ns route)
                                                       (31.2% logic, 68.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.628ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.628ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y35.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X23Y31.A3      net (fanout=1202)     1.775   startup_reset
    SLICE_X23Y31.A       Tilo                  0.156   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o1
    SLICE_X20Y33.SR      net (fanout=2)        0.392   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
    SLICE_X20Y33.CLK     Tremck      (-Th)    -0.107   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.628ns (0.461ns logic, 2.167ns route)
                                                       (17.5% logic, 82.5% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X20Y33.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.493ns (data path)
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.493ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.BMUX    Tshcko                0.244   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X23Y31.A5      net (fanout=2)        0.725   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X23Y31.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X20Y33.CLK     net (fanout=2)        0.321   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    -------------------------------------------------  ---------------------------
    Total                                      1.493ns (0.447ns logic, 1.046ns route)
                                                       (29.9% logic, 70.1% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X20Y33.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.497ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      2.497ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y35.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X23Y31.A3      net (fanout=1202)     1.775   startup_reset
    SLICE_X23Y31.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X20Y33.CLK     net (fanout=2)        0.321   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    -------------------------------------------------  ---------------------------
    Total                                      2.497ns (0.401ns logic, 2.096ns route)
                                                       (16.1% logic, 83.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.088ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X15Y35.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    7.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.088ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y35.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X15Y35.A4      net (fanout=1202)     3.341   startup_reset
    SLICE_X15Y35.A       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o1
    SLICE_X15Y35.SR      net (fanout=2)        0.817   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o
    SLICE_X15Y35.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.088ns (0.930ns logic, 4.158ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.915ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y41.BQ      Tcko                  0.447   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X15Y35.A1      net (fanout=2)        1.112   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X15Y35.A       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o1
    SLICE_X15Y35.SR      net (fanout=2)        0.817   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o
    SLICE_X15Y35.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.915ns (0.986ns logic, 1.929ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X15Y35.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  8.141ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.359ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y35.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X15Y35.A4      net (fanout=1202)     3.341   startup_reset
    SLICE_X15Y35.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X15Y35.CLK     net (fanout=2)        0.314   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    -------------------------------------------------  ---------------------------
    Total                                      4.359ns (0.704ns logic, 3.655ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.314ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.186ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y41.BQ      Tcko                  0.447   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X15Y35.A1      net (fanout=2)        1.112   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X15Y35.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X15Y35.CLK     net (fanout=2)        0.314   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    -------------------------------------------------  ---------------------------
    Total                                      2.186ns (0.760ns logic, 1.426ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X15Y35.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.648ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.648ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y41.BQ      Tcko                  0.234   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X15Y35.A1      net (fanout=2)        0.680   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X15Y35.A       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o1
    SLICE_X15Y35.SR      net (fanout=2)        0.423   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o
    SLICE_X15Y35.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.648ns (0.545ns logic, 1.103ns route)
                                                       (33.1% logic, 66.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.080ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.080ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y35.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X15Y35.A4      net (fanout=1202)     2.148   startup_reset
    SLICE_X15Y35.A       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o1
    SLICE_X15Y35.SR      net (fanout=2)        0.423   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o
    SLICE_X15Y35.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.080ns (0.509ns logic, 2.571ns route)
                                                       (16.5% logic, 83.5% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X15Y35.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.288ns (data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.288ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y41.BQ      Tcko                  0.234   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X15Y35.A1      net (fanout=2)        0.680   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X15Y35.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X15Y35.CLK     net (fanout=2)        0.171   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    -------------------------------------------------  ---------------------------
    Total                                      1.288ns (0.437ns logic, 0.851ns route)
                                                       (33.9% logic, 66.1% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X15Y35.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.720ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      2.720ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y35.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X15Y35.A4      net (fanout=1202)     2.148   startup_reset
    SLICE_X15Y35.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X15Y35.CLK     net (fanout=2)        0.171   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    -------------------------------------------------  ---------------------------
    Total                                      2.720ns (0.401ns logic, 2.319ns route)
                                                       (14.7% logic, 85.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.708ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X15Y38.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.708ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y35.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X13Y40.C5      net (fanout=1202)     4.053   startup_reset
    SLICE_X13Y40.C       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o1
    SLICE_X15Y38.SR      net (fanout=2)        0.725   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
    SLICE_X15Y38.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.708ns (0.930ns logic, 4.778ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.393ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y41.BMUX    Tshcko                0.488   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X13Y40.C1      net (fanout=2)        0.641   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X13Y40.C       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o1
    SLICE_X15Y38.SR      net (fanout=2)        0.725   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
    SLICE_X15Y38.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.393ns (1.027ns logic, 1.366ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X15Y38.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  7.052ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.448ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y35.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X13Y40.C5      net (fanout=1202)     4.053   startup_reset
    SLICE_X13Y40.CMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X15Y38.CLK     net (fanout=2)        0.691   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    -------------------------------------------------  ---------------------------
    Total                                      5.448ns (0.704ns logic, 4.744ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.367ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.133ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y41.BMUX    Tshcko                0.488   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X13Y40.C1      net (fanout=2)        0.641   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X13Y40.CMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X15Y38.CLK     net (fanout=2)        0.691   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    -------------------------------------------------  ---------------------------
    Total                                      2.133ns (0.801ns logic, 1.332ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X15Y38.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.363ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.363ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y41.BMUX    Tshcko                0.266   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X13Y40.C1      net (fanout=2)        0.361   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X13Y40.C       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o1
    SLICE_X15Y38.SR      net (fanout=2)        0.425   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
    SLICE_X15Y38.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.363ns (0.577ns logic, 0.786ns route)
                                                       (42.3% logic, 57.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.566ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.566ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y35.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X13Y40.C5      net (fanout=1202)     2.632   startup_reset
    SLICE_X13Y40.C       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o1
    SLICE_X15Y38.SR      net (fanout=2)        0.425   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
    SLICE_X15Y38.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.566ns (0.509ns logic, 3.057ns route)
                                                       (14.3% logic, 85.7% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X15Y38.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.208ns (data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.208ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y41.BMUX    Tshcko                0.266   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X13Y40.C1      net (fanout=2)        0.361   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X13Y40.CMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X15Y38.CLK     net (fanout=2)        0.378   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    -------------------------------------------------  ---------------------------
    Total                                      1.208ns (0.469ns logic, 0.739ns route)
                                                       (38.8% logic, 61.2% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X15Y38.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.411ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      3.411ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y35.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X13Y40.C5      net (fanout=1202)     2.632   startup_reset
    SLICE_X13Y40.CMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X15Y38.CLK     net (fanout=2)        0.378   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    -------------------------------------------------  ---------------------------
    Total                                      3.411ns (0.401ns logic, 3.010ns route)
                                                       (11.8% logic, 88.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.256ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X16Y18.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      6.256ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y35.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X15Y15.A5      net (fanout=1202)     4.533   startup_reset
    SLICE_X15Y15.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o1
    SLICE_X16Y18.SR      net (fanout=2)        0.843   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o
    SLICE_X16Y18.CLK     Trck                  0.230   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.256ns (0.880ns logic, 5.376ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.096ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y8.BQ        Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X15Y15.A4      net (fanout=2)        1.373   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X15Y15.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o1
    SLICE_X16Y18.SR      net (fanout=2)        0.843   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o
    SLICE_X16Y18.CLK     Trck                  0.230   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.096ns (0.880ns logic, 2.216ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X16Y18.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  6.539ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.961ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y35.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X15Y15.A5      net (fanout=1202)     4.533   startup_reset
    SLICE_X15Y15.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X16Y18.CLK     net (fanout=2)        0.724   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    -------------------------------------------------  ---------------------------
    Total                                      5.961ns (0.704ns logic, 5.257ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.699ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.801ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y8.BQ        Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X15Y15.A4      net (fanout=2)        1.373   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X15Y15.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X16Y18.CLK     net (fanout=2)        0.724   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    -------------------------------------------------  ---------------------------
    Total                                      2.801ns (0.704ns logic, 2.097ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X16Y18.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.722ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.722ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y8.BQ        Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X15Y15.A4      net (fanout=2)        0.782   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X15Y15.A       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o1
    SLICE_X16Y18.SR      net (fanout=2)        0.479   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o
    SLICE_X16Y18.CLK     Tremck      (-Th)    -0.107   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.722ns (0.461ns logic, 1.261ns route)
                                                       (26.8% logic, 73.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.863ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.863ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y35.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X15Y15.A5      net (fanout=1202)     2.923   startup_reset
    SLICE_X15Y15.A       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o1
    SLICE_X16Y18.SR      net (fanout=2)        0.479   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o
    SLICE_X16Y18.CLK     Tremck      (-Th)    -0.107   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.863ns (0.461ns logic, 3.402ns route)
                                                       (11.9% logic, 88.1% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X16Y18.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.556ns (data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.556ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y8.BQ        Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X15Y15.A4      net (fanout=2)        0.782   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X15Y15.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X16Y18.CLK     net (fanout=2)        0.373   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    -------------------------------------------------  ---------------------------
    Total                                      1.556ns (0.401ns logic, 1.155ns route)
                                                       (25.8% logic, 74.2% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X16Y18.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.697ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      3.697ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y35.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X15Y15.A5      net (fanout=1202)     2.923   startup_reset
    SLICE_X15Y15.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X16Y18.CLK     net (fanout=2)        0.373   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    -------------------------------------------------  ---------------------------
    Total                                      3.697ns (0.401ns logic, 3.296ns route)
                                                       (10.8% logic, 89.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.762ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X15Y16.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.738ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.762ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y35.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X12Y16.B5      net (fanout=1202)     4.576   startup_reset
    SLICE_X12Y16.B       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o1
    SLICE_X15Y16.SR      net (fanout=2)        0.310   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
    SLICE_X15Y16.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.762ns (0.876ns logic, 4.886ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.704ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y8.BMUX      Tshcko                0.461   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X12Y16.B3      net (fanout=2)        1.448   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X12Y16.B       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o1
    SLICE_X15Y16.SR      net (fanout=2)        0.310   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
    SLICE_X15Y16.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.704ns (0.946ns logic, 1.758ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X15Y16.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  6.758ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.742ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y35.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X12Y16.B5      net (fanout=1202)     4.576   startup_reset
    SLICE_X12Y16.BMUX    Tilo                  0.251   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X15Y16.CLK     net (fanout=2)        0.524   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    -------------------------------------------------  ---------------------------
    Total                                      5.742ns (0.642ns logic, 5.100ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.816ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.684ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y8.BMUX      Tshcko                0.461   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X12Y16.B3      net (fanout=2)        1.448   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X12Y16.BMUX    Tilo                  0.251   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X15Y16.CLK     net (fanout=2)        0.524   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (0.712ns logic, 1.972ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X15Y16.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.514ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.514ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y8.BMUX      Tshcko                0.244   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X12Y16.B3      net (fanout=2)        0.850   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X12Y16.B       Tilo                  0.142   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o1
    SLICE_X15Y16.SR      net (fanout=2)        0.123   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
    SLICE_X15Y16.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.514ns (0.541ns logic, 0.973ns route)
                                                       (35.7% logic, 64.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.578ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.578ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y35.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X12Y16.B5      net (fanout=1202)     2.960   startup_reset
    SLICE_X12Y16.B       Tilo                  0.142   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o1
    SLICE_X15Y16.SR      net (fanout=2)        0.123   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
    SLICE_X15Y16.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.578ns (0.495ns logic, 3.083ns route)
                                                       (13.8% logic, 86.2% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X15Y16.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.559ns (data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.559ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y8.BMUX      Tshcko                0.244   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X12Y16.B3      net (fanout=2)        0.850   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X12Y16.BMUX    Tilo                  0.183   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X15Y16.CLK     net (fanout=2)        0.282   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    -------------------------------------------------  ---------------------------
    Total                                      1.559ns (0.427ns logic, 1.132ns route)
                                                       (27.4% logic, 72.6% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X15Y16.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.623ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      3.623ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y35.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X12Y16.B5      net (fanout=1202)     2.960   startup_reset
    SLICE_X12Y16.BMUX    Tilo                  0.183   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X15Y16.CLK     net (fanout=2)        0.282   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    -------------------------------------------------  ---------------------------
    Total                                      3.623ns (0.381ns logic, 3.242ns route)
                                                       (10.5% logic, 89.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 33 paths analyzed, 33 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.253ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_8 (SLICE_X40Y38.C6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     15.747ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iMPG_DI<0> (PAD)
  Destination:          CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_8 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.613ns (Levels of Logic = 3)
  Clock Path Delay:     2.385ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iMPG_DI<0> to CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A4.I                 Tiopi                 1.310   iMPG_DI<0>
                                                       iMPG_DI<0>
                                                       iMPG_DI_0_IBUF
                                                       ProtoComp506.IMUX.21
    SLICE_X27Y66.A5      net (fanout=1)        7.202   iMPG_DI_0_IBUF
    SLICE_X27Y66.A       Tilo                  0.259   CNC2_FC_V2/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1519
                                                       CNC2_FC_V2/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1519
    SLICE_X40Y38.C6      net (fanout=1)        2.501   CNC2_FC_V2/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1519
    SLICE_X40Y38.CLK     Tas                   0.341   CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut<8>
                                                       CNC2_FC_V2/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1520
                                                       CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_8
    -------------------------------------------------  ---------------------------
    Total                                     11.613ns (1.910ns logic, 9.703ns route)
                                                       (16.4% logic, 83.6% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp506.IMUX.18
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X40Y38.CLK     net (fanout=1002)     0.806   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.385ns (1.323ns logic, 1.062ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_9 (SLICE_X36Y42.B5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     16.481ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iMPG_DI<1> (PAD)
  Destination:          CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_9 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.871ns (Levels of Logic = 3)
  Clock Path Delay:     2.377ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iMPG_DI<1> to CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A5.I                 Tiopi                 1.310   iMPG_DI<1>
                                                       iMPG_DI<1>
                                                       iMPG_DI_1_IBUF
                                                       ProtoComp506.IMUX.22
    SLICE_X25Y66.B4      net (fanout=1)        6.870   iMPG_DI_1_IBUF
    SLICE_X25Y66.B       Tilo                  0.259   CNC2_FC_V2/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1617
                                                       CNC2_FC_V2/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1617
    SLICE_X36Y42.B5      net (fanout=1)        2.091   CNC2_FC_V2/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1617
    SLICE_X36Y42.CLK     Tas                   0.341   CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut<11>
                                                       CNC2_FC_V2/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1618
                                                       CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_9
    -------------------------------------------------  ---------------------------
    Total                                     10.871ns (1.910ns logic, 8.961ns route)
                                                       (17.6% logic, 82.4% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp506.IMUX.18
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X36Y42.CLK     net (fanout=1002)     0.798   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.377ns (1.323ns logic, 1.054ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_10 (SLICE_X36Y42.C3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     16.891ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iMPG_DI<2> (PAD)
  Destination:          CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_10 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.461ns (Levels of Logic = 3)
  Clock Path Delay:     2.377ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iMPG_DI<2> to CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B5.I                 Tiopi                 1.310   iMPG_DI<2>
                                                       iMPG_DI<2>
                                                       iMPG_DI_2_IBUF
                                                       ProtoComp506.IMUX.23
    SLICE_X27Y59.B2      net (fanout=1)        6.240   iMPG_DI_2_IBUF
    SLICE_X27Y59.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_State_FSM_FFd2-In1
                                                       CNC2_FC_V2/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT217
    SLICE_X36Y42.C3      net (fanout=1)        2.311   CNC2_FC_V2/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT216
    SLICE_X36Y42.CLK     Tas                   0.341   CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut<11>
                                                       CNC2_FC_V2/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT218
                                                       CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_10
    -------------------------------------------------  ---------------------------
    Total                                     10.461ns (1.910ns logic, 8.551ns route)
                                                       (18.3% logic, 81.7% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp506.IMUX.18
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X36Y42.CLK     net (fanout=1002)     0.798   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.377ns (1.323ns logic, 1.054ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2/Encoder_Partition_1/G1.Channel[3].Receiver/FilterQB/m_stack_0 (SLICE_X46Y5.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.018ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               svo_enc_b<3> (PAD)
  Destination:          CNC2_FC_V2/Encoder_Partition_1/G1.Channel[3].Receiver/FilterQB/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.348ns (Levels of Logic = 2)
  Clock Path Delay:     3.305ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: svo_enc_b<3> to CNC2_FC_V2/Encoder_Partition_1/G1.Channel[3].Receiver/FilterQB/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L10.I                Tiopi                 1.126   svo_enc_b<3>
                                                       svo_enc_b<3>
                                                       svo_enc_b_3_IBUF
                                                       ProtoComp506.IMUX.16
    SLICE_X46Y5.A4       net (fanout=1)        1.996   svo_enc_b_3_IBUF
    SLICE_X46Y5.CLK      Tah         (-Th)    -0.226   CNC2_FC_V2/Encoder_Partition_1/G1.Channel[3].Receiver/FilterQB/m_stack<3>
                                                       svo_enc_b_3_IBUF_rt
                                                       CNC2_FC_V2/Encoder_Partition_1/G1.Channel[3].Receiver/FilterQB/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.348ns (1.352ns logic, 1.996ns route)
                                                       (40.4% logic, 59.6% route)

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/Encoder_Partition_1/G1.Channel[3].Receiver/FilterQB/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp506.IMUX.18
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X46Y5.CLK      net (fanout=1002)     1.137   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.305ns (1.519ns logic, 1.786ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2/Encoder_Partition_1/G1.Channel[2].Receiver/FilterQA/m_stack_0 (SLICE_X41Y9.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.164ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               svo_enc_a<2> (PAD)
  Destination:          CNC2_FC_V2/Encoder_Partition_1/G1.Channel[2].Receiver/FilterQA/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.447ns (Levels of Logic = 1)
  Clock Path Delay:     3.258ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: svo_enc_a<2> to CNC2_FC_V2/Encoder_Partition_1/G1.Channel[2].Receiver/FilterQA/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   svo_enc_a<2>
                                                       svo_enc_a<2>
                                                       svo_enc_a_2_IBUF
                                                       ProtoComp506.IMUX.11
    SLICE_X41Y9.AX       net (fanout=1)        2.273   svo_enc_a_2_IBUF
    SLICE_X41Y9.CLK      Tckdi       (-Th)    -0.048   CNC2_FC_V2/Encoder_Partition_1/G1.Channel[2].Receiver/FilterQA/m_stack<3>
                                                       CNC2_FC_V2/Encoder_Partition_1/G1.Channel[2].Receiver/FilterQA/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.447ns (1.174ns logic, 2.273ns route)
                                                       (34.1% logic, 65.9% route)

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/Encoder_Partition_1/G1.Channel[2].Receiver/FilterQA/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp506.IMUX.18
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X41Y9.CLK      net (fanout=1002)     1.090   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.258ns (1.519ns logic, 1.739ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQA/m_stack_0 (SLICE_X24Y4.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.202ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               svo_enc_a<0> (PAD)
  Destination:          CNC2_FC_V2/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQA/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.483ns (Levels of Logic = 2)
  Clock Path Delay:     3.256ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: svo_enc_a<0> to CNC2_FC_V2/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQA/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 1.126   svo_enc_a<0>
                                                       svo_enc_a<0>
                                                       svo_enc_a_0_IBUF
                                                       ProtoComp506.IMUX.9
    SLICE_X24Y4.A4       net (fanout=1)        2.077   svo_enc_a_0_IBUF
    SLICE_X24Y4.CLK      Tah         (-Th)    -0.280   CNC2_FC_V2/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQA/m_stack<3>
                                                       svo_enc_a_0_IBUF_rt
                                                       CNC2_FC_V2/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQA/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.483ns (1.406ns logic, 2.077ns route)
                                                       (40.4% logic, 59.6% route)

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQA/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp506.IMUX.18
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X24Y4.CLK      net (fanout=1002)     1.088   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.256ns (1.519ns logic, 1.737ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 25 ns AFTER COMP "g_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 581 paths analyzed, 29 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  14.498ns.
--------------------------------------------------------------------------------

Paths for end point oLaser2 (L13.PAD), 258 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.502ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_StandbyCycleCount_90_0 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.135ns (Levels of Logic = 6)
  Clock Path Delay:     3.338ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_StandbyCycleCount_90_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp506.IMUX.18
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X50Y45.CLK     net (fanout=1002)     1.170   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.338ns (1.519ns logic, 1.819ns route)
                                                       (45.5% logic, 54.5% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_StandbyCycleCount_90_0 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y45.AQ      Tcko                  0.447   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_StandbyCycleCount_90<3>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_StandbyCycleCount_90_0
    SLICE_X48Y44.A3      net (fanout=2)        1.440   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_StandbyCycleCount_90<0>
    SLICE_X48Y44.COUT    Topcya                0.409   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<3>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_lutdi
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<3>
    SLICE_X48Y45.CIN     net (fanout=1)        0.003   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<3>
    SLICE_X48Y45.CMUX    Tcinc                 0.279   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<6>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<6>
    SLICE_X49Y45.B1      net (fanout=1)        0.448   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<6>
    SLICE_X49Y45.B       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth<15>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<7>
    SLICE_X51Y34.B2      net (fanout=1)        1.869   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<7>
    SLICE_X51Y34.B       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X51Y34.A5      net (fanout=1)        0.187   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X51Y34.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        2.895   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     11.135ns (4.293ns logic, 6.842ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.516ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_StandbyCycleCount_90_0 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.121ns (Levels of Logic = 6)
  Clock Path Delay:     3.338ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_StandbyCycleCount_90_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp506.IMUX.18
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X50Y45.CLK     net (fanout=1002)     1.170   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.338ns (1.519ns logic, 1.819ns route)
                                                       (45.5% logic, 54.5% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_StandbyCycleCount_90_0 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y45.AQ      Tcko                  0.447   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_StandbyCycleCount_90<3>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_StandbyCycleCount_90_0
    SLICE_X48Y44.A3      net (fanout=2)        1.440   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_StandbyCycleCount_90<0>
    SLICE_X48Y44.COUT    Topcya                0.395   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<3>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_lut<0>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<3>
    SLICE_X48Y45.CIN     net (fanout=1)        0.003   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<3>
    SLICE_X48Y45.CMUX    Tcinc                 0.279   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<6>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<6>
    SLICE_X49Y45.B1      net (fanout=1)        0.448   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<6>
    SLICE_X49Y45.B       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyWidth<15>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<7>
    SLICE_X51Y34.B2      net (fanout=1)        1.869   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mcompar_m_StandbyCycleCount_90[15]_iStandbyWidth[15]_LessThan_58_o_cy<7>
    SLICE_X51Y34.B       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X51Y34.A5      net (fanout=1)        0.187   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X51Y34.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        2.895   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     11.121ns (4.279ns logic, 6.842ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.822ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.867ns (Levels of Logic = 7)
  Clock Path Delay:     3.286ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp506.IMUX.18
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X44Y41.CLK     net (fanout=1002)     1.118   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.286ns (1.519ns logic, 1.767ns route)
                                                       (46.2% logic, 53.8% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y41.BQ      Tcko                  0.408   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q<7>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5
    SLICE_X45Y41.C1      net (fanout=2)        0.586   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q<5>
    SLICE_X45Y41.C       Tilo                  0.259   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X45Y41.A2      net (fanout=1)        0.437   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X45Y41.A       Tilo                  0.259   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X45Y41.B4      net (fanout=42)       0.525   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X45Y41.B       Tilo                  0.259   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X49Y34.A5      net (fanout=33)       1.133   CNC2_FC_V2/WD_TimeOut
    SLICE_X49Y34.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_395_o_INV_348_o
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X51Y34.B5      net (fanout=39)       0.761   oLaserOn_OBUF
    SLICE_X51Y34.B       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X51Y34.A5      net (fanout=1)        0.187   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X51Y34.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        2.895   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     10.867ns (4.343ns logic, 6.524ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------

Paths for end point oLaser1 (K12.PAD), 181 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.995ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.694ns (Levels of Logic = 6)
  Clock Path Delay:     3.286ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp506.IMUX.18
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X44Y41.CLK     net (fanout=1002)     1.118   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.286ns (1.519ns logic, 1.767ns route)
                                                       (46.2% logic, 53.8% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y41.BQ      Tcko                  0.408   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q<7>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5
    SLICE_X45Y41.C1      net (fanout=2)        0.586   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q<5>
    SLICE_X45Y41.C       Tilo                  0.259   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X45Y41.A2      net (fanout=1)        0.437   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X45Y41.A       Tilo                  0.259   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X45Y41.B4      net (fanout=42)       0.525   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X45Y41.B       Tilo                  0.259   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X49Y34.A5      net (fanout=33)       1.133   CNC2_FC_V2/WD_TimeOut
    SLICE_X49Y34.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_395_o_INV_348_o
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X48Y43.CX      net (fanout=39)       0.874   oLaserOn_OBUF
    SLICE_X48Y43.CMUX    Tcxc                  0.163   CNC2_FC_V2/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT103
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        2.151   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                      9.694ns (3.988ns logic, 5.706ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.095ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.591ns (Levels of Logic = 6)
  Clock Path Delay:     3.289ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp506.IMUX.18
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X44Y42.CLK     net (fanout=1002)     1.121   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.289ns (1.519ns logic, 1.770ns route)
                                                       (46.2% logic, 53.8% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y42.AQ      Tcko                  0.408   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8
    SLICE_X45Y41.D1      net (fanout=2)        0.629   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q<8>
    SLICE_X45Y41.D       Tilo                  0.259   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>2
    SLICE_X45Y41.A3      net (fanout=1)        0.291   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X45Y41.A       Tilo                  0.259   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X45Y41.B4      net (fanout=42)       0.525   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X45Y41.B       Tilo                  0.259   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X49Y34.A5      net (fanout=33)       1.133   CNC2_FC_V2/WD_TimeOut
    SLICE_X49Y34.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_395_o_INV_348_o
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X48Y43.CX      net (fanout=39)       0.874   oLaserOn_OBUF
    SLICE_X48Y43.CMUX    Tcxc                  0.163   CNC2_FC_V2/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT103
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        2.151   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                      9.591ns (3.988ns logic, 5.603ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.123ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.570ns (Levels of Logic = 6)
  Clock Path Delay:     3.282ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp506.IMUX.18
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X44Y40.CLK     net (fanout=1002)     1.114   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.282ns (1.519ns logic, 1.763ns route)
                                                       (46.3% logic, 53.7% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y40.BQ      Tcko                  0.408   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1
    SLICE_X45Y41.C4      net (fanout=2)        0.462   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q<1>
    SLICE_X45Y41.C       Tilo                  0.259   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X45Y41.A2      net (fanout=1)        0.437   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X45Y41.A       Tilo                  0.259   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X45Y41.B4      net (fanout=42)       0.525   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X45Y41.B       Tilo                  0.259   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X49Y34.A5      net (fanout=33)       1.133   CNC2_FC_V2/WD_TimeOut
    SLICE_X49Y34.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_395_o_INV_348_o
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X48Y43.CX      net (fanout=39)       0.874   oLaserOn_OBUF
    SLICE_X48Y43.CMUX    Tcxc                  0.163   CNC2_FC_V2/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT103
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        2.151   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                      9.570ns (3.988ns logic, 5.582ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

Paths for end point svo_on (P12.PAD), 18 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.401ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5 (FF)
  Destination:          svo_on (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.288ns (Levels of Logic = 4)
  Clock Path Delay:     3.286ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp506.IMUX.18
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X44Y41.CLK     net (fanout=1002)     1.118   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.286ns (1.519ns logic, 1.767ns route)
                                                       (46.2% logic, 53.8% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5 to svo_on
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y41.BQ      Tcko                  0.408   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q<7>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5
    SLICE_X45Y41.C1      net (fanout=2)        0.586   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q<5>
    SLICE_X45Y41.C       Tilo                  0.259   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X45Y41.A2      net (fanout=1)        0.437   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X45Y41.A       Tilo                  0.259   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X48Y35.D5      net (fanout=42)       1.159   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X48Y35.D       Tilo                  0.205   svo_on_OBUF
                                                       CNC2_FC_V2/DDA_Partition_1/DDA_ServoOn1
    P12.O                net (fanout=1)        3.594   svo_on_OBUF
    P12.PAD              Tioop                 2.381   svo_on
                                                       svo_on_OBUF
                                                       svo_on
    -------------------------------------------------  ---------------------------
    Total                                      9.288ns (3.512ns logic, 5.776ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.501ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8 (FF)
  Destination:          svo_on (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.185ns (Levels of Logic = 4)
  Clock Path Delay:     3.289ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp506.IMUX.18
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X44Y42.CLK     net (fanout=1002)     1.121   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.289ns (1.519ns logic, 1.770ns route)
                                                       (46.2% logic, 53.8% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8 to svo_on
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y42.AQ      Tcko                  0.408   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8
    SLICE_X45Y41.D1      net (fanout=2)        0.629   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q<8>
    SLICE_X45Y41.D       Tilo                  0.259   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>2
    SLICE_X45Y41.A3      net (fanout=1)        0.291   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X45Y41.A       Tilo                  0.259   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X48Y35.D5      net (fanout=42)       1.159   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X48Y35.D       Tilo                  0.205   svo_on_OBUF
                                                       CNC2_FC_V2/DDA_Partition_1/DDA_ServoOn1
    P12.O                net (fanout=1)        3.594   svo_on_OBUF
    P12.PAD              Tioop                 2.381   svo_on
                                                       svo_on_OBUF
                                                       svo_on
    -------------------------------------------------  ---------------------------
    Total                                      9.185ns (3.512ns logic, 5.673ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.529ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1 (FF)
  Destination:          svo_on (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.164ns (Levels of Logic = 4)
  Clock Path Delay:     3.282ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp506.IMUX.18
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X44Y40.CLK     net (fanout=1002)     1.114   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.282ns (1.519ns logic, 1.763ns route)
                                                       (46.3% logic, 53.7% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1 to svo_on
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y40.BQ      Tcko                  0.408   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1
    SLICE_X45Y41.C4      net (fanout=2)        0.462   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q<1>
    SLICE_X45Y41.C       Tilo                  0.259   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X45Y41.A2      net (fanout=1)        0.437   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X45Y41.A       Tilo                  0.259   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X48Y35.D5      net (fanout=42)       1.159   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X48Y35.D       Tilo                  0.205   svo_on_OBUF
                                                       CNC2_FC_V2/DDA_Partition_1/DDA_ServoOn1
    P12.O                net (fanout=1)        3.594   svo_on_OBUF
    P12.PAD              Tioop                 2.381   svo_on
                                                       svo_on_OBUF
                                                       svo_on
    -------------------------------------------------  ---------------------------
    Total                                      9.164ns (3.512ns logic, 5.652ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 25 ns AFTER COMP "g_clk";
--------------------------------------------------------------------------------

Paths for end point SRI_TX<1> (B1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.083ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<1> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      2.857ns (Levels of Logic = 1)
  Clock Path Delay:     0.626ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp506.IMUX.18
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.783   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X1Y46.CLK      net (fanout=1164)     0.707   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.626ns (-1.839ns logic, 2.465ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y46.AQ       Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    B1.O                 net (fanout=1)        1.263   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    B1.PAD               Tioop                 1.396   SRI_TX<1>
                                                       SRI_TX_1_OBUF
                                                       SRI_TX<1>
    -------------------------------------------------  ---------------------------
    Total                                      2.857ns (1.594ns logic, 1.263ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Paths for end point SRI_TX<2> (K1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.255ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<2> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.096ns (Levels of Logic = 1)
  Clock Path Delay:     0.559ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp506.IMUX.18
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.783   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X9Y25.CLK      net (fanout=1164)     0.640   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.559ns (-1.839ns logic, 2.398ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y25.AQ       Tcko                  0.198   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    K1.O                 net (fanout=1)        1.502   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    K1.PAD               Tioop                 1.396   SRI_TX<2>
                                                       SRI_TX_2_OBUF
                                                       SRI_TX<2>
    -------------------------------------------------  ---------------------------
    Total                                      3.096ns (1.594ns logic, 1.502ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------

Paths for end point SRI_RTS<1> (C1.PAD), 4 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  3.874ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2 (FF)
  Destination:          SRI_RTS<1> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.696ns (Levels of Logic = 2)
  Clock Path Delay:     0.578ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp506.IMUX.18
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.783   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X5Y58.CLK      net (fanout=1164)     0.659   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.578ns (-1.839ns logic, 2.417ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2 to SRI_RTS<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y58.DMUX     Tshcko                0.244   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_CLK_Counter<5>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2
    SLICE_X7Y52.B5       net (fanout=101)      0.637   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2
    SLICE_X7Y52.B        Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    C1.O                 net (fanout=1)        1.263   SRI_RTS_1_OBUF
    C1.PAD               Tioop                 1.396   SRI_RTS<1>
                                                       SRI_RTS_1_OBUF
                                                       SRI_RTS<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.696ns (1.796ns logic, 1.900ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  3.708ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1 (FF)
  Destination:          SRI_RTS<1> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.533ns (Levels of Logic = 2)
  Clock Path Delay:     0.575ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp506.IMUX.18
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.783   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X7Y52.CLK      net (fanout=1164)     0.656   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.575ns (-1.839ns logic, 2.414ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1 to SRI_RTS<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y52.AQ       Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1
    SLICE_X7Y52.B3       net (fanout=96)       0.520   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1
    SLICE_X7Y52.B        Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    C1.O                 net (fanout=1)        1.263   SRI_RTS_1_OBUF
    C1.PAD               Tioop                 1.396   SRI_RTS<1>
                                                       SRI_RTS_1_OBUF
                                                       SRI_RTS<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.533ns (1.750ns logic, 1.783ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  3.587ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 (FF)
  Destination:          SRI_RTS<1> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.412ns (Levels of Logic = 2)
  Clock Path Delay:     0.575ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp506.IMUX.18
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.783   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X7Y52.CLK      net (fanout=1164)     0.656   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.575ns (-1.839ns logic, 2.414ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 to SRI_RTS<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y52.CQ       Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X7Y52.B2       net (fanout=120)      0.399   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X7Y52.B        Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    C1.O                 net (fanout=1)        1.263   SRI_RTS_1_OBUF
    C1.PAD               Tioop                 1.396   SRI_RTS<1>
                                                       SRI_RTS_1_OBUF
                                                       SRI_RTS<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.412ns (1.750ns logic, 1.662ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_g_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_g_clk                       |     25.000ns|     24.946ns|     24.864ns|            0|            0|    321133321|       874343|
| TS_CLK_80MHz                  |     12.500ns|     12.432ns|      6.256ns|            0|            0|       874319|           24|
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      4.360ns|          N/A|            0|            0|            4|            0|
|  2SRIComPartition_1m_WEB1_0_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      4.328ns|          N/A|            0|            0|            4|            0|
|  2SRIComPartition_1m_WEB1_1_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      5.088ns|          N/A|            0|            0|            4|            0|
|  1SRIComPartition_1m_WEB1_0_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      5.708ns|          N/A|            0|            0|            4|            0|
|  1SRIComPartition_1m_WEB1_1_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      6.256ns|          N/A|            0|            0|            4|            0|
|  0SRIComPartition_1m_WEB1_0_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      5.762ns|          N/A|            0|            0|            4|            0|
|  0SRIComPartition_1m_WEB1_1_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock g_clk
----------------+------------+------------+------------+------------+------------------+--------+
                |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source          | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
----------------+------------+------------+------------+------------+------------------+--------+
SRI_RX<0>       |    3.581(R)|      SLOW  |   -0.959(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RX<1>       |    3.550(R)|      SLOW  |   -0.934(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RX<2>       |    3.224(R)|      SLOW  |   -0.817(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
iLIO_DI         |    3.109(R)|      SLOW  |   -1.263(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_A          |    1.611(R)|      SLOW  |   -0.350(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
iMPG_B          |    1.608(R)|      SLOW  |   -0.345(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<0>      |    9.253(R)|      SLOW  |   -5.157(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<1>      |    8.519(R)|      SLOW  |   -4.566(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<2>      |    8.109(R)|      SLOW  |   -4.421(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<3>      |    7.355(R)|      SLOW  |   -3.963(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<4>      |    6.549(R)|      SLOW  |   -3.512(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<5>      |    3.842(R)|      SLOW  |   -1.746(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<6>      |    4.064(R)|      SLOW  |   -1.876(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iXY2_STS        |    1.571(R)|      SLOW  |   -0.319(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
lb_cs_n         |    2.618(R)|      SLOW  |   -0.368(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_rd_n         |    4.338(R)|      SLOW  |   -1.426(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_wr_n         |    4.968(R)|      SLOW  |   -1.827(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
svo_alarm<0>    |    2.340(R)|      SLOW  |   -0.959(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_alarm<1>    |    1.914(R)|      SLOW  |   -0.648(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_alarm<2>    |    1.535(R)|      SLOW  |   -0.281(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_alarm<3>    |    1.735(R)|      SLOW  |   -0.475(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_a<0>    |    1.465(R)|      SLOW  |   -0.202(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_a<1>    |    2.631(R)|      SLOW  |   -1.085(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_a<2>    |    1.413(R)|      SLOW  |   -0.164(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_a<3>    |    2.074(R)|      SLOW  |   -0.709(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_b<0>    |    1.895(R)|      SLOW  |   -0.626(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_b<1>    |    1.579(R)|      SLOW  |   -0.325(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_b<2>    |    1.682(R)|      SLOW  |   -0.427(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_b<3>    |    1.284(R)|      SLOW  |   -0.018(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_index<0>|    1.514(R)|      SLOW  |   -0.266(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_index<1>|    1.979(R)|      SLOW  |   -0.709(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_index<2>|    2.531(R)|      SLOW  |   -0.899(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_index<3>|    2.983(R)|      SLOW  |   -1.297(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
----------------+------------+------------+------------+------------+------------------+--------+

Clock g_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
SRI_RTS<0>  |         9.962(R)|      SLOW  |         5.083(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RTS<1>  |         8.105(R)|      SLOW  |         3.587(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RTS<2>  |         7.904(R)|      SLOW  |         3.604(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<0>   |         7.386(R)|      SLOW  |         3.858(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<1>   |         6.128(R)|      SLOW  |         3.083(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<2>   |         6.377(R)|      SLOW  |         3.255(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_int      |         9.879(R)|      SLOW  |         5.485(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
led_1       |        11.434(R)|      SLOW  |         5.576(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLIO_DO     |         9.038(R)|      SLOW  |         4.322(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaser1     |        13.005(R)|      SLOW  |         4.890(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaser2     |        14.498(R)|      SLOW  |         5.275(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaserOn    |        12.192(R)|      SLOW  |         5.420(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_CLK |         9.361(R)|      SLOW  |         5.152(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_CSn |         9.205(R)|      SLOW  |         5.087(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_DO  |         9.343(R)|      SLOW  |         5.141(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_CLK    |         8.209(R)|      SLOW  |         4.504(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<0> |         9.292(R)|      SLOW  |         5.092(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<1> |         8.305(R)|      SLOW  |         4.543(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<2> |         8.422(R)|      SLOW  |         4.598(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_FS     |         9.596(R)|      SLOW  |         5.343(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<0>  |         9.170(R)|      SLOW  |         5.073(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<1>  |         8.829(R)|      SLOW  |         4.945(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<2>  |         7.949(R)|      SLOW  |         4.317(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<3>  |         8.580(R)|      SLOW  |         4.734(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<0>   |         9.011(R)|      SLOW  |         4.977(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<1>   |         8.604(R)|      SLOW  |         4.689(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<2>   |         9.211(R)|      SLOW  |         5.130(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<3>   |         8.586(R)|      SLOW  |         4.725(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_on      |        12.599(R)|      SLOW  |         5.873(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   21.618|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
Worst Case Data Window 9.235; Ideal Clock Offset To Actual Clock -7.865; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
SRI_RX<0>         |    3.581(R)|      SLOW  |   -0.959(R)|      FAST  |   21.419|    0.959|       10.230|
SRI_RX<1>         |    3.550(R)|      SLOW  |   -0.934(R)|      FAST  |   21.450|    0.934|       10.258|
SRI_RX<2>         |    3.224(R)|      SLOW  |   -0.817(R)|      FAST  |   21.776|    0.817|       10.480|
iLIO_DI           |    3.109(R)|      SLOW  |   -1.263(R)|      FAST  |   21.891|    1.263|       10.314|
iMPG_A            |    1.611(R)|      SLOW  |   -0.350(R)|      SLOW  |   23.389|    0.350|       11.519|
iMPG_B            |    1.608(R)|      SLOW  |   -0.345(R)|      SLOW  |   23.392|    0.345|       11.524|
iMPG_DI<0>        |    9.253(R)|      SLOW  |   -5.157(R)|      FAST  |   15.747|    5.157|        5.295|
iMPG_DI<1>        |    8.519(R)|      SLOW  |   -4.566(R)|      FAST  |   16.481|    4.566|        5.958|
iMPG_DI<2>        |    8.109(R)|      SLOW  |   -4.421(R)|      FAST  |   16.891|    4.421|        6.235|
iMPG_DI<3>        |    7.355(R)|      SLOW  |   -3.963(R)|      FAST  |   17.645|    3.963|        6.841|
iMPG_DI<4>        |    6.549(R)|      SLOW  |   -3.512(R)|      FAST  |   18.451|    3.512|        7.470|
iMPG_DI<5>        |    3.842(R)|      SLOW  |   -1.746(R)|      FAST  |   21.158|    1.746|        9.706|
iMPG_DI<6>        |    4.064(R)|      SLOW  |   -1.876(R)|      FAST  |   20.936|    1.876|        9.530|
iXY2_STS          |    1.571(R)|      SLOW  |   -0.319(R)|      SLOW  |   23.429|    0.319|       11.555|
lb_cs_n           |    2.618(R)|      SLOW  |   -0.368(R)|      FAST  |   22.382|    0.368|       11.007|
lb_rd_n           |    4.338(R)|      SLOW  |   -1.426(R)|      FAST  |   20.662|    1.426|        9.618|
lb_wr_n           |    4.968(R)|      SLOW  |   -1.827(R)|      FAST  |   20.032|    1.827|        9.102|
svo_alarm<0>      |    2.340(R)|      SLOW  |   -0.959(R)|      FAST  |   22.660|    0.959|       10.851|
svo_alarm<1>      |    1.914(R)|      SLOW  |   -0.648(R)|      SLOW  |   23.086|    0.648|       11.219|
svo_alarm<2>      |    1.535(R)|      SLOW  |   -0.281(R)|      SLOW  |   23.465|    0.281|       11.592|
svo_alarm<3>      |    1.735(R)|      SLOW  |   -0.475(R)|      SLOW  |   23.265|    0.475|       11.395|
svo_enc_a<0>      |    1.465(R)|      SLOW  |   -0.202(R)|      SLOW  |   23.535|    0.202|       11.666|
svo_enc_a<1>      |    2.631(R)|      SLOW  |   -1.085(R)|      FAST  |   22.369|    1.085|       10.642|
svo_enc_a<2>      |    1.413(R)|      SLOW  |   -0.164(R)|      SLOW  |   23.587|    0.164|       11.711|
svo_enc_a<3>      |    2.074(R)|      SLOW  |   -0.709(R)|      FAST  |   22.926|    0.709|       11.109|
svo_enc_b<0>      |    1.895(R)|      SLOW  |   -0.626(R)|      SLOW  |   23.105|    0.626|       11.240|
svo_enc_b<1>      |    1.579(R)|      SLOW  |   -0.325(R)|      SLOW  |   23.421|    0.325|       11.548|
svo_enc_b<2>      |    1.682(R)|      SLOW  |   -0.427(R)|      SLOW  |   23.318|    0.427|       11.446|
svo_enc_b<3>      |    1.284(R)|      SLOW  |   -0.018(R)|      SLOW  |   23.716|    0.018|       11.849|
svo_enc_index<0>  |    1.514(R)|      SLOW  |   -0.266(R)|      SLOW  |   23.486|    0.266|       11.610|
svo_enc_index<1>  |    1.979(R)|      SLOW  |   -0.709(R)|      SLOW  |   23.021|    0.709|       11.156|
svo_enc_index<2>  |    2.531(R)|      SLOW  |   -0.899(R)|      FAST  |   22.469|    0.899|       10.785|
svo_enc_index<3>  |    2.983(R)|      SLOW  |   -1.297(R)|      FAST  |   22.017|    1.297|       10.360|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.253|         -  |      -0.018|         -  |   15.747|    0.018|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = OUT 25 ns AFTER COMP "g_clk";
Bus Skew: 8.370 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
SRI_RTS<0>                                     |        9.962|      SLOW  |        5.083|      FAST  |         3.834|
SRI_RTS<1>                                     |        8.105|      SLOW  |        3.587|      FAST  |         1.977|
SRI_RTS<2>                                     |        7.904|      SLOW  |        3.604|      FAST  |         1.776|
SRI_TX<0>                                      |        7.386|      SLOW  |        3.858|      FAST  |         1.258|
SRI_TX<1>                                      |        6.128|      SLOW  |        3.083|      FAST  |         0.000|
SRI_TX<2>                                      |        6.377|      SLOW  |        3.255|      FAST  |         0.249|
lb_int                                         |        9.879|      SLOW  |        5.485|      FAST  |         3.751|
led_1                                          |       11.434|      SLOW  |        5.576|      FAST  |         5.306|
oLIO_DO                                        |        9.038|      SLOW  |        4.322|      FAST  |         2.910|
oLaser1                                        |       13.005|      SLOW  |        4.890|      FAST  |         6.877|
oLaser2                                        |       14.498|      SLOW  |        5.275|      FAST  |         8.370|
oLaserOn                                       |       12.192|      SLOW  |        5.420|      FAST  |         6.064|
oSPIDAC_CLK                                    |        9.361|      SLOW  |        5.152|      FAST  |         3.233|
oSPIDAC_CSn                                    |        9.205|      SLOW  |        5.087|      FAST  |         3.077|
oSPIDAC_DO                                     |        9.343|      SLOW  |        5.141|      FAST  |         3.215|
oXY2_CLK                                       |        8.209|      SLOW  |        4.504|      FAST  |         2.081|
oXY2_DAT<0>                                    |        9.292|      SLOW  |        5.092|      FAST  |         3.164|
oXY2_DAT<1>                                    |        8.305|      SLOW  |        4.543|      FAST  |         2.177|
oXY2_DAT<2>                                    |        8.422|      SLOW  |        4.598|      FAST  |         2.294|
oXY2_FS                                        |        9.596|      SLOW  |        5.343|      FAST  |         3.468|
svo_ccw<0>                                     |        9.170|      SLOW  |        5.073|      FAST  |         3.042|
svo_ccw<1>                                     |        8.829|      SLOW  |        4.945|      FAST  |         2.701|
svo_ccw<2>                                     |        7.949|      SLOW  |        4.317|      FAST  |         1.821|
svo_ccw<3>                                     |        8.580|      SLOW  |        4.734|      FAST  |         2.452|
svo_cw<0>                                      |        9.011|      SLOW  |        4.977|      FAST  |         2.883|
svo_cw<1>                                      |        8.604|      SLOW  |        4.689|      FAST  |         2.476|
svo_cw<2>                                      |        9.211|      SLOW  |        5.130|      FAST  |         3.083|
svo_cw<3>                                      |        8.586|      SLOW  |        4.725|      FAST  |         2.458|
svo_on                                         |       12.599|      SLOW  |        5.873|      FAST  |         6.471|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 322008278 paths, 0 nets, and 57561 connections

Design statistics:
   Minimum period:  24.946ns{1}   (Maximum frequency:  40.087MHz)
   Maximum path delay from/to any node:   6.256ns
   Minimum input required time before clock:   9.253ns
   Minimum output required time after clock:  14.498ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Apr 18 18:36:34 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 319 MB



