SPI controller with FIFO interrupts