
---------- Begin Simulation Statistics ----------
final_tick                               123254041500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 173710                       # Simulator instruction rate (inst/s)
host_mem_usage                                 847940                       # Number of bytes of host memory used
host_op_rate                                   195174                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1439.18                       # Real time elapsed on the host
host_tick_rate                               85641957                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   250000003                       # Number of instructions simulated
sim_ops                                     280889904                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.123254                       # Number of seconds simulated
sim_ticks                                123254041500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.993278                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                25081276                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             25082962                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 10                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            284696                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          48818882                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             724191                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          724515                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              324                       # Number of indirect misses.
system.cpu.branchPred.lookups                60130231                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 2593666                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           89                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 124024920                       # number of cc regfile reads
system.cpu.cc_regfile_writes                118162437                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            284212                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   57549898                       # Number of branches committed
system.cpu.commit.bw_lim_events              11169572                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls          247154                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         8132944                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            250123465                       # Number of instructions committed
system.cpu.commit.committedOps              281013366                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    235900052                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.191239                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.145017                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    145972966     61.88%     61.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     34244659     14.52%     76.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     16347019      6.93%     83.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      9494111      4.02%     87.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      7851637      3.33%     90.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      3129212      1.33%     92.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      4652980      1.97%     93.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      3037896      1.29%     95.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     11169572      4.73%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    235900052                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls              2518297                       # Number of function calls committed.
system.cpu.commit.int_insts                 242281012                       # Number of committed integer instructions.
system.cpu.commit.loads                      43935312                       # Number of loads committed
system.cpu.commit.membars                      246912                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass       178910      0.06%      0.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        193688660     68.93%     68.99% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         1527745      0.54%     69.53% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     69.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     69.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     69.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     69.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     69.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     69.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     69.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     69.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     69.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd          415903      0.15%     69.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     69.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu          415901      0.15%     69.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp          357828      0.13%     69.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     69.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         484255      0.17%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        43935312     15.63%     85.76% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       40008849     14.24%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         281013366                       # Class of committed instruction
system.cpu.commit.refs                       83944161                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                   4185745                       # Number of committed Vector instructions.
system.cpu.committedInsts                   250000003                       # Number of Instructions Simulated
system.cpu.committedOps                     280889904                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.986032                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.986032                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              46083095                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   488                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved             25009993                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts              290909080                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                133425814                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  55626028                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 289808                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   941                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles               1698414                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                    60130231                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  39749092                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      90591493                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                161616                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                      259772672                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                  580584                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.243928                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles          146241342                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           28399133                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.053810                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          237123159                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.229431                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.490335                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                178681391     75.35%     75.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  6226323      2.63%     77.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  5241329      2.21%     80.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  7764222      3.27%     83.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  9865690      4.16%     87.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  5471840      2.31%     89.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1793553      0.76%     90.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  2688919      1.13%     91.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 19389892      8.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            237123159                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                         9384925                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               368323                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 58931029                       # Number of branches executed
system.cpu.iew.exec_nop                        123493                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.171561                       # Inst execution rate
system.cpu.iew.exec_refs                     87233428                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   40529623                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  934303                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              44912304                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts             252026                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              4413                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             40866536                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           289188478                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              46703805                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            768320                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             288799207                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    839                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                648747                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 289808                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                648949                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         56872                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          2221155                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          593                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         1367                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads      1956943                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       976988                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       857686                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           1367                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       164583                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         203740                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 270604406                       # num instructions consuming a value
system.cpu.iew.wb_count                     286422097                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.523699                       # average fanout of values written-back
system.cpu.iew.wb_producers                 141715325                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.161918                       # insts written-back per cycle
system.cpu.iew.wb_sent                      286461702                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                322686715                       # number of integer regfile reads
system.cpu.int_regfile_writes               192531399                       # number of integer regfile writes
system.cpu.ipc                               1.014166                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.014166                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            181095      0.06%      0.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             198584480     68.58%     68.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              1611506      0.56%     69.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     3      0.00%     69.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     69.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     69.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     69.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     69.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     69.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     69.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     69.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     69.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd               422460      0.15%     69.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     69.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               422457      0.15%     69.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp               362200      0.13%     69.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     69.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              488683      0.17%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             46922266     16.20%     85.99% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            40572378     14.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              289567528                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     4335231                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014971                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1132444     26.12%     26.12% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     26.12% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     26.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     26.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     26.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     26.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     26.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     26.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     26.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     26.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     26.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     26.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     26.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.00%     26.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     26.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     26.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     26.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     26.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     26.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     26.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     26.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     26.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     26.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     26.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     26.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     26.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     26.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     26.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     26.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     26.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     26.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     26.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     26.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     26.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     26.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     26.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     26.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     26.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     26.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     26.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     26.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     26.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     26.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     26.12% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 809960     18.68%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               2392823     55.19%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              289184112                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          811655781                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    282207853                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         292875820                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  288812959                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 289567528                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded              252026                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         8175058                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              5886                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           4872                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      4061079                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     237123159                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.221169                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.883805                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           141288878     59.58%     59.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            23641987      9.97%     69.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            22588031      9.53%     79.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            16880210      7.12%     86.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            11977727      5.05%     91.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             8215162      3.46%     94.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             8534703      3.60%     98.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             2057775      0.87%     99.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1938686      0.82%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       237123159                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.174678                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                4537552                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads            8943550                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses      4214244                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes           4365589                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads           1374692                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           877996                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             44912304                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            40866536                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               195839160                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 987649                       # number of misc regfile writes
system.cpu.numCycles                        246508084                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 1474590                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             306370285                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   5291                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                133830919                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     33                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    18                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             467306209                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              290439180                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           318050756                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  56941747                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                3875721                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 289808                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               4923323                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 11680417                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups        324896258                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles       39662772                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts             847533                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   3988777                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts         252052                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups          5291787                       # Number of vector rename lookups
system.cpu.rob.rob_reads                    513821683                       # The number of ROB reads
system.cpu.rob.rob_writes                   579515771                       # The number of ROB writes
system.cpu.timesIdled                         3039923                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                  5174025                       # number of vector regfile reads
system.cpu.vec_regfile_writes                 2180916                       # number of vector regfile writes
system.cpu.workload.numSyscalls                   241                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       284723                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        586072                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5431654                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        23313                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10863801                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          23313                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              69366                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       284283                       # Transaction distribution
system.membus.trans_dist::CleanEvict              440                       # Transaction distribution
system.membus.trans_dist::ReadExReq            231968                       # Transaction distribution
system.membus.trans_dist::ReadExResp           231968                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         69366                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            15                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       887406                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 887406                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     37479488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                37479488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            301349                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  301349    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              301349                       # Request fanout histogram
system.membus.reqLayer0.occupancy          1768461500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1583619500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 123254041500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5189816                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       767744                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      4781689                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          190188                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           242316                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          242316                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       4781926                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       407890                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           15                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           15                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     14345541                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1950407                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              16295948                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    612071360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     72554688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              684626048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          307967                       # Total snoops (count)
system.tol2bus.snoopTraffic                  18194112                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5740114                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004062                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.063601                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5716800     99.59%     99.59% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  23314      0.41%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5740114                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        10697050500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         975316500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        7172955367                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.8                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 123254041500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst              4781381                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               349417                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5130798                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             4781381                       # number of overall hits
system.l2.overall_hits::.cpu.data              349417                       # number of overall hits
system.l2.overall_hits::total                 5130798                       # number of overall hits
system.l2.demand_misses::.cpu.inst                545                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             300789                       # number of demand (read+write) misses
system.l2.demand_misses::total                 301334                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               545                       # number of overall misses
system.l2.overall_misses::.cpu.data            300789                       # number of overall misses
system.l2.overall_misses::total                301334                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     42678500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  26760774500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      26803453000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     42678500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  26760774500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     26803453000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          4781926                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           650206                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5432132                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         4781926                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          650206                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5432132                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000114                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.462606                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.055473                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000114                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.462606                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.055473                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78309.174312                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 88968.594264                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88949.315378                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78309.174312                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 88968.594264                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88949.315378                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              284283                       # number of writebacks
system.l2.writebacks::total                    284283                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           545                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        300789                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            301334                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          545                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       300789                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           301334                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     37228500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  23752884500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  23790113000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     37228500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  23752884500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  23790113000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000114                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.462606                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.055473                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000114                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.462606                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.055473                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68309.174312                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 78968.594264                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78949.315378                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68309.174312                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 78968.594264                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78949.315378                       # average overall mshr miss latency
system.l2.replacements                         307967                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       483461                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           483461                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       483461                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       483461                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      4781689                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          4781689                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      4781689                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      4781689                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           69                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            69                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             10348                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10348                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          231968                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              231968                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  20298019500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   20298019500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        242316                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            242316                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.957295                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.957295                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 87503.532815                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87503.532815                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       231968                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         231968                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  17978339500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  17978339500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.957295                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.957295                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 77503.532815                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77503.532815                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        4781381                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            4781381                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          545                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              545                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     42678500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     42678500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      4781926                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        4781926                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000114                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000114                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78309.174312                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78309.174312                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          545                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          545                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     37228500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     37228500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000114                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000114                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68309.174312                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68309.174312                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        339069                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            339069                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        68821                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           68821                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   6462755000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6462755000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       407890                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        407890                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.168724                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.168724                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 93906.729051                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93906.729051                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        68821                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        68821                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   5774545000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5774545000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.168724                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.168724                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83906.729051                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83906.729051                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           15                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              15                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       285500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       285500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19033.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19033.333333                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 123254041500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16234.156772                       # Cycle average of tags in use
system.l2.tags.total_refs                    10863716                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    324351                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     33.493703                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     311.721250                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        42.745099                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15879.690423                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.019026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002609                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.969219                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990854                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          153                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1194                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        11891                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3128                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 174145151                       # Number of tag accesses
system.l2.tags.data_accesses                174145151                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123254041500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          34880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       19250496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19285376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        34880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         34880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     18194112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        18194112                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             545                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          300789                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              301334                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       284283                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             284283                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            282993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         156185515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             156468508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       282993                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           282993                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      147614730                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            147614730                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      147614730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           282993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        156185515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            304083238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    284283.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       545.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    300686.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000880967750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        16188                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        16188                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              882891                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             268393                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      301334                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     284283                       # Number of write requests accepted
system.mem_ctrls.readBursts                    301334                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   284283                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    103                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             18823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             18853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             18839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             19064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             18638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             18794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            18918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            18913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            18771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            19009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             17814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             17762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             17875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             17737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             17719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             17705                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             17663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             17745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            17859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            17660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            17878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            17767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17733                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            17899                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.47                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.38                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5588035250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1506155000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             11236116500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18550.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37300.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   214274                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  174912                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.13                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.53                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                301334                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               284283                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  168989                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   73040                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   34551                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   24639                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  10766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  16173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  16275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  16296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  16294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  16281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  16271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  16361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  16853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  16780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  16995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  18962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  16880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  17410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  16229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       196300                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    190.885624                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   116.907819                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   235.170358                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       122970     62.64%     62.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        25700     13.09%     75.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        14585      7.43%     83.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9844      5.01%     88.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         7946      4.05%     92.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3848      1.96%     94.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4008      2.04%     96.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2261      1.15%     97.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5138      2.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       196300                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        16188                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.607734                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.486781                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    127.397733                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         16187     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15872-16383            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         16188                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        16188                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.559859                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.517332                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.219652                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5409     33.41%     33.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               27      0.17%     33.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7821     48.31%     81.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2259     13.95%     95.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              564      3.48%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              100      0.62%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                7      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         16188                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               19278784                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6592                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                18192576                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                19285376                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             18194112                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       156.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       147.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    156.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    147.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.38                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.15                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  123253478500                       # Total gap between requests
system.mem_ctrls.avgGap                     210467.73                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        34880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     19243904                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     18192576                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 282992.748761102499                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 156132032.392625451088                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 147602267.468040794134                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          545                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       300789                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       284283                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     14800750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  11221315750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2842009023500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27157.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37306.27                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9997112.12                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            702811620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            373553235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1074584280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          742304880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9729136560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      43382707410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      10796746080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        66801844065                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        541.985019                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  27635112000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4115540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  91503389500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            698798940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            371405265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1076205060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          741527100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9729136560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      43687374690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      10540184160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        66844631775                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        542.332170                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  26965467750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4115540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  92173033750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 123254041500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     34899909                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         34899909                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     34899909                       # number of overall hits
system.cpu.icache.overall_hits::total        34899909                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      4849183                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        4849183                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      4849183                       # number of overall misses
system.cpu.icache.overall_misses::total       4849183                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  63471728999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  63471728999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  63471728999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  63471728999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     39749092                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     39749092                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     39749092                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     39749092                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.121995                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.121995                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.121995                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.121995                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13089.159349                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13089.159349                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13089.159349                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13089.159349                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          447                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    63.857143                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      4781689                       # number of writebacks
system.cpu.icache.writebacks::total           4781689                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        67257                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        67257                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        67257                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        67257                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst      4781926                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      4781926                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      4781926                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      4781926                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  58065280499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  58065280499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  58065280499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  58065280499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.120303                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.120303                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.120303                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.120303                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12142.655595                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12142.655595                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12142.655595                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12142.655595                       # average overall mshr miss latency
system.cpu.icache.replacements                4781689                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     34899909                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        34899909                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      4849183                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       4849183                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  63471728999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  63471728999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     39749092                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     39749092                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.121995                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.121995                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13089.159349                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13089.159349                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        67257                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        67257                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      4781926                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      4781926                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  58065280499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  58065280499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.120303                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.120303                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12142.655595                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12142.655595                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 123254041500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           236.978096                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            39681835                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           4781926                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              8.298295                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   236.978096                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.925696                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.925696                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          237                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          216                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.925781                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          84280110                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         84280110                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123254041500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 123254041500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 123254041500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 123254041500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 123254041500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     81311533                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         81311533                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     81432867                       # number of overall hits
system.cpu.dcache.overall_hits::total        81432867                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       900490                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         900490                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       917054                       # number of overall misses
system.cpu.dcache.overall_misses::total        917054                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  45282035752                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  45282035752                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  45282035752                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  45282035752                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     82212023                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     82212023                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     82349921                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     82349921                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010953                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010953                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011136                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011136                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 50285.995127                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 50285.995127                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 49377.720126                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49377.720126                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      4395135                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             56888                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    77.259440                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       483461                       # number of writebacks
system.cpu.dcache.writebacks::total            483461                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       250277                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       250277                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       250277                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       250277                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       650213                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       650213                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       650220                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       650220                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  31530043632                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  31530043632                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  31530288132                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  31530288132                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007909                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007909                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007896                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007896                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 48491.869021                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 48491.869021                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 48491.723005                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48491.723005                       # average overall mshr miss latency
system.cpu.dcache.replacements                 649965                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     41915384                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        41915384                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       534700                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        534700                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  15773452000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  15773452000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     42450084                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     42450084                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012596                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012596                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 29499.629699                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29499.629699                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       126573                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       126573                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       408127                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       408127                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  10684282000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  10684282000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009614                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009614                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 26178.816888                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26178.816888                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     39396149                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       39396149                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       365777                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       365777                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  29508170757                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  29508170757                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     39761926                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     39761926                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009199                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009199                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 80672.570328                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80672.570328                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       123704                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       123704                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       242073                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       242073                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  20845361637                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  20845361637                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.006088                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006088                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 86111.882106                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86111.882106                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       121334                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        121334                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        16564                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        16564                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       137898                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       137898                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.120118                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.120118                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       244500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       244500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.000051                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000051                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 34928.571429                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 34928.571429                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data           13                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           13                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       412995                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       412995                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           13                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           13                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31768.846154                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31768.846154                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           13                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           13                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       399995                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       399995                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30768.846154                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30768.846154                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       128057                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       128057                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data       123442                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total       123442                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data   1728318500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total   1728318500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       251499                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       251499                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.490825                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.490825                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 14001.057177                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 14001.057177                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data       123441                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total       123441                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000004                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       246912                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       246912                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       246912                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       246912                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 123254041500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.959189                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            82458057                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            650221                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            126.815432                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.959189                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999841                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999841                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          125                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         166346885                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        166346885                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123254041500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 123254041500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
