
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 1000000
Simulation Instructions: 29000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 8
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 1600 MT/s

CPU 0 runs /home/jiaqi/CA_Grad_Lab/lab/traces/hmmer-342870169847-trace.gz
CPU 0 Bimodal branch predictor
CPU 0 L2C IP-based stride prefetcher

Warmup complete CPU 0 instructions: 1000001 cycles: 667219 (Simulation time: 0 hr 0 min 3 sec) 

Heartbeat CPU 0 instructions: 10000000 cycles: 9803512 heartbeat IPC: 1.02004 cumulative IPC: 0.985082 (Simulation time: 0 hr 0 min 40 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 20554700 heartbeat IPC: 0.93013 cumulative IPC: 0.955375 (Simulation time: 0 hr 1 min 28 sec) 
*** Reached end of trace for Core: 0 Repeating trace: /home/jiaqi/CA_Grad_Lab/lab/traces/hmmer-342870169847-trace.gz
Heartbeat CPU 0 instructions: 30000000 cycles: 31053121 heartbeat IPC: 0.952524 cumulative IPC: 0.95439 (Simulation time: 0 hr 2 min 13 sec) 
Finished CPU 0 instructions: 29000001 cycles: 30385903 cumulative IPC: 0.95439 (Simulation time: 0 hr 2 min 13 sec) 

CPU 0 Branch Prediction Accuracy: 99.6017% MPKI: 0.189793

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.95439 instructions: 29000001 cycles: 30385903
L1D TOTAL     ACCESS:   11556842  HIT:   11404191  MISS:     152651
L1D LOAD      ACCESS:    9223716  HIT:    9156655  MISS:      67061
L1D RFO       ACCESS:    2333126  HIT:    2247536  MISS:      85590
L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I TOTAL     ACCESS:    7438919  HIT:    7438588  MISS:        331
L1I LOAD      ACCESS:    7438919  HIT:    7438588  MISS:        331
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L2C TOTAL     ACCESS:     383068  HIT:     290408  MISS:      92660
L2C LOAD      ACCESS:      67377  HIT:      65602  MISS:       1775
L2C RFO       ACCESS:      85590  HIT:        112  MISS:      85478
L2C PREFETCH  ACCESS:     144384  HIT:     138981  MISS:       5403
L2C WRITEBACK ACCESS:      85717  HIT:      85713  MISS:          4
L2C PREFETCH  REQUESTED:     150499  ISSUED:     150499  USEFUL:       5904  USELESS:        282
LLC TOTAL     ACCESS:     177918  HIT:      89162  MISS:      88756
LLC LOAD      ACCESS:       1756  HIT:        669  MISS:       1087
LLC RFO       ACCESS:      85478  HIT:         65  MISS:      85413
LLC PREFETCH  ACCESS:       5426  HIT:       3173  MISS:       2253
LLC WRITEBACK ACCESS:      85258  HIT:      85255  MISS:          3
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        173  USELESS:       2305
Major fault: 0 Minor fault: 1068
CPU 0 L2C PC-based stride prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      55069  ROW_BUFFER_MISS:      33684
 DBUS_CONGESTED:      76795
 WQ ROW_BUFFER_HIT:      30543  ROW_BUFFER_MISS:      42330  FULL:          0

 AVG_CONGESTED_CYCLE: 13
