<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>design_1_zynq_dna_usr_data_0_1</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S_APB_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>APB_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_APB_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S_APB_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_APB_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>APB_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_APB_CLK.ASSOCIATED_BUSIF">S_APB</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_APB_CLK.ASSOCIATED_RESET">APB_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_APB_CLK.FREQ_HZ">50000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_APB_CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_APB_CLK.CLK_DOMAIN">design_1_ps7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S_APB_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_APB</spirit:name>
      <spirit:displayName>APB</spirit:displayName>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="apb" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="apb_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S_APB"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PSLVERR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>APB_pslverr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>APB_paddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>APB_pready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PENABLE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>APB_penable</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PWRITE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>APB_pwrite</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PRDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>APB_prdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PWDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>APB_pwdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PSEL</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>APB_psel</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S_APB</spirit:name>
      <spirit:displayName>APB Slave</spirit:displayName>
      <spirit:addressBlock>
        <spirit:name>reg</spirit:name>
        <spirit:baseAddress spirit:format="long">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">0</spirit:width>
        <spirit:register>
          <spirit:name>DATE</spirit:name>
          <spirit:addressOffset>0</spirit:addressOffset>
          <spirit:size spirit:format="long">4</spirit:size>
        </spirit:register>
        <spirit:register>
          <spirit:name>TIME</spirit:name>
          <spirit:addressOffset>4</spirit:addressOffset>
          <spirit:size spirit:format="long">4</spirit:size>
        </spirit:register>
        <spirit:register>
          <spirit:name>DNA_L</spirit:name>
          <spirit:addressOffset>8</spirit:addressOffset>
          <spirit:size spirit:format="long">4</spirit:size>
        </spirit:register>
        <spirit:register>
          <spirit:name>DNA_H</spirit:name>
          <spirit:addressOffset>12</spirit:addressOffset>
          <spirit:size spirit:format="long">4</spirit:size>
        </spirit:register>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>zynq_dna_usr_data_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Jun 02 11:05:00 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:6acd7620</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_zynq_dna_usr_data_0_1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Jun 02 11:05:00 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:6acd7620</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>zynq_dna_usr_data_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Jun 02 09:10:50 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:15c847a5</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_zynq_dna_usr_data_0_1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Jul 18 09:13:32 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:15c847a5</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Jul 18 09:17:36 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:15c847a5</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>APB_paddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>APB_psel</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>APB_penable</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>APB_pwrite</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>APB_pwdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>APB_pready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>APB_prdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>APB_pslverr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>APB_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>APB_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/bfc8/hdl/zynq_dna_usr_data_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/design_1_zynq_dna_usr_data_0_1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>dna_usr_access.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:define>
          <spirit:name>processing_order</spirit:name>
          <spirit:value>late</spirit:value>
        </spirit:define>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/bfc8/hdl/zynq_dna_usr_data_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/design_1_zynq_dna_usr_data_0_1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>design_1_zynq_dna_usr_data_0_1.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_zynq_dna_usr_data_0_1_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_zynq_dna_usr_data_0_1_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_zynq_dna_usr_data_0_1_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_zynq_dna_usr_data_0_1_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Reading device DNA and UsrAccess (time tag)</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">design_1_zynq_dna_usr_data_0_1</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>Zynq DNA and UsrAccess</xilinx:displayName>
      <xilinx:coreRevision>1</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f68126c_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f88f48c_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51ba39aa_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d2bb12b_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3530e355_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9381444_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39819921_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a690f24_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c8a886f_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63dd0f93_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6390252f_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@565d28a2_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@562ea008_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f083b5b_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3028ce90_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b9ca06e_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@562be6e2_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5df15bf2_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46c1b628_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48226c0e_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d6352ee_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21deadc6_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d13924e_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bd88abf_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c271acb_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a55fda4_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a768679_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@687a7fe7_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@85671dd_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5715daf0_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1136c6e_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e879712_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4746b6e2_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b681a99_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11038774_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4be5796a_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f9e9d74_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67e21fa3_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70e2b77_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@262d8da0_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b470d22_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46585ffa_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b0d9f2d_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27ec8e54_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12c543e_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5458c529_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f444c01_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7311b965_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2859e209_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30fde8b0_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48c14102_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@af5bcf6_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e6a7db6_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f95140f_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18555b6b_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@108223c8_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1263e675_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64fd9cdd_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1721790d_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61b75fe6_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50cd4f2d_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1299060b_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@116c1ee3_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a02062a_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@732a7edf_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68358e72_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@141c6953_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b061775_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4046c_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b660088_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44426233_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ed8ab8f_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5864e90e_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3401bf6d_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cbf8187_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56217f3f_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59f31fdf_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@520f00d5_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28718df9_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4aef3020_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c62ab5f_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67322d0c_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34dda30a_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3145297e_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20816d50_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a6ae5cf_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b04f19b_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d87d752_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@479713a4_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@592c5cbb_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@256dfbdd_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58afad78_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@138c8b6b_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@144e5d71_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76c46ed9_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53664bdd_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eae551a_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a1344fc_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5355fce0_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65d89e0c_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4abc6335_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eb4e632_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@eafc98c_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f6429ab_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28c9186a_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64bc642b_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4064dfea_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e5c0201_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@230aa80d_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40aad553_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14f587fa_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@616900de_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17785fe_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@629abfc7_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e4b5349_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f1eb130_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65fde115_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4132141e_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a0584c0_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f7c9481_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5115eea6_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43f7d995_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19d5c853_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34982ef9_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7411f77c_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46e7d8a2_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2799b311_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cc11e01_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3921c31c_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13bf1d06_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ed73ba3_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e0e4af5_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c0a1484_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c45c816_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e81ffba_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f210370_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20222c3e_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f3a6d27_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@425dfb83_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a37e136_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@657256f3_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13641977_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b4602cb_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@250214e1_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b6fd21d_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15edf212_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14c8baf1_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36ffb042_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@511708ad_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c4c7a62_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14b191f9_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@559a64e2_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@655bb414_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36716f35_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7166de05_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f3d7c4c_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@282ad266_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30de200c_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47cda30d_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39e1134c_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@194718ca_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f32827d_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37abd385_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63c35548_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74ba8b12_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@de4053e_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a53a08f_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d9d3f23_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b62fd1c_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_APB_CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_APB_CLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="15e1f582"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="653bf0d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="21550fe2"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="9eefe9b6"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="c3276b51"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
