pr_debug	,	F_8
"vddarm"	,	L_10
"Unable to check supported voltages\n"	,	L_5
s3c64xx_cpufreq_driver	,	V_30
"Failed to configure frequency table: %d\n"	,	L_14
CPUFREQ_TABLE_END	,	V_24
frequency	,	V_12
CPUFREQ_ENTRY_INVALID	,	V_25
clk_put	,	F_20
cpufreq_register_driver	,	F_22
ret	,	V_10
"No frequency information for this CPU\n"	,	L_7
regulator_count_voltages	,	F_10
new_freq	,	V_9
count	,	V_18
cpu	,	V_1
index	,	V_5
s3c64xx_cpufreq_init	,	F_21
vddarm	,	V_15
PTR_ERR	,	F_15
clk_get_rate	,	F_2
regulator_put	,	F_19
s3c64xx_cpufreq_driver_init	,	F_12
regulator_set_voltage	,	F_5
vddarm_max	,	V_17
armclk	,	V_2
pr_err	,	F_6
clk_set_rate	,	F_7
ENODEV	,	V_28
old_freq	,	V_8
s3c64xx_cpufreq_set_target	,	F_3
vddarm_min	,	V_16
freq	,	V_23
s3c64xx_freq_table	,	V_11
"Failed to obtain VDDARM: %d\n"	,	L_11
driver_data	,	V_14
regulator_list_voltage	,	F_11
found	,	V_21
"Failed to set rate %dkHz: %d\n"	,	L_2
s3c64xx_dvfs_table	,	V_13
CONFIG_REGULATOR	,	F_4
s3c64xx_dvfs	,	V_6
clk_round_rate	,	F_17
"Unable to obtain ARMCLK: %ld\n"	,	L_9
"%dkHz unsupported by clock\n"	,	L_13
clk_get	,	F_13
policy	,	V_4
"Set actual frequency %lukHz\n"	,	L_4
"armclk"	,	L_8
regulator_latency	,	V_26
"Failed to restore original clock rate\n"	,	L_3
i	,	V_20
"Only frequency scaling available\n"	,	L_12
s3c64xx_cpufreq_config_regulator	,	F_9
cpufreq_generic_init	,	F_18
cpufreq_policy	,	V_3
cpufreq_frequency_table	,	V_22
dvfs	,	V_7
EINVAL	,	V_27
r	,	V_29
s3c64xx_cpufreq_get_speed	,	F_1
v	,	V_19
"Failed to set VDDARM for %dkHz: %d\n"	,	L_1
__init	,	T_1
"%dkHz unsupported by regulator\n"	,	L_6
regulator_get	,	F_16
IS_ERR	,	F_14
