-a "LIFCL"
-p LIFCL-40
-t CABGA400
-sp "7_High-Performance_1.0V"

-optimization_goal Timing
-bram_utilization 100
-ramstyle Auto
-romstyle auto
-dsp_utilization 100
-use_dsp 1
-use_carry_chain 1
-carry_chain_length 0
-force_gsr Yes
-resource_sharing 1
-propagate_constants 1
-remove_duplicate_regs 1
-mux_style Auto
-max_fanout 1000
-fsm_encoding_style Auto
-twr_paths 3
-fix_gated_clocks 1
-loop_limit 1950




-use_io_reg auto
-vh2008

-sethld


-use_io_insertion 1
-resolve_mixed_drivers 0
-sdc "CMOS_to_MIPI_impl_1_cpe.ldc"
-path "C:/code/fw_fpga_sensor_if/CMOS_to_MIPI/p2b"
-path "C:/code/fw_fpga_sensor_if/CMOS_to_MIPI/tx_dphy_csi2"
-path "C:/lscc/radiant/2.2/ispfpga/je5d00/data" "C:/code/fw_fpga_sensor_if/CMOS_to_MIPI/impl_1" "C:/code/fw_fpga_sensor_if/CMOS_to_MIPI"
-ver "C:/lscc/radiant/2.2/ip/pmi/pmi_lifcl.v"
-lib pmi -vhd "C:/lscc/radiant/2.2/ip/pmi/pmi_lifcl.vhd"
-lib "work" -vhd "C:/code/fw_fpga_sensor_if/CMOS_to_MIPI/source/impl_1/top_tx_dphy.vhd"
-ver "C:/code/fw_fpga_sensor_if/CMOS_to_MIPI/tx_dphy_csi2/rtl/tx_dphy_csi2.v"
"C:/code/fw_fpga_sensor_if/CMOS_to_MIPI/p2b/rtl/p2b.v"


-path "C:/code/fw_fpga_sensor_if/CMOS_to_MIPI"
-top top_tx_dphy
-udb "CMOS_to_MIPI_impl_1_rtl.udb"
-output_hdl "CMOS_to_MIPI_impl_1.vm"

