Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Feb 11 17:17:34 2021
| Host         : LAPTOP-G8QFLMSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file PGCD_uart_timing_summary_routed.rpt -pb PGCD_uart_timing_summary_routed.pb -rpx PGCD_uart_timing_summary_routed.rpx -warn_on_violation
| Design       : PGCD_uart
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.157        0.000                      0                 3773        0.072        0.000                      0                 3773        3.750        0.000                       0                   720  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.157        0.000                      0                 3773        0.072        0.000                      0                 3773        3.750        0.000                       0                   720  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.157ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.157ns  (required time - arrival time)
  Source:                 snd/write_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/FIFO_reg_832_895_6_6/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.766ns  (logic 0.456ns (5.872%)  route 7.310ns (94.128%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=719, routed)         1.630     5.232    snd/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y108        FDRE                                         r  snd/write_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y108        FDRE (Prop_fdre_C_Q)         0.456     5.688 r  snd/write_index_reg[0]/Q
                         net (fo=519, routed)         7.310    12.998    snd/FIFO_reg_832_895_6_6/A0
    SLICE_X10Y99         RAMD64E                                      r  snd/FIFO_reg_832_895_6_6/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=719, routed)         1.528    14.951    snd/FIFO_reg_832_895_6_6/WCLK
    SLICE_X10Y99         RAMD64E                                      r  snd/FIFO_reg_832_895_6_6/DP/CLK
                         clock pessimism              0.180    15.131    
                         clock uncertainty           -0.035    15.095    
    SLICE_X10Y99         RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    15.155    snd/FIFO_reg_832_895_6_6/DP
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -12.998    
  -------------------------------------------------------------------
                         slack                                  2.157    

Slack (MET) :             2.157ns  (required time - arrival time)
  Source:                 snd/write_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/FIFO_reg_832_895_6_6/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.766ns  (logic 0.456ns (5.872%)  route 7.310ns (94.128%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=719, routed)         1.630     5.232    snd/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y108        FDRE                                         r  snd/write_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y108        FDRE (Prop_fdre_C_Q)         0.456     5.688 r  snd/write_index_reg[0]/Q
                         net (fo=519, routed)         7.310    12.998    snd/FIFO_reg_832_895_6_6/A0
    SLICE_X10Y99         RAMD64E                                      r  snd/FIFO_reg_832_895_6_6/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=719, routed)         1.528    14.951    snd/FIFO_reg_832_895_6_6/WCLK
    SLICE_X10Y99         RAMD64E                                      r  snd/FIFO_reg_832_895_6_6/SP/CLK
                         clock pessimism              0.180    15.131    
                         clock uncertainty           -0.035    15.095    
    SLICE_X10Y99         RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    15.155    snd/FIFO_reg_832_895_6_6/SP
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -12.998    
  -------------------------------------------------------------------
                         slack                                  2.157    

Slack (MET) :             2.157ns  (required time - arrival time)
  Source:                 snd/write_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/FIFO_reg_832_895_7_7/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.766ns  (logic 0.456ns (5.872%)  route 7.310ns (94.128%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=719, routed)         1.630     5.232    snd/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y108        FDRE                                         r  snd/write_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y108        FDRE (Prop_fdre_C_Q)         0.456     5.688 r  snd/write_index_reg[0]/Q
                         net (fo=519, routed)         7.310    12.998    snd/FIFO_reg_832_895_7_7/A0
    SLICE_X10Y99         RAMD64E                                      r  snd/FIFO_reg_832_895_7_7/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=719, routed)         1.528    14.951    snd/FIFO_reg_832_895_7_7/WCLK
    SLICE_X10Y99         RAMD64E                                      r  snd/FIFO_reg_832_895_7_7/DP/CLK
                         clock pessimism              0.180    15.131    
                         clock uncertainty           -0.035    15.095    
    SLICE_X10Y99         RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    15.155    snd/FIFO_reg_832_895_7_7/DP
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -12.998    
  -------------------------------------------------------------------
                         slack                                  2.157    

Slack (MET) :             2.157ns  (required time - arrival time)
  Source:                 snd/write_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/FIFO_reg_832_895_7_7/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.766ns  (logic 0.456ns (5.872%)  route 7.310ns (94.128%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=719, routed)         1.630     5.232    snd/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y108        FDRE                                         r  snd/write_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y108        FDRE (Prop_fdre_C_Q)         0.456     5.688 r  snd/write_index_reg[0]/Q
                         net (fo=519, routed)         7.310    12.998    snd/FIFO_reg_832_895_7_7/A0
    SLICE_X10Y99         RAMD64E                                      r  snd/FIFO_reg_832_895_7_7/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=719, routed)         1.528    14.951    snd/FIFO_reg_832_895_7_7/WCLK
    SLICE_X10Y99         RAMD64E                                      r  snd/FIFO_reg_832_895_7_7/SP/CLK
                         clock pessimism              0.180    15.131    
                         clock uncertainty           -0.035    15.095    
    SLICE_X10Y99         RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    15.155    snd/FIFO_reg_832_895_7_7/SP
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -12.998    
  -------------------------------------------------------------------
                         slack                                  2.157    

Slack (MET) :             2.331ns  (required time - arrival time)
  Source:                 snd/write_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/FIFO_reg_0_63_6_6/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.589ns  (logic 0.456ns (6.009%)  route 7.133ns (93.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=719, routed)         1.630     5.232    snd/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y108        FDRE                                         r  snd/write_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y108        FDRE (Prop_fdre_C_Q)         0.456     5.688 r  snd/write_index_reg[0]/Q
                         net (fo=519, routed)         7.133    12.822    snd/FIFO_reg_0_63_6_6/A0
    SLICE_X12Y99         RAMD64E                                      r  snd/FIFO_reg_0_63_6_6/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=719, routed)         1.525    14.948    snd/FIFO_reg_0_63_6_6/WCLK
    SLICE_X12Y99         RAMD64E                                      r  snd/FIFO_reg_0_63_6_6/DP/CLK
                         clock pessimism              0.180    15.128    
                         clock uncertainty           -0.035    15.092    
    SLICE_X12Y99         RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    15.152    snd/FIFO_reg_0_63_6_6/DP
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                         -12.822    
  -------------------------------------------------------------------
                         slack                                  2.331    

Slack (MET) :             2.331ns  (required time - arrival time)
  Source:                 snd/write_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/FIFO_reg_0_63_6_6/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.589ns  (logic 0.456ns (6.009%)  route 7.133ns (93.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=719, routed)         1.630     5.232    snd/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y108        FDRE                                         r  snd/write_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y108        FDRE (Prop_fdre_C_Q)         0.456     5.688 r  snd/write_index_reg[0]/Q
                         net (fo=519, routed)         7.133    12.822    snd/FIFO_reg_0_63_6_6/A0
    SLICE_X12Y99         RAMD64E                                      r  snd/FIFO_reg_0_63_6_6/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=719, routed)         1.525    14.948    snd/FIFO_reg_0_63_6_6/WCLK
    SLICE_X12Y99         RAMD64E                                      r  snd/FIFO_reg_0_63_6_6/SP/CLK
                         clock pessimism              0.180    15.128    
                         clock uncertainty           -0.035    15.092    
    SLICE_X12Y99         RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    15.152    snd/FIFO_reg_0_63_6_6/SP
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                         -12.822    
  -------------------------------------------------------------------
                         slack                                  2.331    

Slack (MET) :             2.331ns  (required time - arrival time)
  Source:                 snd/write_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/FIFO_reg_0_63_7_7/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.589ns  (logic 0.456ns (6.009%)  route 7.133ns (93.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=719, routed)         1.630     5.232    snd/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y108        FDRE                                         r  snd/write_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y108        FDRE (Prop_fdre_C_Q)         0.456     5.688 r  snd/write_index_reg[0]/Q
                         net (fo=519, routed)         7.133    12.822    snd/FIFO_reg_0_63_7_7/A0
    SLICE_X12Y99         RAMD64E                                      r  snd/FIFO_reg_0_63_7_7/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=719, routed)         1.525    14.948    snd/FIFO_reg_0_63_7_7/WCLK
    SLICE_X12Y99         RAMD64E                                      r  snd/FIFO_reg_0_63_7_7/DP/CLK
                         clock pessimism              0.180    15.128    
                         clock uncertainty           -0.035    15.092    
    SLICE_X12Y99         RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    15.152    snd/FIFO_reg_0_63_7_7/DP
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                         -12.822    
  -------------------------------------------------------------------
                         slack                                  2.331    

Slack (MET) :             2.331ns  (required time - arrival time)
  Source:                 snd/write_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/FIFO_reg_0_63_7_7/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.589ns  (logic 0.456ns (6.009%)  route 7.133ns (93.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=719, routed)         1.630     5.232    snd/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y108        FDRE                                         r  snd/write_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y108        FDRE (Prop_fdre_C_Q)         0.456     5.688 r  snd/write_index_reg[0]/Q
                         net (fo=519, routed)         7.133    12.822    snd/FIFO_reg_0_63_7_7/A0
    SLICE_X12Y99         RAMD64E                                      r  snd/FIFO_reg_0_63_7_7/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=719, routed)         1.525    14.948    snd/FIFO_reg_0_63_7_7/WCLK
    SLICE_X12Y99         RAMD64E                                      r  snd/FIFO_reg_0_63_7_7/SP/CLK
                         clock pessimism              0.180    15.128    
                         clock uncertainty           -0.035    15.092    
    SLICE_X12Y99         RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    15.152    snd/FIFO_reg_0_63_7_7/SP
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                         -12.822    
  -------------------------------------------------------------------
                         slack                                  2.331    

Slack (MET) :             2.960ns  (required time - arrival time)
  Source:                 snd/write_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/FIFO_reg_448_511_3_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.960ns  (logic 0.456ns (6.551%)  route 6.504ns (93.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=719, routed)         1.630     5.232    snd/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y108        FDRE                                         r  snd/write_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y108        FDRE (Prop_fdre_C_Q)         0.456     5.688 r  snd/write_index_reg[0]/Q
                         net (fo=519, routed)         6.504    12.193    snd/FIFO_reg_448_511_3_5/ADDRD0
    SLICE_X14Y97         RAMD64E                                      r  snd/FIFO_reg_448_511_3_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=719, routed)         1.525    14.948    snd/FIFO_reg_448_511_3_5/WCLK
    SLICE_X14Y97         RAMD64E                                      r  snd/FIFO_reg_448_511_3_5/RAMA/CLK
                         clock pessimism              0.180    15.128    
                         clock uncertainty           -0.035    15.092    
    SLICE_X14Y97         RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    15.152    snd/FIFO_reg_448_511_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                         -12.193    
  -------------------------------------------------------------------
                         slack                                  2.960    

Slack (MET) :             2.960ns  (required time - arrival time)
  Source:                 snd/write_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/FIFO_reg_448_511_3_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.960ns  (logic 0.456ns (6.551%)  route 6.504ns (93.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=719, routed)         1.630     5.232    snd/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y108        FDRE                                         r  snd/write_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y108        FDRE (Prop_fdre_C_Q)         0.456     5.688 r  snd/write_index_reg[0]/Q
                         net (fo=519, routed)         6.504    12.193    snd/FIFO_reg_448_511_3_5/ADDRD0
    SLICE_X14Y97         RAMD64E                                      r  snd/FIFO_reg_448_511_3_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=719, routed)         1.525    14.948    snd/FIFO_reg_448_511_3_5/WCLK
    SLICE_X14Y97         RAMD64E                                      r  snd/FIFO_reg_448_511_3_5/RAMB/CLK
                         clock pessimism              0.180    15.128    
                         clock uncertainty           -0.035    15.092    
    SLICE_X14Y97         RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    15.152    snd/FIFO_reg_448_511_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                         -12.193    
  -------------------------------------------------------------------
                         slack                                  2.960    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 snd/write_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/FIFO_reg_1280_1343_0_2/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.708%)  route 0.254ns (64.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=719, routed)         0.568     1.487    snd/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y108        FDRE                                         r  snd/write_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y108        FDRE (Prop_fdre_C_Q)         0.141     1.628 r  snd/write_index_reg[0]/Q
                         net (fo=519, routed)         0.254     1.882    snd/FIFO_reg_1280_1343_0_2/ADDRD0
    SLICE_X10Y108        RAMD64E                                      r  snd/FIFO_reg_1280_1343_0_2/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=719, routed)         0.839     2.004    snd/FIFO_reg_1280_1343_0_2/WCLK
    SLICE_X10Y108        RAMD64E                                      r  snd/FIFO_reg_1280_1343_0_2/RAMA/CLK
                         clock pessimism             -0.503     1.500    
    SLICE_X10Y108        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.810    snd/FIFO_reg_1280_1343_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 snd/write_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/FIFO_reg_1280_1343_0_2/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.708%)  route 0.254ns (64.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=719, routed)         0.568     1.487    snd/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y108        FDRE                                         r  snd/write_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y108        FDRE (Prop_fdre_C_Q)         0.141     1.628 r  snd/write_index_reg[0]/Q
                         net (fo=519, routed)         0.254     1.882    snd/FIFO_reg_1280_1343_0_2/ADDRD0
    SLICE_X10Y108        RAMD64E                                      r  snd/FIFO_reg_1280_1343_0_2/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=719, routed)         0.839     2.004    snd/FIFO_reg_1280_1343_0_2/WCLK
    SLICE_X10Y108        RAMD64E                                      r  snd/FIFO_reg_1280_1343_0_2/RAMB/CLK
                         clock pessimism             -0.503     1.500    
    SLICE_X10Y108        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.810    snd/FIFO_reg_1280_1343_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 snd/write_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/FIFO_reg_1280_1343_0_2/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.708%)  route 0.254ns (64.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=719, routed)         0.568     1.487    snd/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y108        FDRE                                         r  snd/write_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y108        FDRE (Prop_fdre_C_Q)         0.141     1.628 r  snd/write_index_reg[0]/Q
                         net (fo=519, routed)         0.254     1.882    snd/FIFO_reg_1280_1343_0_2/ADDRD0
    SLICE_X10Y108        RAMD64E                                      r  snd/FIFO_reg_1280_1343_0_2/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=719, routed)         0.839     2.004    snd/FIFO_reg_1280_1343_0_2/WCLK
    SLICE_X10Y108        RAMD64E                                      r  snd/FIFO_reg_1280_1343_0_2/RAMC/CLK
                         clock pessimism             -0.503     1.500    
    SLICE_X10Y108        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.810    snd/FIFO_reg_1280_1343_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 snd/write_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/FIFO_reg_1280_1343_0_2/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.708%)  route 0.254ns (64.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=719, routed)         0.568     1.487    snd/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y108        FDRE                                         r  snd/write_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y108        FDRE (Prop_fdre_C_Q)         0.141     1.628 r  snd/write_index_reg[0]/Q
                         net (fo=519, routed)         0.254     1.882    snd/FIFO_reg_1280_1343_0_2/ADDRD0
    SLICE_X10Y108        RAMD64E                                      r  snd/FIFO_reg_1280_1343_0_2/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=719, routed)         0.839     2.004    snd/FIFO_reg_1280_1343_0_2/WCLK
    SLICE_X10Y108        RAMD64E                                      r  snd/FIFO_reg_1280_1343_0_2/RAMD/CLK
                         clock pessimism             -0.503     1.500    
    SLICE_X10Y108        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.810    snd/FIFO_reg_1280_1343_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 snd/write_index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/FIFO_reg_1856_1919_6_6/DP/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.109%)  route 0.146ns (50.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=719, routed)         0.567     1.486    snd/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y110        FDRE                                         r  snd/write_index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y110        FDRE (Prop_fdre_C_Q)         0.141     1.627 r  snd/write_index_reg[5]/Q
                         net (fo=517, routed)         0.146     1.774    snd/FIFO_reg_1856_1919_6_6/A5
    SLICE_X10Y111        RAMD64E                                      r  snd/FIFO_reg_1856_1919_6_6/DP/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=719, routed)         0.838     2.003    snd/FIFO_reg_1856_1919_6_6/WCLK
    SLICE_X10Y111        RAMD64E                                      r  snd/FIFO_reg_1856_1919_6_6/DP/CLK
                         clock pessimism             -0.500     1.502    
    SLICE_X10Y111        RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.672    snd/FIFO_reg_1856_1919_6_6/DP
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 snd/write_index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/FIFO_reg_1856_1919_6_6/SP/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.109%)  route 0.146ns (50.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=719, routed)         0.567     1.486    snd/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y110        FDRE                                         r  snd/write_index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y110        FDRE (Prop_fdre_C_Q)         0.141     1.627 r  snd/write_index_reg[5]/Q
                         net (fo=517, routed)         0.146     1.774    snd/FIFO_reg_1856_1919_6_6/A5
    SLICE_X10Y111        RAMD64E                                      r  snd/FIFO_reg_1856_1919_6_6/SP/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=719, routed)         0.838     2.003    snd/FIFO_reg_1856_1919_6_6/WCLK
    SLICE_X10Y111        RAMD64E                                      r  snd/FIFO_reg_1856_1919_6_6/SP/CLK
                         clock pessimism             -0.500     1.502    
    SLICE_X10Y111        RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.672    snd/FIFO_reg_1856_1919_6_6/SP
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 snd/write_index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/FIFO_reg_1856_1919_7_7/DP/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.109%)  route 0.146ns (50.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=719, routed)         0.567     1.486    snd/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y110        FDRE                                         r  snd/write_index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y110        FDRE (Prop_fdre_C_Q)         0.141     1.627 r  snd/write_index_reg[5]/Q
                         net (fo=517, routed)         0.146     1.774    snd/FIFO_reg_1856_1919_7_7/A5
    SLICE_X10Y111        RAMD64E                                      r  snd/FIFO_reg_1856_1919_7_7/DP/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=719, routed)         0.838     2.003    snd/FIFO_reg_1856_1919_7_7/WCLK
    SLICE_X10Y111        RAMD64E                                      r  snd/FIFO_reg_1856_1919_7_7/DP/CLK
                         clock pessimism             -0.500     1.502    
    SLICE_X10Y111        RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.672    snd/FIFO_reg_1856_1919_7_7/DP
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 snd/write_index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/FIFO_reg_1856_1919_7_7/SP/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.109%)  route 0.146ns (50.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=719, routed)         0.567     1.486    snd/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y110        FDRE                                         r  snd/write_index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y110        FDRE (Prop_fdre_C_Q)         0.141     1.627 r  snd/write_index_reg[5]/Q
                         net (fo=517, routed)         0.146     1.774    snd/FIFO_reg_1856_1919_7_7/A5
    SLICE_X10Y111        RAMD64E                                      r  snd/FIFO_reg_1856_1919_7_7/SP/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=719, routed)         0.838     2.003    snd/FIFO_reg_1856_1919_7_7/WCLK
    SLICE_X10Y111        RAMD64E                                      r  snd/FIFO_reg_1856_1919_7_7/SP/CLK
                         clock pessimism             -0.500     1.502    
    SLICE_X10Y111        RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.672    snd/FIFO_reg_1856_1919_7_7/SP
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 snd/write_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/FIFO_reg_1344_1407_0_2/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.763%)  route 0.253ns (64.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=719, routed)         0.567     1.486    snd/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y110        FDRE                                         r  snd/write_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y110        FDRE (Prop_fdre_C_Q)         0.141     1.627 r  snd/write_index_reg[2]/Q
                         net (fo=517, routed)         0.253     1.881    snd/FIFO_reg_1344_1407_0_2/ADDRD2
    SLICE_X8Y109         RAMD64E                                      r  snd/FIFO_reg_1344_1407_0_2/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=719, routed)         0.839     2.004    snd/FIFO_reg_1344_1407_0_2/WCLK
    SLICE_X8Y109         RAMD64E                                      r  snd/FIFO_reg_1344_1407_0_2/RAMA/CLK
                         clock pessimism             -0.479     1.524    
    SLICE_X8Y109         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.778    snd/FIFO_reg_1344_1407_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 snd/write_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/FIFO_reg_1344_1407_0_2/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.763%)  route 0.253ns (64.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=719, routed)         0.567     1.486    snd/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y110        FDRE                                         r  snd/write_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y110        FDRE (Prop_fdre_C_Q)         0.141     1.627 r  snd/write_index_reg[2]/Q
                         net (fo=517, routed)         0.253     1.881    snd/FIFO_reg_1344_1407_0_2/ADDRD2
    SLICE_X8Y109         RAMD64E                                      r  snd/FIFO_reg_1344_1407_0_2/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=719, routed)         0.839     2.004    snd/FIFO_reg_1344_1407_0_2/WCLK
    SLICE_X8Y109         RAMD64E                                      r  snd/FIFO_reg_1344_1407_0_2/RAMB/CLK
                         clock pessimism             -0.479     1.524    
    SLICE_X8Y109         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.778    snd/FIFO_reg_1344_1407_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X6Y117    PGCD_ENGINE/A_reg[21]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y116    PGCD_ENGINE/A_reg[22]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y116    PGCD_ENGINE/A_reg[23]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X6Y117    PGCD_ENGINE/A_reg[24]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X6Y117    PGCD_ENGINE/A_reg[25]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X6Y118    PGCD_ENGINE/A_reg[26]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X6Y117    PGCD_ENGINE/A_reg[27]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X6Y118    PGCD_ENGINE/A_reg[28]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y118    PGCD_ENGINE/A_reg[29]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y96    snd/FIFO_reg_896_959_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y96    snd/FIFO_reg_896_959_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y96    snd/FIFO_reg_896_959_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y96    snd/FIFO_reg_896_959_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y110   snd/FIFO_reg_1088_1151_7_7/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y110   snd/FIFO_reg_1088_1151_7_7/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y100    snd/FIFO_reg_128_191_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y100    snd/FIFO_reg_128_191_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y100    snd/FIFO_reg_128_191_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y100    snd/FIFO_reg_128_191_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y112    snd/FIFO_reg_1472_1535_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y112    snd/FIFO_reg_1472_1535_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y98    snd/FIFO_reg_384_447_7_7/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y98    snd/FIFO_reg_384_447_7_7/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y98     snd/FIFO_reg_960_1023_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y98     snd/FIFO_reg_960_1023_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y98     snd/FIFO_reg_960_1023_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y98     snd/FIFO_reg_960_1023_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y97    snd/FIFO_reg_448_511_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y97    snd/FIFO_reg_448_511_3_5/RAMB/CLK



