{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1670552969540 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1670552969540 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 09 11:29:29 2022 " "Processing started: Fri Dec 09 11:29:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1670552969540 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1670552969540 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digital_clock -c digital_clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off digital_clock -c digital_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1670552969540 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1670552970353 ""}
{ "Warning" "WSGN_SEARCH_FILE" "digital_clock.v 1 1 " "Using design file digital_clock.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 digital_clock " "Found entity 1: digital_clock" {  } { { "digital_clock.v" "" { Text "C:/project/digital_clock/digital_clock.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670552970619 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1670552970619 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "digital_clock " "Elaborating entity \"digital_clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1670552970634 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clk_divider_1hz.v 1 1 " "Using design file clk_divider_1hz.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider_1Hz " "Found entity 1: clk_divider_1Hz" {  } { { "clk_divider_1hz.v" "" { Text "C:/project/digital_clock/clk_divider_1hz.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670552970744 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1670552970744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider_1Hz clk_divider_1Hz:u0 " "Elaborating entity \"clk_divider_1Hz\" for hierarchy \"clk_divider_1Hz:u0\"" {  } { { "digital_clock.v" "u0" { Text "C:/project/digital_clock/digital_clock.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670552970760 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clk_divider_100hz.v 1 1 " "Using design file clk_divider_100hz.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider_100Hz " "Found entity 1: clk_divider_100Hz" {  } { { "clk_divider_100hz.v" "" { Text "C:/project/digital_clock/clk_divider_100hz.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670552970806 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1670552970806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider_100Hz clk_divider_100Hz:u1 " "Elaborating entity \"clk_divider_100Hz\" for hierarchy \"clk_divider_100Hz:u1\"" {  } { { "digital_clock.v" "u1" { Text "C:/project/digital_clock/digital_clock.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670552970806 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clk_divider_400hz.v 1 1 " "Using design file clk_divider_400hz.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider_400Hz " "Found entity 1: clk_divider_400Hz" {  } { { "clk_divider_400hz.v" "" { Text "C:/project/digital_clock/clk_divider_400hz.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670552970853 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1670552970853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider_400Hz clk_divider_400Hz:u2 " "Elaborating entity \"clk_divider_400Hz\" for hierarchy \"clk_divider_400Hz:u2\"" {  } { { "digital_clock.v" "u2" { Text "C:/project/digital_clock/digital_clock.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670552970869 ""}
{ "Warning" "WSGN_SEARCH_FILE" "btn_edge_detector.v 1 1 " "Using design file btn_edge_detector.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 btn_edge_detector " "Found entity 1: btn_edge_detector" {  } { { "btn_edge_detector.v" "" { Text "C:/project/digital_clock/btn_edge_detector.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670552970916 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1670552970916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "btn_edge_detector btn_edge_detector:u3 " "Elaborating entity \"btn_edge_detector\" for hierarchy \"btn_edge_detector:u3\"" {  } { { "digital_clock.v" "u3" { Text "C:/project/digital_clock/digital_clock.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670552970916 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pos_shifter.v 1 1 " "Using design file pos_shifter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pos_shifter " "Found entity 1: pos_shifter" {  } { { "pos_shifter.v" "" { Text "C:/project/digital_clock/pos_shifter.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670552970963 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1670552970963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pos_shifter pos_shifter:u4 " "Elaborating entity \"pos_shifter\" for hierarchy \"pos_shifter:u4\"" {  } { { "digital_clock.v" "u4" { Text "C:/project/digital_clock/digital_clock.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670552970978 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 pos_shifter.v(34) " "Verilog HDL assignment warning at pos_shifter.v(34): truncated value with size 32 to match size of target (3)" {  } { { "pos_shifter.v" "" { Text "C:/project/digital_clock/pos_shifter.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1670552970978 "|digital_clock|pos_shifter:u4"}
{ "Warning" "WSGN_SEARCH_FILE" "num_mux.v 1 1 " "Using design file num_mux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 num_mux " "Found entity 1: num_mux" {  } { { "num_mux.v" "" { Text "C:/project/digital_clock/num_mux.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670552971025 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1670552971025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "num_mux num_mux:u5 " "Elaborating entity \"num_mux\" for hierarchy \"num_mux:u5\"" {  } { { "digital_clock.v" "u5" { Text "C:/project/digital_clock/digital_clock.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670552971025 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_num7 num_mux.v(42) " "Verilog HDL Always Construct warning at num_mux.v(42): variable \"i_num7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "num_mux.v" "" { Text "C:/project/digital_clock/num_mux.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1670552971025 "|digital_clock|num_mux:u5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_num6 num_mux.v(43) " "Verilog HDL Always Construct warning at num_mux.v(43): variable \"i_num6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "num_mux.v" "" { Text "C:/project/digital_clock/num_mux.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1670552971025 "|digital_clock|num_mux:u5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_num5 num_mux.v(44) " "Verilog HDL Always Construct warning at num_mux.v(44): variable \"i_num5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "num_mux.v" "" { Text "C:/project/digital_clock/num_mux.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1670552971025 "|digital_clock|num_mux:u5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_num4 num_mux.v(45) " "Verilog HDL Always Construct warning at num_mux.v(45): variable \"i_num4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "num_mux.v" "" { Text "C:/project/digital_clock/num_mux.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1670552971025 "|digital_clock|num_mux:u5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_num3 num_mux.v(46) " "Verilog HDL Always Construct warning at num_mux.v(46): variable \"i_num3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "num_mux.v" "" { Text "C:/project/digital_clock/num_mux.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1670552971025 "|digital_clock|num_mux:u5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_num2 num_mux.v(47) " "Verilog HDL Always Construct warning at num_mux.v(47): variable \"i_num2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "num_mux.v" "" { Text "C:/project/digital_clock/num_mux.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1670552971025 "|digital_clock|num_mux:u5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_num1 num_mux.v(48) " "Verilog HDL Always Construct warning at num_mux.v(48): variable \"i_num1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "num_mux.v" "" { Text "C:/project/digital_clock/num_mux.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1670552971025 "|digital_clock|num_mux:u5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_num0 num_mux.v(49) " "Verilog HDL Always Construct warning at num_mux.v(49): variable \"i_num0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "num_mux.v" "" { Text "C:/project/digital_clock/num_mux.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1670552971025 "|digital_clock|num_mux:u5"}
{ "Warning" "WSGN_SEARCH_FILE" "digit_decoder.v 1 1 " "Using design file digit_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 digit_decoder " "Found entity 1: digit_decoder" {  } { { "digit_decoder.v" "" { Text "C:/project/digital_clock/digit_decoder.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670552971088 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1670552971088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digit_decoder digit_decoder:u6 " "Elaborating entity \"digit_decoder\" for hierarchy \"digit_decoder:u6\"" {  } { { "digital_clock.v" "u6" { Text "C:/project/digital_clock/digital_clock.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670552971104 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_config_digit digit_decoder.v(35) " "Verilog HDL Always Construct warning at digit_decoder.v(35): variable \"i_config_digit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "digit_decoder.v" "" { Text "C:/project/digital_clock/digit_decoder.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1670552971104 "|digital_clock|digit_decoder:u6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_config_digit digit_decoder.v(36) " "Verilog HDL Always Construct warning at digit_decoder.v(36): variable \"i_config_digit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "digit_decoder.v" "" { Text "C:/project/digital_clock/digit_decoder.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1670552971104 "|digital_clock|digit_decoder:u6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_config_digit digit_decoder.v(37) " "Verilog HDL Always Construct warning at digit_decoder.v(37): variable \"i_config_digit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "digit_decoder.v" "" { Text "C:/project/digital_clock/digit_decoder.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1670552971104 "|digital_clock|digit_decoder:u6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_config_digit digit_decoder.v(38) " "Verilog HDL Always Construct warning at digit_decoder.v(38): variable \"i_config_digit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "digit_decoder.v" "" { Text "C:/project/digital_clock/digit_decoder.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1670552971104 "|digital_clock|digit_decoder:u6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_config_digit digit_decoder.v(39) " "Verilog HDL Always Construct warning at digit_decoder.v(39): variable \"i_config_digit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "digit_decoder.v" "" { Text "C:/project/digital_clock/digit_decoder.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1670552971104 "|digital_clock|digit_decoder:u6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_config_digit digit_decoder.v(40) " "Verilog HDL Always Construct warning at digit_decoder.v(40): variable \"i_config_digit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "digit_decoder.v" "" { Text "C:/project/digital_clock/digit_decoder.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1670552971104 "|digital_clock|digit_decoder:u6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_config_digit digit_decoder.v(41) " "Verilog HDL Always Construct warning at digit_decoder.v(41): variable \"i_config_digit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "digit_decoder.v" "" { Text "C:/project/digital_clock/digit_decoder.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1670552971104 "|digital_clock|digit_decoder:u6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_config_digit digit_decoder.v(42) " "Verilog HDL Always Construct warning at digit_decoder.v(42): variable \"i_config_digit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "digit_decoder.v" "" { Text "C:/project/digital_clock/digit_decoder.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1670552971104 "|digital_clock|digit_decoder:u6"}
{ "Warning" "WSGN_SEARCH_FILE" "segment_decoder.v 1 1 " "Using design file segment_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 segment_decoder " "Found entity 1: segment_decoder" {  } { { "segment_decoder.v" "" { Text "C:/project/digital_clock/segment_decoder.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670552971166 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1670552971166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_decoder segment_decoder:u7 " "Elaborating entity \"segment_decoder\" for hierarchy \"segment_decoder:u7\"" {  } { { "digital_clock.v" "u7" { Text "C:/project/digital_clock/digital_clock.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670552971182 ""}
{ "Warning" "WSGN_SEARCH_FILE" "controller.v 1 1 " "Using design file controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "C:/project/digital_clock/controller.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670552971279 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1670552971279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:u8 " "Elaborating entity \"controller\" for hierarchy \"controller:u8\"" {  } { { "digital_clock.v" "u8" { Text "C:/project/digital_clock/digital_clock.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670552971297 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.v(67) " "Verilog HDL assignment warning at controller.v(67): truncated value with size 32 to match size of target (4)" {  } { { "controller.v" "" { Text "C:/project/digital_clock/controller.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1670552971300 "|digital_clock|controller:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.v(71) " "Verilog HDL assignment warning at controller.v(71): truncated value with size 32 to match size of target (4)" {  } { { "controller.v" "" { Text "C:/project/digital_clock/controller.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1670552971300 "|digital_clock|controller:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.v(75) " "Verilog HDL assignment warning at controller.v(75): truncated value with size 32 to match size of target (4)" {  } { { "controller.v" "" { Text "C:/project/digital_clock/controller.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1670552971301 "|digital_clock|controller:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.v(79) " "Verilog HDL assignment warning at controller.v(79): truncated value with size 32 to match size of target (4)" {  } { { "controller.v" "" { Text "C:/project/digital_clock/controller.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1670552971301 "|digital_clock|controller:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.v(83) " "Verilog HDL assignment warning at controller.v(83): truncated value with size 32 to match size of target (4)" {  } { { "controller.v" "" { Text "C:/project/digital_clock/controller.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1670552971302 "|digital_clock|controller:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.v(87) " "Verilog HDL assignment warning at controller.v(87): truncated value with size 32 to match size of target (4)" {  } { { "controller.v" "" { Text "C:/project/digital_clock/controller.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1670552971302 "|digital_clock|controller:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.v(95) " "Verilog HDL assignment warning at controller.v(95): truncated value with size 32 to match size of target (4)" {  } { { "controller.v" "" { Text "C:/project/digital_clock/controller.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1670552971303 "|digital_clock|controller:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.v(100) " "Verilog HDL assignment warning at controller.v(100): truncated value with size 32 to match size of target (4)" {  } { { "controller.v" "" { Text "C:/project/digital_clock/controller.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1670552971303 "|digital_clock|controller:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.v(132) " "Verilog HDL assignment warning at controller.v(132): truncated value with size 32 to match size of target (4)" {  } { { "controller.v" "" { Text "C:/project/digital_clock/controller.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1670552971306 "|digital_clock|controller:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.v(139) " "Verilog HDL assignment warning at controller.v(139): truncated value with size 32 to match size of target (4)" {  } { { "controller.v" "" { Text "C:/project/digital_clock/controller.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1670552971306 "|digital_clock|controller:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.v(145) " "Verilog HDL assignment warning at controller.v(145): truncated value with size 32 to match size of target (4)" {  } { { "controller.v" "" { Text "C:/project/digital_clock/controller.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1670552971307 "|digital_clock|controller:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.v(152) " "Verilog HDL assignment warning at controller.v(152): truncated value with size 32 to match size of target (4)" {  } { { "controller.v" "" { Text "C:/project/digital_clock/controller.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1670552971307 "|digital_clock|controller:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.v(158) " "Verilog HDL assignment warning at controller.v(158): truncated value with size 32 to match size of target (4)" {  } { { "controller.v" "" { Text "C:/project/digital_clock/controller.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1670552971307 "|digital_clock|controller:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.v(164) " "Verilog HDL assignment warning at controller.v(164): truncated value with size 32 to match size of target (4)" {  } { { "controller.v" "" { Text "C:/project/digital_clock/controller.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1670552971308 "|digital_clock|controller:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.v(170) " "Verilog HDL assignment warning at controller.v(170): truncated value with size 32 to match size of target (4)" {  } { { "controller.v" "" { Text "C:/project/digital_clock/controller.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1670552971309 "|digital_clock|controller:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.v(176) " "Verilog HDL assignment warning at controller.v(176): truncated value with size 32 to match size of target (4)" {  } { { "controller.v" "" { Text "C:/project/digital_clock/controller.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1670552971309 "|digital_clock|controller:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.v(182) " "Verilog HDL assignment warning at controller.v(182): truncated value with size 32 to match size of target (4)" {  } { { "controller.v" "" { Text "C:/project/digital_clock/controller.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1670552971310 "|digital_clock|controller:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.v(190) " "Verilog HDL assignment warning at controller.v(190): truncated value with size 32 to match size of target (4)" {  } { { "controller.v" "" { Text "C:/project/digital_clock/controller.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1670552971311 "|digital_clock|controller:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.v(197) " "Verilog HDL assignment warning at controller.v(197): truncated value with size 32 to match size of target (4)" {  } { { "controller.v" "" { Text "C:/project/digital_clock/controller.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1670552971312 "|digital_clock|controller:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.v(203) " "Verilog HDL assignment warning at controller.v(203): truncated value with size 32 to match size of target (4)" {  } { { "controller.v" "" { Text "C:/project/digital_clock/controller.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1670552971312 "|digital_clock|controller:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.v(210) " "Verilog HDL assignment warning at controller.v(210): truncated value with size 32 to match size of target (4)" {  } { { "controller.v" "" { Text "C:/project/digital_clock/controller.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1670552971314 "|digital_clock|controller:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.v(216) " "Verilog HDL assignment warning at controller.v(216): truncated value with size 32 to match size of target (4)" {  } { { "controller.v" "" { Text "C:/project/digital_clock/controller.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1670552971314 "|digital_clock|controller:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.v(222) " "Verilog HDL assignment warning at controller.v(222): truncated value with size 32 to match size of target (4)" {  } { { "controller.v" "" { Text "C:/project/digital_clock/controller.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1670552971315 "|digital_clock|controller:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.v(228) " "Verilog HDL assignment warning at controller.v(228): truncated value with size 32 to match size of target (4)" {  } { { "controller.v" "" { Text "C:/project/digital_clock/controller.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1670552971315 "|digital_clock|controller:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.v(234) " "Verilog HDL assignment warning at controller.v(234): truncated value with size 32 to match size of target (4)" {  } { { "controller.v" "" { Text "C:/project/digital_clock/controller.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1670552971316 "|digital_clock|controller:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.v(240) " "Verilog HDL assignment warning at controller.v(240): truncated value with size 32 to match size of target (4)" {  } { { "controller.v" "" { Text "C:/project/digital_clock/controller.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1670552971317 "|digital_clock|controller:u8"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "pos_shifter.v" "" { Text "C:/project/digital_clock/pos_shifter.v" 33 -1 0 } } { "controller.v" "" { Text "C:/project/digital_clock/controller.v" 61 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1670552972523 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1670552972523 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_DP GND " "Pin \"SEG_DP\" is stuck at GND" {  } { { "digital_clock.v" "" { Text "C:/project/digital_clock/digital_clock.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670552972711 "|digital_clock|SEG_DP"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1670552972711 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1670552972933 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1670552973980 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670552973980 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIP_SW\[0\] " "No output dependent on input pin \"DIP_SW\[0\]\"" {  } { { "digital_clock.v" "" { Text "C:/project/digital_clock/digital_clock.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670552974121 "|digital_clock|DIP_SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIP_SW\[1\] " "No output dependent on input pin \"DIP_SW\[1\]\"" {  } { { "digital_clock.v" "" { Text "C:/project/digital_clock/digital_clock.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670552974121 "|digital_clock|DIP_SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIP_SW\[2\] " "No output dependent on input pin \"DIP_SW\[2\]\"" {  } { { "digital_clock.v" "" { Text "C:/project/digital_clock/digital_clock.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670552974121 "|digital_clock|DIP_SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIP_SW\[3\] " "No output dependent on input pin \"DIP_SW\[3\]\"" {  } { { "digital_clock.v" "" { Text "C:/project/digital_clock/digital_clock.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670552974121 "|digital_clock|DIP_SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIP_SW\[4\] " "No output dependent on input pin \"DIP_SW\[4\]\"" {  } { { "digital_clock.v" "" { Text "C:/project/digital_clock/digital_clock.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670552974121 "|digital_clock|DIP_SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIP_SW\[5\] " "No output dependent on input pin \"DIP_SW\[5\]\"" {  } { { "digital_clock.v" "" { Text "C:/project/digital_clock/digital_clock.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670552974121 "|digital_clock|DIP_SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIP_SW\[6\] " "No output dependent on input pin \"DIP_SW\[6\]\"" {  } { { "digital_clock.v" "" { Text "C:/project/digital_clock/digital_clock.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670552974121 "|digital_clock|DIP_SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIP_SW\[7\] " "No output dependent on input pin \"DIP_SW\[7\]\"" {  } { { "digital_clock.v" "" { Text "C:/project/digital_clock/digital_clock.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670552974121 "|digital_clock|DIP_SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIP_SW\[8\] " "No output dependent on input pin \"DIP_SW\[8\]\"" {  } { { "digital_clock.v" "" { Text "C:/project/digital_clock/digital_clock.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670552974121 "|digital_clock|DIP_SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIP_SW\[9\] " "No output dependent on input pin \"DIP_SW\[9\]\"" {  } { { "digital_clock.v" "" { Text "C:/project/digital_clock/digital_clock.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670552974121 "|digital_clock|DIP_SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIP_SW\[10\] " "No output dependent on input pin \"DIP_SW\[10\]\"" {  } { { "digital_clock.v" "" { Text "C:/project/digital_clock/digital_clock.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670552974121 "|digital_clock|DIP_SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIP_SW\[11\] " "No output dependent on input pin \"DIP_SW\[11\]\"" {  } { { "digital_clock.v" "" { Text "C:/project/digital_clock/digital_clock.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670552974121 "|digital_clock|DIP_SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIP_SW\[12\] " "No output dependent on input pin \"DIP_SW\[12\]\"" {  } { { "digital_clock.v" "" { Text "C:/project/digital_clock/digital_clock.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670552974121 "|digital_clock|DIP_SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIP_SW\[13\] " "No output dependent on input pin \"DIP_SW\[13\]\"" {  } { { "digital_clock.v" "" { Text "C:/project/digital_clock/digital_clock.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670552974121 "|digital_clock|DIP_SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIP_SW\[14\] " "No output dependent on input pin \"DIP_SW\[14\]\"" {  } { { "digital_clock.v" "" { Text "C:/project/digital_clock/digital_clock.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670552974121 "|digital_clock|DIP_SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BTN_M " "No output dependent on input pin \"BTN_M\"" {  } { { "digital_clock.v" "" { Text "C:/project/digital_clock/digital_clock.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670552974121 "|digital_clock|BTN_M"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1670552974121 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "424 " "Implemented 424 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1670552974121 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1670552974121 ""} { "Info" "ICUT_CUT_TM_LCELLS" "385 " "Implemented 385 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1670552974121 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1670552974121 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 73 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4588 " "Peak virtual memory: 4588 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1670552974184 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 09 11:29:34 2022 " "Processing ended: Fri Dec 09 11:29:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1670552974184 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1670552974184 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1670552974184 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1670552974184 ""}
