-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity decode_upsamp4 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    conv4_out10_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    conv4_out10_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    conv4_out10_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    conv4_out10_empty_n : IN STD_LOGIC;
    conv4_out10_read : OUT STD_LOGIC;
    upsamp4_out11_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    upsamp4_out11_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    upsamp4_out11_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    upsamp4_out11_full_n : IN STD_LOGIC;
    upsamp4_out11_write : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC );
end;


architecture behav of decode_upsamp4 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv5_14 : STD_LOGIC_VECTOR (4 downto 0) := "10100";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal internal_ap_ready : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal icmp_ln108_reg_538 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_46_reg_560 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op51_read_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state11_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_condition_exit_pp0_iter0_stage2 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_predicate_op122_write_state8 : BOOLEAN;
    signal ap_predicate_op123_read_state8 : BOOLEAN;
    signal ap_predicate_op128_write_state8 : BOOLEAN;
    signal ap_block_state8_pp0_stage7_iter0 : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal conv4_out10_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_pp0_stage6 : BOOLEAN;
    signal ap_block_pp0_stage7 : BOOLEAN;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal upsamp4_out11_blk_n : STD_LOGIC;
    signal empty_46_reg_560_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_233 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_predicate_op44_read_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state10_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal ap_predicate_op65_write_state4 : BOOLEAN;
    signal ap_predicate_op66_read_state4 : BOOLEAN;
    signal ap_predicate_op71_write_state4 : BOOLEAN;
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal ap_predicate_op106_write_state6 : BOOLEAN;
    signal ap_predicate_op107_read_state6 : BOOLEAN;
    signal ap_predicate_op112_write_state6 : BOOLEAN;
    signal ap_block_state6_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal reg_238 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal ap_predicate_op88_write_state5 : BOOLEAN;
    signal ap_predicate_op89_read_state5 : BOOLEAN;
    signal ap_predicate_op95_write_state5 : BOOLEAN;
    signal ap_block_state5_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal ap_predicate_op115_write_state7 : BOOLEAN;
    signal ap_predicate_op116_read_state7 : BOOLEAN;
    signal ap_predicate_op121_write_state7 : BOOLEAN;
    signal ap_block_state7_pp0_stage6_iter0 : BOOLEAN;
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal upsam_buf4_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_243 : STD_LOGIC_VECTOR (31 downto 0);
    signal upsam_buf4_V_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_248 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln108_fu_271_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal div15_i_udiv_reg_542 : STD_LOGIC_VECTOR (2 downto 0);
    signal div15_i_udiv_reg_542_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal div15_i_udiv_cast_cast_reg_554 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_46_fu_345_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln116_24_cast_fu_404_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln116_24_cast_reg_574 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln114_24_cast_fu_416_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln114_24_cast_reg_584 : STD_LOGIC_VECTOR (3 downto 0);
    signal div15_i_udiv_cast1_fu_449_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal div15_i_udiv_cast1_reg_599 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_223_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal xor_ln114_reg_604 : STD_LOGIC_VECTOR (2 downto 0);
    signal upsam_buf_V_load_26_reg_609 : STD_LOGIC_VECTOR (31 downto 0);
    signal upsam_buf_V_load_28_reg_624 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal upsam_buf4_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal upsam_buf4_V_ce0 : STD_LOGIC;
    signal upsam_buf4_V_we0 : STD_LOGIC;
    signal upsam_buf4_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal upsam_buf4_V_ce1 : STD_LOGIC;
    signal upsam_buf4_V_we1 : STD_LOGIC;
    signal zext_ln114_fu_372_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln116_fu_376_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln114_23_fu_387_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln116_23_fu_399_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln116_24_fu_411_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln114_24_fu_423_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln116_25_fu_432_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln116_26_fu_444_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln114_25_fu_457_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln116_27_fu_462_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln116_28_fu_470_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln114_26_fu_482_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln114_27_fu_487_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln114_28_fu_495_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln114_29_fu_503_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln116_29_fu_512_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal cona_col_fu_70 : STD_LOGIC_VECTOR (3 downto 0);
    signal cona_col_3_fu_351_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_cona_col_load : STD_LOGIC_VECTOR (3 downto 0);
    signal cona_row_fu_74 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln108_3_fu_309_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_sig_allocacmp_cona_row_load : STD_LOGIC_VECTOR (3 downto 0);
    signal indvar_flatten_fu_78 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln108_fu_277_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_pp0_stage3_01001 : BOOLEAN;
    signal ap_block_pp0_stage4_01001 : BOOLEAN;
    signal ap_block_pp0_stage5_01001 : BOOLEAN;
    signal ap_block_pp0_stage6_01001 : BOOLEAN;
    signal ap_block_pp0_stage7_01001 : BOOLEAN;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal ap_block_pp0_stage1_01001 : BOOLEAN;
    signal ap_block_pp0_stage2_01001 : BOOLEAN;
    signal grp_fu_223_p0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_228_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln109_fu_289_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln108_3_fu_303_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln108_fu_295_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln109_fu_321_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln108_fu_317_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln114_23_cast_fu_380_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln116_23_cast_fu_392_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal sext_ln116_fu_428_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln116_26_cast_fu_437_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal sext_ln114_fu_453_p0 : STD_LOGIC_VECTOR (2 downto 0);
    signal sext_ln114_fu_453_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_228_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal sext_ln116_6_fu_467_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln114_26_cast_fu_475_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal sext_ln114_6_fu_492_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal sext_ln114_7_fu_500_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal sext_ln116_7_fu_508_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_469 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component decode_upsamp4_upsam_buf4_V_Rbkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component decode_flow_control_loop_pipe IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;



begin
    upsam_buf4_V_U : component decode_upsamp4_upsam_buf4_V_Rbkb
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => upsam_buf4_V_address0,
        ce0 => upsam_buf4_V_ce0,
        we0 => upsam_buf4_V_we0,
        d0 => conv4_out10_dout,
        q0 => upsam_buf4_V_q0,
        address1 => upsam_buf4_V_address1,
        ce1 => upsam_buf4_V_ce1,
        we1 => upsam_buf4_V_we1,
        d1 => conv4_out10_dout,
        q1 => upsam_buf4_V_q1);

    flow_control_loop_pipe_U : component decode_flow_control_loop_pipe
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => real_start,
        ap_ready => internal_ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage2,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int,
        ap_continue => ap_continue);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage2)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    cona_col_fu_70_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_469)) then
                if ((icmp_ln108_fu_271_p2 = ap_const_lv1_0)) then 
                    cona_col_fu_70 <= cona_col_3_fu_351_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    cona_col_fu_70 <= ap_const_lv4_0;
                end if;
            end if; 
        end if;
    end process;

    cona_row_fu_74_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_469)) then
                if ((icmp_ln108_fu_271_p2 = ap_const_lv1_0)) then 
                    cona_row_fu_74 <= select_ln108_3_fu_309_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    cona_row_fu_74 <= ap_const_lv4_0;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_78_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_469)) then
                if ((icmp_ln108_fu_271_p2 = ap_const_lv1_0)) then 
                    indvar_flatten_fu_78 <= add_ln108_fu_277_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_78 <= ap_const_lv7_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln108_reg_538 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                    div15_i_udiv_cast1_reg_599(2 downto 0) <= div15_i_udiv_cast1_fu_449_p1(2 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln108_fu_271_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                div15_i_udiv_cast_cast_reg_554 <= select_ln108_fu_295_p3(2 downto 1);
                div15_i_udiv_reg_542 <= select_ln108_fu_295_p3(3 downto 1);
                empty_46_reg_560 <= empty_46_fu_345_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                div15_i_udiv_reg_542_pp0_iter1_reg <= div15_i_udiv_reg_542;
                empty_46_reg_560_pp0_iter1_reg <= empty_46_reg_560;
                icmp_ln108_reg_538 <= icmp_ln108_fu_271_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op107_read_state6 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op66_read_state4 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op44_read_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_predicate_op123_read_state8 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)))) then
                reg_233 <= conv4_out10_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op116_read_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op89_read_state5 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_predicate_op51_read_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then
                reg_238 <= conv4_out10_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (empty_46_reg_560 = ap_const_lv1_1) and (icmp_ln108_reg_538 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (empty_46_reg_560 = ap_const_lv1_1) and (icmp_ln108_reg_538 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (empty_46_reg_560 = ap_const_lv1_1) and (icmp_ln108_reg_538 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then
                reg_243 <= upsam_buf4_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (empty_46_reg_560 = ap_const_lv1_1) and (icmp_ln108_reg_538 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (empty_46_reg_560 = ap_const_lv1_1) and (icmp_ln108_reg_538 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then
                reg_248 <= upsam_buf4_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (empty_46_reg_560 = ap_const_lv1_1) and (icmp_ln108_reg_538 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                upsam_buf_V_load_26_reg_609 <= upsam_buf4_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (empty_46_reg_560 = ap_const_lv1_1) and (icmp_ln108_reg_538 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                upsam_buf_V_load_28_reg_624 <= upsam_buf4_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (empty_46_reg_560 = ap_const_lv1_0) and (icmp_ln108_reg_538 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                xor_ln114_reg_604 <= grp_fu_223_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (empty_46_reg_560 = ap_const_lv1_0) and (icmp_ln108_reg_538 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                    zext_ln114_24_cast_reg_584(2 downto 0) <= zext_ln114_24_cast_fu_416_p3(2 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (empty_46_reg_560 = ap_const_lv1_1) and (icmp_ln108_reg_538 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                    zext_ln116_24_cast_reg_574(2 downto 0) <= zext_ln116_24_cast_fu_404_p3(2 downto 0);
            end if;
        end if;
    end process;
    zext_ln116_24_cast_reg_574(3) <= '1';
    zext_ln114_24_cast_reg_584(3) <= '1';
    div15_i_udiv_cast1_reg_599(4 downto 3) <= "00";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage2_subdone, ap_condition_exit_pp0_iter0_stage2, ap_block_pp0_stage7_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to1, ap_block_pp0_stage1_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage6_subdone, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to1 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage2)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    add_ln108_3_fu_303_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_cona_row_load) + unsigned(ap_const_lv4_1));
    add_ln108_fu_277_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten_load) + unsigned(ap_const_lv7_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(7);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, conv4_out10_empty_n, empty_46_reg_560, upsamp4_out11_full_n, ap_done_reg)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((upsamp4_out11_full_n = ap_const_logic_0) and (empty_46_reg_560 = ap_const_lv1_0)) or ((upsamp4_out11_full_n = ap_const_logic_0) and (empty_46_reg_560 = ap_const_lv1_1)) or ((empty_46_reg_560 = ap_const_lv1_0) and (conv4_out10_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_done_reg = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, conv4_out10_empty_n, empty_46_reg_560, upsamp4_out11_full_n, ap_done_reg)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((upsamp4_out11_full_n = ap_const_logic_0) and (empty_46_reg_560 = ap_const_lv1_0)) or ((upsamp4_out11_full_n = ap_const_logic_0) and (empty_46_reg_560 = ap_const_lv1_1)) or ((empty_46_reg_560 = ap_const_lv1_0) and (conv4_out10_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_done_reg = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, conv4_out10_empty_n, empty_46_reg_560, upsamp4_out11_full_n, ap_done_reg)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((upsamp4_out11_full_n = ap_const_logic_0) and (empty_46_reg_560 = ap_const_lv1_0)) or ((upsamp4_out11_full_n = ap_const_logic_0) and (empty_46_reg_560 = ap_const_lv1_1)) or ((empty_46_reg_560 = ap_const_lv1_0) and (conv4_out10_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_done_reg = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_01001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, conv4_out10_empty_n, upsamp4_out11_full_n, empty_46_reg_560_pp0_iter1_reg, ap_predicate_op44_read_state2)
    begin
                ap_block_pp0_stage1_01001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((upsamp4_out11_full_n = ap_const_logic_0) and (empty_46_reg_560_pp0_iter1_reg = ap_const_lv1_0)) or ((upsamp4_out11_full_n = ap_const_logic_0) and (empty_46_reg_560_pp0_iter1_reg = ap_const_lv1_1)))) or ((conv4_out10_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op44_read_state2 = ap_const_boolean_1)));
    end process;


    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, conv4_out10_empty_n, upsamp4_out11_full_n, empty_46_reg_560_pp0_iter1_reg, ap_predicate_op44_read_state2)
    begin
                ap_block_pp0_stage1_11001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((upsamp4_out11_full_n = ap_const_logic_0) and (empty_46_reg_560_pp0_iter1_reg = ap_const_lv1_0)) or ((upsamp4_out11_full_n = ap_const_logic_0) and (empty_46_reg_560_pp0_iter1_reg = ap_const_lv1_1)))) or ((conv4_out10_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op44_read_state2 = ap_const_boolean_1)));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, conv4_out10_empty_n, upsamp4_out11_full_n, empty_46_reg_560_pp0_iter1_reg, ap_predicate_op44_read_state2)
    begin
                ap_block_pp0_stage1_subdone <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((upsamp4_out11_full_n = ap_const_logic_0) and (empty_46_reg_560_pp0_iter1_reg = ap_const_lv1_0)) or ((upsamp4_out11_full_n = ap_const_logic_0) and (empty_46_reg_560_pp0_iter1_reg = ap_const_lv1_1)))) or ((conv4_out10_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op44_read_state2 = ap_const_boolean_1)));
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_01001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, conv4_out10_empty_n, ap_predicate_op51_read_state3, upsamp4_out11_full_n)
    begin
                ap_block_pp0_stage2_01001 <= (((upsamp4_out11_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_predicate_op51_read_state3 = ap_const_boolean_1) and (conv4_out10_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage2_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, conv4_out10_empty_n, ap_predicate_op51_read_state3, upsamp4_out11_full_n)
    begin
                ap_block_pp0_stage2_11001 <= (((upsamp4_out11_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_predicate_op51_read_state3 = ap_const_boolean_1) and (conv4_out10_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage2_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, conv4_out10_empty_n, ap_predicate_op51_read_state3, upsamp4_out11_full_n)
    begin
                ap_block_pp0_stage2_subdone <= (((upsamp4_out11_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_predicate_op51_read_state3 = ap_const_boolean_1) and (conv4_out10_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_01001_assign_proc : process(ap_enable_reg_pp0_iter0, conv4_out10_empty_n, upsamp4_out11_full_n, ap_predicate_op65_write_state4, ap_predicate_op66_read_state4, ap_predicate_op71_write_state4, ap_done_reg)
    begin
                ap_block_pp0_stage3_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((upsamp4_out11_full_n = ap_const_logic_0) and (ap_predicate_op71_write_state4 = ap_const_boolean_1)) or ((upsamp4_out11_full_n = ap_const_logic_0) and (ap_predicate_op65_write_state4 = ap_const_boolean_1)) or ((conv4_out10_empty_n = ap_const_logic_0) and (ap_predicate_op66_read_state4 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage3_11001_assign_proc : process(ap_enable_reg_pp0_iter0, conv4_out10_empty_n, upsamp4_out11_full_n, ap_predicate_op65_write_state4, ap_predicate_op66_read_state4, ap_predicate_op71_write_state4, ap_done_reg)
    begin
                ap_block_pp0_stage3_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((upsamp4_out11_full_n = ap_const_logic_0) and (ap_predicate_op71_write_state4 = ap_const_boolean_1)) or ((upsamp4_out11_full_n = ap_const_logic_0) and (ap_predicate_op65_write_state4 = ap_const_boolean_1)) or ((conv4_out10_empty_n = ap_const_logic_0) and (ap_predicate_op66_read_state4 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage3_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, conv4_out10_empty_n, upsamp4_out11_full_n, ap_predicate_op65_write_state4, ap_predicate_op66_read_state4, ap_predicate_op71_write_state4, ap_done_reg)
    begin
                ap_block_pp0_stage3_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((upsamp4_out11_full_n = ap_const_logic_0) and (ap_predicate_op71_write_state4 = ap_const_boolean_1)) or ((upsamp4_out11_full_n = ap_const_logic_0) and (ap_predicate_op65_write_state4 = ap_const_boolean_1)) or ((conv4_out10_empty_n = ap_const_logic_0) and (ap_predicate_op66_read_state4 = ap_const_boolean_1)))));
    end process;

        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_01001_assign_proc : process(ap_enable_reg_pp0_iter0, conv4_out10_empty_n, upsamp4_out11_full_n, ap_predicate_op88_write_state5, ap_predicate_op89_read_state5, ap_predicate_op95_write_state5)
    begin
                ap_block_pp0_stage4_01001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((upsamp4_out11_full_n = ap_const_logic_0) and (ap_predicate_op95_write_state5 = ap_const_boolean_1)) or ((upsamp4_out11_full_n = ap_const_logic_0) and (ap_predicate_op88_write_state5 = ap_const_boolean_1)) or ((conv4_out10_empty_n = ap_const_logic_0) and (ap_predicate_op89_read_state5 = ap_const_boolean_1))));
    end process;


    ap_block_pp0_stage4_11001_assign_proc : process(ap_enable_reg_pp0_iter0, conv4_out10_empty_n, upsamp4_out11_full_n, ap_predicate_op88_write_state5, ap_predicate_op89_read_state5, ap_predicate_op95_write_state5)
    begin
                ap_block_pp0_stage4_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((upsamp4_out11_full_n = ap_const_logic_0) and (ap_predicate_op95_write_state5 = ap_const_boolean_1)) or ((upsamp4_out11_full_n = ap_const_logic_0) and (ap_predicate_op88_write_state5 = ap_const_boolean_1)) or ((conv4_out10_empty_n = ap_const_logic_0) and (ap_predicate_op89_read_state5 = ap_const_boolean_1))));
    end process;


    ap_block_pp0_stage4_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, conv4_out10_empty_n, upsamp4_out11_full_n, ap_predicate_op88_write_state5, ap_predicate_op89_read_state5, ap_predicate_op95_write_state5)
    begin
                ap_block_pp0_stage4_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((upsamp4_out11_full_n = ap_const_logic_0) and (ap_predicate_op95_write_state5 = ap_const_boolean_1)) or ((upsamp4_out11_full_n = ap_const_logic_0) and (ap_predicate_op88_write_state5 = ap_const_boolean_1)) or ((conv4_out10_empty_n = ap_const_logic_0) and (ap_predicate_op89_read_state5 = ap_const_boolean_1))));
    end process;

        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_01001_assign_proc : process(ap_enable_reg_pp0_iter0, conv4_out10_empty_n, upsamp4_out11_full_n, ap_predicate_op106_write_state6, ap_predicate_op107_read_state6, ap_predicate_op112_write_state6)
    begin
                ap_block_pp0_stage5_01001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((upsamp4_out11_full_n = ap_const_logic_0) and (ap_predicate_op112_write_state6 = ap_const_boolean_1)) or ((upsamp4_out11_full_n = ap_const_logic_0) and (ap_predicate_op106_write_state6 = ap_const_boolean_1)) or ((conv4_out10_empty_n = ap_const_logic_0) and (ap_predicate_op107_read_state6 = ap_const_boolean_1))));
    end process;


    ap_block_pp0_stage5_11001_assign_proc : process(ap_enable_reg_pp0_iter0, conv4_out10_empty_n, upsamp4_out11_full_n, ap_predicate_op106_write_state6, ap_predicate_op107_read_state6, ap_predicate_op112_write_state6)
    begin
                ap_block_pp0_stage5_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((upsamp4_out11_full_n = ap_const_logic_0) and (ap_predicate_op112_write_state6 = ap_const_boolean_1)) or ((upsamp4_out11_full_n = ap_const_logic_0) and (ap_predicate_op106_write_state6 = ap_const_boolean_1)) or ((conv4_out10_empty_n = ap_const_logic_0) and (ap_predicate_op107_read_state6 = ap_const_boolean_1))));
    end process;


    ap_block_pp0_stage5_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, conv4_out10_empty_n, upsamp4_out11_full_n, ap_predicate_op106_write_state6, ap_predicate_op107_read_state6, ap_predicate_op112_write_state6)
    begin
                ap_block_pp0_stage5_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((upsamp4_out11_full_n = ap_const_logic_0) and (ap_predicate_op112_write_state6 = ap_const_boolean_1)) or ((upsamp4_out11_full_n = ap_const_logic_0) and (ap_predicate_op106_write_state6 = ap_const_boolean_1)) or ((conv4_out10_empty_n = ap_const_logic_0) and (ap_predicate_op107_read_state6 = ap_const_boolean_1))));
    end process;

        ap_block_pp0_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_01001_assign_proc : process(ap_enable_reg_pp0_iter0, conv4_out10_empty_n, upsamp4_out11_full_n, ap_predicate_op115_write_state7, ap_predicate_op116_read_state7, ap_predicate_op121_write_state7)
    begin
                ap_block_pp0_stage6_01001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((upsamp4_out11_full_n = ap_const_logic_0) and (ap_predicate_op121_write_state7 = ap_const_boolean_1)) or ((upsamp4_out11_full_n = ap_const_logic_0) and (ap_predicate_op115_write_state7 = ap_const_boolean_1)) or ((conv4_out10_empty_n = ap_const_logic_0) and (ap_predicate_op116_read_state7 = ap_const_boolean_1))));
    end process;


    ap_block_pp0_stage6_11001_assign_proc : process(ap_enable_reg_pp0_iter0, conv4_out10_empty_n, upsamp4_out11_full_n, ap_predicate_op115_write_state7, ap_predicate_op116_read_state7, ap_predicate_op121_write_state7)
    begin
                ap_block_pp0_stage6_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((upsamp4_out11_full_n = ap_const_logic_0) and (ap_predicate_op121_write_state7 = ap_const_boolean_1)) or ((upsamp4_out11_full_n = ap_const_logic_0) and (ap_predicate_op115_write_state7 = ap_const_boolean_1)) or ((conv4_out10_empty_n = ap_const_logic_0) and (ap_predicate_op116_read_state7 = ap_const_boolean_1))));
    end process;


    ap_block_pp0_stage6_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, conv4_out10_empty_n, upsamp4_out11_full_n, ap_predicate_op115_write_state7, ap_predicate_op116_read_state7, ap_predicate_op121_write_state7)
    begin
                ap_block_pp0_stage6_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((upsamp4_out11_full_n = ap_const_logic_0) and (ap_predicate_op121_write_state7 = ap_const_boolean_1)) or ((upsamp4_out11_full_n = ap_const_logic_0) and (ap_predicate_op115_write_state7 = ap_const_boolean_1)) or ((conv4_out10_empty_n = ap_const_logic_0) and (ap_predicate_op116_read_state7 = ap_const_boolean_1))));
    end process;

        ap_block_pp0_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage7_01001_assign_proc : process(ap_enable_reg_pp0_iter0, conv4_out10_empty_n, upsamp4_out11_full_n, ap_predicate_op122_write_state8, ap_predicate_op123_read_state8, ap_predicate_op128_write_state8)
    begin
                ap_block_pp0_stage7_01001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((ap_predicate_op122_write_state8 = ap_const_boolean_1) and (upsamp4_out11_full_n = ap_const_logic_0)) or ((upsamp4_out11_full_n = ap_const_logic_0) and (ap_predicate_op128_write_state8 = ap_const_boolean_1)) or ((ap_predicate_op123_read_state8 = ap_const_boolean_1) and (conv4_out10_empty_n = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage7_11001_assign_proc : process(ap_enable_reg_pp0_iter0, conv4_out10_empty_n, upsamp4_out11_full_n, ap_predicate_op122_write_state8, ap_predicate_op123_read_state8, ap_predicate_op128_write_state8)
    begin
                ap_block_pp0_stage7_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((ap_predicate_op122_write_state8 = ap_const_boolean_1) and (upsamp4_out11_full_n = ap_const_logic_0)) or ((upsamp4_out11_full_n = ap_const_logic_0) and (ap_predicate_op128_write_state8 = ap_const_boolean_1)) or ((ap_predicate_op123_read_state8 = ap_const_boolean_1) and (conv4_out10_empty_n = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage7_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, conv4_out10_empty_n, upsamp4_out11_full_n, ap_predicate_op122_write_state8, ap_predicate_op123_read_state8, ap_predicate_op128_write_state8)
    begin
                ap_block_pp0_stage7_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((ap_predicate_op122_write_state8 = ap_const_boolean_1) and (upsamp4_out11_full_n = ap_const_logic_0)) or ((upsamp4_out11_full_n = ap_const_logic_0) and (ap_predicate_op128_write_state8 = ap_const_boolean_1)) or ((ap_predicate_op123_read_state8 = ap_const_boolean_1) and (conv4_out10_empty_n = ap_const_logic_0))));
    end process;


    ap_block_state10_pp0_stage1_iter1_assign_proc : process(upsamp4_out11_full_n, empty_46_reg_560_pp0_iter1_reg)
    begin
                ap_block_state10_pp0_stage1_iter1 <= (((upsamp4_out11_full_n = ap_const_logic_0) and (empty_46_reg_560_pp0_iter1_reg = ap_const_lv1_0)) or ((upsamp4_out11_full_n = ap_const_logic_0) and (empty_46_reg_560_pp0_iter1_reg = ap_const_lv1_1)));
    end process;


    ap_block_state11_pp0_stage2_iter1_assign_proc : process(upsamp4_out11_full_n)
    begin
                ap_block_state11_pp0_stage2_iter1 <= (upsamp4_out11_full_n = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_block_state2_pp0_stage1_iter0_assign_proc : process(conv4_out10_empty_n, ap_predicate_op44_read_state2)
    begin
                ap_block_state2_pp0_stage1_iter0 <= ((conv4_out10_empty_n = ap_const_logic_0) and (ap_predicate_op44_read_state2 = ap_const_boolean_1));
    end process;


    ap_block_state3_pp0_stage2_iter0_assign_proc : process(conv4_out10_empty_n, ap_predicate_op51_read_state3)
    begin
                ap_block_state3_pp0_stage2_iter0 <= ((ap_predicate_op51_read_state3 = ap_const_boolean_1) and (conv4_out10_empty_n = ap_const_logic_0));
    end process;


    ap_block_state4_pp0_stage3_iter0_assign_proc : process(conv4_out10_empty_n, upsamp4_out11_full_n, ap_predicate_op65_write_state4, ap_predicate_op66_read_state4, ap_predicate_op71_write_state4)
    begin
                ap_block_state4_pp0_stage3_iter0 <= (((upsamp4_out11_full_n = ap_const_logic_0) and (ap_predicate_op71_write_state4 = ap_const_boolean_1)) or ((upsamp4_out11_full_n = ap_const_logic_0) and (ap_predicate_op65_write_state4 = ap_const_boolean_1)) or ((conv4_out10_empty_n = ap_const_logic_0) and (ap_predicate_op66_read_state4 = ap_const_boolean_1)));
    end process;


    ap_block_state5_pp0_stage4_iter0_assign_proc : process(conv4_out10_empty_n, upsamp4_out11_full_n, ap_predicate_op88_write_state5, ap_predicate_op89_read_state5, ap_predicate_op95_write_state5)
    begin
                ap_block_state5_pp0_stage4_iter0 <= (((upsamp4_out11_full_n = ap_const_logic_0) and (ap_predicate_op95_write_state5 = ap_const_boolean_1)) or ((upsamp4_out11_full_n = ap_const_logic_0) and (ap_predicate_op88_write_state5 = ap_const_boolean_1)) or ((conv4_out10_empty_n = ap_const_logic_0) and (ap_predicate_op89_read_state5 = ap_const_boolean_1)));
    end process;


    ap_block_state6_pp0_stage5_iter0_assign_proc : process(conv4_out10_empty_n, upsamp4_out11_full_n, ap_predicate_op106_write_state6, ap_predicate_op107_read_state6, ap_predicate_op112_write_state6)
    begin
                ap_block_state6_pp0_stage5_iter0 <= (((upsamp4_out11_full_n = ap_const_logic_0) and (ap_predicate_op112_write_state6 = ap_const_boolean_1)) or ((upsamp4_out11_full_n = ap_const_logic_0) and (ap_predicate_op106_write_state6 = ap_const_boolean_1)) or ((conv4_out10_empty_n = ap_const_logic_0) and (ap_predicate_op107_read_state6 = ap_const_boolean_1)));
    end process;


    ap_block_state7_pp0_stage6_iter0_assign_proc : process(conv4_out10_empty_n, upsamp4_out11_full_n, ap_predicate_op115_write_state7, ap_predicate_op116_read_state7, ap_predicate_op121_write_state7)
    begin
                ap_block_state7_pp0_stage6_iter0 <= (((upsamp4_out11_full_n = ap_const_logic_0) and (ap_predicate_op121_write_state7 = ap_const_boolean_1)) or ((upsamp4_out11_full_n = ap_const_logic_0) and (ap_predicate_op115_write_state7 = ap_const_boolean_1)) or ((conv4_out10_empty_n = ap_const_logic_0) and (ap_predicate_op116_read_state7 = ap_const_boolean_1)));
    end process;


    ap_block_state8_pp0_stage7_iter0_assign_proc : process(conv4_out10_empty_n, upsamp4_out11_full_n, ap_predicate_op122_write_state8, ap_predicate_op123_read_state8, ap_predicate_op128_write_state8)
    begin
                ap_block_state8_pp0_stage7_iter0 <= (((ap_predicate_op122_write_state8 = ap_const_boolean_1) and (upsamp4_out11_full_n = ap_const_logic_0)) or ((upsamp4_out11_full_n = ap_const_logic_0) and (ap_predicate_op128_write_state8 = ap_const_boolean_1)) or ((ap_predicate_op123_read_state8 = ap_const_boolean_1) and (conv4_out10_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state9_pp0_stage0_iter1_assign_proc : process(conv4_out10_empty_n, empty_46_reg_560, upsamp4_out11_full_n)
    begin
                ap_block_state9_pp0_stage0_iter1 <= (((upsamp4_out11_full_n = ap_const_logic_0) and (empty_46_reg_560 = ap_const_lv1_0)) or ((upsamp4_out11_full_n = ap_const_logic_0) and (empty_46_reg_560 = ap_const_lv1_1)) or ((empty_46_reg_560 = ap_const_lv1_0) and (conv4_out10_empty_n = ap_const_logic_0)));
    end process;


    ap_condition_469_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_469 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter0_stage2_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, icmp_ln108_reg_538, ap_block_pp0_stage2_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (icmp_ln108_reg_538 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_condition_exit_pp0_iter0_stage2 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage2;

    ap_predicate_op106_write_state6_assign_proc : process(icmp_ln108_reg_538, empty_46_reg_560)
    begin
                ap_predicate_op106_write_state6 <= ((empty_46_reg_560 = ap_const_lv1_0) and (icmp_ln108_reg_538 = ap_const_lv1_0));
    end process;


    ap_predicate_op107_read_state6_assign_proc : process(icmp_ln108_reg_538, empty_46_reg_560)
    begin
                ap_predicate_op107_read_state6 <= ((empty_46_reg_560 = ap_const_lv1_0) and (icmp_ln108_reg_538 = ap_const_lv1_0));
    end process;


    ap_predicate_op112_write_state6_assign_proc : process(icmp_ln108_reg_538, empty_46_reg_560)
    begin
                ap_predicate_op112_write_state6 <= ((empty_46_reg_560 = ap_const_lv1_1) and (icmp_ln108_reg_538 = ap_const_lv1_0));
    end process;


    ap_predicate_op115_write_state7_assign_proc : process(icmp_ln108_reg_538, empty_46_reg_560)
    begin
                ap_predicate_op115_write_state7 <= ((empty_46_reg_560 = ap_const_lv1_0) and (icmp_ln108_reg_538 = ap_const_lv1_0));
    end process;


    ap_predicate_op116_read_state7_assign_proc : process(icmp_ln108_reg_538, empty_46_reg_560)
    begin
                ap_predicate_op116_read_state7 <= ((empty_46_reg_560 = ap_const_lv1_0) and (icmp_ln108_reg_538 = ap_const_lv1_0));
    end process;


    ap_predicate_op121_write_state7_assign_proc : process(icmp_ln108_reg_538, empty_46_reg_560)
    begin
                ap_predicate_op121_write_state7 <= ((empty_46_reg_560 = ap_const_lv1_1) and (icmp_ln108_reg_538 = ap_const_lv1_0));
    end process;


    ap_predicate_op122_write_state8_assign_proc : process(icmp_ln108_reg_538, empty_46_reg_560)
    begin
                ap_predicate_op122_write_state8 <= ((empty_46_reg_560 = ap_const_lv1_0) and (icmp_ln108_reg_538 = ap_const_lv1_0));
    end process;


    ap_predicate_op123_read_state8_assign_proc : process(icmp_ln108_reg_538, empty_46_reg_560)
    begin
                ap_predicate_op123_read_state8 <= ((empty_46_reg_560 = ap_const_lv1_0) and (icmp_ln108_reg_538 = ap_const_lv1_0));
    end process;


    ap_predicate_op128_write_state8_assign_proc : process(icmp_ln108_reg_538, empty_46_reg_560)
    begin
                ap_predicate_op128_write_state8 <= ((empty_46_reg_560 = ap_const_lv1_1) and (icmp_ln108_reg_538 = ap_const_lv1_0));
    end process;


    ap_predicate_op44_read_state2_assign_proc : process(icmp_ln108_reg_538, empty_46_reg_560)
    begin
                ap_predicate_op44_read_state2 <= ((empty_46_reg_560 = ap_const_lv1_0) and (icmp_ln108_reg_538 = ap_const_lv1_0));
    end process;


    ap_predicate_op51_read_state3_assign_proc : process(icmp_ln108_reg_538, empty_46_reg_560)
    begin
                ap_predicate_op51_read_state3 <= ((empty_46_reg_560 = ap_const_lv1_0) and (icmp_ln108_reg_538 = ap_const_lv1_0));
    end process;


    ap_predicate_op65_write_state4_assign_proc : process(icmp_ln108_reg_538, empty_46_reg_560)
    begin
                ap_predicate_op65_write_state4 <= ((empty_46_reg_560 = ap_const_lv1_0) and (icmp_ln108_reg_538 = ap_const_lv1_0));
    end process;


    ap_predicate_op66_read_state4_assign_proc : process(icmp_ln108_reg_538, empty_46_reg_560)
    begin
                ap_predicate_op66_read_state4 <= ((empty_46_reg_560 = ap_const_lv1_0) and (icmp_ln108_reg_538 = ap_const_lv1_0));
    end process;


    ap_predicate_op71_write_state4_assign_proc : process(icmp_ln108_reg_538, empty_46_reg_560)
    begin
                ap_predicate_op71_write_state4 <= ((empty_46_reg_560 = ap_const_lv1_1) and (icmp_ln108_reg_538 = ap_const_lv1_0));
    end process;


    ap_predicate_op88_write_state5_assign_proc : process(icmp_ln108_reg_538, empty_46_reg_560)
    begin
                ap_predicate_op88_write_state5 <= ((empty_46_reg_560 = ap_const_lv1_0) and (icmp_ln108_reg_538 = ap_const_lv1_0));
    end process;


    ap_predicate_op89_read_state5_assign_proc : process(icmp_ln108_reg_538, empty_46_reg_560)
    begin
                ap_predicate_op89_read_state5 <= ((empty_46_reg_560 = ap_const_lv1_0) and (icmp_ln108_reg_538 = ap_const_lv1_0));
    end process;


    ap_predicate_op95_write_state5_assign_proc : process(icmp_ln108_reg_538, empty_46_reg_560)
    begin
                ap_predicate_op95_write_state5 <= ((empty_46_reg_560 = ap_const_lv1_1) and (icmp_ln108_reg_538 = ap_const_lv1_0));
    end process;

    ap_ready <= internal_ap_ready;

    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_cona_col_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, cona_col_fu_70, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_cona_col_load <= ap_const_lv4_0;
        else 
            ap_sig_allocacmp_cona_col_load <= cona_col_fu_70;
        end if; 
    end process;


    ap_sig_allocacmp_cona_row_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_loop_init, cona_row_fu_74)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_cona_row_load <= ap_const_lv4_0;
        else 
            ap_sig_allocacmp_cona_row_load <= cona_row_fu_74;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten_fu_78)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten_load <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_indvar_flatten_load <= indvar_flatten_fu_78;
        end if; 
    end process;

    cona_col_3_fu_351_p2 <= std_logic_vector(unsigned(select_ln108_fu_295_p3) + unsigned(ap_const_lv4_1));

    conv4_out10_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, conv4_out10_empty_n, icmp_ln108_reg_538, empty_46_reg_560, ap_predicate_op51_read_state3, ap_CS_fsm_pp0_stage7, ap_predicate_op123_read_state8, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (empty_46_reg_560 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage6) and (empty_46_reg_560 = ap_const_lv1_0) and (icmp_ln108_reg_538 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5) and (empty_46_reg_560 = ap_const_lv1_0) and (icmp_ln108_reg_538 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (empty_46_reg_560 = ap_const_lv1_0) and (icmp_ln108_reg_538 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (empty_46_reg_560 = ap_const_lv1_0) and (icmp_ln108_reg_538 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_predicate_op51_read_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (empty_46_reg_560 = ap_const_lv1_0) and (icmp_ln108_reg_538 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_predicate_op123_read_state8 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)))) then 
            conv4_out10_blk_n <= conv4_out10_empty_n;
        else 
            conv4_out10_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    conv4_out10_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, empty_46_reg_560, ap_predicate_op51_read_state3, ap_CS_fsm_pp0_stage7, ap_predicate_op123_read_state8, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_predicate_op44_read_state2, ap_block_pp0_stage1_11001, ap_predicate_op66_read_state4, ap_block_pp0_stage3_11001, ap_predicate_op107_read_state6, ap_block_pp0_stage5_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage2_11001, ap_predicate_op89_read_state5, ap_block_pp0_stage4_11001, ap_predicate_op116_read_state7, ap_block_pp0_stage6_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_46_reg_560 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op116_read_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op89_read_state5 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_predicate_op51_read_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op107_read_state6 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op66_read_state4 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op44_read_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_predicate_op123_read_state8 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)))) then 
            conv4_out10_read <= ap_const_logic_1;
        else 
            conv4_out10_read <= ap_const_logic_0;
        end if; 
    end process;

    div15_i_udiv_cast1_fu_449_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(div15_i_udiv_reg_542),5));
    empty_46_fu_345_p2 <= (trunc_ln109_fu_321_p1 or trunc_ln108_fu_317_p1);

    grp_fu_223_p0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, div15_i_udiv_reg_542, div15_i_udiv_reg_542_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_223_p0 <= div15_i_udiv_reg_542_pp0_iter1_reg;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            grp_fu_223_p0 <= div15_i_udiv_reg_542;
        else 
            grp_fu_223_p0 <= "XXX";
        end if; 
    end process;

    grp_fu_223_p2 <= (grp_fu_223_p0 xor ap_const_lv3_4);

    grp_fu_228_p0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, div15_i_udiv_cast1_fu_449_p1, div15_i_udiv_cast1_reg_599)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                grp_fu_228_p0 <= div15_i_udiv_cast1_reg_599;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_fu_228_p0 <= div15_i_udiv_cast1_fu_449_p1;
            else 
                grp_fu_228_p0 <= "XXXXX";
            end if;
        else 
            grp_fu_228_p0 <= "XXXXX";
        end if; 
    end process;

    grp_fu_228_p2 <= std_logic_vector(unsigned(grp_fu_228_p0) + unsigned(ap_const_lv5_14));
    icmp_ln108_fu_271_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten_load = ap_const_lv7_40) else "0";
    icmp_ln109_fu_289_p2 <= "1" when (ap_sig_allocacmp_cona_col_load = ap_const_lv4_8) else "0";

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    select_ln108_3_fu_309_p3 <= 
        add_ln108_3_fu_303_p2 when (icmp_ln109_fu_289_p2(0) = '1') else 
        ap_sig_allocacmp_cona_row_load;
    select_ln108_fu_295_p3 <= 
        ap_const_lv4_0 when (icmp_ln109_fu_289_p2(0) = '1') else 
        ap_sig_allocacmp_cona_col_load;
        sext_ln114_6_fu_492_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(zext_ln114_24_cast_reg_584),5));

        sext_ln114_7_fu_500_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(xor_ln114_reg_604),5));

    sext_ln114_fu_453_p0 <= grp_fu_223_p2;
        sext_ln114_fu_453_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln114_fu_453_p0),4));

        sext_ln116_6_fu_467_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(zext_ln116_24_cast_reg_574),5));

        sext_ln116_7_fu_508_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_223_p2),5));

        sext_ln116_fu_428_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_223_p2),4));

    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln108_fu_317_p1 <= select_ln108_3_fu_309_p3(1 - 1 downto 0);
    trunc_ln109_fu_321_p1 <= select_ln108_fu_295_p3(1 - 1 downto 0);

    upsam_buf4_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, icmp_ln108_reg_538, empty_46_reg_560, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_block_pp0_stage0, zext_ln114_fu_372_p1, zext_ln116_fu_376_p1, zext_ln116_23_fu_399_p1, zext_ln116_25_fu_432_p1, zext_ln114_25_fu_457_p1, zext_ln116_28_fu_470_p1, zext_ln114_27_fu_487_p1, zext_ln114_29_fu_503_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            upsam_buf4_V_address0 <= zext_ln114_29_fu_503_p1(5 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            upsam_buf4_V_address0 <= zext_ln114_27_fu_487_p1(5 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (empty_46_reg_560 = ap_const_lv1_1) and (icmp_ln108_reg_538 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            upsam_buf4_V_address0 <= zext_ln116_28_fu_470_p1(5 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (empty_46_reg_560 = ap_const_lv1_0) and (icmp_ln108_reg_538 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            upsam_buf4_V_address0 <= zext_ln114_25_fu_457_p1(5 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            upsam_buf4_V_address0 <= zext_ln116_25_fu_432_p1(5 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            upsam_buf4_V_address0 <= zext_ln116_23_fu_399_p1(5 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (empty_46_reg_560 = ap_const_lv1_1) and (icmp_ln108_reg_538 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            upsam_buf4_V_address0 <= zext_ln116_fu_376_p1(5 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (empty_46_reg_560 = ap_const_lv1_0) and (icmp_ln108_reg_538 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            upsam_buf4_V_address0 <= zext_ln114_fu_372_p1(5 - 1 downto 0);
        else 
            upsam_buf4_V_address0 <= "XXXXX";
        end if; 
    end process;


    upsam_buf4_V_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, icmp_ln108_reg_538, empty_46_reg_560, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_block_pp0_stage7, zext_ln114_23_fu_387_p1, zext_ln116_24_fu_411_p1, zext_ln114_24_fu_423_p1, zext_ln116_26_fu_444_p1, zext_ln116_27_fu_462_p1, zext_ln114_26_fu_482_p1, zext_ln114_28_fu_495_p1, zext_ln116_29_fu_512_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            upsam_buf4_V_address1 <= zext_ln116_29_fu_512_p1(5 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            upsam_buf4_V_address1 <= zext_ln114_28_fu_495_p1(5 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            upsam_buf4_V_address1 <= zext_ln114_26_fu_482_p1(5 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            upsam_buf4_V_address1 <= zext_ln116_27_fu_462_p1(5 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (empty_46_reg_560 = ap_const_lv1_1) and (icmp_ln108_reg_538 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            upsam_buf4_V_address1 <= zext_ln116_26_fu_444_p1(5 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (empty_46_reg_560 = ap_const_lv1_0) and (icmp_ln108_reg_538 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            upsam_buf4_V_address1 <= zext_ln114_24_fu_423_p1(5 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (empty_46_reg_560 = ap_const_lv1_1) and (icmp_ln108_reg_538 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            upsam_buf4_V_address1 <= zext_ln116_24_fu_411_p1(5 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (empty_46_reg_560 = ap_const_lv1_0) and (icmp_ln108_reg_538 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            upsam_buf4_V_address1 <= zext_ln114_23_fu_387_p1(5 - 1 downto 0);
        else 
            upsam_buf4_V_address1 <= "XXXXX";
        end if; 
    end process;


    upsam_buf4_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, icmp_ln108_reg_538, empty_46_reg_560, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage1_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (empty_46_reg_560 = ap_const_lv1_0) and (icmp_ln108_reg_538 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (empty_46_reg_560 = ap_const_lv1_1) and (icmp_ln108_reg_538 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (empty_46_reg_560 = ap_const_lv1_0) and (icmp_ln108_reg_538 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (empty_46_reg_560 = ap_const_lv1_1) and (icmp_ln108_reg_538 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            upsam_buf4_V_ce0 <= ap_const_logic_1;
        else 
            upsam_buf4_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    upsam_buf4_V_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, icmp_ln108_reg_538, empty_46_reg_560, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage1_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage4_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (empty_46_reg_560 = ap_const_lv1_0) and (icmp_ln108_reg_538 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (empty_46_reg_560 = ap_const_lv1_1) and (icmp_ln108_reg_538 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (empty_46_reg_560 = ap_const_lv1_0) and (icmp_ln108_reg_538 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (empty_46_reg_560 = ap_const_lv1_1) and (icmp_ln108_reg_538 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            upsam_buf4_V_ce1 <= ap_const_logic_1;
        else 
            upsam_buf4_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    upsam_buf4_V_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, icmp_ln108_reg_538, empty_46_reg_560, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage1_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_46_reg_560 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (empty_46_reg_560 = ap_const_lv1_0) and (icmp_ln108_reg_538 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (empty_46_reg_560 = ap_const_lv1_0) and (icmp_ln108_reg_538 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (empty_46_reg_560 = ap_const_lv1_0) and (icmp_ln108_reg_538 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            upsam_buf4_V_we0 <= ap_const_logic_1;
        else 
            upsam_buf4_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    upsam_buf4_V_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, icmp_ln108_reg_538, empty_46_reg_560, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (empty_46_reg_560 = ap_const_lv1_0) and (icmp_ln108_reg_538 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (empty_46_reg_560 = ap_const_lv1_0) and (icmp_ln108_reg_538 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (empty_46_reg_560 = ap_const_lv1_0) and (icmp_ln108_reg_538 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (empty_46_reg_560 = ap_const_lv1_0) and (icmp_ln108_reg_538 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            upsam_buf4_V_we1 <= ap_const_logic_1;
        else 
            upsam_buf4_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    upsamp4_out11_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, icmp_ln108_reg_538, empty_46_reg_560, upsamp4_out11_full_n, ap_CS_fsm_pp0_stage7, ap_predicate_op122_write_state8, ap_predicate_op128_write_state8, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0, empty_46_reg_560_pp0_iter1_reg)
    begin
        if ((((ap_predicate_op122_write_state8 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (empty_46_reg_560 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (empty_46_reg_560 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_predicate_op128_write_state8 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6) and (empty_46_reg_560 = ap_const_lv1_0) and (icmp_ln108_reg_538 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage6) and (empty_46_reg_560 = ap_const_lv1_1) and (icmp_ln108_reg_538 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5) and (empty_46_reg_560 = ap_const_lv1_0) and (icmp_ln108_reg_538 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage5) and (empty_46_reg_560 = ap_const_lv1_1) and (icmp_ln108_reg_538 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (empty_46_reg_560 = ap_const_lv1_0) and (icmp_ln108_reg_538 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (empty_46_reg_560 = ap_const_lv1_1) and (icmp_ln108_reg_538 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (empty_46_reg_560 = ap_const_lv1_0) and (icmp_ln108_reg_538 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (empty_46_reg_560 = ap_const_lv1_1) and (icmp_ln108_reg_538 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (empty_46_reg_560_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (empty_46_reg_560_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            upsamp4_out11_blk_n <= upsamp4_out11_full_n;
        else 
            upsamp4_out11_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    upsamp4_out11_din_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, empty_46_reg_560, ap_CS_fsm_pp0_stage7, ap_predicate_op122_write_state8, ap_predicate_op128_write_state8, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, empty_46_reg_560_pp0_iter1_reg, reg_233, ap_predicate_op65_write_state4, ap_predicate_op71_write_state4, ap_predicate_op106_write_state6, ap_predicate_op112_write_state6, reg_238, ap_predicate_op88_write_state5, ap_predicate_op95_write_state5, ap_predicate_op115_write_state7, ap_predicate_op121_write_state7, reg_243, upsam_buf4_V_q1, reg_248, upsam_buf_V_load_26_reg_609, upsam_buf_V_load_28_reg_624, ap_block_pp0_stage3_01001, ap_block_pp0_stage4_01001, ap_block_pp0_stage5_01001, ap_block_pp0_stage6_01001, ap_block_pp0_stage7_01001, ap_block_pp0_stage0_01001, ap_block_pp0_stage1_01001, ap_block_pp0_stage2_01001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            upsamp4_out11_din <= upsam_buf4_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (empty_46_reg_560_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            upsamp4_out11_din <= upsam_buf_V_load_28_reg_624;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_01001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_predicate_op128_write_state8 = ap_const_boolean_1))) then 
            upsamp4_out11_din <= upsam_buf_V_load_26_reg_609;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (empty_46_reg_560 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_01001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op112_write_state6 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)))) then 
            upsamp4_out11_din <= reg_248;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (empty_46_reg_560 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_01001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op115_write_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_01001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op88_write_state5 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then 
            upsamp4_out11_din <= reg_238;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage6_01001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op121_write_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_01001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op95_write_state5 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_01001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op71_write_state4 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            upsamp4_out11_din <= reg_243;
        elsif ((((ap_predicate_op122_write_state8 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_01001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (empty_46_reg_560_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_01001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op106_write_state6 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_01001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op65_write_state4 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            upsamp4_out11_din <= reg_233;
        else 
            upsamp4_out11_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    upsamp4_out11_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, empty_46_reg_560, ap_CS_fsm_pp0_stage7, ap_predicate_op122_write_state8, ap_predicate_op128_write_state8, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, empty_46_reg_560_pp0_iter1_reg, ap_block_pp0_stage1_11001, ap_predicate_op65_write_state4, ap_predicate_op71_write_state4, ap_block_pp0_stage3_11001, ap_predicate_op106_write_state6, ap_predicate_op112_write_state6, ap_block_pp0_stage5_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage2_11001, ap_predicate_op88_write_state5, ap_predicate_op95_write_state5, ap_block_pp0_stage4_11001, ap_predicate_op115_write_state7, ap_predicate_op121_write_state7, ap_block_pp0_stage6_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op122_write_state8 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_46_reg_560 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (empty_46_reg_560 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op121_write_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op115_write_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op95_write_state5 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op88_write_state5 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_predicate_op128_write_state8 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op112_write_state6 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op106_write_state6 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op71_write_state4 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op65_write_state4 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (empty_46_reg_560_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (empty_46_reg_560_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            upsamp4_out11_write <= ap_const_logic_1;
        else 
            upsamp4_out11_write <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln114_23_cast_fu_380_p3 <= (ap_const_lv1_1 & div15_i_udiv_cast_cast_reg_554);
    zext_ln114_23_fu_387_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln114_23_cast_fu_380_p3),64));
    zext_ln114_24_cast_fu_416_p3 <= (ap_const_lv1_1 & div15_i_udiv_reg_542);
    zext_ln114_24_fu_423_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln114_24_cast_fu_416_p3),64));
    zext_ln114_25_fu_457_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln114_fu_453_p1),64));
    zext_ln114_26_cast_fu_475_p3 <= (ap_const_lv2_2 & div15_i_udiv_reg_542);
    zext_ln114_26_fu_482_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln114_26_cast_fu_475_p3),64));
    zext_ln114_27_fu_487_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_228_p2),64));
    zext_ln114_28_fu_495_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln114_6_fu_492_p1),64));
    zext_ln114_29_fu_503_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln114_7_fu_500_p1),64));
    zext_ln114_fu_372_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(div15_i_udiv_reg_542),64));
    zext_ln116_23_cast_fu_392_p3 <= (ap_const_lv1_1 & div15_i_udiv_cast_cast_reg_554);
    zext_ln116_23_fu_399_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln116_23_cast_fu_392_p3),64));
    zext_ln116_24_cast_fu_404_p3 <= (ap_const_lv1_1 & div15_i_udiv_reg_542);
    zext_ln116_24_fu_411_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln116_24_cast_fu_404_p3),64));
    zext_ln116_25_fu_432_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln116_fu_428_p1),64));
    zext_ln116_26_cast_fu_437_p3 <= (ap_const_lv2_2 & div15_i_udiv_reg_542);
    zext_ln116_26_fu_444_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln116_26_cast_fu_437_p3),64));
    zext_ln116_27_fu_462_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_228_p2),64));
    zext_ln116_28_fu_470_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln116_6_fu_467_p1),64));
    zext_ln116_29_fu_512_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln116_7_fu_508_p1),64));
    zext_ln116_fu_376_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(div15_i_udiv_reg_542),64));
end behav;
