I: parsing spec file timekeeper.v...
skipping synthesis, BLIF file already exists.
I: parsing BLIF file synth.blif...
D: inputs and outputs parsed.
D: circuit initialized.
D: connections (#12994) parsed.
D: gates (#138661) parsed.
D: outputs: 151340 151343 151346 151349 151352 151355 151358 151361 151364 151367 151370 151373 151376 151379 151382 151385 151388 151391 151394 151397 151400 151403 151406 151409 151412 151415 151418 151421 151424 151427 151430 151433 151436 151439 151442 151445 151448 151451 151454 151457 151460 151463 151466 151469 151472 151475 151478 151481 151484 151487 151490 151493 151496 151499 151502 151505 151508 151511 151514 151517 151520 151523 151526 151529 151336 
D: circuit size: 151530
D: adding identity gates for outputs...
D: outputs after identity: 151595 151596 151597 151598 151599 151600 151601 151602 151603 151604 151605 151606 151607 151608 151609 151610 151611 151612 151613 151614 151615 151616 151617 151618 151619 151620 151621 151622 151623 151624 151625 151626 151627 151628 151629 151630 151631 151632 151633 151634 151635 151636 151637 151638 151639 151640 151641 151642 151643 151644 151645 151646 151647 151648 151649 151650 151651 151652 151653 151654 151655 151656 151657 151658 151659 
D: circuit size after identity: 151660
I: initializing safe primes...
I: using prime modulus 32317006071311007300338913926423828248817941241140239112842009751400741706634354222619689417363569347117901737909704191754605873209195028853758986185622153212175412514901774520270235796078236248884246189477587641105928646099411723245426622522193230540919037680524235519125679715870117001058055877651038861847280257976054903569732561526167081339361799541336476559160368317896729073178384589680639671900977202194168647225871031411336429319536193471636533209717077448227988588565369208645296636077250268955505928362751121174096972998068410554359584866583291642136218231078990999448652468262416972035911852507045361090559
D:  sending message (size 0.000006 MB)
I: InitMonitor::next
I: GenerateDriverLabels::next
