xpm_cdc.sv,systemverilog,xpm,../../../../../../../../../../Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../ipstatic/ip/hdmi_text_controller_0_2/src/clk_wiz_0"incdir="../../../../Lab7.gen/sources_1/ip/hdmi_text_controller_0_2/src/clk_wiz_0"
xpm_memory.sv,systemverilog,xpm,../../../../../../../../../../Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../ipstatic/ip/hdmi_text_controller_0_2/src/clk_wiz_0"incdir="../../../../Lab7.gen/sources_1/ip/hdmi_text_controller_0_2/src/clk_wiz_0"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../../Xilinx/Vivado/2022.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../ipstatic/ip/hdmi_text_controller_0_2/src/clk_wiz_0"incdir="../../../../Lab7.gen/sources_1/ip/hdmi_text_controller_0_2/src/clk_wiz_0"
encode.v,verilog,xil_defaultlib,../../../../Lab7.gen/sources_1/ip/hdmi_text_controller_0_2/src/hdmi_tx_0/hdl/encode.v,incdir="../../../ipstatic/ip/hdmi_text_controller_0_2/src/clk_wiz_0"incdir="../../../../Lab7.gen/sources_1/ip/hdmi_text_controller_0_2/src/clk_wiz_0"
serdes_10_to_1.v,verilog,xil_defaultlib,../../../../Lab7.gen/sources_1/ip/hdmi_text_controller_0_2/src/hdmi_tx_0/hdl/serdes_10_to_1.v,incdir="../../../ipstatic/ip/hdmi_text_controller_0_2/src/clk_wiz_0"incdir="../../../../Lab7.gen/sources_1/ip/hdmi_text_controller_0_2/src/clk_wiz_0"
srldelay.v,verilog,xil_defaultlib,../../../../Lab7.gen/sources_1/ip/hdmi_text_controller_0_2/src/hdmi_tx_0/hdl/srldelay.v,incdir="../../../ipstatic/ip/hdmi_text_controller_0_2/src/clk_wiz_0"incdir="../../../../Lab7.gen/sources_1/ip/hdmi_text_controller_0_2/src/clk_wiz_0"
hdmi_tx_v1_0.v,verilog,xil_defaultlib,../../../../Lab7.gen/sources_1/ip/hdmi_text_controller_0_2/src/hdmi_tx_0/hdl/hdmi_tx_v1_0.v,incdir="../../../ipstatic/ip/hdmi_text_controller_0_2/src/clk_wiz_0"incdir="../../../../Lab7.gen/sources_1/ip/hdmi_text_controller_0_2/src/clk_wiz_0"
hdmi_tx_0.v,verilog,xil_defaultlib,../../../../Lab7.gen/sources_1/ip/hdmi_text_controller_0_2/src/hdmi_tx_0/sim/hdmi_tx_0.v,incdir="../../../ipstatic/ip/hdmi_text_controller_0_2/src/clk_wiz_0"incdir="../../../../Lab7.gen/sources_1/ip/hdmi_text_controller_0_2/src/clk_wiz_0"
clk_wiz_0_clk_wiz.v,verilog,xil_defaultlib,../../../../Lab7.gen/sources_1/ip/hdmi_text_controller_0_2/src/clk_wiz_0/clk_wiz_0_clk_wiz.v,incdir="../../../ipstatic/ip/hdmi_text_controller_0_2/src/clk_wiz_0"incdir="../../../../Lab7.gen/sources_1/ip/hdmi_text_controller_0_2/src/clk_wiz_0"
clk_wiz_0.v,verilog,xil_defaultlib,../../../../Lab7.gen/sources_1/ip/hdmi_text_controller_0_2/src/clk_wiz_0/clk_wiz_0.v,incdir="../../../ipstatic/ip/hdmi_text_controller_0_2/src/clk_wiz_0"incdir="../../../../Lab7.gen/sources_1/ip/hdmi_text_controller_0_2/src/clk_wiz_0"
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_5,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,incdir="../../../ipstatic/ip/hdmi_text_controller_0_2/src/clk_wiz_0"incdir="../../../../Lab7.gen/sources_1/ip/hdmi_text_controller_0_2/src/clk_wiz_0"
blk_mem_gen_0.v,verilog,xil_defaultlib,../../../../Lab7.gen/sources_1/ip/hdmi_text_controller_0_2/src/blk_mem_gen_0/sim/blk_mem_gen_0.v,incdir="../../../ipstatic/ip/hdmi_text_controller_0_2/src/clk_wiz_0"incdir="../../../../Lab7.gen/sources_1/ip/hdmi_text_controller_0_2/src/clk_wiz_0"
hdmi_text_controller_v2_0_AXI.sv,systemverilog,xil_defaultlib,../../../../Lab7.gen/sources_1/ip/hdmi_text_controller_0_2/src/hdmi_text_controller_v2_0_AXI.sv,incdir="../../../ipstatic/ip/hdmi_text_controller_0_2/src/clk_wiz_0"incdir="../../../../Lab7.gen/sources_1/ip/hdmi_text_controller_0_2/src/clk_wiz_0"
hdmi_text_controller_v2_0.sv,systemverilog,xil_defaultlib,../../../../Lab7.gen/sources_1/ip/hdmi_text_controller_0_2/src/hdmi_text_controller_v2_0.sv,incdir="../../../ipstatic/ip/hdmi_text_controller_0_2/src/clk_wiz_0"incdir="../../../../Lab7.gen/sources_1/ip/hdmi_text_controller_0_2/src/clk_wiz_0"
hdmi_text_controller_0.sv,systemverilog,xil_defaultlib,../../../../Lab7.gen/sources_1/ip/hdmi_text_controller_0_2/sim/hdmi_text_controller_0.sv,incdir="../../../ipstatic/ip/hdmi_text_controller_0_2/src/clk_wiz_0"incdir="../../../../Lab7.gen/sources_1/ip/hdmi_text_controller_0_2/src/clk_wiz_0"
glbl.v,Verilog,xil_defaultlib,glbl.v
