// Seed: 2039145447
module module_0 (
    input wor id_0
);
  wire id_2;
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign module_1.id_5  = 0;
endmodule
module module_1 (
    input  wand  id_0,
    output wire  id_1,
    input  tri   id_2,
    output uwire id_3,
    input  uwire id_4,
    input  wor   id_5,
    output wor   id_6,
    output uwire id_7,
    input  wor   id_8
);
  reg id_10, id_11, id_12, id_13, id_14;
  always @(1) $display(id_8);
  module_0 modCall_1 (id_2);
  always id_10 <= -1;
endmodule
module module_2 ();
  assign id_1 = id_1.id_1 & -1;
endmodule
