********************************************
*  SURELOG System Verilog Compiler/Linter  *
********************************************

Copyright (c) 2017-2019 Alain Dargelas,
http://www.apache.org/licenses/LICENSE-2.0

VERSION: 1.00
BUILT  : Jun 30 2020
DATE   : 2020-07-02.22:57:23
COMMAND: -cd verilog/src/unisims DCM_SP.v -parse -nocache -nobuiltin -noinfo -noelab -timescale=1ns/1ns -nostdout -l DCM_SP.v.log

[SNT:PA0207] DCM_SP.v:1147:32: Syntax error: no viable alternative at input '$width (posedge CLKIN, 0:',
        $width (posedge CLKIN, 0:0:0, 0, notifier);
                                ^-- ./slpp_all/work/./DCM_SP.v:1147:32:.

[ERR:UH0700] DCM_SP.v:55: Unsupported expression "<n<> u<0> t<Null_rule> p<16780> s<16779> l<55>> `timescale  1 ps / 1 ps
".

[ERR:UH0700] DCM_SP.v:55: Unsupported expression "<n<> u<3> t<Description> p<16779> c<2> s<6> l<55>> `timescale  1 ps / 1 ps
".

[NTE:CP0309] DCM_SP.v:60: Implicit port type (wire) for "LOCKED",
there are 2 more instances of this message.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 1

********************************************
*   End SURELOG SVerilog Compiler/Linter   *
********************************************

