$date
	Tue Jul  2 00:48:51 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var integer 32 ! i [31:0] $end
$scope module dut $end
$var reg 32 " IR [31:0] $end
$var reg 16 # SGPR [15:0] $end
$var reg 32 $ mul_result [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#40000
$dumpvars
bx $
bx #
b1001000011100000000000000000 "
b100000 !
$end
