
module Single_Cycle_Top_Tb ();
    
    reg clk=1'b0,rst;

    Single_Cycle_Top Single_Cycle_Top(
                                .clk(clk),
                                .rst(rst)
    );

    initial begin
        $dumpfile("Single Cycle.vcd");
        $dumpvars(0);
    end

    always #50 clk = ~ clk;  
    
    initial
    begin
        rst <= 1'b1;
        #150;

        rst <=1'b0;
        #450;
        $finish;
    end
endmodule
