	component unsaved is
		port (
			clk_clk         : in  std_logic                    := 'X';             -- clk
			count_writedata : out std_logic_vector(7 downto 0);                    -- writedata
			dec_readdata    : in  std_logic                    := 'X';             -- readdata
			div_readdata    : in  std_logic                    := 'X';             -- readdata
			in_readdata     : in  std_logic_vector(7 downto 0) := (others => 'X'); -- readdata
			latch_readdata  : in  std_logic                    := 'X';             -- readdata
			reset_reset_n   : in  std_logic                    := 'X';             -- reset_n
			zero_writedata  : out std_logic                                        -- writedata
		);
	end component unsaved;

