<profile>

<section name = "Vitis HLS Report for 'matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4'" level="0">
<item name = "Date">Mon Sep 15 23:20:10 2025
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">matmul_hls</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.666 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">16387, 16387, 0.164 ms, 0.164 ms, 16385, 16385, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_43_3_VITIS_LOOP_44_4">16385, 16385, 3, 1, 1, 16384, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 122, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 63, -</column>
<column name="Register">-, -, 114, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln43_1_fu_454_p2">+, 0, 0, 20, 15, 1</column>
<column name="add_ln43_fu_475_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln44_fu_535_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln46_fu_529_p2">+, 0, 0, 13, 10, 10</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln43_fu_448_p2">icmp, 0, 0, 23, 15, 16</column>
<column name="icmp_ln44_fu_481_p2">icmp, 0, 0, 14, 8, 9</column>
<column name="select_ln43_1_fu_495_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln43_fu_487_p3">select, 0, 0, 8, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_indvar_flatten6_load">9, 2, 15, 30</column>
<column name="i_fu_138">9, 2, 8, 16</column>
<column name="indvar_flatten6_fu_142">9, 2, 15, 30</column>
<column name="j_fu_134">9, 2, 8, 16</column>
<column name="stream_in_TDATA_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln46_reg_619">10, 0, 10, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="i_fu_138">8, 0, 8, 0</column>
<column name="indvar_flatten6_fu_142">15, 0, 15, 0</column>
<column name="j_fu_134">8, 0, 8, 0</column>
<column name="p_s_reg_595">32, 0, 32, 0</column>
<column name="p_s_reg_595_pp0_iter1_reg">32, 0, 32, 0</column>
<column name="trunc_ln43_3_reg_615">4, 0, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4, return value</column>
<column name="stream_in_TVALID">in, 1, axis, stream_in_V_data_V, pointer</column>
<column name="stream_in_TDATA">in, 32, axis, stream_in_V_data_V, pointer</column>
<column name="B_address1">out, 10, ap_memory, B, array</column>
<column name="B_ce1">out, 1, ap_memory, B, array</column>
<column name="B_we1">out, 1, ap_memory, B, array</column>
<column name="B_d1">out, 32, ap_memory, B, array</column>
<column name="B_1_address1">out, 10, ap_memory, B_1, array</column>
<column name="B_1_ce1">out, 1, ap_memory, B_1, array</column>
<column name="B_1_we1">out, 1, ap_memory, B_1, array</column>
<column name="B_1_d1">out, 32, ap_memory, B_1, array</column>
<column name="B_2_address1">out, 10, ap_memory, B_2, array</column>
<column name="B_2_ce1">out, 1, ap_memory, B_2, array</column>
<column name="B_2_we1">out, 1, ap_memory, B_2, array</column>
<column name="B_2_d1">out, 32, ap_memory, B_2, array</column>
<column name="B_3_address1">out, 10, ap_memory, B_3, array</column>
<column name="B_3_ce1">out, 1, ap_memory, B_3, array</column>
<column name="B_3_we1">out, 1, ap_memory, B_3, array</column>
<column name="B_3_d1">out, 32, ap_memory, B_3, array</column>
<column name="B_4_address1">out, 10, ap_memory, B_4, array</column>
<column name="B_4_ce1">out, 1, ap_memory, B_4, array</column>
<column name="B_4_we1">out, 1, ap_memory, B_4, array</column>
<column name="B_4_d1">out, 32, ap_memory, B_4, array</column>
<column name="B_5_address1">out, 10, ap_memory, B_5, array</column>
<column name="B_5_ce1">out, 1, ap_memory, B_5, array</column>
<column name="B_5_we1">out, 1, ap_memory, B_5, array</column>
<column name="B_5_d1">out, 32, ap_memory, B_5, array</column>
<column name="B_6_address1">out, 10, ap_memory, B_6, array</column>
<column name="B_6_ce1">out, 1, ap_memory, B_6, array</column>
<column name="B_6_we1">out, 1, ap_memory, B_6, array</column>
<column name="B_6_d1">out, 32, ap_memory, B_6, array</column>
<column name="B_7_address1">out, 10, ap_memory, B_7, array</column>
<column name="B_7_ce1">out, 1, ap_memory, B_7, array</column>
<column name="B_7_we1">out, 1, ap_memory, B_7, array</column>
<column name="B_7_d1">out, 32, ap_memory, B_7, array</column>
<column name="B_8_address1">out, 10, ap_memory, B_8, array</column>
<column name="B_8_ce1">out, 1, ap_memory, B_8, array</column>
<column name="B_8_we1">out, 1, ap_memory, B_8, array</column>
<column name="B_8_d1">out, 32, ap_memory, B_8, array</column>
<column name="B_9_address1">out, 10, ap_memory, B_9, array</column>
<column name="B_9_ce1">out, 1, ap_memory, B_9, array</column>
<column name="B_9_we1">out, 1, ap_memory, B_9, array</column>
<column name="B_9_d1">out, 32, ap_memory, B_9, array</column>
<column name="B_10_address1">out, 10, ap_memory, B_10, array</column>
<column name="B_10_ce1">out, 1, ap_memory, B_10, array</column>
<column name="B_10_we1">out, 1, ap_memory, B_10, array</column>
<column name="B_10_d1">out, 32, ap_memory, B_10, array</column>
<column name="B_11_address1">out, 10, ap_memory, B_11, array</column>
<column name="B_11_ce1">out, 1, ap_memory, B_11, array</column>
<column name="B_11_we1">out, 1, ap_memory, B_11, array</column>
<column name="B_11_d1">out, 32, ap_memory, B_11, array</column>
<column name="B_12_address1">out, 10, ap_memory, B_12, array</column>
<column name="B_12_ce1">out, 1, ap_memory, B_12, array</column>
<column name="B_12_we1">out, 1, ap_memory, B_12, array</column>
<column name="B_12_d1">out, 32, ap_memory, B_12, array</column>
<column name="B_13_address1">out, 10, ap_memory, B_13, array</column>
<column name="B_13_ce1">out, 1, ap_memory, B_13, array</column>
<column name="B_13_we1">out, 1, ap_memory, B_13, array</column>
<column name="B_13_d1">out, 32, ap_memory, B_13, array</column>
<column name="B_14_address1">out, 10, ap_memory, B_14, array</column>
<column name="B_14_ce1">out, 1, ap_memory, B_14, array</column>
<column name="B_14_we1">out, 1, ap_memory, B_14, array</column>
<column name="B_14_d1">out, 32, ap_memory, B_14, array</column>
<column name="B_15_address1">out, 10, ap_memory, B_15, array</column>
<column name="B_15_ce1">out, 1, ap_memory, B_15, array</column>
<column name="B_15_we1">out, 1, ap_memory, B_15, array</column>
<column name="B_15_d1">out, 32, ap_memory, B_15, array</column>
<column name="stream_in_TREADY">out, 1, axis, stream_in_V_last_V, pointer</column>
<column name="stream_in_TLAST">in, 1, axis, stream_in_V_last_V, pointer</column>
<column name="stream_in_TKEEP">in, 4, axis, stream_in_V_keep_V, pointer</column>
<column name="stream_in_TSTRB">in, 4, axis, stream_in_V_strb_V, pointer</column>
</table>
</item>
</section>
</profile>
