// Seed: 3958803225
module module_0 #(
    parameter id_1 = 32'd86
) (
    input  wor  id_0,
    output tri1 _id_1
);
  logic [1 : id_1] id_3;
  ;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd12
) (
    output supply0 id_0,
    input  supply0 id_1
);
  logic id_3 = id_3++;
  always @(id_3 or posedge -1'h0 - id_3) id_3 = id_1;
  parameter id_4 = 1'b0;
  assign id_3#(.id_4(1)) = 1;
  wire id_5;
  wire id_6;
  module_0 modCall_1 (
      id_1,
      id_4
  );
  integer [id_4 : 1] id_7, id_8;
endmodule
