
murakumo_v5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ca04  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000554  0800cb98  0800cb98  0001cb98  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d0ec  0800d0ec  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800d0ec  0800d0ec  0001d0ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d0f4  0800d0f4  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d0f4  0800d0f4  0001d0f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d0f8  0800d0f8  0001d0f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800d0fc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000564  200001e0  0800d2dc  000201e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000744  0800d2dc  00020744  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002e852  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004a81  00000000  00000000  0004ea62  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016a8  00000000  00000000  000534e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000014d8  00000000  00000000  00054b90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025e61  00000000  00000000  00056068  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d6de  00000000  00000000  0007bec9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cb298  00000000  00000000  000995a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0016483f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000720c  00000000  00000000  00164894  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800cb7c 	.word	0x0800cb7c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	0800cb7c 	.word	0x0800cb7c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a4 	b.w	8000fe8 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468c      	mov	ip, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	f040 8083 	bne.w	8000e3a <__udivmoddi4+0x116>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d947      	bls.n	8000dca <__udivmoddi4+0xa6>
 8000d3a:	fab2 f282 	clz	r2, r2
 8000d3e:	b142      	cbz	r2, 8000d52 <__udivmoddi4+0x2e>
 8000d40:	f1c2 0020 	rsb	r0, r2, #32
 8000d44:	fa24 f000 	lsr.w	r0, r4, r0
 8000d48:	4091      	lsls	r1, r2
 8000d4a:	4097      	lsls	r7, r2
 8000d4c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d50:	4094      	lsls	r4, r2
 8000d52:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d56:	0c23      	lsrs	r3, r4, #16
 8000d58:	fbbc f6f8 	udiv	r6, ip, r8
 8000d5c:	fa1f fe87 	uxth.w	lr, r7
 8000d60:	fb08 c116 	mls	r1, r8, r6, ip
 8000d64:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d68:	fb06 f10e 	mul.w	r1, r6, lr
 8000d6c:	4299      	cmp	r1, r3
 8000d6e:	d909      	bls.n	8000d84 <__udivmoddi4+0x60>
 8000d70:	18fb      	adds	r3, r7, r3
 8000d72:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d76:	f080 8119 	bcs.w	8000fac <__udivmoddi4+0x288>
 8000d7a:	4299      	cmp	r1, r3
 8000d7c:	f240 8116 	bls.w	8000fac <__udivmoddi4+0x288>
 8000d80:	3e02      	subs	r6, #2
 8000d82:	443b      	add	r3, r7
 8000d84:	1a5b      	subs	r3, r3, r1
 8000d86:	b2a4      	uxth	r4, r4
 8000d88:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d8c:	fb08 3310 	mls	r3, r8, r0, r3
 8000d90:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d94:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d98:	45a6      	cmp	lr, r4
 8000d9a:	d909      	bls.n	8000db0 <__udivmoddi4+0x8c>
 8000d9c:	193c      	adds	r4, r7, r4
 8000d9e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da2:	f080 8105 	bcs.w	8000fb0 <__udivmoddi4+0x28c>
 8000da6:	45a6      	cmp	lr, r4
 8000da8:	f240 8102 	bls.w	8000fb0 <__udivmoddi4+0x28c>
 8000dac:	3802      	subs	r0, #2
 8000dae:	443c      	add	r4, r7
 8000db0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000db4:	eba4 040e 	sub.w	r4, r4, lr
 8000db8:	2600      	movs	r6, #0
 8000dba:	b11d      	cbz	r5, 8000dc4 <__udivmoddi4+0xa0>
 8000dbc:	40d4      	lsrs	r4, r2
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc4:	4631      	mov	r1, r6
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	b902      	cbnz	r2, 8000dce <__udivmoddi4+0xaa>
 8000dcc:	deff      	udf	#255	; 0xff
 8000dce:	fab2 f282 	clz	r2, r2
 8000dd2:	2a00      	cmp	r2, #0
 8000dd4:	d150      	bne.n	8000e78 <__udivmoddi4+0x154>
 8000dd6:	1bcb      	subs	r3, r1, r7
 8000dd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ddc:	fa1f f887 	uxth.w	r8, r7
 8000de0:	2601      	movs	r6, #1
 8000de2:	fbb3 fcfe 	udiv	ip, r3, lr
 8000de6:	0c21      	lsrs	r1, r4, #16
 8000de8:	fb0e 331c 	mls	r3, lr, ip, r3
 8000dec:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000df0:	fb08 f30c 	mul.w	r3, r8, ip
 8000df4:	428b      	cmp	r3, r1
 8000df6:	d907      	bls.n	8000e08 <__udivmoddi4+0xe4>
 8000df8:	1879      	adds	r1, r7, r1
 8000dfa:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000dfe:	d202      	bcs.n	8000e06 <__udivmoddi4+0xe2>
 8000e00:	428b      	cmp	r3, r1
 8000e02:	f200 80e9 	bhi.w	8000fd8 <__udivmoddi4+0x2b4>
 8000e06:	4684      	mov	ip, r0
 8000e08:	1ac9      	subs	r1, r1, r3
 8000e0a:	b2a3      	uxth	r3, r4
 8000e0c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e10:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e14:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e18:	fb08 f800 	mul.w	r8, r8, r0
 8000e1c:	45a0      	cmp	r8, r4
 8000e1e:	d907      	bls.n	8000e30 <__udivmoddi4+0x10c>
 8000e20:	193c      	adds	r4, r7, r4
 8000e22:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e26:	d202      	bcs.n	8000e2e <__udivmoddi4+0x10a>
 8000e28:	45a0      	cmp	r8, r4
 8000e2a:	f200 80d9 	bhi.w	8000fe0 <__udivmoddi4+0x2bc>
 8000e2e:	4618      	mov	r0, r3
 8000e30:	eba4 0408 	sub.w	r4, r4, r8
 8000e34:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e38:	e7bf      	b.n	8000dba <__udivmoddi4+0x96>
 8000e3a:	428b      	cmp	r3, r1
 8000e3c:	d909      	bls.n	8000e52 <__udivmoddi4+0x12e>
 8000e3e:	2d00      	cmp	r5, #0
 8000e40:	f000 80b1 	beq.w	8000fa6 <__udivmoddi4+0x282>
 8000e44:	2600      	movs	r6, #0
 8000e46:	e9c5 0100 	strd	r0, r1, [r5]
 8000e4a:	4630      	mov	r0, r6
 8000e4c:	4631      	mov	r1, r6
 8000e4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e52:	fab3 f683 	clz	r6, r3
 8000e56:	2e00      	cmp	r6, #0
 8000e58:	d14a      	bne.n	8000ef0 <__udivmoddi4+0x1cc>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d302      	bcc.n	8000e64 <__udivmoddi4+0x140>
 8000e5e:	4282      	cmp	r2, r0
 8000e60:	f200 80b8 	bhi.w	8000fd4 <__udivmoddi4+0x2b0>
 8000e64:	1a84      	subs	r4, r0, r2
 8000e66:	eb61 0103 	sbc.w	r1, r1, r3
 8000e6a:	2001      	movs	r0, #1
 8000e6c:	468c      	mov	ip, r1
 8000e6e:	2d00      	cmp	r5, #0
 8000e70:	d0a8      	beq.n	8000dc4 <__udivmoddi4+0xa0>
 8000e72:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e76:	e7a5      	b.n	8000dc4 <__udivmoddi4+0xa0>
 8000e78:	f1c2 0320 	rsb	r3, r2, #32
 8000e7c:	fa20 f603 	lsr.w	r6, r0, r3
 8000e80:	4097      	lsls	r7, r2
 8000e82:	fa01 f002 	lsl.w	r0, r1, r2
 8000e86:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e8a:	40d9      	lsrs	r1, r3
 8000e8c:	4330      	orrs	r0, r6
 8000e8e:	0c03      	lsrs	r3, r0, #16
 8000e90:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e94:	fa1f f887 	uxth.w	r8, r7
 8000e98:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e9c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ea0:	fb06 f108 	mul.w	r1, r6, r8
 8000ea4:	4299      	cmp	r1, r3
 8000ea6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eaa:	d909      	bls.n	8000ec0 <__udivmoddi4+0x19c>
 8000eac:	18fb      	adds	r3, r7, r3
 8000eae:	f106 3cff 	add.w	ip, r6, #4294967295
 8000eb2:	f080 808d 	bcs.w	8000fd0 <__udivmoddi4+0x2ac>
 8000eb6:	4299      	cmp	r1, r3
 8000eb8:	f240 808a 	bls.w	8000fd0 <__udivmoddi4+0x2ac>
 8000ebc:	3e02      	subs	r6, #2
 8000ebe:	443b      	add	r3, r7
 8000ec0:	1a5b      	subs	r3, r3, r1
 8000ec2:	b281      	uxth	r1, r0
 8000ec4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ec8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ecc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed0:	fb00 f308 	mul.w	r3, r0, r8
 8000ed4:	428b      	cmp	r3, r1
 8000ed6:	d907      	bls.n	8000ee8 <__udivmoddi4+0x1c4>
 8000ed8:	1879      	adds	r1, r7, r1
 8000eda:	f100 3cff 	add.w	ip, r0, #4294967295
 8000ede:	d273      	bcs.n	8000fc8 <__udivmoddi4+0x2a4>
 8000ee0:	428b      	cmp	r3, r1
 8000ee2:	d971      	bls.n	8000fc8 <__udivmoddi4+0x2a4>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	4439      	add	r1, r7
 8000ee8:	1acb      	subs	r3, r1, r3
 8000eea:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000eee:	e778      	b.n	8000de2 <__udivmoddi4+0xbe>
 8000ef0:	f1c6 0c20 	rsb	ip, r6, #32
 8000ef4:	fa03 f406 	lsl.w	r4, r3, r6
 8000ef8:	fa22 f30c 	lsr.w	r3, r2, ip
 8000efc:	431c      	orrs	r4, r3
 8000efe:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f02:	fa01 f306 	lsl.w	r3, r1, r6
 8000f06:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f0a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f0e:	431f      	orrs	r7, r3
 8000f10:	0c3b      	lsrs	r3, r7, #16
 8000f12:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f16:	fa1f f884 	uxth.w	r8, r4
 8000f1a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f1e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f22:	fb09 fa08 	mul.w	sl, r9, r8
 8000f26:	458a      	cmp	sl, r1
 8000f28:	fa02 f206 	lsl.w	r2, r2, r6
 8000f2c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f30:	d908      	bls.n	8000f44 <__udivmoddi4+0x220>
 8000f32:	1861      	adds	r1, r4, r1
 8000f34:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f38:	d248      	bcs.n	8000fcc <__udivmoddi4+0x2a8>
 8000f3a:	458a      	cmp	sl, r1
 8000f3c:	d946      	bls.n	8000fcc <__udivmoddi4+0x2a8>
 8000f3e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f42:	4421      	add	r1, r4
 8000f44:	eba1 010a 	sub.w	r1, r1, sl
 8000f48:	b2bf      	uxth	r7, r7
 8000f4a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f4e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f52:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f56:	fb00 f808 	mul.w	r8, r0, r8
 8000f5a:	45b8      	cmp	r8, r7
 8000f5c:	d907      	bls.n	8000f6e <__udivmoddi4+0x24a>
 8000f5e:	19e7      	adds	r7, r4, r7
 8000f60:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f64:	d22e      	bcs.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f66:	45b8      	cmp	r8, r7
 8000f68:	d92c      	bls.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f6a:	3802      	subs	r0, #2
 8000f6c:	4427      	add	r7, r4
 8000f6e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f72:	eba7 0708 	sub.w	r7, r7, r8
 8000f76:	fba0 8902 	umull	r8, r9, r0, r2
 8000f7a:	454f      	cmp	r7, r9
 8000f7c:	46c6      	mov	lr, r8
 8000f7e:	4649      	mov	r1, r9
 8000f80:	d31a      	bcc.n	8000fb8 <__udivmoddi4+0x294>
 8000f82:	d017      	beq.n	8000fb4 <__udivmoddi4+0x290>
 8000f84:	b15d      	cbz	r5, 8000f9e <__udivmoddi4+0x27a>
 8000f86:	ebb3 020e 	subs.w	r2, r3, lr
 8000f8a:	eb67 0701 	sbc.w	r7, r7, r1
 8000f8e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f92:	40f2      	lsrs	r2, r6
 8000f94:	ea4c 0202 	orr.w	r2, ip, r2
 8000f98:	40f7      	lsrs	r7, r6
 8000f9a:	e9c5 2700 	strd	r2, r7, [r5]
 8000f9e:	2600      	movs	r6, #0
 8000fa0:	4631      	mov	r1, r6
 8000fa2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fa6:	462e      	mov	r6, r5
 8000fa8:	4628      	mov	r0, r5
 8000faa:	e70b      	b.n	8000dc4 <__udivmoddi4+0xa0>
 8000fac:	4606      	mov	r6, r0
 8000fae:	e6e9      	b.n	8000d84 <__udivmoddi4+0x60>
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	e6fd      	b.n	8000db0 <__udivmoddi4+0x8c>
 8000fb4:	4543      	cmp	r3, r8
 8000fb6:	d2e5      	bcs.n	8000f84 <__udivmoddi4+0x260>
 8000fb8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000fbc:	eb69 0104 	sbc.w	r1, r9, r4
 8000fc0:	3801      	subs	r0, #1
 8000fc2:	e7df      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fc4:	4608      	mov	r0, r1
 8000fc6:	e7d2      	b.n	8000f6e <__udivmoddi4+0x24a>
 8000fc8:	4660      	mov	r0, ip
 8000fca:	e78d      	b.n	8000ee8 <__udivmoddi4+0x1c4>
 8000fcc:	4681      	mov	r9, r0
 8000fce:	e7b9      	b.n	8000f44 <__udivmoddi4+0x220>
 8000fd0:	4666      	mov	r6, ip
 8000fd2:	e775      	b.n	8000ec0 <__udivmoddi4+0x19c>
 8000fd4:	4630      	mov	r0, r6
 8000fd6:	e74a      	b.n	8000e6e <__udivmoddi4+0x14a>
 8000fd8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fdc:	4439      	add	r1, r7
 8000fde:	e713      	b.n	8000e08 <__udivmoddi4+0xe4>
 8000fe0:	3802      	subs	r0, #2
 8000fe2:	443c      	add	r4, r7
 8000fe4:	e724      	b.n	8000e30 <__udivmoddi4+0x10c>
 8000fe6:	bf00      	nop

08000fe8 <__aeabi_idiv0>:
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop

08000fec <imu_read_byte>:
volatile Inertial inertial_offset;

Coordinate COORDINATE_ZERO;

uint8_t imu_read_byte( uint8_t reg )
{ 
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b084      	sub	sp, #16
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	71fb      	strb	r3, [r7, #7]
	uint8_t ret,val;

	ret = reg | 0x80;
 8000ff6:	79fb      	ldrb	r3, [r7, #7]
 8000ff8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000ffc:	b2db      	uxtb	r3, r3
 8000ffe:	73fb      	strb	r3, [r7, #15]
#if USE_NCS
	CS_RESET;
 8001000:	2200      	movs	r2, #0
 8001002:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001006:	480e      	ldr	r0, [pc, #56]	; (8001040 <imu_read_byte+0x54>)
 8001008:	f004 f9a2 	bl	8005350 <HAL_GPIO_WritePin>
#endif
	HAL_SPI_Transmit(&hspi2, &ret, 1, 100);
 800100c:	f107 010f 	add.w	r1, r7, #15
 8001010:	2364      	movs	r3, #100	; 0x64
 8001012:	2201      	movs	r2, #1
 8001014:	480b      	ldr	r0, [pc, #44]	; (8001044 <imu_read_byte+0x58>)
 8001016:	f004 ffc7 	bl	8005fa8 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi2, &val, 1, 100);
 800101a:	f107 010e 	add.w	r1, r7, #14
 800101e:	2364      	movs	r3, #100	; 0x64
 8001020:	2201      	movs	r2, #1
 8001022:	4808      	ldr	r0, [pc, #32]	; (8001044 <imu_read_byte+0x58>)
 8001024:	f005 f8f4 	bl	8006210 <HAL_SPI_Receive>
#if USE_NCS
	CS_SET;
 8001028:	2201      	movs	r2, #1
 800102a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800102e:	4804      	ldr	r0, [pc, #16]	; (8001040 <imu_read_byte+0x54>)
 8001030:	f004 f98e 	bl	8005350 <HAL_GPIO_WritePin>
#endif

	return val;
 8001034:	7bbb      	ldrb	r3, [r7, #14]
}
 8001036:	4618      	mov	r0, r3
 8001038:	3710      	adds	r7, #16
 800103a:	46bd      	mov	sp, r7
 800103c:	bd80      	pop	{r7, pc}
 800103e:	bf00      	nop
 8001040:	40020400 	.word	0x40020400
 8001044:	20000368 	.word	0x20000368

08001048 <imu_write_byte>:

void imu_write_byte(uint8_t reg, uint8_t val)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b084      	sub	sp, #16
 800104c:	af00      	add	r7, sp, #0
 800104e:	4603      	mov	r3, r0
 8001050:	460a      	mov	r2, r1
 8001052:	71fb      	strb	r3, [r7, #7]
 8001054:	4613      	mov	r3, r2
 8001056:	71bb      	strb	r3, [r7, #6]
	uint8_t ret;

	ret = reg & 0x7F;
 8001058:	79fb      	ldrb	r3, [r7, #7]
 800105a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800105e:	b2db      	uxtb	r3, r3
 8001060:	73fb      	strb	r3, [r7, #15]

#if USE_NCS
	CS_RESET;
 8001062:	2200      	movs	r2, #0
 8001064:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001068:	480c      	ldr	r0, [pc, #48]	; (800109c <imu_write_byte+0x54>)
 800106a:	f004 f971 	bl	8005350 <HAL_GPIO_WritePin>
#endif

	HAL_SPI_Transmit(&hspi2, &ret, 1, 100);
 800106e:	f107 010f 	add.w	r1, r7, #15
 8001072:	2364      	movs	r3, #100	; 0x64
 8001074:	2201      	movs	r2, #1
 8001076:	480a      	ldr	r0, [pc, #40]	; (80010a0 <imu_write_byte+0x58>)
 8001078:	f004 ff96 	bl	8005fa8 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi2, &val, 1, 100);
 800107c:	1db9      	adds	r1, r7, #6
 800107e:	2364      	movs	r3, #100	; 0x64
 8001080:	2201      	movs	r2, #1
 8001082:	4807      	ldr	r0, [pc, #28]	; (80010a0 <imu_write_byte+0x58>)
 8001084:	f004 ff90 	bl	8005fa8 <HAL_SPI_Transmit>

#if USE_NCS
	CS_SET;
 8001088:	2201      	movs	r2, #1
 800108a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800108e:	4803      	ldr	r0, [pc, #12]	; (800109c <imu_write_byte+0x54>)
 8001090:	f004 f95e 	bl	8005350 <HAL_GPIO_WritePin>
#endif
}
 8001094:	bf00      	nop
 8001096:	3710      	adds	r7, #16
 8001098:	46bd      	mov	sp, r7
 800109a:	bd80      	pop	{r7, pc}
 800109c:	40020400 	.word	0x40020400
 80010a0:	20000368 	.word	0x20000368
 80010a4:	00000000 	.word	0x00000000

080010a8 <imu_init>:

uint8_t imu_init(uint8_t* wai)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b084      	sub	sp, #16
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
	CS_RESET;
 80010b0:	2200      	movs	r2, #0
 80010b2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80010b6:	4834      	ldr	r0, [pc, #208]	; (8001188 <imu_init+0xe0>)
 80010b8:	f004 f94a 	bl	8005350 <HAL_GPIO_WritePin>
	uint8_t who_am_i,ret;
	ret = 0;
 80010bc:	2300      	movs	r3, #0
 80010be:	73fb      	strb	r3, [r7, #15]

	COORDINATE_ZERO.x = 0;
 80010c0:	4b32      	ldr	r3, [pc, #200]	; (800118c <imu_init+0xe4>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	801a      	strh	r2, [r3, #0]
	COORDINATE_ZERO.y = 0;
 80010c6:	4b31      	ldr	r3, [pc, #196]	; (800118c <imu_init+0xe4>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	805a      	strh	r2, [r3, #2]
	COORDINATE_ZERO.z = 0;
 80010cc:	4b2f      	ldr	r3, [pc, #188]	; (800118c <imu_init+0xe4>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	809a      	strh	r2, [r3, #4]

	RADPERDEG = ((double) M_PI / (double) 180);
 80010d2:	492f      	ldr	r1, [pc, #188]	; (8001190 <imu_init+0xe8>)
 80010d4:	a32a      	add	r3, pc, #168	; (adr r3, 8001180 <imu_init+0xd8>)
 80010d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010da:	e9c1 2300 	strd	r2, r3, [r1]

#if	INIT_ZERO
	inertial.accel = COORDINATE_ZERO;
 80010de:	4b2d      	ldr	r3, [pc, #180]	; (8001194 <imu_init+0xec>)
 80010e0:	4a2a      	ldr	r2, [pc, #168]	; (800118c <imu_init+0xe4>)
 80010e2:	6811      	ldr	r1, [r2, #0]
 80010e4:	6019      	str	r1, [r3, #0]
 80010e6:	8892      	ldrh	r2, [r2, #4]
 80010e8:	809a      	strh	r2, [r3, #4]
	inertial.gyro = COORDINATE_ZERO;
 80010ea:	4b2a      	ldr	r3, [pc, #168]	; (8001194 <imu_init+0xec>)
 80010ec:	4a27      	ldr	r2, [pc, #156]	; (800118c <imu_init+0xe4>)
 80010ee:	3306      	adds	r3, #6
 80010f0:	6811      	ldr	r1, [r2, #0]
 80010f2:	6019      	str	r1, [r3, #0]
 80010f4:	8892      	ldrh	r2, [r2, #4]
 80010f6:	809a      	strh	r2, [r3, #4]
	displacement.position = COORDINATE_ZERO;
 80010f8:	4b27      	ldr	r3, [pc, #156]	; (8001198 <imu_init+0xf0>)
 80010fa:	4a24      	ldr	r2, [pc, #144]	; (800118c <imu_init+0xe4>)
 80010fc:	6811      	ldr	r1, [r2, #0]
 80010fe:	6019      	str	r1, [r3, #0]
 8001100:	8892      	ldrh	r2, [r2, #4]
 8001102:	809a      	strh	r2, [r3, #4]
	displacement.theta = COORDINATE_ZERO;
 8001104:	4b24      	ldr	r3, [pc, #144]	; (8001198 <imu_init+0xf0>)
 8001106:	4a21      	ldr	r2, [pc, #132]	; (800118c <imu_init+0xe4>)
 8001108:	3306      	adds	r3, #6
 800110a:	6811      	ldr	r1, [r2, #0]
 800110c:	6019      	str	r1, [r3, #0]
 800110e:	8892      	ldrh	r2, [r2, #4]
 8001110:	809a      	strh	r2, [r3, #4]
#endif

	who_am_i = imu_read_byte(0x00);
 8001112:	2000      	movs	r0, #0
 8001114:	f7ff ff6a 	bl	8000fec <imu_read_byte>
 8001118:	4603      	mov	r3, r0
 800111a:	73bb      	strb	r3, [r7, #14]
	*wai = who_am_i;
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	7bba      	ldrb	r2, [r7, #14]
 8001120:	701a      	strb	r2, [r3, #0]
	if(who_am_i == 0xE0)
 8001122:	7bbb      	ldrb	r3, [r7, #14]
 8001124:	2be0      	cmp	r3, #224	; 0xe0
 8001126:	d11e      	bne.n	8001166 <imu_init+0xbe>
	{	// ICM-20648 is 0xE0
		ret = 1;
 8001128:	2301      	movs	r3, #1
 800112a:	73fb      	strb	r3, [r7, #15]
		imu_write_byte(PWR_MGMT_1, 0x01);	//PWR_MGMT_1
 800112c:	2101      	movs	r1, #1
 800112e:	2006      	movs	r0, #6
 8001130:	f7ff ff8a 	bl	8001048 <imu_write_byte>
		HAL_Delay(100);
 8001134:	2064      	movs	r0, #100	; 0x64
 8001136:	f002 fe0d 	bl	8003d54 <HAL_Delay>
		imu_write_byte(USER_CTRL, 0x10);	//USER_CTRL
 800113a:	2110      	movs	r1, #16
 800113c:	2003      	movs	r0, #3
 800113e:	f7ff ff83 	bl	8001048 <imu_write_byte>
		imu_write_byte(REG_BANK_SEL, 0x20);	//USER_BANK2
 8001142:	2120      	movs	r1, #32
 8001144:	207f      	movs	r0, #127	; 0x7f
 8001146:	f7ff ff7f 	bl	8001048 <imu_write_byte>
		// shimotoriharuki
		//write_byte(0x01,0x06);	//range2000dps DLPF disable	// range+-2000
		// igc8810
		imu_write_byte(0x01, 0x07);	//range2000dps DLPF enable DLPFCFG = 0
 800114a:	2107      	movs	r1, #7
 800114c:	2001      	movs	r0, #1
 800114e:	f7ff ff7b 	bl	8001048 <imu_write_byte>
		//write_byte(0x01,0x0F);	//range2000dps DLPF enable DLPFCFG = 1
		//write_byte(0x01,0x17);	//range2000dps DLPF enable DLPFCFG = 2
		//2:1 GYRO_FS_SEL[1:0] 00:250	01:500 10:1000 11:2000
		// igc8810
		imu_write_byte(0x14, 0x00);	//range2g
 8001152:	2100      	movs	r1, #0
 8001154:	2014      	movs	r0, #20
 8001156:	f7ff ff77 	bl	8001048 <imu_write_byte>
		// shimotoriharuki
		//write_byte(0x14,0x06);	// range+-16
		//2:1 ACCEL_FS_SEL[1:0] 00:2	01:4 10:8 11:16
		imu_write_byte(REG_BANK_SEL, 0x00);	//USER_BANK0
 800115a:	2100      	movs	r1, #0
 800115c:	207f      	movs	r0, #127	; 0x7f
 800115e:	f7ff ff73 	bl	8001048 <imu_write_byte>
		imu_set_offset();
 8001162:	f000 f81b 	bl	800119c <imu_set_offset>
	}
#if USE_NCS
	CS_SET;
 8001166:	2201      	movs	r2, #1
 8001168:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800116c:	4806      	ldr	r0, [pc, #24]	; (8001188 <imu_init+0xe0>)
 800116e:	f004 f8ef 	bl	8005350 <HAL_GPIO_WritePin>
#endif
	return ret;
 8001172:	7bfb      	ldrb	r3, [r7, #15]
}
 8001174:	4618      	mov	r0, r3
 8001176:	3710      	adds	r7, #16
 8001178:	46bd      	mov	sp, r7
 800117a:	bd80      	pop	{r7, pc}
 800117c:	f3af 8000 	nop.w
 8001180:	a2529d39 	.word	0xa2529d39
 8001184:	3f91df46 	.word	0x3f91df46
 8001188:	40020400 	.word	0x40020400
 800118c:	20000210 	.word	0x20000210
 8001190:	20000208 	.word	0x20000208
 8001194:	20000230 	.word	0x20000230
 8001198:	20000224 	.word	0x20000224

0800119c <imu_set_offset>:
	CS_SET;
#endif
}

void imu_set_offset()
{
 800119c:	b580      	push	{r7, lr}
 800119e:	af00      	add	r7, sp, #0
	imu_read();
 80011a0:	f000 f80e 	bl	80011c0 <imu_read>
	inertial_offset = inertial;
 80011a4:	4b04      	ldr	r3, [pc, #16]	; (80011b8 <imu_set_offset+0x1c>)
 80011a6:	4a05      	ldr	r2, [pc, #20]	; (80011bc <imu_set_offset+0x20>)
 80011a8:	6810      	ldr	r0, [r2, #0]
 80011aa:	6851      	ldr	r1, [r2, #4]
 80011ac:	6892      	ldr	r2, [r2, #8]
 80011ae:	6018      	str	r0, [r3, #0]
 80011b0:	6059      	str	r1, [r3, #4]
 80011b2:	609a      	str	r2, [r3, #8]
}
 80011b4:	bf00      	nop
 80011b6:	bd80      	pop	{r7, pc}
 80011b8:	20000218 	.word	0x20000218
 80011bc:	20000230 	.word	0x20000230

080011c0 <imu_read>:

void imu_read()
{
 80011c0:	b598      	push	{r3, r4, r7, lr}
 80011c2:	af00      	add	r7, sp, #0
	inertial.accel.x = ((int16_t)imu_read_byte(ACCEL_XOUT_H) << 8) | ((int16_t)imu_read_byte(ACCEL_XOUT_L));
 80011c4:	202d      	movs	r0, #45	; 0x2d
 80011c6:	f7ff ff11 	bl	8000fec <imu_read_byte>
 80011ca:	4603      	mov	r3, r0
 80011cc:	021b      	lsls	r3, r3, #8
 80011ce:	b21c      	sxth	r4, r3
 80011d0:	202e      	movs	r0, #46	; 0x2e
 80011d2:	f7ff ff0b 	bl	8000fec <imu_read_byte>
 80011d6:	4603      	mov	r3, r0
 80011d8:	b21b      	sxth	r3, r3
 80011da:	4323      	orrs	r3, r4
 80011dc:	b21a      	sxth	r2, r3
 80011de:	4b27      	ldr	r3, [pc, #156]	; (800127c <imu_read+0xbc>)
 80011e0:	801a      	strh	r2, [r3, #0]
	inertial.accel.y = ((int16_t)imu_read_byte(ACCEL_YOUT_H) << 8) | ((int16_t)imu_read_byte(ACCEL_YOUT_L));
 80011e2:	202f      	movs	r0, #47	; 0x2f
 80011e4:	f7ff ff02 	bl	8000fec <imu_read_byte>
 80011e8:	4603      	mov	r3, r0
 80011ea:	021b      	lsls	r3, r3, #8
 80011ec:	b21c      	sxth	r4, r3
 80011ee:	2030      	movs	r0, #48	; 0x30
 80011f0:	f7ff fefc 	bl	8000fec <imu_read_byte>
 80011f4:	4603      	mov	r3, r0
 80011f6:	b21b      	sxth	r3, r3
 80011f8:	4323      	orrs	r3, r4
 80011fa:	b21a      	sxth	r2, r3
 80011fc:	4b1f      	ldr	r3, [pc, #124]	; (800127c <imu_read+0xbc>)
 80011fe:	805a      	strh	r2, [r3, #2]
	inertial.accel.z = ((int16_t)imu_read_byte(ACCEL_ZOUT_H) << 8) | ((int16_t)imu_read_byte(ACCEL_ZOUT_L));
 8001200:	2031      	movs	r0, #49	; 0x31
 8001202:	f7ff fef3 	bl	8000fec <imu_read_byte>
 8001206:	4603      	mov	r3, r0
 8001208:	021b      	lsls	r3, r3, #8
 800120a:	b21c      	sxth	r4, r3
 800120c:	2032      	movs	r0, #50	; 0x32
 800120e:	f7ff feed 	bl	8000fec <imu_read_byte>
 8001212:	4603      	mov	r3, r0
 8001214:	b21b      	sxth	r3, r3
 8001216:	4323      	orrs	r3, r4
 8001218:	b21a      	sxth	r2, r3
 800121a:	4b18      	ldr	r3, [pc, #96]	; (800127c <imu_read+0xbc>)
 800121c:	809a      	strh	r2, [r3, #4]
	inertial.gyro.x = ((int16_t)imu_read_byte(GYRO_XOUT_H) << 8) | ((int16_t)imu_read_byte(GYRO_XOUT_L));
 800121e:	2033      	movs	r0, #51	; 0x33
 8001220:	f7ff fee4 	bl	8000fec <imu_read_byte>
 8001224:	4603      	mov	r3, r0
 8001226:	021b      	lsls	r3, r3, #8
 8001228:	b21c      	sxth	r4, r3
 800122a:	2034      	movs	r0, #52	; 0x34
 800122c:	f7ff fede 	bl	8000fec <imu_read_byte>
 8001230:	4603      	mov	r3, r0
 8001232:	b21b      	sxth	r3, r3
 8001234:	4323      	orrs	r3, r4
 8001236:	b21a      	sxth	r2, r3
 8001238:	4b10      	ldr	r3, [pc, #64]	; (800127c <imu_read+0xbc>)
 800123a:	80da      	strh	r2, [r3, #6]
	inertial.gyro.y = ((int16_t)imu_read_byte(GYRO_YOUT_H) << 8) | ((int16_t)imu_read_byte(GYRO_YOUT_L));
 800123c:	2035      	movs	r0, #53	; 0x35
 800123e:	f7ff fed5 	bl	8000fec <imu_read_byte>
 8001242:	4603      	mov	r3, r0
 8001244:	021b      	lsls	r3, r3, #8
 8001246:	b21c      	sxth	r4, r3
 8001248:	2036      	movs	r0, #54	; 0x36
 800124a:	f7ff fecf 	bl	8000fec <imu_read_byte>
 800124e:	4603      	mov	r3, r0
 8001250:	b21b      	sxth	r3, r3
 8001252:	4323      	orrs	r3, r4
 8001254:	b21a      	sxth	r2, r3
 8001256:	4b09      	ldr	r3, [pc, #36]	; (800127c <imu_read+0xbc>)
 8001258:	811a      	strh	r2, [r3, #8]
	inertial.gyro.z = ((int16_t)imu_read_byte(GYRO_ZOUT_H) << 8) | ((int16_t)imu_read_byte(GYRO_ZOUT_L));
 800125a:	2037      	movs	r0, #55	; 0x37
 800125c:	f7ff fec6 	bl	8000fec <imu_read_byte>
 8001260:	4603      	mov	r3, r0
 8001262:	021b      	lsls	r3, r3, #8
 8001264:	b21c      	sxth	r4, r3
 8001266:	2038      	movs	r0, #56	; 0x38
 8001268:	f7ff fec0 	bl	8000fec <imu_read_byte>
 800126c:	4603      	mov	r3, r0
 800126e:	b21b      	sxth	r3, r3
 8001270:	4323      	orrs	r3, r4
 8001272:	b21a      	sxth	r2, r3
 8001274:	4b01      	ldr	r3, [pc, #4]	; (800127c <imu_read+0xbc>)
 8001276:	815a      	strh	r2, [r3, #10]
}
 8001278:	bf00      	nop
 800127a:	bd98      	pop	{r3, r4, r7, pc}
 800127c:	20000230 	.word	0x20000230

08001280 <rotary_init>:

PlayMode playmode;
uint8_t value;

void rotary_init()
{
 8001280:	b580      	push	{r7, lr}
 8001282:	af00      	add	r7, sp, #0
    rotary_set_playmode();
 8001284:	f000 f804 	bl	8001290 <rotary_set_playmode>
    rotary_set_value();
 8001288:	f000 f81a 	bl	80012c0 <rotary_set_value>
}
 800128c:	bf00      	nop
 800128e:	bd80      	pop	{r7, pc}

08001290 <rotary_set_playmode>:

void rotary_set_playmode()
{
 8001290:	b580      	push	{r7, lr}
 8001292:	af00      	add	r7, sp, #0
    playmode = rotary_read();
 8001294:	f000 f820 	bl	80012d8 <rotary_read>
 8001298:	4603      	mov	r3, r0
 800129a:	461a      	mov	r2, r3
 800129c:	4b01      	ldr	r3, [pc, #4]	; (80012a4 <rotary_set_playmode+0x14>)
 800129e:	701a      	strb	r2, [r3, #0]
}
 80012a0:	bf00      	nop
 80012a2:	bd80      	pop	{r7, pc}
 80012a4:	2000023c 	.word	0x2000023c

080012a8 <rotary_read_playmode>:

PlayMode rotary_read_playmode()
{
 80012a8:	b480      	push	{r7}
 80012aa:	af00      	add	r7, sp, #0
    return playmode;
 80012ac:	4b03      	ldr	r3, [pc, #12]	; (80012bc <rotary_read_playmode+0x14>)
 80012ae:	781b      	ldrb	r3, [r3, #0]
}
 80012b0:	4618      	mov	r0, r3
 80012b2:	46bd      	mov	sp, r7
 80012b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b8:	4770      	bx	lr
 80012ba:	bf00      	nop
 80012bc:	2000023c 	.word	0x2000023c

080012c0 <rotary_set_value>:

void rotary_set_value()
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	af00      	add	r7, sp, #0
    value = rotary_read();
 80012c4:	f000 f808 	bl	80012d8 <rotary_read>
 80012c8:	4603      	mov	r3, r0
 80012ca:	461a      	mov	r2, r3
 80012cc:	4b01      	ldr	r3, [pc, #4]	; (80012d4 <rotary_set_value+0x14>)
 80012ce:	701a      	strb	r2, [r3, #0]
}
 80012d0:	bf00      	nop
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	2000023d 	.word	0x2000023d

080012d8 <rotary_read>:
{
    return value;
}

uint8_t rotary_read()
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b082      	sub	sp, #8
 80012dc:	af00      	add	r7, sp, #0
    uint8_t rotary_value_ = 0;
 80012de:	2300      	movs	r3, #0
 80012e0:	71fb      	strb	r3, [r7, #7]

    rotary_value_ += (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_12) ? 0 : 1) << 0;
 80012e2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80012e6:	481f      	ldr	r0, [pc, #124]	; (8001364 <rotary_read+0x8c>)
 80012e8:	f004 f81a 	bl	8005320 <HAL_GPIO_ReadPin>
 80012ec:	4603      	mov	r3, r0
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	bf0c      	ite	eq
 80012f2:	2301      	moveq	r3, #1
 80012f4:	2300      	movne	r3, #0
 80012f6:	b2db      	uxtb	r3, r3
 80012f8:	b2da      	uxtb	r2, r3
 80012fa:	79fb      	ldrb	r3, [r7, #7]
 80012fc:	4413      	add	r3, r2
 80012fe:	71fb      	strb	r3, [r7, #7]
    rotary_value_ += (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_10) ? 0 : 1) << 1;
 8001300:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001304:	4817      	ldr	r0, [pc, #92]	; (8001364 <rotary_read+0x8c>)
 8001306:	f004 f80b 	bl	8005320 <HAL_GPIO_ReadPin>
 800130a:	4603      	mov	r3, r0
 800130c:	2b00      	cmp	r3, #0
 800130e:	d101      	bne.n	8001314 <rotary_read+0x3c>
 8001310:	2302      	movs	r3, #2
 8001312:	e000      	b.n	8001316 <rotary_read+0x3e>
 8001314:	2300      	movs	r3, #0
 8001316:	b2da      	uxtb	r2, r3
 8001318:	79fb      	ldrb	r3, [r7, #7]
 800131a:	4413      	add	r3, r2
 800131c:	71fb      	strb	r3, [r7, #7]
    rotary_value_ += (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_12) ? 0 : 1) << 2;
 800131e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001322:	4811      	ldr	r0, [pc, #68]	; (8001368 <rotary_read+0x90>)
 8001324:	f003 fffc 	bl	8005320 <HAL_GPIO_ReadPin>
 8001328:	4603      	mov	r3, r0
 800132a:	2b00      	cmp	r3, #0
 800132c:	d101      	bne.n	8001332 <rotary_read+0x5a>
 800132e:	2304      	movs	r3, #4
 8001330:	e000      	b.n	8001334 <rotary_read+0x5c>
 8001332:	2300      	movs	r3, #0
 8001334:	b2da      	uxtb	r2, r3
 8001336:	79fb      	ldrb	r3, [r7, #7]
 8001338:	4413      	add	r3, r2
 800133a:	71fb      	strb	r3, [r7, #7]
    rotary_value_ += (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_11) ? 0 : 1) << 3;
 800133c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001340:	4808      	ldr	r0, [pc, #32]	; (8001364 <rotary_read+0x8c>)
 8001342:	f003 ffed 	bl	8005320 <HAL_GPIO_ReadPin>
 8001346:	4603      	mov	r3, r0
 8001348:	2b00      	cmp	r3, #0
 800134a:	d101      	bne.n	8001350 <rotary_read+0x78>
 800134c:	2308      	movs	r3, #8
 800134e:	e000      	b.n	8001352 <rotary_read+0x7a>
 8001350:	2300      	movs	r3, #0
 8001352:	b2da      	uxtb	r2, r3
 8001354:	79fb      	ldrb	r3, [r7, #7]
 8001356:	4413      	add	r3, r2
 8001358:	71fb      	strb	r3, [r7, #7]

    return rotary_value_;
 800135a:	79fb      	ldrb	r3, [r7, #7]
}
 800135c:	4618      	mov	r0, r3
 800135e:	3708      	adds	r7, #8
 8001360:	46bd      	mov	sp, r7
 8001362:	bd80      	pop	{r7, pc}
 8001364:	40020800 	.word	0x40020800
 8001368:	40020000 	.word	0x40020000

0800136c <switch_set_enter>:
#include "Switch.h"

uint8_t enter;

void switch_set_enter()
{
 800136c:	b480      	push	{r7}
 800136e:	af00      	add	r7, sp, #0
    enter = 1;
 8001370:	4b03      	ldr	r3, [pc, #12]	; (8001380 <switch_set_enter+0x14>)
 8001372:	2201      	movs	r2, #1
 8001374:	701a      	strb	r2, [r3, #0]
}
 8001376:	bf00      	nop
 8001378:	46bd      	mov	sp, r7
 800137a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137e:	4770      	bx	lr
 8001380:	2000023e 	.word	0x2000023e

08001384 <switch_reset_enter>:

void switch_reset_enter()
{
 8001384:	b480      	push	{r7}
 8001386:	af00      	add	r7, sp, #0
    enter = 0;
 8001388:	4b03      	ldr	r3, [pc, #12]	; (8001398 <switch_reset_enter+0x14>)
 800138a:	2200      	movs	r2, #0
 800138c:	701a      	strb	r2, [r3, #0]
}
 800138e:	bf00      	nop
 8001390:	46bd      	mov	sp, r7
 8001392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001396:	4770      	bx	lr
 8001398:	2000023e 	.word	0x2000023e

0800139c <switch_init>:

void switch_init()
{
 800139c:	b580      	push	{r7, lr}
 800139e:	af00      	add	r7, sp, #0
    switch_reset_enter();
 80013a0:	f7ff fff0 	bl	8001384 <switch_reset_enter>
}
 80013a4:	bf00      	nop
 80013a6:	bd80      	pop	{r7, pc}

080013a8 <switch_read_enter>:

uint8_t switch_read_enter()
{
 80013a8:	b480      	push	{r7}
 80013aa:	af00      	add	r7, sp, #0
    return enter;
 80013ac:	4b03      	ldr	r3, [pc, #12]	; (80013bc <switch_read_enter+0x14>)
 80013ae:	781b      	ldrb	r3, [r3, #0]
}
 80013b0:	4618      	mov	r0, r3
 80013b2:	46bd      	mov	sp, r7
 80013b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b8:	4770      	bx	lr
 80013ba:	bf00      	nop
 80013bc:	2000023e 	.word	0x2000023e

080013c0 <switch1_read>:

uint8_t switch1_read()
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	af00      	add	r7, sp, #0
    return HAL_GPIO_ReadPin(SW1_GPIO_Port, SW1_Pin) ? 0 : 1;
 80013c4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80013c8:	4805      	ldr	r0, [pc, #20]	; (80013e0 <switch1_read+0x20>)
 80013ca:	f003 ffa9 	bl	8005320 <HAL_GPIO_ReadPin>
 80013ce:	4603      	mov	r3, r0
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	bf0c      	ite	eq
 80013d4:	2301      	moveq	r3, #1
 80013d6:	2300      	movne	r3, #0
 80013d8:	b2db      	uxtb	r3, r3
}
 80013da:	4618      	mov	r0, r3
 80013dc:	bd80      	pop	{r7, pc}
 80013de:	bf00      	nop
 80013e0:	40020800 	.word	0x40020800

080013e4 <switch2_read>:

uint8_t switch2_read()
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	af00      	add	r7, sp, #0
    return HAL_GPIO_ReadPin(SW2_GPIO_Port, SW2_Pin) ? 0 : 1;
 80013e8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80013ec:	4805      	ldr	r0, [pc, #20]	; (8001404 <switch2_read+0x20>)
 80013ee:	f003 ff97 	bl	8005320 <HAL_GPIO_ReadPin>
 80013f2:	4603      	mov	r3, r0
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	bf0c      	ite	eq
 80013f8:	2301      	moveq	r3, #1
 80013fa:	2300      	movne	r3, #0
 80013fc:	b2db      	uxtb	r3, r3
}
 80013fe:	4618      	mov	r0, r3
 8001400:	bd80      	pop	{r7, pc}
 8001402:	bf00      	nop
 8001404:	40020800 	.word	0x40020800

08001408 <switch_read>:

uint8_t switch_read()
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b082      	sub	sp, #8
 800140c:	af00      	add	r7, sp, #0
    uint8_t value_ = 0;
 800140e:	2300      	movs	r3, #0
 8001410:	71fb      	strb	r3, [r7, #7]

    value_ += switch1_read() << 0;
 8001412:	f7ff ffd5 	bl	80013c0 <switch1_read>
 8001416:	4603      	mov	r3, r0
 8001418:	b2da      	uxtb	r2, r3
 800141a:	79fb      	ldrb	r3, [r7, #7]
 800141c:	4413      	add	r3, r2
 800141e:	71fb      	strb	r3, [r7, #7]
    value_ += switch2_read() << 1;
 8001420:	f7ff ffe0 	bl	80013e4 <switch2_read>
 8001424:	4603      	mov	r3, r0
 8001426:	005b      	lsls	r3, r3, #1
 8001428:	b2da      	uxtb	r2, r3
 800142a:	79fb      	ldrb	r3, [r7, #7]
 800142c:	4413      	add	r3, r2
 800142e:	71fb      	strb	r3, [r7, #7]

    return value_;
 8001430:	79fb      	ldrb	r3, [r7, #7]
}
 8001432:	4618      	mov	r0, r3
 8001434:	3708      	adds	r7, #8
 8001436:	46bd      	mov	sp, r7
 8001438:	bd80      	pop	{r7, pc}

0800143a <switch_enter>:

void switch_enter()
{
 800143a:	b580      	push	{r7, lr}
 800143c:	af00      	add	r7, sp, #0
    if(switch_read() == 0b01)
 800143e:	f7ff ffe3 	bl	8001408 <switch_read>
 8001442:	4603      	mov	r3, r0
 8001444:	2b01      	cmp	r3, #1
 8001446:	d102      	bne.n	800144e <switch_enter+0x14>
    {
        switch_reset_enter();
 8001448:	f7ff ff9c 	bl	8001384 <switch_reset_enter>
    }
    else if(switch_read() == 0b10)
    {
        switch_set_enter();
    }
}
 800144c:	e006      	b.n	800145c <switch_enter+0x22>
    else if(switch_read() == 0b10)
 800144e:	f7ff ffdb 	bl	8001408 <switch_read>
 8001452:	4603      	mov	r3, r0
 8001454:	2b02      	cmp	r3, #2
 8001456:	d101      	bne.n	800145c <switch_enter+0x22>
        switch_set_enter();
 8001458:	f7ff ff88 	bl	800136c <switch_set_enter>
}
 800145c:	bf00      	nop
 800145e:	bd80      	pop	{r7, pc}

08001460 <analog_set_from_flash>:
		*(analogmax_ + i) = analogmax[i];
	}
}

void analog_set_from_flash(uint16_t *analogmin_, uint16_t *analogmax_)
{
 8001460:	b480      	push	{r7}
 8001462:	b085      	sub	sp, #20
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
 8001468:	6039      	str	r1, [r7, #0]
	for(unsigned int i = 0; i < CALIBRATIONSIZE; i++)
 800146a:	2300      	movs	r3, #0
 800146c:	60fb      	str	r3, [r7, #12]
 800146e:	e014      	b.n	800149a <analog_set_from_flash+0x3a>
	{
		analogmin[i] = *(analogmin_ + i);
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	005b      	lsls	r3, r3, #1
 8001474:	687a      	ldr	r2, [r7, #4]
 8001476:	4413      	add	r3, r2
 8001478:	8819      	ldrh	r1, [r3, #0]
 800147a:	4a0d      	ldr	r2, [pc, #52]	; (80014b0 <analog_set_from_flash+0x50>)
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		analogmax[i] = *(analogmax_ + i);
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	005b      	lsls	r3, r3, #1
 8001486:	683a      	ldr	r2, [r7, #0]
 8001488:	4413      	add	r3, r2
 800148a:	8819      	ldrh	r1, [r3, #0]
 800148c:	4a09      	ldr	r2, [pc, #36]	; (80014b4 <analog_set_from_flash+0x54>)
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(unsigned int i = 0; i < CALIBRATIONSIZE; i++)
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	3301      	adds	r3, #1
 8001498:	60fb      	str	r3, [r7, #12]
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	2b0f      	cmp	r3, #15
 800149e:	d9e7      	bls.n	8001470 <analog_set_from_flash+0x10>
	}
}
 80014a0:	bf00      	nop
 80014a2:	bf00      	nop
 80014a4:	3714      	adds	r7, #20
 80014a6:	46bd      	mov	sp, r7
 80014a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ac:	4770      	bx	lr
 80014ae:	bf00      	nop
 80014b0:	20000284 	.word	0x20000284
 80014b4:	200002c8 	.word	0x200002c8

080014b8 <analog_set_calibrationsize>:

void analog_set_calibrationsize(uint8_t calibrationsize_)
{
 80014b8:	b480      	push	{r7}
 80014ba:	b083      	sub	sp, #12
 80014bc:	af00      	add	r7, sp, #0
 80014be:	4603      	mov	r3, r0
 80014c0:	71fb      	strb	r3, [r7, #7]
	calibrationsize = calibrationsize_;
 80014c2:	4a04      	ldr	r2, [pc, #16]	; (80014d4 <analog_set_calibrationsize+0x1c>)
 80014c4:	79fb      	ldrb	r3, [r7, #7]
 80014c6:	7013      	strb	r3, [r2, #0]
}
 80014c8:	bf00      	nop
 80014ca:	370c      	adds	r7, #12
 80014cc:	46bd      	mov	sp, r7
 80014ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d2:	4770      	bx	lr
 80014d4:	200002a4 	.word	0x200002a4

080014d8 <analog_read_calibrationsize>:

uint8_t analog_read_calibrationsize()
{
 80014d8:	b480      	push	{r7}
 80014da:	af00      	add	r7, sp, #0
	return calibrationsize;
 80014dc:	4b03      	ldr	r3, [pc, #12]	; (80014ec <analog_read_calibrationsize+0x14>)
 80014de:	781b      	ldrb	r3, [r3, #0]
}
 80014e0:	4618      	mov	r0, r3
 80014e2:	46bd      	mov	sp, r7
 80014e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e8:	4770      	bx	lr
 80014ea:	bf00      	nop
 80014ec:	200002a4 	.word	0x200002a4

080014f0 <analog_calibration_init>:

void analog_calibration_init()
{
 80014f0:	b480      	push	{r7}
 80014f2:	b083      	sub	sp, #12
 80014f4:	af00      	add	r7, sp, #0
    for(unsigned char i = 0; CALIBRATIONSIZE > i; i++)
 80014f6:	2300      	movs	r3, #0
 80014f8:	71fb      	strb	r3, [r7, #7]
 80014fa:	e00d      	b.n	8001518 <analog_calibration_init+0x28>
    {
        analogmax[i] = 0;
 80014fc:	79fb      	ldrb	r3, [r7, #7]
 80014fe:	4a0b      	ldr	r2, [pc, #44]	; (800152c <analog_calibration_init+0x3c>)
 8001500:	2100      	movs	r1, #0
 8001502:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        analogmin[i] = 4096;
 8001506:	79fb      	ldrb	r3, [r7, #7]
 8001508:	4a09      	ldr	r2, [pc, #36]	; (8001530 <analog_calibration_init+0x40>)
 800150a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800150e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for(unsigned char i = 0; CALIBRATIONSIZE > i; i++)
 8001512:	79fb      	ldrb	r3, [r7, #7]
 8001514:	3301      	adds	r3, #1
 8001516:	71fb      	strb	r3, [r7, #7]
 8001518:	79fb      	ldrb	r3, [r7, #7]
 800151a:	2b0f      	cmp	r3, #15
 800151c:	d9ee      	bls.n	80014fc <analog_calibration_init+0xc>
    }
}
 800151e:	bf00      	nop
 8001520:	bf00      	nop
 8001522:	370c      	adds	r7, #12
 8001524:	46bd      	mov	sp, r7
 8001526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152a:	4770      	bx	lr
 800152c:	200002c8 	.word	0x200002c8
 8001530:	20000284 	.word	0x20000284

08001534 <analog_init>:

void analog_init()
{
 8001534:	b580      	push	{r7, lr}
 8001536:	af00      	add	r7, sp, #0
	analog_set_calibrationsize(CALIBRATIONSIZE);
 8001538:	2010      	movs	r0, #16
 800153a:	f7ff ffbd 	bl	80014b8 <analog_set_calibrationsize>
    if(HAL_ADC_Init(&hadc1) != HAL_OK)
 800153e:	4805      	ldr	r0, [pc, #20]	; (8001554 <analog_init+0x20>)
 8001540:	f002 fc2c 	bl	8003d9c <HAL_ADC_Init>
 8001544:	4603      	mov	r3, r0
 8001546:	2b00      	cmp	r3, #0
 8001548:	d001      	beq.n	800154e <analog_init+0x1a>
    {
        Error_Handler();
 800154a:	f001 f8bd 	bl	80026c8 <Error_Handler>
    }
}
 800154e:	bf00      	nop
 8001550:	bd80      	pop	{r7, pc}
 8001552:	bf00      	nop
 8001554:	200004d4 	.word	0x200004d4

08001558 <analog_start>:

void analog_start()
{
 8001558:	b580      	push	{r7, lr}
 800155a:	af00      	add	r7, sp, #0
	analog_sensor_start();
 800155c:	f000 f808 	bl	8001570 <analog_sensor_start>
}
 8001560:	bf00      	nop
 8001562:	bd80      	pop	{r7, pc}

08001564 <analog_stop>:

void analog_stop()
{
 8001564:	b580      	push	{r7, lr}
 8001566:	af00      	add	r7, sp, #0
	analog_sensor_stop();
 8001568:	f000 f81e 	bl	80015a8 <analog_sensor_stop>
}
 800156c:	bf00      	nop
 800156e:	bd80      	pop	{r7, pc}

08001570 <analog_sensor_start>:

void analog_sensor_start()
{
 8001570:	b580      	push	{r7, lr}
 8001572:	af00      	add	r7, sp, #0
    sensgettime = 0;
 8001574:	4b09      	ldr	r3, [pc, #36]	; (800159c <analog_sensor_start+0x2c>)
 8001576:	2200      	movs	r2, #0
 8001578:	601a      	str	r2, [r3, #0]
    if(HAL_ADC_Start_DMA(&hadc1, (uint32_t*) analograw, CALIBRATIONSIZE_MAX) != HAL_OK)
 800157a:	2210      	movs	r2, #16
 800157c:	4908      	ldr	r1, [pc, #32]	; (80015a0 <analog_sensor_start+0x30>)
 800157e:	4809      	ldr	r0, [pc, #36]	; (80015a4 <analog_sensor_start+0x34>)
 8001580:	f002 fc50 	bl	8003e24 <HAL_ADC_Start_DMA>
 8001584:	4603      	mov	r3, r0
 8001586:	2b00      	cmp	r3, #0
 8001588:	d001      	beq.n	800158e <analog_sensor_start+0x1e>
    {
        Error_Handler();
 800158a:	f001 f89d 	bl	80026c8 <Error_Handler>
    }
    HAL_Delay(1000);
 800158e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001592:	f002 fbdf 	bl	8003d54 <HAL_Delay>
}
 8001596:	bf00      	nop
 8001598:	bd80      	pop	{r7, pc}
 800159a:	bf00      	nop
 800159c:	20000260 	.word	0x20000260
 80015a0:	20000264 	.word	0x20000264
 80015a4:	200004d4 	.word	0x200004d4

080015a8 <analog_sensor_stop>:

void analog_sensor_stop()
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	af00      	add	r7, sp, #0
	HAL_ADC_Stop_DMA(&hadc1);
 80015ac:	4802      	ldr	r0, [pc, #8]	; (80015b8 <analog_sensor_stop+0x10>)
 80015ae:	f002 fd2b 	bl	8004008 <HAL_ADC_Stop_DMA>
}
 80015b2:	bf00      	nop
 80015b4:	bd80      	pop	{r7, pc}
 80015b6:	bf00      	nop
 80015b8:	200004d4 	.word	0x200004d4

080015bc <analog_sensor_get>:

uint16_t analog_sensor_get(unsigned char i)
{
 80015bc:	b480      	push	{r7}
 80015be:	b083      	sub	sp, #12
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	4603      	mov	r3, r0
 80015c4:	71fb      	strb	r3, [r7, #7]
	analograte[i] = ((analog[i] - analogmin[i]) * 1000) / (analogmax[i] - analogmin[i]);
 80015c6:	79fb      	ldrb	r3, [r7, #7]
 80015c8:	4a13      	ldr	r2, [pc, #76]	; (8001618 <analog_sensor_get+0x5c>)
 80015ca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80015ce:	4619      	mov	r1, r3
 80015d0:	79fb      	ldrb	r3, [r7, #7]
 80015d2:	4a12      	ldr	r2, [pc, #72]	; (800161c <analog_sensor_get+0x60>)
 80015d4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80015d8:	1acb      	subs	r3, r1, r3
 80015da:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80015de:	fb02 f203 	mul.w	r2, r2, r3
 80015e2:	79fb      	ldrb	r3, [r7, #7]
 80015e4:	490e      	ldr	r1, [pc, #56]	; (8001620 <analog_sensor_get+0x64>)
 80015e6:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80015ea:	4618      	mov	r0, r3
 80015ec:	79fb      	ldrb	r3, [r7, #7]
 80015ee:	490b      	ldr	r1, [pc, #44]	; (800161c <analog_sensor_get+0x60>)
 80015f0:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80015f4:	1ac3      	subs	r3, r0, r3
 80015f6:	fb92 f2f3 	sdiv	r2, r2, r3
 80015fa:	79fb      	ldrb	r3, [r7, #7]
 80015fc:	b291      	uxth	r1, r2
 80015fe:	4a09      	ldr	r2, [pc, #36]	; (8001624 <analog_sensor_get+0x68>)
 8001600:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
#if USE_SIGMOID_TRACE
	analograte[i] = 1000 * sigmoid(analograte[i], (16 - i)/(double)800, 500);
#endif
	return analograte[i];
 8001604:	79fb      	ldrb	r3, [r7, #7]
 8001606:	4a07      	ldr	r2, [pc, #28]	; (8001624 <analog_sensor_get+0x68>)
 8001608:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
}
 800160c:	4618      	mov	r0, r3
 800160e:	370c      	adds	r7, #12
 8001610:	46bd      	mov	sp, r7
 8001612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001616:	4770      	bx	lr
 8001618:	20000240 	.word	0x20000240
 800161c:	20000284 	.word	0x20000284
 8001620:	200002c8 	.word	0x200002c8
 8001624:	200002a8 	.word	0x200002a8

08001628 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *AdcHandle)
{
 8001628:	b490      	push	{r4, r7}
 800162a:	b0cc      	sub	sp, #304	; 0x130
 800162c:	af00      	add	r7, sp, #0
 800162e:	1d3b      	adds	r3, r7, #4
 8001630:	6018      	str	r0, [r3, #0]
	uint16_t analogbuffers[SENSGETCOUNT][CALIBRATIONSIZE];
    /* sort */
	if(sensgettime >= SENSGETCOUNT)
 8001632:	4b5e      	ldr	r3, [pc, #376]	; (80017ac <HAL_ADC_ConvCpltCallback+0x184>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	2b08      	cmp	r3, #8
 8001638:	f240 808f 	bls.w	800175a <HAL_ADC_ConvCpltCallback+0x132>
    {
		sensgettime = 0;
 800163c:	4b5b      	ldr	r3, [pc, #364]	; (80017ac <HAL_ADC_ConvCpltCallback+0x184>)
 800163e:	2200      	movs	r2, #0
 8001640:	601a      	str	r2, [r3, #0]
		for(unsigned char index = 0; index < CALIBRATIONSIZE_MAX; index++)
 8001642:	2300      	movs	r3, #0
 8001644:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
 8001648:	e082      	b.n	8001750 <HAL_ADC_ConvCpltCallback+0x128>
        {
			for(unsigned char count = 0; count < SENSGETCOUNT; count++)
 800164a:	2300      	movs	r3, #0
 800164c:	f887 312e 	strb.w	r3, [r7, #302]	; 0x12e
 8001650:	e042      	b.n	80016d8 <HAL_ADC_ConvCpltCallback+0xb0>
            {
				for(unsigned char alphaindex = 0; alphaindex > count; alphaindex--)
 8001652:	2300      	movs	r3, #0
 8001654:	f887 312d 	strb.w	r3, [r7, #301]	; 0x12d
 8001658:	e033      	b.n	80016c2 <HAL_ADC_ConvCpltCallback+0x9a>
                {
					uint16_t analogbuffer = analogbuffers[alphaindex - 1][index];
 800165a:	f897 312d 	ldrb.w	r3, [r7, #301]	; 0x12d
 800165e:	1e59      	subs	r1, r3, #1
 8001660:	f897 212f 	ldrb.w	r2, [r7, #303]	; 0x12f
 8001664:	f107 0308 	add.w	r3, r7, #8
 8001668:	0109      	lsls	r1, r1, #4
 800166a:	440a      	add	r2, r1
 800166c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001670:	f8a7 3128 	strh.w	r3, [r7, #296]	; 0x128
					analogbuffers[alphaindex - 1][index] = analogbuffers[alphaindex][index];
 8001674:	f897 412d 	ldrb.w	r4, [r7, #301]	; 0x12d
 8001678:	f897 012f 	ldrb.w	r0, [r7, #303]	; 0x12f
 800167c:	f897 312d 	ldrb.w	r3, [r7, #301]	; 0x12d
 8001680:	1e59      	subs	r1, r3, #1
 8001682:	f897 212f 	ldrb.w	r2, [r7, #303]	; 0x12f
 8001686:	f107 0308 	add.w	r3, r7, #8
 800168a:	0124      	lsls	r4, r4, #4
 800168c:	4420      	add	r0, r4
 800168e:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
 8001692:	f107 0308 	add.w	r3, r7, #8
 8001696:	0109      	lsls	r1, r1, #4
 8001698:	440a      	add	r2, r1
 800169a:	4601      	mov	r1, r0
 800169c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
					analogbuffers[alphaindex][index] = analogbuffer;
 80016a0:	f897 112d 	ldrb.w	r1, [r7, #301]	; 0x12d
 80016a4:	f897 212f 	ldrb.w	r2, [r7, #303]	; 0x12f
 80016a8:	f107 0308 	add.w	r3, r7, #8
 80016ac:	0109      	lsls	r1, r1, #4
 80016ae:	440a      	add	r2, r1
 80016b0:	f8b7 1128 	ldrh.w	r1, [r7, #296]	; 0x128
 80016b4:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
				for(unsigned char alphaindex = 0; alphaindex > count; alphaindex--)
 80016b8:	f897 312d 	ldrb.w	r3, [r7, #301]	; 0x12d
 80016bc:	3b01      	subs	r3, #1
 80016be:	f887 312d 	strb.w	r3, [r7, #301]	; 0x12d
 80016c2:	f897 212d 	ldrb.w	r2, [r7, #301]	; 0x12d
 80016c6:	f897 312e 	ldrb.w	r3, [r7, #302]	; 0x12e
 80016ca:	429a      	cmp	r2, r3
 80016cc:	d8c5      	bhi.n	800165a <HAL_ADC_ConvCpltCallback+0x32>
			for(unsigned char count = 0; count < SENSGETCOUNT; count++)
 80016ce:	f897 312e 	ldrb.w	r3, [r7, #302]	; 0x12e
 80016d2:	3301      	adds	r3, #1
 80016d4:	f887 312e 	strb.w	r3, [r7, #302]	; 0x12e
 80016d8:	f897 312e 	ldrb.w	r3, [r7, #302]	; 0x12e
 80016dc:	2b08      	cmp	r3, #8
 80016de:	d9b8      	bls.n	8001652 <HAL_ADC_ConvCpltCallback+0x2a>
				}
			}

			analog[index] = analogbuffers[(int) SENSGETCOUNT / 2][index];
 80016e0:	f897 112f 	ldrb.w	r1, [r7, #303]	; 0x12f
 80016e4:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 80016e8:	f107 0208 	add.w	r2, r7, #8
 80016ec:	3140      	adds	r1, #64	; 0x40
 80016ee:	f832 1011 	ldrh.w	r1, [r2, r1, lsl #1]
 80016f2:	4a2f      	ldr	r2, [pc, #188]	; (80017b0 <HAL_ADC_ConvCpltCallback+0x188>)
 80016f4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			// get maxvalue and minimumvalue
			uint16_t analogbuf;
			analogbuf = analog[index];
 80016f8:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 80016fc:	4a2c      	ldr	r2, [pc, #176]	; (80017b0 <HAL_ADC_ConvCpltCallback+0x188>)
 80016fe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001702:	f8a7 312a 	strh.w	r3, [r7, #298]	; 0x12a
			analogmax[index] = (analogmax[index] < analogbuf) ? analogbuf : analogmax[index];
 8001706:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 800170a:	4a2a      	ldr	r2, [pc, #168]	; (80017b4 <HAL_ADC_ConvCpltCallback+0x18c>)
 800170c:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001710:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8001714:	f8b7 112a 	ldrh.w	r1, [r7, #298]	; 0x12a
 8001718:	428a      	cmp	r2, r1
 800171a:	bf38      	it	cc
 800171c:	460a      	movcc	r2, r1
 800171e:	b291      	uxth	r1, r2
 8001720:	4a24      	ldr	r2, [pc, #144]	; (80017b4 <HAL_ADC_ConvCpltCallback+0x18c>)
 8001722:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			analogmin[index] = (analogmin[index] > analogbuf) ? analogbuf : analogmin[index];
 8001726:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 800172a:	4a23      	ldr	r2, [pc, #140]	; (80017b8 <HAL_ADC_ConvCpltCallback+0x190>)
 800172c:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001730:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8001734:	f8b7 112a 	ldrh.w	r1, [r7, #298]	; 0x12a
 8001738:	428a      	cmp	r2, r1
 800173a:	bf28      	it	cs
 800173c:	460a      	movcs	r2, r1
 800173e:	b291      	uxth	r1, r2
 8001740:	4a1d      	ldr	r2, [pc, #116]	; (80017b8 <HAL_ADC_ConvCpltCallback+0x190>)
 8001742:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for(unsigned char index = 0; index < CALIBRATIONSIZE_MAX; index++)
 8001746:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 800174a:	3301      	adds	r3, #1
 800174c:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
 8001750:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8001754:	2b0f      	cmp	r3, #15
 8001756:	f67f af78 	bls.w	800164a <HAL_ADC_ConvCpltCallback+0x22>
		}
	}

    /* sensorget */
	for(unsigned char index = 0; CALIBRATIONSIZE_MAX > index; index++)
 800175a:	2300      	movs	r3, #0
 800175c:	f887 312c 	strb.w	r3, [r7, #300]	; 0x12c
 8001760:	e014      	b.n	800178c <HAL_ADC_ConvCpltCallback+0x164>
    {
		analogbuffers[sensgettime][index] = analograw[index];
 8001762:	f897 312c 	ldrb.w	r3, [r7, #300]	; 0x12c
 8001766:	4a11      	ldr	r2, [pc, #68]	; (80017ac <HAL_ADC_ConvCpltCallback+0x184>)
 8001768:	6811      	ldr	r1, [r2, #0]
 800176a:	f897 212c 	ldrb.w	r2, [r7, #300]	; 0x12c
 800176e:	4813      	ldr	r0, [pc, #76]	; (80017bc <HAL_ADC_ConvCpltCallback+0x194>)
 8001770:	f830 0013 	ldrh.w	r0, [r0, r3, lsl #1]
 8001774:	f107 0308 	add.w	r3, r7, #8
 8001778:	0109      	lsls	r1, r1, #4
 800177a:	440a      	add	r2, r1
 800177c:	4601      	mov	r1, r0
 800177e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for(unsigned char index = 0; CALIBRATIONSIZE_MAX > index; index++)
 8001782:	f897 312c 	ldrb.w	r3, [r7, #300]	; 0x12c
 8001786:	3301      	adds	r3, #1
 8001788:	f887 312c 	strb.w	r3, [r7, #300]	; 0x12c
 800178c:	f897 312c 	ldrb.w	r3, [r7, #300]	; 0x12c
 8001790:	2b0f      	cmp	r3, #15
 8001792:	d9e6      	bls.n	8001762 <HAL_ADC_ConvCpltCallback+0x13a>
	}
	sensgettime++;
 8001794:	4b05      	ldr	r3, [pc, #20]	; (80017ac <HAL_ADC_ConvCpltCallback+0x184>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	3301      	adds	r3, #1
 800179a:	4a04      	ldr	r2, [pc, #16]	; (80017ac <HAL_ADC_ConvCpltCallback+0x184>)
 800179c:	6013      	str	r3, [r2, #0]
}
 800179e:	bf00      	nop
 80017a0:	f507 7798 	add.w	r7, r7, #304	; 0x130
 80017a4:	46bd      	mov	sp, r7
 80017a6:	bc90      	pop	{r4, r7}
 80017a8:	4770      	bx	lr
 80017aa:	bf00      	nop
 80017ac:	20000260 	.word	0x20000260
 80017b0:	20000240 	.word	0x20000240
 80017b4:	200002c8 	.word	0x200002c8
 80017b8:	20000284 	.word	0x20000284
 80017bc:	20000264 	.word	0x20000264

080017c0 <encoder_init>:
/* encoders are updated only in encoder file. */
double encoder_left, encoder_right, encoder;

/* private */
void encoder_init()
{
 80017c0:	b480      	push	{r7}
 80017c2:	af00      	add	r7, sp, #0
    LENGTHPERPULSE = M_PI * TIREDIAMETER * PINION / (double) PULSEPERROTATE / (double) SUPER;
 80017c4:	4908      	ldr	r1, [pc, #32]	; (80017e8 <encoder_init+0x28>)
 80017c6:	a306      	add	r3, pc, #24	; (adr r3, 80017e0 <encoder_init+0x20>)
 80017c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017cc:	e9c1 2300 	strd	r2, r3, [r1]
}
 80017d0:	bf00      	nop
 80017d2:	46bd      	mov	sp, r7
 80017d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d8:	4770      	bx	lr
 80017da:	bf00      	nop
 80017dc:	f3af 8000 	nop.w
 80017e0:	24a478cb 	.word	0x24a478cb
 80017e4:	40192ab8 	.word	0x40192ab8
 80017e8:	20000300 	.word	0x20000300

080017ec <encoder_set_middle>:
    encoder_stop();
}

/* private */
void encoder_set_middle()
{
 80017ec:	b480      	push	{r7}
 80017ee:	af00      	add	r7, sp, #0
    TIM1 -> CNT = ENCODER_MIDDLE;
 80017f0:	4b06      	ldr	r3, [pc, #24]	; (800180c <encoder_set_middle+0x20>)
 80017f2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80017f6:	625a      	str	r2, [r3, #36]	; 0x24
    TIM2 -> CNT = ENCODER_MIDDLE;
 80017f8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80017fc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001800:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001802:	bf00      	nop
 8001804:	46bd      	mov	sp, r7
 8001806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180a:	4770      	bx	lr
 800180c:	40010000 	.word	0x40010000

08001810 <encoder_start>:

void encoder_start()
{
 8001810:	b580      	push	{r7, lr}
 8001812:	af00      	add	r7, sp, #0
    encoder_set_middle();
 8001814:	f7ff ffea 	bl	80017ec <encoder_set_middle>

	HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 8001818:	213c      	movs	r1, #60	; 0x3c
 800181a:	4806      	ldr	r0, [pc, #24]	; (8001834 <encoder_start+0x24>)
 800181c:	f005 fa82 	bl	8006d24 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8001820:	213c      	movs	r1, #60	; 0x3c
 8001822:	4805      	ldr	r0, [pc, #20]	; (8001838 <encoder_start+0x28>)
 8001824:	f005 fa7e 	bl	8006d24 <HAL_TIM_Encoder_Start>
	HAL_TIM_Base_Start_IT(&htim10);
 8001828:	4804      	ldr	r0, [pc, #16]	; (800183c <encoder_start+0x2c>)
 800182a:	f005 f8d8 	bl	80069de <HAL_TIM_Base_Start_IT>
}
 800182e:	bf00      	nop
 8001830:	bd80      	pop	{r7, pc}
 8001832:	bf00      	nop
 8001834:	200005fc 	.word	0x200005fc
 8001838:	20000494 	.word	0x20000494
 800183c:	20000454 	.word	0x20000454

08001840 <encoder_stop>:

void encoder_stop()
{
 8001840:	b580      	push	{r7, lr}
 8001842:	af00      	add	r7, sp, #0
	HAL_TIM_Encoder_Stop(&htim1, TIM_CHANNEL_ALL);
 8001844:	213c      	movs	r1, #60	; 0x3c
 8001846:	4804      	ldr	r0, [pc, #16]	; (8001858 <encoder_stop+0x18>)
 8001848:	f005 faa4 	bl	8006d94 <HAL_TIM_Encoder_Stop>
	HAL_TIM_Encoder_Stop(&htim3, TIM_CHANNEL_ALL);
 800184c:	213c      	movs	r1, #60	; 0x3c
 800184e:	4803      	ldr	r0, [pc, #12]	; (800185c <encoder_stop+0x1c>)
 8001850:	f005 faa0 	bl	8006d94 <HAL_TIM_Encoder_Stop>
}
 8001854:	bf00      	nop
 8001856:	bd80      	pop	{r7, pc}
 8001858:	200005fc 	.word	0x200005fc
 800185c:	20000494 	.word	0x20000494

08001860 <encoder_read>:

double encoder_read()
{
 8001860:	b480      	push	{r7}
 8001862:	af00      	add	r7, sp, #0
    return encoder;
 8001864:	4b06      	ldr	r3, [pc, #24]	; (8001880 <encoder_read+0x20>)
 8001866:	e9d3 2300 	ldrd	r2, r3, [r3]
 800186a:	ec43 2b17 	vmov	d7, r2, r3
}
 800186e:	eeb0 0a47 	vmov.f32	s0, s14
 8001872:	eef0 0a67 	vmov.f32	s1, s15
 8001876:	46bd      	mov	sp, r7
 8001878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187c:	4770      	bx	lr
 800187e:	bf00      	nop
 8001880:	200002f0 	.word	0x200002f0

08001884 <encoder_read_left>:

double encoder_read_left()
{
 8001884:	b480      	push	{r7}
 8001886:	af00      	add	r7, sp, #0
    return encoder_left;
 8001888:	4b06      	ldr	r3, [pc, #24]	; (80018a4 <encoder_read_left+0x20>)
 800188a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800188e:	ec43 2b17 	vmov	d7, r2, r3
}
 8001892:	eeb0 0a47 	vmov.f32	s0, s14
 8001896:	eef0 0a67 	vmov.f32	s1, s15
 800189a:	46bd      	mov	sp, r7
 800189c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a0:	4770      	bx	lr
 80018a2:	bf00      	nop
 80018a4:	200002e8 	.word	0x200002e8

080018a8 <encoder_read_right>:

double encoder_read_right()
{
 80018a8:	b480      	push	{r7}
 80018aa:	af00      	add	r7, sp, #0
    return encoder_right;
 80018ac:	4b06      	ldr	r3, [pc, #24]	; (80018c8 <encoder_read_right+0x20>)
 80018ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018b2:	ec43 2b17 	vmov	d7, r2, r3
}
 80018b6:	eeb0 0a47 	vmov.f32	s0, s14
 80018ba:	eef0 0a67 	vmov.f32	s1, s15
 80018be:	46bd      	mov	sp, r7
 80018c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c4:	4770      	bx	lr
 80018c6:	bf00      	nop
 80018c8:	200002f8 	.word	0x200002f8

080018cc <encoder_set>:

/* only read tim10_main */
void encoder_set()
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	af00      	add	r7, sp, #0
    encoder_left = TIM1 -> CNT - ENCODER_MIDDLE;
 80018d0:	4b19      	ldr	r3, [pc, #100]	; (8001938 <encoder_set+0x6c>)
 80018d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018d4:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 80018d8:	4618      	mov	r0, r3
 80018da:	f7fe fe13 	bl	8000504 <__aeabi_ui2d>
 80018de:	4602      	mov	r2, r0
 80018e0:	460b      	mov	r3, r1
 80018e2:	4916      	ldr	r1, [pc, #88]	; (800193c <encoder_set+0x70>)
 80018e4:	e9c1 2300 	strd	r2, r3, [r1]
    encoder_right = -(TIM3 -> CNT - ENCODER_MIDDLE);
 80018e8:	4b15      	ldr	r3, [pc, #84]	; (8001940 <encoder_set+0x74>)
 80018ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018ec:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 80018f0:	4618      	mov	r0, r3
 80018f2:	f7fe fe07 	bl	8000504 <__aeabi_ui2d>
 80018f6:	4602      	mov	r2, r0
 80018f8:	460b      	mov	r3, r1
 80018fa:	4912      	ldr	r1, [pc, #72]	; (8001944 <encoder_set+0x78>)
 80018fc:	e9c1 2300 	strd	r2, r3, [r1]
    encoder = (encoder_left + encoder_right) / 2;
 8001900:	4b0e      	ldr	r3, [pc, #56]	; (800193c <encoder_set+0x70>)
 8001902:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001906:	4b0f      	ldr	r3, [pc, #60]	; (8001944 <encoder_set+0x78>)
 8001908:	e9d3 2300 	ldrd	r2, r3, [r3]
 800190c:	f7fe fcbe 	bl	800028c <__adddf3>
 8001910:	4602      	mov	r2, r0
 8001912:	460b      	mov	r3, r1
 8001914:	4610      	mov	r0, r2
 8001916:	4619      	mov	r1, r3
 8001918:	f04f 0200 	mov.w	r2, #0
 800191c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001920:	f7fe ff94 	bl	800084c <__aeabi_ddiv>
 8001924:	4602      	mov	r2, r0
 8001926:	460b      	mov	r3, r1
 8001928:	4907      	ldr	r1, [pc, #28]	; (8001948 <encoder_set+0x7c>)
 800192a:	e9c1 2300 	strd	r2, r3, [r1]

    encoder_set_middle();
 800192e:	f7ff ff5d 	bl	80017ec <encoder_set_middle>
}
 8001932:	bf00      	nop
 8001934:	bd80      	pop	{r7, pc}
 8001936:	bf00      	nop
 8001938:	40010000 	.word	0x40010000
 800193c:	200002e8 	.word	0x200002e8
 8001940:	40000400 	.word	0x40000400
 8001944:	200002f8 	.word	0x200002f8
 8001948:	200002f0 	.word	0x200002f0

0800194c <HAL_TIM_PeriodElapsedCallback>:
static void MX_I2C1_Init(void);
static void MX_TIM14_Init(void);
/* USER CODE BEGIN PFP */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b082      	sub	sp, #8
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM6)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	4a0b      	ldr	r2, [pc, #44]	; (8001988 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 800195a:	4293      	cmp	r3, r2
 800195c:	d101      	bne.n	8001962 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    tim6_main();
 800195e:	f001 fe3b 	bl	80035d8 <tim6_main>
	}

	if(htim->Instance == TIM10)	// TIM10 // 1ms
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	4a09      	ldr	r2, [pc, #36]	; (800198c <HAL_TIM_PeriodElapsedCallback+0x40>)
 8001968:	4293      	cmp	r3, r2
 800196a:	d101      	bne.n	8001970 <HAL_TIM_PeriodElapsedCallback+0x24>
	{
    tim10_main();
 800196c:	f001 fd38 	bl	80033e0 <tim10_main>
	}

	if (htim->Instance == TIM11)	// TIM11 // 1ms
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	4a06      	ldr	r2, [pc, #24]	; (8001990 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8001976:	4293      	cmp	r3, r2
 8001978:	d101      	bne.n	800197e <HAL_TIM_PeriodElapsedCallback+0x32>
	{
    tim11_main();
 800197a:	f001 fde5 	bl	8003548 <tim11_main>
	}
}
 800197e:	bf00      	nop
 8001980:	3708      	adds	r7, #8
 8001982:	46bd      	mov	sp, r7
 8001984:	bd80      	pop	{r7, pc}
 8001986:	bf00      	nop
 8001988:	40001000 	.word	0x40001000
 800198c:	40014400 	.word	0x40014400
 8001990:	40014800 	.word	0x40014800

08001994 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001998:	f002 f96a 	bl	8003c70 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800199c:	f000 f978 	bl	8001c90 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80019a0:	f000 fd64 	bl	800246c <MX_GPIO_Init>
  MX_DMA_Init();
 80019a4:	f000 fd42 	bl	800242c <MX_DMA_Init>
  MX_ADC1_Init();
 80019a8:	f000 f9dc 	bl	8001d64 <MX_ADC1_Init>
  MX_USART6_UART_Init();
 80019ac:	f000 fd14 	bl	80023d8 <MX_USART6_UART_Init>
  MX_TIM6_Init();
 80019b0:	f000 fc70 	bl	8002294 <MX_TIM6_Init>
  MX_TIM4_Init();
 80019b4:	f000 fc0a 	bl	80021cc <MX_TIM4_Init>
  MX_TIM1_Init();
 80019b8:	f000 fb5c 	bl	8002074 <MX_TIM1_Init>
  MX_TIM3_Init();
 80019bc:	f000 fbb2 	bl	8002124 <MX_TIM3_Init>
  MX_TIM10_Init();
 80019c0:	f000 fc9e 	bl	8002300 <MX_TIM10_Init>
  MX_TIM11_Init();
 80019c4:	f000 fcc0 	bl	8002348 <MX_TIM11_Init>
  MX_SPI2_Init();
 80019c8:	f000 fb1e 	bl	8002008 <MX_SPI2_Init>
  MX_I2C1_Init();
 80019cc:	f000 faee 	bl	8001fac <MX_I2C1_Init>
  MX_TIM14_Init();
 80019d0:	f000 fcde 	bl	8002390 <MX_TIM14_Init>
  /* USER CODE BEGIN 2 */
	printf(ESC_DEF);
 80019d4:	48ac      	ldr	r0, [pc, #688]	; (8001c88 <main+0x2f4>)
 80019d6:	f007 faa7 	bl	8008f28 <iprintf>

	printf("\r\n\r\n\r\nStarting Program...\r\n\r\n");
 80019da:	48ac      	ldr	r0, [pc, #688]	; (8001c8c <main+0x2f8>)
 80019dc:	f007 fb2a 	bl	8009034 <puts>

  main_init();
 80019e0:	f000 fe2e 	bl	8002640 <main_init>
	{
#if D_WHILE_PRINT
		printf("///// WHILE /////\n\r");
#endif

		if(switch_read_enter())
 80019e4:	f7ff fce0 	bl	80013a8 <switch_read_enter>
 80019e8:	4603      	mov	r3, r0
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	f000 8145 	beq.w	8001c7a <main+0x2e6>
		{
			switch(rotary_read())
 80019f0:	f7ff fc72 	bl	80012d8 <rotary_read>
 80019f4:	4603      	mov	r3, r0
 80019f6:	2b0f      	cmp	r3, #15
 80019f8:	f200 8141 	bhi.w	8001c7e <main+0x2ea>
 80019fc:	a201      	add	r2, pc, #4	; (adr r2, 8001a04 <main+0x70>)
 80019fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a02:	bf00      	nop
 8001a04:	08001a45 	.word	0x08001a45
 8001a08:	08001a8f 	.word	0x08001a8f
 8001a0c:	08001ab1 	.word	0x08001ab1
 8001a10:	08001ad1 	.word	0x08001ad1
 8001a14:	08001af1 	.word	0x08001af1
 8001a18:	08001b11 	.word	0x08001b11
 8001a1c:	08001b31 	.word	0x08001b31
 8001a20:	08001b51 	.word	0x08001b51
 8001a24:	08001b71 	.word	0x08001b71
 8001a28:	08001b91 	.word	0x08001b91
 8001a2c:	08001bb1 	.word	0x08001bb1
 8001a30:	08001bd1 	.word	0x08001bd1
 8001a34:	08001bf1 	.word	0x08001bf1
 8001a38:	08001c11 	.word	0x08001c11
 8001a3c:	08001c31 	.word	0x08001c31
 8001a40:	08001c51 	.word	0x08001c51
      {
        case 0x00:
          if(rotary_read_playmode() == calibration)
 8001a44:	f7ff fc30 	bl	80012a8 <rotary_read_playmode>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d10f      	bne.n	8001a6e <main+0xda>
          {
            /* min = 4096, max = 0 */
            analog_calibration_init();
 8001a4e:	f7ff fd4f 	bl	80014f0 <analog_calibration_init>
            /* sensgettime = 0, HAL_ADC_Start_DMA() */
            analog_start();
 8001a52:	f7ff fd81 	bl	8001558 <analog_start>

            while(switch_read_enter())
 8001a56:	e002      	b.n	8001a5e <main+0xca>
            {
              HAL_Delay(100);
 8001a58:	2064      	movs	r0, #100	; 0x64
 8001a5a:	f002 f97b 	bl	8003d54 <HAL_Delay>
            while(switch_read_enter())
 8001a5e:	f7ff fca3 	bl	80013a8 <switch_read_enter>
 8001a62:	4603      	mov	r3, r0
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d1f7      	bne.n	8001a58 <main+0xc4>
            }

            analog_stop();
 8001a68:	f7ff fd7c 	bl	8001564 <analog_stop>
              HAL_Delay(250);
            }

            running_stop();
          }
          break;	// case 0x00:
 8001a6c:	e10a      	b.n	8001c84 <main+0x2f0>
            running_start();
 8001a6e:	f000 fdf3 	bl	8002658 <running_start>
            while(switch_read_enter())
 8001a72:	e004      	b.n	8001a7e <main+0xea>
              d_print();
 8001a74:	f000 ff20 	bl	80028b8 <d_print>
              HAL_Delay(250);
 8001a78:	20fa      	movs	r0, #250	; 0xfa
 8001a7a:	f002 f96b 	bl	8003d54 <HAL_Delay>
            while(switch_read_enter())
 8001a7e:	f7ff fc93 	bl	80013a8 <switch_read_enter>
 8001a82:	4603      	mov	r3, r0
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d1f5      	bne.n	8001a74 <main+0xe0>
            running_stop();
 8001a88:	f000 fdee 	bl	8002668 <running_stop>
          break;	// case 0x00:
 8001a8c:	e0fa      	b.n	8001c84 <main+0x2f0>
        case 0x01:	// 1
          running_start();
 8001a8e:	f000 fde3 	bl	8002658 <running_start>

          while (switch_read_enter())
 8001a92:	e005      	b.n	8001aa0 <main+0x10c>
          {
            d_print();
 8001a94:	f000 ff10 	bl	80028b8 <d_print>
            HAL_Delay(500);
 8001a98:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001a9c:	f002 f95a 	bl	8003d54 <HAL_Delay>
          while (switch_read_enter())
 8001aa0:	f7ff fc82 	bl	80013a8 <switch_read_enter>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d1f4      	bne.n	8001a94 <main+0x100>
          }

          running_stop();
 8001aaa:	f000 fddd 	bl	8002668 <running_stop>
          break;
 8001aae:	e0e9      	b.n	8001c84 <main+0x2f0>
        case 0x02:	// 2
          running_start();
 8001ab0:	f000 fdd2 	bl	8002658 <running_start>

          while(switch_read_enter())
 8001ab4:	e004      	b.n	8001ac0 <main+0x12c>
          {
            d_print();
 8001ab6:	f000 feff 	bl	80028b8 <d_print>
            HAL_Delay(250);
 8001aba:	20fa      	movs	r0, #250	; 0xfa
 8001abc:	f002 f94a 	bl	8003d54 <HAL_Delay>
          while(switch_read_enter())
 8001ac0:	f7ff fc72 	bl	80013a8 <switch_read_enter>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d1f5      	bne.n	8001ab6 <main+0x122>
          }

          running_stop();
 8001aca:	f000 fdcd 	bl	8002668 <running_stop>
          break;
 8001ace:	e0d9      	b.n	8001c84 <main+0x2f0>
        case 0x03:	// 3
          running_start();
 8001ad0:	f000 fdc2 	bl	8002658 <running_start>

          while(switch_read_enter())
 8001ad4:	e004      	b.n	8001ae0 <main+0x14c>
          {
            d_print();
 8001ad6:	f000 feef 	bl	80028b8 <d_print>
            HAL_Delay(250);
 8001ada:	20fa      	movs	r0, #250	; 0xfa
 8001adc:	f002 f93a 	bl	8003d54 <HAL_Delay>
          while(switch_read_enter())
 8001ae0:	f7ff fc62 	bl	80013a8 <switch_read_enter>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d1f5      	bne.n	8001ad6 <main+0x142>
          }

          running_stop();
 8001aea:	f000 fdbd 	bl	8002668 <running_stop>
          break;
 8001aee:	e0c9      	b.n	8001c84 <main+0x2f0>
        case 0x04:	// 4
          running_start();
 8001af0:	f000 fdb2 	bl	8002658 <running_start>

          while(switch_read_enter())
 8001af4:	e004      	b.n	8001b00 <main+0x16c>
          {
            d_print();
 8001af6:	f000 fedf 	bl	80028b8 <d_print>
            HAL_Delay(250);
 8001afa:	20fa      	movs	r0, #250	; 0xfa
 8001afc:	f002 f92a 	bl	8003d54 <HAL_Delay>
          while(switch_read_enter())
 8001b00:	f7ff fc52 	bl	80013a8 <switch_read_enter>
 8001b04:	4603      	mov	r3, r0
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d1f5      	bne.n	8001af6 <main+0x162>
          }

          running_stop();
 8001b0a:	f000 fdad 	bl	8002668 <running_stop>
          break;
 8001b0e:	e0b9      	b.n	8001c84 <main+0x2f0>
        case 0x05:	// 5
          running_start();
 8001b10:	f000 fda2 	bl	8002658 <running_start>

          while(switch_read_enter())
 8001b14:	e004      	b.n	8001b20 <main+0x18c>
          {
            d_print();
 8001b16:	f000 fecf 	bl	80028b8 <d_print>
            HAL_Delay(250);
 8001b1a:	20fa      	movs	r0, #250	; 0xfa
 8001b1c:	f002 f91a 	bl	8003d54 <HAL_Delay>
          while(switch_read_enter())
 8001b20:	f7ff fc42 	bl	80013a8 <switch_read_enter>
 8001b24:	4603      	mov	r3, r0
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d1f5      	bne.n	8001b16 <main+0x182>
          }

          running_stop();
 8001b2a:	f000 fd9d 	bl	8002668 <running_stop>
          break;
 8001b2e:	e0a9      	b.n	8001c84 <main+0x2f0>
        case 0x06:	// 6
          running_start();
 8001b30:	f000 fd92 	bl	8002658 <running_start>

          while(switch_read_enter())
 8001b34:	e004      	b.n	8001b40 <main+0x1ac>
          {
            d_print();
 8001b36:	f000 febf 	bl	80028b8 <d_print>
            HAL_Delay(250);
 8001b3a:	20fa      	movs	r0, #250	; 0xfa
 8001b3c:	f002 f90a 	bl	8003d54 <HAL_Delay>
          while(switch_read_enter())
 8001b40:	f7ff fc32 	bl	80013a8 <switch_read_enter>
 8001b44:	4603      	mov	r3, r0
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d1f5      	bne.n	8001b36 <main+0x1a2>
          }

          running_stop();
 8001b4a:	f000 fd8d 	bl	8002668 <running_stop>
          break;
 8001b4e:	e099      	b.n	8001c84 <main+0x2f0>
        case 0x07:	// 7
          running_start();
 8001b50:	f000 fd82 	bl	8002658 <running_start>

          while(switch_read_enter())
 8001b54:	e004      	b.n	8001b60 <main+0x1cc>
          {
            d_print();
 8001b56:	f000 feaf 	bl	80028b8 <d_print>
            HAL_Delay(250);
 8001b5a:	20fa      	movs	r0, #250	; 0xfa
 8001b5c:	f002 f8fa 	bl	8003d54 <HAL_Delay>
          while(switch_read_enter())
 8001b60:	f7ff fc22 	bl	80013a8 <switch_read_enter>
 8001b64:	4603      	mov	r3, r0
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d1f5      	bne.n	8001b56 <main+0x1c2>
          }

          running_stop();
 8001b6a:	f000 fd7d 	bl	8002668 <running_stop>
          break;
 8001b6e:	e089      	b.n	8001c84 <main+0x2f0>
        case 0x08:	// 8
          running_start();
 8001b70:	f000 fd72 	bl	8002658 <running_start>

          while(switch_read_enter())
 8001b74:	e004      	b.n	8001b80 <main+0x1ec>
          {
            d_print();
 8001b76:	f000 fe9f 	bl	80028b8 <d_print>
            HAL_Delay(250);
 8001b7a:	20fa      	movs	r0, #250	; 0xfa
 8001b7c:	f002 f8ea 	bl	8003d54 <HAL_Delay>
          while(switch_read_enter())
 8001b80:	f7ff fc12 	bl	80013a8 <switch_read_enter>
 8001b84:	4603      	mov	r3, r0
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d1f5      	bne.n	8001b76 <main+0x1e2>
          }

          running_stop();
 8001b8a:	f000 fd6d 	bl	8002668 <running_stop>
          break;
 8001b8e:	e079      	b.n	8001c84 <main+0x2f0>
        case 0x09:	// 9
          running_start();
 8001b90:	f000 fd62 	bl	8002658 <running_start>

          while(switch_read_enter())
 8001b94:	e004      	b.n	8001ba0 <main+0x20c>
          {
            d_print();
 8001b96:	f000 fe8f 	bl	80028b8 <d_print>
            HAL_Delay(250);
 8001b9a:	20fa      	movs	r0, #250	; 0xfa
 8001b9c:	f002 f8da 	bl	8003d54 <HAL_Delay>
          while(switch_read_enter())
 8001ba0:	f7ff fc02 	bl	80013a8 <switch_read_enter>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d1f5      	bne.n	8001b96 <main+0x202>
          }

          running_stop();
 8001baa:	f000 fd5d 	bl	8002668 <running_stop>
          break;
 8001bae:	e069      	b.n	8001c84 <main+0x2f0>
        case 0x0A:	// A
          running_start();
 8001bb0:	f000 fd52 	bl	8002658 <running_start>

          while(switch_read_enter())
 8001bb4:	e004      	b.n	8001bc0 <main+0x22c>
          {
            d_print();
 8001bb6:	f000 fe7f 	bl	80028b8 <d_print>
            HAL_Delay(250);
 8001bba:	20fa      	movs	r0, #250	; 0xfa
 8001bbc:	f002 f8ca 	bl	8003d54 <HAL_Delay>
          while(switch_read_enter())
 8001bc0:	f7ff fbf2 	bl	80013a8 <switch_read_enter>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d1f5      	bne.n	8001bb6 <main+0x222>
          }

          running_stop();
 8001bca:	f000 fd4d 	bl	8002668 <running_stop>
          break;
 8001bce:	e059      	b.n	8001c84 <main+0x2f0>
        case 0x0B:	// B
          running_start();
 8001bd0:	f000 fd42 	bl	8002658 <running_start>

          while(switch_read_enter())
 8001bd4:	e004      	b.n	8001be0 <main+0x24c>
          {
            d_print();
 8001bd6:	f000 fe6f 	bl	80028b8 <d_print>
            HAL_Delay(250);
 8001bda:	20fa      	movs	r0, #250	; 0xfa
 8001bdc:	f002 f8ba 	bl	8003d54 <HAL_Delay>
          while(switch_read_enter())
 8001be0:	f7ff fbe2 	bl	80013a8 <switch_read_enter>
 8001be4:	4603      	mov	r3, r0
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d1f5      	bne.n	8001bd6 <main+0x242>
          }

          running_stop();
 8001bea:	f000 fd3d 	bl	8002668 <running_stop>
          break;
 8001bee:	e049      	b.n	8001c84 <main+0x2f0>
        case 0x0C:	// C
          running_start();
 8001bf0:	f000 fd32 	bl	8002658 <running_start>

          while(switch_read_enter())
 8001bf4:	e004      	b.n	8001c00 <main+0x26c>
          {
            d_print();
 8001bf6:	f000 fe5f 	bl	80028b8 <d_print>
            HAL_Delay(250);
 8001bfa:	20fa      	movs	r0, #250	; 0xfa
 8001bfc:	f002 f8aa 	bl	8003d54 <HAL_Delay>
          while(switch_read_enter())
 8001c00:	f7ff fbd2 	bl	80013a8 <switch_read_enter>
 8001c04:	4603      	mov	r3, r0
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d1f5      	bne.n	8001bf6 <main+0x262>
          }

          running_stop();
 8001c0a:	f000 fd2d 	bl	8002668 <running_stop>
          break;
 8001c0e:	e039      	b.n	8001c84 <main+0x2f0>
        case 0x0D:	// D
          running_start();
 8001c10:	f000 fd22 	bl	8002658 <running_start>

          while(switch_read_enter())
 8001c14:	e004      	b.n	8001c20 <main+0x28c>
          {
            d_print();
 8001c16:	f000 fe4f 	bl	80028b8 <d_print>
            HAL_Delay(250);
 8001c1a:	20fa      	movs	r0, #250	; 0xfa
 8001c1c:	f002 f89a 	bl	8003d54 <HAL_Delay>
          while(switch_read_enter())
 8001c20:	f7ff fbc2 	bl	80013a8 <switch_read_enter>
 8001c24:	4603      	mov	r3, r0
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d1f5      	bne.n	8001c16 <main+0x282>
          }

          running_stop();
 8001c2a:	f000 fd1d 	bl	8002668 <running_stop>
          break;
 8001c2e:	e029      	b.n	8001c84 <main+0x2f0>
        case 0x0E:	// E
          running_start();
 8001c30:	f000 fd12 	bl	8002658 <running_start>

          while(switch_read_enter())
 8001c34:	e004      	b.n	8001c40 <main+0x2ac>
          {
            d_print();
 8001c36:	f000 fe3f 	bl	80028b8 <d_print>
            HAL_Delay(250);
 8001c3a:	20fa      	movs	r0, #250	; 0xfa
 8001c3c:	f002 f88a 	bl	8003d54 <HAL_Delay>
          while(switch_read_enter())
 8001c40:	f7ff fbb2 	bl	80013a8 <switch_read_enter>
 8001c44:	4603      	mov	r3, r0
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d1f5      	bne.n	8001c36 <main+0x2a2>
          }

          running_stop();
 8001c4a:	f000 fd0d 	bl	8002668 <running_stop>
          break;
 8001c4e:	e019      	b.n	8001c84 <main+0x2f0>
        case 0x0F:
          if(rotary_read_playmode()== flash_print)
 8001c50:	f7ff fb2a 	bl	80012a8 <rotary_read_playmode>
 8001c54:	4603      	mov	r3, r0
 8001c56:	2b0f      	cmp	r3, #15
 8001c58:	d013      	beq.n	8001c82 <main+0x2ee>
          {
          }
          else    // if(!(rotary_read_playmode()== flash_print))
          {
            running_start();
 8001c5a:	f000 fcfd 	bl	8002658 <running_start>

            while(switch_read_enter())
 8001c5e:	e004      	b.n	8001c6a <main+0x2d6>
            {
              d_print();
 8001c60:	f000 fe2a 	bl	80028b8 <d_print>
              HAL_Delay(250);
 8001c64:	20fa      	movs	r0, #250	; 0xfa
 8001c66:	f002 f875 	bl	8003d54 <HAL_Delay>
            while(switch_read_enter())
 8001c6a:	f7ff fb9d 	bl	80013a8 <switch_read_enter>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d1f5      	bne.n	8001c60 <main+0x2cc>
            }

            running_stop();
 8001c74:	f000 fcf8 	bl	8002668 <running_stop>
          }
          break;
 8001c78:	e003      	b.n	8001c82 <main+0x2ee>
        default:
          break;
      } // switch(rotary_value)
		}	// if(switch_read_enter())
 8001c7a:	bf00      	nop
 8001c7c:	e6b2      	b.n	80019e4 <main+0x50>
          break;
 8001c7e:	bf00      	nop
 8001c80:	e6b0      	b.n	80019e4 <main+0x50>
          break;
 8001c82:	bf00      	nop
		if(switch_read_enter())
 8001c84:	e6ae      	b.n	80019e4 <main+0x50>
 8001c86:	bf00      	nop
 8001c88:	0800cb98 	.word	0x0800cb98
 8001c8c:	0800cba0 	.word	0x0800cba0

08001c90 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b094      	sub	sp, #80	; 0x50
 8001c94:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c96:	f107 0320 	add.w	r3, r7, #32
 8001c9a:	2230      	movs	r2, #48	; 0x30
 8001c9c:	2100      	movs	r1, #0
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	f006 fac0 	bl	8008224 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ca4:	f107 030c 	add.w	r3, r7, #12
 8001ca8:	2200      	movs	r2, #0
 8001caa:	601a      	str	r2, [r3, #0]
 8001cac:	605a      	str	r2, [r3, #4]
 8001cae:	609a      	str	r2, [r3, #8]
 8001cb0:	60da      	str	r2, [r3, #12]
 8001cb2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	60bb      	str	r3, [r7, #8]
 8001cb8:	4b28      	ldr	r3, [pc, #160]	; (8001d5c <SystemClock_Config+0xcc>)
 8001cba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cbc:	4a27      	ldr	r2, [pc, #156]	; (8001d5c <SystemClock_Config+0xcc>)
 8001cbe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001cc2:	6413      	str	r3, [r2, #64]	; 0x40
 8001cc4:	4b25      	ldr	r3, [pc, #148]	; (8001d5c <SystemClock_Config+0xcc>)
 8001cc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cc8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ccc:	60bb      	str	r3, [r7, #8]
 8001cce:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	607b      	str	r3, [r7, #4]
 8001cd4:	4b22      	ldr	r3, [pc, #136]	; (8001d60 <SystemClock_Config+0xd0>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	4a21      	ldr	r2, [pc, #132]	; (8001d60 <SystemClock_Config+0xd0>)
 8001cda:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001cde:	6013      	str	r3, [r2, #0]
 8001ce0:	4b1f      	ldr	r3, [pc, #124]	; (8001d60 <SystemClock_Config+0xd0>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ce8:	607b      	str	r3, [r7, #4]
 8001cea:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001cec:	2301      	movs	r3, #1
 8001cee:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001cf0:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001cf4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001cf6:	2302      	movs	r3, #2
 8001cf8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001cfa:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001cfe:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001d00:	2308      	movs	r3, #8
 8001d02:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001d04:	23a8      	movs	r3, #168	; 0xa8
 8001d06:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001d08:	2302      	movs	r3, #2
 8001d0a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001d0c:	2304      	movs	r3, #4
 8001d0e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d10:	f107 0320 	add.w	r3, r7, #32
 8001d14:	4618      	mov	r0, r3
 8001d16:	f003 fc79 	bl	800560c <HAL_RCC_OscConfig>
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d001      	beq.n	8001d24 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001d20:	f000 fcd2 	bl	80026c8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d24:	230f      	movs	r3, #15
 8001d26:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d28:	2302      	movs	r3, #2
 8001d2a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001d30:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001d34:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001d36:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d3a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001d3c:	f107 030c 	add.w	r3, r7, #12
 8001d40:	2105      	movs	r1, #5
 8001d42:	4618      	mov	r0, r3
 8001d44:	f003 fed2 	bl	8005aec <HAL_RCC_ClockConfig>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d001      	beq.n	8001d52 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001d4e:	f000 fcbb 	bl	80026c8 <Error_Handler>
  }
}
 8001d52:	bf00      	nop
 8001d54:	3750      	adds	r7, #80	; 0x50
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bd80      	pop	{r7, pc}
 8001d5a:	bf00      	nop
 8001d5c:	40023800 	.word	0x40023800
 8001d60:	40007000 	.word	0x40007000

08001d64 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b084      	sub	sp, #16
 8001d68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001d6a:	463b      	mov	r3, r7
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	601a      	str	r2, [r3, #0]
 8001d70:	605a      	str	r2, [r3, #4]
 8001d72:	609a      	str	r2, [r3, #8]
 8001d74:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001d76:	4b8a      	ldr	r3, [pc, #552]	; (8001fa0 <MX_ADC1_Init+0x23c>)
 8001d78:	4a8a      	ldr	r2, [pc, #552]	; (8001fa4 <MX_ADC1_Init+0x240>)
 8001d7a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001d7c:	4b88      	ldr	r3, [pc, #544]	; (8001fa0 <MX_ADC1_Init+0x23c>)
 8001d7e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001d82:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001d84:	4b86      	ldr	r3, [pc, #536]	; (8001fa0 <MX_ADC1_Init+0x23c>)
 8001d86:	2200      	movs	r2, #0
 8001d88:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001d8a:	4b85      	ldr	r3, [pc, #532]	; (8001fa0 <MX_ADC1_Init+0x23c>)
 8001d8c:	2201      	movs	r2, #1
 8001d8e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001d90:	4b83      	ldr	r3, [pc, #524]	; (8001fa0 <MX_ADC1_Init+0x23c>)
 8001d92:	2201      	movs	r2, #1
 8001d94:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001d96:	4b82      	ldr	r3, [pc, #520]	; (8001fa0 <MX_ADC1_Init+0x23c>)
 8001d98:	2200      	movs	r2, #0
 8001d9a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001d9e:	4b80      	ldr	r3, [pc, #512]	; (8001fa0 <MX_ADC1_Init+0x23c>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001da4:	4b7e      	ldr	r3, [pc, #504]	; (8001fa0 <MX_ADC1_Init+0x23c>)
 8001da6:	4a80      	ldr	r2, [pc, #512]	; (8001fa8 <MX_ADC1_Init+0x244>)
 8001da8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001daa:	4b7d      	ldr	r3, [pc, #500]	; (8001fa0 <MX_ADC1_Init+0x23c>)
 8001dac:	2200      	movs	r2, #0
 8001dae:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 16;
 8001db0:	4b7b      	ldr	r3, [pc, #492]	; (8001fa0 <MX_ADC1_Init+0x23c>)
 8001db2:	2210      	movs	r2, #16
 8001db4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001db6:	4b7a      	ldr	r3, [pc, #488]	; (8001fa0 <MX_ADC1_Init+0x23c>)
 8001db8:	2201      	movs	r2, #1
 8001dba:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001dbe:	4b78      	ldr	r3, [pc, #480]	; (8001fa0 <MX_ADC1_Init+0x23c>)
 8001dc0:	2201      	movs	r2, #1
 8001dc2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001dc4:	4876      	ldr	r0, [pc, #472]	; (8001fa0 <MX_ADC1_Init+0x23c>)
 8001dc6:	f001 ffe9 	bl	8003d9c <HAL_ADC_Init>
 8001dca:	4603      	mov	r3, r0
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d001      	beq.n	8001dd4 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001dd0:	f000 fc7a 	bl	80026c8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8001dd4:	2309      	movs	r3, #9
 8001dd6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001dd8:	2301      	movs	r3, #1
 8001dda:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 8001ddc:	2303      	movs	r3, #3
 8001dde:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001de0:	463b      	mov	r3, r7
 8001de2:	4619      	mov	r1, r3
 8001de4:	486e      	ldr	r0, [pc, #440]	; (8001fa0 <MX_ADC1_Init+0x23c>)
 8001de6:	f002 f96d 	bl	80040c4 <HAL_ADC_ConfigChannel>
 8001dea:	4603      	mov	r3, r0
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d001      	beq.n	8001df4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001df0:	f000 fc6a 	bl	80026c8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8001df4:	230a      	movs	r3, #10
 8001df6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001df8:	2302      	movs	r3, #2
 8001dfa:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001dfc:	463b      	mov	r3, r7
 8001dfe:	4619      	mov	r1, r3
 8001e00:	4867      	ldr	r0, [pc, #412]	; (8001fa0 <MX_ADC1_Init+0x23c>)
 8001e02:	f002 f95f 	bl	80040c4 <HAL_ADC_ConfigChannel>
 8001e06:	4603      	mov	r3, r0
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d001      	beq.n	8001e10 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001e0c:	f000 fc5c 	bl	80026c8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8001e10:	2308      	movs	r3, #8
 8001e12:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8001e14:	2303      	movs	r3, #3
 8001e16:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e18:	463b      	mov	r3, r7
 8001e1a:	4619      	mov	r1, r3
 8001e1c:	4860      	ldr	r0, [pc, #384]	; (8001fa0 <MX_ADC1_Init+0x23c>)
 8001e1e:	f002 f951 	bl	80040c4 <HAL_ADC_ConfigChannel>
 8001e22:	4603      	mov	r3, r0
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d001      	beq.n	8001e2c <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8001e28:	f000 fc4e 	bl	80026c8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8001e2c:	230b      	movs	r3, #11
 8001e2e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8001e30:	2304      	movs	r3, #4
 8001e32:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e34:	463b      	mov	r3, r7
 8001e36:	4619      	mov	r1, r3
 8001e38:	4859      	ldr	r0, [pc, #356]	; (8001fa0 <MX_ADC1_Init+0x23c>)
 8001e3a:	f002 f943 	bl	80040c4 <HAL_ADC_ConfigChannel>
 8001e3e:	4603      	mov	r3, r0
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d001      	beq.n	8001e48 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8001e44:	f000 fc40 	bl	80026c8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8001e48:	230f      	movs	r3, #15
 8001e4a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8001e4c:	2305      	movs	r3, #5
 8001e4e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e50:	463b      	mov	r3, r7
 8001e52:	4619      	mov	r1, r3
 8001e54:	4852      	ldr	r0, [pc, #328]	; (8001fa0 <MX_ADC1_Init+0x23c>)
 8001e56:	f002 f935 	bl	80040c4 <HAL_ADC_ConfigChannel>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d001      	beq.n	8001e64 <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 8001e60:	f000 fc32 	bl	80026c8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8001e64:	230c      	movs	r3, #12
 8001e66:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 8001e68:	2306      	movs	r3, #6
 8001e6a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e6c:	463b      	mov	r3, r7
 8001e6e:	4619      	mov	r1, r3
 8001e70:	484b      	ldr	r0, [pc, #300]	; (8001fa0 <MX_ADC1_Init+0x23c>)
 8001e72:	f002 f927 	bl	80040c4 <HAL_ADC_ConfigChannel>
 8001e76:	4603      	mov	r3, r0
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d001      	beq.n	8001e80 <MX_ADC1_Init+0x11c>
  {
    Error_Handler();
 8001e7c:	f000 fc24 	bl	80026c8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8001e80:	230e      	movs	r3, #14
 8001e82:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 8001e84:	2307      	movs	r3, #7
 8001e86:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e88:	463b      	mov	r3, r7
 8001e8a:	4619      	mov	r1, r3
 8001e8c:	4844      	ldr	r0, [pc, #272]	; (8001fa0 <MX_ADC1_Init+0x23c>)
 8001e8e:	f002 f919 	bl	80040c4 <HAL_ADC_ConfigChannel>
 8001e92:	4603      	mov	r3, r0
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d001      	beq.n	8001e9c <MX_ADC1_Init+0x138>
  {
    Error_Handler();
 8001e98:	f000 fc16 	bl	80026c8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8001e9c:	230d      	movs	r3, #13
 8001e9e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 8001ea0:	2308      	movs	r3, #8
 8001ea2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001ea4:	463b      	mov	r3, r7
 8001ea6:	4619      	mov	r1, r3
 8001ea8:	483d      	ldr	r0, [pc, #244]	; (8001fa0 <MX_ADC1_Init+0x23c>)
 8001eaa:	f002 f90b 	bl	80040c4 <HAL_ADC_ConfigChannel>
 8001eae:	4603      	mov	r3, r0
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d001      	beq.n	8001eb8 <MX_ADC1_Init+0x154>
  {
    Error_Handler();
 8001eb4:	f000 fc08 	bl	80026c8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8001eb8:	2307      	movs	r3, #7
 8001eba:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 9;
 8001ebc:	2309      	movs	r3, #9
 8001ebe:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001ec0:	463b      	mov	r3, r7
 8001ec2:	4619      	mov	r1, r3
 8001ec4:	4836      	ldr	r0, [pc, #216]	; (8001fa0 <MX_ADC1_Init+0x23c>)
 8001ec6:	f002 f8fd 	bl	80040c4 <HAL_ADC_ConfigChannel>
 8001eca:	4603      	mov	r3, r0
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d001      	beq.n	8001ed4 <MX_ADC1_Init+0x170>
  {
    Error_Handler();
 8001ed0:	f000 fbfa 	bl	80026c8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 10;
 8001ed8:	230a      	movs	r3, #10
 8001eda:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001edc:	463b      	mov	r3, r7
 8001ede:	4619      	mov	r1, r3
 8001ee0:	482f      	ldr	r0, [pc, #188]	; (8001fa0 <MX_ADC1_Init+0x23c>)
 8001ee2:	f002 f8ef 	bl	80040c4 <HAL_ADC_ConfigChannel>
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d001      	beq.n	8001ef0 <MX_ADC1_Init+0x18c>
  {
    Error_Handler();
 8001eec:	f000 fbec 	bl	80026c8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001ef0:	2306      	movs	r3, #6
 8001ef2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 11;
 8001ef4:	230b      	movs	r3, #11
 8001ef6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001ef8:	463b      	mov	r3, r7
 8001efa:	4619      	mov	r1, r3
 8001efc:	4828      	ldr	r0, [pc, #160]	; (8001fa0 <MX_ADC1_Init+0x23c>)
 8001efe:	f002 f8e1 	bl	80040c4 <HAL_ADC_ConfigChannel>
 8001f02:	4603      	mov	r3, r0
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d001      	beq.n	8001f0c <MX_ADC1_Init+0x1a8>
  {
    Error_Handler();
 8001f08:	f000 fbde 	bl	80026c8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001f0c:	2301      	movs	r3, #1
 8001f0e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 12;
 8001f10:	230c      	movs	r3, #12
 8001f12:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001f14:	463b      	mov	r3, r7
 8001f16:	4619      	mov	r1, r3
 8001f18:	4821      	ldr	r0, [pc, #132]	; (8001fa0 <MX_ADC1_Init+0x23c>)
 8001f1a:	f002 f8d3 	bl	80040c4 <HAL_ADC_ConfigChannel>
 8001f1e:	4603      	mov	r3, r0
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d001      	beq.n	8001f28 <MX_ADC1_Init+0x1c4>
  {
    Error_Handler();
 8001f24:	f000 fbd0 	bl	80026c8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001f28:	2305      	movs	r3, #5
 8001f2a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 13;
 8001f2c:	230d      	movs	r3, #13
 8001f2e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001f30:	463b      	mov	r3, r7
 8001f32:	4619      	mov	r1, r3
 8001f34:	481a      	ldr	r0, [pc, #104]	; (8001fa0 <MX_ADC1_Init+0x23c>)
 8001f36:	f002 f8c5 	bl	80040c4 <HAL_ADC_ConfigChannel>
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d001      	beq.n	8001f44 <MX_ADC1_Init+0x1e0>
  {
    Error_Handler();
 8001f40:	f000 fbc2 	bl	80026c8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001f44:	2302      	movs	r3, #2
 8001f46:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 14;
 8001f48:	230e      	movs	r3, #14
 8001f4a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001f4c:	463b      	mov	r3, r7
 8001f4e:	4619      	mov	r1, r3
 8001f50:	4813      	ldr	r0, [pc, #76]	; (8001fa0 <MX_ADC1_Init+0x23c>)
 8001f52:	f002 f8b7 	bl	80040c4 <HAL_ADC_ConfigChannel>
 8001f56:	4603      	mov	r3, r0
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d001      	beq.n	8001f60 <MX_ADC1_Init+0x1fc>
  {
    Error_Handler();
 8001f5c:	f000 fbb4 	bl	80026c8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001f60:	2304      	movs	r3, #4
 8001f62:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 15;
 8001f64:	230f      	movs	r3, #15
 8001f66:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001f68:	463b      	mov	r3, r7
 8001f6a:	4619      	mov	r1, r3
 8001f6c:	480c      	ldr	r0, [pc, #48]	; (8001fa0 <MX_ADC1_Init+0x23c>)
 8001f6e:	f002 f8a9 	bl	80040c4 <HAL_ADC_ConfigChannel>
 8001f72:	4603      	mov	r3, r0
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d001      	beq.n	8001f7c <MX_ADC1_Init+0x218>
  {
    Error_Handler();
 8001f78:	f000 fba6 	bl	80026c8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001f7c:	2303      	movs	r3, #3
 8001f7e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 16;
 8001f80:	2310      	movs	r3, #16
 8001f82:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001f84:	463b      	mov	r3, r7
 8001f86:	4619      	mov	r1, r3
 8001f88:	4805      	ldr	r0, [pc, #20]	; (8001fa0 <MX_ADC1_Init+0x23c>)
 8001f8a:	f002 f89b 	bl	80040c4 <HAL_ADC_ConfigChannel>
 8001f8e:	4603      	mov	r3, r0
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d001      	beq.n	8001f98 <MX_ADC1_Init+0x234>
  {
    Error_Handler();
 8001f94:	f000 fb98 	bl	80026c8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001f98:	bf00      	nop
 8001f9a:	3710      	adds	r7, #16
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	bd80      	pop	{r7, pc}
 8001fa0:	200004d4 	.word	0x200004d4
 8001fa4:	40012000 	.word	0x40012000
 8001fa8:	0f000001 	.word	0x0f000001

08001fac <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001fb0:	4b12      	ldr	r3, [pc, #72]	; (8001ffc <MX_I2C1_Init+0x50>)
 8001fb2:	4a13      	ldr	r2, [pc, #76]	; (8002000 <MX_I2C1_Init+0x54>)
 8001fb4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001fb6:	4b11      	ldr	r3, [pc, #68]	; (8001ffc <MX_I2C1_Init+0x50>)
 8001fb8:	4a12      	ldr	r2, [pc, #72]	; (8002004 <MX_I2C1_Init+0x58>)
 8001fba:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001fbc:	4b0f      	ldr	r3, [pc, #60]	; (8001ffc <MX_I2C1_Init+0x50>)
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001fc2:	4b0e      	ldr	r3, [pc, #56]	; (8001ffc <MX_I2C1_Init+0x50>)
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001fc8:	4b0c      	ldr	r3, [pc, #48]	; (8001ffc <MX_I2C1_Init+0x50>)
 8001fca:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001fce:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001fd0:	4b0a      	ldr	r3, [pc, #40]	; (8001ffc <MX_I2C1_Init+0x50>)
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001fd6:	4b09      	ldr	r3, [pc, #36]	; (8001ffc <MX_I2C1_Init+0x50>)
 8001fd8:	2200      	movs	r2, #0
 8001fda:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001fdc:	4b07      	ldr	r3, [pc, #28]	; (8001ffc <MX_I2C1_Init+0x50>)
 8001fde:	2200      	movs	r2, #0
 8001fe0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_ENABLE;
 8001fe2:	4b06      	ldr	r3, [pc, #24]	; (8001ffc <MX_I2C1_Init+0x50>)
 8001fe4:	2280      	movs	r2, #128	; 0x80
 8001fe6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001fe8:	4804      	ldr	r0, [pc, #16]	; (8001ffc <MX_I2C1_Init+0x50>)
 8001fea:	f003 f9cb 	bl	8005384 <HAL_I2C_Init>
 8001fee:	4603      	mov	r3, r0
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d001      	beq.n	8001ff8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001ff4:	f000 fb68 	bl	80026c8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001ff8:	bf00      	nop
 8001ffa:	bd80      	pop	{r7, pc}
 8001ffc:	20000400 	.word	0x20000400
 8002000:	40005400 	.word	0x40005400
 8002004:	000186a0 	.word	0x000186a0

08002008 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800200c:	4b17      	ldr	r3, [pc, #92]	; (800206c <MX_SPI2_Init+0x64>)
 800200e:	4a18      	ldr	r2, [pc, #96]	; (8002070 <MX_SPI2_Init+0x68>)
 8002010:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002012:	4b16      	ldr	r3, [pc, #88]	; (800206c <MX_SPI2_Init+0x64>)
 8002014:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002018:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800201a:	4b14      	ldr	r3, [pc, #80]	; (800206c <MX_SPI2_Init+0x64>)
 800201c:	2200      	movs	r2, #0
 800201e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002020:	4b12      	ldr	r3, [pc, #72]	; (800206c <MX_SPI2_Init+0x64>)
 8002022:	2200      	movs	r2, #0
 8002024:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8002026:	4b11      	ldr	r3, [pc, #68]	; (800206c <MX_SPI2_Init+0x64>)
 8002028:	2202      	movs	r2, #2
 800202a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 800202c:	4b0f      	ldr	r3, [pc, #60]	; (800206c <MX_SPI2_Init+0x64>)
 800202e:	2201      	movs	r2, #1
 8002030:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002032:	4b0e      	ldr	r3, [pc, #56]	; (800206c <MX_SPI2_Init+0x64>)
 8002034:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002038:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800203a:	4b0c      	ldr	r3, [pc, #48]	; (800206c <MX_SPI2_Init+0x64>)
 800203c:	2228      	movs	r2, #40	; 0x28
 800203e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002040:	4b0a      	ldr	r3, [pc, #40]	; (800206c <MX_SPI2_Init+0x64>)
 8002042:	2200      	movs	r2, #0
 8002044:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002046:	4b09      	ldr	r3, [pc, #36]	; (800206c <MX_SPI2_Init+0x64>)
 8002048:	2200      	movs	r2, #0
 800204a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800204c:	4b07      	ldr	r3, [pc, #28]	; (800206c <MX_SPI2_Init+0x64>)
 800204e:	2200      	movs	r2, #0
 8002050:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002052:	4b06      	ldr	r3, [pc, #24]	; (800206c <MX_SPI2_Init+0x64>)
 8002054:	220a      	movs	r2, #10
 8002056:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002058:	4804      	ldr	r0, [pc, #16]	; (800206c <MX_SPI2_Init+0x64>)
 800205a:	f003 ff41 	bl	8005ee0 <HAL_SPI_Init>
 800205e:	4603      	mov	r3, r0
 8002060:	2b00      	cmp	r3, #0
 8002062:	d001      	beq.n	8002068 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002064:	f000 fb30 	bl	80026c8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002068:	bf00      	nop
 800206a:	bd80      	pop	{r7, pc}
 800206c:	20000368 	.word	0x20000368
 8002070:	40003800 	.word	0x40003800

08002074 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b08c      	sub	sp, #48	; 0x30
 8002078:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800207a:	f107 030c 	add.w	r3, r7, #12
 800207e:	2224      	movs	r2, #36	; 0x24
 8002080:	2100      	movs	r1, #0
 8002082:	4618      	mov	r0, r3
 8002084:	f006 f8ce 	bl	8008224 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002088:	1d3b      	adds	r3, r7, #4
 800208a:	2200      	movs	r2, #0
 800208c:	601a      	str	r2, [r3, #0]
 800208e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002090:	4b22      	ldr	r3, [pc, #136]	; (800211c <MX_TIM1_Init+0xa8>)
 8002092:	4a23      	ldr	r2, [pc, #140]	; (8002120 <MX_TIM1_Init+0xac>)
 8002094:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002096:	4b21      	ldr	r3, [pc, #132]	; (800211c <MX_TIM1_Init+0xa8>)
 8002098:	2200      	movs	r2, #0
 800209a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800209c:	4b1f      	ldr	r3, [pc, #124]	; (800211c <MX_TIM1_Init+0xa8>)
 800209e:	2200      	movs	r2, #0
 80020a0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 2047;
 80020a2:	4b1e      	ldr	r3, [pc, #120]	; (800211c <MX_TIM1_Init+0xa8>)
 80020a4:	f240 72ff 	movw	r2, #2047	; 0x7ff
 80020a8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020aa:	4b1c      	ldr	r3, [pc, #112]	; (800211c <MX_TIM1_Init+0xa8>)
 80020ac:	2200      	movs	r2, #0
 80020ae:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80020b0:	4b1a      	ldr	r3, [pc, #104]	; (800211c <MX_TIM1_Init+0xa8>)
 80020b2:	2200      	movs	r2, #0
 80020b4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020b6:	4b19      	ldr	r3, [pc, #100]	; (800211c <MX_TIM1_Init+0xa8>)
 80020b8:	2200      	movs	r2, #0
 80020ba:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80020bc:	2303      	movs	r3, #3
 80020be:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80020c0:	2300      	movs	r3, #0
 80020c2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80020c4:	2301      	movs	r3, #1
 80020c6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80020c8:	2300      	movs	r3, #0
 80020ca:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80020cc:	2300      	movs	r3, #0
 80020ce:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80020d0:	2300      	movs	r3, #0
 80020d2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80020d4:	2301      	movs	r3, #1
 80020d6:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80020d8:	2300      	movs	r3, #0
 80020da:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80020dc:	2300      	movs	r3, #0
 80020de:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 80020e0:	f107 030c 	add.w	r3, r7, #12
 80020e4:	4619      	mov	r1, r3
 80020e6:	480d      	ldr	r0, [pc, #52]	; (800211c <MX_TIM1_Init+0xa8>)
 80020e8:	f004 fd8a 	bl	8006c00 <HAL_TIM_Encoder_Init>
 80020ec:	4603      	mov	r3, r0
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d001      	beq.n	80020f6 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 80020f2:	f000 fae9 	bl	80026c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020f6:	2300      	movs	r3, #0
 80020f8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020fa:	2300      	movs	r3, #0
 80020fc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80020fe:	1d3b      	adds	r3, r7, #4
 8002100:	4619      	mov	r1, r3
 8002102:	4806      	ldr	r0, [pc, #24]	; (800211c <MX_TIM1_Init+0xa8>)
 8002104:	f005 fafa 	bl	80076fc <HAL_TIMEx_MasterConfigSynchronization>
 8002108:	4603      	mov	r3, r0
 800210a:	2b00      	cmp	r3, #0
 800210c:	d001      	beq.n	8002112 <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 800210e:	f000 fadb 	bl	80026c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002112:	bf00      	nop
 8002114:	3730      	adds	r7, #48	; 0x30
 8002116:	46bd      	mov	sp, r7
 8002118:	bd80      	pop	{r7, pc}
 800211a:	bf00      	nop
 800211c:	200005fc 	.word	0x200005fc
 8002120:	40010000 	.word	0x40010000

08002124 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b08c      	sub	sp, #48	; 0x30
 8002128:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800212a:	f107 030c 	add.w	r3, r7, #12
 800212e:	2224      	movs	r2, #36	; 0x24
 8002130:	2100      	movs	r1, #0
 8002132:	4618      	mov	r0, r3
 8002134:	f006 f876 	bl	8008224 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002138:	1d3b      	adds	r3, r7, #4
 800213a:	2200      	movs	r2, #0
 800213c:	601a      	str	r2, [r3, #0]
 800213e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002140:	4b20      	ldr	r3, [pc, #128]	; (80021c4 <MX_TIM3_Init+0xa0>)
 8002142:	4a21      	ldr	r2, [pc, #132]	; (80021c8 <MX_TIM3_Init+0xa4>)
 8002144:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002146:	4b1f      	ldr	r3, [pc, #124]	; (80021c4 <MX_TIM3_Init+0xa0>)
 8002148:	2200      	movs	r2, #0
 800214a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800214c:	4b1d      	ldr	r3, [pc, #116]	; (80021c4 <MX_TIM3_Init+0xa0>)
 800214e:	2200      	movs	r2, #0
 8002150:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 2047;
 8002152:	4b1c      	ldr	r3, [pc, #112]	; (80021c4 <MX_TIM3_Init+0xa0>)
 8002154:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8002158:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800215a:	4b1a      	ldr	r3, [pc, #104]	; (80021c4 <MX_TIM3_Init+0xa0>)
 800215c:	2200      	movs	r2, #0
 800215e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002160:	4b18      	ldr	r3, [pc, #96]	; (80021c4 <MX_TIM3_Init+0xa0>)
 8002162:	2200      	movs	r2, #0
 8002164:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002166:	2303      	movs	r3, #3
 8002168:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800216a:	2300      	movs	r3, #0
 800216c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800216e:	2301      	movs	r3, #1
 8002170:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002172:	2300      	movs	r3, #0
 8002174:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002176:	2300      	movs	r3, #0
 8002178:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800217a:	2300      	movs	r3, #0
 800217c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800217e:	2301      	movs	r3, #1
 8002180:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002182:	2300      	movs	r3, #0
 8002184:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002186:	2300      	movs	r3, #0
 8002188:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800218a:	f107 030c 	add.w	r3, r7, #12
 800218e:	4619      	mov	r1, r3
 8002190:	480c      	ldr	r0, [pc, #48]	; (80021c4 <MX_TIM3_Init+0xa0>)
 8002192:	f004 fd35 	bl	8006c00 <HAL_TIM_Encoder_Init>
 8002196:	4603      	mov	r3, r0
 8002198:	2b00      	cmp	r3, #0
 800219a:	d001      	beq.n	80021a0 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 800219c:	f000 fa94 	bl	80026c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021a0:	2300      	movs	r3, #0
 80021a2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021a4:	2300      	movs	r3, #0
 80021a6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80021a8:	1d3b      	adds	r3, r7, #4
 80021aa:	4619      	mov	r1, r3
 80021ac:	4805      	ldr	r0, [pc, #20]	; (80021c4 <MX_TIM3_Init+0xa0>)
 80021ae:	f005 faa5 	bl	80076fc <HAL_TIMEx_MasterConfigSynchronization>
 80021b2:	4603      	mov	r3, r0
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d001      	beq.n	80021bc <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 80021b8:	f000 fa86 	bl	80026c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80021bc:	bf00      	nop
 80021be:	3730      	adds	r7, #48	; 0x30
 80021c0:	46bd      	mov	sp, r7
 80021c2:	bd80      	pop	{r7, pc}
 80021c4:	20000494 	.word	0x20000494
 80021c8:	40000400 	.word	0x40000400

080021cc <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b08a      	sub	sp, #40	; 0x28
 80021d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021d2:	f107 0320 	add.w	r3, r7, #32
 80021d6:	2200      	movs	r2, #0
 80021d8:	601a      	str	r2, [r3, #0]
 80021da:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80021dc:	1d3b      	adds	r3, r7, #4
 80021de:	2200      	movs	r2, #0
 80021e0:	601a      	str	r2, [r3, #0]
 80021e2:	605a      	str	r2, [r3, #4]
 80021e4:	609a      	str	r2, [r3, #8]
 80021e6:	60da      	str	r2, [r3, #12]
 80021e8:	611a      	str	r2, [r3, #16]
 80021ea:	615a      	str	r2, [r3, #20]
 80021ec:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80021ee:	4b27      	ldr	r3, [pc, #156]	; (800228c <MX_TIM4_Init+0xc0>)
 80021f0:	4a27      	ldr	r2, [pc, #156]	; (8002290 <MX_TIM4_Init+0xc4>)
 80021f2:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 2;
 80021f4:	4b25      	ldr	r3, [pc, #148]	; (800228c <MX_TIM4_Init+0xc0>)
 80021f6:	2202      	movs	r2, #2
 80021f8:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021fa:	4b24      	ldr	r3, [pc, #144]	; (800228c <MX_TIM4_Init+0xc0>)
 80021fc:	2200      	movs	r2, #0
 80021fe:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 999;
 8002200:	4b22      	ldr	r3, [pc, #136]	; (800228c <MX_TIM4_Init+0xc0>)
 8002202:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002206:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002208:	4b20      	ldr	r3, [pc, #128]	; (800228c <MX_TIM4_Init+0xc0>)
 800220a:	2200      	movs	r2, #0
 800220c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800220e:	4b1f      	ldr	r3, [pc, #124]	; (800228c <MX_TIM4_Init+0xc0>)
 8002210:	2200      	movs	r2, #0
 8002212:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002214:	481d      	ldr	r0, [pc, #116]	; (800228c <MX_TIM4_Init+0xc0>)
 8002216:	f004 fc31 	bl	8006a7c <HAL_TIM_PWM_Init>
 800221a:	4603      	mov	r3, r0
 800221c:	2b00      	cmp	r3, #0
 800221e:	d001      	beq.n	8002224 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 8002220:	f000 fa52 	bl	80026c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002224:	2300      	movs	r3, #0
 8002226:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002228:	2300      	movs	r3, #0
 800222a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800222c:	f107 0320 	add.w	r3, r7, #32
 8002230:	4619      	mov	r1, r3
 8002232:	4816      	ldr	r0, [pc, #88]	; (800228c <MX_TIM4_Init+0xc0>)
 8002234:	f005 fa62 	bl	80076fc <HAL_TIMEx_MasterConfigSynchronization>
 8002238:	4603      	mov	r3, r0
 800223a:	2b00      	cmp	r3, #0
 800223c:	d001      	beq.n	8002242 <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 800223e:	f000 fa43 	bl	80026c8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002242:	2360      	movs	r3, #96	; 0x60
 8002244:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002246:	2300      	movs	r3, #0
 8002248:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800224a:	2300      	movs	r3, #0
 800224c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800224e:	2300      	movs	r3, #0
 8002250:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002252:	1d3b      	adds	r3, r7, #4
 8002254:	2200      	movs	r2, #0
 8002256:	4619      	mov	r1, r3
 8002258:	480c      	ldr	r0, [pc, #48]	; (800228c <MX_TIM4_Init+0xc0>)
 800225a:	f004 feeb 	bl	8007034 <HAL_TIM_PWM_ConfigChannel>
 800225e:	4603      	mov	r3, r0
 8002260:	2b00      	cmp	r3, #0
 8002262:	d001      	beq.n	8002268 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8002264:	f000 fa30 	bl	80026c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002268:	1d3b      	adds	r3, r7, #4
 800226a:	2204      	movs	r2, #4
 800226c:	4619      	mov	r1, r3
 800226e:	4807      	ldr	r0, [pc, #28]	; (800228c <MX_TIM4_Init+0xc0>)
 8002270:	f004 fee0 	bl	8007034 <HAL_TIM_PWM_ConfigChannel>
 8002274:	4603      	mov	r3, r0
 8002276:	2b00      	cmp	r3, #0
 8002278:	d001      	beq.n	800227e <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 800227a:	f000 fa25 	bl	80026c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800227e:	4803      	ldr	r0, [pc, #12]	; (800228c <MX_TIM4_Init+0xc0>)
 8002280:	f000 fe96 	bl	8002fb0 <HAL_TIM_MspPostInit>

}
 8002284:	bf00      	nop
 8002286:	3728      	adds	r7, #40	; 0x28
 8002288:	46bd      	mov	sp, r7
 800228a:	bd80      	pop	{r7, pc}
 800228c:	200003c0 	.word	0x200003c0
 8002290:	40000800 	.word	0x40000800

08002294 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b082      	sub	sp, #8
 8002298:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800229a:	463b      	mov	r3, r7
 800229c:	2200      	movs	r2, #0
 800229e:	601a      	str	r2, [r3, #0]
 80022a0:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80022a2:	4b15      	ldr	r3, [pc, #84]	; (80022f8 <MX_TIM6_Init+0x64>)
 80022a4:	4a15      	ldr	r2, [pc, #84]	; (80022fc <MX_TIM6_Init+0x68>)
 80022a6:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 4;
 80022a8:	4b13      	ldr	r3, [pc, #76]	; (80022f8 <MX_TIM6_Init+0x64>)
 80022aa:	2204      	movs	r2, #4
 80022ac:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022ae:	4b12      	ldr	r3, [pc, #72]	; (80022f8 <MX_TIM6_Init+0x64>)
 80022b0:	2200      	movs	r2, #0
 80022b2:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 16799;
 80022b4:	4b10      	ldr	r3, [pc, #64]	; (80022f8 <MX_TIM6_Init+0x64>)
 80022b6:	f244 129f 	movw	r2, #16799	; 0x419f
 80022ba:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022bc:	4b0e      	ldr	r3, [pc, #56]	; (80022f8 <MX_TIM6_Init+0x64>)
 80022be:	2200      	movs	r2, #0
 80022c0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80022c2:	480d      	ldr	r0, [pc, #52]	; (80022f8 <MX_TIM6_Init+0x64>)
 80022c4:	f004 fb60 	bl	8006988 <HAL_TIM_Base_Init>
 80022c8:	4603      	mov	r3, r0
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d001      	beq.n	80022d2 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 80022ce:	f000 f9fb 	bl	80026c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80022d2:	2300      	movs	r3, #0
 80022d4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022d6:	2300      	movs	r3, #0
 80022d8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80022da:	463b      	mov	r3, r7
 80022dc:	4619      	mov	r1, r3
 80022de:	4806      	ldr	r0, [pc, #24]	; (80022f8 <MX_TIM6_Init+0x64>)
 80022e0:	f005 fa0c 	bl	80076fc <HAL_TIMEx_MasterConfigSynchronization>
 80022e4:	4603      	mov	r3, r0
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d001      	beq.n	80022ee <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 80022ea:	f000 f9ed 	bl	80026c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80022ee:	bf00      	nop
 80022f0:	3708      	adds	r7, #8
 80022f2:	46bd      	mov	sp, r7
 80022f4:	bd80      	pop	{r7, pc}
 80022f6:	bf00      	nop
 80022f8:	200005bc 	.word	0x200005bc
 80022fc:	40001000 	.word	0x40001000

08002300 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8002304:	4b0e      	ldr	r3, [pc, #56]	; (8002340 <MX_TIM10_Init+0x40>)
 8002306:	4a0f      	ldr	r2, [pc, #60]	; (8002344 <MX_TIM10_Init+0x44>)
 8002308:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 4;
 800230a:	4b0d      	ldr	r3, [pc, #52]	; (8002340 <MX_TIM10_Init+0x40>)
 800230c:	2204      	movs	r2, #4
 800230e:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002310:	4b0b      	ldr	r3, [pc, #44]	; (8002340 <MX_TIM10_Init+0x40>)
 8002312:	2200      	movs	r2, #0
 8002314:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 33599;
 8002316:	4b0a      	ldr	r3, [pc, #40]	; (8002340 <MX_TIM10_Init+0x40>)
 8002318:	f248 323f 	movw	r2, #33599	; 0x833f
 800231c:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800231e:	4b08      	ldr	r3, [pc, #32]	; (8002340 <MX_TIM10_Init+0x40>)
 8002320:	2200      	movs	r2, #0
 8002322:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002324:	4b06      	ldr	r3, [pc, #24]	; (8002340 <MX_TIM10_Init+0x40>)
 8002326:	2200      	movs	r2, #0
 8002328:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 800232a:	4805      	ldr	r0, [pc, #20]	; (8002340 <MX_TIM10_Init+0x40>)
 800232c:	f004 fb2c 	bl	8006988 <HAL_TIM_Base_Init>
 8002330:	4603      	mov	r3, r0
 8002332:	2b00      	cmp	r3, #0
 8002334:	d001      	beq.n	800233a <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 8002336:	f000 f9c7 	bl	80026c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 800233a:	bf00      	nop
 800233c:	bd80      	pop	{r7, pc}
 800233e:	bf00      	nop
 8002340:	20000454 	.word	0x20000454
 8002344:	40014400 	.word	0x40014400

08002348 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 800234c:	4b0e      	ldr	r3, [pc, #56]	; (8002388 <MX_TIM11_Init+0x40>)
 800234e:	4a0f      	ldr	r2, [pc, #60]	; (800238c <MX_TIM11_Init+0x44>)
 8002350:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 4;
 8002352:	4b0d      	ldr	r3, [pc, #52]	; (8002388 <MX_TIM11_Init+0x40>)
 8002354:	2204      	movs	r2, #4
 8002356:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002358:	4b0b      	ldr	r3, [pc, #44]	; (8002388 <MX_TIM11_Init+0x40>)
 800235a:	2200      	movs	r2, #0
 800235c:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 33599;
 800235e:	4b0a      	ldr	r3, [pc, #40]	; (8002388 <MX_TIM11_Init+0x40>)
 8002360:	f248 323f 	movw	r2, #33599	; 0x833f
 8002364:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002366:	4b08      	ldr	r3, [pc, #32]	; (8002388 <MX_TIM11_Init+0x40>)
 8002368:	2200      	movs	r2, #0
 800236a:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800236c:	4b06      	ldr	r3, [pc, #24]	; (8002388 <MX_TIM11_Init+0x40>)
 800236e:	2200      	movs	r2, #0
 8002370:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8002372:	4805      	ldr	r0, [pc, #20]	; (8002388 <MX_TIM11_Init+0x40>)
 8002374:	f004 fb08 	bl	8006988 <HAL_TIM_Base_Init>
 8002378:	4603      	mov	r3, r0
 800237a:	2b00      	cmp	r3, #0
 800237c:	d001      	beq.n	8002382 <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 800237e:	f000 f9a3 	bl	80026c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8002382:	bf00      	nop
 8002384:	bd80      	pop	{r7, pc}
 8002386:	bf00      	nop
 8002388:	2000051c 	.word	0x2000051c
 800238c:	40014800 	.word	0x40014800

08002390 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8002394:	4b0e      	ldr	r3, [pc, #56]	; (80023d0 <MX_TIM14_Init+0x40>)
 8002396:	4a0f      	ldr	r2, [pc, #60]	; (80023d4 <MX_TIM14_Init+0x44>)
 8002398:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 4;
 800239a:	4b0d      	ldr	r3, [pc, #52]	; (80023d0 <MX_TIM14_Init+0x40>)
 800239c:	2204      	movs	r2, #4
 800239e:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023a0:	4b0b      	ldr	r3, [pc, #44]	; (80023d0 <MX_TIM14_Init+0x40>)
 80023a2:	2200      	movs	r2, #0
 80023a4:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 33599;
 80023a6:	4b0a      	ldr	r3, [pc, #40]	; (80023d0 <MX_TIM14_Init+0x40>)
 80023a8:	f248 323f 	movw	r2, #33599	; 0x833f
 80023ac:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023ae:	4b08      	ldr	r3, [pc, #32]	; (80023d0 <MX_TIM14_Init+0x40>)
 80023b0:	2200      	movs	r2, #0
 80023b2:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023b4:	4b06      	ldr	r3, [pc, #24]	; (80023d0 <MX_TIM14_Init+0x40>)
 80023b6:	2200      	movs	r2, #0
 80023b8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 80023ba:	4805      	ldr	r0, [pc, #20]	; (80023d0 <MX_TIM14_Init+0x40>)
 80023bc:	f004 fae4 	bl	8006988 <HAL_TIM_Base_Init>
 80023c0:	4603      	mov	r3, r0
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d001      	beq.n	80023ca <MX_TIM14_Init+0x3a>
  {
    Error_Handler();
 80023c6:	f000 f97f 	bl	80026c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 80023ca:	bf00      	nop
 80023cc:	bd80      	pop	{r7, pc}
 80023ce:	bf00      	nop
 80023d0:	2000067c 	.word	0x2000067c
 80023d4:	40002000 	.word	0x40002000

080023d8 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80023dc:	4b11      	ldr	r3, [pc, #68]	; (8002424 <MX_USART6_UART_Init+0x4c>)
 80023de:	4a12      	ldr	r2, [pc, #72]	; (8002428 <MX_USART6_UART_Init+0x50>)
 80023e0:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 80023e2:	4b10      	ldr	r3, [pc, #64]	; (8002424 <MX_USART6_UART_Init+0x4c>)
 80023e4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80023e8:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80023ea:	4b0e      	ldr	r3, [pc, #56]	; (8002424 <MX_USART6_UART_Init+0x4c>)
 80023ec:	2200      	movs	r2, #0
 80023ee:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80023f0:	4b0c      	ldr	r3, [pc, #48]	; (8002424 <MX_USART6_UART_Init+0x4c>)
 80023f2:	2200      	movs	r2, #0
 80023f4:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80023f6:	4b0b      	ldr	r3, [pc, #44]	; (8002424 <MX_USART6_UART_Init+0x4c>)
 80023f8:	2200      	movs	r2, #0
 80023fa:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80023fc:	4b09      	ldr	r3, [pc, #36]	; (8002424 <MX_USART6_UART_Init+0x4c>)
 80023fe:	220c      	movs	r2, #12
 8002400:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002402:	4b08      	ldr	r3, [pc, #32]	; (8002424 <MX_USART6_UART_Init+0x4c>)
 8002404:	2200      	movs	r2, #0
 8002406:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8002408:	4b06      	ldr	r3, [pc, #24]	; (8002424 <MX_USART6_UART_Init+0x4c>)
 800240a:	2200      	movs	r2, #0
 800240c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800240e:	4805      	ldr	r0, [pc, #20]	; (8002424 <MX_USART6_UART_Init+0x4c>)
 8002410:	f005 fa04 	bl	800781c <HAL_UART_Init>
 8002414:	4603      	mov	r3, r0
 8002416:	2b00      	cmp	r3, #0
 8002418:	d001      	beq.n	800241e <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800241a:	f000 f955 	bl	80026c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800241e:	bf00      	nop
 8002420:	bd80      	pop	{r7, pc}
 8002422:	bf00      	nop
 8002424:	2000063c 	.word	0x2000063c
 8002428:	40011400 	.word	0x40011400

0800242c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b082      	sub	sp, #8
 8002430:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002432:	2300      	movs	r3, #0
 8002434:	607b      	str	r3, [r7, #4]
 8002436:	4b0c      	ldr	r3, [pc, #48]	; (8002468 <MX_DMA_Init+0x3c>)
 8002438:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800243a:	4a0b      	ldr	r2, [pc, #44]	; (8002468 <MX_DMA_Init+0x3c>)
 800243c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002440:	6313      	str	r3, [r2, #48]	; 0x30
 8002442:	4b09      	ldr	r3, [pc, #36]	; (8002468 <MX_DMA_Init+0x3c>)
 8002444:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002446:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800244a:	607b      	str	r3, [r7, #4]
 800244c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800244e:	2200      	movs	r2, #0
 8002450:	2100      	movs	r1, #0
 8002452:	2038      	movs	r0, #56	; 0x38
 8002454:	f002 f9b1 	bl	80047ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8002458:	2038      	movs	r0, #56	; 0x38
 800245a:	f002 f9ca 	bl	80047f2 <HAL_NVIC_EnableIRQ>

}
 800245e:	bf00      	nop
 8002460:	3708      	adds	r7, #8
 8002462:	46bd      	mov	sp, r7
 8002464:	bd80      	pop	{r7, pc}
 8002466:	bf00      	nop
 8002468:	40023800 	.word	0x40023800

0800246c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b08a      	sub	sp, #40	; 0x28
 8002470:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002472:	f107 0314 	add.w	r3, r7, #20
 8002476:	2200      	movs	r2, #0
 8002478:	601a      	str	r2, [r3, #0]
 800247a:	605a      	str	r2, [r3, #4]
 800247c:	609a      	str	r2, [r3, #8]
 800247e:	60da      	str	r2, [r3, #12]
 8002480:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002482:	2300      	movs	r3, #0
 8002484:	613b      	str	r3, [r7, #16]
 8002486:	4b69      	ldr	r3, [pc, #420]	; (800262c <MX_GPIO_Init+0x1c0>)
 8002488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800248a:	4a68      	ldr	r2, [pc, #416]	; (800262c <MX_GPIO_Init+0x1c0>)
 800248c:	f043 0304 	orr.w	r3, r3, #4
 8002490:	6313      	str	r3, [r2, #48]	; 0x30
 8002492:	4b66      	ldr	r3, [pc, #408]	; (800262c <MX_GPIO_Init+0x1c0>)
 8002494:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002496:	f003 0304 	and.w	r3, r3, #4
 800249a:	613b      	str	r3, [r7, #16]
 800249c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800249e:	2300      	movs	r3, #0
 80024a0:	60fb      	str	r3, [r7, #12]
 80024a2:	4b62      	ldr	r3, [pc, #392]	; (800262c <MX_GPIO_Init+0x1c0>)
 80024a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024a6:	4a61      	ldr	r2, [pc, #388]	; (800262c <MX_GPIO_Init+0x1c0>)
 80024a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80024ac:	6313      	str	r3, [r2, #48]	; 0x30
 80024ae:	4b5f      	ldr	r3, [pc, #380]	; (800262c <MX_GPIO_Init+0x1c0>)
 80024b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80024b6:	60fb      	str	r3, [r7, #12]
 80024b8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80024ba:	2300      	movs	r3, #0
 80024bc:	60bb      	str	r3, [r7, #8]
 80024be:	4b5b      	ldr	r3, [pc, #364]	; (800262c <MX_GPIO_Init+0x1c0>)
 80024c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024c2:	4a5a      	ldr	r2, [pc, #360]	; (800262c <MX_GPIO_Init+0x1c0>)
 80024c4:	f043 0301 	orr.w	r3, r3, #1
 80024c8:	6313      	str	r3, [r2, #48]	; 0x30
 80024ca:	4b58      	ldr	r3, [pc, #352]	; (800262c <MX_GPIO_Init+0x1c0>)
 80024cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ce:	f003 0301 	and.w	r3, r3, #1
 80024d2:	60bb      	str	r3, [r7, #8]
 80024d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80024d6:	2300      	movs	r3, #0
 80024d8:	607b      	str	r3, [r7, #4]
 80024da:	4b54      	ldr	r3, [pc, #336]	; (800262c <MX_GPIO_Init+0x1c0>)
 80024dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024de:	4a53      	ldr	r2, [pc, #332]	; (800262c <MX_GPIO_Init+0x1c0>)
 80024e0:	f043 0302 	orr.w	r3, r3, #2
 80024e4:	6313      	str	r3, [r2, #48]	; 0x30
 80024e6:	4b51      	ldr	r3, [pc, #324]	; (800262c <MX_GPIO_Init+0x1c0>)
 80024e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ea:	f003 0302 	and.w	r3, r3, #2
 80024ee:	607b      	str	r3, [r7, #4]
 80024f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80024f2:	2300      	movs	r3, #0
 80024f4:	603b      	str	r3, [r7, #0]
 80024f6:	4b4d      	ldr	r3, [pc, #308]	; (800262c <MX_GPIO_Init+0x1c0>)
 80024f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024fa:	4a4c      	ldr	r2, [pc, #304]	; (800262c <MX_GPIO_Init+0x1c0>)
 80024fc:	f043 0308 	orr.w	r3, r3, #8
 8002500:	6313      	str	r3, [r2, #48]	; 0x30
 8002502:	4b4a      	ldr	r3, [pc, #296]	; (800262c <MX_GPIO_Init+0x1c0>)
 8002504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002506:	f003 0308 	and.w	r3, r3, #8
 800250a:	603b      	str	r3, [r7, #0]
 800250c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DRV2_PH_Pin|LED_White_Pin|LED_B_Pin, GPIO_PIN_RESET);
 800250e:	2200      	movs	r2, #0
 8002510:	f44f 510c 	mov.w	r1, #8960	; 0x2300
 8002514:	4846      	ldr	r0, [pc, #280]	; (8002630 <MX_GPIO_Init+0x1c4>)
 8002516:	f002 ff1b 	bl	8005350 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI2_nCS_Pin|LED_Red_Pin, GPIO_PIN_RESET);
 800251a:	2200      	movs	r2, #0
 800251c:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8002520:	4844      	ldr	r0, [pc, #272]	; (8002634 <MX_GPIO_Init+0x1c8>)
 8002522:	f002 ff15 	bl	8005350 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_G_Pin|LED_R_Pin, GPIO_PIN_RESET);
 8002526:	2200      	movs	r2, #0
 8002528:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 800252c:	4842      	ldr	r0, [pc, #264]	; (8002638 <MX_GPIO_Init+0x1cc>)
 800252e:	f002 ff0f 	bl	8005350 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DRV1_PH_GPIO_Port, DRV1_PH_Pin, GPIO_PIN_RESET);
 8002532:	2200      	movs	r2, #0
 8002534:	2104      	movs	r1, #4
 8002536:	4841      	ldr	r0, [pc, #260]	; (800263c <MX_GPIO_Init+0x1d0>)
 8002538:	f002 ff0a 	bl	8005350 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DRV2_PH_Pin LED_White_Pin LED_B_Pin */
  GPIO_InitStruct.Pin = DRV2_PH_Pin|LED_White_Pin|LED_B_Pin;
 800253c:	f44f 530c 	mov.w	r3, #8960	; 0x2300
 8002540:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002542:	2301      	movs	r3, #1
 8002544:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002546:	2300      	movs	r3, #0
 8002548:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800254a:	2300      	movs	r3, #0
 800254c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800254e:	f107 0314 	add.w	r3, r7, #20
 8002552:	4619      	mov	r1, r3
 8002554:	4836      	ldr	r0, [pc, #216]	; (8002630 <MX_GPIO_Init+0x1c4>)
 8002556:	f002 fd47 	bl	8004fe8 <HAL_GPIO_Init>

  /*Configure GPIO pins : SW1_Pin SW2_Pin Rotary2_Pin Rotary8_Pin
                           Rotary1_Pin */
  GPIO_InitStruct.Pin = SW1_Pin|SW2_Pin|Rotary2_Pin|Rotary8_Pin
 800255a:	f44f 435c 	mov.w	r3, #56320	; 0xdc00
 800255e:	617b      	str	r3, [r7, #20]
                          |Rotary1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002560:	2300      	movs	r3, #0
 8002562:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002564:	2300      	movs	r3, #0
 8002566:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002568:	f107 0314 	add.w	r3, r7, #20
 800256c:	4619      	mov	r1, r3
 800256e:	4830      	ldr	r0, [pc, #192]	; (8002630 <MX_GPIO_Init+0x1c4>)
 8002570:	f002 fd3a 	bl	8004fe8 <HAL_GPIO_Init>

  /*Configure GPIO pins : SubSens1_Pin SubSens2_Pin */
  GPIO_InitStruct.Pin = SubSens1_Pin|SubSens2_Pin;
 8002574:	f640 0304 	movw	r3, #2052	; 0x804
 8002578:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800257a:	2300      	movs	r3, #0
 800257c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800257e:	2300      	movs	r3, #0
 8002580:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002582:	f107 0314 	add.w	r3, r7, #20
 8002586:	4619      	mov	r1, r3
 8002588:	482a      	ldr	r0, [pc, #168]	; (8002634 <MX_GPIO_Init+0x1c8>)
 800258a:	f002 fd2d 	bl	8004fe8 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI2_nCS_Pin LED_Red_Pin */
  GPIO_InitStruct.Pin = SPI2_nCS_Pin|LED_Red_Pin;
 800258e:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8002592:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002594:	2301      	movs	r3, #1
 8002596:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002598:	2300      	movs	r3, #0
 800259a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800259c:	2300      	movs	r3, #0
 800259e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025a0:	f107 0314 	add.w	r3, r7, #20
 80025a4:	4619      	mov	r1, r3
 80025a6:	4823      	ldr	r0, [pc, #140]	; (8002634 <MX_GPIO_Init+0x1c8>)
 80025a8:	f002 fd1e 	bl	8004fe8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_G_Pin LED_R_Pin */
  GPIO_InitStruct.Pin = LED_G_Pin|LED_R_Pin;
 80025ac:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80025b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025b2:	2301      	movs	r3, #1
 80025b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025b6:	2300      	movs	r3, #0
 80025b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025ba:	2300      	movs	r3, #0
 80025bc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025be:	f107 0314 	add.w	r3, r7, #20
 80025c2:	4619      	mov	r1, r3
 80025c4:	481c      	ldr	r0, [pc, #112]	; (8002638 <MX_GPIO_Init+0x1cc>)
 80025c6:	f002 fd0f 	bl	8004fe8 <HAL_GPIO_Init>

  /*Configure GPIO pin : Rotary4_Pin */
  GPIO_InitStruct.Pin = Rotary4_Pin;
 80025ca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80025ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80025d0:	2300      	movs	r3, #0
 80025d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025d4:	2300      	movs	r3, #0
 80025d6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Rotary4_GPIO_Port, &GPIO_InitStruct);
 80025d8:	f107 0314 	add.w	r3, r7, #20
 80025dc:	4619      	mov	r1, r3
 80025de:	4816      	ldr	r0, [pc, #88]	; (8002638 <MX_GPIO_Init+0x1cc>)
 80025e0:	f002 fd02 	bl	8004fe8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 80025e4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80025e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025ea:	2302      	movs	r3, #2
 80025ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025ee:	2300      	movs	r3, #0
 80025f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025f2:	2300      	movs	r3, #0
 80025f4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80025f6:	2301      	movs	r3, #1
 80025f8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025fa:	f107 0314 	add.w	r3, r7, #20
 80025fe:	4619      	mov	r1, r3
 8002600:	480d      	ldr	r0, [pc, #52]	; (8002638 <MX_GPIO_Init+0x1cc>)
 8002602:	f002 fcf1 	bl	8004fe8 <HAL_GPIO_Init>

  /*Configure GPIO pin : DRV1_PH_Pin */
  GPIO_InitStruct.Pin = DRV1_PH_Pin;
 8002606:	2304      	movs	r3, #4
 8002608:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800260a:	2301      	movs	r3, #1
 800260c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800260e:	2300      	movs	r3, #0
 8002610:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002612:	2300      	movs	r3, #0
 8002614:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DRV1_PH_GPIO_Port, &GPIO_InitStruct);
 8002616:	f107 0314 	add.w	r3, r7, #20
 800261a:	4619      	mov	r1, r3
 800261c:	4807      	ldr	r0, [pc, #28]	; (800263c <MX_GPIO_Init+0x1d0>)
 800261e:	f002 fce3 	bl	8004fe8 <HAL_GPIO_Init>

}
 8002622:	bf00      	nop
 8002624:	3728      	adds	r7, #40	; 0x28
 8002626:	46bd      	mov	sp, r7
 8002628:	bd80      	pop	{r7, pc}
 800262a:	bf00      	nop
 800262c:	40023800 	.word	0x40023800
 8002630:	40020800 	.word	0x40020800
 8002634:	40020400 	.word	0x40020400
 8002638:	40020000 	.word	0x40020000
 800263c:	40020c00 	.word	0x40020c00

08002640 <main_init>:

/* USER CODE BEGIN 4 */
void main_init()
{
 8002640:	b580      	push	{r7, lr}
 8002642:	af00      	add	r7, sp, #0
  /* switch_init, HAL_TIM_BASE_Start_IT(&htim11), rotary_init */
	tim11_init();
 8002644:	f000 ff72 	bl	800352c <tim11_init>
  /* encoder_init */
  tim10_init();
 8002648:	f000 fe8c 	bl	8003364 <tim10_init>
  /* motor_init, analog_init, velotrace_init(1), tracer_init(1) */
  tim6_init();
 800264c:	f000 ff84 	bl	8003558 <tim6_init>
  /* print who am i */
  imu_initialize();
 8002650:	f000 f812 	bl	8002678 <imu_initialize>
}
 8002654:	bf00      	nop
 8002656:	bd80      	pop	{r7, pc}

08002658 <running_start>:

void running_start()
{
 8002658:	b580      	push	{r7, lr}
 800265a:	af00      	add	r7, sp, #0
  /* encoder_set_middle, HAL_TIM_Encoder_Start, HAL_TIM_Base_Start_IT */
  tim10_start();
 800265c:	f000 fe90 	bl	8003380 <tim10_start>
  /* analogmin/max = FlashBuffer.analogmin/max, sensgettime = 0, HAL_ADC_Start_DMA, samplingtime = s_error = before_error = 0, if search ( p/i/d = [0], target = [0]), motor_enable = 0 */
  tim6_start();
 8002660:	f000 ff8e 	bl	8003580 <tim6_start>
}
 8002664:	bf00      	nop
 8002666:	bd80      	pop	{r7, pc}

08002668 <running_stop>:

void running_stop()
{
 8002668:	b580      	push	{r7, lr}
 800266a:	af00      	add	r7, sp, #0
  /* HAL_TIM_Base_Stop_IT, HAL_ADC_Stop_DMA, motor_enable = 0, HAL_TIM_PWM_Stop */
  tim6_stop();
 800266c:	f000 ffa6 	bl	80035bc <tim6_stop>
  /* HAL_TIM_Base_Stop_IT, HAL_TIM_Encoder_Stop, sidesensor_stop */
  tim10_stop();
 8002670:	f000 fe94 	bl	800339c <tim10_stop>
}
 8002674:	bf00      	nop
 8002676:	bd80      	pop	{r7, pc}

08002678 <imu_initialize>:

void imu_initialize()
{
 8002678:	b580      	push	{r7, lr}
 800267a:	b082      	sub	sp, #8
 800267c:	af00      	add	r7, sp, #0
#if USE_IMU
	printf("Starting SPI2 (IMU)\r\n");
 800267e:	480e      	ldr	r0, [pc, #56]	; (80026b8 <imu_initialize+0x40>)
 8002680:	f006 fcd8 	bl	8009034 <puts>
	uint8_t wai, ret;
	ret = imu_init(&wai);
 8002684:	1dbb      	adds	r3, r7, #6
 8002686:	4618      	mov	r0, r3
 8002688:	f7fe fd0e 	bl	80010a8 <imu_init>
 800268c:	4603      	mov	r3, r0
 800268e:	71fb      	strb	r3, [r7, #7]
	printf("who_am_i = %d\r\n", wai);
 8002690:	79bb      	ldrb	r3, [r7, #6]
 8002692:	4619      	mov	r1, r3
 8002694:	4809      	ldr	r0, [pc, #36]	; (80026bc <imu_initialize+0x44>)
 8002696:	f006 fc47 	bl	8008f28 <iprintf>
	if (ret == 1) {
 800269a:	79fb      	ldrb	r3, [r7, #7]
 800269c:	2b01      	cmp	r3, #1
 800269e:	d103      	bne.n	80026a8 <imu_initialize+0x30>
		printf("SPI INIT COLLECT!\r\n");
 80026a0:	4807      	ldr	r0, [pc, #28]	; (80026c0 <imu_initialize+0x48>)
 80026a2:	f006 fcc7 	bl	8009034 <puts>
	} else {
		printf("SPI INIT FAILURE x_x \r\n");
	}
#endif

}
 80026a6:	e002      	b.n	80026ae <imu_initialize+0x36>
		printf("SPI INIT FAILURE x_x \r\n");
 80026a8:	4806      	ldr	r0, [pc, #24]	; (80026c4 <imu_initialize+0x4c>)
 80026aa:	f006 fcc3 	bl	8009034 <puts>
}
 80026ae:	bf00      	nop
 80026b0:	3708      	adds	r7, #8
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bd80      	pop	{r7, pc}
 80026b6:	bf00      	nop
 80026b8:	0800cbc0 	.word	0x0800cbc0
 80026bc:	0800cbd8 	.word	0x0800cbd8
 80026c0:	0800cbe8 	.word	0x0800cbe8
 80026c4:	0800cbfc 	.word	0x0800cbfc

080026c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80026c8:	b480      	push	{r7}
 80026ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80026cc:	b672      	cpsid	i
}
 80026ce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80026d0:	e7fe      	b.n	80026d0 <Error_Handler+0x8>

080026d2 <motor_init>:
#include "motor.h"

char enable;

void motor_init()
{
 80026d2:	b580      	push	{r7, lr}
 80026d4:	af00      	add	r7, sp, #0
    motor_enable(0);
 80026d6:	2000      	movs	r0, #0
 80026d8:	f000 f826 	bl	8002728 <motor_enable>
}
 80026dc:	bf00      	nop
 80026de:	bd80      	pop	{r7, pc}

080026e0 <motor_start>:

void motor_start()
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);	// 50kHz (0.02ms)
 80026e4:	2100      	movs	r1, #0
 80026e6:	4806      	ldr	r0, [pc, #24]	; (8002700 <motor_start+0x20>)
 80026e8:	f004 f9f4 	bl	8006ad4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 80026ec:	2104      	movs	r1, #4
 80026ee:	4804      	ldr	r0, [pc, #16]	; (8002700 <motor_start+0x20>)
 80026f0:	f004 f9f0 	bl	8006ad4 <HAL_TIM_PWM_Start>
#if PLAY
    motor_enable(1);
 80026f4:	2001      	movs	r0, #1
 80026f6:	f000 f817 	bl	8002728 <motor_enable>
#endif
}
 80026fa:	bf00      	nop
 80026fc:	bd80      	pop	{r7, pc}
 80026fe:	bf00      	nop
 8002700:	200003c0 	.word	0x200003c0

08002704 <motor_stop>:

void motor_stop()
{
 8002704:	b580      	push	{r7, lr}
 8002706:	af00      	add	r7, sp, #0
    motor_enable(0);
 8002708:	2000      	movs	r0, #0
 800270a:	f000 f80d 	bl	8002728 <motor_enable>
	HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_2);
 800270e:	2104      	movs	r1, #4
 8002710:	4804      	ldr	r0, [pc, #16]	; (8002724 <motor_stop+0x20>)
 8002712:	f004 fa1d 	bl	8006b50 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_1);
 8002716:	2100      	movs	r1, #0
 8002718:	4802      	ldr	r0, [pc, #8]	; (8002724 <motor_stop+0x20>)
 800271a:	f004 fa19 	bl	8006b50 <HAL_TIM_PWM_Stop>
}
 800271e:	bf00      	nop
 8002720:	bd80      	pop	{r7, pc}
 8002722:	bf00      	nop
 8002724:	200003c0 	.word	0x200003c0

08002728 <motor_enable>:

void motor_enable(uint8_t enable_)
{
 8002728:	b480      	push	{r7}
 800272a:	b083      	sub	sp, #12
 800272c:	af00      	add	r7, sp, #0
 800272e:	4603      	mov	r3, r0
 8002730:	71fb      	strb	r3, [r7, #7]
    enable = enable_ ? 1 : 0;
 8002732:	79fb      	ldrb	r3, [r7, #7]
 8002734:	2b00      	cmp	r3, #0
 8002736:	bf14      	ite	ne
 8002738:	2301      	movne	r3, #1
 800273a:	2300      	moveq	r3, #0
 800273c:	b2db      	uxtb	r3, r3
 800273e:	461a      	mov	r2, r3
 8002740:	4b03      	ldr	r3, [pc, #12]	; (8002750 <motor_enable+0x28>)
 8002742:	701a      	strb	r2, [r3, #0]
}
 8002744:	bf00      	nop
 8002746:	370c      	adds	r7, #12
 8002748:	46bd      	mov	sp, r7
 800274a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274e:	4770      	bx	lr
 8002750:	200006bc 	.word	0x200006bc

08002754 <motor_read_enable>:

char motor_read_enable()
{
 8002754:	b480      	push	{r7}
 8002756:	af00      	add	r7, sp, #0
    return enable;
 8002758:	4b03      	ldr	r3, [pc, #12]	; (8002768 <motor_read_enable+0x14>)
 800275a:	781b      	ldrb	r3, [r3, #0]
}
 800275c:	4618      	mov	r0, r3
 800275e:	46bd      	mov	sp, r7
 8002760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002764:	4770      	bx	lr
 8002766:	bf00      	nop
 8002768:	200006bc 	.word	0x200006bc

0800276c <motor_set>:

void motor_set(double motor_left_, double motor_right_)
{
 800276c:	b590      	push	{r4, r7, lr}
 800276e:	b085      	sub	sp, #20
 8002770:	af00      	add	r7, sp, #0
 8002772:	ed87 0b02 	vstr	d0, [r7, #8]
 8002776:	ed87 1b00 	vstr	d1, [r7]
    if(motor_left_ < 0)
 800277a:	f04f 0200 	mov.w	r2, #0
 800277e:	f04f 0300 	mov.w	r3, #0
 8002782:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002786:	f7fe f9a9 	bl	8000adc <__aeabi_dcmplt>
 800278a:	4603      	mov	r3, r0
 800278c:	2b00      	cmp	r3, #0
 800278e:	d00b      	beq.n	80027a8 <motor_set+0x3c>
    {
        HAL_GPIO_WritePin(DRV1_PH_GPIO_Port, DRV1_PH_Pin, GPIO_PIN_RESET);
 8002790:	2200      	movs	r2, #0
 8002792:	2104      	movs	r1, #4
 8002794:	483a      	ldr	r0, [pc, #232]	; (8002880 <motor_set+0x114>)
 8002796:	f002 fddb 	bl	8005350 <HAL_GPIO_WritePin>
        motor_left_ = motor_left_ * -1;
 800279a:	68bb      	ldr	r3, [r7, #8]
 800279c:	60bb      	str	r3, [r7, #8]
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80027a4:	60fb      	str	r3, [r7, #12]
 80027a6:	e004      	b.n	80027b2 <motor_set+0x46>
    }
    else
    {
        HAL_GPIO_WritePin(DRV1_PH_GPIO_Port, DRV1_PH_Pin, GPIO_PIN_SET);
 80027a8:	2201      	movs	r2, #1
 80027aa:	2104      	movs	r1, #4
 80027ac:	4834      	ldr	r0, [pc, #208]	; (8002880 <motor_set+0x114>)
 80027ae:	f002 fdcf 	bl	8005350 <HAL_GPIO_WritePin>
    }

    if(motor_right_ < 0)
 80027b2:	f04f 0200 	mov.w	r2, #0
 80027b6:	f04f 0300 	mov.w	r3, #0
 80027ba:	e9d7 0100 	ldrd	r0, r1, [r7]
 80027be:	f7fe f98d 	bl	8000adc <__aeabi_dcmplt>
 80027c2:	4603      	mov	r3, r0
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d00c      	beq.n	80027e2 <motor_set+0x76>
    {
        HAL_GPIO_WritePin(DRV2_PH_GPIO_Port, DRV2_PH_Pin, GPIO_PIN_SET);
 80027c8:	2201      	movs	r2, #1
 80027ca:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80027ce:	482d      	ldr	r0, [pc, #180]	; (8002884 <motor_set+0x118>)
 80027d0:	f002 fdbe 	bl	8005350 <HAL_GPIO_WritePin>
        motor_right_ = motor_right_ * -1;
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	603b      	str	r3, [r7, #0]
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80027de:	607b      	str	r3, [r7, #4]
 80027e0:	e005      	b.n	80027ee <motor_set+0x82>
    }
    else
    {
        HAL_GPIO_WritePin(DRV2_PH_GPIO_Port, DRV2_PH_Pin, GPIO_PIN_RESET);
 80027e2:	2200      	movs	r2, #0
 80027e4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80027e8:	4826      	ldr	r0, [pc, #152]	; (8002884 <motor_set+0x118>)
 80027ea:	f002 fdb1 	bl	8005350 <HAL_GPIO_WritePin>
    }

    motor_left_ = motor_left_ > PWMMAX ? PWMMAX : motor_left_;
 80027ee:	f04f 0200 	mov.w	r2, #0
 80027f2:	4b25      	ldr	r3, [pc, #148]	; (8002888 <motor_set+0x11c>)
 80027f4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80027f8:	f7fe f98e 	bl	8000b18 <__aeabi_dcmpgt>
 80027fc:	4603      	mov	r3, r0
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d003      	beq.n	800280a <motor_set+0x9e>
 8002802:	f04f 0200 	mov.w	r2, #0
 8002806:	4b20      	ldr	r3, [pc, #128]	; (8002888 <motor_set+0x11c>)
 8002808:	e001      	b.n	800280e <motor_set+0xa2>
 800280a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800280e:	e9c7 2302 	strd	r2, r3, [r7, #8]
    motor_right_ = motor_right_ > PWMMAX ? PWMMAX : motor_right_;
 8002812:	f04f 0200 	mov.w	r2, #0
 8002816:	4b1c      	ldr	r3, [pc, #112]	; (8002888 <motor_set+0x11c>)
 8002818:	e9d7 0100 	ldrd	r0, r1, [r7]
 800281c:	f7fe f97c 	bl	8000b18 <__aeabi_dcmpgt>
 8002820:	4603      	mov	r3, r0
 8002822:	2b00      	cmp	r3, #0
 8002824:	d003      	beq.n	800282e <motor_set+0xc2>
 8002826:	f04f 0200 	mov.w	r2, #0
 800282a:	4b17      	ldr	r3, [pc, #92]	; (8002888 <motor_set+0x11c>)
 800282c:	e001      	b.n	8002832 <motor_set+0xc6>
 800282e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002832:	e9c7 2300 	strd	r2, r3, [r7]

    if(enable)
 8002836:	4b15      	ldr	r3, [pc, #84]	; (800288c <motor_set+0x120>)
 8002838:	781b      	ldrb	r3, [r3, #0]
 800283a:	2b00      	cmp	r3, #0
 800283c:	d00b      	beq.n	8002856 <motor_set+0xea>
    {
        motor_left_ = 0;
 800283e:	f04f 0200 	mov.w	r2, #0
 8002842:	f04f 0300 	mov.w	r3, #0
 8002846:	e9c7 2302 	strd	r2, r3, [r7, #8]
        motor_right_ = 0;
 800284a:	f04f 0200 	mov.w	r2, #0
 800284e:	f04f 0300 	mov.w	r3, #0
 8002852:	e9c7 2300 	strd	r2, r3, [r7]
    }

    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, motor_left_);
 8002856:	4b0e      	ldr	r3, [pc, #56]	; (8002890 <motor_set+0x124>)
 8002858:	681c      	ldr	r4, [r3, #0]
 800285a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800285e:	f7fe f9a3 	bl	8000ba8 <__aeabi_d2uiz>
 8002862:	4603      	mov	r3, r0
 8002864:	6363      	str	r3, [r4, #52]	; 0x34
    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2, motor_right_);
 8002866:	4b0a      	ldr	r3, [pc, #40]	; (8002890 <motor_set+0x124>)
 8002868:	681c      	ldr	r4, [r3, #0]
 800286a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800286e:	f7fe f99b 	bl	8000ba8 <__aeabi_d2uiz>
 8002872:	4603      	mov	r3, r0
 8002874:	63a3      	str	r3, [r4, #56]	; 0x38
}
 8002876:	bf00      	nop
 8002878:	3714      	adds	r7, #20
 800287a:	46bd      	mov	sp, r7
 800287c:	bd90      	pop	{r4, r7, pc}
 800287e:	bf00      	nop
 8002880:	40020c00 	.word	0x40020c00
 8002884:	40020800 	.word	0x40020800
 8002888:	408f4000 	.word	0x408f4000
 800288c:	200006bc 	.word	0x200006bc
 8002890:	200003c0 	.word	0x200003c0

08002894 <__io_putchar>:
#include "print.h"

PUTCHAR_PROTOTYPE
{
 8002894:	b580      	push	{r7, lr}
 8002896:	b082      	sub	sp, #8
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart6, (uint8_t*) &ch, 1, 0xFFFF);
 800289c:	1d39      	adds	r1, r7, #4
 800289e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80028a2:	2201      	movs	r2, #1
 80028a4:	4803      	ldr	r0, [pc, #12]	; (80028b4 <__io_putchar+0x20>)
 80028a6:	f005 f806 	bl	80078b6 <HAL_UART_Transmit>
	return ch;
 80028aa:	687b      	ldr	r3, [r7, #4]
}
 80028ac:	4618      	mov	r0, r3
 80028ae:	3708      	adds	r7, #8
 80028b0:	46bd      	mov	sp, r7
 80028b2:	bd80      	pop	{r7, pc}
 80028b4:	2000063c 	.word	0x2000063c

080028b8 <d_print>:

void d_print()
{
 80028b8:	b480      	push	{r7}
 80028ba:	af00      	add	r7, sp, #0
	// debug print
}
 80028bc:	bf00      	nop
 80028be:	46bd      	mov	sp, r7
 80028c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c4:	4770      	bx	lr
	...

080028c8 <sidesensor_read>:
#include "sidesensor.h"

unsigned char subsensbuf, marker, sidedeltacount, markerstate, rightmarkercount;

uint8_t sidesensor_read()
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b082      	sub	sp, #8
 80028cc:	af00      	add	r7, sp, #0
    uint8_t subsens;

    subsens = 0;
 80028ce:	2300      	movs	r3, #0
 80028d0:	71fb      	strb	r3, [r7, #7]
    subsens += !HAL_GPIO_ReadPin(SubSens1_GPIO_Port, SubSens1_Pin) ? 1 : 0;
 80028d2:	2104      	movs	r1, #4
 80028d4:	4810      	ldr	r0, [pc, #64]	; (8002918 <sidesensor_read+0x50>)
 80028d6:	f002 fd23 	bl	8005320 <HAL_GPIO_ReadPin>
 80028da:	4603      	mov	r3, r0
 80028dc:	2b00      	cmp	r3, #0
 80028de:	bf0c      	ite	eq
 80028e0:	2301      	moveq	r3, #1
 80028e2:	2300      	movne	r3, #0
 80028e4:	b2db      	uxtb	r3, r3
 80028e6:	b2da      	uxtb	r2, r3
 80028e8:	79fb      	ldrb	r3, [r7, #7]
 80028ea:	4413      	add	r3, r2
 80028ec:	71fb      	strb	r3, [r7, #7]
    subsens += !HAL_GPIO_ReadPin(SubSens2_GPIO_Port, SubSens2_Pin) ? 2 : 0;
 80028ee:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80028f2:	4809      	ldr	r0, [pc, #36]	; (8002918 <sidesensor_read+0x50>)
 80028f4:	f002 fd14 	bl	8005320 <HAL_GPIO_ReadPin>
 80028f8:	4603      	mov	r3, r0
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d101      	bne.n	8002902 <sidesensor_read+0x3a>
 80028fe:	2302      	movs	r3, #2
 8002900:	e000      	b.n	8002904 <sidesensor_read+0x3c>
 8002902:	2300      	movs	r3, #0
 8002904:	b2da      	uxtb	r2, r3
 8002906:	79fb      	ldrb	r3, [r7, #7]
 8002908:	4413      	add	r3, r2
 800290a:	71fb      	strb	r3, [r7, #7]

    return subsens;
 800290c:	79fb      	ldrb	r3, [r7, #7]
}
 800290e:	4618      	mov	r0, r3
 8002910:	3708      	adds	r7, #8
 8002912:	46bd      	mov	sp, r7
 8002914:	bd80      	pop	{r7, pc}
 8002916:	bf00      	nop
 8002918:	40020400 	.word	0x40020400

0800291c <sidesensor_start>:

void sidesensor_start()
{
 800291c:	b480      	push	{r7}
 800291e:	af00      	add	r7, sp, #0
    marker = 0;
 8002920:	4b09      	ldr	r3, [pc, #36]	; (8002948 <sidesensor_start+0x2c>)
 8002922:	2200      	movs	r2, #0
 8002924:	701a      	strb	r2, [r3, #0]
    subsensbuf = 0;
 8002926:	4b09      	ldr	r3, [pc, #36]	; (800294c <sidesensor_start+0x30>)
 8002928:	2200      	movs	r2, #0
 800292a:	701a      	strb	r2, [r3, #0]
    sidedeltacount = 0;
 800292c:	4b08      	ldr	r3, [pc, #32]	; (8002950 <sidesensor_start+0x34>)
 800292e:	2200      	movs	r2, #0
 8002930:	701a      	strb	r2, [r3, #0]
    markerstate = 0;
 8002932:	4b08      	ldr	r3, [pc, #32]	; (8002954 <sidesensor_start+0x38>)
 8002934:	2200      	movs	r2, #0
 8002936:	701a      	strb	r2, [r3, #0]
    rightmarkercount = 0;
 8002938:	4b07      	ldr	r3, [pc, #28]	; (8002958 <sidesensor_start+0x3c>)
 800293a:	2200      	movs	r2, #0
 800293c:	701a      	strb	r2, [r3, #0]
    // HAL_TIM_Base_Start_IT(&htim14);
}
 800293e:	bf00      	nop
 8002940:	46bd      	mov	sp, r7
 8002942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002946:	4770      	bx	lr
 8002948:	200006c0 	.word	0x200006c0
 800294c:	200006bd 	.word	0x200006bd
 8002950:	200006be 	.word	0x200006be
 8002954:	200006bf 	.word	0x200006bf
 8002958:	200006c1 	.word	0x200006c1

0800295c <sidesensor_stop>:

void sidesensor_stop()
{
 800295c:	b480      	push	{r7}
 800295e:	af00      	add	r7, sp, #0
	/* sidesensor_stop */
}
 8002960:	bf00      	nop
 8002962:	46bd      	mov	sp, r7
 8002964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002968:	4770      	bx	lr
	...

0800296c <sidesensor_right>:

void sidesensor_right()
{
 800296c:	b480      	push	{r7}
 800296e:	af00      	add	r7, sp, #0
    markerstate = 0b01;
 8002970:	4b08      	ldr	r3, [pc, #32]	; (8002994 <sidesensor_right+0x28>)
 8002972:	2201      	movs	r2, #1
 8002974:	701a      	strb	r2, [r3, #0]
    if(rightmarkercount == 1 - 1)
 8002976:	4b08      	ldr	r3, [pc, #32]	; (8002998 <sidesensor_right+0x2c>)
 8002978:	781b      	ldrb	r3, [r3, #0]
 800297a:	2b00      	cmp	r3, #0
    }
    else if(rightmarkercount == 2 - 1)
    {
        // stop
    }
    rightmarkercount++;
 800297c:	4b06      	ldr	r3, [pc, #24]	; (8002998 <sidesensor_right+0x2c>)
 800297e:	781b      	ldrb	r3, [r3, #0]
 8002980:	3301      	adds	r3, #1
 8002982:	b2da      	uxtb	r2, r3
 8002984:	4b04      	ldr	r3, [pc, #16]	; (8002998 <sidesensor_right+0x2c>)
 8002986:	701a      	strb	r2, [r3, #0]
}
 8002988:	bf00      	nop
 800298a:	46bd      	mov	sp, r7
 800298c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002990:	4770      	bx	lr
 8002992:	bf00      	nop
 8002994:	200006bf 	.word	0x200006bf
 8002998:	200006c1 	.word	0x200006c1

0800299c <sidesensor_left>:

void sidesensor_left()
{
 800299c:	b480      	push	{r7}
 800299e:	af00      	add	r7, sp, #0
    // curve
    markerstate = 0b10;
 80029a0:	4b03      	ldr	r3, [pc, #12]	; (80029b0 <sidesensor_left+0x14>)
 80029a2:	2202      	movs	r2, #2
 80029a4:	701a      	strb	r2, [r3, #0]
}
 80029a6:	bf00      	nop
 80029a8:	46bd      	mov	sp, r7
 80029aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ae:	4770      	bx	lr
 80029b0:	200006bf 	.word	0x200006bf

080029b4 <sidesensor_cross>:

void sidesensor_cross()
{
 80029b4:	b480      	push	{r7}
 80029b6:	af00      	add	r7, sp, #0
    // cross
    markerstate = 0b11;
 80029b8:	4b03      	ldr	r3, [pc, #12]	; (80029c8 <sidesensor_cross+0x14>)
 80029ba:	2203      	movs	r2, #3
 80029bc:	701a      	strb	r2, [r3, #0]
}
 80029be:	bf00      	nop
 80029c0:	46bd      	mov	sp, r7
 80029c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c6:	4770      	bx	lr
 80029c8:	200006bf 	.word	0x200006bf

080029cc <sidesensor_function>:

void sidesensor_function()
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b082      	sub	sp, #8
 80029d0:	af00      	add	r7, sp, #0
	unsigned char subsens;

	subsens = sidesensor_read();
 80029d2:	f7ff ff79 	bl	80028c8 <sidesensor_read>
 80029d6:	4603      	mov	r3, r0
 80029d8:	71fb      	strb	r3, [r7, #7]

	if(subsens != subsensbuf)
 80029da:	4b27      	ldr	r3, [pc, #156]	; (8002a78 <sidesensor_function+0xac>)
 80029dc:	781b      	ldrb	r3, [r3, #0]
 80029de:	79fa      	ldrb	r2, [r7, #7]
 80029e0:	429a      	cmp	r2, r3
 80029e2:	d044      	beq.n	8002a6e <sidesensor_function+0xa2>
	{
		subsensbuf = subsens;
 80029e4:	4a24      	ldr	r2, [pc, #144]	; (8002a78 <sidesensor_function+0xac>)
 80029e6:	79fb      	ldrb	r3, [r7, #7]
 80029e8:	7013      	strb	r3, [r2, #0]
		marker += subsens << (2 * sidedeltacount);
 80029ea:	79fa      	ldrb	r2, [r7, #7]
 80029ec:	4b23      	ldr	r3, [pc, #140]	; (8002a7c <sidesensor_function+0xb0>)
 80029ee:	781b      	ldrb	r3, [r3, #0]
 80029f0:	005b      	lsls	r3, r3, #1
 80029f2:	fa02 f303 	lsl.w	r3, r2, r3
 80029f6:	b2da      	uxtb	r2, r3
 80029f8:	4b21      	ldr	r3, [pc, #132]	; (8002a80 <sidesensor_function+0xb4>)
 80029fa:	781b      	ldrb	r3, [r3, #0]
 80029fc:	4413      	add	r3, r2
 80029fe:	b2da      	uxtb	r2, r3
 8002a00:	4b1f      	ldr	r3, [pc, #124]	; (8002a80 <sidesensor_function+0xb4>)
 8002a02:	701a      	strb	r2, [r3, #0]
		if(subsens == 0b00 && sidedeltacount != 0)
 8002a04:	79fb      	ldrb	r3, [r7, #7]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d12b      	bne.n	8002a62 <sidesensor_function+0x96>
 8002a0a:	4b1c      	ldr	r3, [pc, #112]	; (8002a7c <sidesensor_function+0xb0>)
 8002a0c:	781b      	ldrb	r3, [r3, #0]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d027      	beq.n	8002a62 <sidesensor_function+0x96>
		{
            unsigned char first, second;
			first = (marker & 0b0011);
 8002a12:	4b1b      	ldr	r3, [pc, #108]	; (8002a80 <sidesensor_function+0xb4>)
 8002a14:	781b      	ldrb	r3, [r3, #0]
 8002a16:	f003 0303 	and.w	r3, r3, #3
 8002a1a:	71bb      	strb	r3, [r7, #6]
			second = (marker & 0b1100) >> 2;
 8002a1c:	4b18      	ldr	r3, [pc, #96]	; (8002a80 <sidesensor_function+0xb4>)
 8002a1e:	781b      	ldrb	r3, [r3, #0]
 8002a20:	109b      	asrs	r3, r3, #2
 8002a22:	b2db      	uxtb	r3, r3
 8002a24:	f003 0303 	and.w	r3, r3, #3
 8002a28:	717b      	strb	r3, [r7, #5]
			if (second == 0b00)
 8002a2a:	797b      	ldrb	r3, [r7, #5]
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d10e      	bne.n	8002a4e <sidesensor_function+0x82>
			{
				if (first == 0b01)
 8002a30:	79bb      	ldrb	r3, [r7, #6]
 8002a32:	2b01      	cmp	r3, #1
 8002a34:	d102      	bne.n	8002a3c <sidesensor_function+0x70>
				{
					// right -> start / stop
                    sidesensor_right();
 8002a36:	f7ff ff99 	bl	800296c <sidesensor_right>
 8002a3a:	e00a      	b.n	8002a52 <sidesensor_function+0x86>
				}
				else if (first == 0b10)
 8002a3c:	79bb      	ldrb	r3, [r7, #6]
 8002a3e:	2b02      	cmp	r3, #2
 8002a40:	d102      	bne.n	8002a48 <sidesensor_function+0x7c>
				{
					// left -> curve
                    sidesensor_left();
 8002a42:	f7ff ffab 	bl	800299c <sidesensor_left>
 8002a46:	e004      	b.n	8002a52 <sidesensor_function+0x86>
				}
				else
				{
					// cross
                    sidesensor_cross();
 8002a48:	f7ff ffb4 	bl	80029b4 <sidesensor_cross>
 8002a4c:	e001      	b.n	8002a52 <sidesensor_function+0x86>
				}
			}
			else
			{
				// cross
                sidesensor_cross();
 8002a4e:	f7ff ffb1 	bl	80029b4 <sidesensor_cross>
			}
			sidedeltacount = 0;
 8002a52:	4b0a      	ldr	r3, [pc, #40]	; (8002a7c <sidesensor_function+0xb0>)
 8002a54:	2200      	movs	r2, #0
 8002a56:	701a      	strb	r2, [r3, #0]
			marker = 0;
 8002a58:	4b09      	ldr	r3, [pc, #36]	; (8002a80 <sidesensor_function+0xb4>)
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	701a      	strb	r2, [r3, #0]
		{
 8002a5e:	bf00      	nop
		else
		{
			sidedeltacount++;
		}
	}
}
 8002a60:	e005      	b.n	8002a6e <sidesensor_function+0xa2>
			sidedeltacount++;
 8002a62:	4b06      	ldr	r3, [pc, #24]	; (8002a7c <sidesensor_function+0xb0>)
 8002a64:	781b      	ldrb	r3, [r3, #0]
 8002a66:	3301      	adds	r3, #1
 8002a68:	b2da      	uxtb	r2, r3
 8002a6a:	4b04      	ldr	r3, [pc, #16]	; (8002a7c <sidesensor_function+0xb0>)
 8002a6c:	701a      	strb	r2, [r3, #0]
}
 8002a6e:	bf00      	nop
 8002a70:	3708      	adds	r7, #8
 8002a72:	46bd      	mov	sp, r7
 8002a74:	bd80      	pop	{r7, pc}
 8002a76:	bf00      	nop
 8002a78:	200006bd 	.word	0x200006bd
 8002a7c:	200006be 	.word	0x200006be
 8002a80:	200006c0 	.word	0x200006c0

08002a84 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b082      	sub	sp, #8
 8002a88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	607b      	str	r3, [r7, #4]
 8002a8e:	4b12      	ldr	r3, [pc, #72]	; (8002ad8 <HAL_MspInit+0x54>)
 8002a90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a92:	4a11      	ldr	r2, [pc, #68]	; (8002ad8 <HAL_MspInit+0x54>)
 8002a94:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a98:	6453      	str	r3, [r2, #68]	; 0x44
 8002a9a:	4b0f      	ldr	r3, [pc, #60]	; (8002ad8 <HAL_MspInit+0x54>)
 8002a9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a9e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002aa2:	607b      	str	r3, [r7, #4]
 8002aa4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	603b      	str	r3, [r7, #0]
 8002aaa:	4b0b      	ldr	r3, [pc, #44]	; (8002ad8 <HAL_MspInit+0x54>)
 8002aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aae:	4a0a      	ldr	r2, [pc, #40]	; (8002ad8 <HAL_MspInit+0x54>)
 8002ab0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ab4:	6413      	str	r3, [r2, #64]	; 0x40
 8002ab6:	4b08      	ldr	r3, [pc, #32]	; (8002ad8 <HAL_MspInit+0x54>)
 8002ab8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002abe:	603b      	str	r3, [r7, #0]
 8002ac0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 15, 0);
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	210f      	movs	r1, #15
 8002ac6:	f06f 0003 	mvn.w	r0, #3
 8002aca:	f001 fe76 	bl	80047ba <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002ace:	bf00      	nop
 8002ad0:	3708      	adds	r7, #8
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bd80      	pop	{r7, pc}
 8002ad6:	bf00      	nop
 8002ad8:	40023800 	.word	0x40023800

08002adc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b08c      	sub	sp, #48	; 0x30
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ae4:	f107 031c 	add.w	r3, r7, #28
 8002ae8:	2200      	movs	r2, #0
 8002aea:	601a      	str	r2, [r3, #0]
 8002aec:	605a      	str	r2, [r3, #4]
 8002aee:	609a      	str	r2, [r3, #8]
 8002af0:	60da      	str	r2, [r3, #12]
 8002af2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	4a49      	ldr	r2, [pc, #292]	; (8002c20 <HAL_ADC_MspInit+0x144>)
 8002afa:	4293      	cmp	r3, r2
 8002afc:	f040 808c 	bne.w	8002c18 <HAL_ADC_MspInit+0x13c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002b00:	2300      	movs	r3, #0
 8002b02:	61bb      	str	r3, [r7, #24]
 8002b04:	4b47      	ldr	r3, [pc, #284]	; (8002c24 <HAL_ADC_MspInit+0x148>)
 8002b06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b08:	4a46      	ldr	r2, [pc, #280]	; (8002c24 <HAL_ADC_MspInit+0x148>)
 8002b0a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b0e:	6453      	str	r3, [r2, #68]	; 0x44
 8002b10:	4b44      	ldr	r3, [pc, #272]	; (8002c24 <HAL_ADC_MspInit+0x148>)
 8002b12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b18:	61bb      	str	r3, [r7, #24]
 8002b1a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	617b      	str	r3, [r7, #20]
 8002b20:	4b40      	ldr	r3, [pc, #256]	; (8002c24 <HAL_ADC_MspInit+0x148>)
 8002b22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b24:	4a3f      	ldr	r2, [pc, #252]	; (8002c24 <HAL_ADC_MspInit+0x148>)
 8002b26:	f043 0304 	orr.w	r3, r3, #4
 8002b2a:	6313      	str	r3, [r2, #48]	; 0x30
 8002b2c:	4b3d      	ldr	r3, [pc, #244]	; (8002c24 <HAL_ADC_MspInit+0x148>)
 8002b2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b30:	f003 0304 	and.w	r3, r3, #4
 8002b34:	617b      	str	r3, [r7, #20]
 8002b36:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b38:	2300      	movs	r3, #0
 8002b3a:	613b      	str	r3, [r7, #16]
 8002b3c:	4b39      	ldr	r3, [pc, #228]	; (8002c24 <HAL_ADC_MspInit+0x148>)
 8002b3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b40:	4a38      	ldr	r2, [pc, #224]	; (8002c24 <HAL_ADC_MspInit+0x148>)
 8002b42:	f043 0301 	orr.w	r3, r3, #1
 8002b46:	6313      	str	r3, [r2, #48]	; 0x30
 8002b48:	4b36      	ldr	r3, [pc, #216]	; (8002c24 <HAL_ADC_MspInit+0x148>)
 8002b4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b4c:	f003 0301 	and.w	r3, r3, #1
 8002b50:	613b      	str	r3, [r7, #16]
 8002b52:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b54:	2300      	movs	r3, #0
 8002b56:	60fb      	str	r3, [r7, #12]
 8002b58:	4b32      	ldr	r3, [pc, #200]	; (8002c24 <HAL_ADC_MspInit+0x148>)
 8002b5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b5c:	4a31      	ldr	r2, [pc, #196]	; (8002c24 <HAL_ADC_MspInit+0x148>)
 8002b5e:	f043 0302 	orr.w	r3, r3, #2
 8002b62:	6313      	str	r3, [r2, #48]	; 0x30
 8002b64:	4b2f      	ldr	r3, [pc, #188]	; (8002c24 <HAL_ADC_MspInit+0x148>)
 8002b66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b68:	f003 0302 	and.w	r3, r3, #2
 8002b6c:	60fb      	str	r3, [r7, #12]
 8002b6e:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8002b70:	233f      	movs	r3, #63	; 0x3f
 8002b72:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002b74:	2303      	movs	r3, #3
 8002b76:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b78:	2300      	movs	r3, #0
 8002b7a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b7c:	f107 031c 	add.w	r3, r7, #28
 8002b80:	4619      	mov	r1, r3
 8002b82:	4829      	ldr	r0, [pc, #164]	; (8002c28 <HAL_ADC_MspInit+0x14c>)
 8002b84:	f002 fa30 	bl	8004fe8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8002b88:	23ff      	movs	r3, #255	; 0xff
 8002b8a:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002b8c:	2303      	movs	r3, #3
 8002b8e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b90:	2300      	movs	r3, #0
 8002b92:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b94:	f107 031c 	add.w	r3, r7, #28
 8002b98:	4619      	mov	r1, r3
 8002b9a:	4824      	ldr	r0, [pc, #144]	; (8002c2c <HAL_ADC_MspInit+0x150>)
 8002b9c:	f002 fa24 	bl	8004fe8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002ba0:	2303      	movs	r3, #3
 8002ba2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002ba4:	2303      	movs	r3, #3
 8002ba6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ba8:	2300      	movs	r3, #0
 8002baa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bac:	f107 031c 	add.w	r3, r7, #28
 8002bb0:	4619      	mov	r1, r3
 8002bb2:	481f      	ldr	r0, [pc, #124]	; (8002c30 <HAL_ADC_MspInit+0x154>)
 8002bb4:	f002 fa18 	bl	8004fe8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8002bb8:	4b1e      	ldr	r3, [pc, #120]	; (8002c34 <HAL_ADC_MspInit+0x158>)
 8002bba:	4a1f      	ldr	r2, [pc, #124]	; (8002c38 <HAL_ADC_MspInit+0x15c>)
 8002bbc:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8002bbe:	4b1d      	ldr	r3, [pc, #116]	; (8002c34 <HAL_ADC_MspInit+0x158>)
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002bc4:	4b1b      	ldr	r3, [pc, #108]	; (8002c34 <HAL_ADC_MspInit+0x158>)
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002bca:	4b1a      	ldr	r3, [pc, #104]	; (8002c34 <HAL_ADC_MspInit+0x158>)
 8002bcc:	2200      	movs	r2, #0
 8002bce:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002bd0:	4b18      	ldr	r3, [pc, #96]	; (8002c34 <HAL_ADC_MspInit+0x158>)
 8002bd2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002bd6:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002bd8:	4b16      	ldr	r3, [pc, #88]	; (8002c34 <HAL_ADC_MspInit+0x158>)
 8002bda:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002bde:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002be0:	4b14      	ldr	r3, [pc, #80]	; (8002c34 <HAL_ADC_MspInit+0x158>)
 8002be2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002be6:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002be8:	4b12      	ldr	r3, [pc, #72]	; (8002c34 <HAL_ADC_MspInit+0x158>)
 8002bea:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002bee:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002bf0:	4b10      	ldr	r3, [pc, #64]	; (8002c34 <HAL_ADC_MspInit+0x158>)
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002bf6:	4b0f      	ldr	r3, [pc, #60]	; (8002c34 <HAL_ADC_MspInit+0x158>)
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002bfc:	480d      	ldr	r0, [pc, #52]	; (8002c34 <HAL_ADC_MspInit+0x158>)
 8002bfe:	f001 fe13 	bl	8004828 <HAL_DMA_Init>
 8002c02:	4603      	mov	r3, r0
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d001      	beq.n	8002c0c <HAL_ADC_MspInit+0x130>
    {
      Error_Handler();
 8002c08:	f7ff fd5e 	bl	80026c8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	4a09      	ldr	r2, [pc, #36]	; (8002c34 <HAL_ADC_MspInit+0x158>)
 8002c10:	639a      	str	r2, [r3, #56]	; 0x38
 8002c12:	4a08      	ldr	r2, [pc, #32]	; (8002c34 <HAL_ADC_MspInit+0x158>)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002c18:	bf00      	nop
 8002c1a:	3730      	adds	r7, #48	; 0x30
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	bd80      	pop	{r7, pc}
 8002c20:	40012000 	.word	0x40012000
 8002c24:	40023800 	.word	0x40023800
 8002c28:	40020800 	.word	0x40020800
 8002c2c:	40020000 	.word	0x40020000
 8002c30:	40020400 	.word	0x40020400
 8002c34:	2000055c 	.word	0x2000055c
 8002c38:	40026410 	.word	0x40026410

08002c3c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b08a      	sub	sp, #40	; 0x28
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c44:	f107 0314 	add.w	r3, r7, #20
 8002c48:	2200      	movs	r2, #0
 8002c4a:	601a      	str	r2, [r3, #0]
 8002c4c:	605a      	str	r2, [r3, #4]
 8002c4e:	609a      	str	r2, [r3, #8]
 8002c50:	60da      	str	r2, [r3, #12]
 8002c52:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	4a19      	ldr	r2, [pc, #100]	; (8002cc0 <HAL_I2C_MspInit+0x84>)
 8002c5a:	4293      	cmp	r3, r2
 8002c5c:	d12c      	bne.n	8002cb8 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c5e:	2300      	movs	r3, #0
 8002c60:	613b      	str	r3, [r7, #16]
 8002c62:	4b18      	ldr	r3, [pc, #96]	; (8002cc4 <HAL_I2C_MspInit+0x88>)
 8002c64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c66:	4a17      	ldr	r2, [pc, #92]	; (8002cc4 <HAL_I2C_MspInit+0x88>)
 8002c68:	f043 0302 	orr.w	r3, r3, #2
 8002c6c:	6313      	str	r3, [r2, #48]	; 0x30
 8002c6e:	4b15      	ldr	r3, [pc, #84]	; (8002cc4 <HAL_I2C_MspInit+0x88>)
 8002c70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c72:	f003 0302 	and.w	r3, r3, #2
 8002c76:	613b      	str	r3, [r7, #16]
 8002c78:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002c7a:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002c7e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002c80:	2312      	movs	r3, #18
 8002c82:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002c84:	2301      	movs	r3, #1
 8002c86:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c88:	2303      	movs	r3, #3
 8002c8a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002c8c:	2304      	movs	r3, #4
 8002c8e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c90:	f107 0314 	add.w	r3, r7, #20
 8002c94:	4619      	mov	r1, r3
 8002c96:	480c      	ldr	r0, [pc, #48]	; (8002cc8 <HAL_I2C_MspInit+0x8c>)
 8002c98:	f002 f9a6 	bl	8004fe8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	60fb      	str	r3, [r7, #12]
 8002ca0:	4b08      	ldr	r3, [pc, #32]	; (8002cc4 <HAL_I2C_MspInit+0x88>)
 8002ca2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ca4:	4a07      	ldr	r2, [pc, #28]	; (8002cc4 <HAL_I2C_MspInit+0x88>)
 8002ca6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002caa:	6413      	str	r3, [r2, #64]	; 0x40
 8002cac:	4b05      	ldr	r3, [pc, #20]	; (8002cc4 <HAL_I2C_MspInit+0x88>)
 8002cae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cb0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002cb4:	60fb      	str	r3, [r7, #12]
 8002cb6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002cb8:	bf00      	nop
 8002cba:	3728      	adds	r7, #40	; 0x28
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bd80      	pop	{r7, pc}
 8002cc0:	40005400 	.word	0x40005400
 8002cc4:	40023800 	.word	0x40023800
 8002cc8:	40020400 	.word	0x40020400

08002ccc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	b08a      	sub	sp, #40	; 0x28
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cd4:	f107 0314 	add.w	r3, r7, #20
 8002cd8:	2200      	movs	r2, #0
 8002cda:	601a      	str	r2, [r3, #0]
 8002cdc:	605a      	str	r2, [r3, #4]
 8002cde:	609a      	str	r2, [r3, #8]
 8002ce0:	60da      	str	r2, [r3, #12]
 8002ce2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	4a19      	ldr	r2, [pc, #100]	; (8002d50 <HAL_SPI_MspInit+0x84>)
 8002cea:	4293      	cmp	r3, r2
 8002cec:	d12c      	bne.n	8002d48 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002cee:	2300      	movs	r3, #0
 8002cf0:	613b      	str	r3, [r7, #16]
 8002cf2:	4b18      	ldr	r3, [pc, #96]	; (8002d54 <HAL_SPI_MspInit+0x88>)
 8002cf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cf6:	4a17      	ldr	r2, [pc, #92]	; (8002d54 <HAL_SPI_MspInit+0x88>)
 8002cf8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002cfc:	6413      	str	r3, [r2, #64]	; 0x40
 8002cfe:	4b15      	ldr	r3, [pc, #84]	; (8002d54 <HAL_SPI_MspInit+0x88>)
 8002d00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d02:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002d06:	613b      	str	r3, [r7, #16]
 8002d08:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	60fb      	str	r3, [r7, #12]
 8002d0e:	4b11      	ldr	r3, [pc, #68]	; (8002d54 <HAL_SPI_MspInit+0x88>)
 8002d10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d12:	4a10      	ldr	r2, [pc, #64]	; (8002d54 <HAL_SPI_MspInit+0x88>)
 8002d14:	f043 0302 	orr.w	r3, r3, #2
 8002d18:	6313      	str	r3, [r2, #48]	; 0x30
 8002d1a:	4b0e      	ldr	r3, [pc, #56]	; (8002d54 <HAL_SPI_MspInit+0x88>)
 8002d1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d1e:	f003 0302 	and.w	r3, r3, #2
 8002d22:	60fb      	str	r3, [r7, #12]
 8002d24:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB10     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15;
 8002d26:	f44f 4344 	mov.w	r3, #50176	; 0xc400
 8002d2a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d2c:	2302      	movs	r3, #2
 8002d2e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d30:	2300      	movs	r3, #0
 8002d32:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d34:	2303      	movs	r3, #3
 8002d36:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002d38:	2305      	movs	r3, #5
 8002d3a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d3c:	f107 0314 	add.w	r3, r7, #20
 8002d40:	4619      	mov	r1, r3
 8002d42:	4805      	ldr	r0, [pc, #20]	; (8002d58 <HAL_SPI_MspInit+0x8c>)
 8002d44:	f002 f950 	bl	8004fe8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002d48:	bf00      	nop
 8002d4a:	3728      	adds	r7, #40	; 0x28
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	bd80      	pop	{r7, pc}
 8002d50:	40003800 	.word	0x40003800
 8002d54:	40023800 	.word	0x40023800
 8002d58:	40020400 	.word	0x40020400

08002d5c <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b08c      	sub	sp, #48	; 0x30
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d64:	f107 031c 	add.w	r3, r7, #28
 8002d68:	2200      	movs	r2, #0
 8002d6a:	601a      	str	r2, [r3, #0]
 8002d6c:	605a      	str	r2, [r3, #4]
 8002d6e:	609a      	str	r2, [r3, #8]
 8002d70:	60da      	str	r2, [r3, #12]
 8002d72:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4a3a      	ldr	r2, [pc, #232]	; (8002e64 <HAL_TIM_Encoder_MspInit+0x108>)
 8002d7a:	4293      	cmp	r3, r2
 8002d7c:	d13d      	bne.n	8002dfa <HAL_TIM_Encoder_MspInit+0x9e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002d7e:	2300      	movs	r3, #0
 8002d80:	61bb      	str	r3, [r7, #24]
 8002d82:	4b39      	ldr	r3, [pc, #228]	; (8002e68 <HAL_TIM_Encoder_MspInit+0x10c>)
 8002d84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d86:	4a38      	ldr	r2, [pc, #224]	; (8002e68 <HAL_TIM_Encoder_MspInit+0x10c>)
 8002d88:	f043 0301 	orr.w	r3, r3, #1
 8002d8c:	6453      	str	r3, [r2, #68]	; 0x44
 8002d8e:	4b36      	ldr	r3, [pc, #216]	; (8002e68 <HAL_TIM_Encoder_MspInit+0x10c>)
 8002d90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d92:	f003 0301 	and.w	r3, r3, #1
 8002d96:	61bb      	str	r3, [r7, #24]
 8002d98:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	617b      	str	r3, [r7, #20]
 8002d9e:	4b32      	ldr	r3, [pc, #200]	; (8002e68 <HAL_TIM_Encoder_MspInit+0x10c>)
 8002da0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002da2:	4a31      	ldr	r2, [pc, #196]	; (8002e68 <HAL_TIM_Encoder_MspInit+0x10c>)
 8002da4:	f043 0301 	orr.w	r3, r3, #1
 8002da8:	6313      	str	r3, [r2, #48]	; 0x30
 8002daa:	4b2f      	ldr	r3, [pc, #188]	; (8002e68 <HAL_TIM_Encoder_MspInit+0x10c>)
 8002dac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dae:	f003 0301 	and.w	r3, r3, #1
 8002db2:	617b      	str	r3, [r7, #20]
 8002db4:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = Encoder1_A_Pin|Encoder1_B_Pin;
 8002db6:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002dba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dbc:	2302      	movs	r3, #2
 8002dbe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002dc8:	2301      	movs	r3, #1
 8002dca:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002dcc:	f107 031c 	add.w	r3, r7, #28
 8002dd0:	4619      	mov	r1, r3
 8002dd2:	4826      	ldr	r0, [pc, #152]	; (8002e6c <HAL_TIM_Encoder_MspInit+0x110>)
 8002dd4:	f002 f908 	bl	8004fe8 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8002dd8:	2200      	movs	r2, #0
 8002dda:	2100      	movs	r1, #0
 8002ddc:	2019      	movs	r0, #25
 8002dde:	f001 fcec 	bl	80047ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002de2:	2019      	movs	r0, #25
 8002de4:	f001 fd05 	bl	80047f2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8002de8:	2200      	movs	r2, #0
 8002dea:	2100      	movs	r1, #0
 8002dec:	201a      	movs	r0, #26
 8002dee:	f001 fce4 	bl	80047ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8002df2:	201a      	movs	r0, #26
 8002df4:	f001 fcfd 	bl	80047f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002df8:	e030      	b.n	8002e5c <HAL_TIM_Encoder_MspInit+0x100>
  else if(htim_encoder->Instance==TIM3)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	4a1c      	ldr	r2, [pc, #112]	; (8002e70 <HAL_TIM_Encoder_MspInit+0x114>)
 8002e00:	4293      	cmp	r3, r2
 8002e02:	d12b      	bne.n	8002e5c <HAL_TIM_Encoder_MspInit+0x100>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002e04:	2300      	movs	r3, #0
 8002e06:	613b      	str	r3, [r7, #16]
 8002e08:	4b17      	ldr	r3, [pc, #92]	; (8002e68 <HAL_TIM_Encoder_MspInit+0x10c>)
 8002e0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e0c:	4a16      	ldr	r2, [pc, #88]	; (8002e68 <HAL_TIM_Encoder_MspInit+0x10c>)
 8002e0e:	f043 0302 	orr.w	r3, r3, #2
 8002e12:	6413      	str	r3, [r2, #64]	; 0x40
 8002e14:	4b14      	ldr	r3, [pc, #80]	; (8002e68 <HAL_TIM_Encoder_MspInit+0x10c>)
 8002e16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e18:	f003 0302 	and.w	r3, r3, #2
 8002e1c:	613b      	str	r3, [r7, #16]
 8002e1e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e20:	2300      	movs	r3, #0
 8002e22:	60fb      	str	r3, [r7, #12]
 8002e24:	4b10      	ldr	r3, [pc, #64]	; (8002e68 <HAL_TIM_Encoder_MspInit+0x10c>)
 8002e26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e28:	4a0f      	ldr	r2, [pc, #60]	; (8002e68 <HAL_TIM_Encoder_MspInit+0x10c>)
 8002e2a:	f043 0302 	orr.w	r3, r3, #2
 8002e2e:	6313      	str	r3, [r2, #48]	; 0x30
 8002e30:	4b0d      	ldr	r3, [pc, #52]	; (8002e68 <HAL_TIM_Encoder_MspInit+0x10c>)
 8002e32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e34:	f003 0302 	and.w	r3, r3, #2
 8002e38:	60fb      	str	r3, [r7, #12]
 8002e3a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Encoder2_A_Pin|Encoder2_B_Pin;
 8002e3c:	2330      	movs	r3, #48	; 0x30
 8002e3e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e40:	2302      	movs	r3, #2
 8002e42:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e44:	2300      	movs	r3, #0
 8002e46:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e48:	2300      	movs	r3, #0
 8002e4a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002e4c:	2302      	movs	r3, #2
 8002e4e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e50:	f107 031c 	add.w	r3, r7, #28
 8002e54:	4619      	mov	r1, r3
 8002e56:	4807      	ldr	r0, [pc, #28]	; (8002e74 <HAL_TIM_Encoder_MspInit+0x118>)
 8002e58:	f002 f8c6 	bl	8004fe8 <HAL_GPIO_Init>
}
 8002e5c:	bf00      	nop
 8002e5e:	3730      	adds	r7, #48	; 0x30
 8002e60:	46bd      	mov	sp, r7
 8002e62:	bd80      	pop	{r7, pc}
 8002e64:	40010000 	.word	0x40010000
 8002e68:	40023800 	.word	0x40023800
 8002e6c:	40020000 	.word	0x40020000
 8002e70:	40000400 	.word	0x40000400
 8002e74:	40020400 	.word	0x40020400

08002e78 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002e78:	b480      	push	{r7}
 8002e7a:	b085      	sub	sp, #20
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM4)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	4a0b      	ldr	r2, [pc, #44]	; (8002eb4 <HAL_TIM_PWM_MspInit+0x3c>)
 8002e86:	4293      	cmp	r3, r2
 8002e88:	d10d      	bne.n	8002ea6 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	60fb      	str	r3, [r7, #12]
 8002e8e:	4b0a      	ldr	r3, [pc, #40]	; (8002eb8 <HAL_TIM_PWM_MspInit+0x40>)
 8002e90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e92:	4a09      	ldr	r2, [pc, #36]	; (8002eb8 <HAL_TIM_PWM_MspInit+0x40>)
 8002e94:	f043 0304 	orr.w	r3, r3, #4
 8002e98:	6413      	str	r3, [r2, #64]	; 0x40
 8002e9a:	4b07      	ldr	r3, [pc, #28]	; (8002eb8 <HAL_TIM_PWM_MspInit+0x40>)
 8002e9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e9e:	f003 0304 	and.w	r3, r3, #4
 8002ea2:	60fb      	str	r3, [r7, #12]
 8002ea4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002ea6:	bf00      	nop
 8002ea8:	3714      	adds	r7, #20
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb0:	4770      	bx	lr
 8002eb2:	bf00      	nop
 8002eb4:	40000800 	.word	0x40000800
 8002eb8:	40023800 	.word	0x40023800

08002ebc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b086      	sub	sp, #24
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	4a34      	ldr	r2, [pc, #208]	; (8002f9c <HAL_TIM_Base_MspInit+0xe0>)
 8002eca:	4293      	cmp	r3, r2
 8002ecc:	d116      	bne.n	8002efc <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002ece:	2300      	movs	r3, #0
 8002ed0:	617b      	str	r3, [r7, #20]
 8002ed2:	4b33      	ldr	r3, [pc, #204]	; (8002fa0 <HAL_TIM_Base_MspInit+0xe4>)
 8002ed4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ed6:	4a32      	ldr	r2, [pc, #200]	; (8002fa0 <HAL_TIM_Base_MspInit+0xe4>)
 8002ed8:	f043 0310 	orr.w	r3, r3, #16
 8002edc:	6413      	str	r3, [r2, #64]	; 0x40
 8002ede:	4b30      	ldr	r3, [pc, #192]	; (8002fa0 <HAL_TIM_Base_MspInit+0xe4>)
 8002ee0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ee2:	f003 0310 	and.w	r3, r3, #16
 8002ee6:	617b      	str	r3, [r7, #20]
 8002ee8:	697b      	ldr	r3, [r7, #20]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002eea:	2200      	movs	r2, #0
 8002eec:	2100      	movs	r1, #0
 8002eee:	2036      	movs	r0, #54	; 0x36
 8002ef0:	f001 fc63 	bl	80047ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002ef4:	2036      	movs	r0, #54	; 0x36
 8002ef6:	f001 fc7c 	bl	80047f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 8002efa:	e04a      	b.n	8002f92 <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM10)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	4a28      	ldr	r2, [pc, #160]	; (8002fa4 <HAL_TIM_Base_MspInit+0xe8>)
 8002f02:	4293      	cmp	r3, r2
 8002f04:	d116      	bne.n	8002f34 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8002f06:	2300      	movs	r3, #0
 8002f08:	613b      	str	r3, [r7, #16]
 8002f0a:	4b25      	ldr	r3, [pc, #148]	; (8002fa0 <HAL_TIM_Base_MspInit+0xe4>)
 8002f0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f0e:	4a24      	ldr	r2, [pc, #144]	; (8002fa0 <HAL_TIM_Base_MspInit+0xe4>)
 8002f10:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002f14:	6453      	str	r3, [r2, #68]	; 0x44
 8002f16:	4b22      	ldr	r3, [pc, #136]	; (8002fa0 <HAL_TIM_Base_MspInit+0xe4>)
 8002f18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f1e:	613b      	str	r3, [r7, #16]
 8002f20:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8002f22:	2200      	movs	r2, #0
 8002f24:	2100      	movs	r1, #0
 8002f26:	2019      	movs	r0, #25
 8002f28:	f001 fc47 	bl	80047ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002f2c:	2019      	movs	r0, #25
 8002f2e:	f001 fc60 	bl	80047f2 <HAL_NVIC_EnableIRQ>
}
 8002f32:	e02e      	b.n	8002f92 <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM11)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	4a1b      	ldr	r2, [pc, #108]	; (8002fa8 <HAL_TIM_Base_MspInit+0xec>)
 8002f3a:	4293      	cmp	r3, r2
 8002f3c:	d116      	bne.n	8002f6c <HAL_TIM_Base_MspInit+0xb0>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8002f3e:	2300      	movs	r3, #0
 8002f40:	60fb      	str	r3, [r7, #12]
 8002f42:	4b17      	ldr	r3, [pc, #92]	; (8002fa0 <HAL_TIM_Base_MspInit+0xe4>)
 8002f44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f46:	4a16      	ldr	r2, [pc, #88]	; (8002fa0 <HAL_TIM_Base_MspInit+0xe4>)
 8002f48:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002f4c:	6453      	str	r3, [r2, #68]	; 0x44
 8002f4e:	4b14      	ldr	r3, [pc, #80]	; (8002fa0 <HAL_TIM_Base_MspInit+0xe4>)
 8002f50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f52:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002f56:	60fb      	str	r3, [r7, #12]
 8002f58:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	2100      	movs	r1, #0
 8002f5e:	201a      	movs	r0, #26
 8002f60:	f001 fc2b 	bl	80047ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8002f64:	201a      	movs	r0, #26
 8002f66:	f001 fc44 	bl	80047f2 <HAL_NVIC_EnableIRQ>
}
 8002f6a:	e012      	b.n	8002f92 <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM14)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	4a0e      	ldr	r2, [pc, #56]	; (8002fac <HAL_TIM_Base_MspInit+0xf0>)
 8002f72:	4293      	cmp	r3, r2
 8002f74:	d10d      	bne.n	8002f92 <HAL_TIM_Base_MspInit+0xd6>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8002f76:	2300      	movs	r3, #0
 8002f78:	60bb      	str	r3, [r7, #8]
 8002f7a:	4b09      	ldr	r3, [pc, #36]	; (8002fa0 <HAL_TIM_Base_MspInit+0xe4>)
 8002f7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f7e:	4a08      	ldr	r2, [pc, #32]	; (8002fa0 <HAL_TIM_Base_MspInit+0xe4>)
 8002f80:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f84:	6413      	str	r3, [r2, #64]	; 0x40
 8002f86:	4b06      	ldr	r3, [pc, #24]	; (8002fa0 <HAL_TIM_Base_MspInit+0xe4>)
 8002f88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f8e:	60bb      	str	r3, [r7, #8]
 8002f90:	68bb      	ldr	r3, [r7, #8]
}
 8002f92:	bf00      	nop
 8002f94:	3718      	adds	r7, #24
 8002f96:	46bd      	mov	sp, r7
 8002f98:	bd80      	pop	{r7, pc}
 8002f9a:	bf00      	nop
 8002f9c:	40001000 	.word	0x40001000
 8002fa0:	40023800 	.word	0x40023800
 8002fa4:	40014400 	.word	0x40014400
 8002fa8:	40014800 	.word	0x40014800
 8002fac:	40002000 	.word	0x40002000

08002fb0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b088      	sub	sp, #32
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fb8:	f107 030c 	add.w	r3, r7, #12
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	601a      	str	r2, [r3, #0]
 8002fc0:	605a      	str	r2, [r3, #4]
 8002fc2:	609a      	str	r2, [r3, #8]
 8002fc4:	60da      	str	r2, [r3, #12]
 8002fc6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	4a12      	ldr	r2, [pc, #72]	; (8003018 <HAL_TIM_MspPostInit+0x68>)
 8002fce:	4293      	cmp	r3, r2
 8002fd0:	d11d      	bne.n	800300e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	60bb      	str	r3, [r7, #8]
 8002fd6:	4b11      	ldr	r3, [pc, #68]	; (800301c <HAL_TIM_MspPostInit+0x6c>)
 8002fd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fda:	4a10      	ldr	r2, [pc, #64]	; (800301c <HAL_TIM_MspPostInit+0x6c>)
 8002fdc:	f043 0302 	orr.w	r3, r3, #2
 8002fe0:	6313      	str	r3, [r2, #48]	; 0x30
 8002fe2:	4b0e      	ldr	r3, [pc, #56]	; (800301c <HAL_TIM_MspPostInit+0x6c>)
 8002fe4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fe6:	f003 0302 	and.w	r3, r3, #2
 8002fea:	60bb      	str	r3, [r7, #8]
 8002fec:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    PB7     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = DRV1_EN_Pin|DRV2_EN_Pin;
 8002fee:	23c0      	movs	r3, #192	; 0xc0
 8002ff0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ff2:	2302      	movs	r3, #2
 8002ff4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002ffe:	2302      	movs	r3, #2
 8003000:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003002:	f107 030c 	add.w	r3, r7, #12
 8003006:	4619      	mov	r1, r3
 8003008:	4805      	ldr	r0, [pc, #20]	; (8003020 <HAL_TIM_MspPostInit+0x70>)
 800300a:	f001 ffed 	bl	8004fe8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800300e:	bf00      	nop
 8003010:	3720      	adds	r7, #32
 8003012:	46bd      	mov	sp, r7
 8003014:	bd80      	pop	{r7, pc}
 8003016:	bf00      	nop
 8003018:	40000800 	.word	0x40000800
 800301c:	40023800 	.word	0x40023800
 8003020:	40020400 	.word	0x40020400

08003024 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b08a      	sub	sp, #40	; 0x28
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800302c:	f107 0314 	add.w	r3, r7, #20
 8003030:	2200      	movs	r2, #0
 8003032:	601a      	str	r2, [r3, #0]
 8003034:	605a      	str	r2, [r3, #4]
 8003036:	609a      	str	r2, [r3, #8]
 8003038:	60da      	str	r2, [r3, #12]
 800303a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	4a19      	ldr	r2, [pc, #100]	; (80030a8 <HAL_UART_MspInit+0x84>)
 8003042:	4293      	cmp	r3, r2
 8003044:	d12b      	bne.n	800309e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8003046:	2300      	movs	r3, #0
 8003048:	613b      	str	r3, [r7, #16]
 800304a:	4b18      	ldr	r3, [pc, #96]	; (80030ac <HAL_UART_MspInit+0x88>)
 800304c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800304e:	4a17      	ldr	r2, [pc, #92]	; (80030ac <HAL_UART_MspInit+0x88>)
 8003050:	f043 0320 	orr.w	r3, r3, #32
 8003054:	6453      	str	r3, [r2, #68]	; 0x44
 8003056:	4b15      	ldr	r3, [pc, #84]	; (80030ac <HAL_UART_MspInit+0x88>)
 8003058:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800305a:	f003 0320 	and.w	r3, r3, #32
 800305e:	613b      	str	r3, [r7, #16]
 8003060:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003062:	2300      	movs	r3, #0
 8003064:	60fb      	str	r3, [r7, #12]
 8003066:	4b11      	ldr	r3, [pc, #68]	; (80030ac <HAL_UART_MspInit+0x88>)
 8003068:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800306a:	4a10      	ldr	r2, [pc, #64]	; (80030ac <HAL_UART_MspInit+0x88>)
 800306c:	f043 0304 	orr.w	r3, r3, #4
 8003070:	6313      	str	r3, [r2, #48]	; 0x30
 8003072:	4b0e      	ldr	r3, [pc, #56]	; (80030ac <HAL_UART_MspInit+0x88>)
 8003074:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003076:	f003 0304 	and.w	r3, r3, #4
 800307a:	60fb      	str	r3, [r7, #12]
 800307c:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800307e:	23c0      	movs	r3, #192	; 0xc0
 8003080:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003082:	2302      	movs	r3, #2
 8003084:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003086:	2300      	movs	r3, #0
 8003088:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800308a:	2303      	movs	r3, #3
 800308c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800308e:	2308      	movs	r3, #8
 8003090:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003092:	f107 0314 	add.w	r3, r7, #20
 8003096:	4619      	mov	r1, r3
 8003098:	4805      	ldr	r0, [pc, #20]	; (80030b0 <HAL_UART_MspInit+0x8c>)
 800309a:	f001 ffa5 	bl	8004fe8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 800309e:	bf00      	nop
 80030a0:	3728      	adds	r7, #40	; 0x28
 80030a2:	46bd      	mov	sp, r7
 80030a4:	bd80      	pop	{r7, pc}
 80030a6:	bf00      	nop
 80030a8:	40011400 	.word	0x40011400
 80030ac:	40023800 	.word	0x40023800
 80030b0:	40020800 	.word	0x40020800

080030b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80030b4:	b480      	push	{r7}
 80030b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80030b8:	e7fe      	b.n	80030b8 <NMI_Handler+0x4>

080030ba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80030ba:	b480      	push	{r7}
 80030bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80030be:	e7fe      	b.n	80030be <HardFault_Handler+0x4>

080030c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80030c0:	b480      	push	{r7}
 80030c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80030c4:	e7fe      	b.n	80030c4 <MemManage_Handler+0x4>

080030c6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80030c6:	b480      	push	{r7}
 80030c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80030ca:	e7fe      	b.n	80030ca <BusFault_Handler+0x4>

080030cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80030cc:	b480      	push	{r7}
 80030ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80030d0:	e7fe      	b.n	80030d0 <UsageFault_Handler+0x4>

080030d2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80030d2:	b480      	push	{r7}
 80030d4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80030d6:	bf00      	nop
 80030d8:	46bd      	mov	sp, r7
 80030da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030de:	4770      	bx	lr

080030e0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80030e0:	b480      	push	{r7}
 80030e2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80030e4:	bf00      	nop
 80030e6:	46bd      	mov	sp, r7
 80030e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ec:	4770      	bx	lr

080030ee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80030ee:	b480      	push	{r7}
 80030f0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80030f2:	bf00      	nop
 80030f4:	46bd      	mov	sp, r7
 80030f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fa:	4770      	bx	lr

080030fc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003100:	f000 fe08 	bl	8003d14 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003104:	bf00      	nop
 8003106:	bd80      	pop	{r7, pc}

08003108 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800310c:	4803      	ldr	r0, [pc, #12]	; (800311c <TIM1_UP_TIM10_IRQHandler+0x14>)
 800310e:	f003 fe89 	bl	8006e24 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim10);
 8003112:	4803      	ldr	r0, [pc, #12]	; (8003120 <TIM1_UP_TIM10_IRQHandler+0x18>)
 8003114:	f003 fe86 	bl	8006e24 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8003118:	bf00      	nop
 800311a:	bd80      	pop	{r7, pc}
 800311c:	200005fc 	.word	0x200005fc
 8003120:	20000454 	.word	0x20000454

08003124 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8003124:	b580      	push	{r7, lr}
 8003126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003128:	4803      	ldr	r0, [pc, #12]	; (8003138 <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 800312a:	f003 fe7b 	bl	8006e24 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
 800312e:	4803      	ldr	r0, [pc, #12]	; (800313c <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 8003130:	f003 fe78 	bl	8006e24 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8003134:	bf00      	nop
 8003136:	bd80      	pop	{r7, pc}
 8003138:	200005fc 	.word	0x200005fc
 800313c:	2000051c 	.word	0x2000051c

08003140 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003144:	4802      	ldr	r0, [pc, #8]	; (8003150 <TIM6_DAC_IRQHandler+0x10>)
 8003146:	f003 fe6d 	bl	8006e24 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800314a:	bf00      	nop
 800314c:	bd80      	pop	{r7, pc}
 800314e:	bf00      	nop
 8003150:	200005bc 	.word	0x200005bc

08003154 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003158:	4802      	ldr	r0, [pc, #8]	; (8003164 <DMA2_Stream0_IRQHandler+0x10>)
 800315a:	f001 fcdb 	bl	8004b14 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800315e:	bf00      	nop
 8003160:	bd80      	pop	{r7, pc}
 8003162:	bf00      	nop
 8003164:	2000055c 	.word	0x2000055c

08003168 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003168:	b480      	push	{r7}
 800316a:	af00      	add	r7, sp, #0
	return 1;
 800316c:	2301      	movs	r3, #1
}
 800316e:	4618      	mov	r0, r3
 8003170:	46bd      	mov	sp, r7
 8003172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003176:	4770      	bx	lr

08003178 <_kill>:

int _kill(int pid, int sig)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	b082      	sub	sp, #8
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
 8003180:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003182:	f005 f817 	bl	80081b4 <__errno>
 8003186:	4603      	mov	r3, r0
 8003188:	2216      	movs	r2, #22
 800318a:	601a      	str	r2, [r3, #0]
	return -1;
 800318c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003190:	4618      	mov	r0, r3
 8003192:	3708      	adds	r7, #8
 8003194:	46bd      	mov	sp, r7
 8003196:	bd80      	pop	{r7, pc}

08003198 <_exit>:

void _exit (int status)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	b082      	sub	sp, #8
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80031a0:	f04f 31ff 	mov.w	r1, #4294967295
 80031a4:	6878      	ldr	r0, [r7, #4]
 80031a6:	f7ff ffe7 	bl	8003178 <_kill>
	while (1) {}		/* Make sure we hang here */
 80031aa:	e7fe      	b.n	80031aa <_exit+0x12>

080031ac <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	b086      	sub	sp, #24
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	60f8      	str	r0, [r7, #12]
 80031b4:	60b9      	str	r1, [r7, #8]
 80031b6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031b8:	2300      	movs	r3, #0
 80031ba:	617b      	str	r3, [r7, #20]
 80031bc:	e00a      	b.n	80031d4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80031be:	f3af 8000 	nop.w
 80031c2:	4601      	mov	r1, r0
 80031c4:	68bb      	ldr	r3, [r7, #8]
 80031c6:	1c5a      	adds	r2, r3, #1
 80031c8:	60ba      	str	r2, [r7, #8]
 80031ca:	b2ca      	uxtb	r2, r1
 80031cc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031ce:	697b      	ldr	r3, [r7, #20]
 80031d0:	3301      	adds	r3, #1
 80031d2:	617b      	str	r3, [r7, #20]
 80031d4:	697a      	ldr	r2, [r7, #20]
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	429a      	cmp	r2, r3
 80031da:	dbf0      	blt.n	80031be <_read+0x12>
	}

return len;
 80031dc:	687b      	ldr	r3, [r7, #4]
}
 80031de:	4618      	mov	r0, r3
 80031e0:	3718      	adds	r7, #24
 80031e2:	46bd      	mov	sp, r7
 80031e4:	bd80      	pop	{r7, pc}

080031e6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80031e6:	b580      	push	{r7, lr}
 80031e8:	b086      	sub	sp, #24
 80031ea:	af00      	add	r7, sp, #0
 80031ec:	60f8      	str	r0, [r7, #12]
 80031ee:	60b9      	str	r1, [r7, #8]
 80031f0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031f2:	2300      	movs	r3, #0
 80031f4:	617b      	str	r3, [r7, #20]
 80031f6:	e009      	b.n	800320c <_write+0x26>
	{
		__io_putchar(*ptr++);
 80031f8:	68bb      	ldr	r3, [r7, #8]
 80031fa:	1c5a      	adds	r2, r3, #1
 80031fc:	60ba      	str	r2, [r7, #8]
 80031fe:	781b      	ldrb	r3, [r3, #0]
 8003200:	4618      	mov	r0, r3
 8003202:	f7ff fb47 	bl	8002894 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003206:	697b      	ldr	r3, [r7, #20]
 8003208:	3301      	adds	r3, #1
 800320a:	617b      	str	r3, [r7, #20]
 800320c:	697a      	ldr	r2, [r7, #20]
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	429a      	cmp	r2, r3
 8003212:	dbf1      	blt.n	80031f8 <_write+0x12>
	}
	return len;
 8003214:	687b      	ldr	r3, [r7, #4]
}
 8003216:	4618      	mov	r0, r3
 8003218:	3718      	adds	r7, #24
 800321a:	46bd      	mov	sp, r7
 800321c:	bd80      	pop	{r7, pc}

0800321e <_close>:

int _close(int file)
{
 800321e:	b480      	push	{r7}
 8003220:	b083      	sub	sp, #12
 8003222:	af00      	add	r7, sp, #0
 8003224:	6078      	str	r0, [r7, #4]
	return -1;
 8003226:	f04f 33ff 	mov.w	r3, #4294967295
}
 800322a:	4618      	mov	r0, r3
 800322c:	370c      	adds	r7, #12
 800322e:	46bd      	mov	sp, r7
 8003230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003234:	4770      	bx	lr

08003236 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003236:	b480      	push	{r7}
 8003238:	b083      	sub	sp, #12
 800323a:	af00      	add	r7, sp, #0
 800323c:	6078      	str	r0, [r7, #4]
 800323e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003240:	683b      	ldr	r3, [r7, #0]
 8003242:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003246:	605a      	str	r2, [r3, #4]
	return 0;
 8003248:	2300      	movs	r3, #0
}
 800324a:	4618      	mov	r0, r3
 800324c:	370c      	adds	r7, #12
 800324e:	46bd      	mov	sp, r7
 8003250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003254:	4770      	bx	lr

08003256 <_isatty>:

int _isatty(int file)
{
 8003256:	b480      	push	{r7}
 8003258:	b083      	sub	sp, #12
 800325a:	af00      	add	r7, sp, #0
 800325c:	6078      	str	r0, [r7, #4]
	return 1;
 800325e:	2301      	movs	r3, #1
}
 8003260:	4618      	mov	r0, r3
 8003262:	370c      	adds	r7, #12
 8003264:	46bd      	mov	sp, r7
 8003266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326a:	4770      	bx	lr

0800326c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800326c:	b480      	push	{r7}
 800326e:	b085      	sub	sp, #20
 8003270:	af00      	add	r7, sp, #0
 8003272:	60f8      	str	r0, [r7, #12]
 8003274:	60b9      	str	r1, [r7, #8]
 8003276:	607a      	str	r2, [r7, #4]
	return 0;
 8003278:	2300      	movs	r3, #0
}
 800327a:	4618      	mov	r0, r3
 800327c:	3714      	adds	r7, #20
 800327e:	46bd      	mov	sp, r7
 8003280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003284:	4770      	bx	lr
	...

08003288 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003288:	b580      	push	{r7, lr}
 800328a:	b086      	sub	sp, #24
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003290:	4a14      	ldr	r2, [pc, #80]	; (80032e4 <_sbrk+0x5c>)
 8003292:	4b15      	ldr	r3, [pc, #84]	; (80032e8 <_sbrk+0x60>)
 8003294:	1ad3      	subs	r3, r2, r3
 8003296:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003298:	697b      	ldr	r3, [r7, #20]
 800329a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800329c:	4b13      	ldr	r3, [pc, #76]	; (80032ec <_sbrk+0x64>)
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d102      	bne.n	80032aa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80032a4:	4b11      	ldr	r3, [pc, #68]	; (80032ec <_sbrk+0x64>)
 80032a6:	4a12      	ldr	r2, [pc, #72]	; (80032f0 <_sbrk+0x68>)
 80032a8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80032aa:	4b10      	ldr	r3, [pc, #64]	; (80032ec <_sbrk+0x64>)
 80032ac:	681a      	ldr	r2, [r3, #0]
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	4413      	add	r3, r2
 80032b2:	693a      	ldr	r2, [r7, #16]
 80032b4:	429a      	cmp	r2, r3
 80032b6:	d207      	bcs.n	80032c8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80032b8:	f004 ff7c 	bl	80081b4 <__errno>
 80032bc:	4603      	mov	r3, r0
 80032be:	220c      	movs	r2, #12
 80032c0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80032c2:	f04f 33ff 	mov.w	r3, #4294967295
 80032c6:	e009      	b.n	80032dc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80032c8:	4b08      	ldr	r3, [pc, #32]	; (80032ec <_sbrk+0x64>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80032ce:	4b07      	ldr	r3, [pc, #28]	; (80032ec <_sbrk+0x64>)
 80032d0:	681a      	ldr	r2, [r3, #0]
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	4413      	add	r3, r2
 80032d6:	4a05      	ldr	r2, [pc, #20]	; (80032ec <_sbrk+0x64>)
 80032d8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80032da:	68fb      	ldr	r3, [r7, #12]
}
 80032dc:	4618      	mov	r0, r3
 80032de:	3718      	adds	r7, #24
 80032e0:	46bd      	mov	sp, r7
 80032e2:	bd80      	pop	{r7, pc}
 80032e4:	20020000 	.word	0x20020000
 80032e8:	00000400 	.word	0x00000400
 80032ec:	200001fc 	.word	0x200001fc
 80032f0:	20000748 	.word	0x20000748

080032f4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80032f4:	b480      	push	{r7}
 80032f6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80032f8:	4b08      	ldr	r3, [pc, #32]	; (800331c <SystemInit+0x28>)
 80032fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032fe:	4a07      	ldr	r2, [pc, #28]	; (800331c <SystemInit+0x28>)
 8003300:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003304:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003308:	4b04      	ldr	r3, [pc, #16]	; (800331c <SystemInit+0x28>)
 800330a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800330e:	609a      	str	r2, [r3, #8]
#endif
}
 8003310:	bf00      	nop
 8003312:	46bd      	mov	sp, r7
 8003314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003318:	4770      	bx	lr
 800331a:	bf00      	nop
 800331c:	e000ed00 	.word	0xe000ed00

08003320 <tim10_length_init>:
/* lengths is updated only in tim10 file. */
double length, length_left, length_right;
double velocity_left, velocity_right, velocity;

void tim10_length_init()
{
 8003320:	b480      	push	{r7}
 8003322:	af00      	add	r7, sp, #0
  length_left = 0;
 8003324:	490c      	ldr	r1, [pc, #48]	; (8003358 <tim10_length_init+0x38>)
 8003326:	f04f 0200 	mov.w	r2, #0
 800332a:	f04f 0300 	mov.w	r3, #0
 800332e:	e9c1 2300 	strd	r2, r3, [r1]
  length_right = 0;
 8003332:	490a      	ldr	r1, [pc, #40]	; (800335c <tim10_length_init+0x3c>)
 8003334:	f04f 0200 	mov.w	r2, #0
 8003338:	f04f 0300 	mov.w	r3, #0
 800333c:	e9c1 2300 	strd	r2, r3, [r1]
  length = 0;
 8003340:	4907      	ldr	r1, [pc, #28]	; (8003360 <tim10_length_init+0x40>)
 8003342:	f04f 0200 	mov.w	r2, #0
 8003346:	f04f 0300 	mov.w	r3, #0
 800334a:	e9c1 2300 	strd	r2, r3, [r1]
}
 800334e:	bf00      	nop
 8003350:	46bd      	mov	sp, r7
 8003352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003356:	4770      	bx	lr
 8003358:	200006c8 	.word	0x200006c8
 800335c:	200006f0 	.word	0x200006f0
 8003360:	200006d0 	.word	0x200006d0

08003364 <tim10_init>:

void tim10_init()
{
 8003364:	b580      	push	{r7, lr}
 8003366:	af00      	add	r7, sp, #0
  tim10_length_init();
 8003368:	f7ff ffda 	bl	8003320 <tim10_length_init>
	encoder_init();
 800336c:	f7fe fa28 	bl	80017c0 <encoder_init>
	HAL_TIM_Base_Stop_IT(&htim10);
 8003370:	4802      	ldr	r0, [pc, #8]	; (800337c <tim10_init+0x18>)
 8003372:	f003 fb58 	bl	8006a26 <HAL_TIM_Base_Stop_IT>
}
 8003376:	bf00      	nop
 8003378:	bd80      	pop	{r7, pc}
 800337a:	bf00      	nop
 800337c:	20000454 	.word	0x20000454

08003380 <tim10_start>:

void tim10_start()
{
 8003380:	b580      	push	{r7, lr}
 8003382:	af00      	add	r7, sp, #0
  /* encoder_set_middle, HAL_TIM_Encoder_Start */
  encoder_start();
 8003384:	f7fe fa44 	bl	8001810 <encoder_start>
  /* marker = subsensbuf = sidedeltacount = markerstate = rightmarkercount = 0 */
  sidesensor_start();
 8003388:	f7ff fac8 	bl	800291c <sidesensor_start>
  HAL_TIM_Base_Start_IT(&htim10);
 800338c:	4802      	ldr	r0, [pc, #8]	; (8003398 <tim10_start+0x18>)
 800338e:	f003 fb26 	bl	80069de <HAL_TIM_Base_Start_IT>
}
 8003392:	bf00      	nop
 8003394:	bd80      	pop	{r7, pc}
 8003396:	bf00      	nop
 8003398:	20000454 	.word	0x20000454

0800339c <tim10_stop>:

void tim10_stop()
{
 800339c:	b580      	push	{r7, lr}
 800339e:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT(&htim10);
 80033a0:	4804      	ldr	r0, [pc, #16]	; (80033b4 <tim10_stop+0x18>)
 80033a2:	f003 fb40 	bl	8006a26 <HAL_TIM_Base_Stop_IT>
  sidesensor_stop();
 80033a6:	f7ff fad9 	bl	800295c <sidesensor_stop>
  encoder_stop();
 80033aa:	f7fe fa49 	bl	8001840 <encoder_stop>
}
 80033ae:	bf00      	nop
 80033b0:	bd80      	pop	{r7, pc}
 80033b2:	bf00      	nop
 80033b4:	20000454 	.word	0x20000454

080033b8 <tim10_read_velocity>:
{
  return velocity_right;
}

double tim10_read_velocity()
{
 80033b8:	b480      	push	{r7}
 80033ba:	af00      	add	r7, sp, #0
  return velocity;
 80033bc:	4b06      	ldr	r3, [pc, #24]	; (80033d8 <tim10_read_velocity+0x20>)
 80033be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033c2:	ec43 2b17 	vmov	d7, r2, r3
}
 80033c6:	eeb0 0a47 	vmov.f32	s0, s14
 80033ca:	eef0 0a67 	vmov.f32	s1, s15
 80033ce:	46bd      	mov	sp, r7
 80033d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d4:	4770      	bx	lr
 80033d6:	bf00      	nop
 80033d8:	200006d8 	.word	0x200006d8
 80033dc:	00000000 	.word	0x00000000

080033e0 <tim10_main>:

void tim10_main()
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	af00      	add	r7, sp, #0
  /* set encoder middle and update velocities */
  encoder_set();
 80033e4:	f7fe fa72 	bl	80018cc <encoder_set>

  /* update velocity */
  velocity_left = encoder_read_left() * (double) LENGTHPERPULSE * (double) TIM10_Hz;
 80033e8:	f7fe fa4c 	bl	8001884 <encoder_read_left>
 80033ec:	ec51 0b10 	vmov	r0, r1, d0
 80033f0:	4b47      	ldr	r3, [pc, #284]	; (8003510 <tim10_main+0x130>)
 80033f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033f6:	f7fd f8ff 	bl	80005f8 <__aeabi_dmul>
 80033fa:	4602      	mov	r2, r0
 80033fc:	460b      	mov	r3, r1
 80033fe:	4610      	mov	r0, r2
 8003400:	4619      	mov	r1, r3
 8003402:	a341      	add	r3, pc, #260	; (adr r3, 8003508 <tim10_main+0x128>)
 8003404:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003408:	f7fd f8f6 	bl	80005f8 <__aeabi_dmul>
 800340c:	4602      	mov	r2, r0
 800340e:	460b      	mov	r3, r1
 8003410:	4940      	ldr	r1, [pc, #256]	; (8003514 <tim10_main+0x134>)
 8003412:	e9c1 2300 	strd	r2, r3, [r1]
  velocity_right = encoder_read_right() * (double) LENGTHPERPULSE * (double) TIM10_Hz;
 8003416:	f7fe fa47 	bl	80018a8 <encoder_read_right>
 800341a:	ec51 0b10 	vmov	r0, r1, d0
 800341e:	4b3c      	ldr	r3, [pc, #240]	; (8003510 <tim10_main+0x130>)
 8003420:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003424:	f7fd f8e8 	bl	80005f8 <__aeabi_dmul>
 8003428:	4602      	mov	r2, r0
 800342a:	460b      	mov	r3, r1
 800342c:	4610      	mov	r0, r2
 800342e:	4619      	mov	r1, r3
 8003430:	a335      	add	r3, pc, #212	; (adr r3, 8003508 <tim10_main+0x128>)
 8003432:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003436:	f7fd f8df 	bl	80005f8 <__aeabi_dmul>
 800343a:	4602      	mov	r2, r0
 800343c:	460b      	mov	r3, r1
 800343e:	4936      	ldr	r1, [pc, #216]	; (8003518 <tim10_main+0x138>)
 8003440:	e9c1 2300 	strd	r2, r3, [r1]
  velocity = encoder_read() * (double) LENGTHPERPULSE * (double) TIM10_Hz;
 8003444:	f7fe fa0c 	bl	8001860 <encoder_read>
 8003448:	ec51 0b10 	vmov	r0, r1, d0
 800344c:	4b30      	ldr	r3, [pc, #192]	; (8003510 <tim10_main+0x130>)
 800344e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003452:	f7fd f8d1 	bl	80005f8 <__aeabi_dmul>
 8003456:	4602      	mov	r2, r0
 8003458:	460b      	mov	r3, r1
 800345a:	4610      	mov	r0, r2
 800345c:	4619      	mov	r1, r3
 800345e:	a32a      	add	r3, pc, #168	; (adr r3, 8003508 <tim10_main+0x128>)
 8003460:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003464:	f7fd f8c8 	bl	80005f8 <__aeabi_dmul>
 8003468:	4602      	mov	r2, r0
 800346a:	460b      	mov	r3, r1
 800346c:	492b      	ldr	r1, [pc, #172]	; (800351c <tim10_main+0x13c>)
 800346e:	e9c1 2300 	strd	r2, r3, [r1]

  /* update lengths */
  length_left += (double) encoder_read_left() * (double) LENGTHPERPULSE;
 8003472:	f7fe fa07 	bl	8001884 <encoder_read_left>
 8003476:	ec51 0b10 	vmov	r0, r1, d0
 800347a:	4b25      	ldr	r3, [pc, #148]	; (8003510 <tim10_main+0x130>)
 800347c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003480:	f7fd f8ba 	bl	80005f8 <__aeabi_dmul>
 8003484:	4602      	mov	r2, r0
 8003486:	460b      	mov	r3, r1
 8003488:	4610      	mov	r0, r2
 800348a:	4619      	mov	r1, r3
 800348c:	4b24      	ldr	r3, [pc, #144]	; (8003520 <tim10_main+0x140>)
 800348e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003492:	f7fc fefb 	bl	800028c <__adddf3>
 8003496:	4602      	mov	r2, r0
 8003498:	460b      	mov	r3, r1
 800349a:	4921      	ldr	r1, [pc, #132]	; (8003520 <tim10_main+0x140>)
 800349c:	e9c1 2300 	strd	r2, r3, [r1]
  length_right += (double) encoder_read_right() * (double) LENGTHPERPULSE;
 80034a0:	f7fe fa02 	bl	80018a8 <encoder_read_right>
 80034a4:	ec51 0b10 	vmov	r0, r1, d0
 80034a8:	4b19      	ldr	r3, [pc, #100]	; (8003510 <tim10_main+0x130>)
 80034aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034ae:	f7fd f8a3 	bl	80005f8 <__aeabi_dmul>
 80034b2:	4602      	mov	r2, r0
 80034b4:	460b      	mov	r3, r1
 80034b6:	4610      	mov	r0, r2
 80034b8:	4619      	mov	r1, r3
 80034ba:	4b1a      	ldr	r3, [pc, #104]	; (8003524 <tim10_main+0x144>)
 80034bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034c0:	f7fc fee4 	bl	800028c <__adddf3>
 80034c4:	4602      	mov	r2, r0
 80034c6:	460b      	mov	r3, r1
 80034c8:	4916      	ldr	r1, [pc, #88]	; (8003524 <tim10_main+0x144>)
 80034ca:	e9c1 2300 	strd	r2, r3, [r1]
  length += (double) encoder_read() * (double) LENGTHPERPULSE;
 80034ce:	f7fe f9c7 	bl	8001860 <encoder_read>
 80034d2:	ec51 0b10 	vmov	r0, r1, d0
 80034d6:	4b0e      	ldr	r3, [pc, #56]	; (8003510 <tim10_main+0x130>)
 80034d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034dc:	f7fd f88c 	bl	80005f8 <__aeabi_dmul>
 80034e0:	4602      	mov	r2, r0
 80034e2:	460b      	mov	r3, r1
 80034e4:	4610      	mov	r0, r2
 80034e6:	4619      	mov	r1, r3
 80034e8:	4b0f      	ldr	r3, [pc, #60]	; (8003528 <tim10_main+0x148>)
 80034ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034ee:	f7fc fecd 	bl	800028c <__adddf3>
 80034f2:	4602      	mov	r2, r0
 80034f4:	460b      	mov	r3, r1
 80034f6:	490c      	ldr	r1, [pc, #48]	; (8003528 <tim10_main+0x148>)
 80034f8:	e9c1 2300 	strd	r2, r3, [r1]
  {
    course_state_function();
  }
  */

  sidesensor_function();
 80034fc:	f7ff fa66 	bl	80029cc <sidesensor_function>
}
 8003500:	bf00      	nop
 8003502:	bd80      	pop	{r7, pc}
 8003504:	f3af 8000 	nop.w
 8003508:	d2f1a9fc 	.word	0xd2f1a9fc
 800350c:	3f50624d 	.word	0x3f50624d
 8003510:	20000300 	.word	0x20000300
 8003514:	200006e8 	.word	0x200006e8
 8003518:	200006e0 	.word	0x200006e0
 800351c:	200006d8 	.word	0x200006d8
 8003520:	200006c8 	.word	0x200006c8
 8003524:	200006f0 	.word	0x200006f0
 8003528:	200006d0 	.word	0x200006d0

0800352c <tim11_init>:
#include "tim11.h"

uint8_t rotary_value;

void tim11_init()
{
 800352c:	b580      	push	{r7, lr}
 800352e:	af00      	add	r7, sp, #0
    switch_init();
 8003530:	f7fd ff34 	bl	800139c <switch_init>
	HAL_TIM_Base_Start_IT(&htim11);	// 1ms	// ROTARY SWITCH
 8003534:	4803      	ldr	r0, [pc, #12]	; (8003544 <tim11_init+0x18>)
 8003536:	f003 fa52 	bl	80069de <HAL_TIM_Base_Start_IT>
    rotary_init();
 800353a:	f7fd fea1 	bl	8001280 <rotary_init>
}
 800353e:	bf00      	nop
 8003540:	bd80      	pop	{r7, pc}
 8003542:	bf00      	nop
 8003544:	2000051c 	.word	0x2000051c

08003548 <tim11_main>:

void tim11_main()
{
 8003548:	b580      	push	{r7, lr}
 800354a:	af00      	add	r7, sp, #0
    switch_enter();
 800354c:	f7fd ff75 	bl	800143a <switch_enter>
    rotary_set_value();
 8003550:	f7fd feb6 	bl	80012c0 <rotary_set_value>
}
 8003554:	bf00      	nop
 8003556:	bd80      	pop	{r7, pc}

08003558 <tim6_init>:
#include "tim6.h"

void tim6_init()
{
 8003558:	b580      	push	{r7, lr}
 800355a:	af00      	add	r7, sp, #0
    motor_init();
 800355c:	f7ff f8b9 	bl	80026d2 <motor_init>
    analog_init();
 8003560:	f7fd ffe8 	bl	8001534 <analog_init>
    velotrace_init(1);
 8003564:	ed9f 0b04 	vldr	d0, [pc, #16]	; 8003578 <tim6_init+0x20>
 8003568:	f000 fa32 	bl	80039d0 <velotrace_init>
    tracer_init(1);
 800356c:	ed9f 0b02 	vldr	d0, [pc, #8]	; 8003578 <tim6_init+0x20>
 8003570:	f000 f902 	bl	8003778 <tracer_init>
}
 8003574:	bf00      	nop
 8003576:	bd80      	pop	{r7, pc}
 8003578:	00000000 	.word	0x00000000
 800357c:	3ff00000 	.word	0x3ff00000

08003580 <tim6_start>:

void tim6_start()
{
 8003580:	b580      	push	{r7, lr}
 8003582:	af00      	add	r7, sp, #0
    /* analogmin/max = FlashBuffer.analogmin/max */
    analog_set_from_flash(flashbuffer.analogmin, flashbuffer.analogmax);
 8003584:	490a      	ldr	r1, [pc, #40]	; (80035b0 <tim6_start+0x30>)
 8003586:	480b      	ldr	r0, [pc, #44]	; (80035b4 <tim6_start+0x34>)
 8003588:	f7fd ff6a 	bl	8001460 <analog_set_from_flash>
    HAL_Delay(3000);
 800358c:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8003590:	f000 fbe0 	bl	8003d54 <HAL_Delay>
    /* sensgettime = 0, HAL_ADC_Start_DMA() */
    analog_start();
 8003594:	f7fd ffe0 	bl	8001558 <analog_start>
    /* samplingtime = 0, s_error = 0, before_error = 0, if search ( p/i/d = [0], target = [0] ) */
    velotrace_start();
 8003598:	f000 fa02 	bl	80039a0 <velotrace_start>
    /* samplingtime = 0, s_error = 0, before_error = 0 */
    tracer_start();
 800359c:	f000 f8d0 	bl	8003740 <tracer_start>

    motor_start();
 80035a0:	f7ff f89e 	bl	80026e0 <motor_start>
	HAL_TIM_Base_Start_IT(&htim6);	// PID
 80035a4:	4804      	ldr	r0, [pc, #16]	; (80035b8 <tim6_start+0x38>)
 80035a6:	f003 fa1a 	bl	80069de <HAL_TIM_Base_Start_IT>
}
 80035aa:	bf00      	nop
 80035ac:	bd80      	pop	{r7, pc}
 80035ae:	bf00      	nop
 80035b0:	2000032a 	.word	0x2000032a
 80035b4:	2000030a 	.word	0x2000030a
 80035b8:	200005bc 	.word	0x200005bc

080035bc <tim6_stop>:

void tim6_stop()
{
 80035bc:	b580      	push	{r7, lr}
 80035be:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT(&htim6);
 80035c0:	4804      	ldr	r0, [pc, #16]	; (80035d4 <tim6_stop+0x18>)
 80035c2:	f003 fa30 	bl	8006a26 <HAL_TIM_Base_Stop_IT>
    analog_stop();
 80035c6:	f7fd ffcd 	bl	8001564 <analog_stop>
    motor_stop();
 80035ca:	f7ff f89b 	bl	8002704 <motor_stop>
}
 80035ce:	bf00      	nop
 80035d0:	bd80      	pop	{r7, pc}
 80035d2:	bf00      	nop
 80035d4:	200005bc 	.word	0x200005bc

080035d8 <tim6_main>:

void tim6_main()
{
 80035d8:	b5b0      	push	{r4, r5, r7, lr}
 80035da:	b088      	sub	sp, #32
 80035dc:	af00      	add	r7, sp, #0
    uint16_t analogl, analogr;
    int direction;
    double leftmotor, rightmotor;
    analogl = 0;
 80035de:	2300      	movs	r3, #0
 80035e0:	83fb      	strh	r3, [r7, #30]
    analogr = 0;
 80035e2:	2300      	movs	r3, #0
 80035e4:	83bb      	strh	r3, [r7, #28]

    for(unsigned char i = 0; i < analog_read_calibrationsize(); i++)
 80035e6:	2300      	movs	r3, #0
 80035e8:	71fb      	strb	r3, [r7, #7]
 80035ea:	e01b      	b.n	8003624 <tim6_main+0x4c>
    {
        if(i % 2 == 0)
 80035ec:	79fb      	ldrb	r3, [r7, #7]
 80035ee:	f003 0301 	and.w	r3, r3, #1
 80035f2:	b2db      	uxtb	r3, r3
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d109      	bne.n	800360c <tim6_main+0x34>
        {
            analogl += analog_sensor_get(i);
 80035f8:	79fb      	ldrb	r3, [r7, #7]
 80035fa:	4618      	mov	r0, r3
 80035fc:	f7fd ffde 	bl	80015bc <analog_sensor_get>
 8003600:	4603      	mov	r3, r0
 8003602:	461a      	mov	r2, r3
 8003604:	8bfb      	ldrh	r3, [r7, #30]
 8003606:	4413      	add	r3, r2
 8003608:	83fb      	strh	r3, [r7, #30]
 800360a:	e008      	b.n	800361e <tim6_main+0x46>
        }
        else
        {
            analogr += analog_sensor_get(i);
 800360c:	79fb      	ldrb	r3, [r7, #7]
 800360e:	4618      	mov	r0, r3
 8003610:	f7fd ffd4 	bl	80015bc <analog_sensor_get>
 8003614:	4603      	mov	r3, r0
 8003616:	461a      	mov	r2, r3
 8003618:	8bbb      	ldrh	r3, [r7, #28]
 800361a:	4413      	add	r3, r2
 800361c:	83bb      	strh	r3, [r7, #28]
    for(unsigned char i = 0; i < analog_read_calibrationsize(); i++)
 800361e:	79fb      	ldrb	r3, [r7, #7]
 8003620:	3301      	adds	r3, #1
 8003622:	71fb      	strb	r3, [r7, #7]
 8003624:	f7fd ff58 	bl	80014d8 <analog_read_calibrationsize>
 8003628:	4603      	mov	r3, r0
 800362a:	461a      	mov	r2, r3
 800362c:	79fb      	ldrb	r3, [r7, #7]
 800362e:	4293      	cmp	r3, r2
 8003630:	d3dc      	bcc.n	80035ec <tim6_main+0x14>
        }
    }

    if(analogl + analogr >= 980 * analog_read_calibrationsize())
 8003632:	8bfa      	ldrh	r2, [r7, #30]
 8003634:	8bbb      	ldrh	r3, [r7, #28]
 8003636:	18d4      	adds	r4, r2, r3
 8003638:	f7fd ff4e 	bl	80014d8 <analog_read_calibrationsize>
 800363c:	4603      	mov	r3, r0
 800363e:	461a      	mov	r2, r3
 8003640:	f44f 7375 	mov.w	r3, #980	; 0x3d4
 8003644:	fb03 f302 	mul.w	r3, r3, r2
 8003648:	429c      	cmp	r4, r3
 800364a:	db05      	blt.n	8003658 <tim6_main+0x80>
    {
        velotrace_set_target(0);
 800364c:	2000      	movs	r0, #0
 800364e:	f000 fa3f 	bl	8003ad0 <velotrace_set_target>
        motor_enable(0);
 8003652:	2000      	movs	r0, #0
 8003654:	f7ff f868 	bl	8002728 <motor_enable>
    }

    // ( direction > 0 ) is ( analogl > analogr ) i.e. left is black, right is white.
    // When ( direction > 0 ) , must turn right.
    direction = (analogl - analogr);	// difference
 8003658:	8bfa      	ldrh	r2, [r7, #30]
 800365a:	8bbb      	ldrh	r3, [r7, #28]
 800365c:	1ad3      	subs	r3, r2, r3
 800365e:	61bb      	str	r3, [r7, #24]

    if(analogl + analogr <= 700 * analog_read_calibrationsize())
 8003660:	8bfa      	ldrh	r2, [r7, #30]
 8003662:	8bbb      	ldrh	r3, [r7, #28]
 8003664:	18d4      	adds	r4, r2, r3
 8003666:	f7fd ff37 	bl	80014d8 <analog_read_calibrationsize>
 800366a:	4603      	mov	r3, r0
 800366c:	461a      	mov	r2, r3
 800366e:	f44f 732f 	mov.w	r3, #700	; 0x2bc
 8003672:	fb03 f302 	mul.w	r3, r3, r2
 8003676:	429c      	cmp	r4, r3
 8003678:	dc01      	bgt.n	800367e <tim6_main+0xa6>
    {
        direction = 0;
 800367a:	2300      	movs	r3, #0
 800367c:	61bb      	str	r3, [r7, #24]
    }

    if(motor_read_enable())
 800367e:	f7ff f869 	bl	8002754 <motor_read_enable>
 8003682:	4603      	mov	r3, r0
 8003684:	2b00      	cmp	r3, #0
 8003686:	d042      	beq.n	800370e <tim6_main+0x136>
    {
        leftmotor   = velotrace_solve(tim10_read_velocity()) + tracer_solve(direction);
 8003688:	f7ff fe96 	bl	80033b8 <tim10_read_velocity>
 800368c:	eeb0 7a40 	vmov.f32	s14, s0
 8003690:	eef0 7a60 	vmov.f32	s15, s1
 8003694:	eeb0 0a47 	vmov.f32	s0, s14
 8003698:	eef0 0a67 	vmov.f32	s1, s15
 800369c:	f000 fa3e 	bl	8003b1c <velotrace_solve>
 80036a0:	ec55 4b10 	vmov	r4, r5, d0
 80036a4:	69b8      	ldr	r0, [r7, #24]
 80036a6:	f7fc ff3d 	bl	8000524 <__aeabi_i2d>
 80036aa:	4602      	mov	r2, r0
 80036ac:	460b      	mov	r3, r1
 80036ae:	ec43 2b10 	vmov	d0, r2, r3
 80036b2:	f000 f8f3 	bl	800389c <tracer_solve>
 80036b6:	ec53 2b10 	vmov	r2, r3, d0
 80036ba:	4620      	mov	r0, r4
 80036bc:	4629      	mov	r1, r5
 80036be:	f7fc fde5 	bl	800028c <__adddf3>
 80036c2:	4602      	mov	r2, r0
 80036c4:	460b      	mov	r3, r1
 80036c6:	e9c7 2304 	strd	r2, r3, [r7, #16]
        rightmotor  = velotrace_solve(tim10_read_velocity()) - tracer_solve(direction);
 80036ca:	f7ff fe75 	bl	80033b8 <tim10_read_velocity>
 80036ce:	eeb0 7a40 	vmov.f32	s14, s0
 80036d2:	eef0 7a60 	vmov.f32	s15, s1
 80036d6:	eeb0 0a47 	vmov.f32	s0, s14
 80036da:	eef0 0a67 	vmov.f32	s1, s15
 80036de:	f000 fa1d 	bl	8003b1c <velotrace_solve>
 80036e2:	ec55 4b10 	vmov	r4, r5, d0
 80036e6:	69b8      	ldr	r0, [r7, #24]
 80036e8:	f7fc ff1c 	bl	8000524 <__aeabi_i2d>
 80036ec:	4602      	mov	r2, r0
 80036ee:	460b      	mov	r3, r1
 80036f0:	ec43 2b10 	vmov	d0, r2, r3
 80036f4:	f000 f8d2 	bl	800389c <tracer_solve>
 80036f8:	ec53 2b10 	vmov	r2, r3, d0
 80036fc:	4620      	mov	r0, r4
 80036fe:	4629      	mov	r1, r5
 8003700:	f7fc fdc2 	bl	8000288 <__aeabi_dsub>
 8003704:	4602      	mov	r2, r0
 8003706:	460b      	mov	r3, r1
 8003708:	e9c7 2302 	strd	r2, r3, [r7, #8]
 800370c:	e00b      	b.n	8003726 <tim6_main+0x14e>
    }
    else
    {
        leftmotor = 0;
 800370e:	f04f 0200 	mov.w	r2, #0
 8003712:	f04f 0300 	mov.w	r3, #0
 8003716:	e9c7 2304 	strd	r2, r3, [r7, #16]
        rightmotor = 0;
 800371a:	f04f 0200 	mov.w	r2, #0
 800371e:	f04f 0300 	mov.w	r3, #0
 8003722:	e9c7 2302 	strd	r2, r3, [r7, #8]
    }

    motor_set(leftmotor, rightmotor);
 8003726:	ed97 1b02 	vldr	d1, [r7, #8]
 800372a:	ed97 0b04 	vldr	d0, [r7, #16]
 800372e:	f7ff f81d 	bl	800276c <motor_set>
}
 8003732:	bf00      	nop
 8003734:	3720      	adds	r7, #32
 8003736:	46bd      	mov	sp, r7
 8003738:	bdb0      	pop	{r4, r5, r7, pc}
 800373a:	0000      	movs	r0, r0
 800373c:	0000      	movs	r0, r0
	...

08003740 <tracer_start>:
double samplingtime;

PID pid;

void tracer_start()
{
 8003740:	b580      	push	{r7, lr}
 8003742:	af00      	add	r7, sp, #0
    tracer_init(1);
 8003744:	ed9f 0b08 	vldr	d0, [pc, #32]	; 8003768 <tracer_start+0x28>
 8003748:	f000 f816 	bl	8003778 <tracer_init>
    if(rotary_read_playmode() == search)
 800374c:	f7fd fdac 	bl	80012a8 <rotary_read_playmode>
 8003750:	4603      	mov	r3, r0
 8003752:	2b01      	cmp	r3, #1
 8003754:	d106      	bne.n	8003764 <tracer_start+0x24>
    {
        tracer_set_gain(0);
 8003756:	2000      	movs	r0, #0
 8003758:	f000 f832 	bl	80037c0 <tracer_set_gain>
        tracer_set_target(0);
 800375c:	ed9f 0b04 	vldr	d0, [pc, #16]	; 8003770 <tracer_start+0x30>
 8003760:	f000 f88a 	bl	8003878 <tracer_set_target>
    }
}
 8003764:	bf00      	nop
 8003766:	bd80      	pop	{r7, pc}
 8003768:	00000000 	.word	0x00000000
 800376c:	3ff00000 	.word	0x3ff00000
	...

08003778 <tracer_init>:

void tracer_init(double samplingtime_)
{
 8003778:	b480      	push	{r7}
 800377a:	b083      	sub	sp, #12
 800377c:	af00      	add	r7, sp, #0
 800377e:	ed87 0b00 	vstr	d0, [r7]
    samplingtime = samplingtime_;
 8003782:	490c      	ldr	r1, [pc, #48]	; (80037b4 <tracer_init+0x3c>)
 8003784:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003788:	e9c1 2300 	strd	r2, r3, [r1]
    s_error = 0;
 800378c:	490a      	ldr	r1, [pc, #40]	; (80037b8 <tracer_init+0x40>)
 800378e:	f04f 0200 	mov.w	r2, #0
 8003792:	f04f 0300 	mov.w	r3, #0
 8003796:	e9c1 2300 	strd	r2, r3, [r1]
    before_error = 0;
 800379a:	4908      	ldr	r1, [pc, #32]	; (80037bc <tracer_init+0x44>)
 800379c:	f04f 0200 	mov.w	r2, #0
 80037a0:	f04f 0300 	mov.w	r3, #0
 80037a4:	e9c1 2300 	strd	r2, r3, [r1]
}
 80037a8:	bf00      	nop
 80037aa:	370c      	adds	r7, #12
 80037ac:	46bd      	mov	sp, r7
 80037ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b2:	4770      	bx	lr
 80037b4:	20000720 	.word	0x20000720
 80037b8:	20000718 	.word	0x20000718
 80037bc:	20000728 	.word	0x20000728

080037c0 <tracer_set_gain>:

void tracer_set_gain(unsigned short int i)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b082      	sub	sp, #8
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	4603      	mov	r3, r0
 80037c8:	80fb      	strh	r3, [r7, #6]
    pid.kp = TRACER_KP_MAX - (TRACE_STEP_SIZE - i + 1) * (double) TRACER_KP_TOLERANCE;
 80037ca:	88fb      	ldrh	r3, [r7, #6]
 80037cc:	f1c3 0311 	rsb	r3, r3, #17
 80037d0:	4618      	mov	r0, r3
 80037d2:	f7fc fea7 	bl	8000524 <__aeabi_i2d>
 80037d6:	f04f 0200 	mov.w	r2, #0
 80037da:	f04f 0300 	mov.w	r3, #0
 80037de:	f7fc ff0b 	bl	80005f8 <__aeabi_dmul>
 80037e2:	4602      	mov	r2, r0
 80037e4:	460b      	mov	r3, r1
 80037e6:	f04f 0000 	mov.w	r0, #0
 80037ea:	4921      	ldr	r1, [pc, #132]	; (8003870 <tracer_set_gain+0xb0>)
 80037ec:	f7fc fd4c 	bl	8000288 <__aeabi_dsub>
 80037f0:	4602      	mov	r2, r0
 80037f2:	460b      	mov	r3, r1
 80037f4:	491f      	ldr	r1, [pc, #124]	; (8003874 <tracer_set_gain+0xb4>)
 80037f6:	e9c1 2302 	strd	r2, r3, [r1, #8]
    pid.ki = TRACER_KI_MAX - (TRACE_STEP_SIZE - i + 1) * (double) TRACER_KI_TOLERANCE;
 80037fa:	88fb      	ldrh	r3, [r7, #6]
 80037fc:	f1c3 0311 	rsb	r3, r3, #17
 8003800:	4618      	mov	r0, r3
 8003802:	f7fc fe8f 	bl	8000524 <__aeabi_i2d>
 8003806:	f04f 0200 	mov.w	r2, #0
 800380a:	f04f 0300 	mov.w	r3, #0
 800380e:	f7fc fef3 	bl	80005f8 <__aeabi_dmul>
 8003812:	4602      	mov	r2, r0
 8003814:	460b      	mov	r3, r1
 8003816:	a114      	add	r1, pc, #80	; (adr r1, 8003868 <tracer_set_gain+0xa8>)
 8003818:	e9d1 0100 	ldrd	r0, r1, [r1]
 800381c:	f7fc fd34 	bl	8000288 <__aeabi_dsub>
 8003820:	4602      	mov	r2, r0
 8003822:	460b      	mov	r3, r1
 8003824:	4913      	ldr	r1, [pc, #76]	; (8003874 <tracer_set_gain+0xb4>)
 8003826:	e9c1 2304 	strd	r2, r3, [r1, #16]
    pid.kd = TRACER_KD_MAX - (TRACE_STEP_SIZE - i + 1) * (double) TRACER_KD_TOLERANCE;
 800382a:	88fb      	ldrh	r3, [r7, #6]
 800382c:	f1c3 0311 	rsb	r3, r3, #17
 8003830:	4618      	mov	r0, r3
 8003832:	f7fc fe77 	bl	8000524 <__aeabi_i2d>
 8003836:	f04f 0200 	mov.w	r2, #0
 800383a:	f04f 0300 	mov.w	r3, #0
 800383e:	f7fc fedb 	bl	80005f8 <__aeabi_dmul>
 8003842:	4602      	mov	r2, r0
 8003844:	460b      	mov	r3, r1
 8003846:	f04f 0000 	mov.w	r0, #0
 800384a:	f04f 0100 	mov.w	r1, #0
 800384e:	f7fc fd1b 	bl	8000288 <__aeabi_dsub>
 8003852:	4602      	mov	r2, r0
 8003854:	460b      	mov	r3, r1
 8003856:	4907      	ldr	r1, [pc, #28]	; (8003874 <tracer_set_gain+0xb4>)
 8003858:	e9c1 2306 	strd	r2, r3, [r1, #24]
}
 800385c:	bf00      	nop
 800385e:	3708      	adds	r7, #8
 8003860:	46bd      	mov	sp, r7
 8003862:	bd80      	pop	{r7, pc}
 8003864:	f3af 8000 	nop.w
 8003868:	e0000000 	.word	0xe0000000
 800386c:	3faeb851 	.word	0x3faeb851
 8003870:	40180000 	.word	0x40180000
 8003874:	200006f8 	.word	0x200006f8

08003878 <tracer_set_target>:

void tracer_set_target(double target_)
{
 8003878:	b480      	push	{r7}
 800387a:	b083      	sub	sp, #12
 800387c:	af00      	add	r7, sp, #0
 800387e:	ed87 0b00 	vstr	d0, [r7]
    pid.target = target_;
 8003882:	4905      	ldr	r1, [pc, #20]	; (8003898 <tracer_set_target+0x20>)
 8003884:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003888:	e9c1 2300 	strd	r2, r3, [r1]
}
 800388c:	bf00      	nop
 800388e:	370c      	adds	r7, #12
 8003890:	46bd      	mov	sp, r7
 8003892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003896:	4770      	bx	lr
 8003898:	200006f8 	.word	0x200006f8

0800389c <tracer_solve>:

double tracer_solve(double reference_)
{
 800389c:	b5b0      	push	{r4, r5, r7, lr}
 800389e:	b088      	sub	sp, #32
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	ed87 0b00 	vstr	d0, [r7]
    double error = reference_ - pid.target;
 80038a6:	4b39      	ldr	r3, [pc, #228]	; (800398c <tracer_solve+0xf0>)
 80038a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038ac:	e9d7 0100 	ldrd	r0, r1, [r7]
 80038b0:	f7fc fcea 	bl	8000288 <__aeabi_dsub>
 80038b4:	4602      	mov	r2, r0
 80038b6:	460b      	mov	r3, r1
 80038b8:	e9c7 2306 	strd	r2, r3, [r7, #24]
    double d_error = error - before_error;
 80038bc:	4b34      	ldr	r3, [pc, #208]	; (8003990 <tracer_solve+0xf4>)
 80038be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038c2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80038c6:	f7fc fcdf 	bl	8000288 <__aeabi_dsub>
 80038ca:	4602      	mov	r2, r0
 80038cc:	460b      	mov	r3, r1
 80038ce:	e9c7 2304 	strd	r2, r3, [r7, #16]
    s_error += error;
 80038d2:	4b30      	ldr	r3, [pc, #192]	; (8003994 <tracer_solve+0xf8>)
 80038d4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80038d8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80038dc:	f7fc fcd6 	bl	800028c <__adddf3>
 80038e0:	4602      	mov	r2, r0
 80038e2:	460b      	mov	r3, r1
 80038e4:	492b      	ldr	r1, [pc, #172]	; (8003994 <tracer_solve+0xf8>)
 80038e6:	e9c1 2300 	strd	r2, r3, [r1]
    double result = pid.kp * error + pid.ki * s_error * samplingtime + pid.kd * d_error / samplingtime;
 80038ea:	4b28      	ldr	r3, [pc, #160]	; (800398c <tracer_solve+0xf0>)
 80038ec:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 80038f0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80038f4:	f7fc fe80 	bl	80005f8 <__aeabi_dmul>
 80038f8:	4602      	mov	r2, r0
 80038fa:	460b      	mov	r3, r1
 80038fc:	4614      	mov	r4, r2
 80038fe:	461d      	mov	r5, r3
 8003900:	4b22      	ldr	r3, [pc, #136]	; (800398c <tracer_solve+0xf0>)
 8003902:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8003906:	4b23      	ldr	r3, [pc, #140]	; (8003994 <tracer_solve+0xf8>)
 8003908:	e9d3 2300 	ldrd	r2, r3, [r3]
 800390c:	f7fc fe74 	bl	80005f8 <__aeabi_dmul>
 8003910:	4602      	mov	r2, r0
 8003912:	460b      	mov	r3, r1
 8003914:	4610      	mov	r0, r2
 8003916:	4619      	mov	r1, r3
 8003918:	4b1f      	ldr	r3, [pc, #124]	; (8003998 <tracer_solve+0xfc>)
 800391a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800391e:	f7fc fe6b 	bl	80005f8 <__aeabi_dmul>
 8003922:	4602      	mov	r2, r0
 8003924:	460b      	mov	r3, r1
 8003926:	4620      	mov	r0, r4
 8003928:	4629      	mov	r1, r5
 800392a:	f7fc fcaf 	bl	800028c <__adddf3>
 800392e:	4602      	mov	r2, r0
 8003930:	460b      	mov	r3, r1
 8003932:	4614      	mov	r4, r2
 8003934:	461d      	mov	r5, r3
 8003936:	4b15      	ldr	r3, [pc, #84]	; (800398c <tracer_solve+0xf0>)
 8003938:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 800393c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003940:	f7fc fe5a 	bl	80005f8 <__aeabi_dmul>
 8003944:	4602      	mov	r2, r0
 8003946:	460b      	mov	r3, r1
 8003948:	4610      	mov	r0, r2
 800394a:	4619      	mov	r1, r3
 800394c:	4b12      	ldr	r3, [pc, #72]	; (8003998 <tracer_solve+0xfc>)
 800394e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003952:	f7fc ff7b 	bl	800084c <__aeabi_ddiv>
 8003956:	4602      	mov	r2, r0
 8003958:	460b      	mov	r3, r1
 800395a:	4620      	mov	r0, r4
 800395c:	4629      	mov	r1, r5
 800395e:	f7fc fc95 	bl	800028c <__adddf3>
 8003962:	4602      	mov	r2, r0
 8003964:	460b      	mov	r3, r1
 8003966:	e9c7 2302 	strd	r2, r3, [r7, #8]

    error = before_error;
 800396a:	4b09      	ldr	r3, [pc, #36]	; (8003990 <tracer_solve+0xf4>)
 800396c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003970:	e9c7 2306 	strd	r2, r3, [r7, #24]

    return result;
 8003974:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003978:	ec43 2b17 	vmov	d7, r2, r3
}
 800397c:	eeb0 0a47 	vmov.f32	s0, s14
 8003980:	eef0 0a67 	vmov.f32	s1, s15
 8003984:	3720      	adds	r7, #32
 8003986:	46bd      	mov	sp, r7
 8003988:	bdb0      	pop	{r4, r5, r7, pc}
 800398a:	bf00      	nop
 800398c:	200006f8 	.word	0x200006f8
 8003990:	20000728 	.word	0x20000728
 8003994:	20000718 	.word	0x20000718
 8003998:	20000720 	.word	0x20000720
 800399c:	00000000 	.word	0x00000000

080039a0 <velotrace_start>:
double samplingtime;

PID pid;

void velotrace_start()
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	af00      	add	r7, sp, #0
    velotrace_init(1);
 80039a4:	ed9f 0b08 	vldr	d0, [pc, #32]	; 80039c8 <velotrace_start+0x28>
 80039a8:	f000 f812 	bl	80039d0 <velotrace_init>
    if(rotary_read_playmode() == search)
 80039ac:	f7fd fc7c 	bl	80012a8 <rotary_read_playmode>
 80039b0:	4603      	mov	r3, r0
 80039b2:	2b01      	cmp	r3, #1
 80039b4:	d105      	bne.n	80039c2 <velotrace_start+0x22>
    {
        velotrace_set_gain(0);
 80039b6:	2000      	movs	r0, #0
 80039b8:	f000 f82e 	bl	8003a18 <velotrace_set_gain>
        velotrace_set_target(0);
 80039bc:	2000      	movs	r0, #0
 80039be:	f000 f887 	bl	8003ad0 <velotrace_set_target>
    }
}
 80039c2:	bf00      	nop
 80039c4:	bd80      	pop	{r7, pc}
 80039c6:	bf00      	nop
 80039c8:	00000000 	.word	0x00000000
 80039cc:	3ff00000 	.word	0x3ff00000

080039d0 <velotrace_init>:

void velotrace_init(double samplingtime_)
{
 80039d0:	b480      	push	{r7}
 80039d2:	b083      	sub	sp, #12
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	ed87 0b00 	vstr	d0, [r7]
    samplingtime = samplingtime_;
 80039da:	490c      	ldr	r1, [pc, #48]	; (8003a0c <velotrace_init+0x3c>)
 80039dc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80039e0:	e9c1 2300 	strd	r2, r3, [r1]
    s_error = 0;
 80039e4:	490a      	ldr	r1, [pc, #40]	; (8003a10 <velotrace_init+0x40>)
 80039e6:	f04f 0200 	mov.w	r2, #0
 80039ea:	f04f 0300 	mov.w	r3, #0
 80039ee:	e9c1 2300 	strd	r2, r3, [r1]
    before_error = 0;
 80039f2:	4908      	ldr	r1, [pc, #32]	; (8003a14 <velotrace_init+0x44>)
 80039f4:	f04f 0200 	mov.w	r2, #0
 80039f8:	f04f 0300 	mov.w	r3, #0
 80039fc:	e9c1 2300 	strd	r2, r3, [r1]
}
 8003a00:	bf00      	nop
 8003a02:	370c      	adds	r7, #12
 8003a04:	46bd      	mov	sp, r7
 8003a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0a:	4770      	bx	lr
 8003a0c:	20000720 	.word	0x20000720
 8003a10:	20000718 	.word	0x20000718
 8003a14:	20000728 	.word	0x20000728

08003a18 <velotrace_set_gain>:

void velotrace_set_gain(unsigned short int i)
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b082      	sub	sp, #8
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	4603      	mov	r3, r0
 8003a20:	80fb      	strh	r3, [r7, #6]
    pid.kp = VELOCITY_KP_MAX - (VELOTRACE_STEP_SIZE - i + 1) * (double) VELOCITY_KP_TOLERANCE;
 8003a22:	88fb      	ldrh	r3, [r7, #6]
 8003a24:	f1c3 0311 	rsb	r3, r3, #17
 8003a28:	4618      	mov	r0, r3
 8003a2a:	f7fc fd7b 	bl	8000524 <__aeabi_i2d>
 8003a2e:	f04f 0200 	mov.w	r2, #0
 8003a32:	f04f 0300 	mov.w	r3, #0
 8003a36:	f7fc fddf 	bl	80005f8 <__aeabi_dmul>
 8003a3a:	4602      	mov	r2, r0
 8003a3c:	460b      	mov	r3, r1
 8003a3e:	f04f 0000 	mov.w	r0, #0
 8003a42:	4921      	ldr	r1, [pc, #132]	; (8003ac8 <velotrace_set_gain+0xb0>)
 8003a44:	f7fc fc20 	bl	8000288 <__aeabi_dsub>
 8003a48:	4602      	mov	r2, r0
 8003a4a:	460b      	mov	r3, r1
 8003a4c:	491f      	ldr	r1, [pc, #124]	; (8003acc <velotrace_set_gain+0xb4>)
 8003a4e:	e9c1 2302 	strd	r2, r3, [r1, #8]
    pid.ki = VELOCITY_KI_MAX - (VELOTRACE_STEP_SIZE - i + 1) * (double) VELOCITY_KI_TOLERANCE;
 8003a52:	88fb      	ldrh	r3, [r7, #6]
 8003a54:	f1c3 0311 	rsb	r3, r3, #17
 8003a58:	4618      	mov	r0, r3
 8003a5a:	f7fc fd63 	bl	8000524 <__aeabi_i2d>
 8003a5e:	f04f 0200 	mov.w	r2, #0
 8003a62:	f04f 0300 	mov.w	r3, #0
 8003a66:	f7fc fdc7 	bl	80005f8 <__aeabi_dmul>
 8003a6a:	4602      	mov	r2, r0
 8003a6c:	460b      	mov	r3, r1
 8003a6e:	a114      	add	r1, pc, #80	; (adr r1, 8003ac0 <velotrace_set_gain+0xa8>)
 8003a70:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003a74:	f7fc fc08 	bl	8000288 <__aeabi_dsub>
 8003a78:	4602      	mov	r2, r0
 8003a7a:	460b      	mov	r3, r1
 8003a7c:	4913      	ldr	r1, [pc, #76]	; (8003acc <velotrace_set_gain+0xb4>)
 8003a7e:	e9c1 2304 	strd	r2, r3, [r1, #16]
    pid.kd = VELOCITY_KD_MAX - (VELOTRACE_STEP_SIZE - i + 1) * (double) VELOCITY_KD_TOLERANCE;
 8003a82:	88fb      	ldrh	r3, [r7, #6]
 8003a84:	f1c3 0311 	rsb	r3, r3, #17
 8003a88:	4618      	mov	r0, r3
 8003a8a:	f7fc fd4b 	bl	8000524 <__aeabi_i2d>
 8003a8e:	f04f 0200 	mov.w	r2, #0
 8003a92:	f04f 0300 	mov.w	r3, #0
 8003a96:	f7fc fdaf 	bl	80005f8 <__aeabi_dmul>
 8003a9a:	4602      	mov	r2, r0
 8003a9c:	460b      	mov	r3, r1
 8003a9e:	f04f 0000 	mov.w	r0, #0
 8003aa2:	f04f 0100 	mov.w	r1, #0
 8003aa6:	f7fc fbef 	bl	8000288 <__aeabi_dsub>
 8003aaa:	4602      	mov	r2, r0
 8003aac:	460b      	mov	r3, r1
 8003aae:	4907      	ldr	r1, [pc, #28]	; (8003acc <velotrace_set_gain+0xb4>)
 8003ab0:	e9c1 2306 	strd	r2, r3, [r1, #24]
}
 8003ab4:	bf00      	nop
 8003ab6:	3708      	adds	r7, #8
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	bd80      	pop	{r7, pc}
 8003abc:	f3af 8000 	nop.w
 8003ac0:	e0000000 	.word	0xe0000000
 8003ac4:	3faeb851 	.word	0x3faeb851
 8003ac8:	40180000 	.word	0x40180000
 8003acc:	200006f8 	.word	0x200006f8

08003ad0 <velotrace_set_target>:

void velotrace_set_target(unsigned short int i)
{
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	b082      	sub	sp, #8
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	4603      	mov	r3, r0
 8003ad8:	80fb      	strh	r3, [r7, #6]
    pid.target = VELOCITY_TARGET_MAX - (VELOTRACE_STEP_SIZE - i + 1) * (double) VELOCITY_TARGET_TOLERANCE;
 8003ada:	88fb      	ldrh	r3, [r7, #6]
 8003adc:	f1c3 0311 	rsb	r3, r3, #17
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	f7fc fd1f 	bl	8000524 <__aeabi_i2d>
 8003ae6:	f04f 0200 	mov.w	r2, #0
 8003aea:	4b09      	ldr	r3, [pc, #36]	; (8003b10 <velotrace_set_target+0x40>)
 8003aec:	f7fc fd84 	bl	80005f8 <__aeabi_dmul>
 8003af0:	4602      	mov	r2, r0
 8003af2:	460b      	mov	r3, r1
 8003af4:	f04f 0000 	mov.w	r0, #0
 8003af8:	4906      	ldr	r1, [pc, #24]	; (8003b14 <velotrace_set_target+0x44>)
 8003afa:	f7fc fbc5 	bl	8000288 <__aeabi_dsub>
 8003afe:	4602      	mov	r2, r0
 8003b00:	460b      	mov	r3, r1
 8003b02:	4905      	ldr	r1, [pc, #20]	; (8003b18 <velotrace_set_target+0x48>)
 8003b04:	e9c1 2300 	strd	r2, r3, [r1]
}
 8003b08:	bf00      	nop
 8003b0a:	3708      	adds	r7, #8
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	bd80      	pop	{r7, pc}
 8003b10:	404f0000 	.word	0x404f0000
 8003b14:	409f4000 	.word	0x409f4000
 8003b18:	200006f8 	.word	0x200006f8

08003b1c <velotrace_solve>:

double velotrace_solve(double reference_)
{
 8003b1c:	b5b0      	push	{r4, r5, r7, lr}
 8003b1e:	b088      	sub	sp, #32
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	ed87 0b00 	vstr	d0, [r7]
    double error = reference_ - pid.target;
 8003b26:	4b39      	ldr	r3, [pc, #228]	; (8003c0c <velotrace_solve+0xf0>)
 8003b28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b2c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003b30:	f7fc fbaa 	bl	8000288 <__aeabi_dsub>
 8003b34:	4602      	mov	r2, r0
 8003b36:	460b      	mov	r3, r1
 8003b38:	e9c7 2306 	strd	r2, r3, [r7, #24]
    double d_error = error - before_error;
 8003b3c:	4b34      	ldr	r3, [pc, #208]	; (8003c10 <velotrace_solve+0xf4>)
 8003b3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b42:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8003b46:	f7fc fb9f 	bl	8000288 <__aeabi_dsub>
 8003b4a:	4602      	mov	r2, r0
 8003b4c:	460b      	mov	r3, r1
 8003b4e:	e9c7 2304 	strd	r2, r3, [r7, #16]
    s_error += error;
 8003b52:	4b30      	ldr	r3, [pc, #192]	; (8003c14 <velotrace_solve+0xf8>)
 8003b54:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003b58:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003b5c:	f7fc fb96 	bl	800028c <__adddf3>
 8003b60:	4602      	mov	r2, r0
 8003b62:	460b      	mov	r3, r1
 8003b64:	492b      	ldr	r1, [pc, #172]	; (8003c14 <velotrace_solve+0xf8>)
 8003b66:	e9c1 2300 	strd	r2, r3, [r1]
    double result = pid.kp * error + pid. ki * s_error * samplingtime + pid.kd * d_error / samplingtime;
 8003b6a:	4b28      	ldr	r3, [pc, #160]	; (8003c0c <velotrace_solve+0xf0>)
 8003b6c:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8003b70:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003b74:	f7fc fd40 	bl	80005f8 <__aeabi_dmul>
 8003b78:	4602      	mov	r2, r0
 8003b7a:	460b      	mov	r3, r1
 8003b7c:	4614      	mov	r4, r2
 8003b7e:	461d      	mov	r5, r3
 8003b80:	4b22      	ldr	r3, [pc, #136]	; (8003c0c <velotrace_solve+0xf0>)
 8003b82:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8003b86:	4b23      	ldr	r3, [pc, #140]	; (8003c14 <velotrace_solve+0xf8>)
 8003b88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b8c:	f7fc fd34 	bl	80005f8 <__aeabi_dmul>
 8003b90:	4602      	mov	r2, r0
 8003b92:	460b      	mov	r3, r1
 8003b94:	4610      	mov	r0, r2
 8003b96:	4619      	mov	r1, r3
 8003b98:	4b1f      	ldr	r3, [pc, #124]	; (8003c18 <velotrace_solve+0xfc>)
 8003b9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b9e:	f7fc fd2b 	bl	80005f8 <__aeabi_dmul>
 8003ba2:	4602      	mov	r2, r0
 8003ba4:	460b      	mov	r3, r1
 8003ba6:	4620      	mov	r0, r4
 8003ba8:	4629      	mov	r1, r5
 8003baa:	f7fc fb6f 	bl	800028c <__adddf3>
 8003bae:	4602      	mov	r2, r0
 8003bb0:	460b      	mov	r3, r1
 8003bb2:	4614      	mov	r4, r2
 8003bb4:	461d      	mov	r5, r3
 8003bb6:	4b15      	ldr	r3, [pc, #84]	; (8003c0c <velotrace_solve+0xf0>)
 8003bb8:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8003bbc:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003bc0:	f7fc fd1a 	bl	80005f8 <__aeabi_dmul>
 8003bc4:	4602      	mov	r2, r0
 8003bc6:	460b      	mov	r3, r1
 8003bc8:	4610      	mov	r0, r2
 8003bca:	4619      	mov	r1, r3
 8003bcc:	4b12      	ldr	r3, [pc, #72]	; (8003c18 <velotrace_solve+0xfc>)
 8003bce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bd2:	f7fc fe3b 	bl	800084c <__aeabi_ddiv>
 8003bd6:	4602      	mov	r2, r0
 8003bd8:	460b      	mov	r3, r1
 8003bda:	4620      	mov	r0, r4
 8003bdc:	4629      	mov	r1, r5
 8003bde:	f7fc fb55 	bl	800028c <__adddf3>
 8003be2:	4602      	mov	r2, r0
 8003be4:	460b      	mov	r3, r1
 8003be6:	e9c7 2302 	strd	r2, r3, [r7, #8]

    error = before_error;
 8003bea:	4b09      	ldr	r3, [pc, #36]	; (8003c10 <velotrace_solve+0xf4>)
 8003bec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bf0:	e9c7 2306 	strd	r2, r3, [r7, #24]

    return result;
 8003bf4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003bf8:	ec43 2b17 	vmov	d7, r2, r3
}
 8003bfc:	eeb0 0a47 	vmov.f32	s0, s14
 8003c00:	eef0 0a67 	vmov.f32	s1, s15
 8003c04:	3720      	adds	r7, #32
 8003c06:	46bd      	mov	sp, r7
 8003c08:	bdb0      	pop	{r4, r5, r7, pc}
 8003c0a:	bf00      	nop
 8003c0c:	200006f8 	.word	0x200006f8
 8003c10:	20000728 	.word	0x20000728
 8003c14:	20000718 	.word	0x20000718
 8003c18:	20000720 	.word	0x20000720

08003c1c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003c1c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003c54 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003c20:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003c22:	e003      	b.n	8003c2c <LoopCopyDataInit>

08003c24 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003c24:	4b0c      	ldr	r3, [pc, #48]	; (8003c58 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003c26:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003c28:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003c2a:	3104      	adds	r1, #4

08003c2c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003c2c:	480b      	ldr	r0, [pc, #44]	; (8003c5c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003c2e:	4b0c      	ldr	r3, [pc, #48]	; (8003c60 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003c30:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003c32:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003c34:	d3f6      	bcc.n	8003c24 <CopyDataInit>
  ldr  r2, =_sbss
 8003c36:	4a0b      	ldr	r2, [pc, #44]	; (8003c64 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003c38:	e002      	b.n	8003c40 <LoopFillZerobss>

08003c3a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003c3a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003c3c:	f842 3b04 	str.w	r3, [r2], #4

08003c40 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003c40:	4b09      	ldr	r3, [pc, #36]	; (8003c68 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003c42:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003c44:	d3f9      	bcc.n	8003c3a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003c46:	f7ff fb55 	bl	80032f4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003c4a:	f004 fab9 	bl	80081c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003c4e:	f7fd fea1 	bl	8001994 <main>
  bx  lr    
 8003c52:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003c54:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8003c58:	0800d0fc 	.word	0x0800d0fc
  ldr  r0, =_sdata
 8003c5c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003c60:	200001e0 	.word	0x200001e0
  ldr  r2, =_sbss
 8003c64:	200001e0 	.word	0x200001e0
  ldr  r3, = _ebss
 8003c68:	20000744 	.word	0x20000744

08003c6c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003c6c:	e7fe      	b.n	8003c6c <ADC_IRQHandler>
	...

08003c70 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003c70:	b580      	push	{r7, lr}
 8003c72:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003c74:	4b0e      	ldr	r3, [pc, #56]	; (8003cb0 <HAL_Init+0x40>)
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	4a0d      	ldr	r2, [pc, #52]	; (8003cb0 <HAL_Init+0x40>)
 8003c7a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003c7e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003c80:	4b0b      	ldr	r3, [pc, #44]	; (8003cb0 <HAL_Init+0x40>)
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	4a0a      	ldr	r2, [pc, #40]	; (8003cb0 <HAL_Init+0x40>)
 8003c86:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003c8a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003c8c:	4b08      	ldr	r3, [pc, #32]	; (8003cb0 <HAL_Init+0x40>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	4a07      	ldr	r2, [pc, #28]	; (8003cb0 <HAL_Init+0x40>)
 8003c92:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c96:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003c98:	2003      	movs	r0, #3
 8003c9a:	f000 fd83 	bl	80047a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003c9e:	2000      	movs	r0, #0
 8003ca0:	f000 f808 	bl	8003cb4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003ca4:	f7fe feee 	bl	8002a84 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003ca8:	2300      	movs	r3, #0
}
 8003caa:	4618      	mov	r0, r3
 8003cac:	bd80      	pop	{r7, pc}
 8003cae:	bf00      	nop
 8003cb0:	40023c00 	.word	0x40023c00

08003cb4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	b082      	sub	sp, #8
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003cbc:	4b12      	ldr	r3, [pc, #72]	; (8003d08 <HAL_InitTick+0x54>)
 8003cbe:	681a      	ldr	r2, [r3, #0]
 8003cc0:	4b12      	ldr	r3, [pc, #72]	; (8003d0c <HAL_InitTick+0x58>)
 8003cc2:	781b      	ldrb	r3, [r3, #0]
 8003cc4:	4619      	mov	r1, r3
 8003cc6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003cca:	fbb3 f3f1 	udiv	r3, r3, r1
 8003cce:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	f000 fd9b 	bl	800480e <HAL_SYSTICK_Config>
 8003cd8:	4603      	mov	r3, r0
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d001      	beq.n	8003ce2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003cde:	2301      	movs	r3, #1
 8003ce0:	e00e      	b.n	8003d00 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	2b0f      	cmp	r3, #15
 8003ce6:	d80a      	bhi.n	8003cfe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003ce8:	2200      	movs	r2, #0
 8003cea:	6879      	ldr	r1, [r7, #4]
 8003cec:	f04f 30ff 	mov.w	r0, #4294967295
 8003cf0:	f000 fd63 	bl	80047ba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003cf4:	4a06      	ldr	r2, [pc, #24]	; (8003d10 <HAL_InitTick+0x5c>)
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	e000      	b.n	8003d00 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003cfe:	2301      	movs	r3, #1
}
 8003d00:	4618      	mov	r0, r3
 8003d02:	3708      	adds	r7, #8
 8003d04:	46bd      	mov	sp, r7
 8003d06:	bd80      	pop	{r7, pc}
 8003d08:	20000000 	.word	0x20000000
 8003d0c:	20000008 	.word	0x20000008
 8003d10:	20000004 	.word	0x20000004

08003d14 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003d14:	b480      	push	{r7}
 8003d16:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003d18:	4b06      	ldr	r3, [pc, #24]	; (8003d34 <HAL_IncTick+0x20>)
 8003d1a:	781b      	ldrb	r3, [r3, #0]
 8003d1c:	461a      	mov	r2, r3
 8003d1e:	4b06      	ldr	r3, [pc, #24]	; (8003d38 <HAL_IncTick+0x24>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	4413      	add	r3, r2
 8003d24:	4a04      	ldr	r2, [pc, #16]	; (8003d38 <HAL_IncTick+0x24>)
 8003d26:	6013      	str	r3, [r2, #0]
}
 8003d28:	bf00      	nop
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d30:	4770      	bx	lr
 8003d32:	bf00      	nop
 8003d34:	20000008 	.word	0x20000008
 8003d38:	20000730 	.word	0x20000730

08003d3c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003d3c:	b480      	push	{r7}
 8003d3e:	af00      	add	r7, sp, #0
  return uwTick;
 8003d40:	4b03      	ldr	r3, [pc, #12]	; (8003d50 <HAL_GetTick+0x14>)
 8003d42:	681b      	ldr	r3, [r3, #0]
}
 8003d44:	4618      	mov	r0, r3
 8003d46:	46bd      	mov	sp, r7
 8003d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4c:	4770      	bx	lr
 8003d4e:	bf00      	nop
 8003d50:	20000730 	.word	0x20000730

08003d54 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003d54:	b580      	push	{r7, lr}
 8003d56:	b084      	sub	sp, #16
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003d5c:	f7ff ffee 	bl	8003d3c <HAL_GetTick>
 8003d60:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d6c:	d005      	beq.n	8003d7a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003d6e:	4b0a      	ldr	r3, [pc, #40]	; (8003d98 <HAL_Delay+0x44>)
 8003d70:	781b      	ldrb	r3, [r3, #0]
 8003d72:	461a      	mov	r2, r3
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	4413      	add	r3, r2
 8003d78:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003d7a:	bf00      	nop
 8003d7c:	f7ff ffde 	bl	8003d3c <HAL_GetTick>
 8003d80:	4602      	mov	r2, r0
 8003d82:	68bb      	ldr	r3, [r7, #8]
 8003d84:	1ad3      	subs	r3, r2, r3
 8003d86:	68fa      	ldr	r2, [r7, #12]
 8003d88:	429a      	cmp	r2, r3
 8003d8a:	d8f7      	bhi.n	8003d7c <HAL_Delay+0x28>
  {
  }
}
 8003d8c:	bf00      	nop
 8003d8e:	bf00      	nop
 8003d90:	3710      	adds	r7, #16
 8003d92:	46bd      	mov	sp, r7
 8003d94:	bd80      	pop	{r7, pc}
 8003d96:	bf00      	nop
 8003d98:	20000008 	.word	0x20000008

08003d9c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	b084      	sub	sp, #16
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003da4:	2300      	movs	r3, #0
 8003da6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d101      	bne.n	8003db2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003dae:	2301      	movs	r3, #1
 8003db0:	e033      	b.n	8003e1a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d109      	bne.n	8003dce <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003dba:	6878      	ldr	r0, [r7, #4]
 8003dbc:	f7fe fe8e 	bl	8002adc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2200      	movs	r2, #0
 8003dc4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	2200      	movs	r2, #0
 8003dca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dd2:	f003 0310 	and.w	r3, r3, #16
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d118      	bne.n	8003e0c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dde:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003de2:	f023 0302 	bic.w	r3, r3, #2
 8003de6:	f043 0202 	orr.w	r2, r3, #2
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003dee:	6878      	ldr	r0, [r7, #4]
 8003df0:	f000 fa8a 	bl	8004308 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2200      	movs	r2, #0
 8003df8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dfe:	f023 0303 	bic.w	r3, r3, #3
 8003e02:	f043 0201 	orr.w	r2, r3, #1
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	641a      	str	r2, [r3, #64]	; 0x40
 8003e0a:	e001      	b.n	8003e10 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003e0c:	2301      	movs	r3, #1
 8003e0e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	2200      	movs	r2, #0
 8003e14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003e18:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e1a:	4618      	mov	r0, r3
 8003e1c:	3710      	adds	r7, #16
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	bd80      	pop	{r7, pc}
	...

08003e24 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	b086      	sub	sp, #24
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	60f8      	str	r0, [r7, #12]
 8003e2c:	60b9      	str	r1, [r7, #8]
 8003e2e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8003e30:	2300      	movs	r3, #0
 8003e32:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e3a:	2b01      	cmp	r3, #1
 8003e3c:	d101      	bne.n	8003e42 <HAL_ADC_Start_DMA+0x1e>
 8003e3e:	2302      	movs	r3, #2
 8003e40:	e0cc      	b.n	8003fdc <HAL_ADC_Start_DMA+0x1b8>
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	2201      	movs	r2, #1
 8003e46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	689b      	ldr	r3, [r3, #8]
 8003e50:	f003 0301 	and.w	r3, r3, #1
 8003e54:	2b01      	cmp	r3, #1
 8003e56:	d018      	beq.n	8003e8a <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	689a      	ldr	r2, [r3, #8]
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f042 0201 	orr.w	r2, r2, #1
 8003e66:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003e68:	4b5e      	ldr	r3, [pc, #376]	; (8003fe4 <HAL_ADC_Start_DMA+0x1c0>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	4a5e      	ldr	r2, [pc, #376]	; (8003fe8 <HAL_ADC_Start_DMA+0x1c4>)
 8003e6e:	fba2 2303 	umull	r2, r3, r2, r3
 8003e72:	0c9a      	lsrs	r2, r3, #18
 8003e74:	4613      	mov	r3, r2
 8003e76:	005b      	lsls	r3, r3, #1
 8003e78:	4413      	add	r3, r2
 8003e7a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003e7c:	e002      	b.n	8003e84 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8003e7e:	693b      	ldr	r3, [r7, #16]
 8003e80:	3b01      	subs	r3, #1
 8003e82:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003e84:	693b      	ldr	r3, [r7, #16]
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d1f9      	bne.n	8003e7e <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	689b      	ldr	r3, [r3, #8]
 8003e90:	f003 0301 	and.w	r3, r3, #1
 8003e94:	2b01      	cmp	r3, #1
 8003e96:	f040 80a0 	bne.w	8003fda <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e9e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003ea2:	f023 0301 	bic.w	r3, r3, #1
 8003ea6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	685b      	ldr	r3, [r3, #4]
 8003eb4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d007      	beq.n	8003ecc <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ec0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003ec4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ed0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003ed4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ed8:	d106      	bne.n	8003ee8 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ede:	f023 0206 	bic.w	r2, r3, #6
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	645a      	str	r2, [r3, #68]	; 0x44
 8003ee6:	e002      	b.n	8003eee <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	2200      	movs	r2, #0
 8003eec:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003ef6:	4b3d      	ldr	r3, [pc, #244]	; (8003fec <HAL_ADC_Start_DMA+0x1c8>)
 8003ef8:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003efe:	4a3c      	ldr	r2, [pc, #240]	; (8003ff0 <HAL_ADC_Start_DMA+0x1cc>)
 8003f00:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f06:	4a3b      	ldr	r2, [pc, #236]	; (8003ff4 <HAL_ADC_Start_DMA+0x1d0>)
 8003f08:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f0e:	4a3a      	ldr	r2, [pc, #232]	; (8003ff8 <HAL_ADC_Start_DMA+0x1d4>)
 8003f10:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003f1a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	685a      	ldr	r2, [r3, #4]
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8003f2a:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	689a      	ldr	r2, [r3, #8]
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003f3a:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	334c      	adds	r3, #76	; 0x4c
 8003f46:	4619      	mov	r1, r3
 8003f48:	68ba      	ldr	r2, [r7, #8]
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	f000 fd1a 	bl	8004984 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003f50:	697b      	ldr	r3, [r7, #20]
 8003f52:	685b      	ldr	r3, [r3, #4]
 8003f54:	f003 031f 	and.w	r3, r3, #31
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d12a      	bne.n	8003fb2 <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	4a26      	ldr	r2, [pc, #152]	; (8003ffc <HAL_ADC_Start_DMA+0x1d8>)
 8003f62:	4293      	cmp	r3, r2
 8003f64:	d015      	beq.n	8003f92 <HAL_ADC_Start_DMA+0x16e>
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	4a25      	ldr	r2, [pc, #148]	; (8004000 <HAL_ADC_Start_DMA+0x1dc>)
 8003f6c:	4293      	cmp	r3, r2
 8003f6e:	d105      	bne.n	8003f7c <HAL_ADC_Start_DMA+0x158>
 8003f70:	4b1e      	ldr	r3, [pc, #120]	; (8003fec <HAL_ADC_Start_DMA+0x1c8>)
 8003f72:	685b      	ldr	r3, [r3, #4]
 8003f74:	f003 031f 	and.w	r3, r3, #31
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d00a      	beq.n	8003f92 <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	4a20      	ldr	r2, [pc, #128]	; (8004004 <HAL_ADC_Start_DMA+0x1e0>)
 8003f82:	4293      	cmp	r3, r2
 8003f84:	d129      	bne.n	8003fda <HAL_ADC_Start_DMA+0x1b6>
 8003f86:	4b19      	ldr	r3, [pc, #100]	; (8003fec <HAL_ADC_Start_DMA+0x1c8>)
 8003f88:	685b      	ldr	r3, [r3, #4]
 8003f8a:	f003 0310 	and.w	r3, r3, #16
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d123      	bne.n	8003fda <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	689b      	ldr	r3, [r3, #8]
 8003f98:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d11c      	bne.n	8003fda <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	689a      	ldr	r2, [r3, #8]
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003fae:	609a      	str	r2, [r3, #8]
 8003fb0:	e013      	b.n	8003fda <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	4a11      	ldr	r2, [pc, #68]	; (8003ffc <HAL_ADC_Start_DMA+0x1d8>)
 8003fb8:	4293      	cmp	r3, r2
 8003fba:	d10e      	bne.n	8003fda <HAL_ADC_Start_DMA+0x1b6>
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	689b      	ldr	r3, [r3, #8]
 8003fc2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d107      	bne.n	8003fda <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	689a      	ldr	r2, [r3, #8]
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003fd8:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8003fda:	2300      	movs	r3, #0
}
 8003fdc:	4618      	mov	r0, r3
 8003fde:	3718      	adds	r7, #24
 8003fe0:	46bd      	mov	sp, r7
 8003fe2:	bd80      	pop	{r7, pc}
 8003fe4:	20000000 	.word	0x20000000
 8003fe8:	431bde83 	.word	0x431bde83
 8003fec:	40012300 	.word	0x40012300
 8003ff0:	08004501 	.word	0x08004501
 8003ff4:	080045bb 	.word	0x080045bb
 8003ff8:	080045d7 	.word	0x080045d7
 8003ffc:	40012000 	.word	0x40012000
 8004000:	40012100 	.word	0x40012100
 8004004:	40012200 	.word	0x40012200

08004008 <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 8004008:	b580      	push	{r7, lr}
 800400a:	b084      	sub	sp, #16
 800400c:	af00      	add	r7, sp, #0
 800400e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004010:	2300      	movs	r3, #0
 8004012:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800401a:	2b01      	cmp	r3, #1
 800401c:	d101      	bne.n	8004022 <HAL_ADC_Stop_DMA+0x1a>
 800401e:	2302      	movs	r3, #2
 8004020:	e038      	b.n	8004094 <HAL_ADC_Stop_DMA+0x8c>
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	2201      	movs	r2, #1
 8004026:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	689a      	ldr	r2, [r3, #8]
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f022 0201 	bic.w	r2, r2, #1
 8004038:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	689b      	ldr	r3, [r3, #8]
 8004040:	f003 0301 	and.w	r3, r3, #1
 8004044:	2b00      	cmp	r3, #0
 8004046:	d120      	bne.n	800408a <HAL_ADC_Stop_DMA+0x82>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	689a      	ldr	r2, [r3, #8]
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004056:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800405c:	4618      	mov	r0, r3
 800405e:	f000 fce9 	bl	8004a34 <HAL_DMA_Abort>
 8004062:	4603      	mov	r3, r0
 8004064:	73fb      	strb	r3, [r7, #15]
    
    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	685a      	ldr	r2, [r3, #4]
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 8004074:	605a      	str	r2, [r3, #4]
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800407a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800407e:	f023 0301 	bic.w	r3, r3, #1
 8004082:	f043 0201 	orr.w	r2, r3, #1
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	2200      	movs	r2, #0
 800408e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8004092:	7bfb      	ldrb	r3, [r7, #15]
}
 8004094:	4618      	mov	r0, r3
 8004096:	3710      	adds	r7, #16
 8004098:	46bd      	mov	sp, r7
 800409a:	bd80      	pop	{r7, pc}

0800409c <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800409c:	b480      	push	{r7}
 800409e:	b083      	sub	sp, #12
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80040a4:	bf00      	nop
 80040a6:	370c      	adds	r7, #12
 80040a8:	46bd      	mov	sp, r7
 80040aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ae:	4770      	bx	lr

080040b0 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80040b0:	b480      	push	{r7}
 80040b2:	b083      	sub	sp, #12
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80040b8:	bf00      	nop
 80040ba:	370c      	adds	r7, #12
 80040bc:	46bd      	mov	sp, r7
 80040be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c2:	4770      	bx	lr

080040c4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80040c4:	b480      	push	{r7}
 80040c6:	b085      	sub	sp, #20
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
 80040cc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80040ce:	2300      	movs	r3, #0
 80040d0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80040d8:	2b01      	cmp	r3, #1
 80040da:	d101      	bne.n	80040e0 <HAL_ADC_ConfigChannel+0x1c>
 80040dc:	2302      	movs	r3, #2
 80040de:	e105      	b.n	80042ec <HAL_ADC_ConfigChannel+0x228>
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2201      	movs	r2, #1
 80040e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80040e8:	683b      	ldr	r3, [r7, #0]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	2b09      	cmp	r3, #9
 80040ee:	d925      	bls.n	800413c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	68d9      	ldr	r1, [r3, #12]
 80040f6:	683b      	ldr	r3, [r7, #0]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	b29b      	uxth	r3, r3
 80040fc:	461a      	mov	r2, r3
 80040fe:	4613      	mov	r3, r2
 8004100:	005b      	lsls	r3, r3, #1
 8004102:	4413      	add	r3, r2
 8004104:	3b1e      	subs	r3, #30
 8004106:	2207      	movs	r2, #7
 8004108:	fa02 f303 	lsl.w	r3, r2, r3
 800410c:	43da      	mvns	r2, r3
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	400a      	ands	r2, r1
 8004114:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	68d9      	ldr	r1, [r3, #12]
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	689a      	ldr	r2, [r3, #8]
 8004120:	683b      	ldr	r3, [r7, #0]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	b29b      	uxth	r3, r3
 8004126:	4618      	mov	r0, r3
 8004128:	4603      	mov	r3, r0
 800412a:	005b      	lsls	r3, r3, #1
 800412c:	4403      	add	r3, r0
 800412e:	3b1e      	subs	r3, #30
 8004130:	409a      	lsls	r2, r3
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	430a      	orrs	r2, r1
 8004138:	60da      	str	r2, [r3, #12]
 800413a:	e022      	b.n	8004182 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	6919      	ldr	r1, [r3, #16]
 8004142:	683b      	ldr	r3, [r7, #0]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	b29b      	uxth	r3, r3
 8004148:	461a      	mov	r2, r3
 800414a:	4613      	mov	r3, r2
 800414c:	005b      	lsls	r3, r3, #1
 800414e:	4413      	add	r3, r2
 8004150:	2207      	movs	r2, #7
 8004152:	fa02 f303 	lsl.w	r3, r2, r3
 8004156:	43da      	mvns	r2, r3
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	400a      	ands	r2, r1
 800415e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	6919      	ldr	r1, [r3, #16]
 8004166:	683b      	ldr	r3, [r7, #0]
 8004168:	689a      	ldr	r2, [r3, #8]
 800416a:	683b      	ldr	r3, [r7, #0]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	b29b      	uxth	r3, r3
 8004170:	4618      	mov	r0, r3
 8004172:	4603      	mov	r3, r0
 8004174:	005b      	lsls	r3, r3, #1
 8004176:	4403      	add	r3, r0
 8004178:	409a      	lsls	r2, r3
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	430a      	orrs	r2, r1
 8004180:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8004182:	683b      	ldr	r3, [r7, #0]
 8004184:	685b      	ldr	r3, [r3, #4]
 8004186:	2b06      	cmp	r3, #6
 8004188:	d824      	bhi.n	80041d4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004190:	683b      	ldr	r3, [r7, #0]
 8004192:	685a      	ldr	r2, [r3, #4]
 8004194:	4613      	mov	r3, r2
 8004196:	009b      	lsls	r3, r3, #2
 8004198:	4413      	add	r3, r2
 800419a:	3b05      	subs	r3, #5
 800419c:	221f      	movs	r2, #31
 800419e:	fa02 f303 	lsl.w	r3, r2, r3
 80041a2:	43da      	mvns	r2, r3
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	400a      	ands	r2, r1
 80041aa:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80041b2:	683b      	ldr	r3, [r7, #0]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	b29b      	uxth	r3, r3
 80041b8:	4618      	mov	r0, r3
 80041ba:	683b      	ldr	r3, [r7, #0]
 80041bc:	685a      	ldr	r2, [r3, #4]
 80041be:	4613      	mov	r3, r2
 80041c0:	009b      	lsls	r3, r3, #2
 80041c2:	4413      	add	r3, r2
 80041c4:	3b05      	subs	r3, #5
 80041c6:	fa00 f203 	lsl.w	r2, r0, r3
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	430a      	orrs	r2, r1
 80041d0:	635a      	str	r2, [r3, #52]	; 0x34
 80041d2:	e04c      	b.n	800426e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	685b      	ldr	r3, [r3, #4]
 80041d8:	2b0c      	cmp	r3, #12
 80041da:	d824      	bhi.n	8004226 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80041e2:	683b      	ldr	r3, [r7, #0]
 80041e4:	685a      	ldr	r2, [r3, #4]
 80041e6:	4613      	mov	r3, r2
 80041e8:	009b      	lsls	r3, r3, #2
 80041ea:	4413      	add	r3, r2
 80041ec:	3b23      	subs	r3, #35	; 0x23
 80041ee:	221f      	movs	r2, #31
 80041f0:	fa02 f303 	lsl.w	r3, r2, r3
 80041f4:	43da      	mvns	r2, r3
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	400a      	ands	r2, r1
 80041fc:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004204:	683b      	ldr	r3, [r7, #0]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	b29b      	uxth	r3, r3
 800420a:	4618      	mov	r0, r3
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	685a      	ldr	r2, [r3, #4]
 8004210:	4613      	mov	r3, r2
 8004212:	009b      	lsls	r3, r3, #2
 8004214:	4413      	add	r3, r2
 8004216:	3b23      	subs	r3, #35	; 0x23
 8004218:	fa00 f203 	lsl.w	r2, r0, r3
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	430a      	orrs	r2, r1
 8004222:	631a      	str	r2, [r3, #48]	; 0x30
 8004224:	e023      	b.n	800426e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800422c:	683b      	ldr	r3, [r7, #0]
 800422e:	685a      	ldr	r2, [r3, #4]
 8004230:	4613      	mov	r3, r2
 8004232:	009b      	lsls	r3, r3, #2
 8004234:	4413      	add	r3, r2
 8004236:	3b41      	subs	r3, #65	; 0x41
 8004238:	221f      	movs	r2, #31
 800423a:	fa02 f303 	lsl.w	r3, r2, r3
 800423e:	43da      	mvns	r2, r3
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	400a      	ands	r2, r1
 8004246:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800424e:	683b      	ldr	r3, [r7, #0]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	b29b      	uxth	r3, r3
 8004254:	4618      	mov	r0, r3
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	685a      	ldr	r2, [r3, #4]
 800425a:	4613      	mov	r3, r2
 800425c:	009b      	lsls	r3, r3, #2
 800425e:	4413      	add	r3, r2
 8004260:	3b41      	subs	r3, #65	; 0x41
 8004262:	fa00 f203 	lsl.w	r2, r0, r3
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	430a      	orrs	r2, r1
 800426c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800426e:	4b22      	ldr	r3, [pc, #136]	; (80042f8 <HAL_ADC_ConfigChannel+0x234>)
 8004270:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	4a21      	ldr	r2, [pc, #132]	; (80042fc <HAL_ADC_ConfigChannel+0x238>)
 8004278:	4293      	cmp	r3, r2
 800427a:	d109      	bne.n	8004290 <HAL_ADC_ConfigChannel+0x1cc>
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	2b12      	cmp	r3, #18
 8004282:	d105      	bne.n	8004290 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	685b      	ldr	r3, [r3, #4]
 8004288:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	4a19      	ldr	r2, [pc, #100]	; (80042fc <HAL_ADC_ConfigChannel+0x238>)
 8004296:	4293      	cmp	r3, r2
 8004298:	d123      	bne.n	80042e2 <HAL_ADC_ConfigChannel+0x21e>
 800429a:	683b      	ldr	r3, [r7, #0]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	2b10      	cmp	r3, #16
 80042a0:	d003      	beq.n	80042aa <HAL_ADC_ConfigChannel+0x1e6>
 80042a2:	683b      	ldr	r3, [r7, #0]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	2b11      	cmp	r3, #17
 80042a8:	d11b      	bne.n	80042e2 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	685b      	ldr	r3, [r3, #4]
 80042ae:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	2b10      	cmp	r3, #16
 80042bc:	d111      	bne.n	80042e2 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80042be:	4b10      	ldr	r3, [pc, #64]	; (8004300 <HAL_ADC_ConfigChannel+0x23c>)
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	4a10      	ldr	r2, [pc, #64]	; (8004304 <HAL_ADC_ConfigChannel+0x240>)
 80042c4:	fba2 2303 	umull	r2, r3, r2, r3
 80042c8:	0c9a      	lsrs	r2, r3, #18
 80042ca:	4613      	mov	r3, r2
 80042cc:	009b      	lsls	r3, r3, #2
 80042ce:	4413      	add	r3, r2
 80042d0:	005b      	lsls	r3, r3, #1
 80042d2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80042d4:	e002      	b.n	80042dc <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80042d6:	68bb      	ldr	r3, [r7, #8]
 80042d8:	3b01      	subs	r3, #1
 80042da:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80042dc:	68bb      	ldr	r3, [r7, #8]
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d1f9      	bne.n	80042d6 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	2200      	movs	r2, #0
 80042e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80042ea:	2300      	movs	r3, #0
}
 80042ec:	4618      	mov	r0, r3
 80042ee:	3714      	adds	r7, #20
 80042f0:	46bd      	mov	sp, r7
 80042f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f6:	4770      	bx	lr
 80042f8:	40012300 	.word	0x40012300
 80042fc:	40012000 	.word	0x40012000
 8004300:	20000000 	.word	0x20000000
 8004304:	431bde83 	.word	0x431bde83

08004308 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004308:	b480      	push	{r7}
 800430a:	b085      	sub	sp, #20
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004310:	4b79      	ldr	r3, [pc, #484]	; (80044f8 <ADC_Init+0x1f0>)
 8004312:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	685b      	ldr	r3, [r3, #4]
 8004318:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	685a      	ldr	r2, [r3, #4]
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	685b      	ldr	r3, [r3, #4]
 8004328:	431a      	orrs	r2, r3
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	685a      	ldr	r2, [r3, #4]
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800433c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	6859      	ldr	r1, [r3, #4]
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	691b      	ldr	r3, [r3, #16]
 8004348:	021a      	lsls	r2, r3, #8
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	430a      	orrs	r2, r1
 8004350:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	685a      	ldr	r2, [r3, #4]
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8004360:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	6859      	ldr	r1, [r3, #4]
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	689a      	ldr	r2, [r3, #8]
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	430a      	orrs	r2, r1
 8004372:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	689a      	ldr	r2, [r3, #8]
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004382:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	6899      	ldr	r1, [r3, #8]
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	68da      	ldr	r2, [r3, #12]
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	430a      	orrs	r2, r1
 8004394:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800439a:	4a58      	ldr	r2, [pc, #352]	; (80044fc <ADC_Init+0x1f4>)
 800439c:	4293      	cmp	r3, r2
 800439e:	d022      	beq.n	80043e6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	689a      	ldr	r2, [r3, #8]
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80043ae:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	6899      	ldr	r1, [r3, #8]
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	430a      	orrs	r2, r1
 80043c0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	689a      	ldr	r2, [r3, #8]
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80043d0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	6899      	ldr	r1, [r3, #8]
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	430a      	orrs	r2, r1
 80043e2:	609a      	str	r2, [r3, #8]
 80043e4:	e00f      	b.n	8004406 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	689a      	ldr	r2, [r3, #8]
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80043f4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	689a      	ldr	r2, [r3, #8]
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004404:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	689a      	ldr	r2, [r3, #8]
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f022 0202 	bic.w	r2, r2, #2
 8004414:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	6899      	ldr	r1, [r3, #8]
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	7e1b      	ldrb	r3, [r3, #24]
 8004420:	005a      	lsls	r2, r3, #1
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	430a      	orrs	r2, r1
 8004428:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004430:	2b00      	cmp	r3, #0
 8004432:	d01b      	beq.n	800446c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	685a      	ldr	r2, [r3, #4]
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004442:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	685a      	ldr	r2, [r3, #4]
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8004452:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	6859      	ldr	r1, [r3, #4]
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800445e:	3b01      	subs	r3, #1
 8004460:	035a      	lsls	r2, r3, #13
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	430a      	orrs	r2, r1
 8004468:	605a      	str	r2, [r3, #4]
 800446a:	e007      	b.n	800447c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	685a      	ldr	r2, [r3, #4]
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800447a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800448a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	69db      	ldr	r3, [r3, #28]
 8004496:	3b01      	subs	r3, #1
 8004498:	051a      	lsls	r2, r3, #20
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	430a      	orrs	r2, r1
 80044a0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	689a      	ldr	r2, [r3, #8]
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80044b0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	6899      	ldr	r1, [r3, #8]
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80044be:	025a      	lsls	r2, r3, #9
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	430a      	orrs	r2, r1
 80044c6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	689a      	ldr	r2, [r3, #8]
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80044d6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	6899      	ldr	r1, [r3, #8]
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	695b      	ldr	r3, [r3, #20]
 80044e2:	029a      	lsls	r2, r3, #10
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	430a      	orrs	r2, r1
 80044ea:	609a      	str	r2, [r3, #8]
}
 80044ec:	bf00      	nop
 80044ee:	3714      	adds	r7, #20
 80044f0:	46bd      	mov	sp, r7
 80044f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f6:	4770      	bx	lr
 80044f8:	40012300 	.word	0x40012300
 80044fc:	0f000001 	.word	0x0f000001

08004500 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004500:	b580      	push	{r7, lr}
 8004502:	b084      	sub	sp, #16
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800450c:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004512:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004516:	2b00      	cmp	r3, #0
 8004518:	d13c      	bne.n	8004594 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800451e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	689b      	ldr	r3, [r3, #8]
 800452c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004530:	2b00      	cmp	r3, #0
 8004532:	d12b      	bne.n	800458c <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004538:	2b00      	cmp	r3, #0
 800453a:	d127      	bne.n	800458c <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004542:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004546:	2b00      	cmp	r3, #0
 8004548:	d006      	beq.n	8004558 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	689b      	ldr	r3, [r3, #8]
 8004550:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004554:	2b00      	cmp	r3, #0
 8004556:	d119      	bne.n	800458c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	685a      	ldr	r2, [r3, #4]
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f022 0220 	bic.w	r2, r2, #32
 8004566:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800456c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004578:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800457c:	2b00      	cmp	r3, #0
 800457e:	d105      	bne.n	800458c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004584:	f043 0201 	orr.w	r2, r3, #1
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800458c:	68f8      	ldr	r0, [r7, #12]
 800458e:	f7fd f84b 	bl	8001628 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004592:	e00e      	b.n	80045b2 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004598:	f003 0310 	and.w	r3, r3, #16
 800459c:	2b00      	cmp	r3, #0
 800459e:	d003      	beq.n	80045a8 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80045a0:	68f8      	ldr	r0, [r7, #12]
 80045a2:	f7ff fd85 	bl	80040b0 <HAL_ADC_ErrorCallback>
}
 80045a6:	e004      	b.n	80045b2 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045ae:	6878      	ldr	r0, [r7, #4]
 80045b0:	4798      	blx	r3
}
 80045b2:	bf00      	nop
 80045b4:	3710      	adds	r7, #16
 80045b6:	46bd      	mov	sp, r7
 80045b8:	bd80      	pop	{r7, pc}

080045ba <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80045ba:	b580      	push	{r7, lr}
 80045bc:	b084      	sub	sp, #16
 80045be:	af00      	add	r7, sp, #0
 80045c0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045c6:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80045c8:	68f8      	ldr	r0, [r7, #12]
 80045ca:	f7ff fd67 	bl	800409c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80045ce:	bf00      	nop
 80045d0:	3710      	adds	r7, #16
 80045d2:	46bd      	mov	sp, r7
 80045d4:	bd80      	pop	{r7, pc}

080045d6 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80045d6:	b580      	push	{r7, lr}
 80045d8:	b084      	sub	sp, #16
 80045da:	af00      	add	r7, sp, #0
 80045dc:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045e2:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	2240      	movs	r2, #64	; 0x40
 80045e8:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045ee:	f043 0204 	orr.w	r2, r3, #4
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80045f6:	68f8      	ldr	r0, [r7, #12]
 80045f8:	f7ff fd5a 	bl	80040b0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80045fc:	bf00      	nop
 80045fe:	3710      	adds	r7, #16
 8004600:	46bd      	mov	sp, r7
 8004602:	bd80      	pop	{r7, pc}

08004604 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004604:	b480      	push	{r7}
 8004606:	b085      	sub	sp, #20
 8004608:	af00      	add	r7, sp, #0
 800460a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	f003 0307 	and.w	r3, r3, #7
 8004612:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004614:	4b0c      	ldr	r3, [pc, #48]	; (8004648 <__NVIC_SetPriorityGrouping+0x44>)
 8004616:	68db      	ldr	r3, [r3, #12]
 8004618:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800461a:	68ba      	ldr	r2, [r7, #8]
 800461c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004620:	4013      	ands	r3, r2
 8004622:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004628:	68bb      	ldr	r3, [r7, #8]
 800462a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800462c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004630:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004634:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004636:	4a04      	ldr	r2, [pc, #16]	; (8004648 <__NVIC_SetPriorityGrouping+0x44>)
 8004638:	68bb      	ldr	r3, [r7, #8]
 800463a:	60d3      	str	r3, [r2, #12]
}
 800463c:	bf00      	nop
 800463e:	3714      	adds	r7, #20
 8004640:	46bd      	mov	sp, r7
 8004642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004646:	4770      	bx	lr
 8004648:	e000ed00 	.word	0xe000ed00

0800464c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800464c:	b480      	push	{r7}
 800464e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004650:	4b04      	ldr	r3, [pc, #16]	; (8004664 <__NVIC_GetPriorityGrouping+0x18>)
 8004652:	68db      	ldr	r3, [r3, #12]
 8004654:	0a1b      	lsrs	r3, r3, #8
 8004656:	f003 0307 	and.w	r3, r3, #7
}
 800465a:	4618      	mov	r0, r3
 800465c:	46bd      	mov	sp, r7
 800465e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004662:	4770      	bx	lr
 8004664:	e000ed00 	.word	0xe000ed00

08004668 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004668:	b480      	push	{r7}
 800466a:	b083      	sub	sp, #12
 800466c:	af00      	add	r7, sp, #0
 800466e:	4603      	mov	r3, r0
 8004670:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004672:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004676:	2b00      	cmp	r3, #0
 8004678:	db0b      	blt.n	8004692 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800467a:	79fb      	ldrb	r3, [r7, #7]
 800467c:	f003 021f 	and.w	r2, r3, #31
 8004680:	4907      	ldr	r1, [pc, #28]	; (80046a0 <__NVIC_EnableIRQ+0x38>)
 8004682:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004686:	095b      	lsrs	r3, r3, #5
 8004688:	2001      	movs	r0, #1
 800468a:	fa00 f202 	lsl.w	r2, r0, r2
 800468e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004692:	bf00      	nop
 8004694:	370c      	adds	r7, #12
 8004696:	46bd      	mov	sp, r7
 8004698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469c:	4770      	bx	lr
 800469e:	bf00      	nop
 80046a0:	e000e100 	.word	0xe000e100

080046a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80046a4:	b480      	push	{r7}
 80046a6:	b083      	sub	sp, #12
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	4603      	mov	r3, r0
 80046ac:	6039      	str	r1, [r7, #0]
 80046ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80046b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	db0a      	blt.n	80046ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80046b8:	683b      	ldr	r3, [r7, #0]
 80046ba:	b2da      	uxtb	r2, r3
 80046bc:	490c      	ldr	r1, [pc, #48]	; (80046f0 <__NVIC_SetPriority+0x4c>)
 80046be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046c2:	0112      	lsls	r2, r2, #4
 80046c4:	b2d2      	uxtb	r2, r2
 80046c6:	440b      	add	r3, r1
 80046c8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80046cc:	e00a      	b.n	80046e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	b2da      	uxtb	r2, r3
 80046d2:	4908      	ldr	r1, [pc, #32]	; (80046f4 <__NVIC_SetPriority+0x50>)
 80046d4:	79fb      	ldrb	r3, [r7, #7]
 80046d6:	f003 030f 	and.w	r3, r3, #15
 80046da:	3b04      	subs	r3, #4
 80046dc:	0112      	lsls	r2, r2, #4
 80046de:	b2d2      	uxtb	r2, r2
 80046e0:	440b      	add	r3, r1
 80046e2:	761a      	strb	r2, [r3, #24]
}
 80046e4:	bf00      	nop
 80046e6:	370c      	adds	r7, #12
 80046e8:	46bd      	mov	sp, r7
 80046ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ee:	4770      	bx	lr
 80046f0:	e000e100 	.word	0xe000e100
 80046f4:	e000ed00 	.word	0xe000ed00

080046f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80046f8:	b480      	push	{r7}
 80046fa:	b089      	sub	sp, #36	; 0x24
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	60f8      	str	r0, [r7, #12]
 8004700:	60b9      	str	r1, [r7, #8]
 8004702:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	f003 0307 	and.w	r3, r3, #7
 800470a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800470c:	69fb      	ldr	r3, [r7, #28]
 800470e:	f1c3 0307 	rsb	r3, r3, #7
 8004712:	2b04      	cmp	r3, #4
 8004714:	bf28      	it	cs
 8004716:	2304      	movcs	r3, #4
 8004718:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800471a:	69fb      	ldr	r3, [r7, #28]
 800471c:	3304      	adds	r3, #4
 800471e:	2b06      	cmp	r3, #6
 8004720:	d902      	bls.n	8004728 <NVIC_EncodePriority+0x30>
 8004722:	69fb      	ldr	r3, [r7, #28]
 8004724:	3b03      	subs	r3, #3
 8004726:	e000      	b.n	800472a <NVIC_EncodePriority+0x32>
 8004728:	2300      	movs	r3, #0
 800472a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800472c:	f04f 32ff 	mov.w	r2, #4294967295
 8004730:	69bb      	ldr	r3, [r7, #24]
 8004732:	fa02 f303 	lsl.w	r3, r2, r3
 8004736:	43da      	mvns	r2, r3
 8004738:	68bb      	ldr	r3, [r7, #8]
 800473a:	401a      	ands	r2, r3
 800473c:	697b      	ldr	r3, [r7, #20]
 800473e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004740:	f04f 31ff 	mov.w	r1, #4294967295
 8004744:	697b      	ldr	r3, [r7, #20]
 8004746:	fa01 f303 	lsl.w	r3, r1, r3
 800474a:	43d9      	mvns	r1, r3
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004750:	4313      	orrs	r3, r2
         );
}
 8004752:	4618      	mov	r0, r3
 8004754:	3724      	adds	r7, #36	; 0x24
 8004756:	46bd      	mov	sp, r7
 8004758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475c:	4770      	bx	lr
	...

08004760 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004760:	b580      	push	{r7, lr}
 8004762:	b082      	sub	sp, #8
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	3b01      	subs	r3, #1
 800476c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004770:	d301      	bcc.n	8004776 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004772:	2301      	movs	r3, #1
 8004774:	e00f      	b.n	8004796 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004776:	4a0a      	ldr	r2, [pc, #40]	; (80047a0 <SysTick_Config+0x40>)
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	3b01      	subs	r3, #1
 800477c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800477e:	210f      	movs	r1, #15
 8004780:	f04f 30ff 	mov.w	r0, #4294967295
 8004784:	f7ff ff8e 	bl	80046a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004788:	4b05      	ldr	r3, [pc, #20]	; (80047a0 <SysTick_Config+0x40>)
 800478a:	2200      	movs	r2, #0
 800478c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800478e:	4b04      	ldr	r3, [pc, #16]	; (80047a0 <SysTick_Config+0x40>)
 8004790:	2207      	movs	r2, #7
 8004792:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004794:	2300      	movs	r3, #0
}
 8004796:	4618      	mov	r0, r3
 8004798:	3708      	adds	r7, #8
 800479a:	46bd      	mov	sp, r7
 800479c:	bd80      	pop	{r7, pc}
 800479e:	bf00      	nop
 80047a0:	e000e010 	.word	0xe000e010

080047a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b082      	sub	sp, #8
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80047ac:	6878      	ldr	r0, [r7, #4]
 80047ae:	f7ff ff29 	bl	8004604 <__NVIC_SetPriorityGrouping>
}
 80047b2:	bf00      	nop
 80047b4:	3708      	adds	r7, #8
 80047b6:	46bd      	mov	sp, r7
 80047b8:	bd80      	pop	{r7, pc}

080047ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80047ba:	b580      	push	{r7, lr}
 80047bc:	b086      	sub	sp, #24
 80047be:	af00      	add	r7, sp, #0
 80047c0:	4603      	mov	r3, r0
 80047c2:	60b9      	str	r1, [r7, #8]
 80047c4:	607a      	str	r2, [r7, #4]
 80047c6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80047c8:	2300      	movs	r3, #0
 80047ca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80047cc:	f7ff ff3e 	bl	800464c <__NVIC_GetPriorityGrouping>
 80047d0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80047d2:	687a      	ldr	r2, [r7, #4]
 80047d4:	68b9      	ldr	r1, [r7, #8]
 80047d6:	6978      	ldr	r0, [r7, #20]
 80047d8:	f7ff ff8e 	bl	80046f8 <NVIC_EncodePriority>
 80047dc:	4602      	mov	r2, r0
 80047de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80047e2:	4611      	mov	r1, r2
 80047e4:	4618      	mov	r0, r3
 80047e6:	f7ff ff5d 	bl	80046a4 <__NVIC_SetPriority>
}
 80047ea:	bf00      	nop
 80047ec:	3718      	adds	r7, #24
 80047ee:	46bd      	mov	sp, r7
 80047f0:	bd80      	pop	{r7, pc}

080047f2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80047f2:	b580      	push	{r7, lr}
 80047f4:	b082      	sub	sp, #8
 80047f6:	af00      	add	r7, sp, #0
 80047f8:	4603      	mov	r3, r0
 80047fa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80047fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004800:	4618      	mov	r0, r3
 8004802:	f7ff ff31 	bl	8004668 <__NVIC_EnableIRQ>
}
 8004806:	bf00      	nop
 8004808:	3708      	adds	r7, #8
 800480a:	46bd      	mov	sp, r7
 800480c:	bd80      	pop	{r7, pc}

0800480e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800480e:	b580      	push	{r7, lr}
 8004810:	b082      	sub	sp, #8
 8004812:	af00      	add	r7, sp, #0
 8004814:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004816:	6878      	ldr	r0, [r7, #4]
 8004818:	f7ff ffa2 	bl	8004760 <SysTick_Config>
 800481c:	4603      	mov	r3, r0
}
 800481e:	4618      	mov	r0, r3
 8004820:	3708      	adds	r7, #8
 8004822:	46bd      	mov	sp, r7
 8004824:	bd80      	pop	{r7, pc}
	...

08004828 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004828:	b580      	push	{r7, lr}
 800482a:	b086      	sub	sp, #24
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004830:	2300      	movs	r3, #0
 8004832:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004834:	f7ff fa82 	bl	8003d3c <HAL_GetTick>
 8004838:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	2b00      	cmp	r3, #0
 800483e:	d101      	bne.n	8004844 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004840:	2301      	movs	r3, #1
 8004842:	e099      	b.n	8004978 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2200      	movs	r2, #0
 8004848:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	2202      	movs	r2, #2
 8004850:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	681a      	ldr	r2, [r3, #0]
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f022 0201 	bic.w	r2, r2, #1
 8004862:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004864:	e00f      	b.n	8004886 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004866:	f7ff fa69 	bl	8003d3c <HAL_GetTick>
 800486a:	4602      	mov	r2, r0
 800486c:	693b      	ldr	r3, [r7, #16]
 800486e:	1ad3      	subs	r3, r2, r3
 8004870:	2b05      	cmp	r3, #5
 8004872:	d908      	bls.n	8004886 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2220      	movs	r2, #32
 8004878:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	2203      	movs	r2, #3
 800487e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004882:	2303      	movs	r3, #3
 8004884:	e078      	b.n	8004978 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	f003 0301 	and.w	r3, r3, #1
 8004890:	2b00      	cmp	r3, #0
 8004892:	d1e8      	bne.n	8004866 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800489c:	697a      	ldr	r2, [r7, #20]
 800489e:	4b38      	ldr	r3, [pc, #224]	; (8004980 <HAL_DMA_Init+0x158>)
 80048a0:	4013      	ands	r3, r2
 80048a2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	685a      	ldr	r2, [r3, #4]
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	689b      	ldr	r3, [r3, #8]
 80048ac:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80048b2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	691b      	ldr	r3, [r3, #16]
 80048b8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80048be:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	699b      	ldr	r3, [r3, #24]
 80048c4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80048ca:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	6a1b      	ldr	r3, [r3, #32]
 80048d0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80048d2:	697a      	ldr	r2, [r7, #20]
 80048d4:	4313      	orrs	r3, r2
 80048d6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048dc:	2b04      	cmp	r3, #4
 80048de:	d107      	bne.n	80048f0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048e8:	4313      	orrs	r3, r2
 80048ea:	697a      	ldr	r2, [r7, #20]
 80048ec:	4313      	orrs	r3, r2
 80048ee:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	697a      	ldr	r2, [r7, #20]
 80048f6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	695b      	ldr	r3, [r3, #20]
 80048fe:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004900:	697b      	ldr	r3, [r7, #20]
 8004902:	f023 0307 	bic.w	r3, r3, #7
 8004906:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800490c:	697a      	ldr	r2, [r7, #20]
 800490e:	4313      	orrs	r3, r2
 8004910:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004916:	2b04      	cmp	r3, #4
 8004918:	d117      	bne.n	800494a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800491e:	697a      	ldr	r2, [r7, #20]
 8004920:	4313      	orrs	r3, r2
 8004922:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004928:	2b00      	cmp	r3, #0
 800492a:	d00e      	beq.n	800494a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800492c:	6878      	ldr	r0, [r7, #4]
 800492e:	f000 fadf 	bl	8004ef0 <DMA_CheckFifoParam>
 8004932:	4603      	mov	r3, r0
 8004934:	2b00      	cmp	r3, #0
 8004936:	d008      	beq.n	800494a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2240      	movs	r2, #64	; 0x40
 800493c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	2201      	movs	r2, #1
 8004942:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004946:	2301      	movs	r3, #1
 8004948:	e016      	b.n	8004978 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	697a      	ldr	r2, [r7, #20]
 8004950:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004952:	6878      	ldr	r0, [r7, #4]
 8004954:	f000 fa96 	bl	8004e84 <DMA_CalcBaseAndBitshift>
 8004958:	4603      	mov	r3, r0
 800495a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004960:	223f      	movs	r2, #63	; 0x3f
 8004962:	409a      	lsls	r2, r3
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2200      	movs	r2, #0
 800496c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	2201      	movs	r2, #1
 8004972:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004976:	2300      	movs	r3, #0
}
 8004978:	4618      	mov	r0, r3
 800497a:	3718      	adds	r7, #24
 800497c:	46bd      	mov	sp, r7
 800497e:	bd80      	pop	{r7, pc}
 8004980:	f010803f 	.word	0xf010803f

08004984 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004984:	b580      	push	{r7, lr}
 8004986:	b086      	sub	sp, #24
 8004988:	af00      	add	r7, sp, #0
 800498a:	60f8      	str	r0, [r7, #12]
 800498c:	60b9      	str	r1, [r7, #8]
 800498e:	607a      	str	r2, [r7, #4]
 8004990:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004992:	2300      	movs	r3, #0
 8004994:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800499a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80049a2:	2b01      	cmp	r3, #1
 80049a4:	d101      	bne.n	80049aa <HAL_DMA_Start_IT+0x26>
 80049a6:	2302      	movs	r3, #2
 80049a8:	e040      	b.n	8004a2c <HAL_DMA_Start_IT+0xa8>
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	2201      	movs	r2, #1
 80049ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80049b8:	b2db      	uxtb	r3, r3
 80049ba:	2b01      	cmp	r3, #1
 80049bc:	d12f      	bne.n	8004a1e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	2202      	movs	r2, #2
 80049c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	2200      	movs	r2, #0
 80049ca:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80049cc:	683b      	ldr	r3, [r7, #0]
 80049ce:	687a      	ldr	r2, [r7, #4]
 80049d0:	68b9      	ldr	r1, [r7, #8]
 80049d2:	68f8      	ldr	r0, [r7, #12]
 80049d4:	f000 fa28 	bl	8004e28 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049dc:	223f      	movs	r2, #63	; 0x3f
 80049de:	409a      	lsls	r2, r3
 80049e0:	693b      	ldr	r3, [r7, #16]
 80049e2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	681a      	ldr	r2, [r3, #0]
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f042 0216 	orr.w	r2, r2, #22
 80049f2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d007      	beq.n	8004a0c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	681a      	ldr	r2, [r3, #0]
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f042 0208 	orr.w	r2, r2, #8
 8004a0a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	681a      	ldr	r2, [r3, #0]
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f042 0201 	orr.w	r2, r2, #1
 8004a1a:	601a      	str	r2, [r3, #0]
 8004a1c:	e005      	b.n	8004a2a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	2200      	movs	r2, #0
 8004a22:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004a26:	2302      	movs	r3, #2
 8004a28:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004a2a:	7dfb      	ldrb	r3, [r7, #23]
}
 8004a2c:	4618      	mov	r0, r3
 8004a2e:	3718      	adds	r7, #24
 8004a30:	46bd      	mov	sp, r7
 8004a32:	bd80      	pop	{r7, pc}

08004a34 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004a34:	b580      	push	{r7, lr}
 8004a36:	b084      	sub	sp, #16
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a40:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004a42:	f7ff f97b 	bl	8003d3c <HAL_GetTick>
 8004a46:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004a4e:	b2db      	uxtb	r3, r3
 8004a50:	2b02      	cmp	r3, #2
 8004a52:	d008      	beq.n	8004a66 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	2280      	movs	r2, #128	; 0x80
 8004a58:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8004a62:	2301      	movs	r3, #1
 8004a64:	e052      	b.n	8004b0c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	681a      	ldr	r2, [r3, #0]
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f022 0216 	bic.w	r2, r2, #22
 8004a74:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	695a      	ldr	r2, [r3, #20]
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004a84:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d103      	bne.n	8004a96 <HAL_DMA_Abort+0x62>
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d007      	beq.n	8004aa6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	681a      	ldr	r2, [r3, #0]
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f022 0208 	bic.w	r2, r2, #8
 8004aa4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	681a      	ldr	r2, [r3, #0]
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f022 0201 	bic.w	r2, r2, #1
 8004ab4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004ab6:	e013      	b.n	8004ae0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004ab8:	f7ff f940 	bl	8003d3c <HAL_GetTick>
 8004abc:	4602      	mov	r2, r0
 8004abe:	68bb      	ldr	r3, [r7, #8]
 8004ac0:	1ad3      	subs	r3, r2, r3
 8004ac2:	2b05      	cmp	r3, #5
 8004ac4:	d90c      	bls.n	8004ae0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	2220      	movs	r2, #32
 8004aca:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	2200      	movs	r2, #0
 8004ad0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	2203      	movs	r2, #3
 8004ad8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8004adc:	2303      	movs	r3, #3
 8004ade:	e015      	b.n	8004b0c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f003 0301 	and.w	r3, r3, #1
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d1e4      	bne.n	8004ab8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004af2:	223f      	movs	r2, #63	; 0x3f
 8004af4:	409a      	lsls	r2, r3
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	2200      	movs	r2, #0
 8004afe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	2201      	movs	r2, #1
 8004b06:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8004b0a:	2300      	movs	r3, #0
}
 8004b0c:	4618      	mov	r0, r3
 8004b0e:	3710      	adds	r7, #16
 8004b10:	46bd      	mov	sp, r7
 8004b12:	bd80      	pop	{r7, pc}

08004b14 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004b14:	b580      	push	{r7, lr}
 8004b16:	b086      	sub	sp, #24
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004b1c:	2300      	movs	r3, #0
 8004b1e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004b20:	4b92      	ldr	r3, [pc, #584]	; (8004d6c <HAL_DMA_IRQHandler+0x258>)
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	4a92      	ldr	r2, [pc, #584]	; (8004d70 <HAL_DMA_IRQHandler+0x25c>)
 8004b26:	fba2 2303 	umull	r2, r3, r2, r3
 8004b2a:	0a9b      	lsrs	r3, r3, #10
 8004b2c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b32:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004b34:	693b      	ldr	r3, [r7, #16]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b3e:	2208      	movs	r2, #8
 8004b40:	409a      	lsls	r2, r3
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	4013      	ands	r3, r2
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d01a      	beq.n	8004b80 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f003 0304 	and.w	r3, r3, #4
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d013      	beq.n	8004b80 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	681a      	ldr	r2, [r3, #0]
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f022 0204 	bic.w	r2, r2, #4
 8004b66:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b6c:	2208      	movs	r2, #8
 8004b6e:	409a      	lsls	r2, r3
 8004b70:	693b      	ldr	r3, [r7, #16]
 8004b72:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b78:	f043 0201 	orr.w	r2, r3, #1
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b84:	2201      	movs	r2, #1
 8004b86:	409a      	lsls	r2, r3
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	4013      	ands	r3, r2
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d012      	beq.n	8004bb6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	695b      	ldr	r3, [r3, #20]
 8004b96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d00b      	beq.n	8004bb6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ba2:	2201      	movs	r2, #1
 8004ba4:	409a      	lsls	r2, r3
 8004ba6:	693b      	ldr	r3, [r7, #16]
 8004ba8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bae:	f043 0202 	orr.w	r2, r3, #2
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004bba:	2204      	movs	r2, #4
 8004bbc:	409a      	lsls	r2, r3
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	4013      	ands	r3, r2
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d012      	beq.n	8004bec <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f003 0302 	and.w	r3, r3, #2
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d00b      	beq.n	8004bec <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004bd8:	2204      	movs	r2, #4
 8004bda:	409a      	lsls	r2, r3
 8004bdc:	693b      	ldr	r3, [r7, #16]
 8004bde:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004be4:	f043 0204 	orr.w	r2, r3, #4
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004bf0:	2210      	movs	r2, #16
 8004bf2:	409a      	lsls	r2, r3
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	4013      	ands	r3, r2
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d043      	beq.n	8004c84 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f003 0308 	and.w	r3, r3, #8
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d03c      	beq.n	8004c84 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c0e:	2210      	movs	r2, #16
 8004c10:	409a      	lsls	r2, r3
 8004c12:	693b      	ldr	r3, [r7, #16]
 8004c14:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d018      	beq.n	8004c56 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d108      	bne.n	8004c44 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d024      	beq.n	8004c84 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c3e:	6878      	ldr	r0, [r7, #4]
 8004c40:	4798      	blx	r3
 8004c42:	e01f      	b.n	8004c84 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d01b      	beq.n	8004c84 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c50:	6878      	ldr	r0, [r7, #4]
 8004c52:	4798      	blx	r3
 8004c54:	e016      	b.n	8004c84 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d107      	bne.n	8004c74 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	681a      	ldr	r2, [r3, #0]
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f022 0208 	bic.w	r2, r2, #8
 8004c72:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d003      	beq.n	8004c84 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c80:	6878      	ldr	r0, [r7, #4]
 8004c82:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c88:	2220      	movs	r2, #32
 8004c8a:	409a      	lsls	r2, r3
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	4013      	ands	r3, r2
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	f000 808e 	beq.w	8004db2 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f003 0310 	and.w	r3, r3, #16
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	f000 8086 	beq.w	8004db2 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004caa:	2220      	movs	r2, #32
 8004cac:	409a      	lsls	r2, r3
 8004cae:	693b      	ldr	r3, [r7, #16]
 8004cb0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004cb8:	b2db      	uxtb	r3, r3
 8004cba:	2b05      	cmp	r3, #5
 8004cbc:	d136      	bne.n	8004d2c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	681a      	ldr	r2, [r3, #0]
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f022 0216 	bic.w	r2, r2, #22
 8004ccc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	695a      	ldr	r2, [r3, #20]
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004cdc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d103      	bne.n	8004cee <HAL_DMA_IRQHandler+0x1da>
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d007      	beq.n	8004cfe <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	681a      	ldr	r2, [r3, #0]
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	f022 0208 	bic.w	r2, r2, #8
 8004cfc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d02:	223f      	movs	r2, #63	; 0x3f
 8004d04:	409a      	lsls	r2, r3
 8004d06:	693b      	ldr	r3, [r7, #16]
 8004d08:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	2201      	movs	r2, #1
 8004d16:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d07d      	beq.n	8004e1e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d26:	6878      	ldr	r0, [r7, #4]
 8004d28:	4798      	blx	r3
        }
        return;
 8004d2a:	e078      	b.n	8004e1e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d01c      	beq.n	8004d74 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d108      	bne.n	8004d5a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d030      	beq.n	8004db2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d54:	6878      	ldr	r0, [r7, #4]
 8004d56:	4798      	blx	r3
 8004d58:	e02b      	b.n	8004db2 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d027      	beq.n	8004db2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d66:	6878      	ldr	r0, [r7, #4]
 8004d68:	4798      	blx	r3
 8004d6a:	e022      	b.n	8004db2 <HAL_DMA_IRQHandler+0x29e>
 8004d6c:	20000000 	.word	0x20000000
 8004d70:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d10f      	bne.n	8004da2 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	681a      	ldr	r2, [r3, #0]
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f022 0210 	bic.w	r2, r2, #16
 8004d90:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	2200      	movs	r2, #0
 8004d96:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	2201      	movs	r2, #1
 8004d9e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d003      	beq.n	8004db2 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004dae:	6878      	ldr	r0, [r7, #4]
 8004db0:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d032      	beq.n	8004e20 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004dbe:	f003 0301 	and.w	r3, r3, #1
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d022      	beq.n	8004e0c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	2205      	movs	r2, #5
 8004dca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	681a      	ldr	r2, [r3, #0]
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	f022 0201 	bic.w	r2, r2, #1
 8004ddc:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004dde:	68bb      	ldr	r3, [r7, #8]
 8004de0:	3301      	adds	r3, #1
 8004de2:	60bb      	str	r3, [r7, #8]
 8004de4:	697a      	ldr	r2, [r7, #20]
 8004de6:	429a      	cmp	r2, r3
 8004de8:	d307      	bcc.n	8004dfa <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f003 0301 	and.w	r3, r3, #1
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d1f2      	bne.n	8004dde <HAL_DMA_IRQHandler+0x2ca>
 8004df8:	e000      	b.n	8004dfc <HAL_DMA_IRQHandler+0x2e8>
          break;
 8004dfa:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	2200      	movs	r2, #0
 8004e00:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2201      	movs	r2, #1
 8004e08:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d005      	beq.n	8004e20 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e18:	6878      	ldr	r0, [r7, #4]
 8004e1a:	4798      	blx	r3
 8004e1c:	e000      	b.n	8004e20 <HAL_DMA_IRQHandler+0x30c>
        return;
 8004e1e:	bf00      	nop
    }
  }
}
 8004e20:	3718      	adds	r7, #24
 8004e22:	46bd      	mov	sp, r7
 8004e24:	bd80      	pop	{r7, pc}
 8004e26:	bf00      	nop

08004e28 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004e28:	b480      	push	{r7}
 8004e2a:	b085      	sub	sp, #20
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	60f8      	str	r0, [r7, #12]
 8004e30:	60b9      	str	r1, [r7, #8]
 8004e32:	607a      	str	r2, [r7, #4]
 8004e34:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	681a      	ldr	r2, [r3, #0]
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004e44:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	683a      	ldr	r2, [r7, #0]
 8004e4c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	689b      	ldr	r3, [r3, #8]
 8004e52:	2b40      	cmp	r3, #64	; 0x40
 8004e54:	d108      	bne.n	8004e68 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	687a      	ldr	r2, [r7, #4]
 8004e5c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	68ba      	ldr	r2, [r7, #8]
 8004e64:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004e66:	e007      	b.n	8004e78 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	68ba      	ldr	r2, [r7, #8]
 8004e6e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	687a      	ldr	r2, [r7, #4]
 8004e76:	60da      	str	r2, [r3, #12]
}
 8004e78:	bf00      	nop
 8004e7a:	3714      	adds	r7, #20
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e82:	4770      	bx	lr

08004e84 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004e84:	b480      	push	{r7}
 8004e86:	b085      	sub	sp, #20
 8004e88:	af00      	add	r7, sp, #0
 8004e8a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	b2db      	uxtb	r3, r3
 8004e92:	3b10      	subs	r3, #16
 8004e94:	4a14      	ldr	r2, [pc, #80]	; (8004ee8 <DMA_CalcBaseAndBitshift+0x64>)
 8004e96:	fba2 2303 	umull	r2, r3, r2, r3
 8004e9a:	091b      	lsrs	r3, r3, #4
 8004e9c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004e9e:	4a13      	ldr	r2, [pc, #76]	; (8004eec <DMA_CalcBaseAndBitshift+0x68>)
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	4413      	add	r3, r2
 8004ea4:	781b      	ldrb	r3, [r3, #0]
 8004ea6:	461a      	mov	r2, r3
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	2b03      	cmp	r3, #3
 8004eb0:	d909      	bls.n	8004ec6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004eba:	f023 0303 	bic.w	r3, r3, #3
 8004ebe:	1d1a      	adds	r2, r3, #4
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	659a      	str	r2, [r3, #88]	; 0x58
 8004ec4:	e007      	b.n	8004ed6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004ece:	f023 0303 	bic.w	r3, r3, #3
 8004ed2:	687a      	ldr	r2, [r7, #4]
 8004ed4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004eda:	4618      	mov	r0, r3
 8004edc:	3714      	adds	r7, #20
 8004ede:	46bd      	mov	sp, r7
 8004ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee4:	4770      	bx	lr
 8004ee6:	bf00      	nop
 8004ee8:	aaaaaaab 	.word	0xaaaaaaab
 8004eec:	0800cc2c 	.word	0x0800cc2c

08004ef0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004ef0:	b480      	push	{r7}
 8004ef2:	b085      	sub	sp, #20
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004ef8:	2300      	movs	r3, #0
 8004efa:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f00:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	699b      	ldr	r3, [r3, #24]
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d11f      	bne.n	8004f4a <DMA_CheckFifoParam+0x5a>
 8004f0a:	68bb      	ldr	r3, [r7, #8]
 8004f0c:	2b03      	cmp	r3, #3
 8004f0e:	d856      	bhi.n	8004fbe <DMA_CheckFifoParam+0xce>
 8004f10:	a201      	add	r2, pc, #4	; (adr r2, 8004f18 <DMA_CheckFifoParam+0x28>)
 8004f12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f16:	bf00      	nop
 8004f18:	08004f29 	.word	0x08004f29
 8004f1c:	08004f3b 	.word	0x08004f3b
 8004f20:	08004f29 	.word	0x08004f29
 8004f24:	08004fbf 	.word	0x08004fbf
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f2c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d046      	beq.n	8004fc2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004f34:	2301      	movs	r3, #1
 8004f36:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f38:	e043      	b.n	8004fc2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f3e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004f42:	d140      	bne.n	8004fc6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004f44:	2301      	movs	r3, #1
 8004f46:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f48:	e03d      	b.n	8004fc6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	699b      	ldr	r3, [r3, #24]
 8004f4e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004f52:	d121      	bne.n	8004f98 <DMA_CheckFifoParam+0xa8>
 8004f54:	68bb      	ldr	r3, [r7, #8]
 8004f56:	2b03      	cmp	r3, #3
 8004f58:	d837      	bhi.n	8004fca <DMA_CheckFifoParam+0xda>
 8004f5a:	a201      	add	r2, pc, #4	; (adr r2, 8004f60 <DMA_CheckFifoParam+0x70>)
 8004f5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f60:	08004f71 	.word	0x08004f71
 8004f64:	08004f77 	.word	0x08004f77
 8004f68:	08004f71 	.word	0x08004f71
 8004f6c:	08004f89 	.word	0x08004f89
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004f70:	2301      	movs	r3, #1
 8004f72:	73fb      	strb	r3, [r7, #15]
      break;
 8004f74:	e030      	b.n	8004fd8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f7a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d025      	beq.n	8004fce <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004f82:	2301      	movs	r3, #1
 8004f84:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f86:	e022      	b.n	8004fce <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f8c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004f90:	d11f      	bne.n	8004fd2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004f92:	2301      	movs	r3, #1
 8004f94:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004f96:	e01c      	b.n	8004fd2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004f98:	68bb      	ldr	r3, [r7, #8]
 8004f9a:	2b02      	cmp	r3, #2
 8004f9c:	d903      	bls.n	8004fa6 <DMA_CheckFifoParam+0xb6>
 8004f9e:	68bb      	ldr	r3, [r7, #8]
 8004fa0:	2b03      	cmp	r3, #3
 8004fa2:	d003      	beq.n	8004fac <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004fa4:	e018      	b.n	8004fd8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004fa6:	2301      	movs	r3, #1
 8004fa8:	73fb      	strb	r3, [r7, #15]
      break;
 8004faa:	e015      	b.n	8004fd8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fb0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d00e      	beq.n	8004fd6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004fb8:	2301      	movs	r3, #1
 8004fba:	73fb      	strb	r3, [r7, #15]
      break;
 8004fbc:	e00b      	b.n	8004fd6 <DMA_CheckFifoParam+0xe6>
      break;
 8004fbe:	bf00      	nop
 8004fc0:	e00a      	b.n	8004fd8 <DMA_CheckFifoParam+0xe8>
      break;
 8004fc2:	bf00      	nop
 8004fc4:	e008      	b.n	8004fd8 <DMA_CheckFifoParam+0xe8>
      break;
 8004fc6:	bf00      	nop
 8004fc8:	e006      	b.n	8004fd8 <DMA_CheckFifoParam+0xe8>
      break;
 8004fca:	bf00      	nop
 8004fcc:	e004      	b.n	8004fd8 <DMA_CheckFifoParam+0xe8>
      break;
 8004fce:	bf00      	nop
 8004fd0:	e002      	b.n	8004fd8 <DMA_CheckFifoParam+0xe8>
      break;   
 8004fd2:	bf00      	nop
 8004fd4:	e000      	b.n	8004fd8 <DMA_CheckFifoParam+0xe8>
      break;
 8004fd6:	bf00      	nop
    }
  } 
  
  return status; 
 8004fd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fda:	4618      	mov	r0, r3
 8004fdc:	3714      	adds	r7, #20
 8004fde:	46bd      	mov	sp, r7
 8004fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe4:	4770      	bx	lr
 8004fe6:	bf00      	nop

08004fe8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004fe8:	b480      	push	{r7}
 8004fea:	b089      	sub	sp, #36	; 0x24
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	6078      	str	r0, [r7, #4]
 8004ff0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004ff2:	2300      	movs	r3, #0
 8004ff4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004ff6:	2300      	movs	r3, #0
 8004ff8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004ffa:	2300      	movs	r3, #0
 8004ffc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004ffe:	2300      	movs	r3, #0
 8005000:	61fb      	str	r3, [r7, #28]
 8005002:	e16b      	b.n	80052dc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005004:	2201      	movs	r2, #1
 8005006:	69fb      	ldr	r3, [r7, #28]
 8005008:	fa02 f303 	lsl.w	r3, r2, r3
 800500c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800500e:	683b      	ldr	r3, [r7, #0]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	697a      	ldr	r2, [r7, #20]
 8005014:	4013      	ands	r3, r2
 8005016:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005018:	693a      	ldr	r2, [r7, #16]
 800501a:	697b      	ldr	r3, [r7, #20]
 800501c:	429a      	cmp	r2, r3
 800501e:	f040 815a 	bne.w	80052d6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005022:	683b      	ldr	r3, [r7, #0]
 8005024:	685b      	ldr	r3, [r3, #4]
 8005026:	2b01      	cmp	r3, #1
 8005028:	d00b      	beq.n	8005042 <HAL_GPIO_Init+0x5a>
 800502a:	683b      	ldr	r3, [r7, #0]
 800502c:	685b      	ldr	r3, [r3, #4]
 800502e:	2b02      	cmp	r3, #2
 8005030:	d007      	beq.n	8005042 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005032:	683b      	ldr	r3, [r7, #0]
 8005034:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005036:	2b11      	cmp	r3, #17
 8005038:	d003      	beq.n	8005042 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800503a:	683b      	ldr	r3, [r7, #0]
 800503c:	685b      	ldr	r3, [r3, #4]
 800503e:	2b12      	cmp	r3, #18
 8005040:	d130      	bne.n	80050a4 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	689b      	ldr	r3, [r3, #8]
 8005046:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005048:	69fb      	ldr	r3, [r7, #28]
 800504a:	005b      	lsls	r3, r3, #1
 800504c:	2203      	movs	r2, #3
 800504e:	fa02 f303 	lsl.w	r3, r2, r3
 8005052:	43db      	mvns	r3, r3
 8005054:	69ba      	ldr	r2, [r7, #24]
 8005056:	4013      	ands	r3, r2
 8005058:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800505a:	683b      	ldr	r3, [r7, #0]
 800505c:	68da      	ldr	r2, [r3, #12]
 800505e:	69fb      	ldr	r3, [r7, #28]
 8005060:	005b      	lsls	r3, r3, #1
 8005062:	fa02 f303 	lsl.w	r3, r2, r3
 8005066:	69ba      	ldr	r2, [r7, #24]
 8005068:	4313      	orrs	r3, r2
 800506a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	69ba      	ldr	r2, [r7, #24]
 8005070:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	685b      	ldr	r3, [r3, #4]
 8005076:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005078:	2201      	movs	r2, #1
 800507a:	69fb      	ldr	r3, [r7, #28]
 800507c:	fa02 f303 	lsl.w	r3, r2, r3
 8005080:	43db      	mvns	r3, r3
 8005082:	69ba      	ldr	r2, [r7, #24]
 8005084:	4013      	ands	r3, r2
 8005086:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8005088:	683b      	ldr	r3, [r7, #0]
 800508a:	685b      	ldr	r3, [r3, #4]
 800508c:	091b      	lsrs	r3, r3, #4
 800508e:	f003 0201 	and.w	r2, r3, #1
 8005092:	69fb      	ldr	r3, [r7, #28]
 8005094:	fa02 f303 	lsl.w	r3, r2, r3
 8005098:	69ba      	ldr	r2, [r7, #24]
 800509a:	4313      	orrs	r3, r2
 800509c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	69ba      	ldr	r2, [r7, #24]
 80050a2:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	68db      	ldr	r3, [r3, #12]
 80050a8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80050aa:	69fb      	ldr	r3, [r7, #28]
 80050ac:	005b      	lsls	r3, r3, #1
 80050ae:	2203      	movs	r2, #3
 80050b0:	fa02 f303 	lsl.w	r3, r2, r3
 80050b4:	43db      	mvns	r3, r3
 80050b6:	69ba      	ldr	r2, [r7, #24]
 80050b8:	4013      	ands	r3, r2
 80050ba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80050bc:	683b      	ldr	r3, [r7, #0]
 80050be:	689a      	ldr	r2, [r3, #8]
 80050c0:	69fb      	ldr	r3, [r7, #28]
 80050c2:	005b      	lsls	r3, r3, #1
 80050c4:	fa02 f303 	lsl.w	r3, r2, r3
 80050c8:	69ba      	ldr	r2, [r7, #24]
 80050ca:	4313      	orrs	r3, r2
 80050cc:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	69ba      	ldr	r2, [r7, #24]
 80050d2:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80050d4:	683b      	ldr	r3, [r7, #0]
 80050d6:	685b      	ldr	r3, [r3, #4]
 80050d8:	2b02      	cmp	r3, #2
 80050da:	d003      	beq.n	80050e4 <HAL_GPIO_Init+0xfc>
 80050dc:	683b      	ldr	r3, [r7, #0]
 80050de:	685b      	ldr	r3, [r3, #4]
 80050e0:	2b12      	cmp	r3, #18
 80050e2:	d123      	bne.n	800512c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80050e4:	69fb      	ldr	r3, [r7, #28]
 80050e6:	08da      	lsrs	r2, r3, #3
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	3208      	adds	r2, #8
 80050ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80050f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80050f2:	69fb      	ldr	r3, [r7, #28]
 80050f4:	f003 0307 	and.w	r3, r3, #7
 80050f8:	009b      	lsls	r3, r3, #2
 80050fa:	220f      	movs	r2, #15
 80050fc:	fa02 f303 	lsl.w	r3, r2, r3
 8005100:	43db      	mvns	r3, r3
 8005102:	69ba      	ldr	r2, [r7, #24]
 8005104:	4013      	ands	r3, r2
 8005106:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005108:	683b      	ldr	r3, [r7, #0]
 800510a:	691a      	ldr	r2, [r3, #16]
 800510c:	69fb      	ldr	r3, [r7, #28]
 800510e:	f003 0307 	and.w	r3, r3, #7
 8005112:	009b      	lsls	r3, r3, #2
 8005114:	fa02 f303 	lsl.w	r3, r2, r3
 8005118:	69ba      	ldr	r2, [r7, #24]
 800511a:	4313      	orrs	r3, r2
 800511c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800511e:	69fb      	ldr	r3, [r7, #28]
 8005120:	08da      	lsrs	r2, r3, #3
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	3208      	adds	r2, #8
 8005126:	69b9      	ldr	r1, [r7, #24]
 8005128:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005132:	69fb      	ldr	r3, [r7, #28]
 8005134:	005b      	lsls	r3, r3, #1
 8005136:	2203      	movs	r2, #3
 8005138:	fa02 f303 	lsl.w	r3, r2, r3
 800513c:	43db      	mvns	r3, r3
 800513e:	69ba      	ldr	r2, [r7, #24]
 8005140:	4013      	ands	r3, r2
 8005142:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005144:	683b      	ldr	r3, [r7, #0]
 8005146:	685b      	ldr	r3, [r3, #4]
 8005148:	f003 0203 	and.w	r2, r3, #3
 800514c:	69fb      	ldr	r3, [r7, #28]
 800514e:	005b      	lsls	r3, r3, #1
 8005150:	fa02 f303 	lsl.w	r3, r2, r3
 8005154:	69ba      	ldr	r2, [r7, #24]
 8005156:	4313      	orrs	r3, r2
 8005158:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	69ba      	ldr	r2, [r7, #24]
 800515e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005160:	683b      	ldr	r3, [r7, #0]
 8005162:	685b      	ldr	r3, [r3, #4]
 8005164:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005168:	2b00      	cmp	r3, #0
 800516a:	f000 80b4 	beq.w	80052d6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800516e:	2300      	movs	r3, #0
 8005170:	60fb      	str	r3, [r7, #12]
 8005172:	4b60      	ldr	r3, [pc, #384]	; (80052f4 <HAL_GPIO_Init+0x30c>)
 8005174:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005176:	4a5f      	ldr	r2, [pc, #380]	; (80052f4 <HAL_GPIO_Init+0x30c>)
 8005178:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800517c:	6453      	str	r3, [r2, #68]	; 0x44
 800517e:	4b5d      	ldr	r3, [pc, #372]	; (80052f4 <HAL_GPIO_Init+0x30c>)
 8005180:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005182:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005186:	60fb      	str	r3, [r7, #12]
 8005188:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800518a:	4a5b      	ldr	r2, [pc, #364]	; (80052f8 <HAL_GPIO_Init+0x310>)
 800518c:	69fb      	ldr	r3, [r7, #28]
 800518e:	089b      	lsrs	r3, r3, #2
 8005190:	3302      	adds	r3, #2
 8005192:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005196:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005198:	69fb      	ldr	r3, [r7, #28]
 800519a:	f003 0303 	and.w	r3, r3, #3
 800519e:	009b      	lsls	r3, r3, #2
 80051a0:	220f      	movs	r2, #15
 80051a2:	fa02 f303 	lsl.w	r3, r2, r3
 80051a6:	43db      	mvns	r3, r3
 80051a8:	69ba      	ldr	r2, [r7, #24]
 80051aa:	4013      	ands	r3, r2
 80051ac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	4a52      	ldr	r2, [pc, #328]	; (80052fc <HAL_GPIO_Init+0x314>)
 80051b2:	4293      	cmp	r3, r2
 80051b4:	d02b      	beq.n	800520e <HAL_GPIO_Init+0x226>
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	4a51      	ldr	r2, [pc, #324]	; (8005300 <HAL_GPIO_Init+0x318>)
 80051ba:	4293      	cmp	r3, r2
 80051bc:	d025      	beq.n	800520a <HAL_GPIO_Init+0x222>
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	4a50      	ldr	r2, [pc, #320]	; (8005304 <HAL_GPIO_Init+0x31c>)
 80051c2:	4293      	cmp	r3, r2
 80051c4:	d01f      	beq.n	8005206 <HAL_GPIO_Init+0x21e>
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	4a4f      	ldr	r2, [pc, #316]	; (8005308 <HAL_GPIO_Init+0x320>)
 80051ca:	4293      	cmp	r3, r2
 80051cc:	d019      	beq.n	8005202 <HAL_GPIO_Init+0x21a>
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	4a4e      	ldr	r2, [pc, #312]	; (800530c <HAL_GPIO_Init+0x324>)
 80051d2:	4293      	cmp	r3, r2
 80051d4:	d013      	beq.n	80051fe <HAL_GPIO_Init+0x216>
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	4a4d      	ldr	r2, [pc, #308]	; (8005310 <HAL_GPIO_Init+0x328>)
 80051da:	4293      	cmp	r3, r2
 80051dc:	d00d      	beq.n	80051fa <HAL_GPIO_Init+0x212>
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	4a4c      	ldr	r2, [pc, #304]	; (8005314 <HAL_GPIO_Init+0x32c>)
 80051e2:	4293      	cmp	r3, r2
 80051e4:	d007      	beq.n	80051f6 <HAL_GPIO_Init+0x20e>
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	4a4b      	ldr	r2, [pc, #300]	; (8005318 <HAL_GPIO_Init+0x330>)
 80051ea:	4293      	cmp	r3, r2
 80051ec:	d101      	bne.n	80051f2 <HAL_GPIO_Init+0x20a>
 80051ee:	2307      	movs	r3, #7
 80051f0:	e00e      	b.n	8005210 <HAL_GPIO_Init+0x228>
 80051f2:	2308      	movs	r3, #8
 80051f4:	e00c      	b.n	8005210 <HAL_GPIO_Init+0x228>
 80051f6:	2306      	movs	r3, #6
 80051f8:	e00a      	b.n	8005210 <HAL_GPIO_Init+0x228>
 80051fa:	2305      	movs	r3, #5
 80051fc:	e008      	b.n	8005210 <HAL_GPIO_Init+0x228>
 80051fe:	2304      	movs	r3, #4
 8005200:	e006      	b.n	8005210 <HAL_GPIO_Init+0x228>
 8005202:	2303      	movs	r3, #3
 8005204:	e004      	b.n	8005210 <HAL_GPIO_Init+0x228>
 8005206:	2302      	movs	r3, #2
 8005208:	e002      	b.n	8005210 <HAL_GPIO_Init+0x228>
 800520a:	2301      	movs	r3, #1
 800520c:	e000      	b.n	8005210 <HAL_GPIO_Init+0x228>
 800520e:	2300      	movs	r3, #0
 8005210:	69fa      	ldr	r2, [r7, #28]
 8005212:	f002 0203 	and.w	r2, r2, #3
 8005216:	0092      	lsls	r2, r2, #2
 8005218:	4093      	lsls	r3, r2
 800521a:	69ba      	ldr	r2, [r7, #24]
 800521c:	4313      	orrs	r3, r2
 800521e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005220:	4935      	ldr	r1, [pc, #212]	; (80052f8 <HAL_GPIO_Init+0x310>)
 8005222:	69fb      	ldr	r3, [r7, #28]
 8005224:	089b      	lsrs	r3, r3, #2
 8005226:	3302      	adds	r3, #2
 8005228:	69ba      	ldr	r2, [r7, #24]
 800522a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800522e:	4b3b      	ldr	r3, [pc, #236]	; (800531c <HAL_GPIO_Init+0x334>)
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005234:	693b      	ldr	r3, [r7, #16]
 8005236:	43db      	mvns	r3, r3
 8005238:	69ba      	ldr	r2, [r7, #24]
 800523a:	4013      	ands	r3, r2
 800523c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800523e:	683b      	ldr	r3, [r7, #0]
 8005240:	685b      	ldr	r3, [r3, #4]
 8005242:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005246:	2b00      	cmp	r3, #0
 8005248:	d003      	beq.n	8005252 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800524a:	69ba      	ldr	r2, [r7, #24]
 800524c:	693b      	ldr	r3, [r7, #16]
 800524e:	4313      	orrs	r3, r2
 8005250:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005252:	4a32      	ldr	r2, [pc, #200]	; (800531c <HAL_GPIO_Init+0x334>)
 8005254:	69bb      	ldr	r3, [r7, #24]
 8005256:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8005258:	4b30      	ldr	r3, [pc, #192]	; (800531c <HAL_GPIO_Init+0x334>)
 800525a:	685b      	ldr	r3, [r3, #4]
 800525c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800525e:	693b      	ldr	r3, [r7, #16]
 8005260:	43db      	mvns	r3, r3
 8005262:	69ba      	ldr	r2, [r7, #24]
 8005264:	4013      	ands	r3, r2
 8005266:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005268:	683b      	ldr	r3, [r7, #0]
 800526a:	685b      	ldr	r3, [r3, #4]
 800526c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005270:	2b00      	cmp	r3, #0
 8005272:	d003      	beq.n	800527c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005274:	69ba      	ldr	r2, [r7, #24]
 8005276:	693b      	ldr	r3, [r7, #16]
 8005278:	4313      	orrs	r3, r2
 800527a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800527c:	4a27      	ldr	r2, [pc, #156]	; (800531c <HAL_GPIO_Init+0x334>)
 800527e:	69bb      	ldr	r3, [r7, #24]
 8005280:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005282:	4b26      	ldr	r3, [pc, #152]	; (800531c <HAL_GPIO_Init+0x334>)
 8005284:	689b      	ldr	r3, [r3, #8]
 8005286:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005288:	693b      	ldr	r3, [r7, #16]
 800528a:	43db      	mvns	r3, r3
 800528c:	69ba      	ldr	r2, [r7, #24]
 800528e:	4013      	ands	r3, r2
 8005290:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005292:	683b      	ldr	r3, [r7, #0]
 8005294:	685b      	ldr	r3, [r3, #4]
 8005296:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800529a:	2b00      	cmp	r3, #0
 800529c:	d003      	beq.n	80052a6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800529e:	69ba      	ldr	r2, [r7, #24]
 80052a0:	693b      	ldr	r3, [r7, #16]
 80052a2:	4313      	orrs	r3, r2
 80052a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80052a6:	4a1d      	ldr	r2, [pc, #116]	; (800531c <HAL_GPIO_Init+0x334>)
 80052a8:	69bb      	ldr	r3, [r7, #24]
 80052aa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80052ac:	4b1b      	ldr	r3, [pc, #108]	; (800531c <HAL_GPIO_Init+0x334>)
 80052ae:	68db      	ldr	r3, [r3, #12]
 80052b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80052b2:	693b      	ldr	r3, [r7, #16]
 80052b4:	43db      	mvns	r3, r3
 80052b6:	69ba      	ldr	r2, [r7, #24]
 80052b8:	4013      	ands	r3, r2
 80052ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80052bc:	683b      	ldr	r3, [r7, #0]
 80052be:	685b      	ldr	r3, [r3, #4]
 80052c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d003      	beq.n	80052d0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80052c8:	69ba      	ldr	r2, [r7, #24]
 80052ca:	693b      	ldr	r3, [r7, #16]
 80052cc:	4313      	orrs	r3, r2
 80052ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80052d0:	4a12      	ldr	r2, [pc, #72]	; (800531c <HAL_GPIO_Init+0x334>)
 80052d2:	69bb      	ldr	r3, [r7, #24]
 80052d4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80052d6:	69fb      	ldr	r3, [r7, #28]
 80052d8:	3301      	adds	r3, #1
 80052da:	61fb      	str	r3, [r7, #28]
 80052dc:	69fb      	ldr	r3, [r7, #28]
 80052de:	2b0f      	cmp	r3, #15
 80052e0:	f67f ae90 	bls.w	8005004 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80052e4:	bf00      	nop
 80052e6:	bf00      	nop
 80052e8:	3724      	adds	r7, #36	; 0x24
 80052ea:	46bd      	mov	sp, r7
 80052ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f0:	4770      	bx	lr
 80052f2:	bf00      	nop
 80052f4:	40023800 	.word	0x40023800
 80052f8:	40013800 	.word	0x40013800
 80052fc:	40020000 	.word	0x40020000
 8005300:	40020400 	.word	0x40020400
 8005304:	40020800 	.word	0x40020800
 8005308:	40020c00 	.word	0x40020c00
 800530c:	40021000 	.word	0x40021000
 8005310:	40021400 	.word	0x40021400
 8005314:	40021800 	.word	0x40021800
 8005318:	40021c00 	.word	0x40021c00
 800531c:	40013c00 	.word	0x40013c00

08005320 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005320:	b480      	push	{r7}
 8005322:	b085      	sub	sp, #20
 8005324:	af00      	add	r7, sp, #0
 8005326:	6078      	str	r0, [r7, #4]
 8005328:	460b      	mov	r3, r1
 800532a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	691a      	ldr	r2, [r3, #16]
 8005330:	887b      	ldrh	r3, [r7, #2]
 8005332:	4013      	ands	r3, r2
 8005334:	2b00      	cmp	r3, #0
 8005336:	d002      	beq.n	800533e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005338:	2301      	movs	r3, #1
 800533a:	73fb      	strb	r3, [r7, #15]
 800533c:	e001      	b.n	8005342 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800533e:	2300      	movs	r3, #0
 8005340:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005342:	7bfb      	ldrb	r3, [r7, #15]
}
 8005344:	4618      	mov	r0, r3
 8005346:	3714      	adds	r7, #20
 8005348:	46bd      	mov	sp, r7
 800534a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534e:	4770      	bx	lr

08005350 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005350:	b480      	push	{r7}
 8005352:	b083      	sub	sp, #12
 8005354:	af00      	add	r7, sp, #0
 8005356:	6078      	str	r0, [r7, #4]
 8005358:	460b      	mov	r3, r1
 800535a:	807b      	strh	r3, [r7, #2]
 800535c:	4613      	mov	r3, r2
 800535e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005360:	787b      	ldrb	r3, [r7, #1]
 8005362:	2b00      	cmp	r3, #0
 8005364:	d003      	beq.n	800536e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005366:	887a      	ldrh	r2, [r7, #2]
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800536c:	e003      	b.n	8005376 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800536e:	887b      	ldrh	r3, [r7, #2]
 8005370:	041a      	lsls	r2, r3, #16
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	619a      	str	r2, [r3, #24]
}
 8005376:	bf00      	nop
 8005378:	370c      	adds	r7, #12
 800537a:	46bd      	mov	sp, r7
 800537c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005380:	4770      	bx	lr
	...

08005384 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005384:	b580      	push	{r7, lr}
 8005386:	b084      	sub	sp, #16
 8005388:	af00      	add	r7, sp, #0
 800538a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	2b00      	cmp	r3, #0
 8005390:	d101      	bne.n	8005396 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005392:	2301      	movs	r3, #1
 8005394:	e12b      	b.n	80055ee <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800539c:	b2db      	uxtb	r3, r3
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d106      	bne.n	80053b0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2200      	movs	r2, #0
 80053a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80053aa:	6878      	ldr	r0, [r7, #4]
 80053ac:	f7fd fc46 	bl	8002c3c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	2224      	movs	r2, #36	; 0x24
 80053b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	681a      	ldr	r2, [r3, #0]
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f022 0201 	bic.w	r2, r2, #1
 80053c6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	681a      	ldr	r2, [r3, #0]
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80053d6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	681a      	ldr	r2, [r3, #0]
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80053e6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80053e8:	f000 fd52 	bl	8005e90 <HAL_RCC_GetPCLK1Freq>
 80053ec:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	685b      	ldr	r3, [r3, #4]
 80053f2:	4a81      	ldr	r2, [pc, #516]	; (80055f8 <HAL_I2C_Init+0x274>)
 80053f4:	4293      	cmp	r3, r2
 80053f6:	d807      	bhi.n	8005408 <HAL_I2C_Init+0x84>
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	4a80      	ldr	r2, [pc, #512]	; (80055fc <HAL_I2C_Init+0x278>)
 80053fc:	4293      	cmp	r3, r2
 80053fe:	bf94      	ite	ls
 8005400:	2301      	movls	r3, #1
 8005402:	2300      	movhi	r3, #0
 8005404:	b2db      	uxtb	r3, r3
 8005406:	e006      	b.n	8005416 <HAL_I2C_Init+0x92>
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	4a7d      	ldr	r2, [pc, #500]	; (8005600 <HAL_I2C_Init+0x27c>)
 800540c:	4293      	cmp	r3, r2
 800540e:	bf94      	ite	ls
 8005410:	2301      	movls	r3, #1
 8005412:	2300      	movhi	r3, #0
 8005414:	b2db      	uxtb	r3, r3
 8005416:	2b00      	cmp	r3, #0
 8005418:	d001      	beq.n	800541e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800541a:	2301      	movs	r3, #1
 800541c:	e0e7      	b.n	80055ee <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	4a78      	ldr	r2, [pc, #480]	; (8005604 <HAL_I2C_Init+0x280>)
 8005422:	fba2 2303 	umull	r2, r3, r2, r3
 8005426:	0c9b      	lsrs	r3, r3, #18
 8005428:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	685b      	ldr	r3, [r3, #4]
 8005430:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	68ba      	ldr	r2, [r7, #8]
 800543a:	430a      	orrs	r2, r1
 800543c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	6a1b      	ldr	r3, [r3, #32]
 8005444:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	685b      	ldr	r3, [r3, #4]
 800544c:	4a6a      	ldr	r2, [pc, #424]	; (80055f8 <HAL_I2C_Init+0x274>)
 800544e:	4293      	cmp	r3, r2
 8005450:	d802      	bhi.n	8005458 <HAL_I2C_Init+0xd4>
 8005452:	68bb      	ldr	r3, [r7, #8]
 8005454:	3301      	adds	r3, #1
 8005456:	e009      	b.n	800546c <HAL_I2C_Init+0xe8>
 8005458:	68bb      	ldr	r3, [r7, #8]
 800545a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800545e:	fb02 f303 	mul.w	r3, r2, r3
 8005462:	4a69      	ldr	r2, [pc, #420]	; (8005608 <HAL_I2C_Init+0x284>)
 8005464:	fba2 2303 	umull	r2, r3, r2, r3
 8005468:	099b      	lsrs	r3, r3, #6
 800546a:	3301      	adds	r3, #1
 800546c:	687a      	ldr	r2, [r7, #4]
 800546e:	6812      	ldr	r2, [r2, #0]
 8005470:	430b      	orrs	r3, r1
 8005472:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	69db      	ldr	r3, [r3, #28]
 800547a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800547e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	685b      	ldr	r3, [r3, #4]
 8005486:	495c      	ldr	r1, [pc, #368]	; (80055f8 <HAL_I2C_Init+0x274>)
 8005488:	428b      	cmp	r3, r1
 800548a:	d819      	bhi.n	80054c0 <HAL_I2C_Init+0x13c>
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	1e59      	subs	r1, r3, #1
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	685b      	ldr	r3, [r3, #4]
 8005494:	005b      	lsls	r3, r3, #1
 8005496:	fbb1 f3f3 	udiv	r3, r1, r3
 800549a:	1c59      	adds	r1, r3, #1
 800549c:	f640 73fc 	movw	r3, #4092	; 0xffc
 80054a0:	400b      	ands	r3, r1
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d00a      	beq.n	80054bc <HAL_I2C_Init+0x138>
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	1e59      	subs	r1, r3, #1
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	685b      	ldr	r3, [r3, #4]
 80054ae:	005b      	lsls	r3, r3, #1
 80054b0:	fbb1 f3f3 	udiv	r3, r1, r3
 80054b4:	3301      	adds	r3, #1
 80054b6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80054ba:	e051      	b.n	8005560 <HAL_I2C_Init+0x1dc>
 80054bc:	2304      	movs	r3, #4
 80054be:	e04f      	b.n	8005560 <HAL_I2C_Init+0x1dc>
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	689b      	ldr	r3, [r3, #8]
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d111      	bne.n	80054ec <HAL_I2C_Init+0x168>
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	1e58      	subs	r0, r3, #1
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	6859      	ldr	r1, [r3, #4]
 80054d0:	460b      	mov	r3, r1
 80054d2:	005b      	lsls	r3, r3, #1
 80054d4:	440b      	add	r3, r1
 80054d6:	fbb0 f3f3 	udiv	r3, r0, r3
 80054da:	3301      	adds	r3, #1
 80054dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	bf0c      	ite	eq
 80054e4:	2301      	moveq	r3, #1
 80054e6:	2300      	movne	r3, #0
 80054e8:	b2db      	uxtb	r3, r3
 80054ea:	e012      	b.n	8005512 <HAL_I2C_Init+0x18e>
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	1e58      	subs	r0, r3, #1
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	6859      	ldr	r1, [r3, #4]
 80054f4:	460b      	mov	r3, r1
 80054f6:	009b      	lsls	r3, r3, #2
 80054f8:	440b      	add	r3, r1
 80054fa:	0099      	lsls	r1, r3, #2
 80054fc:	440b      	add	r3, r1
 80054fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8005502:	3301      	adds	r3, #1
 8005504:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005508:	2b00      	cmp	r3, #0
 800550a:	bf0c      	ite	eq
 800550c:	2301      	moveq	r3, #1
 800550e:	2300      	movne	r3, #0
 8005510:	b2db      	uxtb	r3, r3
 8005512:	2b00      	cmp	r3, #0
 8005514:	d001      	beq.n	800551a <HAL_I2C_Init+0x196>
 8005516:	2301      	movs	r3, #1
 8005518:	e022      	b.n	8005560 <HAL_I2C_Init+0x1dc>
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	689b      	ldr	r3, [r3, #8]
 800551e:	2b00      	cmp	r3, #0
 8005520:	d10e      	bne.n	8005540 <HAL_I2C_Init+0x1bc>
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	1e58      	subs	r0, r3, #1
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	6859      	ldr	r1, [r3, #4]
 800552a:	460b      	mov	r3, r1
 800552c:	005b      	lsls	r3, r3, #1
 800552e:	440b      	add	r3, r1
 8005530:	fbb0 f3f3 	udiv	r3, r0, r3
 8005534:	3301      	adds	r3, #1
 8005536:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800553a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800553e:	e00f      	b.n	8005560 <HAL_I2C_Init+0x1dc>
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	1e58      	subs	r0, r3, #1
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	6859      	ldr	r1, [r3, #4]
 8005548:	460b      	mov	r3, r1
 800554a:	009b      	lsls	r3, r3, #2
 800554c:	440b      	add	r3, r1
 800554e:	0099      	lsls	r1, r3, #2
 8005550:	440b      	add	r3, r1
 8005552:	fbb0 f3f3 	udiv	r3, r0, r3
 8005556:	3301      	adds	r3, #1
 8005558:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800555c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005560:	6879      	ldr	r1, [r7, #4]
 8005562:	6809      	ldr	r1, [r1, #0]
 8005564:	4313      	orrs	r3, r2
 8005566:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	69da      	ldr	r2, [r3, #28]
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	6a1b      	ldr	r3, [r3, #32]
 800557a:	431a      	orrs	r2, r3
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	430a      	orrs	r2, r1
 8005582:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	689b      	ldr	r3, [r3, #8]
 800558a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800558e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005592:	687a      	ldr	r2, [r7, #4]
 8005594:	6911      	ldr	r1, [r2, #16]
 8005596:	687a      	ldr	r2, [r7, #4]
 8005598:	68d2      	ldr	r2, [r2, #12]
 800559a:	4311      	orrs	r1, r2
 800559c:	687a      	ldr	r2, [r7, #4]
 800559e:	6812      	ldr	r2, [r2, #0]
 80055a0:	430b      	orrs	r3, r1
 80055a2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	68db      	ldr	r3, [r3, #12]
 80055aa:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	695a      	ldr	r2, [r3, #20]
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	699b      	ldr	r3, [r3, #24]
 80055b6:	431a      	orrs	r2, r3
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	430a      	orrs	r2, r1
 80055be:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	681a      	ldr	r2, [r3, #0]
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f042 0201 	orr.w	r2, r2, #1
 80055ce:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2200      	movs	r2, #0
 80055d4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	2220      	movs	r2, #32
 80055da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	2200      	movs	r2, #0
 80055e2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2200      	movs	r2, #0
 80055e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80055ec:	2300      	movs	r3, #0
}
 80055ee:	4618      	mov	r0, r3
 80055f0:	3710      	adds	r7, #16
 80055f2:	46bd      	mov	sp, r7
 80055f4:	bd80      	pop	{r7, pc}
 80055f6:	bf00      	nop
 80055f8:	000186a0 	.word	0x000186a0
 80055fc:	001e847f 	.word	0x001e847f
 8005600:	003d08ff 	.word	0x003d08ff
 8005604:	431bde83 	.word	0x431bde83
 8005608:	10624dd3 	.word	0x10624dd3

0800560c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800560c:	b580      	push	{r7, lr}
 800560e:	b086      	sub	sp, #24
 8005610:	af00      	add	r7, sp, #0
 8005612:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2b00      	cmp	r3, #0
 8005618:	d101      	bne.n	800561e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800561a:	2301      	movs	r3, #1
 800561c:	e25b      	b.n	8005ad6 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f003 0301 	and.w	r3, r3, #1
 8005626:	2b00      	cmp	r3, #0
 8005628:	d075      	beq.n	8005716 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800562a:	4ba3      	ldr	r3, [pc, #652]	; (80058b8 <HAL_RCC_OscConfig+0x2ac>)
 800562c:	689b      	ldr	r3, [r3, #8]
 800562e:	f003 030c 	and.w	r3, r3, #12
 8005632:	2b04      	cmp	r3, #4
 8005634:	d00c      	beq.n	8005650 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005636:	4ba0      	ldr	r3, [pc, #640]	; (80058b8 <HAL_RCC_OscConfig+0x2ac>)
 8005638:	689b      	ldr	r3, [r3, #8]
 800563a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800563e:	2b08      	cmp	r3, #8
 8005640:	d112      	bne.n	8005668 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005642:	4b9d      	ldr	r3, [pc, #628]	; (80058b8 <HAL_RCC_OscConfig+0x2ac>)
 8005644:	685b      	ldr	r3, [r3, #4]
 8005646:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800564a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800564e:	d10b      	bne.n	8005668 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005650:	4b99      	ldr	r3, [pc, #612]	; (80058b8 <HAL_RCC_OscConfig+0x2ac>)
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005658:	2b00      	cmp	r3, #0
 800565a:	d05b      	beq.n	8005714 <HAL_RCC_OscConfig+0x108>
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	685b      	ldr	r3, [r3, #4]
 8005660:	2b00      	cmp	r3, #0
 8005662:	d157      	bne.n	8005714 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005664:	2301      	movs	r3, #1
 8005666:	e236      	b.n	8005ad6 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	685b      	ldr	r3, [r3, #4]
 800566c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005670:	d106      	bne.n	8005680 <HAL_RCC_OscConfig+0x74>
 8005672:	4b91      	ldr	r3, [pc, #580]	; (80058b8 <HAL_RCC_OscConfig+0x2ac>)
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	4a90      	ldr	r2, [pc, #576]	; (80058b8 <HAL_RCC_OscConfig+0x2ac>)
 8005678:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800567c:	6013      	str	r3, [r2, #0]
 800567e:	e01d      	b.n	80056bc <HAL_RCC_OscConfig+0xb0>
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	685b      	ldr	r3, [r3, #4]
 8005684:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005688:	d10c      	bne.n	80056a4 <HAL_RCC_OscConfig+0x98>
 800568a:	4b8b      	ldr	r3, [pc, #556]	; (80058b8 <HAL_RCC_OscConfig+0x2ac>)
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	4a8a      	ldr	r2, [pc, #552]	; (80058b8 <HAL_RCC_OscConfig+0x2ac>)
 8005690:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005694:	6013      	str	r3, [r2, #0]
 8005696:	4b88      	ldr	r3, [pc, #544]	; (80058b8 <HAL_RCC_OscConfig+0x2ac>)
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	4a87      	ldr	r2, [pc, #540]	; (80058b8 <HAL_RCC_OscConfig+0x2ac>)
 800569c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80056a0:	6013      	str	r3, [r2, #0]
 80056a2:	e00b      	b.n	80056bc <HAL_RCC_OscConfig+0xb0>
 80056a4:	4b84      	ldr	r3, [pc, #528]	; (80058b8 <HAL_RCC_OscConfig+0x2ac>)
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	4a83      	ldr	r2, [pc, #524]	; (80058b8 <HAL_RCC_OscConfig+0x2ac>)
 80056aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80056ae:	6013      	str	r3, [r2, #0]
 80056b0:	4b81      	ldr	r3, [pc, #516]	; (80058b8 <HAL_RCC_OscConfig+0x2ac>)
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	4a80      	ldr	r2, [pc, #512]	; (80058b8 <HAL_RCC_OscConfig+0x2ac>)
 80056b6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80056ba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	685b      	ldr	r3, [r3, #4]
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d013      	beq.n	80056ec <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056c4:	f7fe fb3a 	bl	8003d3c <HAL_GetTick>
 80056c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80056ca:	e008      	b.n	80056de <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80056cc:	f7fe fb36 	bl	8003d3c <HAL_GetTick>
 80056d0:	4602      	mov	r2, r0
 80056d2:	693b      	ldr	r3, [r7, #16]
 80056d4:	1ad3      	subs	r3, r2, r3
 80056d6:	2b64      	cmp	r3, #100	; 0x64
 80056d8:	d901      	bls.n	80056de <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80056da:	2303      	movs	r3, #3
 80056dc:	e1fb      	b.n	8005ad6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80056de:	4b76      	ldr	r3, [pc, #472]	; (80058b8 <HAL_RCC_OscConfig+0x2ac>)
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d0f0      	beq.n	80056cc <HAL_RCC_OscConfig+0xc0>
 80056ea:	e014      	b.n	8005716 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056ec:	f7fe fb26 	bl	8003d3c <HAL_GetTick>
 80056f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80056f2:	e008      	b.n	8005706 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80056f4:	f7fe fb22 	bl	8003d3c <HAL_GetTick>
 80056f8:	4602      	mov	r2, r0
 80056fa:	693b      	ldr	r3, [r7, #16]
 80056fc:	1ad3      	subs	r3, r2, r3
 80056fe:	2b64      	cmp	r3, #100	; 0x64
 8005700:	d901      	bls.n	8005706 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005702:	2303      	movs	r3, #3
 8005704:	e1e7      	b.n	8005ad6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005706:	4b6c      	ldr	r3, [pc, #432]	; (80058b8 <HAL_RCC_OscConfig+0x2ac>)
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800570e:	2b00      	cmp	r3, #0
 8005710:	d1f0      	bne.n	80056f4 <HAL_RCC_OscConfig+0xe8>
 8005712:	e000      	b.n	8005716 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005714:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	f003 0302 	and.w	r3, r3, #2
 800571e:	2b00      	cmp	r3, #0
 8005720:	d063      	beq.n	80057ea <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005722:	4b65      	ldr	r3, [pc, #404]	; (80058b8 <HAL_RCC_OscConfig+0x2ac>)
 8005724:	689b      	ldr	r3, [r3, #8]
 8005726:	f003 030c 	and.w	r3, r3, #12
 800572a:	2b00      	cmp	r3, #0
 800572c:	d00b      	beq.n	8005746 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800572e:	4b62      	ldr	r3, [pc, #392]	; (80058b8 <HAL_RCC_OscConfig+0x2ac>)
 8005730:	689b      	ldr	r3, [r3, #8]
 8005732:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005736:	2b08      	cmp	r3, #8
 8005738:	d11c      	bne.n	8005774 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800573a:	4b5f      	ldr	r3, [pc, #380]	; (80058b8 <HAL_RCC_OscConfig+0x2ac>)
 800573c:	685b      	ldr	r3, [r3, #4]
 800573e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005742:	2b00      	cmp	r3, #0
 8005744:	d116      	bne.n	8005774 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005746:	4b5c      	ldr	r3, [pc, #368]	; (80058b8 <HAL_RCC_OscConfig+0x2ac>)
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	f003 0302 	and.w	r3, r3, #2
 800574e:	2b00      	cmp	r3, #0
 8005750:	d005      	beq.n	800575e <HAL_RCC_OscConfig+0x152>
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	68db      	ldr	r3, [r3, #12]
 8005756:	2b01      	cmp	r3, #1
 8005758:	d001      	beq.n	800575e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800575a:	2301      	movs	r3, #1
 800575c:	e1bb      	b.n	8005ad6 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800575e:	4b56      	ldr	r3, [pc, #344]	; (80058b8 <HAL_RCC_OscConfig+0x2ac>)
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	691b      	ldr	r3, [r3, #16]
 800576a:	00db      	lsls	r3, r3, #3
 800576c:	4952      	ldr	r1, [pc, #328]	; (80058b8 <HAL_RCC_OscConfig+0x2ac>)
 800576e:	4313      	orrs	r3, r2
 8005770:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005772:	e03a      	b.n	80057ea <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	68db      	ldr	r3, [r3, #12]
 8005778:	2b00      	cmp	r3, #0
 800577a:	d020      	beq.n	80057be <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800577c:	4b4f      	ldr	r3, [pc, #316]	; (80058bc <HAL_RCC_OscConfig+0x2b0>)
 800577e:	2201      	movs	r2, #1
 8005780:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005782:	f7fe fadb 	bl	8003d3c <HAL_GetTick>
 8005786:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005788:	e008      	b.n	800579c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800578a:	f7fe fad7 	bl	8003d3c <HAL_GetTick>
 800578e:	4602      	mov	r2, r0
 8005790:	693b      	ldr	r3, [r7, #16]
 8005792:	1ad3      	subs	r3, r2, r3
 8005794:	2b02      	cmp	r3, #2
 8005796:	d901      	bls.n	800579c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005798:	2303      	movs	r3, #3
 800579a:	e19c      	b.n	8005ad6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800579c:	4b46      	ldr	r3, [pc, #280]	; (80058b8 <HAL_RCC_OscConfig+0x2ac>)
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	f003 0302 	and.w	r3, r3, #2
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d0f0      	beq.n	800578a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80057a8:	4b43      	ldr	r3, [pc, #268]	; (80058b8 <HAL_RCC_OscConfig+0x2ac>)
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	691b      	ldr	r3, [r3, #16]
 80057b4:	00db      	lsls	r3, r3, #3
 80057b6:	4940      	ldr	r1, [pc, #256]	; (80058b8 <HAL_RCC_OscConfig+0x2ac>)
 80057b8:	4313      	orrs	r3, r2
 80057ba:	600b      	str	r3, [r1, #0]
 80057bc:	e015      	b.n	80057ea <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80057be:	4b3f      	ldr	r3, [pc, #252]	; (80058bc <HAL_RCC_OscConfig+0x2b0>)
 80057c0:	2200      	movs	r2, #0
 80057c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057c4:	f7fe faba 	bl	8003d3c <HAL_GetTick>
 80057c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80057ca:	e008      	b.n	80057de <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80057cc:	f7fe fab6 	bl	8003d3c <HAL_GetTick>
 80057d0:	4602      	mov	r2, r0
 80057d2:	693b      	ldr	r3, [r7, #16]
 80057d4:	1ad3      	subs	r3, r2, r3
 80057d6:	2b02      	cmp	r3, #2
 80057d8:	d901      	bls.n	80057de <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80057da:	2303      	movs	r3, #3
 80057dc:	e17b      	b.n	8005ad6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80057de:	4b36      	ldr	r3, [pc, #216]	; (80058b8 <HAL_RCC_OscConfig+0x2ac>)
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f003 0302 	and.w	r3, r3, #2
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d1f0      	bne.n	80057cc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	f003 0308 	and.w	r3, r3, #8
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d030      	beq.n	8005858 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	695b      	ldr	r3, [r3, #20]
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d016      	beq.n	800582c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80057fe:	4b30      	ldr	r3, [pc, #192]	; (80058c0 <HAL_RCC_OscConfig+0x2b4>)
 8005800:	2201      	movs	r2, #1
 8005802:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005804:	f7fe fa9a 	bl	8003d3c <HAL_GetTick>
 8005808:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800580a:	e008      	b.n	800581e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800580c:	f7fe fa96 	bl	8003d3c <HAL_GetTick>
 8005810:	4602      	mov	r2, r0
 8005812:	693b      	ldr	r3, [r7, #16]
 8005814:	1ad3      	subs	r3, r2, r3
 8005816:	2b02      	cmp	r3, #2
 8005818:	d901      	bls.n	800581e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800581a:	2303      	movs	r3, #3
 800581c:	e15b      	b.n	8005ad6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800581e:	4b26      	ldr	r3, [pc, #152]	; (80058b8 <HAL_RCC_OscConfig+0x2ac>)
 8005820:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005822:	f003 0302 	and.w	r3, r3, #2
 8005826:	2b00      	cmp	r3, #0
 8005828:	d0f0      	beq.n	800580c <HAL_RCC_OscConfig+0x200>
 800582a:	e015      	b.n	8005858 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800582c:	4b24      	ldr	r3, [pc, #144]	; (80058c0 <HAL_RCC_OscConfig+0x2b4>)
 800582e:	2200      	movs	r2, #0
 8005830:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005832:	f7fe fa83 	bl	8003d3c <HAL_GetTick>
 8005836:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005838:	e008      	b.n	800584c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800583a:	f7fe fa7f 	bl	8003d3c <HAL_GetTick>
 800583e:	4602      	mov	r2, r0
 8005840:	693b      	ldr	r3, [r7, #16]
 8005842:	1ad3      	subs	r3, r2, r3
 8005844:	2b02      	cmp	r3, #2
 8005846:	d901      	bls.n	800584c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005848:	2303      	movs	r3, #3
 800584a:	e144      	b.n	8005ad6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800584c:	4b1a      	ldr	r3, [pc, #104]	; (80058b8 <HAL_RCC_OscConfig+0x2ac>)
 800584e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005850:	f003 0302 	and.w	r3, r3, #2
 8005854:	2b00      	cmp	r3, #0
 8005856:	d1f0      	bne.n	800583a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	f003 0304 	and.w	r3, r3, #4
 8005860:	2b00      	cmp	r3, #0
 8005862:	f000 80a0 	beq.w	80059a6 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005866:	2300      	movs	r3, #0
 8005868:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800586a:	4b13      	ldr	r3, [pc, #76]	; (80058b8 <HAL_RCC_OscConfig+0x2ac>)
 800586c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800586e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005872:	2b00      	cmp	r3, #0
 8005874:	d10f      	bne.n	8005896 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005876:	2300      	movs	r3, #0
 8005878:	60bb      	str	r3, [r7, #8]
 800587a:	4b0f      	ldr	r3, [pc, #60]	; (80058b8 <HAL_RCC_OscConfig+0x2ac>)
 800587c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800587e:	4a0e      	ldr	r2, [pc, #56]	; (80058b8 <HAL_RCC_OscConfig+0x2ac>)
 8005880:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005884:	6413      	str	r3, [r2, #64]	; 0x40
 8005886:	4b0c      	ldr	r3, [pc, #48]	; (80058b8 <HAL_RCC_OscConfig+0x2ac>)
 8005888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800588a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800588e:	60bb      	str	r3, [r7, #8]
 8005890:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005892:	2301      	movs	r3, #1
 8005894:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005896:	4b0b      	ldr	r3, [pc, #44]	; (80058c4 <HAL_RCC_OscConfig+0x2b8>)
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d121      	bne.n	80058e6 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80058a2:	4b08      	ldr	r3, [pc, #32]	; (80058c4 <HAL_RCC_OscConfig+0x2b8>)
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	4a07      	ldr	r2, [pc, #28]	; (80058c4 <HAL_RCC_OscConfig+0x2b8>)
 80058a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80058ac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80058ae:	f7fe fa45 	bl	8003d3c <HAL_GetTick>
 80058b2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80058b4:	e011      	b.n	80058da <HAL_RCC_OscConfig+0x2ce>
 80058b6:	bf00      	nop
 80058b8:	40023800 	.word	0x40023800
 80058bc:	42470000 	.word	0x42470000
 80058c0:	42470e80 	.word	0x42470e80
 80058c4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80058c8:	f7fe fa38 	bl	8003d3c <HAL_GetTick>
 80058cc:	4602      	mov	r2, r0
 80058ce:	693b      	ldr	r3, [r7, #16]
 80058d0:	1ad3      	subs	r3, r2, r3
 80058d2:	2b02      	cmp	r3, #2
 80058d4:	d901      	bls.n	80058da <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80058d6:	2303      	movs	r3, #3
 80058d8:	e0fd      	b.n	8005ad6 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80058da:	4b81      	ldr	r3, [pc, #516]	; (8005ae0 <HAL_RCC_OscConfig+0x4d4>)
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d0f0      	beq.n	80058c8 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	689b      	ldr	r3, [r3, #8]
 80058ea:	2b01      	cmp	r3, #1
 80058ec:	d106      	bne.n	80058fc <HAL_RCC_OscConfig+0x2f0>
 80058ee:	4b7d      	ldr	r3, [pc, #500]	; (8005ae4 <HAL_RCC_OscConfig+0x4d8>)
 80058f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058f2:	4a7c      	ldr	r2, [pc, #496]	; (8005ae4 <HAL_RCC_OscConfig+0x4d8>)
 80058f4:	f043 0301 	orr.w	r3, r3, #1
 80058f8:	6713      	str	r3, [r2, #112]	; 0x70
 80058fa:	e01c      	b.n	8005936 <HAL_RCC_OscConfig+0x32a>
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	689b      	ldr	r3, [r3, #8]
 8005900:	2b05      	cmp	r3, #5
 8005902:	d10c      	bne.n	800591e <HAL_RCC_OscConfig+0x312>
 8005904:	4b77      	ldr	r3, [pc, #476]	; (8005ae4 <HAL_RCC_OscConfig+0x4d8>)
 8005906:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005908:	4a76      	ldr	r2, [pc, #472]	; (8005ae4 <HAL_RCC_OscConfig+0x4d8>)
 800590a:	f043 0304 	orr.w	r3, r3, #4
 800590e:	6713      	str	r3, [r2, #112]	; 0x70
 8005910:	4b74      	ldr	r3, [pc, #464]	; (8005ae4 <HAL_RCC_OscConfig+0x4d8>)
 8005912:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005914:	4a73      	ldr	r2, [pc, #460]	; (8005ae4 <HAL_RCC_OscConfig+0x4d8>)
 8005916:	f043 0301 	orr.w	r3, r3, #1
 800591a:	6713      	str	r3, [r2, #112]	; 0x70
 800591c:	e00b      	b.n	8005936 <HAL_RCC_OscConfig+0x32a>
 800591e:	4b71      	ldr	r3, [pc, #452]	; (8005ae4 <HAL_RCC_OscConfig+0x4d8>)
 8005920:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005922:	4a70      	ldr	r2, [pc, #448]	; (8005ae4 <HAL_RCC_OscConfig+0x4d8>)
 8005924:	f023 0301 	bic.w	r3, r3, #1
 8005928:	6713      	str	r3, [r2, #112]	; 0x70
 800592a:	4b6e      	ldr	r3, [pc, #440]	; (8005ae4 <HAL_RCC_OscConfig+0x4d8>)
 800592c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800592e:	4a6d      	ldr	r2, [pc, #436]	; (8005ae4 <HAL_RCC_OscConfig+0x4d8>)
 8005930:	f023 0304 	bic.w	r3, r3, #4
 8005934:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	689b      	ldr	r3, [r3, #8]
 800593a:	2b00      	cmp	r3, #0
 800593c:	d015      	beq.n	800596a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800593e:	f7fe f9fd 	bl	8003d3c <HAL_GetTick>
 8005942:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005944:	e00a      	b.n	800595c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005946:	f7fe f9f9 	bl	8003d3c <HAL_GetTick>
 800594a:	4602      	mov	r2, r0
 800594c:	693b      	ldr	r3, [r7, #16]
 800594e:	1ad3      	subs	r3, r2, r3
 8005950:	f241 3288 	movw	r2, #5000	; 0x1388
 8005954:	4293      	cmp	r3, r2
 8005956:	d901      	bls.n	800595c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8005958:	2303      	movs	r3, #3
 800595a:	e0bc      	b.n	8005ad6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800595c:	4b61      	ldr	r3, [pc, #388]	; (8005ae4 <HAL_RCC_OscConfig+0x4d8>)
 800595e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005960:	f003 0302 	and.w	r3, r3, #2
 8005964:	2b00      	cmp	r3, #0
 8005966:	d0ee      	beq.n	8005946 <HAL_RCC_OscConfig+0x33a>
 8005968:	e014      	b.n	8005994 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800596a:	f7fe f9e7 	bl	8003d3c <HAL_GetTick>
 800596e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005970:	e00a      	b.n	8005988 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005972:	f7fe f9e3 	bl	8003d3c <HAL_GetTick>
 8005976:	4602      	mov	r2, r0
 8005978:	693b      	ldr	r3, [r7, #16]
 800597a:	1ad3      	subs	r3, r2, r3
 800597c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005980:	4293      	cmp	r3, r2
 8005982:	d901      	bls.n	8005988 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8005984:	2303      	movs	r3, #3
 8005986:	e0a6      	b.n	8005ad6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005988:	4b56      	ldr	r3, [pc, #344]	; (8005ae4 <HAL_RCC_OscConfig+0x4d8>)
 800598a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800598c:	f003 0302 	and.w	r3, r3, #2
 8005990:	2b00      	cmp	r3, #0
 8005992:	d1ee      	bne.n	8005972 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005994:	7dfb      	ldrb	r3, [r7, #23]
 8005996:	2b01      	cmp	r3, #1
 8005998:	d105      	bne.n	80059a6 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800599a:	4b52      	ldr	r3, [pc, #328]	; (8005ae4 <HAL_RCC_OscConfig+0x4d8>)
 800599c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800599e:	4a51      	ldr	r2, [pc, #324]	; (8005ae4 <HAL_RCC_OscConfig+0x4d8>)
 80059a0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80059a4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	699b      	ldr	r3, [r3, #24]
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	f000 8092 	beq.w	8005ad4 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80059b0:	4b4c      	ldr	r3, [pc, #304]	; (8005ae4 <HAL_RCC_OscConfig+0x4d8>)
 80059b2:	689b      	ldr	r3, [r3, #8]
 80059b4:	f003 030c 	and.w	r3, r3, #12
 80059b8:	2b08      	cmp	r3, #8
 80059ba:	d05c      	beq.n	8005a76 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	699b      	ldr	r3, [r3, #24]
 80059c0:	2b02      	cmp	r3, #2
 80059c2:	d141      	bne.n	8005a48 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80059c4:	4b48      	ldr	r3, [pc, #288]	; (8005ae8 <HAL_RCC_OscConfig+0x4dc>)
 80059c6:	2200      	movs	r2, #0
 80059c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059ca:	f7fe f9b7 	bl	8003d3c <HAL_GetTick>
 80059ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80059d0:	e008      	b.n	80059e4 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80059d2:	f7fe f9b3 	bl	8003d3c <HAL_GetTick>
 80059d6:	4602      	mov	r2, r0
 80059d8:	693b      	ldr	r3, [r7, #16]
 80059da:	1ad3      	subs	r3, r2, r3
 80059dc:	2b02      	cmp	r3, #2
 80059de:	d901      	bls.n	80059e4 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80059e0:	2303      	movs	r3, #3
 80059e2:	e078      	b.n	8005ad6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80059e4:	4b3f      	ldr	r3, [pc, #252]	; (8005ae4 <HAL_RCC_OscConfig+0x4d8>)
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d1f0      	bne.n	80059d2 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	69da      	ldr	r2, [r3, #28]
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	6a1b      	ldr	r3, [r3, #32]
 80059f8:	431a      	orrs	r2, r3
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059fe:	019b      	lsls	r3, r3, #6
 8005a00:	431a      	orrs	r2, r3
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a06:	085b      	lsrs	r3, r3, #1
 8005a08:	3b01      	subs	r3, #1
 8005a0a:	041b      	lsls	r3, r3, #16
 8005a0c:	431a      	orrs	r2, r3
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a12:	061b      	lsls	r3, r3, #24
 8005a14:	4933      	ldr	r1, [pc, #204]	; (8005ae4 <HAL_RCC_OscConfig+0x4d8>)
 8005a16:	4313      	orrs	r3, r2
 8005a18:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005a1a:	4b33      	ldr	r3, [pc, #204]	; (8005ae8 <HAL_RCC_OscConfig+0x4dc>)
 8005a1c:	2201      	movs	r2, #1
 8005a1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a20:	f7fe f98c 	bl	8003d3c <HAL_GetTick>
 8005a24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005a26:	e008      	b.n	8005a3a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005a28:	f7fe f988 	bl	8003d3c <HAL_GetTick>
 8005a2c:	4602      	mov	r2, r0
 8005a2e:	693b      	ldr	r3, [r7, #16]
 8005a30:	1ad3      	subs	r3, r2, r3
 8005a32:	2b02      	cmp	r3, #2
 8005a34:	d901      	bls.n	8005a3a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8005a36:	2303      	movs	r3, #3
 8005a38:	e04d      	b.n	8005ad6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005a3a:	4b2a      	ldr	r3, [pc, #168]	; (8005ae4 <HAL_RCC_OscConfig+0x4d8>)
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d0f0      	beq.n	8005a28 <HAL_RCC_OscConfig+0x41c>
 8005a46:	e045      	b.n	8005ad4 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a48:	4b27      	ldr	r3, [pc, #156]	; (8005ae8 <HAL_RCC_OscConfig+0x4dc>)
 8005a4a:	2200      	movs	r2, #0
 8005a4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a4e:	f7fe f975 	bl	8003d3c <HAL_GetTick>
 8005a52:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a54:	e008      	b.n	8005a68 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005a56:	f7fe f971 	bl	8003d3c <HAL_GetTick>
 8005a5a:	4602      	mov	r2, r0
 8005a5c:	693b      	ldr	r3, [r7, #16]
 8005a5e:	1ad3      	subs	r3, r2, r3
 8005a60:	2b02      	cmp	r3, #2
 8005a62:	d901      	bls.n	8005a68 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8005a64:	2303      	movs	r3, #3
 8005a66:	e036      	b.n	8005ad6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a68:	4b1e      	ldr	r3, [pc, #120]	; (8005ae4 <HAL_RCC_OscConfig+0x4d8>)
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d1f0      	bne.n	8005a56 <HAL_RCC_OscConfig+0x44a>
 8005a74:	e02e      	b.n	8005ad4 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	699b      	ldr	r3, [r3, #24]
 8005a7a:	2b01      	cmp	r3, #1
 8005a7c:	d101      	bne.n	8005a82 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8005a7e:	2301      	movs	r3, #1
 8005a80:	e029      	b.n	8005ad6 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005a82:	4b18      	ldr	r3, [pc, #96]	; (8005ae4 <HAL_RCC_OscConfig+0x4d8>)
 8005a84:	685b      	ldr	r3, [r3, #4]
 8005a86:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	69db      	ldr	r3, [r3, #28]
 8005a92:	429a      	cmp	r2, r3
 8005a94:	d11c      	bne.n	8005ad0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005aa0:	429a      	cmp	r2, r3
 8005aa2:	d115      	bne.n	8005ad0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8005aa4:	68fa      	ldr	r2, [r7, #12]
 8005aa6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005aaa:	4013      	ands	r3, r2
 8005aac:	687a      	ldr	r2, [r7, #4]
 8005aae:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005ab0:	4293      	cmp	r3, r2
 8005ab2:	d10d      	bne.n	8005ad0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8005abe:	429a      	cmp	r2, r3
 8005ac0:	d106      	bne.n	8005ad0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005acc:	429a      	cmp	r2, r3
 8005ace:	d001      	beq.n	8005ad4 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8005ad0:	2301      	movs	r3, #1
 8005ad2:	e000      	b.n	8005ad6 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8005ad4:	2300      	movs	r3, #0
}
 8005ad6:	4618      	mov	r0, r3
 8005ad8:	3718      	adds	r7, #24
 8005ada:	46bd      	mov	sp, r7
 8005adc:	bd80      	pop	{r7, pc}
 8005ade:	bf00      	nop
 8005ae0:	40007000 	.word	0x40007000
 8005ae4:	40023800 	.word	0x40023800
 8005ae8:	42470060 	.word	0x42470060

08005aec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005aec:	b580      	push	{r7, lr}
 8005aee:	b084      	sub	sp, #16
 8005af0:	af00      	add	r7, sp, #0
 8005af2:	6078      	str	r0, [r7, #4]
 8005af4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d101      	bne.n	8005b00 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005afc:	2301      	movs	r3, #1
 8005afe:	e0cc      	b.n	8005c9a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005b00:	4b68      	ldr	r3, [pc, #416]	; (8005ca4 <HAL_RCC_ClockConfig+0x1b8>)
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	f003 030f 	and.w	r3, r3, #15
 8005b08:	683a      	ldr	r2, [r7, #0]
 8005b0a:	429a      	cmp	r2, r3
 8005b0c:	d90c      	bls.n	8005b28 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b0e:	4b65      	ldr	r3, [pc, #404]	; (8005ca4 <HAL_RCC_ClockConfig+0x1b8>)
 8005b10:	683a      	ldr	r2, [r7, #0]
 8005b12:	b2d2      	uxtb	r2, r2
 8005b14:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b16:	4b63      	ldr	r3, [pc, #396]	; (8005ca4 <HAL_RCC_ClockConfig+0x1b8>)
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	f003 030f 	and.w	r3, r3, #15
 8005b1e:	683a      	ldr	r2, [r7, #0]
 8005b20:	429a      	cmp	r2, r3
 8005b22:	d001      	beq.n	8005b28 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005b24:	2301      	movs	r3, #1
 8005b26:	e0b8      	b.n	8005c9a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f003 0302 	and.w	r3, r3, #2
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d020      	beq.n	8005b76 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	f003 0304 	and.w	r3, r3, #4
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d005      	beq.n	8005b4c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005b40:	4b59      	ldr	r3, [pc, #356]	; (8005ca8 <HAL_RCC_ClockConfig+0x1bc>)
 8005b42:	689b      	ldr	r3, [r3, #8]
 8005b44:	4a58      	ldr	r2, [pc, #352]	; (8005ca8 <HAL_RCC_ClockConfig+0x1bc>)
 8005b46:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005b4a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f003 0308 	and.w	r3, r3, #8
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d005      	beq.n	8005b64 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005b58:	4b53      	ldr	r3, [pc, #332]	; (8005ca8 <HAL_RCC_ClockConfig+0x1bc>)
 8005b5a:	689b      	ldr	r3, [r3, #8]
 8005b5c:	4a52      	ldr	r2, [pc, #328]	; (8005ca8 <HAL_RCC_ClockConfig+0x1bc>)
 8005b5e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005b62:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005b64:	4b50      	ldr	r3, [pc, #320]	; (8005ca8 <HAL_RCC_ClockConfig+0x1bc>)
 8005b66:	689b      	ldr	r3, [r3, #8]
 8005b68:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	689b      	ldr	r3, [r3, #8]
 8005b70:	494d      	ldr	r1, [pc, #308]	; (8005ca8 <HAL_RCC_ClockConfig+0x1bc>)
 8005b72:	4313      	orrs	r3, r2
 8005b74:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	f003 0301 	and.w	r3, r3, #1
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d044      	beq.n	8005c0c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	685b      	ldr	r3, [r3, #4]
 8005b86:	2b01      	cmp	r3, #1
 8005b88:	d107      	bne.n	8005b9a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b8a:	4b47      	ldr	r3, [pc, #284]	; (8005ca8 <HAL_RCC_ClockConfig+0x1bc>)
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d119      	bne.n	8005bca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005b96:	2301      	movs	r3, #1
 8005b98:	e07f      	b.n	8005c9a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	685b      	ldr	r3, [r3, #4]
 8005b9e:	2b02      	cmp	r3, #2
 8005ba0:	d003      	beq.n	8005baa <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005ba6:	2b03      	cmp	r3, #3
 8005ba8:	d107      	bne.n	8005bba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005baa:	4b3f      	ldr	r3, [pc, #252]	; (8005ca8 <HAL_RCC_ClockConfig+0x1bc>)
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d109      	bne.n	8005bca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005bb6:	2301      	movs	r3, #1
 8005bb8:	e06f      	b.n	8005c9a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005bba:	4b3b      	ldr	r3, [pc, #236]	; (8005ca8 <HAL_RCC_ClockConfig+0x1bc>)
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	f003 0302 	and.w	r3, r3, #2
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d101      	bne.n	8005bca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005bc6:	2301      	movs	r3, #1
 8005bc8:	e067      	b.n	8005c9a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005bca:	4b37      	ldr	r3, [pc, #220]	; (8005ca8 <HAL_RCC_ClockConfig+0x1bc>)
 8005bcc:	689b      	ldr	r3, [r3, #8]
 8005bce:	f023 0203 	bic.w	r2, r3, #3
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	685b      	ldr	r3, [r3, #4]
 8005bd6:	4934      	ldr	r1, [pc, #208]	; (8005ca8 <HAL_RCC_ClockConfig+0x1bc>)
 8005bd8:	4313      	orrs	r3, r2
 8005bda:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005bdc:	f7fe f8ae 	bl	8003d3c <HAL_GetTick>
 8005be0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005be2:	e00a      	b.n	8005bfa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005be4:	f7fe f8aa 	bl	8003d3c <HAL_GetTick>
 8005be8:	4602      	mov	r2, r0
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	1ad3      	subs	r3, r2, r3
 8005bee:	f241 3288 	movw	r2, #5000	; 0x1388
 8005bf2:	4293      	cmp	r3, r2
 8005bf4:	d901      	bls.n	8005bfa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005bf6:	2303      	movs	r3, #3
 8005bf8:	e04f      	b.n	8005c9a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005bfa:	4b2b      	ldr	r3, [pc, #172]	; (8005ca8 <HAL_RCC_ClockConfig+0x1bc>)
 8005bfc:	689b      	ldr	r3, [r3, #8]
 8005bfe:	f003 020c 	and.w	r2, r3, #12
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	685b      	ldr	r3, [r3, #4]
 8005c06:	009b      	lsls	r3, r3, #2
 8005c08:	429a      	cmp	r2, r3
 8005c0a:	d1eb      	bne.n	8005be4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005c0c:	4b25      	ldr	r3, [pc, #148]	; (8005ca4 <HAL_RCC_ClockConfig+0x1b8>)
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	f003 030f 	and.w	r3, r3, #15
 8005c14:	683a      	ldr	r2, [r7, #0]
 8005c16:	429a      	cmp	r2, r3
 8005c18:	d20c      	bcs.n	8005c34 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005c1a:	4b22      	ldr	r3, [pc, #136]	; (8005ca4 <HAL_RCC_ClockConfig+0x1b8>)
 8005c1c:	683a      	ldr	r2, [r7, #0]
 8005c1e:	b2d2      	uxtb	r2, r2
 8005c20:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005c22:	4b20      	ldr	r3, [pc, #128]	; (8005ca4 <HAL_RCC_ClockConfig+0x1b8>)
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f003 030f 	and.w	r3, r3, #15
 8005c2a:	683a      	ldr	r2, [r7, #0]
 8005c2c:	429a      	cmp	r2, r3
 8005c2e:	d001      	beq.n	8005c34 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005c30:	2301      	movs	r3, #1
 8005c32:	e032      	b.n	8005c9a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	f003 0304 	and.w	r3, r3, #4
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d008      	beq.n	8005c52 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005c40:	4b19      	ldr	r3, [pc, #100]	; (8005ca8 <HAL_RCC_ClockConfig+0x1bc>)
 8005c42:	689b      	ldr	r3, [r3, #8]
 8005c44:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	68db      	ldr	r3, [r3, #12]
 8005c4c:	4916      	ldr	r1, [pc, #88]	; (8005ca8 <HAL_RCC_ClockConfig+0x1bc>)
 8005c4e:	4313      	orrs	r3, r2
 8005c50:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f003 0308 	and.w	r3, r3, #8
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d009      	beq.n	8005c72 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005c5e:	4b12      	ldr	r3, [pc, #72]	; (8005ca8 <HAL_RCC_ClockConfig+0x1bc>)
 8005c60:	689b      	ldr	r3, [r3, #8]
 8005c62:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	691b      	ldr	r3, [r3, #16]
 8005c6a:	00db      	lsls	r3, r3, #3
 8005c6c:	490e      	ldr	r1, [pc, #56]	; (8005ca8 <HAL_RCC_ClockConfig+0x1bc>)
 8005c6e:	4313      	orrs	r3, r2
 8005c70:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005c72:	f000 f821 	bl	8005cb8 <HAL_RCC_GetSysClockFreq>
 8005c76:	4602      	mov	r2, r0
 8005c78:	4b0b      	ldr	r3, [pc, #44]	; (8005ca8 <HAL_RCC_ClockConfig+0x1bc>)
 8005c7a:	689b      	ldr	r3, [r3, #8]
 8005c7c:	091b      	lsrs	r3, r3, #4
 8005c7e:	f003 030f 	and.w	r3, r3, #15
 8005c82:	490a      	ldr	r1, [pc, #40]	; (8005cac <HAL_RCC_ClockConfig+0x1c0>)
 8005c84:	5ccb      	ldrb	r3, [r1, r3]
 8005c86:	fa22 f303 	lsr.w	r3, r2, r3
 8005c8a:	4a09      	ldr	r2, [pc, #36]	; (8005cb0 <HAL_RCC_ClockConfig+0x1c4>)
 8005c8c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005c8e:	4b09      	ldr	r3, [pc, #36]	; (8005cb4 <HAL_RCC_ClockConfig+0x1c8>)
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	4618      	mov	r0, r3
 8005c94:	f7fe f80e 	bl	8003cb4 <HAL_InitTick>

  return HAL_OK;
 8005c98:	2300      	movs	r3, #0
}
 8005c9a:	4618      	mov	r0, r3
 8005c9c:	3710      	adds	r7, #16
 8005c9e:	46bd      	mov	sp, r7
 8005ca0:	bd80      	pop	{r7, pc}
 8005ca2:	bf00      	nop
 8005ca4:	40023c00 	.word	0x40023c00
 8005ca8:	40023800 	.word	0x40023800
 8005cac:	0800cc14 	.word	0x0800cc14
 8005cb0:	20000000 	.word	0x20000000
 8005cb4:	20000004 	.word	0x20000004

08005cb8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005cb8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005cbc:	b084      	sub	sp, #16
 8005cbe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005cc0:	2300      	movs	r3, #0
 8005cc2:	607b      	str	r3, [r7, #4]
 8005cc4:	2300      	movs	r3, #0
 8005cc6:	60fb      	str	r3, [r7, #12]
 8005cc8:	2300      	movs	r3, #0
 8005cca:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8005ccc:	2300      	movs	r3, #0
 8005cce:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005cd0:	4b67      	ldr	r3, [pc, #412]	; (8005e70 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005cd2:	689b      	ldr	r3, [r3, #8]
 8005cd4:	f003 030c 	and.w	r3, r3, #12
 8005cd8:	2b08      	cmp	r3, #8
 8005cda:	d00d      	beq.n	8005cf8 <HAL_RCC_GetSysClockFreq+0x40>
 8005cdc:	2b08      	cmp	r3, #8
 8005cde:	f200 80bd 	bhi.w	8005e5c <HAL_RCC_GetSysClockFreq+0x1a4>
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d002      	beq.n	8005cec <HAL_RCC_GetSysClockFreq+0x34>
 8005ce6:	2b04      	cmp	r3, #4
 8005ce8:	d003      	beq.n	8005cf2 <HAL_RCC_GetSysClockFreq+0x3a>
 8005cea:	e0b7      	b.n	8005e5c <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005cec:	4b61      	ldr	r3, [pc, #388]	; (8005e74 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8005cee:	60bb      	str	r3, [r7, #8]
       break;
 8005cf0:	e0b7      	b.n	8005e62 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005cf2:	4b60      	ldr	r3, [pc, #384]	; (8005e74 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8005cf4:	60bb      	str	r3, [r7, #8]
      break;
 8005cf6:	e0b4      	b.n	8005e62 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005cf8:	4b5d      	ldr	r3, [pc, #372]	; (8005e70 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005cfa:	685b      	ldr	r3, [r3, #4]
 8005cfc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005d00:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005d02:	4b5b      	ldr	r3, [pc, #364]	; (8005e70 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005d04:	685b      	ldr	r3, [r3, #4]
 8005d06:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d04d      	beq.n	8005daa <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005d0e:	4b58      	ldr	r3, [pc, #352]	; (8005e70 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005d10:	685b      	ldr	r3, [r3, #4]
 8005d12:	099b      	lsrs	r3, r3, #6
 8005d14:	461a      	mov	r2, r3
 8005d16:	f04f 0300 	mov.w	r3, #0
 8005d1a:	f240 10ff 	movw	r0, #511	; 0x1ff
 8005d1e:	f04f 0100 	mov.w	r1, #0
 8005d22:	ea02 0800 	and.w	r8, r2, r0
 8005d26:	ea03 0901 	and.w	r9, r3, r1
 8005d2a:	4640      	mov	r0, r8
 8005d2c:	4649      	mov	r1, r9
 8005d2e:	f04f 0200 	mov.w	r2, #0
 8005d32:	f04f 0300 	mov.w	r3, #0
 8005d36:	014b      	lsls	r3, r1, #5
 8005d38:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005d3c:	0142      	lsls	r2, r0, #5
 8005d3e:	4610      	mov	r0, r2
 8005d40:	4619      	mov	r1, r3
 8005d42:	ebb0 0008 	subs.w	r0, r0, r8
 8005d46:	eb61 0109 	sbc.w	r1, r1, r9
 8005d4a:	f04f 0200 	mov.w	r2, #0
 8005d4e:	f04f 0300 	mov.w	r3, #0
 8005d52:	018b      	lsls	r3, r1, #6
 8005d54:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8005d58:	0182      	lsls	r2, r0, #6
 8005d5a:	1a12      	subs	r2, r2, r0
 8005d5c:	eb63 0301 	sbc.w	r3, r3, r1
 8005d60:	f04f 0000 	mov.w	r0, #0
 8005d64:	f04f 0100 	mov.w	r1, #0
 8005d68:	00d9      	lsls	r1, r3, #3
 8005d6a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005d6e:	00d0      	lsls	r0, r2, #3
 8005d70:	4602      	mov	r2, r0
 8005d72:	460b      	mov	r3, r1
 8005d74:	eb12 0208 	adds.w	r2, r2, r8
 8005d78:	eb43 0309 	adc.w	r3, r3, r9
 8005d7c:	f04f 0000 	mov.w	r0, #0
 8005d80:	f04f 0100 	mov.w	r1, #0
 8005d84:	0299      	lsls	r1, r3, #10
 8005d86:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8005d8a:	0290      	lsls	r0, r2, #10
 8005d8c:	4602      	mov	r2, r0
 8005d8e:	460b      	mov	r3, r1
 8005d90:	4610      	mov	r0, r2
 8005d92:	4619      	mov	r1, r3
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	461a      	mov	r2, r3
 8005d98:	f04f 0300 	mov.w	r3, #0
 8005d9c:	f7fa ff74 	bl	8000c88 <__aeabi_uldivmod>
 8005da0:	4602      	mov	r2, r0
 8005da2:	460b      	mov	r3, r1
 8005da4:	4613      	mov	r3, r2
 8005da6:	60fb      	str	r3, [r7, #12]
 8005da8:	e04a      	b.n	8005e40 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005daa:	4b31      	ldr	r3, [pc, #196]	; (8005e70 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005dac:	685b      	ldr	r3, [r3, #4]
 8005dae:	099b      	lsrs	r3, r3, #6
 8005db0:	461a      	mov	r2, r3
 8005db2:	f04f 0300 	mov.w	r3, #0
 8005db6:	f240 10ff 	movw	r0, #511	; 0x1ff
 8005dba:	f04f 0100 	mov.w	r1, #0
 8005dbe:	ea02 0400 	and.w	r4, r2, r0
 8005dc2:	ea03 0501 	and.w	r5, r3, r1
 8005dc6:	4620      	mov	r0, r4
 8005dc8:	4629      	mov	r1, r5
 8005dca:	f04f 0200 	mov.w	r2, #0
 8005dce:	f04f 0300 	mov.w	r3, #0
 8005dd2:	014b      	lsls	r3, r1, #5
 8005dd4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005dd8:	0142      	lsls	r2, r0, #5
 8005dda:	4610      	mov	r0, r2
 8005ddc:	4619      	mov	r1, r3
 8005dde:	1b00      	subs	r0, r0, r4
 8005de0:	eb61 0105 	sbc.w	r1, r1, r5
 8005de4:	f04f 0200 	mov.w	r2, #0
 8005de8:	f04f 0300 	mov.w	r3, #0
 8005dec:	018b      	lsls	r3, r1, #6
 8005dee:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8005df2:	0182      	lsls	r2, r0, #6
 8005df4:	1a12      	subs	r2, r2, r0
 8005df6:	eb63 0301 	sbc.w	r3, r3, r1
 8005dfa:	f04f 0000 	mov.w	r0, #0
 8005dfe:	f04f 0100 	mov.w	r1, #0
 8005e02:	00d9      	lsls	r1, r3, #3
 8005e04:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005e08:	00d0      	lsls	r0, r2, #3
 8005e0a:	4602      	mov	r2, r0
 8005e0c:	460b      	mov	r3, r1
 8005e0e:	1912      	adds	r2, r2, r4
 8005e10:	eb45 0303 	adc.w	r3, r5, r3
 8005e14:	f04f 0000 	mov.w	r0, #0
 8005e18:	f04f 0100 	mov.w	r1, #0
 8005e1c:	0299      	lsls	r1, r3, #10
 8005e1e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8005e22:	0290      	lsls	r0, r2, #10
 8005e24:	4602      	mov	r2, r0
 8005e26:	460b      	mov	r3, r1
 8005e28:	4610      	mov	r0, r2
 8005e2a:	4619      	mov	r1, r3
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	461a      	mov	r2, r3
 8005e30:	f04f 0300 	mov.w	r3, #0
 8005e34:	f7fa ff28 	bl	8000c88 <__aeabi_uldivmod>
 8005e38:	4602      	mov	r2, r0
 8005e3a:	460b      	mov	r3, r1
 8005e3c:	4613      	mov	r3, r2
 8005e3e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005e40:	4b0b      	ldr	r3, [pc, #44]	; (8005e70 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005e42:	685b      	ldr	r3, [r3, #4]
 8005e44:	0c1b      	lsrs	r3, r3, #16
 8005e46:	f003 0303 	and.w	r3, r3, #3
 8005e4a:	3301      	adds	r3, #1
 8005e4c:	005b      	lsls	r3, r3, #1
 8005e4e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8005e50:	68fa      	ldr	r2, [r7, #12]
 8005e52:	683b      	ldr	r3, [r7, #0]
 8005e54:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e58:	60bb      	str	r3, [r7, #8]
      break;
 8005e5a:	e002      	b.n	8005e62 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005e5c:	4b05      	ldr	r3, [pc, #20]	; (8005e74 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8005e5e:	60bb      	str	r3, [r7, #8]
      break;
 8005e60:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005e62:	68bb      	ldr	r3, [r7, #8]
}
 8005e64:	4618      	mov	r0, r3
 8005e66:	3710      	adds	r7, #16
 8005e68:	46bd      	mov	sp, r7
 8005e6a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8005e6e:	bf00      	nop
 8005e70:	40023800 	.word	0x40023800
 8005e74:	00f42400 	.word	0x00f42400

08005e78 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005e78:	b480      	push	{r7}
 8005e7a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005e7c:	4b03      	ldr	r3, [pc, #12]	; (8005e8c <HAL_RCC_GetHCLKFreq+0x14>)
 8005e7e:	681b      	ldr	r3, [r3, #0]
}
 8005e80:	4618      	mov	r0, r3
 8005e82:	46bd      	mov	sp, r7
 8005e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e88:	4770      	bx	lr
 8005e8a:	bf00      	nop
 8005e8c:	20000000 	.word	0x20000000

08005e90 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005e90:	b580      	push	{r7, lr}
 8005e92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005e94:	f7ff fff0 	bl	8005e78 <HAL_RCC_GetHCLKFreq>
 8005e98:	4602      	mov	r2, r0
 8005e9a:	4b05      	ldr	r3, [pc, #20]	; (8005eb0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005e9c:	689b      	ldr	r3, [r3, #8]
 8005e9e:	0a9b      	lsrs	r3, r3, #10
 8005ea0:	f003 0307 	and.w	r3, r3, #7
 8005ea4:	4903      	ldr	r1, [pc, #12]	; (8005eb4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005ea6:	5ccb      	ldrb	r3, [r1, r3]
 8005ea8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005eac:	4618      	mov	r0, r3
 8005eae:	bd80      	pop	{r7, pc}
 8005eb0:	40023800 	.word	0x40023800
 8005eb4:	0800cc24 	.word	0x0800cc24

08005eb8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005eb8:	b580      	push	{r7, lr}
 8005eba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005ebc:	f7ff ffdc 	bl	8005e78 <HAL_RCC_GetHCLKFreq>
 8005ec0:	4602      	mov	r2, r0
 8005ec2:	4b05      	ldr	r3, [pc, #20]	; (8005ed8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005ec4:	689b      	ldr	r3, [r3, #8]
 8005ec6:	0b5b      	lsrs	r3, r3, #13
 8005ec8:	f003 0307 	and.w	r3, r3, #7
 8005ecc:	4903      	ldr	r1, [pc, #12]	; (8005edc <HAL_RCC_GetPCLK2Freq+0x24>)
 8005ece:	5ccb      	ldrb	r3, [r1, r3]
 8005ed0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005ed4:	4618      	mov	r0, r3
 8005ed6:	bd80      	pop	{r7, pc}
 8005ed8:	40023800 	.word	0x40023800
 8005edc:	0800cc24 	.word	0x0800cc24

08005ee0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005ee0:	b580      	push	{r7, lr}
 8005ee2:	b082      	sub	sp, #8
 8005ee4:	af00      	add	r7, sp, #0
 8005ee6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d101      	bne.n	8005ef2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005eee:	2301      	movs	r3, #1
 8005ef0:	e056      	b.n	8005fa0 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	2200      	movs	r2, #0
 8005ef6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005efe:	b2db      	uxtb	r3, r3
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d106      	bne.n	8005f12 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	2200      	movs	r2, #0
 8005f08:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005f0c:	6878      	ldr	r0, [r7, #4]
 8005f0e:	f7fc fedd 	bl	8002ccc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	2202      	movs	r2, #2
 8005f16:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	681a      	ldr	r2, [r3, #0]
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005f28:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	685a      	ldr	r2, [r3, #4]
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	689b      	ldr	r3, [r3, #8]
 8005f32:	431a      	orrs	r2, r3
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	68db      	ldr	r3, [r3, #12]
 8005f38:	431a      	orrs	r2, r3
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	691b      	ldr	r3, [r3, #16]
 8005f3e:	431a      	orrs	r2, r3
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	695b      	ldr	r3, [r3, #20]
 8005f44:	431a      	orrs	r2, r3
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	699b      	ldr	r3, [r3, #24]
 8005f4a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005f4e:	431a      	orrs	r2, r3
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	69db      	ldr	r3, [r3, #28]
 8005f54:	431a      	orrs	r2, r3
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	6a1b      	ldr	r3, [r3, #32]
 8005f5a:	ea42 0103 	orr.w	r1, r2, r3
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	430a      	orrs	r2, r1
 8005f68:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	699b      	ldr	r3, [r3, #24]
 8005f6e:	0c1b      	lsrs	r3, r3, #16
 8005f70:	f003 0104 	and.w	r1, r3, #4
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	430a      	orrs	r2, r1
 8005f7e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	69da      	ldr	r2, [r3, #28]
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005f8e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	2200      	movs	r2, #0
 8005f94:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	2201      	movs	r2, #1
 8005f9a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005f9e:	2300      	movs	r3, #0
}
 8005fa0:	4618      	mov	r0, r3
 8005fa2:	3708      	adds	r7, #8
 8005fa4:	46bd      	mov	sp, r7
 8005fa6:	bd80      	pop	{r7, pc}

08005fa8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005fa8:	b580      	push	{r7, lr}
 8005faa:	b088      	sub	sp, #32
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	60f8      	str	r0, [r7, #12]
 8005fb0:	60b9      	str	r1, [r7, #8]
 8005fb2:	603b      	str	r3, [r7, #0]
 8005fb4:	4613      	mov	r3, r2
 8005fb6:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005fb8:	2300      	movs	r3, #0
 8005fba:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005fc2:	2b01      	cmp	r3, #1
 8005fc4:	d101      	bne.n	8005fca <HAL_SPI_Transmit+0x22>
 8005fc6:	2302      	movs	r3, #2
 8005fc8:	e11e      	b.n	8006208 <HAL_SPI_Transmit+0x260>
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	2201      	movs	r2, #1
 8005fce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005fd2:	f7fd feb3 	bl	8003d3c <HAL_GetTick>
 8005fd6:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005fd8:	88fb      	ldrh	r3, [r7, #6]
 8005fda:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005fe2:	b2db      	uxtb	r3, r3
 8005fe4:	2b01      	cmp	r3, #1
 8005fe6:	d002      	beq.n	8005fee <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005fe8:	2302      	movs	r3, #2
 8005fea:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005fec:	e103      	b.n	80061f6 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8005fee:	68bb      	ldr	r3, [r7, #8]
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d002      	beq.n	8005ffa <HAL_SPI_Transmit+0x52>
 8005ff4:	88fb      	ldrh	r3, [r7, #6]
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d102      	bne.n	8006000 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005ffa:	2301      	movs	r3, #1
 8005ffc:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005ffe:	e0fa      	b.n	80061f6 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	2203      	movs	r2, #3
 8006004:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	2200      	movs	r2, #0
 800600c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	68ba      	ldr	r2, [r7, #8]
 8006012:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	88fa      	ldrh	r2, [r7, #6]
 8006018:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	88fa      	ldrh	r2, [r7, #6]
 800601e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	2200      	movs	r2, #0
 8006024:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	2200      	movs	r2, #0
 800602a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	2200      	movs	r2, #0
 8006030:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	2200      	movs	r2, #0
 8006036:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	2200      	movs	r2, #0
 800603c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	689b      	ldr	r3, [r3, #8]
 8006042:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006046:	d107      	bne.n	8006058 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	681a      	ldr	r2, [r3, #0]
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006056:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006062:	2b40      	cmp	r3, #64	; 0x40
 8006064:	d007      	beq.n	8006076 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	681a      	ldr	r2, [r3, #0]
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006074:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	68db      	ldr	r3, [r3, #12]
 800607a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800607e:	d14b      	bne.n	8006118 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	685b      	ldr	r3, [r3, #4]
 8006084:	2b00      	cmp	r3, #0
 8006086:	d002      	beq.n	800608e <HAL_SPI_Transmit+0xe6>
 8006088:	8afb      	ldrh	r3, [r7, #22]
 800608a:	2b01      	cmp	r3, #1
 800608c:	d13e      	bne.n	800610c <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006092:	881a      	ldrh	r2, [r3, #0]
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800609e:	1c9a      	adds	r2, r3, #2
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80060a8:	b29b      	uxth	r3, r3
 80060aa:	3b01      	subs	r3, #1
 80060ac:	b29a      	uxth	r2, r3
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80060b2:	e02b      	b.n	800610c <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	689b      	ldr	r3, [r3, #8]
 80060ba:	f003 0302 	and.w	r3, r3, #2
 80060be:	2b02      	cmp	r3, #2
 80060c0:	d112      	bne.n	80060e8 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060c6:	881a      	ldrh	r2, [r3, #0]
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060d2:	1c9a      	adds	r2, r3, #2
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80060dc:	b29b      	uxth	r3, r3
 80060de:	3b01      	subs	r3, #1
 80060e0:	b29a      	uxth	r2, r3
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	86da      	strh	r2, [r3, #54]	; 0x36
 80060e6:	e011      	b.n	800610c <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80060e8:	f7fd fe28 	bl	8003d3c <HAL_GetTick>
 80060ec:	4602      	mov	r2, r0
 80060ee:	69bb      	ldr	r3, [r7, #24]
 80060f0:	1ad3      	subs	r3, r2, r3
 80060f2:	683a      	ldr	r2, [r7, #0]
 80060f4:	429a      	cmp	r2, r3
 80060f6:	d803      	bhi.n	8006100 <HAL_SPI_Transmit+0x158>
 80060f8:	683b      	ldr	r3, [r7, #0]
 80060fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060fe:	d102      	bne.n	8006106 <HAL_SPI_Transmit+0x15e>
 8006100:	683b      	ldr	r3, [r7, #0]
 8006102:	2b00      	cmp	r3, #0
 8006104:	d102      	bne.n	800610c <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8006106:	2303      	movs	r3, #3
 8006108:	77fb      	strb	r3, [r7, #31]
          goto error;
 800610a:	e074      	b.n	80061f6 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006110:	b29b      	uxth	r3, r3
 8006112:	2b00      	cmp	r3, #0
 8006114:	d1ce      	bne.n	80060b4 <HAL_SPI_Transmit+0x10c>
 8006116:	e04c      	b.n	80061b2 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	685b      	ldr	r3, [r3, #4]
 800611c:	2b00      	cmp	r3, #0
 800611e:	d002      	beq.n	8006126 <HAL_SPI_Transmit+0x17e>
 8006120:	8afb      	ldrh	r3, [r7, #22]
 8006122:	2b01      	cmp	r3, #1
 8006124:	d140      	bne.n	80061a8 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	330c      	adds	r3, #12
 8006130:	7812      	ldrb	r2, [r2, #0]
 8006132:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006138:	1c5a      	adds	r2, r3, #1
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006142:	b29b      	uxth	r3, r3
 8006144:	3b01      	subs	r3, #1
 8006146:	b29a      	uxth	r2, r3
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800614c:	e02c      	b.n	80061a8 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	689b      	ldr	r3, [r3, #8]
 8006154:	f003 0302 	and.w	r3, r3, #2
 8006158:	2b02      	cmp	r3, #2
 800615a:	d113      	bne.n	8006184 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	330c      	adds	r3, #12
 8006166:	7812      	ldrb	r2, [r2, #0]
 8006168:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800616e:	1c5a      	adds	r2, r3, #1
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006178:	b29b      	uxth	r3, r3
 800617a:	3b01      	subs	r3, #1
 800617c:	b29a      	uxth	r2, r3
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	86da      	strh	r2, [r3, #54]	; 0x36
 8006182:	e011      	b.n	80061a8 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006184:	f7fd fdda 	bl	8003d3c <HAL_GetTick>
 8006188:	4602      	mov	r2, r0
 800618a:	69bb      	ldr	r3, [r7, #24]
 800618c:	1ad3      	subs	r3, r2, r3
 800618e:	683a      	ldr	r2, [r7, #0]
 8006190:	429a      	cmp	r2, r3
 8006192:	d803      	bhi.n	800619c <HAL_SPI_Transmit+0x1f4>
 8006194:	683b      	ldr	r3, [r7, #0]
 8006196:	f1b3 3fff 	cmp.w	r3, #4294967295
 800619a:	d102      	bne.n	80061a2 <HAL_SPI_Transmit+0x1fa>
 800619c:	683b      	ldr	r3, [r7, #0]
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d102      	bne.n	80061a8 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 80061a2:	2303      	movs	r3, #3
 80061a4:	77fb      	strb	r3, [r7, #31]
          goto error;
 80061a6:	e026      	b.n	80061f6 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80061ac:	b29b      	uxth	r3, r3
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d1cd      	bne.n	800614e <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80061b2:	69ba      	ldr	r2, [r7, #24]
 80061b4:	6839      	ldr	r1, [r7, #0]
 80061b6:	68f8      	ldr	r0, [r7, #12]
 80061b8:	f000 fba4 	bl	8006904 <SPI_EndRxTxTransaction>
 80061bc:	4603      	mov	r3, r0
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d002      	beq.n	80061c8 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	2220      	movs	r2, #32
 80061c6:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	689b      	ldr	r3, [r3, #8]
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d10a      	bne.n	80061e6 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80061d0:	2300      	movs	r3, #0
 80061d2:	613b      	str	r3, [r7, #16]
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	68db      	ldr	r3, [r3, #12]
 80061da:	613b      	str	r3, [r7, #16]
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	689b      	ldr	r3, [r3, #8]
 80061e2:	613b      	str	r3, [r7, #16]
 80061e4:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d002      	beq.n	80061f4 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 80061ee:	2301      	movs	r3, #1
 80061f0:	77fb      	strb	r3, [r7, #31]
 80061f2:	e000      	b.n	80061f6 <HAL_SPI_Transmit+0x24e>
  }

error:
 80061f4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	2201      	movs	r2, #1
 80061fa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	2200      	movs	r2, #0
 8006202:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006206:	7ffb      	ldrb	r3, [r7, #31]
}
 8006208:	4618      	mov	r0, r3
 800620a:	3720      	adds	r7, #32
 800620c:	46bd      	mov	sp, r7
 800620e:	bd80      	pop	{r7, pc}

08006210 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006210:	b580      	push	{r7, lr}
 8006212:	b088      	sub	sp, #32
 8006214:	af02      	add	r7, sp, #8
 8006216:	60f8      	str	r0, [r7, #12]
 8006218:	60b9      	str	r1, [r7, #8]
 800621a:	603b      	str	r3, [r7, #0]
 800621c:	4613      	mov	r3, r2
 800621e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006220:	2300      	movs	r3, #0
 8006222:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	685b      	ldr	r3, [r3, #4]
 8006228:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800622c:	d112      	bne.n	8006254 <HAL_SPI_Receive+0x44>
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	689b      	ldr	r3, [r3, #8]
 8006232:	2b00      	cmp	r3, #0
 8006234:	d10e      	bne.n	8006254 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	2204      	movs	r2, #4
 800623a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800623e:	88fa      	ldrh	r2, [r7, #6]
 8006240:	683b      	ldr	r3, [r7, #0]
 8006242:	9300      	str	r3, [sp, #0]
 8006244:	4613      	mov	r3, r2
 8006246:	68ba      	ldr	r2, [r7, #8]
 8006248:	68b9      	ldr	r1, [r7, #8]
 800624a:	68f8      	ldr	r0, [r7, #12]
 800624c:	f000 f8e9 	bl	8006422 <HAL_SPI_TransmitReceive>
 8006250:	4603      	mov	r3, r0
 8006252:	e0e2      	b.n	800641a <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800625a:	2b01      	cmp	r3, #1
 800625c:	d101      	bne.n	8006262 <HAL_SPI_Receive+0x52>
 800625e:	2302      	movs	r3, #2
 8006260:	e0db      	b.n	800641a <HAL_SPI_Receive+0x20a>
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	2201      	movs	r2, #1
 8006266:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800626a:	f7fd fd67 	bl	8003d3c <HAL_GetTick>
 800626e:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006276:	b2db      	uxtb	r3, r3
 8006278:	2b01      	cmp	r3, #1
 800627a:	d002      	beq.n	8006282 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800627c:	2302      	movs	r3, #2
 800627e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006280:	e0c2      	b.n	8006408 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 8006282:	68bb      	ldr	r3, [r7, #8]
 8006284:	2b00      	cmp	r3, #0
 8006286:	d002      	beq.n	800628e <HAL_SPI_Receive+0x7e>
 8006288:	88fb      	ldrh	r3, [r7, #6]
 800628a:	2b00      	cmp	r3, #0
 800628c:	d102      	bne.n	8006294 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800628e:	2301      	movs	r3, #1
 8006290:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006292:	e0b9      	b.n	8006408 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	2204      	movs	r2, #4
 8006298:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	2200      	movs	r2, #0
 80062a0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	68ba      	ldr	r2, [r7, #8]
 80062a6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	88fa      	ldrh	r2, [r7, #6]
 80062ac:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	88fa      	ldrh	r2, [r7, #6]
 80062b2:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	2200      	movs	r2, #0
 80062b8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	2200      	movs	r2, #0
 80062be:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	2200      	movs	r2, #0
 80062c4:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	2200      	movs	r2, #0
 80062ca:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	2200      	movs	r2, #0
 80062d0:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	689b      	ldr	r3, [r3, #8]
 80062d6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80062da:	d107      	bne.n	80062ec <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	681a      	ldr	r2, [r3, #0]
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80062ea:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062f6:	2b40      	cmp	r3, #64	; 0x40
 80062f8:	d007      	beq.n	800630a <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	681a      	ldr	r2, [r3, #0]
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006308:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	68db      	ldr	r3, [r3, #12]
 800630e:	2b00      	cmp	r3, #0
 8006310:	d162      	bne.n	80063d8 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8006312:	e02e      	b.n	8006372 <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	689b      	ldr	r3, [r3, #8]
 800631a:	f003 0301 	and.w	r3, r3, #1
 800631e:	2b01      	cmp	r3, #1
 8006320:	d115      	bne.n	800634e <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	f103 020c 	add.w	r2, r3, #12
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800632e:	7812      	ldrb	r2, [r2, #0]
 8006330:	b2d2      	uxtb	r2, r2
 8006332:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006338:	1c5a      	adds	r2, r3, #1
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006342:	b29b      	uxth	r3, r3
 8006344:	3b01      	subs	r3, #1
 8006346:	b29a      	uxth	r2, r3
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800634c:	e011      	b.n	8006372 <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800634e:	f7fd fcf5 	bl	8003d3c <HAL_GetTick>
 8006352:	4602      	mov	r2, r0
 8006354:	693b      	ldr	r3, [r7, #16]
 8006356:	1ad3      	subs	r3, r2, r3
 8006358:	683a      	ldr	r2, [r7, #0]
 800635a:	429a      	cmp	r2, r3
 800635c:	d803      	bhi.n	8006366 <HAL_SPI_Receive+0x156>
 800635e:	683b      	ldr	r3, [r7, #0]
 8006360:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006364:	d102      	bne.n	800636c <HAL_SPI_Receive+0x15c>
 8006366:	683b      	ldr	r3, [r7, #0]
 8006368:	2b00      	cmp	r3, #0
 800636a:	d102      	bne.n	8006372 <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 800636c:	2303      	movs	r3, #3
 800636e:	75fb      	strb	r3, [r7, #23]
          goto error;
 8006370:	e04a      	b.n	8006408 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006376:	b29b      	uxth	r3, r3
 8006378:	2b00      	cmp	r3, #0
 800637a:	d1cb      	bne.n	8006314 <HAL_SPI_Receive+0x104>
 800637c:	e031      	b.n	80063e2 <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	689b      	ldr	r3, [r3, #8]
 8006384:	f003 0301 	and.w	r3, r3, #1
 8006388:	2b01      	cmp	r3, #1
 800638a:	d113      	bne.n	80063b4 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	68da      	ldr	r2, [r3, #12]
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006396:	b292      	uxth	r2, r2
 8006398:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800639e:	1c9a      	adds	r2, r3, #2
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80063a8:	b29b      	uxth	r3, r3
 80063aa:	3b01      	subs	r3, #1
 80063ac:	b29a      	uxth	r2, r3
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	87da      	strh	r2, [r3, #62]	; 0x3e
 80063b2:	e011      	b.n	80063d8 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80063b4:	f7fd fcc2 	bl	8003d3c <HAL_GetTick>
 80063b8:	4602      	mov	r2, r0
 80063ba:	693b      	ldr	r3, [r7, #16]
 80063bc:	1ad3      	subs	r3, r2, r3
 80063be:	683a      	ldr	r2, [r7, #0]
 80063c0:	429a      	cmp	r2, r3
 80063c2:	d803      	bhi.n	80063cc <HAL_SPI_Receive+0x1bc>
 80063c4:	683b      	ldr	r3, [r7, #0]
 80063c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063ca:	d102      	bne.n	80063d2 <HAL_SPI_Receive+0x1c2>
 80063cc:	683b      	ldr	r3, [r7, #0]
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d102      	bne.n	80063d8 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 80063d2:	2303      	movs	r3, #3
 80063d4:	75fb      	strb	r3, [r7, #23]
          goto error;
 80063d6:	e017      	b.n	8006408 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80063dc:	b29b      	uxth	r3, r3
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d1cd      	bne.n	800637e <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80063e2:	693a      	ldr	r2, [r7, #16]
 80063e4:	6839      	ldr	r1, [r7, #0]
 80063e6:	68f8      	ldr	r0, [r7, #12]
 80063e8:	f000 fa27 	bl	800683a <SPI_EndRxTransaction>
 80063ec:	4603      	mov	r3, r0
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d002      	beq.n	80063f8 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	2220      	movs	r2, #32
 80063f6:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d002      	beq.n	8006406 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 8006400:	2301      	movs	r3, #1
 8006402:	75fb      	strb	r3, [r7, #23]
 8006404:	e000      	b.n	8006408 <HAL_SPI_Receive+0x1f8>
  }

error :
 8006406:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	2201      	movs	r2, #1
 800640c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	2200      	movs	r2, #0
 8006414:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006418:	7dfb      	ldrb	r3, [r7, #23]
}
 800641a:	4618      	mov	r0, r3
 800641c:	3718      	adds	r7, #24
 800641e:	46bd      	mov	sp, r7
 8006420:	bd80      	pop	{r7, pc}

08006422 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006422:	b580      	push	{r7, lr}
 8006424:	b08c      	sub	sp, #48	; 0x30
 8006426:	af00      	add	r7, sp, #0
 8006428:	60f8      	str	r0, [r7, #12]
 800642a:	60b9      	str	r1, [r7, #8]
 800642c:	607a      	str	r2, [r7, #4]
 800642e:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006430:	2301      	movs	r3, #1
 8006432:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006434:	2300      	movs	r3, #0
 8006436:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006440:	2b01      	cmp	r3, #1
 8006442:	d101      	bne.n	8006448 <HAL_SPI_TransmitReceive+0x26>
 8006444:	2302      	movs	r3, #2
 8006446:	e18a      	b.n	800675e <HAL_SPI_TransmitReceive+0x33c>
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	2201      	movs	r2, #1
 800644c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006450:	f7fd fc74 	bl	8003d3c <HAL_GetTick>
 8006454:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800645c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	685b      	ldr	r3, [r3, #4]
 8006464:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8006466:	887b      	ldrh	r3, [r7, #2]
 8006468:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800646a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800646e:	2b01      	cmp	r3, #1
 8006470:	d00f      	beq.n	8006492 <HAL_SPI_TransmitReceive+0x70>
 8006472:	69fb      	ldr	r3, [r7, #28]
 8006474:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006478:	d107      	bne.n	800648a <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	689b      	ldr	r3, [r3, #8]
 800647e:	2b00      	cmp	r3, #0
 8006480:	d103      	bne.n	800648a <HAL_SPI_TransmitReceive+0x68>
 8006482:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006486:	2b04      	cmp	r3, #4
 8006488:	d003      	beq.n	8006492 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800648a:	2302      	movs	r3, #2
 800648c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006490:	e15b      	b.n	800674a <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006492:	68bb      	ldr	r3, [r7, #8]
 8006494:	2b00      	cmp	r3, #0
 8006496:	d005      	beq.n	80064a4 <HAL_SPI_TransmitReceive+0x82>
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	2b00      	cmp	r3, #0
 800649c:	d002      	beq.n	80064a4 <HAL_SPI_TransmitReceive+0x82>
 800649e:	887b      	ldrh	r3, [r7, #2]
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d103      	bne.n	80064ac <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80064a4:	2301      	movs	r3, #1
 80064a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80064aa:	e14e      	b.n	800674a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80064b2:	b2db      	uxtb	r3, r3
 80064b4:	2b04      	cmp	r3, #4
 80064b6:	d003      	beq.n	80064c0 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	2205      	movs	r2, #5
 80064bc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	2200      	movs	r2, #0
 80064c4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	687a      	ldr	r2, [r7, #4]
 80064ca:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	887a      	ldrh	r2, [r7, #2]
 80064d0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	887a      	ldrh	r2, [r7, #2]
 80064d6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	68ba      	ldr	r2, [r7, #8]
 80064dc:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	887a      	ldrh	r2, [r7, #2]
 80064e2:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	887a      	ldrh	r2, [r7, #2]
 80064e8:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	2200      	movs	r2, #0
 80064ee:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	2200      	movs	r2, #0
 80064f4:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006500:	2b40      	cmp	r3, #64	; 0x40
 8006502:	d007      	beq.n	8006514 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	681a      	ldr	r2, [r3, #0]
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006512:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	68db      	ldr	r3, [r3, #12]
 8006518:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800651c:	d178      	bne.n	8006610 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	685b      	ldr	r3, [r3, #4]
 8006522:	2b00      	cmp	r3, #0
 8006524:	d002      	beq.n	800652c <HAL_SPI_TransmitReceive+0x10a>
 8006526:	8b7b      	ldrh	r3, [r7, #26]
 8006528:	2b01      	cmp	r3, #1
 800652a:	d166      	bne.n	80065fa <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006530:	881a      	ldrh	r2, [r3, #0]
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800653c:	1c9a      	adds	r2, r3, #2
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006546:	b29b      	uxth	r3, r3
 8006548:	3b01      	subs	r3, #1
 800654a:	b29a      	uxth	r2, r3
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006550:	e053      	b.n	80065fa <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	689b      	ldr	r3, [r3, #8]
 8006558:	f003 0302 	and.w	r3, r3, #2
 800655c:	2b02      	cmp	r3, #2
 800655e:	d11b      	bne.n	8006598 <HAL_SPI_TransmitReceive+0x176>
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006564:	b29b      	uxth	r3, r3
 8006566:	2b00      	cmp	r3, #0
 8006568:	d016      	beq.n	8006598 <HAL_SPI_TransmitReceive+0x176>
 800656a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800656c:	2b01      	cmp	r3, #1
 800656e:	d113      	bne.n	8006598 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006574:	881a      	ldrh	r2, [r3, #0]
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006580:	1c9a      	adds	r2, r3, #2
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800658a:	b29b      	uxth	r3, r3
 800658c:	3b01      	subs	r3, #1
 800658e:	b29a      	uxth	r2, r3
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006594:	2300      	movs	r3, #0
 8006596:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	689b      	ldr	r3, [r3, #8]
 800659e:	f003 0301 	and.w	r3, r3, #1
 80065a2:	2b01      	cmp	r3, #1
 80065a4:	d119      	bne.n	80065da <HAL_SPI_TransmitReceive+0x1b8>
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80065aa:	b29b      	uxth	r3, r3
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d014      	beq.n	80065da <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	68da      	ldr	r2, [r3, #12]
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065ba:	b292      	uxth	r2, r2
 80065bc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065c2:	1c9a      	adds	r2, r3, #2
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80065cc:	b29b      	uxth	r3, r3
 80065ce:	3b01      	subs	r3, #1
 80065d0:	b29a      	uxth	r2, r3
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80065d6:	2301      	movs	r3, #1
 80065d8:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80065da:	f7fd fbaf 	bl	8003d3c <HAL_GetTick>
 80065de:	4602      	mov	r2, r0
 80065e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065e2:	1ad3      	subs	r3, r2, r3
 80065e4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80065e6:	429a      	cmp	r2, r3
 80065e8:	d807      	bhi.n	80065fa <HAL_SPI_TransmitReceive+0x1d8>
 80065ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065f0:	d003      	beq.n	80065fa <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80065f2:	2303      	movs	r3, #3
 80065f4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80065f8:	e0a7      	b.n	800674a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80065fe:	b29b      	uxth	r3, r3
 8006600:	2b00      	cmp	r3, #0
 8006602:	d1a6      	bne.n	8006552 <HAL_SPI_TransmitReceive+0x130>
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006608:	b29b      	uxth	r3, r3
 800660a:	2b00      	cmp	r3, #0
 800660c:	d1a1      	bne.n	8006552 <HAL_SPI_TransmitReceive+0x130>
 800660e:	e07c      	b.n	800670a <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	685b      	ldr	r3, [r3, #4]
 8006614:	2b00      	cmp	r3, #0
 8006616:	d002      	beq.n	800661e <HAL_SPI_TransmitReceive+0x1fc>
 8006618:	8b7b      	ldrh	r3, [r7, #26]
 800661a:	2b01      	cmp	r3, #1
 800661c:	d16b      	bne.n	80066f6 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	330c      	adds	r3, #12
 8006628:	7812      	ldrb	r2, [r2, #0]
 800662a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006630:	1c5a      	adds	r2, r3, #1
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800663a:	b29b      	uxth	r3, r3
 800663c:	3b01      	subs	r3, #1
 800663e:	b29a      	uxth	r2, r3
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006644:	e057      	b.n	80066f6 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	689b      	ldr	r3, [r3, #8]
 800664c:	f003 0302 	and.w	r3, r3, #2
 8006650:	2b02      	cmp	r3, #2
 8006652:	d11c      	bne.n	800668e <HAL_SPI_TransmitReceive+0x26c>
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006658:	b29b      	uxth	r3, r3
 800665a:	2b00      	cmp	r3, #0
 800665c:	d017      	beq.n	800668e <HAL_SPI_TransmitReceive+0x26c>
 800665e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006660:	2b01      	cmp	r3, #1
 8006662:	d114      	bne.n	800668e <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	330c      	adds	r3, #12
 800666e:	7812      	ldrb	r2, [r2, #0]
 8006670:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006676:	1c5a      	adds	r2, r3, #1
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006680:	b29b      	uxth	r3, r3
 8006682:	3b01      	subs	r3, #1
 8006684:	b29a      	uxth	r2, r3
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800668a:	2300      	movs	r3, #0
 800668c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	689b      	ldr	r3, [r3, #8]
 8006694:	f003 0301 	and.w	r3, r3, #1
 8006698:	2b01      	cmp	r3, #1
 800669a:	d119      	bne.n	80066d0 <HAL_SPI_TransmitReceive+0x2ae>
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80066a0:	b29b      	uxth	r3, r3
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d014      	beq.n	80066d0 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	68da      	ldr	r2, [r3, #12]
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066b0:	b2d2      	uxtb	r2, r2
 80066b2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066b8:	1c5a      	adds	r2, r3, #1
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80066c2:	b29b      	uxth	r3, r3
 80066c4:	3b01      	subs	r3, #1
 80066c6:	b29a      	uxth	r2, r3
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80066cc:	2301      	movs	r3, #1
 80066ce:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80066d0:	f7fd fb34 	bl	8003d3c <HAL_GetTick>
 80066d4:	4602      	mov	r2, r0
 80066d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066d8:	1ad3      	subs	r3, r2, r3
 80066da:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80066dc:	429a      	cmp	r2, r3
 80066de:	d803      	bhi.n	80066e8 <HAL_SPI_TransmitReceive+0x2c6>
 80066e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80066e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066e6:	d102      	bne.n	80066ee <HAL_SPI_TransmitReceive+0x2cc>
 80066e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d103      	bne.n	80066f6 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80066ee:	2303      	movs	r3, #3
 80066f0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80066f4:	e029      	b.n	800674a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80066fa:	b29b      	uxth	r3, r3
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d1a2      	bne.n	8006646 <HAL_SPI_TransmitReceive+0x224>
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006704:	b29b      	uxth	r3, r3
 8006706:	2b00      	cmp	r3, #0
 8006708:	d19d      	bne.n	8006646 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800670a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800670c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800670e:	68f8      	ldr	r0, [r7, #12]
 8006710:	f000 f8f8 	bl	8006904 <SPI_EndRxTxTransaction>
 8006714:	4603      	mov	r3, r0
 8006716:	2b00      	cmp	r3, #0
 8006718:	d006      	beq.n	8006728 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800671a:	2301      	movs	r3, #1
 800671c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	2220      	movs	r2, #32
 8006724:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8006726:	e010      	b.n	800674a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	689b      	ldr	r3, [r3, #8]
 800672c:	2b00      	cmp	r3, #0
 800672e:	d10b      	bne.n	8006748 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006730:	2300      	movs	r3, #0
 8006732:	617b      	str	r3, [r7, #20]
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	68db      	ldr	r3, [r3, #12]
 800673a:	617b      	str	r3, [r7, #20]
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	689b      	ldr	r3, [r3, #8]
 8006742:	617b      	str	r3, [r7, #20]
 8006744:	697b      	ldr	r3, [r7, #20]
 8006746:	e000      	b.n	800674a <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8006748:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	2201      	movs	r2, #1
 800674e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	2200      	movs	r2, #0
 8006756:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800675a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800675e:	4618      	mov	r0, r3
 8006760:	3730      	adds	r7, #48	; 0x30
 8006762:	46bd      	mov	sp, r7
 8006764:	bd80      	pop	{r7, pc}

08006766 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006766:	b580      	push	{r7, lr}
 8006768:	b084      	sub	sp, #16
 800676a:	af00      	add	r7, sp, #0
 800676c:	60f8      	str	r0, [r7, #12]
 800676e:	60b9      	str	r1, [r7, #8]
 8006770:	603b      	str	r3, [r7, #0]
 8006772:	4613      	mov	r3, r2
 8006774:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006776:	e04c      	b.n	8006812 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006778:	683b      	ldr	r3, [r7, #0]
 800677a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800677e:	d048      	beq.n	8006812 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8006780:	f7fd fadc 	bl	8003d3c <HAL_GetTick>
 8006784:	4602      	mov	r2, r0
 8006786:	69bb      	ldr	r3, [r7, #24]
 8006788:	1ad3      	subs	r3, r2, r3
 800678a:	683a      	ldr	r2, [r7, #0]
 800678c:	429a      	cmp	r2, r3
 800678e:	d902      	bls.n	8006796 <SPI_WaitFlagStateUntilTimeout+0x30>
 8006790:	683b      	ldr	r3, [r7, #0]
 8006792:	2b00      	cmp	r3, #0
 8006794:	d13d      	bne.n	8006812 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	685a      	ldr	r2, [r3, #4]
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80067a4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	685b      	ldr	r3, [r3, #4]
 80067aa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80067ae:	d111      	bne.n	80067d4 <SPI_WaitFlagStateUntilTimeout+0x6e>
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	689b      	ldr	r3, [r3, #8]
 80067b4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80067b8:	d004      	beq.n	80067c4 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	689b      	ldr	r3, [r3, #8]
 80067be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80067c2:	d107      	bne.n	80067d4 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	681a      	ldr	r2, [r3, #0]
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80067d2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067d8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80067dc:	d10f      	bne.n	80067fe <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	681a      	ldr	r2, [r3, #0]
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80067ec:	601a      	str	r2, [r3, #0]
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	681a      	ldr	r2, [r3, #0]
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80067fc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	2201      	movs	r2, #1
 8006802:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	2200      	movs	r2, #0
 800680a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800680e:	2303      	movs	r3, #3
 8006810:	e00f      	b.n	8006832 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	689a      	ldr	r2, [r3, #8]
 8006818:	68bb      	ldr	r3, [r7, #8]
 800681a:	4013      	ands	r3, r2
 800681c:	68ba      	ldr	r2, [r7, #8]
 800681e:	429a      	cmp	r2, r3
 8006820:	bf0c      	ite	eq
 8006822:	2301      	moveq	r3, #1
 8006824:	2300      	movne	r3, #0
 8006826:	b2db      	uxtb	r3, r3
 8006828:	461a      	mov	r2, r3
 800682a:	79fb      	ldrb	r3, [r7, #7]
 800682c:	429a      	cmp	r2, r3
 800682e:	d1a3      	bne.n	8006778 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8006830:	2300      	movs	r3, #0
}
 8006832:	4618      	mov	r0, r3
 8006834:	3710      	adds	r7, #16
 8006836:	46bd      	mov	sp, r7
 8006838:	bd80      	pop	{r7, pc}

0800683a <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800683a:	b580      	push	{r7, lr}
 800683c:	b086      	sub	sp, #24
 800683e:	af02      	add	r7, sp, #8
 8006840:	60f8      	str	r0, [r7, #12]
 8006842:	60b9      	str	r1, [r7, #8]
 8006844:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	685b      	ldr	r3, [r3, #4]
 800684a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800684e:	d111      	bne.n	8006874 <SPI_EndRxTransaction+0x3a>
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	689b      	ldr	r3, [r3, #8]
 8006854:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006858:	d004      	beq.n	8006864 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	689b      	ldr	r3, [r3, #8]
 800685e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006862:	d107      	bne.n	8006874 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	681a      	ldr	r2, [r3, #0]
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006872:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	685b      	ldr	r3, [r3, #4]
 8006878:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800687c:	d12a      	bne.n	80068d4 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	689b      	ldr	r3, [r3, #8]
 8006882:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006886:	d012      	beq.n	80068ae <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	9300      	str	r3, [sp, #0]
 800688c:	68bb      	ldr	r3, [r7, #8]
 800688e:	2200      	movs	r2, #0
 8006890:	2180      	movs	r1, #128	; 0x80
 8006892:	68f8      	ldr	r0, [r7, #12]
 8006894:	f7ff ff67 	bl	8006766 <SPI_WaitFlagStateUntilTimeout>
 8006898:	4603      	mov	r3, r0
 800689a:	2b00      	cmp	r3, #0
 800689c:	d02d      	beq.n	80068fa <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80068a2:	f043 0220 	orr.w	r2, r3, #32
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80068aa:	2303      	movs	r3, #3
 80068ac:	e026      	b.n	80068fc <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	9300      	str	r3, [sp, #0]
 80068b2:	68bb      	ldr	r3, [r7, #8]
 80068b4:	2200      	movs	r2, #0
 80068b6:	2101      	movs	r1, #1
 80068b8:	68f8      	ldr	r0, [r7, #12]
 80068ba:	f7ff ff54 	bl	8006766 <SPI_WaitFlagStateUntilTimeout>
 80068be:	4603      	mov	r3, r0
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d01a      	beq.n	80068fa <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80068c8:	f043 0220 	orr.w	r2, r3, #32
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80068d0:	2303      	movs	r3, #3
 80068d2:	e013      	b.n	80068fc <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	9300      	str	r3, [sp, #0]
 80068d8:	68bb      	ldr	r3, [r7, #8]
 80068da:	2200      	movs	r2, #0
 80068dc:	2101      	movs	r1, #1
 80068de:	68f8      	ldr	r0, [r7, #12]
 80068e0:	f7ff ff41 	bl	8006766 <SPI_WaitFlagStateUntilTimeout>
 80068e4:	4603      	mov	r3, r0
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d007      	beq.n	80068fa <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80068ee:	f043 0220 	orr.w	r2, r3, #32
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80068f6:	2303      	movs	r3, #3
 80068f8:	e000      	b.n	80068fc <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80068fa:	2300      	movs	r3, #0
}
 80068fc:	4618      	mov	r0, r3
 80068fe:	3710      	adds	r7, #16
 8006900:	46bd      	mov	sp, r7
 8006902:	bd80      	pop	{r7, pc}

08006904 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006904:	b580      	push	{r7, lr}
 8006906:	b088      	sub	sp, #32
 8006908:	af02      	add	r7, sp, #8
 800690a:	60f8      	str	r0, [r7, #12]
 800690c:	60b9      	str	r1, [r7, #8]
 800690e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006910:	4b1b      	ldr	r3, [pc, #108]	; (8006980 <SPI_EndRxTxTransaction+0x7c>)
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	4a1b      	ldr	r2, [pc, #108]	; (8006984 <SPI_EndRxTxTransaction+0x80>)
 8006916:	fba2 2303 	umull	r2, r3, r2, r3
 800691a:	0d5b      	lsrs	r3, r3, #21
 800691c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006920:	fb02 f303 	mul.w	r3, r2, r3
 8006924:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	685b      	ldr	r3, [r3, #4]
 800692a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800692e:	d112      	bne.n	8006956 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	9300      	str	r3, [sp, #0]
 8006934:	68bb      	ldr	r3, [r7, #8]
 8006936:	2200      	movs	r2, #0
 8006938:	2180      	movs	r1, #128	; 0x80
 800693a:	68f8      	ldr	r0, [r7, #12]
 800693c:	f7ff ff13 	bl	8006766 <SPI_WaitFlagStateUntilTimeout>
 8006940:	4603      	mov	r3, r0
 8006942:	2b00      	cmp	r3, #0
 8006944:	d016      	beq.n	8006974 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800694a:	f043 0220 	orr.w	r2, r3, #32
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006952:	2303      	movs	r3, #3
 8006954:	e00f      	b.n	8006976 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006956:	697b      	ldr	r3, [r7, #20]
 8006958:	2b00      	cmp	r3, #0
 800695a:	d00a      	beq.n	8006972 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800695c:	697b      	ldr	r3, [r7, #20]
 800695e:	3b01      	subs	r3, #1
 8006960:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	689b      	ldr	r3, [r3, #8]
 8006968:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800696c:	2b80      	cmp	r3, #128	; 0x80
 800696e:	d0f2      	beq.n	8006956 <SPI_EndRxTxTransaction+0x52>
 8006970:	e000      	b.n	8006974 <SPI_EndRxTxTransaction+0x70>
        break;
 8006972:	bf00      	nop
  }

  return HAL_OK;
 8006974:	2300      	movs	r3, #0
}
 8006976:	4618      	mov	r0, r3
 8006978:	3718      	adds	r7, #24
 800697a:	46bd      	mov	sp, r7
 800697c:	bd80      	pop	{r7, pc}
 800697e:	bf00      	nop
 8006980:	20000000 	.word	0x20000000
 8006984:	165e9f81 	.word	0x165e9f81

08006988 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006988:	b580      	push	{r7, lr}
 800698a:	b082      	sub	sp, #8
 800698c:	af00      	add	r7, sp, #0
 800698e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	2b00      	cmp	r3, #0
 8006994:	d101      	bne.n	800699a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006996:	2301      	movs	r3, #1
 8006998:	e01d      	b.n	80069d6 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80069a0:	b2db      	uxtb	r3, r3
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d106      	bne.n	80069b4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	2200      	movs	r2, #0
 80069aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80069ae:	6878      	ldr	r0, [r7, #4]
 80069b0:	f7fc fa84 	bl	8002ebc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	2202      	movs	r2, #2
 80069b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681a      	ldr	r2, [r3, #0]
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	3304      	adds	r3, #4
 80069c4:	4619      	mov	r1, r3
 80069c6:	4610      	mov	r0, r2
 80069c8:	f000 fc22 	bl	8007210 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	2201      	movs	r2, #1
 80069d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80069d4:	2300      	movs	r3, #0
}
 80069d6:	4618      	mov	r0, r3
 80069d8:	3708      	adds	r7, #8
 80069da:	46bd      	mov	sp, r7
 80069dc:	bd80      	pop	{r7, pc}

080069de <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80069de:	b480      	push	{r7}
 80069e0:	b085      	sub	sp, #20
 80069e2:	af00      	add	r7, sp, #0
 80069e4:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	68da      	ldr	r2, [r3, #12]
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	f042 0201 	orr.w	r2, r2, #1
 80069f4:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	689b      	ldr	r3, [r3, #8]
 80069fc:	f003 0307 	and.w	r3, r3, #7
 8006a00:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	2b06      	cmp	r3, #6
 8006a06:	d007      	beq.n	8006a18 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	681a      	ldr	r2, [r3, #0]
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	f042 0201 	orr.w	r2, r2, #1
 8006a16:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006a18:	2300      	movs	r3, #0
}
 8006a1a:	4618      	mov	r0, r3
 8006a1c:	3714      	adds	r7, #20
 8006a1e:	46bd      	mov	sp, r7
 8006a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a24:	4770      	bx	lr

08006a26 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8006a26:	b480      	push	{r7}
 8006a28:	b083      	sub	sp, #12
 8006a2a:	af00      	add	r7, sp, #0
 8006a2c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	68da      	ldr	r2, [r3, #12]
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	f022 0201 	bic.w	r2, r2, #1
 8006a3c:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	6a1a      	ldr	r2, [r3, #32]
 8006a44:	f241 1311 	movw	r3, #4369	; 0x1111
 8006a48:	4013      	ands	r3, r2
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d10f      	bne.n	8006a6e <HAL_TIM_Base_Stop_IT+0x48>
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	6a1a      	ldr	r2, [r3, #32]
 8006a54:	f240 4344 	movw	r3, #1092	; 0x444
 8006a58:	4013      	ands	r3, r2
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d107      	bne.n	8006a6e <HAL_TIM_Base_Stop_IT+0x48>
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	681a      	ldr	r2, [r3, #0]
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	f022 0201 	bic.w	r2, r2, #1
 8006a6c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006a6e:	2300      	movs	r3, #0
}
 8006a70:	4618      	mov	r0, r3
 8006a72:	370c      	adds	r7, #12
 8006a74:	46bd      	mov	sp, r7
 8006a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a7a:	4770      	bx	lr

08006a7c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006a7c:	b580      	push	{r7, lr}
 8006a7e:	b082      	sub	sp, #8
 8006a80:	af00      	add	r7, sp, #0
 8006a82:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d101      	bne.n	8006a8e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006a8a:	2301      	movs	r3, #1
 8006a8c:	e01d      	b.n	8006aca <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a94:	b2db      	uxtb	r3, r3
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d106      	bne.n	8006aa8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	2200      	movs	r2, #0
 8006a9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006aa2:	6878      	ldr	r0, [r7, #4]
 8006aa4:	f7fc f9e8 	bl	8002e78 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	2202      	movs	r2, #2
 8006aac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681a      	ldr	r2, [r3, #0]
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	3304      	adds	r3, #4
 8006ab8:	4619      	mov	r1, r3
 8006aba:	4610      	mov	r0, r2
 8006abc:	f000 fba8 	bl	8007210 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	2201      	movs	r2, #1
 8006ac4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006ac8:	2300      	movs	r3, #0
}
 8006aca:	4618      	mov	r0, r3
 8006acc:	3708      	adds	r7, #8
 8006ace:	46bd      	mov	sp, r7
 8006ad0:	bd80      	pop	{r7, pc}
	...

08006ad4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006ad4:	b580      	push	{r7, lr}
 8006ad6:	b084      	sub	sp, #16
 8006ad8:	af00      	add	r7, sp, #0
 8006ada:	6078      	str	r0, [r7, #4]
 8006adc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	2201      	movs	r2, #1
 8006ae4:	6839      	ldr	r1, [r7, #0]
 8006ae6:	4618      	mov	r0, r3
 8006ae8:	f000 fde2 	bl	80076b0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	4a15      	ldr	r2, [pc, #84]	; (8006b48 <HAL_TIM_PWM_Start+0x74>)
 8006af2:	4293      	cmp	r3, r2
 8006af4:	d004      	beq.n	8006b00 <HAL_TIM_PWM_Start+0x2c>
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	4a14      	ldr	r2, [pc, #80]	; (8006b4c <HAL_TIM_PWM_Start+0x78>)
 8006afc:	4293      	cmp	r3, r2
 8006afe:	d101      	bne.n	8006b04 <HAL_TIM_PWM_Start+0x30>
 8006b00:	2301      	movs	r3, #1
 8006b02:	e000      	b.n	8006b06 <HAL_TIM_PWM_Start+0x32>
 8006b04:	2300      	movs	r3, #0
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d007      	beq.n	8006b1a <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006b18:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	689b      	ldr	r3, [r3, #8]
 8006b20:	f003 0307 	and.w	r3, r3, #7
 8006b24:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	2b06      	cmp	r3, #6
 8006b2a:	d007      	beq.n	8006b3c <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	681a      	ldr	r2, [r3, #0]
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	f042 0201 	orr.w	r2, r2, #1
 8006b3a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006b3c:	2300      	movs	r3, #0
}
 8006b3e:	4618      	mov	r0, r3
 8006b40:	3710      	adds	r7, #16
 8006b42:	46bd      	mov	sp, r7
 8006b44:	bd80      	pop	{r7, pc}
 8006b46:	bf00      	nop
 8006b48:	40010000 	.word	0x40010000
 8006b4c:	40010400 	.word	0x40010400

08006b50 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006b50:	b580      	push	{r7, lr}
 8006b52:	b082      	sub	sp, #8
 8006b54:	af00      	add	r7, sp, #0
 8006b56:	6078      	str	r0, [r7, #4]
 8006b58:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	2200      	movs	r2, #0
 8006b60:	6839      	ldr	r1, [r7, #0]
 8006b62:	4618      	mov	r0, r3
 8006b64:	f000 fda4 	bl	80076b0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	4a22      	ldr	r2, [pc, #136]	; (8006bf8 <HAL_TIM_PWM_Stop+0xa8>)
 8006b6e:	4293      	cmp	r3, r2
 8006b70:	d004      	beq.n	8006b7c <HAL_TIM_PWM_Stop+0x2c>
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	4a21      	ldr	r2, [pc, #132]	; (8006bfc <HAL_TIM_PWM_Stop+0xac>)
 8006b78:	4293      	cmp	r3, r2
 8006b7a:	d101      	bne.n	8006b80 <HAL_TIM_PWM_Stop+0x30>
 8006b7c:	2301      	movs	r3, #1
 8006b7e:	e000      	b.n	8006b82 <HAL_TIM_PWM_Stop+0x32>
 8006b80:	2300      	movs	r3, #0
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d017      	beq.n	8006bb6 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	6a1a      	ldr	r2, [r3, #32]
 8006b8c:	f241 1311 	movw	r3, #4369	; 0x1111
 8006b90:	4013      	ands	r3, r2
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d10f      	bne.n	8006bb6 <HAL_TIM_PWM_Stop+0x66>
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	6a1a      	ldr	r2, [r3, #32]
 8006b9c:	f240 4344 	movw	r3, #1092	; 0x444
 8006ba0:	4013      	ands	r3, r2
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d107      	bne.n	8006bb6 <HAL_TIM_PWM_Stop+0x66>
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006bb4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	6a1a      	ldr	r2, [r3, #32]
 8006bbc:	f241 1311 	movw	r3, #4369	; 0x1111
 8006bc0:	4013      	ands	r3, r2
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d10f      	bne.n	8006be6 <HAL_TIM_PWM_Stop+0x96>
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	6a1a      	ldr	r2, [r3, #32]
 8006bcc:	f240 4344 	movw	r3, #1092	; 0x444
 8006bd0:	4013      	ands	r3, r2
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d107      	bne.n	8006be6 <HAL_TIM_PWM_Stop+0x96>
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	681a      	ldr	r2, [r3, #0]
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	f022 0201 	bic.w	r2, r2, #1
 8006be4:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	2201      	movs	r2, #1
 8006bea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8006bee:	2300      	movs	r3, #0
}
 8006bf0:	4618      	mov	r0, r3
 8006bf2:	3708      	adds	r7, #8
 8006bf4:	46bd      	mov	sp, r7
 8006bf6:	bd80      	pop	{r7, pc}
 8006bf8:	40010000 	.word	0x40010000
 8006bfc:	40010400 	.word	0x40010400

08006c00 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8006c00:	b580      	push	{r7, lr}
 8006c02:	b086      	sub	sp, #24
 8006c04:	af00      	add	r7, sp, #0
 8006c06:	6078      	str	r0, [r7, #4]
 8006c08:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d101      	bne.n	8006c14 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8006c10:	2301      	movs	r3, #1
 8006c12:	e083      	b.n	8006d1c <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c1a:	b2db      	uxtb	r3, r3
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d106      	bne.n	8006c2e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	2200      	movs	r2, #0
 8006c24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8006c28:	6878      	ldr	r0, [r7, #4]
 8006c2a:	f7fc f897 	bl	8002d5c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	2202      	movs	r2, #2
 8006c32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	689b      	ldr	r3, [r3, #8]
 8006c3c:	687a      	ldr	r2, [r7, #4]
 8006c3e:	6812      	ldr	r2, [r2, #0]
 8006c40:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006c44:	f023 0307 	bic.w	r3, r3, #7
 8006c48:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681a      	ldr	r2, [r3, #0]
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	3304      	adds	r3, #4
 8006c52:	4619      	mov	r1, r3
 8006c54:	4610      	mov	r0, r2
 8006c56:	f000 fadb 	bl	8007210 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	689b      	ldr	r3, [r3, #8]
 8006c60:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	699b      	ldr	r3, [r3, #24]
 8006c68:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	6a1b      	ldr	r3, [r3, #32]
 8006c70:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8006c72:	683b      	ldr	r3, [r7, #0]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	697a      	ldr	r2, [r7, #20]
 8006c78:	4313      	orrs	r3, r2
 8006c7a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8006c7c:	693b      	ldr	r3, [r7, #16]
 8006c7e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006c82:	f023 0303 	bic.w	r3, r3, #3
 8006c86:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006c88:	683b      	ldr	r3, [r7, #0]
 8006c8a:	689a      	ldr	r2, [r3, #8]
 8006c8c:	683b      	ldr	r3, [r7, #0]
 8006c8e:	699b      	ldr	r3, [r3, #24]
 8006c90:	021b      	lsls	r3, r3, #8
 8006c92:	4313      	orrs	r3, r2
 8006c94:	693a      	ldr	r2, [r7, #16]
 8006c96:	4313      	orrs	r3, r2
 8006c98:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006c9a:	693b      	ldr	r3, [r7, #16]
 8006c9c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8006ca0:	f023 030c 	bic.w	r3, r3, #12
 8006ca4:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006ca6:	693b      	ldr	r3, [r7, #16]
 8006ca8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006cac:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006cb0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8006cb2:	683b      	ldr	r3, [r7, #0]
 8006cb4:	68da      	ldr	r2, [r3, #12]
 8006cb6:	683b      	ldr	r3, [r7, #0]
 8006cb8:	69db      	ldr	r3, [r3, #28]
 8006cba:	021b      	lsls	r3, r3, #8
 8006cbc:	4313      	orrs	r3, r2
 8006cbe:	693a      	ldr	r2, [r7, #16]
 8006cc0:	4313      	orrs	r3, r2
 8006cc2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006cc4:	683b      	ldr	r3, [r7, #0]
 8006cc6:	691b      	ldr	r3, [r3, #16]
 8006cc8:	011a      	lsls	r2, r3, #4
 8006cca:	683b      	ldr	r3, [r7, #0]
 8006ccc:	6a1b      	ldr	r3, [r3, #32]
 8006cce:	031b      	lsls	r3, r3, #12
 8006cd0:	4313      	orrs	r3, r2
 8006cd2:	693a      	ldr	r2, [r7, #16]
 8006cd4:	4313      	orrs	r3, r2
 8006cd6:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8006cde:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8006ce6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006ce8:	683b      	ldr	r3, [r7, #0]
 8006cea:	685a      	ldr	r2, [r3, #4]
 8006cec:	683b      	ldr	r3, [r7, #0]
 8006cee:	695b      	ldr	r3, [r3, #20]
 8006cf0:	011b      	lsls	r3, r3, #4
 8006cf2:	4313      	orrs	r3, r2
 8006cf4:	68fa      	ldr	r2, [r7, #12]
 8006cf6:	4313      	orrs	r3, r2
 8006cf8:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	697a      	ldr	r2, [r7, #20]
 8006d00:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	693a      	ldr	r2, [r7, #16]
 8006d08:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	68fa      	ldr	r2, [r7, #12]
 8006d10:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	2201      	movs	r2, #1
 8006d16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006d1a:	2300      	movs	r3, #0
}
 8006d1c:	4618      	mov	r0, r3
 8006d1e:	3718      	adds	r7, #24
 8006d20:	46bd      	mov	sp, r7
 8006d22:	bd80      	pop	{r7, pc}

08006d24 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006d24:	b580      	push	{r7, lr}
 8006d26:	b082      	sub	sp, #8
 8006d28:	af00      	add	r7, sp, #0
 8006d2a:	6078      	str	r0, [r7, #4]
 8006d2c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 8006d2e:	683b      	ldr	r3, [r7, #0]
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d003      	beq.n	8006d3c <HAL_TIM_Encoder_Start+0x18>
 8006d34:	683b      	ldr	r3, [r7, #0]
 8006d36:	2b04      	cmp	r3, #4
 8006d38:	d008      	beq.n	8006d4c <HAL_TIM_Encoder_Start+0x28>
 8006d3a:	e00f      	b.n	8006d5c <HAL_TIM_Encoder_Start+0x38>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	2201      	movs	r2, #1
 8006d42:	2100      	movs	r1, #0
 8006d44:	4618      	mov	r0, r3
 8006d46:	f000 fcb3 	bl	80076b0 <TIM_CCxChannelCmd>
      break;
 8006d4a:	e016      	b.n	8006d7a <HAL_TIM_Encoder_Start+0x56>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	2201      	movs	r2, #1
 8006d52:	2104      	movs	r1, #4
 8006d54:	4618      	mov	r0, r3
 8006d56:	f000 fcab 	bl	80076b0 <TIM_CCxChannelCmd>
      break;
 8006d5a:	e00e      	b.n	8006d7a <HAL_TIM_Encoder_Start+0x56>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	2201      	movs	r2, #1
 8006d62:	2100      	movs	r1, #0
 8006d64:	4618      	mov	r0, r3
 8006d66:	f000 fca3 	bl	80076b0 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	2201      	movs	r2, #1
 8006d70:	2104      	movs	r1, #4
 8006d72:	4618      	mov	r0, r3
 8006d74:	f000 fc9c 	bl	80076b0 <TIM_CCxChannelCmd>
      break;
 8006d78:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	681a      	ldr	r2, [r3, #0]
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	f042 0201 	orr.w	r2, r2, #1
 8006d88:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006d8a:	2300      	movs	r3, #0
}
 8006d8c:	4618      	mov	r0, r3
 8006d8e:	3708      	adds	r7, #8
 8006d90:	46bd      	mov	sp, r7
 8006d92:	bd80      	pop	{r7, pc}

08006d94 <HAL_TIM_Encoder_Stop>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006d94:	b580      	push	{r7, lr}
 8006d96:	b082      	sub	sp, #8
 8006d98:	af00      	add	r7, sp, #0
 8006d9a:	6078      	str	r0, [r7, #4]
 8006d9c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Disable the Input Capture channels 1 and 2
    (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) */
  switch (Channel)
 8006d9e:	683b      	ldr	r3, [r7, #0]
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d003      	beq.n	8006dac <HAL_TIM_Encoder_Stop+0x18>
 8006da4:	683b      	ldr	r3, [r7, #0]
 8006da6:	2b04      	cmp	r3, #4
 8006da8:	d008      	beq.n	8006dbc <HAL_TIM_Encoder_Stop+0x28>
 8006daa:	e00f      	b.n	8006dcc <HAL_TIM_Encoder_Stop+0x38>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	2200      	movs	r2, #0
 8006db2:	2100      	movs	r1, #0
 8006db4:	4618      	mov	r0, r3
 8006db6:	f000 fc7b 	bl	80076b0 <TIM_CCxChannelCmd>
      break;
 8006dba:	e016      	b.n	8006dea <HAL_TIM_Encoder_Stop+0x56>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	2200      	movs	r2, #0
 8006dc2:	2104      	movs	r1, #4
 8006dc4:	4618      	mov	r0, r3
 8006dc6:	f000 fc73 	bl	80076b0 <TIM_CCxChannelCmd>
      break;
 8006dca:	e00e      	b.n	8006dea <HAL_TIM_Encoder_Stop+0x56>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	2200      	movs	r2, #0
 8006dd2:	2100      	movs	r1, #0
 8006dd4:	4618      	mov	r0, r3
 8006dd6:	f000 fc6b 	bl	80076b0 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	2200      	movs	r2, #0
 8006de0:	2104      	movs	r1, #4
 8006de2:	4618      	mov	r0, r3
 8006de4:	f000 fc64 	bl	80076b0 <TIM_CCxChannelCmd>
      break;
 8006de8:	bf00      	nop
    }
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	6a1a      	ldr	r2, [r3, #32]
 8006df0:	f241 1311 	movw	r3, #4369	; 0x1111
 8006df4:	4013      	ands	r3, r2
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d10f      	bne.n	8006e1a <HAL_TIM_Encoder_Stop+0x86>
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	6a1a      	ldr	r2, [r3, #32]
 8006e00:	f240 4344 	movw	r3, #1092	; 0x444
 8006e04:	4013      	ands	r3, r2
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d107      	bne.n	8006e1a <HAL_TIM_Encoder_Stop+0x86>
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	681a      	ldr	r2, [r3, #0]
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	f022 0201 	bic.w	r2, r2, #1
 8006e18:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006e1a:	2300      	movs	r3, #0
}
 8006e1c:	4618      	mov	r0, r3
 8006e1e:	3708      	adds	r7, #8
 8006e20:	46bd      	mov	sp, r7
 8006e22:	bd80      	pop	{r7, pc}

08006e24 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006e24:	b580      	push	{r7, lr}
 8006e26:	b082      	sub	sp, #8
 8006e28:	af00      	add	r7, sp, #0
 8006e2a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	691b      	ldr	r3, [r3, #16]
 8006e32:	f003 0302 	and.w	r3, r3, #2
 8006e36:	2b02      	cmp	r3, #2
 8006e38:	d122      	bne.n	8006e80 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	68db      	ldr	r3, [r3, #12]
 8006e40:	f003 0302 	and.w	r3, r3, #2
 8006e44:	2b02      	cmp	r3, #2
 8006e46:	d11b      	bne.n	8006e80 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	f06f 0202 	mvn.w	r2, #2
 8006e50:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	2201      	movs	r2, #1
 8006e56:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	699b      	ldr	r3, [r3, #24]
 8006e5e:	f003 0303 	and.w	r3, r3, #3
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d003      	beq.n	8006e6e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006e66:	6878      	ldr	r0, [r7, #4]
 8006e68:	f000 f9b4 	bl	80071d4 <HAL_TIM_IC_CaptureCallback>
 8006e6c:	e005      	b.n	8006e7a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e6e:	6878      	ldr	r0, [r7, #4]
 8006e70:	f000 f9a6 	bl	80071c0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e74:	6878      	ldr	r0, [r7, #4]
 8006e76:	f000 f9b7 	bl	80071e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	2200      	movs	r2, #0
 8006e7e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	691b      	ldr	r3, [r3, #16]
 8006e86:	f003 0304 	and.w	r3, r3, #4
 8006e8a:	2b04      	cmp	r3, #4
 8006e8c:	d122      	bne.n	8006ed4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	68db      	ldr	r3, [r3, #12]
 8006e94:	f003 0304 	and.w	r3, r3, #4
 8006e98:	2b04      	cmp	r3, #4
 8006e9a:	d11b      	bne.n	8006ed4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	f06f 0204 	mvn.w	r2, #4
 8006ea4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	2202      	movs	r2, #2
 8006eaa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	699b      	ldr	r3, [r3, #24]
 8006eb2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d003      	beq.n	8006ec2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006eba:	6878      	ldr	r0, [r7, #4]
 8006ebc:	f000 f98a 	bl	80071d4 <HAL_TIM_IC_CaptureCallback>
 8006ec0:	e005      	b.n	8006ece <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006ec2:	6878      	ldr	r0, [r7, #4]
 8006ec4:	f000 f97c 	bl	80071c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ec8:	6878      	ldr	r0, [r7, #4]
 8006eca:	f000 f98d 	bl	80071e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	2200      	movs	r2, #0
 8006ed2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	691b      	ldr	r3, [r3, #16]
 8006eda:	f003 0308 	and.w	r3, r3, #8
 8006ede:	2b08      	cmp	r3, #8
 8006ee0:	d122      	bne.n	8006f28 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	68db      	ldr	r3, [r3, #12]
 8006ee8:	f003 0308 	and.w	r3, r3, #8
 8006eec:	2b08      	cmp	r3, #8
 8006eee:	d11b      	bne.n	8006f28 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	f06f 0208 	mvn.w	r2, #8
 8006ef8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	2204      	movs	r2, #4
 8006efe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	69db      	ldr	r3, [r3, #28]
 8006f06:	f003 0303 	and.w	r3, r3, #3
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d003      	beq.n	8006f16 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006f0e:	6878      	ldr	r0, [r7, #4]
 8006f10:	f000 f960 	bl	80071d4 <HAL_TIM_IC_CaptureCallback>
 8006f14:	e005      	b.n	8006f22 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f16:	6878      	ldr	r0, [r7, #4]
 8006f18:	f000 f952 	bl	80071c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f1c:	6878      	ldr	r0, [r7, #4]
 8006f1e:	f000 f963 	bl	80071e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	2200      	movs	r2, #0
 8006f26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	691b      	ldr	r3, [r3, #16]
 8006f2e:	f003 0310 	and.w	r3, r3, #16
 8006f32:	2b10      	cmp	r3, #16
 8006f34:	d122      	bne.n	8006f7c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	68db      	ldr	r3, [r3, #12]
 8006f3c:	f003 0310 	and.w	r3, r3, #16
 8006f40:	2b10      	cmp	r3, #16
 8006f42:	d11b      	bne.n	8006f7c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	f06f 0210 	mvn.w	r2, #16
 8006f4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	2208      	movs	r2, #8
 8006f52:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	69db      	ldr	r3, [r3, #28]
 8006f5a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d003      	beq.n	8006f6a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006f62:	6878      	ldr	r0, [r7, #4]
 8006f64:	f000 f936 	bl	80071d4 <HAL_TIM_IC_CaptureCallback>
 8006f68:	e005      	b.n	8006f76 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f6a:	6878      	ldr	r0, [r7, #4]
 8006f6c:	f000 f928 	bl	80071c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f70:	6878      	ldr	r0, [r7, #4]
 8006f72:	f000 f939 	bl	80071e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	2200      	movs	r2, #0
 8006f7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	691b      	ldr	r3, [r3, #16]
 8006f82:	f003 0301 	and.w	r3, r3, #1
 8006f86:	2b01      	cmp	r3, #1
 8006f88:	d10e      	bne.n	8006fa8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	68db      	ldr	r3, [r3, #12]
 8006f90:	f003 0301 	and.w	r3, r3, #1
 8006f94:	2b01      	cmp	r3, #1
 8006f96:	d107      	bne.n	8006fa8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	f06f 0201 	mvn.w	r2, #1
 8006fa0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006fa2:	6878      	ldr	r0, [r7, #4]
 8006fa4:	f7fa fcd2 	bl	800194c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	691b      	ldr	r3, [r3, #16]
 8006fae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006fb2:	2b80      	cmp	r3, #128	; 0x80
 8006fb4:	d10e      	bne.n	8006fd4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	68db      	ldr	r3, [r3, #12]
 8006fbc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006fc0:	2b80      	cmp	r3, #128	; 0x80
 8006fc2:	d107      	bne.n	8006fd4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006fcc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006fce:	6878      	ldr	r0, [r7, #4]
 8006fd0:	f000 fc1a 	bl	8007808 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	691b      	ldr	r3, [r3, #16]
 8006fda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006fde:	2b40      	cmp	r3, #64	; 0x40
 8006fe0:	d10e      	bne.n	8007000 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	68db      	ldr	r3, [r3, #12]
 8006fe8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006fec:	2b40      	cmp	r3, #64	; 0x40
 8006fee:	d107      	bne.n	8007000 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006ff8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006ffa:	6878      	ldr	r0, [r7, #4]
 8006ffc:	f000 f8fe 	bl	80071fc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	691b      	ldr	r3, [r3, #16]
 8007006:	f003 0320 	and.w	r3, r3, #32
 800700a:	2b20      	cmp	r3, #32
 800700c:	d10e      	bne.n	800702c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	68db      	ldr	r3, [r3, #12]
 8007014:	f003 0320 	and.w	r3, r3, #32
 8007018:	2b20      	cmp	r3, #32
 800701a:	d107      	bne.n	800702c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	f06f 0220 	mvn.w	r2, #32
 8007024:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007026:	6878      	ldr	r0, [r7, #4]
 8007028:	f000 fbe4 	bl	80077f4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800702c:	bf00      	nop
 800702e:	3708      	adds	r7, #8
 8007030:	46bd      	mov	sp, r7
 8007032:	bd80      	pop	{r7, pc}

08007034 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007034:	b580      	push	{r7, lr}
 8007036:	b084      	sub	sp, #16
 8007038:	af00      	add	r7, sp, #0
 800703a:	60f8      	str	r0, [r7, #12]
 800703c:	60b9      	str	r1, [r7, #8]
 800703e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007046:	2b01      	cmp	r3, #1
 8007048:	d101      	bne.n	800704e <HAL_TIM_PWM_ConfigChannel+0x1a>
 800704a:	2302      	movs	r3, #2
 800704c:	e0b4      	b.n	80071b8 <HAL_TIM_PWM_ConfigChannel+0x184>
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	2201      	movs	r2, #1
 8007052:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	2202      	movs	r2, #2
 800705a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	2b0c      	cmp	r3, #12
 8007062:	f200 809f 	bhi.w	80071a4 <HAL_TIM_PWM_ConfigChannel+0x170>
 8007066:	a201      	add	r2, pc, #4	; (adr r2, 800706c <HAL_TIM_PWM_ConfigChannel+0x38>)
 8007068:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800706c:	080070a1 	.word	0x080070a1
 8007070:	080071a5 	.word	0x080071a5
 8007074:	080071a5 	.word	0x080071a5
 8007078:	080071a5 	.word	0x080071a5
 800707c:	080070e1 	.word	0x080070e1
 8007080:	080071a5 	.word	0x080071a5
 8007084:	080071a5 	.word	0x080071a5
 8007088:	080071a5 	.word	0x080071a5
 800708c:	08007123 	.word	0x08007123
 8007090:	080071a5 	.word	0x080071a5
 8007094:	080071a5 	.word	0x080071a5
 8007098:	080071a5 	.word	0x080071a5
 800709c:	08007163 	.word	0x08007163
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	68b9      	ldr	r1, [r7, #8]
 80070a6:	4618      	mov	r0, r3
 80070a8:	f000 f952 	bl	8007350 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	699a      	ldr	r2, [r3, #24]
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	f042 0208 	orr.w	r2, r2, #8
 80070ba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	699a      	ldr	r2, [r3, #24]
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	f022 0204 	bic.w	r2, r2, #4
 80070ca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	6999      	ldr	r1, [r3, #24]
 80070d2:	68bb      	ldr	r3, [r7, #8]
 80070d4:	691a      	ldr	r2, [r3, #16]
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	430a      	orrs	r2, r1
 80070dc:	619a      	str	r2, [r3, #24]
      break;
 80070de:	e062      	b.n	80071a6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	68b9      	ldr	r1, [r7, #8]
 80070e6:	4618      	mov	r0, r3
 80070e8:	f000 f9a2 	bl	8007430 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	699a      	ldr	r2, [r3, #24]
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80070fa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	699a      	ldr	r2, [r3, #24]
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800710a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	6999      	ldr	r1, [r3, #24]
 8007112:	68bb      	ldr	r3, [r7, #8]
 8007114:	691b      	ldr	r3, [r3, #16]
 8007116:	021a      	lsls	r2, r3, #8
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	430a      	orrs	r2, r1
 800711e:	619a      	str	r2, [r3, #24]
      break;
 8007120:	e041      	b.n	80071a6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	68b9      	ldr	r1, [r7, #8]
 8007128:	4618      	mov	r0, r3
 800712a:	f000 f9f7 	bl	800751c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	69da      	ldr	r2, [r3, #28]
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	f042 0208 	orr.w	r2, r2, #8
 800713c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	69da      	ldr	r2, [r3, #28]
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	f022 0204 	bic.w	r2, r2, #4
 800714c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	69d9      	ldr	r1, [r3, #28]
 8007154:	68bb      	ldr	r3, [r7, #8]
 8007156:	691a      	ldr	r2, [r3, #16]
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	430a      	orrs	r2, r1
 800715e:	61da      	str	r2, [r3, #28]
      break;
 8007160:	e021      	b.n	80071a6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	68b9      	ldr	r1, [r7, #8]
 8007168:	4618      	mov	r0, r3
 800716a:	f000 fa4b 	bl	8007604 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	69da      	ldr	r2, [r3, #28]
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800717c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	69da      	ldr	r2, [r3, #28]
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800718c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	69d9      	ldr	r1, [r3, #28]
 8007194:	68bb      	ldr	r3, [r7, #8]
 8007196:	691b      	ldr	r3, [r3, #16]
 8007198:	021a      	lsls	r2, r3, #8
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	430a      	orrs	r2, r1
 80071a0:	61da      	str	r2, [r3, #28]
      break;
 80071a2:	e000      	b.n	80071a6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 80071a4:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	2201      	movs	r2, #1
 80071aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	2200      	movs	r2, #0
 80071b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80071b6:	2300      	movs	r3, #0
}
 80071b8:	4618      	mov	r0, r3
 80071ba:	3710      	adds	r7, #16
 80071bc:	46bd      	mov	sp, r7
 80071be:	bd80      	pop	{r7, pc}

080071c0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80071c0:	b480      	push	{r7}
 80071c2:	b083      	sub	sp, #12
 80071c4:	af00      	add	r7, sp, #0
 80071c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80071c8:	bf00      	nop
 80071ca:	370c      	adds	r7, #12
 80071cc:	46bd      	mov	sp, r7
 80071ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d2:	4770      	bx	lr

080071d4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80071d4:	b480      	push	{r7}
 80071d6:	b083      	sub	sp, #12
 80071d8:	af00      	add	r7, sp, #0
 80071da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80071dc:	bf00      	nop
 80071de:	370c      	adds	r7, #12
 80071e0:	46bd      	mov	sp, r7
 80071e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e6:	4770      	bx	lr

080071e8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80071e8:	b480      	push	{r7}
 80071ea:	b083      	sub	sp, #12
 80071ec:	af00      	add	r7, sp, #0
 80071ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80071f0:	bf00      	nop
 80071f2:	370c      	adds	r7, #12
 80071f4:	46bd      	mov	sp, r7
 80071f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071fa:	4770      	bx	lr

080071fc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80071fc:	b480      	push	{r7}
 80071fe:	b083      	sub	sp, #12
 8007200:	af00      	add	r7, sp, #0
 8007202:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007204:	bf00      	nop
 8007206:	370c      	adds	r7, #12
 8007208:	46bd      	mov	sp, r7
 800720a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800720e:	4770      	bx	lr

08007210 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007210:	b480      	push	{r7}
 8007212:	b085      	sub	sp, #20
 8007214:	af00      	add	r7, sp, #0
 8007216:	6078      	str	r0, [r7, #4]
 8007218:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	4a40      	ldr	r2, [pc, #256]	; (8007324 <TIM_Base_SetConfig+0x114>)
 8007224:	4293      	cmp	r3, r2
 8007226:	d013      	beq.n	8007250 <TIM_Base_SetConfig+0x40>
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800722e:	d00f      	beq.n	8007250 <TIM_Base_SetConfig+0x40>
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	4a3d      	ldr	r2, [pc, #244]	; (8007328 <TIM_Base_SetConfig+0x118>)
 8007234:	4293      	cmp	r3, r2
 8007236:	d00b      	beq.n	8007250 <TIM_Base_SetConfig+0x40>
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	4a3c      	ldr	r2, [pc, #240]	; (800732c <TIM_Base_SetConfig+0x11c>)
 800723c:	4293      	cmp	r3, r2
 800723e:	d007      	beq.n	8007250 <TIM_Base_SetConfig+0x40>
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	4a3b      	ldr	r2, [pc, #236]	; (8007330 <TIM_Base_SetConfig+0x120>)
 8007244:	4293      	cmp	r3, r2
 8007246:	d003      	beq.n	8007250 <TIM_Base_SetConfig+0x40>
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	4a3a      	ldr	r2, [pc, #232]	; (8007334 <TIM_Base_SetConfig+0x124>)
 800724c:	4293      	cmp	r3, r2
 800724e:	d108      	bne.n	8007262 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007256:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007258:	683b      	ldr	r3, [r7, #0]
 800725a:	685b      	ldr	r3, [r3, #4]
 800725c:	68fa      	ldr	r2, [r7, #12]
 800725e:	4313      	orrs	r3, r2
 8007260:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	4a2f      	ldr	r2, [pc, #188]	; (8007324 <TIM_Base_SetConfig+0x114>)
 8007266:	4293      	cmp	r3, r2
 8007268:	d02b      	beq.n	80072c2 <TIM_Base_SetConfig+0xb2>
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007270:	d027      	beq.n	80072c2 <TIM_Base_SetConfig+0xb2>
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	4a2c      	ldr	r2, [pc, #176]	; (8007328 <TIM_Base_SetConfig+0x118>)
 8007276:	4293      	cmp	r3, r2
 8007278:	d023      	beq.n	80072c2 <TIM_Base_SetConfig+0xb2>
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	4a2b      	ldr	r2, [pc, #172]	; (800732c <TIM_Base_SetConfig+0x11c>)
 800727e:	4293      	cmp	r3, r2
 8007280:	d01f      	beq.n	80072c2 <TIM_Base_SetConfig+0xb2>
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	4a2a      	ldr	r2, [pc, #168]	; (8007330 <TIM_Base_SetConfig+0x120>)
 8007286:	4293      	cmp	r3, r2
 8007288:	d01b      	beq.n	80072c2 <TIM_Base_SetConfig+0xb2>
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	4a29      	ldr	r2, [pc, #164]	; (8007334 <TIM_Base_SetConfig+0x124>)
 800728e:	4293      	cmp	r3, r2
 8007290:	d017      	beq.n	80072c2 <TIM_Base_SetConfig+0xb2>
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	4a28      	ldr	r2, [pc, #160]	; (8007338 <TIM_Base_SetConfig+0x128>)
 8007296:	4293      	cmp	r3, r2
 8007298:	d013      	beq.n	80072c2 <TIM_Base_SetConfig+0xb2>
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	4a27      	ldr	r2, [pc, #156]	; (800733c <TIM_Base_SetConfig+0x12c>)
 800729e:	4293      	cmp	r3, r2
 80072a0:	d00f      	beq.n	80072c2 <TIM_Base_SetConfig+0xb2>
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	4a26      	ldr	r2, [pc, #152]	; (8007340 <TIM_Base_SetConfig+0x130>)
 80072a6:	4293      	cmp	r3, r2
 80072a8:	d00b      	beq.n	80072c2 <TIM_Base_SetConfig+0xb2>
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	4a25      	ldr	r2, [pc, #148]	; (8007344 <TIM_Base_SetConfig+0x134>)
 80072ae:	4293      	cmp	r3, r2
 80072b0:	d007      	beq.n	80072c2 <TIM_Base_SetConfig+0xb2>
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	4a24      	ldr	r2, [pc, #144]	; (8007348 <TIM_Base_SetConfig+0x138>)
 80072b6:	4293      	cmp	r3, r2
 80072b8:	d003      	beq.n	80072c2 <TIM_Base_SetConfig+0xb2>
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	4a23      	ldr	r2, [pc, #140]	; (800734c <TIM_Base_SetConfig+0x13c>)
 80072be:	4293      	cmp	r3, r2
 80072c0:	d108      	bne.n	80072d4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80072c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80072ca:	683b      	ldr	r3, [r7, #0]
 80072cc:	68db      	ldr	r3, [r3, #12]
 80072ce:	68fa      	ldr	r2, [r7, #12]
 80072d0:	4313      	orrs	r3, r2
 80072d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80072da:	683b      	ldr	r3, [r7, #0]
 80072dc:	695b      	ldr	r3, [r3, #20]
 80072de:	4313      	orrs	r3, r2
 80072e0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	68fa      	ldr	r2, [r7, #12]
 80072e6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80072e8:	683b      	ldr	r3, [r7, #0]
 80072ea:	689a      	ldr	r2, [r3, #8]
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80072f0:	683b      	ldr	r3, [r7, #0]
 80072f2:	681a      	ldr	r2, [r3, #0]
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	4a0a      	ldr	r2, [pc, #40]	; (8007324 <TIM_Base_SetConfig+0x114>)
 80072fc:	4293      	cmp	r3, r2
 80072fe:	d003      	beq.n	8007308 <TIM_Base_SetConfig+0xf8>
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	4a0c      	ldr	r2, [pc, #48]	; (8007334 <TIM_Base_SetConfig+0x124>)
 8007304:	4293      	cmp	r3, r2
 8007306:	d103      	bne.n	8007310 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007308:	683b      	ldr	r3, [r7, #0]
 800730a:	691a      	ldr	r2, [r3, #16]
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	2201      	movs	r2, #1
 8007314:	615a      	str	r2, [r3, #20]
}
 8007316:	bf00      	nop
 8007318:	3714      	adds	r7, #20
 800731a:	46bd      	mov	sp, r7
 800731c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007320:	4770      	bx	lr
 8007322:	bf00      	nop
 8007324:	40010000 	.word	0x40010000
 8007328:	40000400 	.word	0x40000400
 800732c:	40000800 	.word	0x40000800
 8007330:	40000c00 	.word	0x40000c00
 8007334:	40010400 	.word	0x40010400
 8007338:	40014000 	.word	0x40014000
 800733c:	40014400 	.word	0x40014400
 8007340:	40014800 	.word	0x40014800
 8007344:	40001800 	.word	0x40001800
 8007348:	40001c00 	.word	0x40001c00
 800734c:	40002000 	.word	0x40002000

08007350 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007350:	b480      	push	{r7}
 8007352:	b087      	sub	sp, #28
 8007354:	af00      	add	r7, sp, #0
 8007356:	6078      	str	r0, [r7, #4]
 8007358:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	6a1b      	ldr	r3, [r3, #32]
 800735e:	f023 0201 	bic.w	r2, r3, #1
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	6a1b      	ldr	r3, [r3, #32]
 800736a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	685b      	ldr	r3, [r3, #4]
 8007370:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	699b      	ldr	r3, [r3, #24]
 8007376:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800737e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	f023 0303 	bic.w	r3, r3, #3
 8007386:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007388:	683b      	ldr	r3, [r7, #0]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	68fa      	ldr	r2, [r7, #12]
 800738e:	4313      	orrs	r3, r2
 8007390:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007392:	697b      	ldr	r3, [r7, #20]
 8007394:	f023 0302 	bic.w	r3, r3, #2
 8007398:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800739a:	683b      	ldr	r3, [r7, #0]
 800739c:	689b      	ldr	r3, [r3, #8]
 800739e:	697a      	ldr	r2, [r7, #20]
 80073a0:	4313      	orrs	r3, r2
 80073a2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	4a20      	ldr	r2, [pc, #128]	; (8007428 <TIM_OC1_SetConfig+0xd8>)
 80073a8:	4293      	cmp	r3, r2
 80073aa:	d003      	beq.n	80073b4 <TIM_OC1_SetConfig+0x64>
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	4a1f      	ldr	r2, [pc, #124]	; (800742c <TIM_OC1_SetConfig+0xdc>)
 80073b0:	4293      	cmp	r3, r2
 80073b2:	d10c      	bne.n	80073ce <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80073b4:	697b      	ldr	r3, [r7, #20]
 80073b6:	f023 0308 	bic.w	r3, r3, #8
 80073ba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80073bc:	683b      	ldr	r3, [r7, #0]
 80073be:	68db      	ldr	r3, [r3, #12]
 80073c0:	697a      	ldr	r2, [r7, #20]
 80073c2:	4313      	orrs	r3, r2
 80073c4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80073c6:	697b      	ldr	r3, [r7, #20]
 80073c8:	f023 0304 	bic.w	r3, r3, #4
 80073cc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	4a15      	ldr	r2, [pc, #84]	; (8007428 <TIM_OC1_SetConfig+0xd8>)
 80073d2:	4293      	cmp	r3, r2
 80073d4:	d003      	beq.n	80073de <TIM_OC1_SetConfig+0x8e>
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	4a14      	ldr	r2, [pc, #80]	; (800742c <TIM_OC1_SetConfig+0xdc>)
 80073da:	4293      	cmp	r3, r2
 80073dc:	d111      	bne.n	8007402 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80073de:	693b      	ldr	r3, [r7, #16]
 80073e0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80073e4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80073e6:	693b      	ldr	r3, [r7, #16]
 80073e8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80073ec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80073ee:	683b      	ldr	r3, [r7, #0]
 80073f0:	695b      	ldr	r3, [r3, #20]
 80073f2:	693a      	ldr	r2, [r7, #16]
 80073f4:	4313      	orrs	r3, r2
 80073f6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80073f8:	683b      	ldr	r3, [r7, #0]
 80073fa:	699b      	ldr	r3, [r3, #24]
 80073fc:	693a      	ldr	r2, [r7, #16]
 80073fe:	4313      	orrs	r3, r2
 8007400:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	693a      	ldr	r2, [r7, #16]
 8007406:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	68fa      	ldr	r2, [r7, #12]
 800740c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800740e:	683b      	ldr	r3, [r7, #0]
 8007410:	685a      	ldr	r2, [r3, #4]
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	697a      	ldr	r2, [r7, #20]
 800741a:	621a      	str	r2, [r3, #32]
}
 800741c:	bf00      	nop
 800741e:	371c      	adds	r7, #28
 8007420:	46bd      	mov	sp, r7
 8007422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007426:	4770      	bx	lr
 8007428:	40010000 	.word	0x40010000
 800742c:	40010400 	.word	0x40010400

08007430 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007430:	b480      	push	{r7}
 8007432:	b087      	sub	sp, #28
 8007434:	af00      	add	r7, sp, #0
 8007436:	6078      	str	r0, [r7, #4]
 8007438:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	6a1b      	ldr	r3, [r3, #32]
 800743e:	f023 0210 	bic.w	r2, r3, #16
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	6a1b      	ldr	r3, [r3, #32]
 800744a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	685b      	ldr	r3, [r3, #4]
 8007450:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	699b      	ldr	r3, [r3, #24]
 8007456:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800745e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007466:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007468:	683b      	ldr	r3, [r7, #0]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	021b      	lsls	r3, r3, #8
 800746e:	68fa      	ldr	r2, [r7, #12]
 8007470:	4313      	orrs	r3, r2
 8007472:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007474:	697b      	ldr	r3, [r7, #20]
 8007476:	f023 0320 	bic.w	r3, r3, #32
 800747a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800747c:	683b      	ldr	r3, [r7, #0]
 800747e:	689b      	ldr	r3, [r3, #8]
 8007480:	011b      	lsls	r3, r3, #4
 8007482:	697a      	ldr	r2, [r7, #20]
 8007484:	4313      	orrs	r3, r2
 8007486:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	4a22      	ldr	r2, [pc, #136]	; (8007514 <TIM_OC2_SetConfig+0xe4>)
 800748c:	4293      	cmp	r3, r2
 800748e:	d003      	beq.n	8007498 <TIM_OC2_SetConfig+0x68>
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	4a21      	ldr	r2, [pc, #132]	; (8007518 <TIM_OC2_SetConfig+0xe8>)
 8007494:	4293      	cmp	r3, r2
 8007496:	d10d      	bne.n	80074b4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007498:	697b      	ldr	r3, [r7, #20]
 800749a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800749e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80074a0:	683b      	ldr	r3, [r7, #0]
 80074a2:	68db      	ldr	r3, [r3, #12]
 80074a4:	011b      	lsls	r3, r3, #4
 80074a6:	697a      	ldr	r2, [r7, #20]
 80074a8:	4313      	orrs	r3, r2
 80074aa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80074ac:	697b      	ldr	r3, [r7, #20]
 80074ae:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80074b2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	4a17      	ldr	r2, [pc, #92]	; (8007514 <TIM_OC2_SetConfig+0xe4>)
 80074b8:	4293      	cmp	r3, r2
 80074ba:	d003      	beq.n	80074c4 <TIM_OC2_SetConfig+0x94>
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	4a16      	ldr	r2, [pc, #88]	; (8007518 <TIM_OC2_SetConfig+0xe8>)
 80074c0:	4293      	cmp	r3, r2
 80074c2:	d113      	bne.n	80074ec <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80074c4:	693b      	ldr	r3, [r7, #16]
 80074c6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80074ca:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80074cc:	693b      	ldr	r3, [r7, #16]
 80074ce:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80074d2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80074d4:	683b      	ldr	r3, [r7, #0]
 80074d6:	695b      	ldr	r3, [r3, #20]
 80074d8:	009b      	lsls	r3, r3, #2
 80074da:	693a      	ldr	r2, [r7, #16]
 80074dc:	4313      	orrs	r3, r2
 80074de:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80074e0:	683b      	ldr	r3, [r7, #0]
 80074e2:	699b      	ldr	r3, [r3, #24]
 80074e4:	009b      	lsls	r3, r3, #2
 80074e6:	693a      	ldr	r2, [r7, #16]
 80074e8:	4313      	orrs	r3, r2
 80074ea:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	693a      	ldr	r2, [r7, #16]
 80074f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	68fa      	ldr	r2, [r7, #12]
 80074f6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80074f8:	683b      	ldr	r3, [r7, #0]
 80074fa:	685a      	ldr	r2, [r3, #4]
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	697a      	ldr	r2, [r7, #20]
 8007504:	621a      	str	r2, [r3, #32]
}
 8007506:	bf00      	nop
 8007508:	371c      	adds	r7, #28
 800750a:	46bd      	mov	sp, r7
 800750c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007510:	4770      	bx	lr
 8007512:	bf00      	nop
 8007514:	40010000 	.word	0x40010000
 8007518:	40010400 	.word	0x40010400

0800751c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800751c:	b480      	push	{r7}
 800751e:	b087      	sub	sp, #28
 8007520:	af00      	add	r7, sp, #0
 8007522:	6078      	str	r0, [r7, #4]
 8007524:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	6a1b      	ldr	r3, [r3, #32]
 800752a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	6a1b      	ldr	r3, [r3, #32]
 8007536:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	685b      	ldr	r3, [r3, #4]
 800753c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	69db      	ldr	r3, [r3, #28]
 8007542:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800754a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	f023 0303 	bic.w	r3, r3, #3
 8007552:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007554:	683b      	ldr	r3, [r7, #0]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	68fa      	ldr	r2, [r7, #12]
 800755a:	4313      	orrs	r3, r2
 800755c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800755e:	697b      	ldr	r3, [r7, #20]
 8007560:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007564:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007566:	683b      	ldr	r3, [r7, #0]
 8007568:	689b      	ldr	r3, [r3, #8]
 800756a:	021b      	lsls	r3, r3, #8
 800756c:	697a      	ldr	r2, [r7, #20]
 800756e:	4313      	orrs	r3, r2
 8007570:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	4a21      	ldr	r2, [pc, #132]	; (80075fc <TIM_OC3_SetConfig+0xe0>)
 8007576:	4293      	cmp	r3, r2
 8007578:	d003      	beq.n	8007582 <TIM_OC3_SetConfig+0x66>
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	4a20      	ldr	r2, [pc, #128]	; (8007600 <TIM_OC3_SetConfig+0xe4>)
 800757e:	4293      	cmp	r3, r2
 8007580:	d10d      	bne.n	800759e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007582:	697b      	ldr	r3, [r7, #20]
 8007584:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007588:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800758a:	683b      	ldr	r3, [r7, #0]
 800758c:	68db      	ldr	r3, [r3, #12]
 800758e:	021b      	lsls	r3, r3, #8
 8007590:	697a      	ldr	r2, [r7, #20]
 8007592:	4313      	orrs	r3, r2
 8007594:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007596:	697b      	ldr	r3, [r7, #20]
 8007598:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800759c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	4a16      	ldr	r2, [pc, #88]	; (80075fc <TIM_OC3_SetConfig+0xe0>)
 80075a2:	4293      	cmp	r3, r2
 80075a4:	d003      	beq.n	80075ae <TIM_OC3_SetConfig+0x92>
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	4a15      	ldr	r2, [pc, #84]	; (8007600 <TIM_OC3_SetConfig+0xe4>)
 80075aa:	4293      	cmp	r3, r2
 80075ac:	d113      	bne.n	80075d6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80075ae:	693b      	ldr	r3, [r7, #16]
 80075b0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80075b4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80075b6:	693b      	ldr	r3, [r7, #16]
 80075b8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80075bc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80075be:	683b      	ldr	r3, [r7, #0]
 80075c0:	695b      	ldr	r3, [r3, #20]
 80075c2:	011b      	lsls	r3, r3, #4
 80075c4:	693a      	ldr	r2, [r7, #16]
 80075c6:	4313      	orrs	r3, r2
 80075c8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80075ca:	683b      	ldr	r3, [r7, #0]
 80075cc:	699b      	ldr	r3, [r3, #24]
 80075ce:	011b      	lsls	r3, r3, #4
 80075d0:	693a      	ldr	r2, [r7, #16]
 80075d2:	4313      	orrs	r3, r2
 80075d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	693a      	ldr	r2, [r7, #16]
 80075da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	68fa      	ldr	r2, [r7, #12]
 80075e0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80075e2:	683b      	ldr	r3, [r7, #0]
 80075e4:	685a      	ldr	r2, [r3, #4]
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	697a      	ldr	r2, [r7, #20]
 80075ee:	621a      	str	r2, [r3, #32]
}
 80075f0:	bf00      	nop
 80075f2:	371c      	adds	r7, #28
 80075f4:	46bd      	mov	sp, r7
 80075f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075fa:	4770      	bx	lr
 80075fc:	40010000 	.word	0x40010000
 8007600:	40010400 	.word	0x40010400

08007604 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007604:	b480      	push	{r7}
 8007606:	b087      	sub	sp, #28
 8007608:	af00      	add	r7, sp, #0
 800760a:	6078      	str	r0, [r7, #4]
 800760c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	6a1b      	ldr	r3, [r3, #32]
 8007612:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	6a1b      	ldr	r3, [r3, #32]
 800761e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	685b      	ldr	r3, [r3, #4]
 8007624:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	69db      	ldr	r3, [r3, #28]
 800762a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007632:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800763a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800763c:	683b      	ldr	r3, [r7, #0]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	021b      	lsls	r3, r3, #8
 8007642:	68fa      	ldr	r2, [r7, #12]
 8007644:	4313      	orrs	r3, r2
 8007646:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007648:	693b      	ldr	r3, [r7, #16]
 800764a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800764e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007650:	683b      	ldr	r3, [r7, #0]
 8007652:	689b      	ldr	r3, [r3, #8]
 8007654:	031b      	lsls	r3, r3, #12
 8007656:	693a      	ldr	r2, [r7, #16]
 8007658:	4313      	orrs	r3, r2
 800765a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	4a12      	ldr	r2, [pc, #72]	; (80076a8 <TIM_OC4_SetConfig+0xa4>)
 8007660:	4293      	cmp	r3, r2
 8007662:	d003      	beq.n	800766c <TIM_OC4_SetConfig+0x68>
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	4a11      	ldr	r2, [pc, #68]	; (80076ac <TIM_OC4_SetConfig+0xa8>)
 8007668:	4293      	cmp	r3, r2
 800766a:	d109      	bne.n	8007680 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800766c:	697b      	ldr	r3, [r7, #20]
 800766e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007672:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007674:	683b      	ldr	r3, [r7, #0]
 8007676:	695b      	ldr	r3, [r3, #20]
 8007678:	019b      	lsls	r3, r3, #6
 800767a:	697a      	ldr	r2, [r7, #20]
 800767c:	4313      	orrs	r3, r2
 800767e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	697a      	ldr	r2, [r7, #20]
 8007684:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	68fa      	ldr	r2, [r7, #12]
 800768a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800768c:	683b      	ldr	r3, [r7, #0]
 800768e:	685a      	ldr	r2, [r3, #4]
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	693a      	ldr	r2, [r7, #16]
 8007698:	621a      	str	r2, [r3, #32]
}
 800769a:	bf00      	nop
 800769c:	371c      	adds	r7, #28
 800769e:	46bd      	mov	sp, r7
 80076a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a4:	4770      	bx	lr
 80076a6:	bf00      	nop
 80076a8:	40010000 	.word	0x40010000
 80076ac:	40010400 	.word	0x40010400

080076b0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80076b0:	b480      	push	{r7}
 80076b2:	b087      	sub	sp, #28
 80076b4:	af00      	add	r7, sp, #0
 80076b6:	60f8      	str	r0, [r7, #12]
 80076b8:	60b9      	str	r1, [r7, #8]
 80076ba:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80076bc:	68bb      	ldr	r3, [r7, #8]
 80076be:	f003 031f 	and.w	r3, r3, #31
 80076c2:	2201      	movs	r2, #1
 80076c4:	fa02 f303 	lsl.w	r3, r2, r3
 80076c8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	6a1a      	ldr	r2, [r3, #32]
 80076ce:	697b      	ldr	r3, [r7, #20]
 80076d0:	43db      	mvns	r3, r3
 80076d2:	401a      	ands	r2, r3
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	6a1a      	ldr	r2, [r3, #32]
 80076dc:	68bb      	ldr	r3, [r7, #8]
 80076de:	f003 031f 	and.w	r3, r3, #31
 80076e2:	6879      	ldr	r1, [r7, #4]
 80076e4:	fa01 f303 	lsl.w	r3, r1, r3
 80076e8:	431a      	orrs	r2, r3
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	621a      	str	r2, [r3, #32]
}
 80076ee:	bf00      	nop
 80076f0:	371c      	adds	r7, #28
 80076f2:	46bd      	mov	sp, r7
 80076f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076f8:	4770      	bx	lr
	...

080076fc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80076fc:	b480      	push	{r7}
 80076fe:	b085      	sub	sp, #20
 8007700:	af00      	add	r7, sp, #0
 8007702:	6078      	str	r0, [r7, #4]
 8007704:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800770c:	2b01      	cmp	r3, #1
 800770e:	d101      	bne.n	8007714 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007710:	2302      	movs	r3, #2
 8007712:	e05a      	b.n	80077ca <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	2201      	movs	r2, #1
 8007718:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	2202      	movs	r2, #2
 8007720:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	685b      	ldr	r3, [r3, #4]
 800772a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	689b      	ldr	r3, [r3, #8]
 8007732:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800773a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800773c:	683b      	ldr	r3, [r7, #0]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	68fa      	ldr	r2, [r7, #12]
 8007742:	4313      	orrs	r3, r2
 8007744:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	68fa      	ldr	r2, [r7, #12]
 800774c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	4a21      	ldr	r2, [pc, #132]	; (80077d8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007754:	4293      	cmp	r3, r2
 8007756:	d022      	beq.n	800779e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007760:	d01d      	beq.n	800779e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	4a1d      	ldr	r2, [pc, #116]	; (80077dc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007768:	4293      	cmp	r3, r2
 800776a:	d018      	beq.n	800779e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	4a1b      	ldr	r2, [pc, #108]	; (80077e0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007772:	4293      	cmp	r3, r2
 8007774:	d013      	beq.n	800779e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	4a1a      	ldr	r2, [pc, #104]	; (80077e4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800777c:	4293      	cmp	r3, r2
 800777e:	d00e      	beq.n	800779e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	4a18      	ldr	r2, [pc, #96]	; (80077e8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007786:	4293      	cmp	r3, r2
 8007788:	d009      	beq.n	800779e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	4a17      	ldr	r2, [pc, #92]	; (80077ec <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007790:	4293      	cmp	r3, r2
 8007792:	d004      	beq.n	800779e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	4a15      	ldr	r2, [pc, #84]	; (80077f0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800779a:	4293      	cmp	r3, r2
 800779c:	d10c      	bne.n	80077b8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800779e:	68bb      	ldr	r3, [r7, #8]
 80077a0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80077a4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80077a6:	683b      	ldr	r3, [r7, #0]
 80077a8:	685b      	ldr	r3, [r3, #4]
 80077aa:	68ba      	ldr	r2, [r7, #8]
 80077ac:	4313      	orrs	r3, r2
 80077ae:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	68ba      	ldr	r2, [r7, #8]
 80077b6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	2201      	movs	r2, #1
 80077bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	2200      	movs	r2, #0
 80077c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80077c8:	2300      	movs	r3, #0
}
 80077ca:	4618      	mov	r0, r3
 80077cc:	3714      	adds	r7, #20
 80077ce:	46bd      	mov	sp, r7
 80077d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d4:	4770      	bx	lr
 80077d6:	bf00      	nop
 80077d8:	40010000 	.word	0x40010000
 80077dc:	40000400 	.word	0x40000400
 80077e0:	40000800 	.word	0x40000800
 80077e4:	40000c00 	.word	0x40000c00
 80077e8:	40010400 	.word	0x40010400
 80077ec:	40014000 	.word	0x40014000
 80077f0:	40001800 	.word	0x40001800

080077f4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80077f4:	b480      	push	{r7}
 80077f6:	b083      	sub	sp, #12
 80077f8:	af00      	add	r7, sp, #0
 80077fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80077fc:	bf00      	nop
 80077fe:	370c      	adds	r7, #12
 8007800:	46bd      	mov	sp, r7
 8007802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007806:	4770      	bx	lr

08007808 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007808:	b480      	push	{r7}
 800780a:	b083      	sub	sp, #12
 800780c:	af00      	add	r7, sp, #0
 800780e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007810:	bf00      	nop
 8007812:	370c      	adds	r7, #12
 8007814:	46bd      	mov	sp, r7
 8007816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800781a:	4770      	bx	lr

0800781c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800781c:	b580      	push	{r7, lr}
 800781e:	b082      	sub	sp, #8
 8007820:	af00      	add	r7, sp, #0
 8007822:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	2b00      	cmp	r3, #0
 8007828:	d101      	bne.n	800782e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800782a:	2301      	movs	r3, #1
 800782c:	e03f      	b.n	80078ae <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007834:	b2db      	uxtb	r3, r3
 8007836:	2b00      	cmp	r3, #0
 8007838:	d106      	bne.n	8007848 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	2200      	movs	r2, #0
 800783e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007842:	6878      	ldr	r0, [r7, #4]
 8007844:	f7fb fbee 	bl	8003024 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	2224      	movs	r2, #36	; 0x24
 800784c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	68da      	ldr	r2, [r3, #12]
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800785e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007860:	6878      	ldr	r0, [r7, #4]
 8007862:	f000 f90b 	bl	8007a7c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	691a      	ldr	r2, [r3, #16]
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007874:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	695a      	ldr	r2, [r3, #20]
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007884:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	68da      	ldr	r2, [r3, #12]
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007894:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	2200      	movs	r2, #0
 800789a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	2220      	movs	r2, #32
 80078a0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	2220      	movs	r2, #32
 80078a8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80078ac:	2300      	movs	r3, #0
}
 80078ae:	4618      	mov	r0, r3
 80078b0:	3708      	adds	r7, #8
 80078b2:	46bd      	mov	sp, r7
 80078b4:	bd80      	pop	{r7, pc}

080078b6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80078b6:	b580      	push	{r7, lr}
 80078b8:	b088      	sub	sp, #32
 80078ba:	af02      	add	r7, sp, #8
 80078bc:	60f8      	str	r0, [r7, #12]
 80078be:	60b9      	str	r1, [r7, #8]
 80078c0:	603b      	str	r3, [r7, #0]
 80078c2:	4613      	mov	r3, r2
 80078c4:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80078c6:	2300      	movs	r3, #0
 80078c8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80078d0:	b2db      	uxtb	r3, r3
 80078d2:	2b20      	cmp	r3, #32
 80078d4:	f040 8083 	bne.w	80079de <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 80078d8:	68bb      	ldr	r3, [r7, #8]
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d002      	beq.n	80078e4 <HAL_UART_Transmit+0x2e>
 80078de:	88fb      	ldrh	r3, [r7, #6]
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d101      	bne.n	80078e8 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 80078e4:	2301      	movs	r3, #1
 80078e6:	e07b      	b.n	80079e0 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80078ee:	2b01      	cmp	r3, #1
 80078f0:	d101      	bne.n	80078f6 <HAL_UART_Transmit+0x40>
 80078f2:	2302      	movs	r3, #2
 80078f4:	e074      	b.n	80079e0 <HAL_UART_Transmit+0x12a>
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	2201      	movs	r2, #1
 80078fa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	2200      	movs	r2, #0
 8007902:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	2221      	movs	r2, #33	; 0x21
 8007908:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800790c:	f7fc fa16 	bl	8003d3c <HAL_GetTick>
 8007910:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	88fa      	ldrh	r2, [r7, #6]
 8007916:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	88fa      	ldrh	r2, [r7, #6]
 800791c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	2200      	movs	r2, #0
 8007922:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8007926:	e042      	b.n	80079ae <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800792c:	b29b      	uxth	r3, r3
 800792e:	3b01      	subs	r3, #1
 8007930:	b29a      	uxth	r2, r3
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	689b      	ldr	r3, [r3, #8]
 800793a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800793e:	d122      	bne.n	8007986 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007940:	683b      	ldr	r3, [r7, #0]
 8007942:	9300      	str	r3, [sp, #0]
 8007944:	697b      	ldr	r3, [r7, #20]
 8007946:	2200      	movs	r2, #0
 8007948:	2180      	movs	r1, #128	; 0x80
 800794a:	68f8      	ldr	r0, [r7, #12]
 800794c:	f000 f84c 	bl	80079e8 <UART_WaitOnFlagUntilTimeout>
 8007950:	4603      	mov	r3, r0
 8007952:	2b00      	cmp	r3, #0
 8007954:	d001      	beq.n	800795a <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8007956:	2303      	movs	r3, #3
 8007958:	e042      	b.n	80079e0 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800795a:	68bb      	ldr	r3, [r7, #8]
 800795c:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800795e:	693b      	ldr	r3, [r7, #16]
 8007960:	881b      	ldrh	r3, [r3, #0]
 8007962:	461a      	mov	r2, r3
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800796c:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	691b      	ldr	r3, [r3, #16]
 8007972:	2b00      	cmp	r3, #0
 8007974:	d103      	bne.n	800797e <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8007976:	68bb      	ldr	r3, [r7, #8]
 8007978:	3302      	adds	r3, #2
 800797a:	60bb      	str	r3, [r7, #8]
 800797c:	e017      	b.n	80079ae <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 800797e:	68bb      	ldr	r3, [r7, #8]
 8007980:	3301      	adds	r3, #1
 8007982:	60bb      	str	r3, [r7, #8]
 8007984:	e013      	b.n	80079ae <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007986:	683b      	ldr	r3, [r7, #0]
 8007988:	9300      	str	r3, [sp, #0]
 800798a:	697b      	ldr	r3, [r7, #20]
 800798c:	2200      	movs	r2, #0
 800798e:	2180      	movs	r1, #128	; 0x80
 8007990:	68f8      	ldr	r0, [r7, #12]
 8007992:	f000 f829 	bl	80079e8 <UART_WaitOnFlagUntilTimeout>
 8007996:	4603      	mov	r3, r0
 8007998:	2b00      	cmp	r3, #0
 800799a:	d001      	beq.n	80079a0 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 800799c:	2303      	movs	r3, #3
 800799e:	e01f      	b.n	80079e0 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80079a0:	68bb      	ldr	r3, [r7, #8]
 80079a2:	1c5a      	adds	r2, r3, #1
 80079a4:	60ba      	str	r2, [r7, #8]
 80079a6:	781a      	ldrb	r2, [r3, #0]
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80079b2:	b29b      	uxth	r3, r3
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d1b7      	bne.n	8007928 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80079b8:	683b      	ldr	r3, [r7, #0]
 80079ba:	9300      	str	r3, [sp, #0]
 80079bc:	697b      	ldr	r3, [r7, #20]
 80079be:	2200      	movs	r2, #0
 80079c0:	2140      	movs	r1, #64	; 0x40
 80079c2:	68f8      	ldr	r0, [r7, #12]
 80079c4:	f000 f810 	bl	80079e8 <UART_WaitOnFlagUntilTimeout>
 80079c8:	4603      	mov	r3, r0
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d001      	beq.n	80079d2 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 80079ce:	2303      	movs	r3, #3
 80079d0:	e006      	b.n	80079e0 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	2220      	movs	r2, #32
 80079d6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 80079da:	2300      	movs	r3, #0
 80079dc:	e000      	b.n	80079e0 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 80079de:	2302      	movs	r3, #2
  }
}
 80079e0:	4618      	mov	r0, r3
 80079e2:	3718      	adds	r7, #24
 80079e4:	46bd      	mov	sp, r7
 80079e6:	bd80      	pop	{r7, pc}

080079e8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80079e8:	b580      	push	{r7, lr}
 80079ea:	b084      	sub	sp, #16
 80079ec:	af00      	add	r7, sp, #0
 80079ee:	60f8      	str	r0, [r7, #12]
 80079f0:	60b9      	str	r1, [r7, #8]
 80079f2:	603b      	str	r3, [r7, #0]
 80079f4:	4613      	mov	r3, r2
 80079f6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80079f8:	e02c      	b.n	8007a54 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80079fa:	69bb      	ldr	r3, [r7, #24]
 80079fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a00:	d028      	beq.n	8007a54 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8007a02:	69bb      	ldr	r3, [r7, #24]
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d007      	beq.n	8007a18 <UART_WaitOnFlagUntilTimeout+0x30>
 8007a08:	f7fc f998 	bl	8003d3c <HAL_GetTick>
 8007a0c:	4602      	mov	r2, r0
 8007a0e:	683b      	ldr	r3, [r7, #0]
 8007a10:	1ad3      	subs	r3, r2, r3
 8007a12:	69ba      	ldr	r2, [r7, #24]
 8007a14:	429a      	cmp	r2, r3
 8007a16:	d21d      	bcs.n	8007a54 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	68da      	ldr	r2, [r3, #12]
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007a26:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	695a      	ldr	r2, [r3, #20]
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	f022 0201 	bic.w	r2, r2, #1
 8007a36:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	2220      	movs	r2, #32
 8007a3c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	2220      	movs	r2, #32
 8007a44:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	2200      	movs	r2, #0
 8007a4c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8007a50:	2303      	movs	r3, #3
 8007a52:	e00f      	b.n	8007a74 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	681a      	ldr	r2, [r3, #0]
 8007a5a:	68bb      	ldr	r3, [r7, #8]
 8007a5c:	4013      	ands	r3, r2
 8007a5e:	68ba      	ldr	r2, [r7, #8]
 8007a60:	429a      	cmp	r2, r3
 8007a62:	bf0c      	ite	eq
 8007a64:	2301      	moveq	r3, #1
 8007a66:	2300      	movne	r3, #0
 8007a68:	b2db      	uxtb	r3, r3
 8007a6a:	461a      	mov	r2, r3
 8007a6c:	79fb      	ldrb	r3, [r7, #7]
 8007a6e:	429a      	cmp	r2, r3
 8007a70:	d0c3      	beq.n	80079fa <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007a72:	2300      	movs	r3, #0
}
 8007a74:	4618      	mov	r0, r3
 8007a76:	3710      	adds	r7, #16
 8007a78:	46bd      	mov	sp, r7
 8007a7a:	bd80      	pop	{r7, pc}

08007a7c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007a7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a80:	b0bd      	sub	sp, #244	; 0xf4
 8007a82:	af00      	add	r7, sp, #0
 8007a84:	f8c7 00e4 	str.w	r0, [r7, #228]	; 0xe4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007a88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	691b      	ldr	r3, [r3, #16]
 8007a90:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007a94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007a98:	68d9      	ldr	r1, [r3, #12]
 8007a9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007a9e:	681a      	ldr	r2, [r3, #0]
 8007aa0:	ea40 0301 	orr.w	r3, r0, r1
 8007aa4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007aa6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007aaa:	689a      	ldr	r2, [r3, #8]
 8007aac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007ab0:	691b      	ldr	r3, [r3, #16]
 8007ab2:	431a      	orrs	r2, r3
 8007ab4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007ab8:	695b      	ldr	r3, [r3, #20]
 8007aba:	431a      	orrs	r2, r3
 8007abc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007ac0:	69db      	ldr	r3, [r3, #28]
 8007ac2:	4313      	orrs	r3, r2
 8007ac4:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  MODIFY_REG(huart->Instance->CR1,
 8007ac8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	68db      	ldr	r3, [r3, #12]
 8007ad0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007ad4:	f021 010c 	bic.w	r1, r1, #12
 8007ad8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007adc:	681a      	ldr	r2, [r3, #0]
 8007ade:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8007ae2:	430b      	orrs	r3, r1
 8007ae4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007ae6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	695b      	ldr	r3, [r3, #20]
 8007aee:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8007af2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007af6:	6999      	ldr	r1, [r3, #24]
 8007af8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007afc:	681a      	ldr	r2, [r3, #0]
 8007afe:	ea40 0301 	orr.w	r3, r0, r1
 8007b02:	6153      	str	r3, [r2, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007b04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007b08:	69db      	ldr	r3, [r3, #28]
 8007b0a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007b0e:	f040 81a5 	bne.w	8007e5c <UART_SetConfig+0x3e0>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007b12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007b16:	681a      	ldr	r2, [r3, #0]
 8007b18:	4bcd      	ldr	r3, [pc, #820]	; (8007e50 <UART_SetConfig+0x3d4>)
 8007b1a:	429a      	cmp	r2, r3
 8007b1c:	d006      	beq.n	8007b2c <UART_SetConfig+0xb0>
 8007b1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007b22:	681a      	ldr	r2, [r3, #0]
 8007b24:	4bcb      	ldr	r3, [pc, #812]	; (8007e54 <UART_SetConfig+0x3d8>)
 8007b26:	429a      	cmp	r2, r3
 8007b28:	f040 80cb 	bne.w	8007cc2 <UART_SetConfig+0x246>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007b2c:	f7fe f9c4 	bl	8005eb8 <HAL_RCC_GetPCLK2Freq>
 8007b30:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007b34:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8007b38:	461c      	mov	r4, r3
 8007b3a:	f04f 0500 	mov.w	r5, #0
 8007b3e:	4622      	mov	r2, r4
 8007b40:	462b      	mov	r3, r5
 8007b42:	1891      	adds	r1, r2, r2
 8007b44:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
 8007b48:	415b      	adcs	r3, r3
 8007b4a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8007b4e:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8007b52:	1912      	adds	r2, r2, r4
 8007b54:	eb45 0303 	adc.w	r3, r5, r3
 8007b58:	f04f 0000 	mov.w	r0, #0
 8007b5c:	f04f 0100 	mov.w	r1, #0
 8007b60:	00d9      	lsls	r1, r3, #3
 8007b62:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007b66:	00d0      	lsls	r0, r2, #3
 8007b68:	4602      	mov	r2, r0
 8007b6a:	460b      	mov	r3, r1
 8007b6c:	1911      	adds	r1, r2, r4
 8007b6e:	f8c7 10d8 	str.w	r1, [r7, #216]	; 0xd8
 8007b72:	416b      	adcs	r3, r5
 8007b74:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8007b78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007b7c:	685b      	ldr	r3, [r3, #4]
 8007b7e:	461a      	mov	r2, r3
 8007b80:	f04f 0300 	mov.w	r3, #0
 8007b84:	1891      	adds	r1, r2, r2
 8007b86:	f8c7 1080 	str.w	r1, [r7, #128]	; 0x80
 8007b8a:	415b      	adcs	r3, r3
 8007b8c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007b90:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8007b94:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 8007b98:	f7f9 f876 	bl	8000c88 <__aeabi_uldivmod>
 8007b9c:	4602      	mov	r2, r0
 8007b9e:	460b      	mov	r3, r1
 8007ba0:	4bad      	ldr	r3, [pc, #692]	; (8007e58 <UART_SetConfig+0x3dc>)
 8007ba2:	fba3 2302 	umull	r2, r3, r3, r2
 8007ba6:	095b      	lsrs	r3, r3, #5
 8007ba8:	011e      	lsls	r6, r3, #4
 8007baa:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8007bae:	461c      	mov	r4, r3
 8007bb0:	f04f 0500 	mov.w	r5, #0
 8007bb4:	4622      	mov	r2, r4
 8007bb6:	462b      	mov	r3, r5
 8007bb8:	1891      	adds	r1, r2, r2
 8007bba:	67b9      	str	r1, [r7, #120]	; 0x78
 8007bbc:	415b      	adcs	r3, r3
 8007bbe:	67fb      	str	r3, [r7, #124]	; 0x7c
 8007bc0:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8007bc4:	1912      	adds	r2, r2, r4
 8007bc6:	eb45 0303 	adc.w	r3, r5, r3
 8007bca:	f04f 0000 	mov.w	r0, #0
 8007bce:	f04f 0100 	mov.w	r1, #0
 8007bd2:	00d9      	lsls	r1, r3, #3
 8007bd4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007bd8:	00d0      	lsls	r0, r2, #3
 8007bda:	4602      	mov	r2, r0
 8007bdc:	460b      	mov	r3, r1
 8007bde:	1911      	adds	r1, r2, r4
 8007be0:	f8c7 10d0 	str.w	r1, [r7, #208]	; 0xd0
 8007be4:	416b      	adcs	r3, r5
 8007be6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8007bea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007bee:	685b      	ldr	r3, [r3, #4]
 8007bf0:	461a      	mov	r2, r3
 8007bf2:	f04f 0300 	mov.w	r3, #0
 8007bf6:	1891      	adds	r1, r2, r2
 8007bf8:	6739      	str	r1, [r7, #112]	; 0x70
 8007bfa:	415b      	adcs	r3, r3
 8007bfc:	677b      	str	r3, [r7, #116]	; 0x74
 8007bfe:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8007c02:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 8007c06:	f7f9 f83f 	bl	8000c88 <__aeabi_uldivmod>
 8007c0a:	4602      	mov	r2, r0
 8007c0c:	460b      	mov	r3, r1
 8007c0e:	4b92      	ldr	r3, [pc, #584]	; (8007e58 <UART_SetConfig+0x3dc>)
 8007c10:	fba3 1302 	umull	r1, r3, r3, r2
 8007c14:	095b      	lsrs	r3, r3, #5
 8007c16:	2164      	movs	r1, #100	; 0x64
 8007c18:	fb01 f303 	mul.w	r3, r1, r3
 8007c1c:	1ad3      	subs	r3, r2, r3
 8007c1e:	00db      	lsls	r3, r3, #3
 8007c20:	3332      	adds	r3, #50	; 0x32
 8007c22:	4a8d      	ldr	r2, [pc, #564]	; (8007e58 <UART_SetConfig+0x3dc>)
 8007c24:	fba2 2303 	umull	r2, r3, r2, r3
 8007c28:	095b      	lsrs	r3, r3, #5
 8007c2a:	005b      	lsls	r3, r3, #1
 8007c2c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007c30:	441e      	add	r6, r3
 8007c32:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8007c36:	4618      	mov	r0, r3
 8007c38:	f04f 0100 	mov.w	r1, #0
 8007c3c:	4602      	mov	r2, r0
 8007c3e:	460b      	mov	r3, r1
 8007c40:	1894      	adds	r4, r2, r2
 8007c42:	66bc      	str	r4, [r7, #104]	; 0x68
 8007c44:	415b      	adcs	r3, r3
 8007c46:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007c48:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8007c4c:	1812      	adds	r2, r2, r0
 8007c4e:	eb41 0303 	adc.w	r3, r1, r3
 8007c52:	f04f 0400 	mov.w	r4, #0
 8007c56:	f04f 0500 	mov.w	r5, #0
 8007c5a:	00dd      	lsls	r5, r3, #3
 8007c5c:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8007c60:	00d4      	lsls	r4, r2, #3
 8007c62:	4622      	mov	r2, r4
 8007c64:	462b      	mov	r3, r5
 8007c66:	1814      	adds	r4, r2, r0
 8007c68:	f8c7 40c8 	str.w	r4, [r7, #200]	; 0xc8
 8007c6c:	414b      	adcs	r3, r1
 8007c6e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8007c72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007c76:	685b      	ldr	r3, [r3, #4]
 8007c78:	461a      	mov	r2, r3
 8007c7a:	f04f 0300 	mov.w	r3, #0
 8007c7e:	1891      	adds	r1, r2, r2
 8007c80:	6639      	str	r1, [r7, #96]	; 0x60
 8007c82:	415b      	adcs	r3, r3
 8007c84:	667b      	str	r3, [r7, #100]	; 0x64
 8007c86:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8007c8a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8007c8e:	f7f8 fffb 	bl	8000c88 <__aeabi_uldivmod>
 8007c92:	4602      	mov	r2, r0
 8007c94:	460b      	mov	r3, r1
 8007c96:	4b70      	ldr	r3, [pc, #448]	; (8007e58 <UART_SetConfig+0x3dc>)
 8007c98:	fba3 1302 	umull	r1, r3, r3, r2
 8007c9c:	095b      	lsrs	r3, r3, #5
 8007c9e:	2164      	movs	r1, #100	; 0x64
 8007ca0:	fb01 f303 	mul.w	r3, r1, r3
 8007ca4:	1ad3      	subs	r3, r2, r3
 8007ca6:	00db      	lsls	r3, r3, #3
 8007ca8:	3332      	adds	r3, #50	; 0x32
 8007caa:	4a6b      	ldr	r2, [pc, #428]	; (8007e58 <UART_SetConfig+0x3dc>)
 8007cac:	fba2 2303 	umull	r2, r3, r2, r3
 8007cb0:	095b      	lsrs	r3, r3, #5
 8007cb2:	f003 0207 	and.w	r2, r3, #7
 8007cb6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	4432      	add	r2, r6
 8007cbe:	609a      	str	r2, [r3, #8]
 8007cc0:	e26d      	b.n	800819e <UART_SetConfig+0x722>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007cc2:	f7fe f8e5 	bl	8005e90 <HAL_RCC_GetPCLK1Freq>
 8007cc6:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007cca:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8007cce:	461c      	mov	r4, r3
 8007cd0:	f04f 0500 	mov.w	r5, #0
 8007cd4:	4622      	mov	r2, r4
 8007cd6:	462b      	mov	r3, r5
 8007cd8:	1891      	adds	r1, r2, r2
 8007cda:	65b9      	str	r1, [r7, #88]	; 0x58
 8007cdc:	415b      	adcs	r3, r3
 8007cde:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007ce0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8007ce4:	1912      	adds	r2, r2, r4
 8007ce6:	eb45 0303 	adc.w	r3, r5, r3
 8007cea:	f04f 0000 	mov.w	r0, #0
 8007cee:	f04f 0100 	mov.w	r1, #0
 8007cf2:	00d9      	lsls	r1, r3, #3
 8007cf4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007cf8:	00d0      	lsls	r0, r2, #3
 8007cfa:	4602      	mov	r2, r0
 8007cfc:	460b      	mov	r3, r1
 8007cfe:	1911      	adds	r1, r2, r4
 8007d00:	f8c7 10c0 	str.w	r1, [r7, #192]	; 0xc0
 8007d04:	416b      	adcs	r3, r5
 8007d06:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007d0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007d0e:	685b      	ldr	r3, [r3, #4]
 8007d10:	461a      	mov	r2, r3
 8007d12:	f04f 0300 	mov.w	r3, #0
 8007d16:	1891      	adds	r1, r2, r2
 8007d18:	6539      	str	r1, [r7, #80]	; 0x50
 8007d1a:	415b      	adcs	r3, r3
 8007d1c:	657b      	str	r3, [r7, #84]	; 0x54
 8007d1e:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007d22:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 8007d26:	f7f8 ffaf 	bl	8000c88 <__aeabi_uldivmod>
 8007d2a:	4602      	mov	r2, r0
 8007d2c:	460b      	mov	r3, r1
 8007d2e:	4b4a      	ldr	r3, [pc, #296]	; (8007e58 <UART_SetConfig+0x3dc>)
 8007d30:	fba3 2302 	umull	r2, r3, r3, r2
 8007d34:	095b      	lsrs	r3, r3, #5
 8007d36:	011e      	lsls	r6, r3, #4
 8007d38:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8007d3c:	461c      	mov	r4, r3
 8007d3e:	f04f 0500 	mov.w	r5, #0
 8007d42:	4622      	mov	r2, r4
 8007d44:	462b      	mov	r3, r5
 8007d46:	1891      	adds	r1, r2, r2
 8007d48:	64b9      	str	r1, [r7, #72]	; 0x48
 8007d4a:	415b      	adcs	r3, r3
 8007d4c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007d4e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8007d52:	1912      	adds	r2, r2, r4
 8007d54:	eb45 0303 	adc.w	r3, r5, r3
 8007d58:	f04f 0000 	mov.w	r0, #0
 8007d5c:	f04f 0100 	mov.w	r1, #0
 8007d60:	00d9      	lsls	r1, r3, #3
 8007d62:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007d66:	00d0      	lsls	r0, r2, #3
 8007d68:	4602      	mov	r2, r0
 8007d6a:	460b      	mov	r3, r1
 8007d6c:	1911      	adds	r1, r2, r4
 8007d6e:	f8c7 10b8 	str.w	r1, [r7, #184]	; 0xb8
 8007d72:	416b      	adcs	r3, r5
 8007d74:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8007d78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007d7c:	685b      	ldr	r3, [r3, #4]
 8007d7e:	461a      	mov	r2, r3
 8007d80:	f04f 0300 	mov.w	r3, #0
 8007d84:	1891      	adds	r1, r2, r2
 8007d86:	6439      	str	r1, [r7, #64]	; 0x40
 8007d88:	415b      	adcs	r3, r3
 8007d8a:	647b      	str	r3, [r7, #68]	; 0x44
 8007d8c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007d90:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 8007d94:	f7f8 ff78 	bl	8000c88 <__aeabi_uldivmod>
 8007d98:	4602      	mov	r2, r0
 8007d9a:	460b      	mov	r3, r1
 8007d9c:	4b2e      	ldr	r3, [pc, #184]	; (8007e58 <UART_SetConfig+0x3dc>)
 8007d9e:	fba3 1302 	umull	r1, r3, r3, r2
 8007da2:	095b      	lsrs	r3, r3, #5
 8007da4:	2164      	movs	r1, #100	; 0x64
 8007da6:	fb01 f303 	mul.w	r3, r1, r3
 8007daa:	1ad3      	subs	r3, r2, r3
 8007dac:	00db      	lsls	r3, r3, #3
 8007dae:	3332      	adds	r3, #50	; 0x32
 8007db0:	4a29      	ldr	r2, [pc, #164]	; (8007e58 <UART_SetConfig+0x3dc>)
 8007db2:	fba2 2303 	umull	r2, r3, r2, r3
 8007db6:	095b      	lsrs	r3, r3, #5
 8007db8:	005b      	lsls	r3, r3, #1
 8007dba:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007dbe:	441e      	add	r6, r3
 8007dc0:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8007dc4:	4618      	mov	r0, r3
 8007dc6:	f04f 0100 	mov.w	r1, #0
 8007dca:	4602      	mov	r2, r0
 8007dcc:	460b      	mov	r3, r1
 8007dce:	1894      	adds	r4, r2, r2
 8007dd0:	63bc      	str	r4, [r7, #56]	; 0x38
 8007dd2:	415b      	adcs	r3, r3
 8007dd4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007dd6:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007dda:	1812      	adds	r2, r2, r0
 8007ddc:	eb41 0303 	adc.w	r3, r1, r3
 8007de0:	f04f 0400 	mov.w	r4, #0
 8007de4:	f04f 0500 	mov.w	r5, #0
 8007de8:	00dd      	lsls	r5, r3, #3
 8007dea:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8007dee:	00d4      	lsls	r4, r2, #3
 8007df0:	4622      	mov	r2, r4
 8007df2:	462b      	mov	r3, r5
 8007df4:	1814      	adds	r4, r2, r0
 8007df6:	f8c7 40b0 	str.w	r4, [r7, #176]	; 0xb0
 8007dfa:	414b      	adcs	r3, r1
 8007dfc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007e00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007e04:	685b      	ldr	r3, [r3, #4]
 8007e06:	461a      	mov	r2, r3
 8007e08:	f04f 0300 	mov.w	r3, #0
 8007e0c:	1891      	adds	r1, r2, r2
 8007e0e:	6339      	str	r1, [r7, #48]	; 0x30
 8007e10:	415b      	adcs	r3, r3
 8007e12:	637b      	str	r3, [r7, #52]	; 0x34
 8007e14:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8007e18:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8007e1c:	f7f8 ff34 	bl	8000c88 <__aeabi_uldivmod>
 8007e20:	4602      	mov	r2, r0
 8007e22:	460b      	mov	r3, r1
 8007e24:	4b0c      	ldr	r3, [pc, #48]	; (8007e58 <UART_SetConfig+0x3dc>)
 8007e26:	fba3 1302 	umull	r1, r3, r3, r2
 8007e2a:	095b      	lsrs	r3, r3, #5
 8007e2c:	2164      	movs	r1, #100	; 0x64
 8007e2e:	fb01 f303 	mul.w	r3, r1, r3
 8007e32:	1ad3      	subs	r3, r2, r3
 8007e34:	00db      	lsls	r3, r3, #3
 8007e36:	3332      	adds	r3, #50	; 0x32
 8007e38:	4a07      	ldr	r2, [pc, #28]	; (8007e58 <UART_SetConfig+0x3dc>)
 8007e3a:	fba2 2303 	umull	r2, r3, r2, r3
 8007e3e:	095b      	lsrs	r3, r3, #5
 8007e40:	f003 0207 	and.w	r2, r3, #7
 8007e44:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	4432      	add	r2, r6
 8007e4c:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8007e4e:	e1a6      	b.n	800819e <UART_SetConfig+0x722>
 8007e50:	40011000 	.word	0x40011000
 8007e54:	40011400 	.word	0x40011400
 8007e58:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007e5c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007e60:	681a      	ldr	r2, [r3, #0]
 8007e62:	4bd1      	ldr	r3, [pc, #836]	; (80081a8 <UART_SetConfig+0x72c>)
 8007e64:	429a      	cmp	r2, r3
 8007e66:	d006      	beq.n	8007e76 <UART_SetConfig+0x3fa>
 8007e68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007e6c:	681a      	ldr	r2, [r3, #0]
 8007e6e:	4bcf      	ldr	r3, [pc, #828]	; (80081ac <UART_SetConfig+0x730>)
 8007e70:	429a      	cmp	r2, r3
 8007e72:	f040 80ca 	bne.w	800800a <UART_SetConfig+0x58e>
      pclk = HAL_RCC_GetPCLK2Freq();
 8007e76:	f7fe f81f 	bl	8005eb8 <HAL_RCC_GetPCLK2Freq>
 8007e7a:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007e7e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8007e82:	461c      	mov	r4, r3
 8007e84:	f04f 0500 	mov.w	r5, #0
 8007e88:	4622      	mov	r2, r4
 8007e8a:	462b      	mov	r3, r5
 8007e8c:	1891      	adds	r1, r2, r2
 8007e8e:	62b9      	str	r1, [r7, #40]	; 0x28
 8007e90:	415b      	adcs	r3, r3
 8007e92:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007e94:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007e98:	1912      	adds	r2, r2, r4
 8007e9a:	eb45 0303 	adc.w	r3, r5, r3
 8007e9e:	f04f 0000 	mov.w	r0, #0
 8007ea2:	f04f 0100 	mov.w	r1, #0
 8007ea6:	00d9      	lsls	r1, r3, #3
 8007ea8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007eac:	00d0      	lsls	r0, r2, #3
 8007eae:	4602      	mov	r2, r0
 8007eb0:	460b      	mov	r3, r1
 8007eb2:	eb12 0a04 	adds.w	sl, r2, r4
 8007eb6:	eb43 0b05 	adc.w	fp, r3, r5
 8007eba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007ebe:	685b      	ldr	r3, [r3, #4]
 8007ec0:	4618      	mov	r0, r3
 8007ec2:	f04f 0100 	mov.w	r1, #0
 8007ec6:	f04f 0200 	mov.w	r2, #0
 8007eca:	f04f 0300 	mov.w	r3, #0
 8007ece:	008b      	lsls	r3, r1, #2
 8007ed0:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8007ed4:	0082      	lsls	r2, r0, #2
 8007ed6:	4650      	mov	r0, sl
 8007ed8:	4659      	mov	r1, fp
 8007eda:	f7f8 fed5 	bl	8000c88 <__aeabi_uldivmod>
 8007ede:	4602      	mov	r2, r0
 8007ee0:	460b      	mov	r3, r1
 8007ee2:	4bb3      	ldr	r3, [pc, #716]	; (80081b0 <UART_SetConfig+0x734>)
 8007ee4:	fba3 2302 	umull	r2, r3, r3, r2
 8007ee8:	095b      	lsrs	r3, r3, #5
 8007eea:	011e      	lsls	r6, r3, #4
 8007eec:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8007ef0:	4618      	mov	r0, r3
 8007ef2:	f04f 0100 	mov.w	r1, #0
 8007ef6:	4602      	mov	r2, r0
 8007ef8:	460b      	mov	r3, r1
 8007efa:	1894      	adds	r4, r2, r2
 8007efc:	623c      	str	r4, [r7, #32]
 8007efe:	415b      	adcs	r3, r3
 8007f00:	627b      	str	r3, [r7, #36]	; 0x24
 8007f02:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007f06:	1812      	adds	r2, r2, r0
 8007f08:	eb41 0303 	adc.w	r3, r1, r3
 8007f0c:	f04f 0400 	mov.w	r4, #0
 8007f10:	f04f 0500 	mov.w	r5, #0
 8007f14:	00dd      	lsls	r5, r3, #3
 8007f16:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8007f1a:	00d4      	lsls	r4, r2, #3
 8007f1c:	4622      	mov	r2, r4
 8007f1e:	462b      	mov	r3, r5
 8007f20:	1814      	adds	r4, r2, r0
 8007f22:	f8c7 40a8 	str.w	r4, [r7, #168]	; 0xa8
 8007f26:	414b      	adcs	r3, r1
 8007f28:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007f2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007f30:	685b      	ldr	r3, [r3, #4]
 8007f32:	4618      	mov	r0, r3
 8007f34:	f04f 0100 	mov.w	r1, #0
 8007f38:	f04f 0200 	mov.w	r2, #0
 8007f3c:	f04f 0300 	mov.w	r3, #0
 8007f40:	008b      	lsls	r3, r1, #2
 8007f42:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8007f46:	0082      	lsls	r2, r0, #2
 8007f48:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 8007f4c:	f7f8 fe9c 	bl	8000c88 <__aeabi_uldivmod>
 8007f50:	4602      	mov	r2, r0
 8007f52:	460b      	mov	r3, r1
 8007f54:	4b96      	ldr	r3, [pc, #600]	; (80081b0 <UART_SetConfig+0x734>)
 8007f56:	fba3 1302 	umull	r1, r3, r3, r2
 8007f5a:	095b      	lsrs	r3, r3, #5
 8007f5c:	2164      	movs	r1, #100	; 0x64
 8007f5e:	fb01 f303 	mul.w	r3, r1, r3
 8007f62:	1ad3      	subs	r3, r2, r3
 8007f64:	011b      	lsls	r3, r3, #4
 8007f66:	3332      	adds	r3, #50	; 0x32
 8007f68:	4a91      	ldr	r2, [pc, #580]	; (80081b0 <UART_SetConfig+0x734>)
 8007f6a:	fba2 2303 	umull	r2, r3, r2, r3
 8007f6e:	095b      	lsrs	r3, r3, #5
 8007f70:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007f74:	441e      	add	r6, r3
 8007f76:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8007f7a:	4618      	mov	r0, r3
 8007f7c:	f04f 0100 	mov.w	r1, #0
 8007f80:	4602      	mov	r2, r0
 8007f82:	460b      	mov	r3, r1
 8007f84:	1894      	adds	r4, r2, r2
 8007f86:	61bc      	str	r4, [r7, #24]
 8007f88:	415b      	adcs	r3, r3
 8007f8a:	61fb      	str	r3, [r7, #28]
 8007f8c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007f90:	1812      	adds	r2, r2, r0
 8007f92:	eb41 0303 	adc.w	r3, r1, r3
 8007f96:	f04f 0400 	mov.w	r4, #0
 8007f9a:	f04f 0500 	mov.w	r5, #0
 8007f9e:	00dd      	lsls	r5, r3, #3
 8007fa0:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8007fa4:	00d4      	lsls	r4, r2, #3
 8007fa6:	4622      	mov	r2, r4
 8007fa8:	462b      	mov	r3, r5
 8007faa:	1814      	adds	r4, r2, r0
 8007fac:	f8c7 40a0 	str.w	r4, [r7, #160]	; 0xa0
 8007fb0:	414b      	adcs	r3, r1
 8007fb2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8007fb6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007fba:	685b      	ldr	r3, [r3, #4]
 8007fbc:	4618      	mov	r0, r3
 8007fbe:	f04f 0100 	mov.w	r1, #0
 8007fc2:	f04f 0200 	mov.w	r2, #0
 8007fc6:	f04f 0300 	mov.w	r3, #0
 8007fca:	008b      	lsls	r3, r1, #2
 8007fcc:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8007fd0:	0082      	lsls	r2, r0, #2
 8007fd2:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8007fd6:	f7f8 fe57 	bl	8000c88 <__aeabi_uldivmod>
 8007fda:	4602      	mov	r2, r0
 8007fdc:	460b      	mov	r3, r1
 8007fde:	4b74      	ldr	r3, [pc, #464]	; (80081b0 <UART_SetConfig+0x734>)
 8007fe0:	fba3 1302 	umull	r1, r3, r3, r2
 8007fe4:	095b      	lsrs	r3, r3, #5
 8007fe6:	2164      	movs	r1, #100	; 0x64
 8007fe8:	fb01 f303 	mul.w	r3, r1, r3
 8007fec:	1ad3      	subs	r3, r2, r3
 8007fee:	011b      	lsls	r3, r3, #4
 8007ff0:	3332      	adds	r3, #50	; 0x32
 8007ff2:	4a6f      	ldr	r2, [pc, #444]	; (80081b0 <UART_SetConfig+0x734>)
 8007ff4:	fba2 2303 	umull	r2, r3, r2, r3
 8007ff8:	095b      	lsrs	r3, r3, #5
 8007ffa:	f003 020f 	and.w	r2, r3, #15
 8007ffe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	4432      	add	r2, r6
 8008006:	609a      	str	r2, [r3, #8]
 8008008:	e0c9      	b.n	800819e <UART_SetConfig+0x722>
      pclk = HAL_RCC_GetPCLK1Freq();
 800800a:	f7fd ff41 	bl	8005e90 <HAL_RCC_GetPCLK1Freq>
 800800e:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008012:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8008016:	461c      	mov	r4, r3
 8008018:	f04f 0500 	mov.w	r5, #0
 800801c:	4622      	mov	r2, r4
 800801e:	462b      	mov	r3, r5
 8008020:	1891      	adds	r1, r2, r2
 8008022:	6139      	str	r1, [r7, #16]
 8008024:	415b      	adcs	r3, r3
 8008026:	617b      	str	r3, [r7, #20]
 8008028:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800802c:	1912      	adds	r2, r2, r4
 800802e:	eb45 0303 	adc.w	r3, r5, r3
 8008032:	f04f 0000 	mov.w	r0, #0
 8008036:	f04f 0100 	mov.w	r1, #0
 800803a:	00d9      	lsls	r1, r3, #3
 800803c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008040:	00d0      	lsls	r0, r2, #3
 8008042:	4602      	mov	r2, r0
 8008044:	460b      	mov	r3, r1
 8008046:	eb12 0804 	adds.w	r8, r2, r4
 800804a:	eb43 0905 	adc.w	r9, r3, r5
 800804e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008052:	685b      	ldr	r3, [r3, #4]
 8008054:	4618      	mov	r0, r3
 8008056:	f04f 0100 	mov.w	r1, #0
 800805a:	f04f 0200 	mov.w	r2, #0
 800805e:	f04f 0300 	mov.w	r3, #0
 8008062:	008b      	lsls	r3, r1, #2
 8008064:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008068:	0082      	lsls	r2, r0, #2
 800806a:	4640      	mov	r0, r8
 800806c:	4649      	mov	r1, r9
 800806e:	f7f8 fe0b 	bl	8000c88 <__aeabi_uldivmod>
 8008072:	4602      	mov	r2, r0
 8008074:	460b      	mov	r3, r1
 8008076:	4b4e      	ldr	r3, [pc, #312]	; (80081b0 <UART_SetConfig+0x734>)
 8008078:	fba3 2302 	umull	r2, r3, r3, r2
 800807c:	095b      	lsrs	r3, r3, #5
 800807e:	011e      	lsls	r6, r3, #4
 8008080:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8008084:	4618      	mov	r0, r3
 8008086:	f04f 0100 	mov.w	r1, #0
 800808a:	4602      	mov	r2, r0
 800808c:	460b      	mov	r3, r1
 800808e:	1894      	adds	r4, r2, r2
 8008090:	60bc      	str	r4, [r7, #8]
 8008092:	415b      	adcs	r3, r3
 8008094:	60fb      	str	r3, [r7, #12]
 8008096:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800809a:	1812      	adds	r2, r2, r0
 800809c:	eb41 0303 	adc.w	r3, r1, r3
 80080a0:	f04f 0400 	mov.w	r4, #0
 80080a4:	f04f 0500 	mov.w	r5, #0
 80080a8:	00dd      	lsls	r5, r3, #3
 80080aa:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80080ae:	00d4      	lsls	r4, r2, #3
 80080b0:	4622      	mov	r2, r4
 80080b2:	462b      	mov	r3, r5
 80080b4:	1814      	adds	r4, r2, r0
 80080b6:	f8c7 4098 	str.w	r4, [r7, #152]	; 0x98
 80080ba:	414b      	adcs	r3, r1
 80080bc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80080c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80080c4:	685b      	ldr	r3, [r3, #4]
 80080c6:	4618      	mov	r0, r3
 80080c8:	f04f 0100 	mov.w	r1, #0
 80080cc:	f04f 0200 	mov.w	r2, #0
 80080d0:	f04f 0300 	mov.w	r3, #0
 80080d4:	008b      	lsls	r3, r1, #2
 80080d6:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80080da:	0082      	lsls	r2, r0, #2
 80080dc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80080e0:	f7f8 fdd2 	bl	8000c88 <__aeabi_uldivmod>
 80080e4:	4602      	mov	r2, r0
 80080e6:	460b      	mov	r3, r1
 80080e8:	4b31      	ldr	r3, [pc, #196]	; (80081b0 <UART_SetConfig+0x734>)
 80080ea:	fba3 1302 	umull	r1, r3, r3, r2
 80080ee:	095b      	lsrs	r3, r3, #5
 80080f0:	2164      	movs	r1, #100	; 0x64
 80080f2:	fb01 f303 	mul.w	r3, r1, r3
 80080f6:	1ad3      	subs	r3, r2, r3
 80080f8:	011b      	lsls	r3, r3, #4
 80080fa:	3332      	adds	r3, #50	; 0x32
 80080fc:	4a2c      	ldr	r2, [pc, #176]	; (80081b0 <UART_SetConfig+0x734>)
 80080fe:	fba2 2303 	umull	r2, r3, r2, r3
 8008102:	095b      	lsrs	r3, r3, #5
 8008104:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008108:	441e      	add	r6, r3
 800810a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800810e:	4618      	mov	r0, r3
 8008110:	f04f 0100 	mov.w	r1, #0
 8008114:	4602      	mov	r2, r0
 8008116:	460b      	mov	r3, r1
 8008118:	1894      	adds	r4, r2, r2
 800811a:	603c      	str	r4, [r7, #0]
 800811c:	415b      	adcs	r3, r3
 800811e:	607b      	str	r3, [r7, #4]
 8008120:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008124:	1812      	adds	r2, r2, r0
 8008126:	eb41 0303 	adc.w	r3, r1, r3
 800812a:	f04f 0400 	mov.w	r4, #0
 800812e:	f04f 0500 	mov.w	r5, #0
 8008132:	00dd      	lsls	r5, r3, #3
 8008134:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008138:	00d4      	lsls	r4, r2, #3
 800813a:	4622      	mov	r2, r4
 800813c:	462b      	mov	r3, r5
 800813e:	1814      	adds	r4, r2, r0
 8008140:	f8c7 4090 	str.w	r4, [r7, #144]	; 0x90
 8008144:	414b      	adcs	r3, r1
 8008146:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800814a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800814e:	685b      	ldr	r3, [r3, #4]
 8008150:	4618      	mov	r0, r3
 8008152:	f04f 0100 	mov.w	r1, #0
 8008156:	f04f 0200 	mov.w	r2, #0
 800815a:	f04f 0300 	mov.w	r3, #0
 800815e:	008b      	lsls	r3, r1, #2
 8008160:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008164:	0082      	lsls	r2, r0, #2
 8008166:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 800816a:	f7f8 fd8d 	bl	8000c88 <__aeabi_uldivmod>
 800816e:	4602      	mov	r2, r0
 8008170:	460b      	mov	r3, r1
 8008172:	4b0f      	ldr	r3, [pc, #60]	; (80081b0 <UART_SetConfig+0x734>)
 8008174:	fba3 1302 	umull	r1, r3, r3, r2
 8008178:	095b      	lsrs	r3, r3, #5
 800817a:	2164      	movs	r1, #100	; 0x64
 800817c:	fb01 f303 	mul.w	r3, r1, r3
 8008180:	1ad3      	subs	r3, r2, r3
 8008182:	011b      	lsls	r3, r3, #4
 8008184:	3332      	adds	r3, #50	; 0x32
 8008186:	4a0a      	ldr	r2, [pc, #40]	; (80081b0 <UART_SetConfig+0x734>)
 8008188:	fba2 2303 	umull	r2, r3, r2, r3
 800818c:	095b      	lsrs	r3, r3, #5
 800818e:	f003 020f 	and.w	r2, r3, #15
 8008192:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	4432      	add	r2, r6
 800819a:	609a      	str	r2, [r3, #8]
}
 800819c:	e7ff      	b.n	800819e <UART_SetConfig+0x722>
 800819e:	bf00      	nop
 80081a0:	37f4      	adds	r7, #244	; 0xf4
 80081a2:	46bd      	mov	sp, r7
 80081a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081a8:	40011000 	.word	0x40011000
 80081ac:	40011400 	.word	0x40011400
 80081b0:	51eb851f 	.word	0x51eb851f

080081b4 <__errno>:
 80081b4:	4b01      	ldr	r3, [pc, #4]	; (80081bc <__errno+0x8>)
 80081b6:	6818      	ldr	r0, [r3, #0]
 80081b8:	4770      	bx	lr
 80081ba:	bf00      	nop
 80081bc:	2000000c 	.word	0x2000000c

080081c0 <__libc_init_array>:
 80081c0:	b570      	push	{r4, r5, r6, lr}
 80081c2:	4d0d      	ldr	r5, [pc, #52]	; (80081f8 <__libc_init_array+0x38>)
 80081c4:	4c0d      	ldr	r4, [pc, #52]	; (80081fc <__libc_init_array+0x3c>)
 80081c6:	1b64      	subs	r4, r4, r5
 80081c8:	10a4      	asrs	r4, r4, #2
 80081ca:	2600      	movs	r6, #0
 80081cc:	42a6      	cmp	r6, r4
 80081ce:	d109      	bne.n	80081e4 <__libc_init_array+0x24>
 80081d0:	4d0b      	ldr	r5, [pc, #44]	; (8008200 <__libc_init_array+0x40>)
 80081d2:	4c0c      	ldr	r4, [pc, #48]	; (8008204 <__libc_init_array+0x44>)
 80081d4:	f004 fcd2 	bl	800cb7c <_init>
 80081d8:	1b64      	subs	r4, r4, r5
 80081da:	10a4      	asrs	r4, r4, #2
 80081dc:	2600      	movs	r6, #0
 80081de:	42a6      	cmp	r6, r4
 80081e0:	d105      	bne.n	80081ee <__libc_init_array+0x2e>
 80081e2:	bd70      	pop	{r4, r5, r6, pc}
 80081e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80081e8:	4798      	blx	r3
 80081ea:	3601      	adds	r6, #1
 80081ec:	e7ee      	b.n	80081cc <__libc_init_array+0xc>
 80081ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80081f2:	4798      	blx	r3
 80081f4:	3601      	adds	r6, #1
 80081f6:	e7f2      	b.n	80081de <__libc_init_array+0x1e>
 80081f8:	0800d0f4 	.word	0x0800d0f4
 80081fc:	0800d0f4 	.word	0x0800d0f4
 8008200:	0800d0f4 	.word	0x0800d0f4
 8008204:	0800d0f8 	.word	0x0800d0f8

08008208 <memcpy>:
 8008208:	440a      	add	r2, r1
 800820a:	4291      	cmp	r1, r2
 800820c:	f100 33ff 	add.w	r3, r0, #4294967295
 8008210:	d100      	bne.n	8008214 <memcpy+0xc>
 8008212:	4770      	bx	lr
 8008214:	b510      	push	{r4, lr}
 8008216:	f811 4b01 	ldrb.w	r4, [r1], #1
 800821a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800821e:	4291      	cmp	r1, r2
 8008220:	d1f9      	bne.n	8008216 <memcpy+0xe>
 8008222:	bd10      	pop	{r4, pc}

08008224 <memset>:
 8008224:	4402      	add	r2, r0
 8008226:	4603      	mov	r3, r0
 8008228:	4293      	cmp	r3, r2
 800822a:	d100      	bne.n	800822e <memset+0xa>
 800822c:	4770      	bx	lr
 800822e:	f803 1b01 	strb.w	r1, [r3], #1
 8008232:	e7f9      	b.n	8008228 <memset+0x4>

08008234 <__cvt>:
 8008234:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008238:	ec55 4b10 	vmov	r4, r5, d0
 800823c:	2d00      	cmp	r5, #0
 800823e:	460e      	mov	r6, r1
 8008240:	4619      	mov	r1, r3
 8008242:	462b      	mov	r3, r5
 8008244:	bfbb      	ittet	lt
 8008246:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800824a:	461d      	movlt	r5, r3
 800824c:	2300      	movge	r3, #0
 800824e:	232d      	movlt	r3, #45	; 0x2d
 8008250:	700b      	strb	r3, [r1, #0]
 8008252:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008254:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8008258:	4691      	mov	r9, r2
 800825a:	f023 0820 	bic.w	r8, r3, #32
 800825e:	bfbc      	itt	lt
 8008260:	4622      	movlt	r2, r4
 8008262:	4614      	movlt	r4, r2
 8008264:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008268:	d005      	beq.n	8008276 <__cvt+0x42>
 800826a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800826e:	d100      	bne.n	8008272 <__cvt+0x3e>
 8008270:	3601      	adds	r6, #1
 8008272:	2102      	movs	r1, #2
 8008274:	e000      	b.n	8008278 <__cvt+0x44>
 8008276:	2103      	movs	r1, #3
 8008278:	ab03      	add	r3, sp, #12
 800827a:	9301      	str	r3, [sp, #4]
 800827c:	ab02      	add	r3, sp, #8
 800827e:	9300      	str	r3, [sp, #0]
 8008280:	ec45 4b10 	vmov	d0, r4, r5
 8008284:	4653      	mov	r3, sl
 8008286:	4632      	mov	r2, r6
 8008288:	f001 ff02 	bl	800a090 <_dtoa_r>
 800828c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008290:	4607      	mov	r7, r0
 8008292:	d102      	bne.n	800829a <__cvt+0x66>
 8008294:	f019 0f01 	tst.w	r9, #1
 8008298:	d022      	beq.n	80082e0 <__cvt+0xac>
 800829a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800829e:	eb07 0906 	add.w	r9, r7, r6
 80082a2:	d110      	bne.n	80082c6 <__cvt+0x92>
 80082a4:	783b      	ldrb	r3, [r7, #0]
 80082a6:	2b30      	cmp	r3, #48	; 0x30
 80082a8:	d10a      	bne.n	80082c0 <__cvt+0x8c>
 80082aa:	2200      	movs	r2, #0
 80082ac:	2300      	movs	r3, #0
 80082ae:	4620      	mov	r0, r4
 80082b0:	4629      	mov	r1, r5
 80082b2:	f7f8 fc09 	bl	8000ac8 <__aeabi_dcmpeq>
 80082b6:	b918      	cbnz	r0, 80082c0 <__cvt+0x8c>
 80082b8:	f1c6 0601 	rsb	r6, r6, #1
 80082bc:	f8ca 6000 	str.w	r6, [sl]
 80082c0:	f8da 3000 	ldr.w	r3, [sl]
 80082c4:	4499      	add	r9, r3
 80082c6:	2200      	movs	r2, #0
 80082c8:	2300      	movs	r3, #0
 80082ca:	4620      	mov	r0, r4
 80082cc:	4629      	mov	r1, r5
 80082ce:	f7f8 fbfb 	bl	8000ac8 <__aeabi_dcmpeq>
 80082d2:	b108      	cbz	r0, 80082d8 <__cvt+0xa4>
 80082d4:	f8cd 900c 	str.w	r9, [sp, #12]
 80082d8:	2230      	movs	r2, #48	; 0x30
 80082da:	9b03      	ldr	r3, [sp, #12]
 80082dc:	454b      	cmp	r3, r9
 80082de:	d307      	bcc.n	80082f0 <__cvt+0xbc>
 80082e0:	9b03      	ldr	r3, [sp, #12]
 80082e2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80082e4:	1bdb      	subs	r3, r3, r7
 80082e6:	4638      	mov	r0, r7
 80082e8:	6013      	str	r3, [r2, #0]
 80082ea:	b004      	add	sp, #16
 80082ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082f0:	1c59      	adds	r1, r3, #1
 80082f2:	9103      	str	r1, [sp, #12]
 80082f4:	701a      	strb	r2, [r3, #0]
 80082f6:	e7f0      	b.n	80082da <__cvt+0xa6>

080082f8 <__exponent>:
 80082f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80082fa:	4603      	mov	r3, r0
 80082fc:	2900      	cmp	r1, #0
 80082fe:	bfb8      	it	lt
 8008300:	4249      	neglt	r1, r1
 8008302:	f803 2b02 	strb.w	r2, [r3], #2
 8008306:	bfb4      	ite	lt
 8008308:	222d      	movlt	r2, #45	; 0x2d
 800830a:	222b      	movge	r2, #43	; 0x2b
 800830c:	2909      	cmp	r1, #9
 800830e:	7042      	strb	r2, [r0, #1]
 8008310:	dd2a      	ble.n	8008368 <__exponent+0x70>
 8008312:	f10d 0407 	add.w	r4, sp, #7
 8008316:	46a4      	mov	ip, r4
 8008318:	270a      	movs	r7, #10
 800831a:	46a6      	mov	lr, r4
 800831c:	460a      	mov	r2, r1
 800831e:	fb91 f6f7 	sdiv	r6, r1, r7
 8008322:	fb07 1516 	mls	r5, r7, r6, r1
 8008326:	3530      	adds	r5, #48	; 0x30
 8008328:	2a63      	cmp	r2, #99	; 0x63
 800832a:	f104 34ff 	add.w	r4, r4, #4294967295
 800832e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8008332:	4631      	mov	r1, r6
 8008334:	dcf1      	bgt.n	800831a <__exponent+0x22>
 8008336:	3130      	adds	r1, #48	; 0x30
 8008338:	f1ae 0502 	sub.w	r5, lr, #2
 800833c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8008340:	1c44      	adds	r4, r0, #1
 8008342:	4629      	mov	r1, r5
 8008344:	4561      	cmp	r1, ip
 8008346:	d30a      	bcc.n	800835e <__exponent+0x66>
 8008348:	f10d 0209 	add.w	r2, sp, #9
 800834c:	eba2 020e 	sub.w	r2, r2, lr
 8008350:	4565      	cmp	r5, ip
 8008352:	bf88      	it	hi
 8008354:	2200      	movhi	r2, #0
 8008356:	4413      	add	r3, r2
 8008358:	1a18      	subs	r0, r3, r0
 800835a:	b003      	add	sp, #12
 800835c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800835e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008362:	f804 2f01 	strb.w	r2, [r4, #1]!
 8008366:	e7ed      	b.n	8008344 <__exponent+0x4c>
 8008368:	2330      	movs	r3, #48	; 0x30
 800836a:	3130      	adds	r1, #48	; 0x30
 800836c:	7083      	strb	r3, [r0, #2]
 800836e:	70c1      	strb	r1, [r0, #3]
 8008370:	1d03      	adds	r3, r0, #4
 8008372:	e7f1      	b.n	8008358 <__exponent+0x60>

08008374 <_printf_float>:
 8008374:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008378:	ed2d 8b02 	vpush	{d8}
 800837c:	b08d      	sub	sp, #52	; 0x34
 800837e:	460c      	mov	r4, r1
 8008380:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8008384:	4616      	mov	r6, r2
 8008386:	461f      	mov	r7, r3
 8008388:	4605      	mov	r5, r0
 800838a:	f003 f993 	bl	800b6b4 <_localeconv_r>
 800838e:	f8d0 a000 	ldr.w	sl, [r0]
 8008392:	4650      	mov	r0, sl
 8008394:	f7f7 ff1c 	bl	80001d0 <strlen>
 8008398:	2300      	movs	r3, #0
 800839a:	930a      	str	r3, [sp, #40]	; 0x28
 800839c:	6823      	ldr	r3, [r4, #0]
 800839e:	9305      	str	r3, [sp, #20]
 80083a0:	f8d8 3000 	ldr.w	r3, [r8]
 80083a4:	f894 b018 	ldrb.w	fp, [r4, #24]
 80083a8:	3307      	adds	r3, #7
 80083aa:	f023 0307 	bic.w	r3, r3, #7
 80083ae:	f103 0208 	add.w	r2, r3, #8
 80083b2:	f8c8 2000 	str.w	r2, [r8]
 80083b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083ba:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80083be:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80083c2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80083c6:	9307      	str	r3, [sp, #28]
 80083c8:	f8cd 8018 	str.w	r8, [sp, #24]
 80083cc:	ee08 0a10 	vmov	s16, r0
 80083d0:	4b9f      	ldr	r3, [pc, #636]	; (8008650 <_printf_float+0x2dc>)
 80083d2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80083d6:	f04f 32ff 	mov.w	r2, #4294967295
 80083da:	f7f8 fba7 	bl	8000b2c <__aeabi_dcmpun>
 80083de:	bb88      	cbnz	r0, 8008444 <_printf_float+0xd0>
 80083e0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80083e4:	4b9a      	ldr	r3, [pc, #616]	; (8008650 <_printf_float+0x2dc>)
 80083e6:	f04f 32ff 	mov.w	r2, #4294967295
 80083ea:	f7f8 fb81 	bl	8000af0 <__aeabi_dcmple>
 80083ee:	bb48      	cbnz	r0, 8008444 <_printf_float+0xd0>
 80083f0:	2200      	movs	r2, #0
 80083f2:	2300      	movs	r3, #0
 80083f4:	4640      	mov	r0, r8
 80083f6:	4649      	mov	r1, r9
 80083f8:	f7f8 fb70 	bl	8000adc <__aeabi_dcmplt>
 80083fc:	b110      	cbz	r0, 8008404 <_printf_float+0x90>
 80083fe:	232d      	movs	r3, #45	; 0x2d
 8008400:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008404:	4b93      	ldr	r3, [pc, #588]	; (8008654 <_printf_float+0x2e0>)
 8008406:	4894      	ldr	r0, [pc, #592]	; (8008658 <_printf_float+0x2e4>)
 8008408:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800840c:	bf94      	ite	ls
 800840e:	4698      	movls	r8, r3
 8008410:	4680      	movhi	r8, r0
 8008412:	2303      	movs	r3, #3
 8008414:	6123      	str	r3, [r4, #16]
 8008416:	9b05      	ldr	r3, [sp, #20]
 8008418:	f023 0204 	bic.w	r2, r3, #4
 800841c:	6022      	str	r2, [r4, #0]
 800841e:	f04f 0900 	mov.w	r9, #0
 8008422:	9700      	str	r7, [sp, #0]
 8008424:	4633      	mov	r3, r6
 8008426:	aa0b      	add	r2, sp, #44	; 0x2c
 8008428:	4621      	mov	r1, r4
 800842a:	4628      	mov	r0, r5
 800842c:	f000 f9d8 	bl	80087e0 <_printf_common>
 8008430:	3001      	adds	r0, #1
 8008432:	f040 8090 	bne.w	8008556 <_printf_float+0x1e2>
 8008436:	f04f 30ff 	mov.w	r0, #4294967295
 800843a:	b00d      	add	sp, #52	; 0x34
 800843c:	ecbd 8b02 	vpop	{d8}
 8008440:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008444:	4642      	mov	r2, r8
 8008446:	464b      	mov	r3, r9
 8008448:	4640      	mov	r0, r8
 800844a:	4649      	mov	r1, r9
 800844c:	f7f8 fb6e 	bl	8000b2c <__aeabi_dcmpun>
 8008450:	b140      	cbz	r0, 8008464 <_printf_float+0xf0>
 8008452:	464b      	mov	r3, r9
 8008454:	2b00      	cmp	r3, #0
 8008456:	bfbc      	itt	lt
 8008458:	232d      	movlt	r3, #45	; 0x2d
 800845a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800845e:	487f      	ldr	r0, [pc, #508]	; (800865c <_printf_float+0x2e8>)
 8008460:	4b7f      	ldr	r3, [pc, #508]	; (8008660 <_printf_float+0x2ec>)
 8008462:	e7d1      	b.n	8008408 <_printf_float+0x94>
 8008464:	6863      	ldr	r3, [r4, #4]
 8008466:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800846a:	9206      	str	r2, [sp, #24]
 800846c:	1c5a      	adds	r2, r3, #1
 800846e:	d13f      	bne.n	80084f0 <_printf_float+0x17c>
 8008470:	2306      	movs	r3, #6
 8008472:	6063      	str	r3, [r4, #4]
 8008474:	9b05      	ldr	r3, [sp, #20]
 8008476:	6861      	ldr	r1, [r4, #4]
 8008478:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800847c:	2300      	movs	r3, #0
 800847e:	9303      	str	r3, [sp, #12]
 8008480:	ab0a      	add	r3, sp, #40	; 0x28
 8008482:	e9cd b301 	strd	fp, r3, [sp, #4]
 8008486:	ab09      	add	r3, sp, #36	; 0x24
 8008488:	ec49 8b10 	vmov	d0, r8, r9
 800848c:	9300      	str	r3, [sp, #0]
 800848e:	6022      	str	r2, [r4, #0]
 8008490:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008494:	4628      	mov	r0, r5
 8008496:	f7ff fecd 	bl	8008234 <__cvt>
 800849a:	9b06      	ldr	r3, [sp, #24]
 800849c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800849e:	2b47      	cmp	r3, #71	; 0x47
 80084a0:	4680      	mov	r8, r0
 80084a2:	d108      	bne.n	80084b6 <_printf_float+0x142>
 80084a4:	1cc8      	adds	r0, r1, #3
 80084a6:	db02      	blt.n	80084ae <_printf_float+0x13a>
 80084a8:	6863      	ldr	r3, [r4, #4]
 80084aa:	4299      	cmp	r1, r3
 80084ac:	dd41      	ble.n	8008532 <_printf_float+0x1be>
 80084ae:	f1ab 0b02 	sub.w	fp, fp, #2
 80084b2:	fa5f fb8b 	uxtb.w	fp, fp
 80084b6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80084ba:	d820      	bhi.n	80084fe <_printf_float+0x18a>
 80084bc:	3901      	subs	r1, #1
 80084be:	465a      	mov	r2, fp
 80084c0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80084c4:	9109      	str	r1, [sp, #36]	; 0x24
 80084c6:	f7ff ff17 	bl	80082f8 <__exponent>
 80084ca:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80084cc:	1813      	adds	r3, r2, r0
 80084ce:	2a01      	cmp	r2, #1
 80084d0:	4681      	mov	r9, r0
 80084d2:	6123      	str	r3, [r4, #16]
 80084d4:	dc02      	bgt.n	80084dc <_printf_float+0x168>
 80084d6:	6822      	ldr	r2, [r4, #0]
 80084d8:	07d2      	lsls	r2, r2, #31
 80084da:	d501      	bpl.n	80084e0 <_printf_float+0x16c>
 80084dc:	3301      	adds	r3, #1
 80084de:	6123      	str	r3, [r4, #16]
 80084e0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d09c      	beq.n	8008422 <_printf_float+0xae>
 80084e8:	232d      	movs	r3, #45	; 0x2d
 80084ea:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80084ee:	e798      	b.n	8008422 <_printf_float+0xae>
 80084f0:	9a06      	ldr	r2, [sp, #24]
 80084f2:	2a47      	cmp	r2, #71	; 0x47
 80084f4:	d1be      	bne.n	8008474 <_printf_float+0x100>
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d1bc      	bne.n	8008474 <_printf_float+0x100>
 80084fa:	2301      	movs	r3, #1
 80084fc:	e7b9      	b.n	8008472 <_printf_float+0xfe>
 80084fe:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8008502:	d118      	bne.n	8008536 <_printf_float+0x1c2>
 8008504:	2900      	cmp	r1, #0
 8008506:	6863      	ldr	r3, [r4, #4]
 8008508:	dd0b      	ble.n	8008522 <_printf_float+0x1ae>
 800850a:	6121      	str	r1, [r4, #16]
 800850c:	b913      	cbnz	r3, 8008514 <_printf_float+0x1a0>
 800850e:	6822      	ldr	r2, [r4, #0]
 8008510:	07d0      	lsls	r0, r2, #31
 8008512:	d502      	bpl.n	800851a <_printf_float+0x1a6>
 8008514:	3301      	adds	r3, #1
 8008516:	440b      	add	r3, r1
 8008518:	6123      	str	r3, [r4, #16]
 800851a:	65a1      	str	r1, [r4, #88]	; 0x58
 800851c:	f04f 0900 	mov.w	r9, #0
 8008520:	e7de      	b.n	80084e0 <_printf_float+0x16c>
 8008522:	b913      	cbnz	r3, 800852a <_printf_float+0x1b6>
 8008524:	6822      	ldr	r2, [r4, #0]
 8008526:	07d2      	lsls	r2, r2, #31
 8008528:	d501      	bpl.n	800852e <_printf_float+0x1ba>
 800852a:	3302      	adds	r3, #2
 800852c:	e7f4      	b.n	8008518 <_printf_float+0x1a4>
 800852e:	2301      	movs	r3, #1
 8008530:	e7f2      	b.n	8008518 <_printf_float+0x1a4>
 8008532:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8008536:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008538:	4299      	cmp	r1, r3
 800853a:	db05      	blt.n	8008548 <_printf_float+0x1d4>
 800853c:	6823      	ldr	r3, [r4, #0]
 800853e:	6121      	str	r1, [r4, #16]
 8008540:	07d8      	lsls	r0, r3, #31
 8008542:	d5ea      	bpl.n	800851a <_printf_float+0x1a6>
 8008544:	1c4b      	adds	r3, r1, #1
 8008546:	e7e7      	b.n	8008518 <_printf_float+0x1a4>
 8008548:	2900      	cmp	r1, #0
 800854a:	bfd4      	ite	le
 800854c:	f1c1 0202 	rsble	r2, r1, #2
 8008550:	2201      	movgt	r2, #1
 8008552:	4413      	add	r3, r2
 8008554:	e7e0      	b.n	8008518 <_printf_float+0x1a4>
 8008556:	6823      	ldr	r3, [r4, #0]
 8008558:	055a      	lsls	r2, r3, #21
 800855a:	d407      	bmi.n	800856c <_printf_float+0x1f8>
 800855c:	6923      	ldr	r3, [r4, #16]
 800855e:	4642      	mov	r2, r8
 8008560:	4631      	mov	r1, r6
 8008562:	4628      	mov	r0, r5
 8008564:	47b8      	blx	r7
 8008566:	3001      	adds	r0, #1
 8008568:	d12c      	bne.n	80085c4 <_printf_float+0x250>
 800856a:	e764      	b.n	8008436 <_printf_float+0xc2>
 800856c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008570:	f240 80e0 	bls.w	8008734 <_printf_float+0x3c0>
 8008574:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008578:	2200      	movs	r2, #0
 800857a:	2300      	movs	r3, #0
 800857c:	f7f8 faa4 	bl	8000ac8 <__aeabi_dcmpeq>
 8008580:	2800      	cmp	r0, #0
 8008582:	d034      	beq.n	80085ee <_printf_float+0x27a>
 8008584:	4a37      	ldr	r2, [pc, #220]	; (8008664 <_printf_float+0x2f0>)
 8008586:	2301      	movs	r3, #1
 8008588:	4631      	mov	r1, r6
 800858a:	4628      	mov	r0, r5
 800858c:	47b8      	blx	r7
 800858e:	3001      	adds	r0, #1
 8008590:	f43f af51 	beq.w	8008436 <_printf_float+0xc2>
 8008594:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008598:	429a      	cmp	r2, r3
 800859a:	db02      	blt.n	80085a2 <_printf_float+0x22e>
 800859c:	6823      	ldr	r3, [r4, #0]
 800859e:	07d8      	lsls	r0, r3, #31
 80085a0:	d510      	bpl.n	80085c4 <_printf_float+0x250>
 80085a2:	ee18 3a10 	vmov	r3, s16
 80085a6:	4652      	mov	r2, sl
 80085a8:	4631      	mov	r1, r6
 80085aa:	4628      	mov	r0, r5
 80085ac:	47b8      	blx	r7
 80085ae:	3001      	adds	r0, #1
 80085b0:	f43f af41 	beq.w	8008436 <_printf_float+0xc2>
 80085b4:	f04f 0800 	mov.w	r8, #0
 80085b8:	f104 091a 	add.w	r9, r4, #26
 80085bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80085be:	3b01      	subs	r3, #1
 80085c0:	4543      	cmp	r3, r8
 80085c2:	dc09      	bgt.n	80085d8 <_printf_float+0x264>
 80085c4:	6823      	ldr	r3, [r4, #0]
 80085c6:	079b      	lsls	r3, r3, #30
 80085c8:	f100 8105 	bmi.w	80087d6 <_printf_float+0x462>
 80085cc:	68e0      	ldr	r0, [r4, #12]
 80085ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80085d0:	4298      	cmp	r0, r3
 80085d2:	bfb8      	it	lt
 80085d4:	4618      	movlt	r0, r3
 80085d6:	e730      	b.n	800843a <_printf_float+0xc6>
 80085d8:	2301      	movs	r3, #1
 80085da:	464a      	mov	r2, r9
 80085dc:	4631      	mov	r1, r6
 80085de:	4628      	mov	r0, r5
 80085e0:	47b8      	blx	r7
 80085e2:	3001      	adds	r0, #1
 80085e4:	f43f af27 	beq.w	8008436 <_printf_float+0xc2>
 80085e8:	f108 0801 	add.w	r8, r8, #1
 80085ec:	e7e6      	b.n	80085bc <_printf_float+0x248>
 80085ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	dc39      	bgt.n	8008668 <_printf_float+0x2f4>
 80085f4:	4a1b      	ldr	r2, [pc, #108]	; (8008664 <_printf_float+0x2f0>)
 80085f6:	2301      	movs	r3, #1
 80085f8:	4631      	mov	r1, r6
 80085fa:	4628      	mov	r0, r5
 80085fc:	47b8      	blx	r7
 80085fe:	3001      	adds	r0, #1
 8008600:	f43f af19 	beq.w	8008436 <_printf_float+0xc2>
 8008604:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008608:	4313      	orrs	r3, r2
 800860a:	d102      	bne.n	8008612 <_printf_float+0x29e>
 800860c:	6823      	ldr	r3, [r4, #0]
 800860e:	07d9      	lsls	r1, r3, #31
 8008610:	d5d8      	bpl.n	80085c4 <_printf_float+0x250>
 8008612:	ee18 3a10 	vmov	r3, s16
 8008616:	4652      	mov	r2, sl
 8008618:	4631      	mov	r1, r6
 800861a:	4628      	mov	r0, r5
 800861c:	47b8      	blx	r7
 800861e:	3001      	adds	r0, #1
 8008620:	f43f af09 	beq.w	8008436 <_printf_float+0xc2>
 8008624:	f04f 0900 	mov.w	r9, #0
 8008628:	f104 0a1a 	add.w	sl, r4, #26
 800862c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800862e:	425b      	negs	r3, r3
 8008630:	454b      	cmp	r3, r9
 8008632:	dc01      	bgt.n	8008638 <_printf_float+0x2c4>
 8008634:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008636:	e792      	b.n	800855e <_printf_float+0x1ea>
 8008638:	2301      	movs	r3, #1
 800863a:	4652      	mov	r2, sl
 800863c:	4631      	mov	r1, r6
 800863e:	4628      	mov	r0, r5
 8008640:	47b8      	blx	r7
 8008642:	3001      	adds	r0, #1
 8008644:	f43f aef7 	beq.w	8008436 <_printf_float+0xc2>
 8008648:	f109 0901 	add.w	r9, r9, #1
 800864c:	e7ee      	b.n	800862c <_printf_float+0x2b8>
 800864e:	bf00      	nop
 8008650:	7fefffff 	.word	0x7fefffff
 8008654:	0800cc38 	.word	0x0800cc38
 8008658:	0800cc3c 	.word	0x0800cc3c
 800865c:	0800cc44 	.word	0x0800cc44
 8008660:	0800cc40 	.word	0x0800cc40
 8008664:	0800cc48 	.word	0x0800cc48
 8008668:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800866a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800866c:	429a      	cmp	r2, r3
 800866e:	bfa8      	it	ge
 8008670:	461a      	movge	r2, r3
 8008672:	2a00      	cmp	r2, #0
 8008674:	4691      	mov	r9, r2
 8008676:	dc37      	bgt.n	80086e8 <_printf_float+0x374>
 8008678:	f04f 0b00 	mov.w	fp, #0
 800867c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008680:	f104 021a 	add.w	r2, r4, #26
 8008684:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008686:	9305      	str	r3, [sp, #20]
 8008688:	eba3 0309 	sub.w	r3, r3, r9
 800868c:	455b      	cmp	r3, fp
 800868e:	dc33      	bgt.n	80086f8 <_printf_float+0x384>
 8008690:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008694:	429a      	cmp	r2, r3
 8008696:	db3b      	blt.n	8008710 <_printf_float+0x39c>
 8008698:	6823      	ldr	r3, [r4, #0]
 800869a:	07da      	lsls	r2, r3, #31
 800869c:	d438      	bmi.n	8008710 <_printf_float+0x39c>
 800869e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80086a0:	9b05      	ldr	r3, [sp, #20]
 80086a2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80086a4:	1ad3      	subs	r3, r2, r3
 80086a6:	eba2 0901 	sub.w	r9, r2, r1
 80086aa:	4599      	cmp	r9, r3
 80086ac:	bfa8      	it	ge
 80086ae:	4699      	movge	r9, r3
 80086b0:	f1b9 0f00 	cmp.w	r9, #0
 80086b4:	dc35      	bgt.n	8008722 <_printf_float+0x3ae>
 80086b6:	f04f 0800 	mov.w	r8, #0
 80086ba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80086be:	f104 0a1a 	add.w	sl, r4, #26
 80086c2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80086c6:	1a9b      	subs	r3, r3, r2
 80086c8:	eba3 0309 	sub.w	r3, r3, r9
 80086cc:	4543      	cmp	r3, r8
 80086ce:	f77f af79 	ble.w	80085c4 <_printf_float+0x250>
 80086d2:	2301      	movs	r3, #1
 80086d4:	4652      	mov	r2, sl
 80086d6:	4631      	mov	r1, r6
 80086d8:	4628      	mov	r0, r5
 80086da:	47b8      	blx	r7
 80086dc:	3001      	adds	r0, #1
 80086de:	f43f aeaa 	beq.w	8008436 <_printf_float+0xc2>
 80086e2:	f108 0801 	add.w	r8, r8, #1
 80086e6:	e7ec      	b.n	80086c2 <_printf_float+0x34e>
 80086e8:	4613      	mov	r3, r2
 80086ea:	4631      	mov	r1, r6
 80086ec:	4642      	mov	r2, r8
 80086ee:	4628      	mov	r0, r5
 80086f0:	47b8      	blx	r7
 80086f2:	3001      	adds	r0, #1
 80086f4:	d1c0      	bne.n	8008678 <_printf_float+0x304>
 80086f6:	e69e      	b.n	8008436 <_printf_float+0xc2>
 80086f8:	2301      	movs	r3, #1
 80086fa:	4631      	mov	r1, r6
 80086fc:	4628      	mov	r0, r5
 80086fe:	9205      	str	r2, [sp, #20]
 8008700:	47b8      	blx	r7
 8008702:	3001      	adds	r0, #1
 8008704:	f43f ae97 	beq.w	8008436 <_printf_float+0xc2>
 8008708:	9a05      	ldr	r2, [sp, #20]
 800870a:	f10b 0b01 	add.w	fp, fp, #1
 800870e:	e7b9      	b.n	8008684 <_printf_float+0x310>
 8008710:	ee18 3a10 	vmov	r3, s16
 8008714:	4652      	mov	r2, sl
 8008716:	4631      	mov	r1, r6
 8008718:	4628      	mov	r0, r5
 800871a:	47b8      	blx	r7
 800871c:	3001      	adds	r0, #1
 800871e:	d1be      	bne.n	800869e <_printf_float+0x32a>
 8008720:	e689      	b.n	8008436 <_printf_float+0xc2>
 8008722:	9a05      	ldr	r2, [sp, #20]
 8008724:	464b      	mov	r3, r9
 8008726:	4442      	add	r2, r8
 8008728:	4631      	mov	r1, r6
 800872a:	4628      	mov	r0, r5
 800872c:	47b8      	blx	r7
 800872e:	3001      	adds	r0, #1
 8008730:	d1c1      	bne.n	80086b6 <_printf_float+0x342>
 8008732:	e680      	b.n	8008436 <_printf_float+0xc2>
 8008734:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008736:	2a01      	cmp	r2, #1
 8008738:	dc01      	bgt.n	800873e <_printf_float+0x3ca>
 800873a:	07db      	lsls	r3, r3, #31
 800873c:	d538      	bpl.n	80087b0 <_printf_float+0x43c>
 800873e:	2301      	movs	r3, #1
 8008740:	4642      	mov	r2, r8
 8008742:	4631      	mov	r1, r6
 8008744:	4628      	mov	r0, r5
 8008746:	47b8      	blx	r7
 8008748:	3001      	adds	r0, #1
 800874a:	f43f ae74 	beq.w	8008436 <_printf_float+0xc2>
 800874e:	ee18 3a10 	vmov	r3, s16
 8008752:	4652      	mov	r2, sl
 8008754:	4631      	mov	r1, r6
 8008756:	4628      	mov	r0, r5
 8008758:	47b8      	blx	r7
 800875a:	3001      	adds	r0, #1
 800875c:	f43f ae6b 	beq.w	8008436 <_printf_float+0xc2>
 8008760:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008764:	2200      	movs	r2, #0
 8008766:	2300      	movs	r3, #0
 8008768:	f7f8 f9ae 	bl	8000ac8 <__aeabi_dcmpeq>
 800876c:	b9d8      	cbnz	r0, 80087a6 <_printf_float+0x432>
 800876e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008770:	f108 0201 	add.w	r2, r8, #1
 8008774:	3b01      	subs	r3, #1
 8008776:	4631      	mov	r1, r6
 8008778:	4628      	mov	r0, r5
 800877a:	47b8      	blx	r7
 800877c:	3001      	adds	r0, #1
 800877e:	d10e      	bne.n	800879e <_printf_float+0x42a>
 8008780:	e659      	b.n	8008436 <_printf_float+0xc2>
 8008782:	2301      	movs	r3, #1
 8008784:	4652      	mov	r2, sl
 8008786:	4631      	mov	r1, r6
 8008788:	4628      	mov	r0, r5
 800878a:	47b8      	blx	r7
 800878c:	3001      	adds	r0, #1
 800878e:	f43f ae52 	beq.w	8008436 <_printf_float+0xc2>
 8008792:	f108 0801 	add.w	r8, r8, #1
 8008796:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008798:	3b01      	subs	r3, #1
 800879a:	4543      	cmp	r3, r8
 800879c:	dcf1      	bgt.n	8008782 <_printf_float+0x40e>
 800879e:	464b      	mov	r3, r9
 80087a0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80087a4:	e6dc      	b.n	8008560 <_printf_float+0x1ec>
 80087a6:	f04f 0800 	mov.w	r8, #0
 80087aa:	f104 0a1a 	add.w	sl, r4, #26
 80087ae:	e7f2      	b.n	8008796 <_printf_float+0x422>
 80087b0:	2301      	movs	r3, #1
 80087b2:	4642      	mov	r2, r8
 80087b4:	e7df      	b.n	8008776 <_printf_float+0x402>
 80087b6:	2301      	movs	r3, #1
 80087b8:	464a      	mov	r2, r9
 80087ba:	4631      	mov	r1, r6
 80087bc:	4628      	mov	r0, r5
 80087be:	47b8      	blx	r7
 80087c0:	3001      	adds	r0, #1
 80087c2:	f43f ae38 	beq.w	8008436 <_printf_float+0xc2>
 80087c6:	f108 0801 	add.w	r8, r8, #1
 80087ca:	68e3      	ldr	r3, [r4, #12]
 80087cc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80087ce:	1a5b      	subs	r3, r3, r1
 80087d0:	4543      	cmp	r3, r8
 80087d2:	dcf0      	bgt.n	80087b6 <_printf_float+0x442>
 80087d4:	e6fa      	b.n	80085cc <_printf_float+0x258>
 80087d6:	f04f 0800 	mov.w	r8, #0
 80087da:	f104 0919 	add.w	r9, r4, #25
 80087de:	e7f4      	b.n	80087ca <_printf_float+0x456>

080087e0 <_printf_common>:
 80087e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80087e4:	4616      	mov	r6, r2
 80087e6:	4699      	mov	r9, r3
 80087e8:	688a      	ldr	r2, [r1, #8]
 80087ea:	690b      	ldr	r3, [r1, #16]
 80087ec:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80087f0:	4293      	cmp	r3, r2
 80087f2:	bfb8      	it	lt
 80087f4:	4613      	movlt	r3, r2
 80087f6:	6033      	str	r3, [r6, #0]
 80087f8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80087fc:	4607      	mov	r7, r0
 80087fe:	460c      	mov	r4, r1
 8008800:	b10a      	cbz	r2, 8008806 <_printf_common+0x26>
 8008802:	3301      	adds	r3, #1
 8008804:	6033      	str	r3, [r6, #0]
 8008806:	6823      	ldr	r3, [r4, #0]
 8008808:	0699      	lsls	r1, r3, #26
 800880a:	bf42      	ittt	mi
 800880c:	6833      	ldrmi	r3, [r6, #0]
 800880e:	3302      	addmi	r3, #2
 8008810:	6033      	strmi	r3, [r6, #0]
 8008812:	6825      	ldr	r5, [r4, #0]
 8008814:	f015 0506 	ands.w	r5, r5, #6
 8008818:	d106      	bne.n	8008828 <_printf_common+0x48>
 800881a:	f104 0a19 	add.w	sl, r4, #25
 800881e:	68e3      	ldr	r3, [r4, #12]
 8008820:	6832      	ldr	r2, [r6, #0]
 8008822:	1a9b      	subs	r3, r3, r2
 8008824:	42ab      	cmp	r3, r5
 8008826:	dc26      	bgt.n	8008876 <_printf_common+0x96>
 8008828:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800882c:	1e13      	subs	r3, r2, #0
 800882e:	6822      	ldr	r2, [r4, #0]
 8008830:	bf18      	it	ne
 8008832:	2301      	movne	r3, #1
 8008834:	0692      	lsls	r2, r2, #26
 8008836:	d42b      	bmi.n	8008890 <_printf_common+0xb0>
 8008838:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800883c:	4649      	mov	r1, r9
 800883e:	4638      	mov	r0, r7
 8008840:	47c0      	blx	r8
 8008842:	3001      	adds	r0, #1
 8008844:	d01e      	beq.n	8008884 <_printf_common+0xa4>
 8008846:	6823      	ldr	r3, [r4, #0]
 8008848:	68e5      	ldr	r5, [r4, #12]
 800884a:	6832      	ldr	r2, [r6, #0]
 800884c:	f003 0306 	and.w	r3, r3, #6
 8008850:	2b04      	cmp	r3, #4
 8008852:	bf08      	it	eq
 8008854:	1aad      	subeq	r5, r5, r2
 8008856:	68a3      	ldr	r3, [r4, #8]
 8008858:	6922      	ldr	r2, [r4, #16]
 800885a:	bf0c      	ite	eq
 800885c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008860:	2500      	movne	r5, #0
 8008862:	4293      	cmp	r3, r2
 8008864:	bfc4      	itt	gt
 8008866:	1a9b      	subgt	r3, r3, r2
 8008868:	18ed      	addgt	r5, r5, r3
 800886a:	2600      	movs	r6, #0
 800886c:	341a      	adds	r4, #26
 800886e:	42b5      	cmp	r5, r6
 8008870:	d11a      	bne.n	80088a8 <_printf_common+0xc8>
 8008872:	2000      	movs	r0, #0
 8008874:	e008      	b.n	8008888 <_printf_common+0xa8>
 8008876:	2301      	movs	r3, #1
 8008878:	4652      	mov	r2, sl
 800887a:	4649      	mov	r1, r9
 800887c:	4638      	mov	r0, r7
 800887e:	47c0      	blx	r8
 8008880:	3001      	adds	r0, #1
 8008882:	d103      	bne.n	800888c <_printf_common+0xac>
 8008884:	f04f 30ff 	mov.w	r0, #4294967295
 8008888:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800888c:	3501      	adds	r5, #1
 800888e:	e7c6      	b.n	800881e <_printf_common+0x3e>
 8008890:	18e1      	adds	r1, r4, r3
 8008892:	1c5a      	adds	r2, r3, #1
 8008894:	2030      	movs	r0, #48	; 0x30
 8008896:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800889a:	4422      	add	r2, r4
 800889c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80088a0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80088a4:	3302      	adds	r3, #2
 80088a6:	e7c7      	b.n	8008838 <_printf_common+0x58>
 80088a8:	2301      	movs	r3, #1
 80088aa:	4622      	mov	r2, r4
 80088ac:	4649      	mov	r1, r9
 80088ae:	4638      	mov	r0, r7
 80088b0:	47c0      	blx	r8
 80088b2:	3001      	adds	r0, #1
 80088b4:	d0e6      	beq.n	8008884 <_printf_common+0xa4>
 80088b6:	3601      	adds	r6, #1
 80088b8:	e7d9      	b.n	800886e <_printf_common+0x8e>
	...

080088bc <_printf_i>:
 80088bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80088c0:	460c      	mov	r4, r1
 80088c2:	4691      	mov	r9, r2
 80088c4:	7e27      	ldrb	r7, [r4, #24]
 80088c6:	990c      	ldr	r1, [sp, #48]	; 0x30
 80088c8:	2f78      	cmp	r7, #120	; 0x78
 80088ca:	4680      	mov	r8, r0
 80088cc:	469a      	mov	sl, r3
 80088ce:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80088d2:	d807      	bhi.n	80088e4 <_printf_i+0x28>
 80088d4:	2f62      	cmp	r7, #98	; 0x62
 80088d6:	d80a      	bhi.n	80088ee <_printf_i+0x32>
 80088d8:	2f00      	cmp	r7, #0
 80088da:	f000 80d8 	beq.w	8008a8e <_printf_i+0x1d2>
 80088de:	2f58      	cmp	r7, #88	; 0x58
 80088e0:	f000 80a3 	beq.w	8008a2a <_printf_i+0x16e>
 80088e4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80088e8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80088ec:	e03a      	b.n	8008964 <_printf_i+0xa8>
 80088ee:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80088f2:	2b15      	cmp	r3, #21
 80088f4:	d8f6      	bhi.n	80088e4 <_printf_i+0x28>
 80088f6:	a001      	add	r0, pc, #4	; (adr r0, 80088fc <_printf_i+0x40>)
 80088f8:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80088fc:	08008955 	.word	0x08008955
 8008900:	08008969 	.word	0x08008969
 8008904:	080088e5 	.word	0x080088e5
 8008908:	080088e5 	.word	0x080088e5
 800890c:	080088e5 	.word	0x080088e5
 8008910:	080088e5 	.word	0x080088e5
 8008914:	08008969 	.word	0x08008969
 8008918:	080088e5 	.word	0x080088e5
 800891c:	080088e5 	.word	0x080088e5
 8008920:	080088e5 	.word	0x080088e5
 8008924:	080088e5 	.word	0x080088e5
 8008928:	08008a75 	.word	0x08008a75
 800892c:	08008999 	.word	0x08008999
 8008930:	08008a57 	.word	0x08008a57
 8008934:	080088e5 	.word	0x080088e5
 8008938:	080088e5 	.word	0x080088e5
 800893c:	08008a97 	.word	0x08008a97
 8008940:	080088e5 	.word	0x080088e5
 8008944:	08008999 	.word	0x08008999
 8008948:	080088e5 	.word	0x080088e5
 800894c:	080088e5 	.word	0x080088e5
 8008950:	08008a5f 	.word	0x08008a5f
 8008954:	680b      	ldr	r3, [r1, #0]
 8008956:	1d1a      	adds	r2, r3, #4
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	600a      	str	r2, [r1, #0]
 800895c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008960:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008964:	2301      	movs	r3, #1
 8008966:	e0a3      	b.n	8008ab0 <_printf_i+0x1f4>
 8008968:	6825      	ldr	r5, [r4, #0]
 800896a:	6808      	ldr	r0, [r1, #0]
 800896c:	062e      	lsls	r6, r5, #24
 800896e:	f100 0304 	add.w	r3, r0, #4
 8008972:	d50a      	bpl.n	800898a <_printf_i+0xce>
 8008974:	6805      	ldr	r5, [r0, #0]
 8008976:	600b      	str	r3, [r1, #0]
 8008978:	2d00      	cmp	r5, #0
 800897a:	da03      	bge.n	8008984 <_printf_i+0xc8>
 800897c:	232d      	movs	r3, #45	; 0x2d
 800897e:	426d      	negs	r5, r5
 8008980:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008984:	485e      	ldr	r0, [pc, #376]	; (8008b00 <_printf_i+0x244>)
 8008986:	230a      	movs	r3, #10
 8008988:	e019      	b.n	80089be <_printf_i+0x102>
 800898a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800898e:	6805      	ldr	r5, [r0, #0]
 8008990:	600b      	str	r3, [r1, #0]
 8008992:	bf18      	it	ne
 8008994:	b22d      	sxthne	r5, r5
 8008996:	e7ef      	b.n	8008978 <_printf_i+0xbc>
 8008998:	680b      	ldr	r3, [r1, #0]
 800899a:	6825      	ldr	r5, [r4, #0]
 800899c:	1d18      	adds	r0, r3, #4
 800899e:	6008      	str	r0, [r1, #0]
 80089a0:	0628      	lsls	r0, r5, #24
 80089a2:	d501      	bpl.n	80089a8 <_printf_i+0xec>
 80089a4:	681d      	ldr	r5, [r3, #0]
 80089a6:	e002      	b.n	80089ae <_printf_i+0xf2>
 80089a8:	0669      	lsls	r1, r5, #25
 80089aa:	d5fb      	bpl.n	80089a4 <_printf_i+0xe8>
 80089ac:	881d      	ldrh	r5, [r3, #0]
 80089ae:	4854      	ldr	r0, [pc, #336]	; (8008b00 <_printf_i+0x244>)
 80089b0:	2f6f      	cmp	r7, #111	; 0x6f
 80089b2:	bf0c      	ite	eq
 80089b4:	2308      	moveq	r3, #8
 80089b6:	230a      	movne	r3, #10
 80089b8:	2100      	movs	r1, #0
 80089ba:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80089be:	6866      	ldr	r6, [r4, #4]
 80089c0:	60a6      	str	r6, [r4, #8]
 80089c2:	2e00      	cmp	r6, #0
 80089c4:	bfa2      	ittt	ge
 80089c6:	6821      	ldrge	r1, [r4, #0]
 80089c8:	f021 0104 	bicge.w	r1, r1, #4
 80089cc:	6021      	strge	r1, [r4, #0]
 80089ce:	b90d      	cbnz	r5, 80089d4 <_printf_i+0x118>
 80089d0:	2e00      	cmp	r6, #0
 80089d2:	d04d      	beq.n	8008a70 <_printf_i+0x1b4>
 80089d4:	4616      	mov	r6, r2
 80089d6:	fbb5 f1f3 	udiv	r1, r5, r3
 80089da:	fb03 5711 	mls	r7, r3, r1, r5
 80089de:	5dc7      	ldrb	r7, [r0, r7]
 80089e0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80089e4:	462f      	mov	r7, r5
 80089e6:	42bb      	cmp	r3, r7
 80089e8:	460d      	mov	r5, r1
 80089ea:	d9f4      	bls.n	80089d6 <_printf_i+0x11a>
 80089ec:	2b08      	cmp	r3, #8
 80089ee:	d10b      	bne.n	8008a08 <_printf_i+0x14c>
 80089f0:	6823      	ldr	r3, [r4, #0]
 80089f2:	07df      	lsls	r7, r3, #31
 80089f4:	d508      	bpl.n	8008a08 <_printf_i+0x14c>
 80089f6:	6923      	ldr	r3, [r4, #16]
 80089f8:	6861      	ldr	r1, [r4, #4]
 80089fa:	4299      	cmp	r1, r3
 80089fc:	bfde      	ittt	le
 80089fe:	2330      	movle	r3, #48	; 0x30
 8008a00:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008a04:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008a08:	1b92      	subs	r2, r2, r6
 8008a0a:	6122      	str	r2, [r4, #16]
 8008a0c:	f8cd a000 	str.w	sl, [sp]
 8008a10:	464b      	mov	r3, r9
 8008a12:	aa03      	add	r2, sp, #12
 8008a14:	4621      	mov	r1, r4
 8008a16:	4640      	mov	r0, r8
 8008a18:	f7ff fee2 	bl	80087e0 <_printf_common>
 8008a1c:	3001      	adds	r0, #1
 8008a1e:	d14c      	bne.n	8008aba <_printf_i+0x1fe>
 8008a20:	f04f 30ff 	mov.w	r0, #4294967295
 8008a24:	b004      	add	sp, #16
 8008a26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a2a:	4835      	ldr	r0, [pc, #212]	; (8008b00 <_printf_i+0x244>)
 8008a2c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008a30:	6823      	ldr	r3, [r4, #0]
 8008a32:	680e      	ldr	r6, [r1, #0]
 8008a34:	061f      	lsls	r7, r3, #24
 8008a36:	f856 5b04 	ldr.w	r5, [r6], #4
 8008a3a:	600e      	str	r6, [r1, #0]
 8008a3c:	d514      	bpl.n	8008a68 <_printf_i+0x1ac>
 8008a3e:	07d9      	lsls	r1, r3, #31
 8008a40:	bf44      	itt	mi
 8008a42:	f043 0320 	orrmi.w	r3, r3, #32
 8008a46:	6023      	strmi	r3, [r4, #0]
 8008a48:	b91d      	cbnz	r5, 8008a52 <_printf_i+0x196>
 8008a4a:	6823      	ldr	r3, [r4, #0]
 8008a4c:	f023 0320 	bic.w	r3, r3, #32
 8008a50:	6023      	str	r3, [r4, #0]
 8008a52:	2310      	movs	r3, #16
 8008a54:	e7b0      	b.n	80089b8 <_printf_i+0xfc>
 8008a56:	6823      	ldr	r3, [r4, #0]
 8008a58:	f043 0320 	orr.w	r3, r3, #32
 8008a5c:	6023      	str	r3, [r4, #0]
 8008a5e:	2378      	movs	r3, #120	; 0x78
 8008a60:	4828      	ldr	r0, [pc, #160]	; (8008b04 <_printf_i+0x248>)
 8008a62:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008a66:	e7e3      	b.n	8008a30 <_printf_i+0x174>
 8008a68:	065e      	lsls	r6, r3, #25
 8008a6a:	bf48      	it	mi
 8008a6c:	b2ad      	uxthmi	r5, r5
 8008a6e:	e7e6      	b.n	8008a3e <_printf_i+0x182>
 8008a70:	4616      	mov	r6, r2
 8008a72:	e7bb      	b.n	80089ec <_printf_i+0x130>
 8008a74:	680b      	ldr	r3, [r1, #0]
 8008a76:	6826      	ldr	r6, [r4, #0]
 8008a78:	6960      	ldr	r0, [r4, #20]
 8008a7a:	1d1d      	adds	r5, r3, #4
 8008a7c:	600d      	str	r5, [r1, #0]
 8008a7e:	0635      	lsls	r5, r6, #24
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	d501      	bpl.n	8008a88 <_printf_i+0x1cc>
 8008a84:	6018      	str	r0, [r3, #0]
 8008a86:	e002      	b.n	8008a8e <_printf_i+0x1d2>
 8008a88:	0671      	lsls	r1, r6, #25
 8008a8a:	d5fb      	bpl.n	8008a84 <_printf_i+0x1c8>
 8008a8c:	8018      	strh	r0, [r3, #0]
 8008a8e:	2300      	movs	r3, #0
 8008a90:	6123      	str	r3, [r4, #16]
 8008a92:	4616      	mov	r6, r2
 8008a94:	e7ba      	b.n	8008a0c <_printf_i+0x150>
 8008a96:	680b      	ldr	r3, [r1, #0]
 8008a98:	1d1a      	adds	r2, r3, #4
 8008a9a:	600a      	str	r2, [r1, #0]
 8008a9c:	681e      	ldr	r6, [r3, #0]
 8008a9e:	6862      	ldr	r2, [r4, #4]
 8008aa0:	2100      	movs	r1, #0
 8008aa2:	4630      	mov	r0, r6
 8008aa4:	f7f7 fb9c 	bl	80001e0 <memchr>
 8008aa8:	b108      	cbz	r0, 8008aae <_printf_i+0x1f2>
 8008aaa:	1b80      	subs	r0, r0, r6
 8008aac:	6060      	str	r0, [r4, #4]
 8008aae:	6863      	ldr	r3, [r4, #4]
 8008ab0:	6123      	str	r3, [r4, #16]
 8008ab2:	2300      	movs	r3, #0
 8008ab4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008ab8:	e7a8      	b.n	8008a0c <_printf_i+0x150>
 8008aba:	6923      	ldr	r3, [r4, #16]
 8008abc:	4632      	mov	r2, r6
 8008abe:	4649      	mov	r1, r9
 8008ac0:	4640      	mov	r0, r8
 8008ac2:	47d0      	blx	sl
 8008ac4:	3001      	adds	r0, #1
 8008ac6:	d0ab      	beq.n	8008a20 <_printf_i+0x164>
 8008ac8:	6823      	ldr	r3, [r4, #0]
 8008aca:	079b      	lsls	r3, r3, #30
 8008acc:	d413      	bmi.n	8008af6 <_printf_i+0x23a>
 8008ace:	68e0      	ldr	r0, [r4, #12]
 8008ad0:	9b03      	ldr	r3, [sp, #12]
 8008ad2:	4298      	cmp	r0, r3
 8008ad4:	bfb8      	it	lt
 8008ad6:	4618      	movlt	r0, r3
 8008ad8:	e7a4      	b.n	8008a24 <_printf_i+0x168>
 8008ada:	2301      	movs	r3, #1
 8008adc:	4632      	mov	r2, r6
 8008ade:	4649      	mov	r1, r9
 8008ae0:	4640      	mov	r0, r8
 8008ae2:	47d0      	blx	sl
 8008ae4:	3001      	adds	r0, #1
 8008ae6:	d09b      	beq.n	8008a20 <_printf_i+0x164>
 8008ae8:	3501      	adds	r5, #1
 8008aea:	68e3      	ldr	r3, [r4, #12]
 8008aec:	9903      	ldr	r1, [sp, #12]
 8008aee:	1a5b      	subs	r3, r3, r1
 8008af0:	42ab      	cmp	r3, r5
 8008af2:	dcf2      	bgt.n	8008ada <_printf_i+0x21e>
 8008af4:	e7eb      	b.n	8008ace <_printf_i+0x212>
 8008af6:	2500      	movs	r5, #0
 8008af8:	f104 0619 	add.w	r6, r4, #25
 8008afc:	e7f5      	b.n	8008aea <_printf_i+0x22e>
 8008afe:	bf00      	nop
 8008b00:	0800cc4a 	.word	0x0800cc4a
 8008b04:	0800cc5b 	.word	0x0800cc5b

08008b08 <_scanf_float>:
 8008b08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b0c:	b087      	sub	sp, #28
 8008b0e:	4617      	mov	r7, r2
 8008b10:	9303      	str	r3, [sp, #12]
 8008b12:	688b      	ldr	r3, [r1, #8]
 8008b14:	1e5a      	subs	r2, r3, #1
 8008b16:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8008b1a:	bf83      	ittte	hi
 8008b1c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8008b20:	195b      	addhi	r3, r3, r5
 8008b22:	9302      	strhi	r3, [sp, #8]
 8008b24:	2300      	movls	r3, #0
 8008b26:	bf86      	itte	hi
 8008b28:	f240 135d 	movwhi	r3, #349	; 0x15d
 8008b2c:	608b      	strhi	r3, [r1, #8]
 8008b2e:	9302      	strls	r3, [sp, #8]
 8008b30:	680b      	ldr	r3, [r1, #0]
 8008b32:	468b      	mov	fp, r1
 8008b34:	2500      	movs	r5, #0
 8008b36:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8008b3a:	f84b 3b1c 	str.w	r3, [fp], #28
 8008b3e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8008b42:	4680      	mov	r8, r0
 8008b44:	460c      	mov	r4, r1
 8008b46:	465e      	mov	r6, fp
 8008b48:	46aa      	mov	sl, r5
 8008b4a:	46a9      	mov	r9, r5
 8008b4c:	9501      	str	r5, [sp, #4]
 8008b4e:	68a2      	ldr	r2, [r4, #8]
 8008b50:	b152      	cbz	r2, 8008b68 <_scanf_float+0x60>
 8008b52:	683b      	ldr	r3, [r7, #0]
 8008b54:	781b      	ldrb	r3, [r3, #0]
 8008b56:	2b4e      	cmp	r3, #78	; 0x4e
 8008b58:	d864      	bhi.n	8008c24 <_scanf_float+0x11c>
 8008b5a:	2b40      	cmp	r3, #64	; 0x40
 8008b5c:	d83c      	bhi.n	8008bd8 <_scanf_float+0xd0>
 8008b5e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8008b62:	b2c8      	uxtb	r0, r1
 8008b64:	280e      	cmp	r0, #14
 8008b66:	d93a      	bls.n	8008bde <_scanf_float+0xd6>
 8008b68:	f1b9 0f00 	cmp.w	r9, #0
 8008b6c:	d003      	beq.n	8008b76 <_scanf_float+0x6e>
 8008b6e:	6823      	ldr	r3, [r4, #0]
 8008b70:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008b74:	6023      	str	r3, [r4, #0]
 8008b76:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008b7a:	f1ba 0f01 	cmp.w	sl, #1
 8008b7e:	f200 8113 	bhi.w	8008da8 <_scanf_float+0x2a0>
 8008b82:	455e      	cmp	r6, fp
 8008b84:	f200 8105 	bhi.w	8008d92 <_scanf_float+0x28a>
 8008b88:	2501      	movs	r5, #1
 8008b8a:	4628      	mov	r0, r5
 8008b8c:	b007      	add	sp, #28
 8008b8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b92:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8008b96:	2a0d      	cmp	r2, #13
 8008b98:	d8e6      	bhi.n	8008b68 <_scanf_float+0x60>
 8008b9a:	a101      	add	r1, pc, #4	; (adr r1, 8008ba0 <_scanf_float+0x98>)
 8008b9c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008ba0:	08008cdf 	.word	0x08008cdf
 8008ba4:	08008b69 	.word	0x08008b69
 8008ba8:	08008b69 	.word	0x08008b69
 8008bac:	08008b69 	.word	0x08008b69
 8008bb0:	08008d3f 	.word	0x08008d3f
 8008bb4:	08008d17 	.word	0x08008d17
 8008bb8:	08008b69 	.word	0x08008b69
 8008bbc:	08008b69 	.word	0x08008b69
 8008bc0:	08008ced 	.word	0x08008ced
 8008bc4:	08008b69 	.word	0x08008b69
 8008bc8:	08008b69 	.word	0x08008b69
 8008bcc:	08008b69 	.word	0x08008b69
 8008bd0:	08008b69 	.word	0x08008b69
 8008bd4:	08008ca5 	.word	0x08008ca5
 8008bd8:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8008bdc:	e7db      	b.n	8008b96 <_scanf_float+0x8e>
 8008bde:	290e      	cmp	r1, #14
 8008be0:	d8c2      	bhi.n	8008b68 <_scanf_float+0x60>
 8008be2:	a001      	add	r0, pc, #4	; (adr r0, 8008be8 <_scanf_float+0xe0>)
 8008be4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8008be8:	08008c97 	.word	0x08008c97
 8008bec:	08008b69 	.word	0x08008b69
 8008bf0:	08008c97 	.word	0x08008c97
 8008bf4:	08008d2b 	.word	0x08008d2b
 8008bf8:	08008b69 	.word	0x08008b69
 8008bfc:	08008c45 	.word	0x08008c45
 8008c00:	08008c81 	.word	0x08008c81
 8008c04:	08008c81 	.word	0x08008c81
 8008c08:	08008c81 	.word	0x08008c81
 8008c0c:	08008c81 	.word	0x08008c81
 8008c10:	08008c81 	.word	0x08008c81
 8008c14:	08008c81 	.word	0x08008c81
 8008c18:	08008c81 	.word	0x08008c81
 8008c1c:	08008c81 	.word	0x08008c81
 8008c20:	08008c81 	.word	0x08008c81
 8008c24:	2b6e      	cmp	r3, #110	; 0x6e
 8008c26:	d809      	bhi.n	8008c3c <_scanf_float+0x134>
 8008c28:	2b60      	cmp	r3, #96	; 0x60
 8008c2a:	d8b2      	bhi.n	8008b92 <_scanf_float+0x8a>
 8008c2c:	2b54      	cmp	r3, #84	; 0x54
 8008c2e:	d077      	beq.n	8008d20 <_scanf_float+0x218>
 8008c30:	2b59      	cmp	r3, #89	; 0x59
 8008c32:	d199      	bne.n	8008b68 <_scanf_float+0x60>
 8008c34:	2d07      	cmp	r5, #7
 8008c36:	d197      	bne.n	8008b68 <_scanf_float+0x60>
 8008c38:	2508      	movs	r5, #8
 8008c3a:	e029      	b.n	8008c90 <_scanf_float+0x188>
 8008c3c:	2b74      	cmp	r3, #116	; 0x74
 8008c3e:	d06f      	beq.n	8008d20 <_scanf_float+0x218>
 8008c40:	2b79      	cmp	r3, #121	; 0x79
 8008c42:	e7f6      	b.n	8008c32 <_scanf_float+0x12a>
 8008c44:	6821      	ldr	r1, [r4, #0]
 8008c46:	05c8      	lsls	r0, r1, #23
 8008c48:	d51a      	bpl.n	8008c80 <_scanf_float+0x178>
 8008c4a:	9b02      	ldr	r3, [sp, #8]
 8008c4c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8008c50:	6021      	str	r1, [r4, #0]
 8008c52:	f109 0901 	add.w	r9, r9, #1
 8008c56:	b11b      	cbz	r3, 8008c60 <_scanf_float+0x158>
 8008c58:	3b01      	subs	r3, #1
 8008c5a:	3201      	adds	r2, #1
 8008c5c:	9302      	str	r3, [sp, #8]
 8008c5e:	60a2      	str	r2, [r4, #8]
 8008c60:	68a3      	ldr	r3, [r4, #8]
 8008c62:	3b01      	subs	r3, #1
 8008c64:	60a3      	str	r3, [r4, #8]
 8008c66:	6923      	ldr	r3, [r4, #16]
 8008c68:	3301      	adds	r3, #1
 8008c6a:	6123      	str	r3, [r4, #16]
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	3b01      	subs	r3, #1
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	607b      	str	r3, [r7, #4]
 8008c74:	f340 8084 	ble.w	8008d80 <_scanf_float+0x278>
 8008c78:	683b      	ldr	r3, [r7, #0]
 8008c7a:	3301      	adds	r3, #1
 8008c7c:	603b      	str	r3, [r7, #0]
 8008c7e:	e766      	b.n	8008b4e <_scanf_float+0x46>
 8008c80:	eb1a 0f05 	cmn.w	sl, r5
 8008c84:	f47f af70 	bne.w	8008b68 <_scanf_float+0x60>
 8008c88:	6822      	ldr	r2, [r4, #0]
 8008c8a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8008c8e:	6022      	str	r2, [r4, #0]
 8008c90:	f806 3b01 	strb.w	r3, [r6], #1
 8008c94:	e7e4      	b.n	8008c60 <_scanf_float+0x158>
 8008c96:	6822      	ldr	r2, [r4, #0]
 8008c98:	0610      	lsls	r0, r2, #24
 8008c9a:	f57f af65 	bpl.w	8008b68 <_scanf_float+0x60>
 8008c9e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008ca2:	e7f4      	b.n	8008c8e <_scanf_float+0x186>
 8008ca4:	f1ba 0f00 	cmp.w	sl, #0
 8008ca8:	d10e      	bne.n	8008cc8 <_scanf_float+0x1c0>
 8008caa:	f1b9 0f00 	cmp.w	r9, #0
 8008cae:	d10e      	bne.n	8008cce <_scanf_float+0x1c6>
 8008cb0:	6822      	ldr	r2, [r4, #0]
 8008cb2:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8008cb6:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8008cba:	d108      	bne.n	8008cce <_scanf_float+0x1c6>
 8008cbc:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008cc0:	6022      	str	r2, [r4, #0]
 8008cc2:	f04f 0a01 	mov.w	sl, #1
 8008cc6:	e7e3      	b.n	8008c90 <_scanf_float+0x188>
 8008cc8:	f1ba 0f02 	cmp.w	sl, #2
 8008ccc:	d055      	beq.n	8008d7a <_scanf_float+0x272>
 8008cce:	2d01      	cmp	r5, #1
 8008cd0:	d002      	beq.n	8008cd8 <_scanf_float+0x1d0>
 8008cd2:	2d04      	cmp	r5, #4
 8008cd4:	f47f af48 	bne.w	8008b68 <_scanf_float+0x60>
 8008cd8:	3501      	adds	r5, #1
 8008cda:	b2ed      	uxtb	r5, r5
 8008cdc:	e7d8      	b.n	8008c90 <_scanf_float+0x188>
 8008cde:	f1ba 0f01 	cmp.w	sl, #1
 8008ce2:	f47f af41 	bne.w	8008b68 <_scanf_float+0x60>
 8008ce6:	f04f 0a02 	mov.w	sl, #2
 8008cea:	e7d1      	b.n	8008c90 <_scanf_float+0x188>
 8008cec:	b97d      	cbnz	r5, 8008d0e <_scanf_float+0x206>
 8008cee:	f1b9 0f00 	cmp.w	r9, #0
 8008cf2:	f47f af3c 	bne.w	8008b6e <_scanf_float+0x66>
 8008cf6:	6822      	ldr	r2, [r4, #0]
 8008cf8:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8008cfc:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8008d00:	f47f af39 	bne.w	8008b76 <_scanf_float+0x6e>
 8008d04:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008d08:	6022      	str	r2, [r4, #0]
 8008d0a:	2501      	movs	r5, #1
 8008d0c:	e7c0      	b.n	8008c90 <_scanf_float+0x188>
 8008d0e:	2d03      	cmp	r5, #3
 8008d10:	d0e2      	beq.n	8008cd8 <_scanf_float+0x1d0>
 8008d12:	2d05      	cmp	r5, #5
 8008d14:	e7de      	b.n	8008cd4 <_scanf_float+0x1cc>
 8008d16:	2d02      	cmp	r5, #2
 8008d18:	f47f af26 	bne.w	8008b68 <_scanf_float+0x60>
 8008d1c:	2503      	movs	r5, #3
 8008d1e:	e7b7      	b.n	8008c90 <_scanf_float+0x188>
 8008d20:	2d06      	cmp	r5, #6
 8008d22:	f47f af21 	bne.w	8008b68 <_scanf_float+0x60>
 8008d26:	2507      	movs	r5, #7
 8008d28:	e7b2      	b.n	8008c90 <_scanf_float+0x188>
 8008d2a:	6822      	ldr	r2, [r4, #0]
 8008d2c:	0591      	lsls	r1, r2, #22
 8008d2e:	f57f af1b 	bpl.w	8008b68 <_scanf_float+0x60>
 8008d32:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8008d36:	6022      	str	r2, [r4, #0]
 8008d38:	f8cd 9004 	str.w	r9, [sp, #4]
 8008d3c:	e7a8      	b.n	8008c90 <_scanf_float+0x188>
 8008d3e:	6822      	ldr	r2, [r4, #0]
 8008d40:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8008d44:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8008d48:	d006      	beq.n	8008d58 <_scanf_float+0x250>
 8008d4a:	0550      	lsls	r0, r2, #21
 8008d4c:	f57f af0c 	bpl.w	8008b68 <_scanf_float+0x60>
 8008d50:	f1b9 0f00 	cmp.w	r9, #0
 8008d54:	f43f af0f 	beq.w	8008b76 <_scanf_float+0x6e>
 8008d58:	0591      	lsls	r1, r2, #22
 8008d5a:	bf58      	it	pl
 8008d5c:	9901      	ldrpl	r1, [sp, #4]
 8008d5e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008d62:	bf58      	it	pl
 8008d64:	eba9 0101 	subpl.w	r1, r9, r1
 8008d68:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8008d6c:	bf58      	it	pl
 8008d6e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8008d72:	6022      	str	r2, [r4, #0]
 8008d74:	f04f 0900 	mov.w	r9, #0
 8008d78:	e78a      	b.n	8008c90 <_scanf_float+0x188>
 8008d7a:	f04f 0a03 	mov.w	sl, #3
 8008d7e:	e787      	b.n	8008c90 <_scanf_float+0x188>
 8008d80:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8008d84:	4639      	mov	r1, r7
 8008d86:	4640      	mov	r0, r8
 8008d88:	4798      	blx	r3
 8008d8a:	2800      	cmp	r0, #0
 8008d8c:	f43f aedf 	beq.w	8008b4e <_scanf_float+0x46>
 8008d90:	e6ea      	b.n	8008b68 <_scanf_float+0x60>
 8008d92:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008d96:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008d9a:	463a      	mov	r2, r7
 8008d9c:	4640      	mov	r0, r8
 8008d9e:	4798      	blx	r3
 8008da0:	6923      	ldr	r3, [r4, #16]
 8008da2:	3b01      	subs	r3, #1
 8008da4:	6123      	str	r3, [r4, #16]
 8008da6:	e6ec      	b.n	8008b82 <_scanf_float+0x7a>
 8008da8:	1e6b      	subs	r3, r5, #1
 8008daa:	2b06      	cmp	r3, #6
 8008dac:	d825      	bhi.n	8008dfa <_scanf_float+0x2f2>
 8008dae:	2d02      	cmp	r5, #2
 8008db0:	d836      	bhi.n	8008e20 <_scanf_float+0x318>
 8008db2:	455e      	cmp	r6, fp
 8008db4:	f67f aee8 	bls.w	8008b88 <_scanf_float+0x80>
 8008db8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008dbc:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008dc0:	463a      	mov	r2, r7
 8008dc2:	4640      	mov	r0, r8
 8008dc4:	4798      	blx	r3
 8008dc6:	6923      	ldr	r3, [r4, #16]
 8008dc8:	3b01      	subs	r3, #1
 8008dca:	6123      	str	r3, [r4, #16]
 8008dcc:	e7f1      	b.n	8008db2 <_scanf_float+0x2aa>
 8008dce:	9802      	ldr	r0, [sp, #8]
 8008dd0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008dd4:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8008dd8:	9002      	str	r0, [sp, #8]
 8008dda:	463a      	mov	r2, r7
 8008ddc:	4640      	mov	r0, r8
 8008dde:	4798      	blx	r3
 8008de0:	6923      	ldr	r3, [r4, #16]
 8008de2:	3b01      	subs	r3, #1
 8008de4:	6123      	str	r3, [r4, #16]
 8008de6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008dea:	fa5f fa8a 	uxtb.w	sl, sl
 8008dee:	f1ba 0f02 	cmp.w	sl, #2
 8008df2:	d1ec      	bne.n	8008dce <_scanf_float+0x2c6>
 8008df4:	3d03      	subs	r5, #3
 8008df6:	b2ed      	uxtb	r5, r5
 8008df8:	1b76      	subs	r6, r6, r5
 8008dfa:	6823      	ldr	r3, [r4, #0]
 8008dfc:	05da      	lsls	r2, r3, #23
 8008dfe:	d52f      	bpl.n	8008e60 <_scanf_float+0x358>
 8008e00:	055b      	lsls	r3, r3, #21
 8008e02:	d510      	bpl.n	8008e26 <_scanf_float+0x31e>
 8008e04:	455e      	cmp	r6, fp
 8008e06:	f67f aebf 	bls.w	8008b88 <_scanf_float+0x80>
 8008e0a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008e0e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008e12:	463a      	mov	r2, r7
 8008e14:	4640      	mov	r0, r8
 8008e16:	4798      	blx	r3
 8008e18:	6923      	ldr	r3, [r4, #16]
 8008e1a:	3b01      	subs	r3, #1
 8008e1c:	6123      	str	r3, [r4, #16]
 8008e1e:	e7f1      	b.n	8008e04 <_scanf_float+0x2fc>
 8008e20:	46aa      	mov	sl, r5
 8008e22:	9602      	str	r6, [sp, #8]
 8008e24:	e7df      	b.n	8008de6 <_scanf_float+0x2de>
 8008e26:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8008e2a:	6923      	ldr	r3, [r4, #16]
 8008e2c:	2965      	cmp	r1, #101	; 0x65
 8008e2e:	f103 33ff 	add.w	r3, r3, #4294967295
 8008e32:	f106 35ff 	add.w	r5, r6, #4294967295
 8008e36:	6123      	str	r3, [r4, #16]
 8008e38:	d00c      	beq.n	8008e54 <_scanf_float+0x34c>
 8008e3a:	2945      	cmp	r1, #69	; 0x45
 8008e3c:	d00a      	beq.n	8008e54 <_scanf_float+0x34c>
 8008e3e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008e42:	463a      	mov	r2, r7
 8008e44:	4640      	mov	r0, r8
 8008e46:	4798      	blx	r3
 8008e48:	6923      	ldr	r3, [r4, #16]
 8008e4a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8008e4e:	3b01      	subs	r3, #1
 8008e50:	1eb5      	subs	r5, r6, #2
 8008e52:	6123      	str	r3, [r4, #16]
 8008e54:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008e58:	463a      	mov	r2, r7
 8008e5a:	4640      	mov	r0, r8
 8008e5c:	4798      	blx	r3
 8008e5e:	462e      	mov	r6, r5
 8008e60:	6825      	ldr	r5, [r4, #0]
 8008e62:	f015 0510 	ands.w	r5, r5, #16
 8008e66:	d158      	bne.n	8008f1a <_scanf_float+0x412>
 8008e68:	7035      	strb	r5, [r6, #0]
 8008e6a:	6823      	ldr	r3, [r4, #0]
 8008e6c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008e70:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008e74:	d11c      	bne.n	8008eb0 <_scanf_float+0x3a8>
 8008e76:	9b01      	ldr	r3, [sp, #4]
 8008e78:	454b      	cmp	r3, r9
 8008e7a:	eba3 0209 	sub.w	r2, r3, r9
 8008e7e:	d124      	bne.n	8008eca <_scanf_float+0x3c2>
 8008e80:	2200      	movs	r2, #0
 8008e82:	4659      	mov	r1, fp
 8008e84:	4640      	mov	r0, r8
 8008e86:	f000 ff29 	bl	8009cdc <_strtod_r>
 8008e8a:	9b03      	ldr	r3, [sp, #12]
 8008e8c:	6821      	ldr	r1, [r4, #0]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	f011 0f02 	tst.w	r1, #2
 8008e94:	ec57 6b10 	vmov	r6, r7, d0
 8008e98:	f103 0204 	add.w	r2, r3, #4
 8008e9c:	d020      	beq.n	8008ee0 <_scanf_float+0x3d8>
 8008e9e:	9903      	ldr	r1, [sp, #12]
 8008ea0:	600a      	str	r2, [r1, #0]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	e9c3 6700 	strd	r6, r7, [r3]
 8008ea8:	68e3      	ldr	r3, [r4, #12]
 8008eaa:	3301      	adds	r3, #1
 8008eac:	60e3      	str	r3, [r4, #12]
 8008eae:	e66c      	b.n	8008b8a <_scanf_float+0x82>
 8008eb0:	9b04      	ldr	r3, [sp, #16]
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d0e4      	beq.n	8008e80 <_scanf_float+0x378>
 8008eb6:	9905      	ldr	r1, [sp, #20]
 8008eb8:	230a      	movs	r3, #10
 8008eba:	462a      	mov	r2, r5
 8008ebc:	3101      	adds	r1, #1
 8008ebe:	4640      	mov	r0, r8
 8008ec0:	f000 ff96 	bl	8009df0 <_strtol_r>
 8008ec4:	9b04      	ldr	r3, [sp, #16]
 8008ec6:	9e05      	ldr	r6, [sp, #20]
 8008ec8:	1ac2      	subs	r2, r0, r3
 8008eca:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8008ece:	429e      	cmp	r6, r3
 8008ed0:	bf28      	it	cs
 8008ed2:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8008ed6:	4912      	ldr	r1, [pc, #72]	; (8008f20 <_scanf_float+0x418>)
 8008ed8:	4630      	mov	r0, r6
 8008eda:	f000 f8b9 	bl	8009050 <siprintf>
 8008ede:	e7cf      	b.n	8008e80 <_scanf_float+0x378>
 8008ee0:	f011 0f04 	tst.w	r1, #4
 8008ee4:	9903      	ldr	r1, [sp, #12]
 8008ee6:	600a      	str	r2, [r1, #0]
 8008ee8:	d1db      	bne.n	8008ea2 <_scanf_float+0x39a>
 8008eea:	f8d3 8000 	ldr.w	r8, [r3]
 8008eee:	ee10 2a10 	vmov	r2, s0
 8008ef2:	ee10 0a10 	vmov	r0, s0
 8008ef6:	463b      	mov	r3, r7
 8008ef8:	4639      	mov	r1, r7
 8008efa:	f7f7 fe17 	bl	8000b2c <__aeabi_dcmpun>
 8008efe:	b128      	cbz	r0, 8008f0c <_scanf_float+0x404>
 8008f00:	4808      	ldr	r0, [pc, #32]	; (8008f24 <_scanf_float+0x41c>)
 8008f02:	f000 f89f 	bl	8009044 <nanf>
 8008f06:	ed88 0a00 	vstr	s0, [r8]
 8008f0a:	e7cd      	b.n	8008ea8 <_scanf_float+0x3a0>
 8008f0c:	4630      	mov	r0, r6
 8008f0e:	4639      	mov	r1, r7
 8008f10:	f7f7 fe6a 	bl	8000be8 <__aeabi_d2f>
 8008f14:	f8c8 0000 	str.w	r0, [r8]
 8008f18:	e7c6      	b.n	8008ea8 <_scanf_float+0x3a0>
 8008f1a:	2500      	movs	r5, #0
 8008f1c:	e635      	b.n	8008b8a <_scanf_float+0x82>
 8008f1e:	bf00      	nop
 8008f20:	0800cc6c 	.word	0x0800cc6c
 8008f24:	0800d0e8 	.word	0x0800d0e8

08008f28 <iprintf>:
 8008f28:	b40f      	push	{r0, r1, r2, r3}
 8008f2a:	4b0a      	ldr	r3, [pc, #40]	; (8008f54 <iprintf+0x2c>)
 8008f2c:	b513      	push	{r0, r1, r4, lr}
 8008f2e:	681c      	ldr	r4, [r3, #0]
 8008f30:	b124      	cbz	r4, 8008f3c <iprintf+0x14>
 8008f32:	69a3      	ldr	r3, [r4, #24]
 8008f34:	b913      	cbnz	r3, 8008f3c <iprintf+0x14>
 8008f36:	4620      	mov	r0, r4
 8008f38:	f001 ffb0 	bl	800ae9c <__sinit>
 8008f3c:	ab05      	add	r3, sp, #20
 8008f3e:	9a04      	ldr	r2, [sp, #16]
 8008f40:	68a1      	ldr	r1, [r4, #8]
 8008f42:	9301      	str	r3, [sp, #4]
 8008f44:	4620      	mov	r0, r4
 8008f46:	f003 fb35 	bl	800c5b4 <_vfiprintf_r>
 8008f4a:	b002      	add	sp, #8
 8008f4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008f50:	b004      	add	sp, #16
 8008f52:	4770      	bx	lr
 8008f54:	2000000c 	.word	0x2000000c

08008f58 <_puts_r>:
 8008f58:	b570      	push	{r4, r5, r6, lr}
 8008f5a:	460e      	mov	r6, r1
 8008f5c:	4605      	mov	r5, r0
 8008f5e:	b118      	cbz	r0, 8008f68 <_puts_r+0x10>
 8008f60:	6983      	ldr	r3, [r0, #24]
 8008f62:	b90b      	cbnz	r3, 8008f68 <_puts_r+0x10>
 8008f64:	f001 ff9a 	bl	800ae9c <__sinit>
 8008f68:	69ab      	ldr	r3, [r5, #24]
 8008f6a:	68ac      	ldr	r4, [r5, #8]
 8008f6c:	b913      	cbnz	r3, 8008f74 <_puts_r+0x1c>
 8008f6e:	4628      	mov	r0, r5
 8008f70:	f001 ff94 	bl	800ae9c <__sinit>
 8008f74:	4b2c      	ldr	r3, [pc, #176]	; (8009028 <_puts_r+0xd0>)
 8008f76:	429c      	cmp	r4, r3
 8008f78:	d120      	bne.n	8008fbc <_puts_r+0x64>
 8008f7a:	686c      	ldr	r4, [r5, #4]
 8008f7c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008f7e:	07db      	lsls	r3, r3, #31
 8008f80:	d405      	bmi.n	8008f8e <_puts_r+0x36>
 8008f82:	89a3      	ldrh	r3, [r4, #12]
 8008f84:	0598      	lsls	r0, r3, #22
 8008f86:	d402      	bmi.n	8008f8e <_puts_r+0x36>
 8008f88:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008f8a:	f002 fb98 	bl	800b6be <__retarget_lock_acquire_recursive>
 8008f8e:	89a3      	ldrh	r3, [r4, #12]
 8008f90:	0719      	lsls	r1, r3, #28
 8008f92:	d51d      	bpl.n	8008fd0 <_puts_r+0x78>
 8008f94:	6923      	ldr	r3, [r4, #16]
 8008f96:	b1db      	cbz	r3, 8008fd0 <_puts_r+0x78>
 8008f98:	3e01      	subs	r6, #1
 8008f9a:	68a3      	ldr	r3, [r4, #8]
 8008f9c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008fa0:	3b01      	subs	r3, #1
 8008fa2:	60a3      	str	r3, [r4, #8]
 8008fa4:	bb39      	cbnz	r1, 8008ff6 <_puts_r+0x9e>
 8008fa6:	2b00      	cmp	r3, #0
 8008fa8:	da38      	bge.n	800901c <_puts_r+0xc4>
 8008faa:	4622      	mov	r2, r4
 8008fac:	210a      	movs	r1, #10
 8008fae:	4628      	mov	r0, r5
 8008fb0:	f000 ff20 	bl	8009df4 <__swbuf_r>
 8008fb4:	3001      	adds	r0, #1
 8008fb6:	d011      	beq.n	8008fdc <_puts_r+0x84>
 8008fb8:	250a      	movs	r5, #10
 8008fba:	e011      	b.n	8008fe0 <_puts_r+0x88>
 8008fbc:	4b1b      	ldr	r3, [pc, #108]	; (800902c <_puts_r+0xd4>)
 8008fbe:	429c      	cmp	r4, r3
 8008fc0:	d101      	bne.n	8008fc6 <_puts_r+0x6e>
 8008fc2:	68ac      	ldr	r4, [r5, #8]
 8008fc4:	e7da      	b.n	8008f7c <_puts_r+0x24>
 8008fc6:	4b1a      	ldr	r3, [pc, #104]	; (8009030 <_puts_r+0xd8>)
 8008fc8:	429c      	cmp	r4, r3
 8008fca:	bf08      	it	eq
 8008fcc:	68ec      	ldreq	r4, [r5, #12]
 8008fce:	e7d5      	b.n	8008f7c <_puts_r+0x24>
 8008fd0:	4621      	mov	r1, r4
 8008fd2:	4628      	mov	r0, r5
 8008fd4:	f000 ff60 	bl	8009e98 <__swsetup_r>
 8008fd8:	2800      	cmp	r0, #0
 8008fda:	d0dd      	beq.n	8008f98 <_puts_r+0x40>
 8008fdc:	f04f 35ff 	mov.w	r5, #4294967295
 8008fe0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008fe2:	07da      	lsls	r2, r3, #31
 8008fe4:	d405      	bmi.n	8008ff2 <_puts_r+0x9a>
 8008fe6:	89a3      	ldrh	r3, [r4, #12]
 8008fe8:	059b      	lsls	r3, r3, #22
 8008fea:	d402      	bmi.n	8008ff2 <_puts_r+0x9a>
 8008fec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008fee:	f002 fb67 	bl	800b6c0 <__retarget_lock_release_recursive>
 8008ff2:	4628      	mov	r0, r5
 8008ff4:	bd70      	pop	{r4, r5, r6, pc}
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	da04      	bge.n	8009004 <_puts_r+0xac>
 8008ffa:	69a2      	ldr	r2, [r4, #24]
 8008ffc:	429a      	cmp	r2, r3
 8008ffe:	dc06      	bgt.n	800900e <_puts_r+0xb6>
 8009000:	290a      	cmp	r1, #10
 8009002:	d004      	beq.n	800900e <_puts_r+0xb6>
 8009004:	6823      	ldr	r3, [r4, #0]
 8009006:	1c5a      	adds	r2, r3, #1
 8009008:	6022      	str	r2, [r4, #0]
 800900a:	7019      	strb	r1, [r3, #0]
 800900c:	e7c5      	b.n	8008f9a <_puts_r+0x42>
 800900e:	4622      	mov	r2, r4
 8009010:	4628      	mov	r0, r5
 8009012:	f000 feef 	bl	8009df4 <__swbuf_r>
 8009016:	3001      	adds	r0, #1
 8009018:	d1bf      	bne.n	8008f9a <_puts_r+0x42>
 800901a:	e7df      	b.n	8008fdc <_puts_r+0x84>
 800901c:	6823      	ldr	r3, [r4, #0]
 800901e:	250a      	movs	r5, #10
 8009020:	1c5a      	adds	r2, r3, #1
 8009022:	6022      	str	r2, [r4, #0]
 8009024:	701d      	strb	r5, [r3, #0]
 8009026:	e7db      	b.n	8008fe0 <_puts_r+0x88>
 8009028:	0800ce80 	.word	0x0800ce80
 800902c:	0800cea0 	.word	0x0800cea0
 8009030:	0800ce60 	.word	0x0800ce60

08009034 <puts>:
 8009034:	4b02      	ldr	r3, [pc, #8]	; (8009040 <puts+0xc>)
 8009036:	4601      	mov	r1, r0
 8009038:	6818      	ldr	r0, [r3, #0]
 800903a:	f7ff bf8d 	b.w	8008f58 <_puts_r>
 800903e:	bf00      	nop
 8009040:	2000000c 	.word	0x2000000c

08009044 <nanf>:
 8009044:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800904c <nanf+0x8>
 8009048:	4770      	bx	lr
 800904a:	bf00      	nop
 800904c:	7fc00000 	.word	0x7fc00000

08009050 <siprintf>:
 8009050:	b40e      	push	{r1, r2, r3}
 8009052:	b500      	push	{lr}
 8009054:	b09c      	sub	sp, #112	; 0x70
 8009056:	ab1d      	add	r3, sp, #116	; 0x74
 8009058:	9002      	str	r0, [sp, #8]
 800905a:	9006      	str	r0, [sp, #24]
 800905c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009060:	4809      	ldr	r0, [pc, #36]	; (8009088 <siprintf+0x38>)
 8009062:	9107      	str	r1, [sp, #28]
 8009064:	9104      	str	r1, [sp, #16]
 8009066:	4909      	ldr	r1, [pc, #36]	; (800908c <siprintf+0x3c>)
 8009068:	f853 2b04 	ldr.w	r2, [r3], #4
 800906c:	9105      	str	r1, [sp, #20]
 800906e:	6800      	ldr	r0, [r0, #0]
 8009070:	9301      	str	r3, [sp, #4]
 8009072:	a902      	add	r1, sp, #8
 8009074:	f003 f974 	bl	800c360 <_svfiprintf_r>
 8009078:	9b02      	ldr	r3, [sp, #8]
 800907a:	2200      	movs	r2, #0
 800907c:	701a      	strb	r2, [r3, #0]
 800907e:	b01c      	add	sp, #112	; 0x70
 8009080:	f85d eb04 	ldr.w	lr, [sp], #4
 8009084:	b003      	add	sp, #12
 8009086:	4770      	bx	lr
 8009088:	2000000c 	.word	0x2000000c
 800908c:	ffff0208 	.word	0xffff0208

08009090 <sulp>:
 8009090:	b570      	push	{r4, r5, r6, lr}
 8009092:	4604      	mov	r4, r0
 8009094:	460d      	mov	r5, r1
 8009096:	ec45 4b10 	vmov	d0, r4, r5
 800909a:	4616      	mov	r6, r2
 800909c:	f002 fefc 	bl	800be98 <__ulp>
 80090a0:	ec51 0b10 	vmov	r0, r1, d0
 80090a4:	b17e      	cbz	r6, 80090c6 <sulp+0x36>
 80090a6:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80090aa:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	dd09      	ble.n	80090c6 <sulp+0x36>
 80090b2:	051b      	lsls	r3, r3, #20
 80090b4:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80090b8:	2400      	movs	r4, #0
 80090ba:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80090be:	4622      	mov	r2, r4
 80090c0:	462b      	mov	r3, r5
 80090c2:	f7f7 fa99 	bl	80005f8 <__aeabi_dmul>
 80090c6:	bd70      	pop	{r4, r5, r6, pc}

080090c8 <_strtod_l>:
 80090c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090cc:	b0a3      	sub	sp, #140	; 0x8c
 80090ce:	461f      	mov	r7, r3
 80090d0:	2300      	movs	r3, #0
 80090d2:	931e      	str	r3, [sp, #120]	; 0x78
 80090d4:	4ba4      	ldr	r3, [pc, #656]	; (8009368 <_strtod_l+0x2a0>)
 80090d6:	9219      	str	r2, [sp, #100]	; 0x64
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	9307      	str	r3, [sp, #28]
 80090dc:	4604      	mov	r4, r0
 80090de:	4618      	mov	r0, r3
 80090e0:	4688      	mov	r8, r1
 80090e2:	f7f7 f875 	bl	80001d0 <strlen>
 80090e6:	f04f 0a00 	mov.w	sl, #0
 80090ea:	4605      	mov	r5, r0
 80090ec:	f04f 0b00 	mov.w	fp, #0
 80090f0:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 80090f4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80090f6:	781a      	ldrb	r2, [r3, #0]
 80090f8:	2a2b      	cmp	r2, #43	; 0x2b
 80090fa:	d04c      	beq.n	8009196 <_strtod_l+0xce>
 80090fc:	d839      	bhi.n	8009172 <_strtod_l+0xaa>
 80090fe:	2a0d      	cmp	r2, #13
 8009100:	d832      	bhi.n	8009168 <_strtod_l+0xa0>
 8009102:	2a08      	cmp	r2, #8
 8009104:	d832      	bhi.n	800916c <_strtod_l+0xa4>
 8009106:	2a00      	cmp	r2, #0
 8009108:	d03c      	beq.n	8009184 <_strtod_l+0xbc>
 800910a:	2300      	movs	r3, #0
 800910c:	930e      	str	r3, [sp, #56]	; 0x38
 800910e:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8009110:	7833      	ldrb	r3, [r6, #0]
 8009112:	2b30      	cmp	r3, #48	; 0x30
 8009114:	f040 80b4 	bne.w	8009280 <_strtod_l+0x1b8>
 8009118:	7873      	ldrb	r3, [r6, #1]
 800911a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800911e:	2b58      	cmp	r3, #88	; 0x58
 8009120:	d16c      	bne.n	80091fc <_strtod_l+0x134>
 8009122:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009124:	9301      	str	r3, [sp, #4]
 8009126:	ab1e      	add	r3, sp, #120	; 0x78
 8009128:	9702      	str	r7, [sp, #8]
 800912a:	9300      	str	r3, [sp, #0]
 800912c:	4a8f      	ldr	r2, [pc, #572]	; (800936c <_strtod_l+0x2a4>)
 800912e:	ab1f      	add	r3, sp, #124	; 0x7c
 8009130:	a91d      	add	r1, sp, #116	; 0x74
 8009132:	4620      	mov	r0, r4
 8009134:	f001 ffb6 	bl	800b0a4 <__gethex>
 8009138:	f010 0707 	ands.w	r7, r0, #7
 800913c:	4605      	mov	r5, r0
 800913e:	d005      	beq.n	800914c <_strtod_l+0x84>
 8009140:	2f06      	cmp	r7, #6
 8009142:	d12a      	bne.n	800919a <_strtod_l+0xd2>
 8009144:	3601      	adds	r6, #1
 8009146:	2300      	movs	r3, #0
 8009148:	961d      	str	r6, [sp, #116]	; 0x74
 800914a:	930e      	str	r3, [sp, #56]	; 0x38
 800914c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800914e:	2b00      	cmp	r3, #0
 8009150:	f040 8596 	bne.w	8009c80 <_strtod_l+0xbb8>
 8009154:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009156:	b1db      	cbz	r3, 8009190 <_strtod_l+0xc8>
 8009158:	4652      	mov	r2, sl
 800915a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800915e:	ec43 2b10 	vmov	d0, r2, r3
 8009162:	b023      	add	sp, #140	; 0x8c
 8009164:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009168:	2a20      	cmp	r2, #32
 800916a:	d1ce      	bne.n	800910a <_strtod_l+0x42>
 800916c:	3301      	adds	r3, #1
 800916e:	931d      	str	r3, [sp, #116]	; 0x74
 8009170:	e7c0      	b.n	80090f4 <_strtod_l+0x2c>
 8009172:	2a2d      	cmp	r2, #45	; 0x2d
 8009174:	d1c9      	bne.n	800910a <_strtod_l+0x42>
 8009176:	2201      	movs	r2, #1
 8009178:	920e      	str	r2, [sp, #56]	; 0x38
 800917a:	1c5a      	adds	r2, r3, #1
 800917c:	921d      	str	r2, [sp, #116]	; 0x74
 800917e:	785b      	ldrb	r3, [r3, #1]
 8009180:	2b00      	cmp	r3, #0
 8009182:	d1c4      	bne.n	800910e <_strtod_l+0x46>
 8009184:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009186:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800918a:	2b00      	cmp	r3, #0
 800918c:	f040 8576 	bne.w	8009c7c <_strtod_l+0xbb4>
 8009190:	4652      	mov	r2, sl
 8009192:	465b      	mov	r3, fp
 8009194:	e7e3      	b.n	800915e <_strtod_l+0x96>
 8009196:	2200      	movs	r2, #0
 8009198:	e7ee      	b.n	8009178 <_strtod_l+0xb0>
 800919a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800919c:	b13a      	cbz	r2, 80091ae <_strtod_l+0xe6>
 800919e:	2135      	movs	r1, #53	; 0x35
 80091a0:	a820      	add	r0, sp, #128	; 0x80
 80091a2:	f002 ff84 	bl	800c0ae <__copybits>
 80091a6:	991e      	ldr	r1, [sp, #120]	; 0x78
 80091a8:	4620      	mov	r0, r4
 80091aa:	f002 fb49 	bl	800b840 <_Bfree>
 80091ae:	3f01      	subs	r7, #1
 80091b0:	2f05      	cmp	r7, #5
 80091b2:	d807      	bhi.n	80091c4 <_strtod_l+0xfc>
 80091b4:	e8df f007 	tbb	[pc, r7]
 80091b8:	1d180b0e 	.word	0x1d180b0e
 80091bc:	030e      	.short	0x030e
 80091be:	f04f 0b00 	mov.w	fp, #0
 80091c2:	46da      	mov	sl, fp
 80091c4:	0728      	lsls	r0, r5, #28
 80091c6:	d5c1      	bpl.n	800914c <_strtod_l+0x84>
 80091c8:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 80091cc:	e7be      	b.n	800914c <_strtod_l+0x84>
 80091ce:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 80091d2:	e7f7      	b.n	80091c4 <_strtod_l+0xfc>
 80091d4:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 80091d8:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 80091da:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80091de:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80091e2:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80091e6:	e7ed      	b.n	80091c4 <_strtod_l+0xfc>
 80091e8:	f8df b184 	ldr.w	fp, [pc, #388]	; 8009370 <_strtod_l+0x2a8>
 80091ec:	f04f 0a00 	mov.w	sl, #0
 80091f0:	e7e8      	b.n	80091c4 <_strtod_l+0xfc>
 80091f2:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 80091f6:	f04f 3aff 	mov.w	sl, #4294967295
 80091fa:	e7e3      	b.n	80091c4 <_strtod_l+0xfc>
 80091fc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80091fe:	1c5a      	adds	r2, r3, #1
 8009200:	921d      	str	r2, [sp, #116]	; 0x74
 8009202:	785b      	ldrb	r3, [r3, #1]
 8009204:	2b30      	cmp	r3, #48	; 0x30
 8009206:	d0f9      	beq.n	80091fc <_strtod_l+0x134>
 8009208:	2b00      	cmp	r3, #0
 800920a:	d09f      	beq.n	800914c <_strtod_l+0x84>
 800920c:	2301      	movs	r3, #1
 800920e:	f04f 0900 	mov.w	r9, #0
 8009212:	9304      	str	r3, [sp, #16]
 8009214:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009216:	930a      	str	r3, [sp, #40]	; 0x28
 8009218:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800921c:	464f      	mov	r7, r9
 800921e:	220a      	movs	r2, #10
 8009220:	981d      	ldr	r0, [sp, #116]	; 0x74
 8009222:	7806      	ldrb	r6, [r0, #0]
 8009224:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8009228:	b2d9      	uxtb	r1, r3
 800922a:	2909      	cmp	r1, #9
 800922c:	d92a      	bls.n	8009284 <_strtod_l+0x1bc>
 800922e:	9907      	ldr	r1, [sp, #28]
 8009230:	462a      	mov	r2, r5
 8009232:	f003 fb4c 	bl	800c8ce <strncmp>
 8009236:	b398      	cbz	r0, 80092a0 <_strtod_l+0x1d8>
 8009238:	2000      	movs	r0, #0
 800923a:	4633      	mov	r3, r6
 800923c:	463d      	mov	r5, r7
 800923e:	9007      	str	r0, [sp, #28]
 8009240:	4602      	mov	r2, r0
 8009242:	2b65      	cmp	r3, #101	; 0x65
 8009244:	d001      	beq.n	800924a <_strtod_l+0x182>
 8009246:	2b45      	cmp	r3, #69	; 0x45
 8009248:	d118      	bne.n	800927c <_strtod_l+0x1b4>
 800924a:	b91d      	cbnz	r5, 8009254 <_strtod_l+0x18c>
 800924c:	9b04      	ldr	r3, [sp, #16]
 800924e:	4303      	orrs	r3, r0
 8009250:	d098      	beq.n	8009184 <_strtod_l+0xbc>
 8009252:	2500      	movs	r5, #0
 8009254:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 8009258:	f108 0301 	add.w	r3, r8, #1
 800925c:	931d      	str	r3, [sp, #116]	; 0x74
 800925e:	f898 3001 	ldrb.w	r3, [r8, #1]
 8009262:	2b2b      	cmp	r3, #43	; 0x2b
 8009264:	d075      	beq.n	8009352 <_strtod_l+0x28a>
 8009266:	2b2d      	cmp	r3, #45	; 0x2d
 8009268:	d07b      	beq.n	8009362 <_strtod_l+0x29a>
 800926a:	f04f 0c00 	mov.w	ip, #0
 800926e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8009272:	2909      	cmp	r1, #9
 8009274:	f240 8082 	bls.w	800937c <_strtod_l+0x2b4>
 8009278:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800927c:	2600      	movs	r6, #0
 800927e:	e09d      	b.n	80093bc <_strtod_l+0x2f4>
 8009280:	2300      	movs	r3, #0
 8009282:	e7c4      	b.n	800920e <_strtod_l+0x146>
 8009284:	2f08      	cmp	r7, #8
 8009286:	bfd8      	it	le
 8009288:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800928a:	f100 0001 	add.w	r0, r0, #1
 800928e:	bfda      	itte	le
 8009290:	fb02 3301 	mlale	r3, r2, r1, r3
 8009294:	9309      	strle	r3, [sp, #36]	; 0x24
 8009296:	fb02 3909 	mlagt	r9, r2, r9, r3
 800929a:	3701      	adds	r7, #1
 800929c:	901d      	str	r0, [sp, #116]	; 0x74
 800929e:	e7bf      	b.n	8009220 <_strtod_l+0x158>
 80092a0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80092a2:	195a      	adds	r2, r3, r5
 80092a4:	921d      	str	r2, [sp, #116]	; 0x74
 80092a6:	5d5b      	ldrb	r3, [r3, r5]
 80092a8:	2f00      	cmp	r7, #0
 80092aa:	d037      	beq.n	800931c <_strtod_l+0x254>
 80092ac:	9007      	str	r0, [sp, #28]
 80092ae:	463d      	mov	r5, r7
 80092b0:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80092b4:	2a09      	cmp	r2, #9
 80092b6:	d912      	bls.n	80092de <_strtod_l+0x216>
 80092b8:	2201      	movs	r2, #1
 80092ba:	e7c2      	b.n	8009242 <_strtod_l+0x17a>
 80092bc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80092be:	1c5a      	adds	r2, r3, #1
 80092c0:	921d      	str	r2, [sp, #116]	; 0x74
 80092c2:	785b      	ldrb	r3, [r3, #1]
 80092c4:	3001      	adds	r0, #1
 80092c6:	2b30      	cmp	r3, #48	; 0x30
 80092c8:	d0f8      	beq.n	80092bc <_strtod_l+0x1f4>
 80092ca:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 80092ce:	2a08      	cmp	r2, #8
 80092d0:	f200 84db 	bhi.w	8009c8a <_strtod_l+0xbc2>
 80092d4:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80092d6:	9007      	str	r0, [sp, #28]
 80092d8:	2000      	movs	r0, #0
 80092da:	920a      	str	r2, [sp, #40]	; 0x28
 80092dc:	4605      	mov	r5, r0
 80092de:	3b30      	subs	r3, #48	; 0x30
 80092e0:	f100 0201 	add.w	r2, r0, #1
 80092e4:	d014      	beq.n	8009310 <_strtod_l+0x248>
 80092e6:	9907      	ldr	r1, [sp, #28]
 80092e8:	4411      	add	r1, r2
 80092ea:	9107      	str	r1, [sp, #28]
 80092ec:	462a      	mov	r2, r5
 80092ee:	eb00 0e05 	add.w	lr, r0, r5
 80092f2:	210a      	movs	r1, #10
 80092f4:	4572      	cmp	r2, lr
 80092f6:	d113      	bne.n	8009320 <_strtod_l+0x258>
 80092f8:	182a      	adds	r2, r5, r0
 80092fa:	2a08      	cmp	r2, #8
 80092fc:	f105 0501 	add.w	r5, r5, #1
 8009300:	4405      	add	r5, r0
 8009302:	dc1c      	bgt.n	800933e <_strtod_l+0x276>
 8009304:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009306:	220a      	movs	r2, #10
 8009308:	fb02 3301 	mla	r3, r2, r1, r3
 800930c:	9309      	str	r3, [sp, #36]	; 0x24
 800930e:	2200      	movs	r2, #0
 8009310:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009312:	1c59      	adds	r1, r3, #1
 8009314:	911d      	str	r1, [sp, #116]	; 0x74
 8009316:	785b      	ldrb	r3, [r3, #1]
 8009318:	4610      	mov	r0, r2
 800931a:	e7c9      	b.n	80092b0 <_strtod_l+0x1e8>
 800931c:	4638      	mov	r0, r7
 800931e:	e7d2      	b.n	80092c6 <_strtod_l+0x1fe>
 8009320:	2a08      	cmp	r2, #8
 8009322:	dc04      	bgt.n	800932e <_strtod_l+0x266>
 8009324:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8009326:	434e      	muls	r6, r1
 8009328:	9609      	str	r6, [sp, #36]	; 0x24
 800932a:	3201      	adds	r2, #1
 800932c:	e7e2      	b.n	80092f4 <_strtod_l+0x22c>
 800932e:	f102 0c01 	add.w	ip, r2, #1
 8009332:	f1bc 0f10 	cmp.w	ip, #16
 8009336:	bfd8      	it	le
 8009338:	fb01 f909 	mulle.w	r9, r1, r9
 800933c:	e7f5      	b.n	800932a <_strtod_l+0x262>
 800933e:	2d10      	cmp	r5, #16
 8009340:	bfdc      	itt	le
 8009342:	220a      	movle	r2, #10
 8009344:	fb02 3909 	mlale	r9, r2, r9, r3
 8009348:	e7e1      	b.n	800930e <_strtod_l+0x246>
 800934a:	2300      	movs	r3, #0
 800934c:	9307      	str	r3, [sp, #28]
 800934e:	2201      	movs	r2, #1
 8009350:	e77c      	b.n	800924c <_strtod_l+0x184>
 8009352:	f04f 0c00 	mov.w	ip, #0
 8009356:	f108 0302 	add.w	r3, r8, #2
 800935a:	931d      	str	r3, [sp, #116]	; 0x74
 800935c:	f898 3002 	ldrb.w	r3, [r8, #2]
 8009360:	e785      	b.n	800926e <_strtod_l+0x1a6>
 8009362:	f04f 0c01 	mov.w	ip, #1
 8009366:	e7f6      	b.n	8009356 <_strtod_l+0x28e>
 8009368:	0800cf2c 	.word	0x0800cf2c
 800936c:	0800cc74 	.word	0x0800cc74
 8009370:	7ff00000 	.word	0x7ff00000
 8009374:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009376:	1c59      	adds	r1, r3, #1
 8009378:	911d      	str	r1, [sp, #116]	; 0x74
 800937a:	785b      	ldrb	r3, [r3, #1]
 800937c:	2b30      	cmp	r3, #48	; 0x30
 800937e:	d0f9      	beq.n	8009374 <_strtod_l+0x2ac>
 8009380:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 8009384:	2908      	cmp	r1, #8
 8009386:	f63f af79 	bhi.w	800927c <_strtod_l+0x1b4>
 800938a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800938e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009390:	9308      	str	r3, [sp, #32]
 8009392:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009394:	1c59      	adds	r1, r3, #1
 8009396:	911d      	str	r1, [sp, #116]	; 0x74
 8009398:	785b      	ldrb	r3, [r3, #1]
 800939a:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 800939e:	2e09      	cmp	r6, #9
 80093a0:	d937      	bls.n	8009412 <_strtod_l+0x34a>
 80093a2:	9e08      	ldr	r6, [sp, #32]
 80093a4:	1b89      	subs	r1, r1, r6
 80093a6:	2908      	cmp	r1, #8
 80093a8:	f644 661f 	movw	r6, #19999	; 0x4e1f
 80093ac:	dc02      	bgt.n	80093b4 <_strtod_l+0x2ec>
 80093ae:	4576      	cmp	r6, lr
 80093b0:	bfa8      	it	ge
 80093b2:	4676      	movge	r6, lr
 80093b4:	f1bc 0f00 	cmp.w	ip, #0
 80093b8:	d000      	beq.n	80093bc <_strtod_l+0x2f4>
 80093ba:	4276      	negs	r6, r6
 80093bc:	2d00      	cmp	r5, #0
 80093be:	d14f      	bne.n	8009460 <_strtod_l+0x398>
 80093c0:	9904      	ldr	r1, [sp, #16]
 80093c2:	4301      	orrs	r1, r0
 80093c4:	f47f aec2 	bne.w	800914c <_strtod_l+0x84>
 80093c8:	2a00      	cmp	r2, #0
 80093ca:	f47f aedb 	bne.w	8009184 <_strtod_l+0xbc>
 80093ce:	2b69      	cmp	r3, #105	; 0x69
 80093d0:	d027      	beq.n	8009422 <_strtod_l+0x35a>
 80093d2:	dc24      	bgt.n	800941e <_strtod_l+0x356>
 80093d4:	2b49      	cmp	r3, #73	; 0x49
 80093d6:	d024      	beq.n	8009422 <_strtod_l+0x35a>
 80093d8:	2b4e      	cmp	r3, #78	; 0x4e
 80093da:	f47f aed3 	bne.w	8009184 <_strtod_l+0xbc>
 80093de:	499e      	ldr	r1, [pc, #632]	; (8009658 <_strtod_l+0x590>)
 80093e0:	a81d      	add	r0, sp, #116	; 0x74
 80093e2:	f002 f8b7 	bl	800b554 <__match>
 80093e6:	2800      	cmp	r0, #0
 80093e8:	f43f aecc 	beq.w	8009184 <_strtod_l+0xbc>
 80093ec:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80093ee:	781b      	ldrb	r3, [r3, #0]
 80093f0:	2b28      	cmp	r3, #40	; 0x28
 80093f2:	d12d      	bne.n	8009450 <_strtod_l+0x388>
 80093f4:	4999      	ldr	r1, [pc, #612]	; (800965c <_strtod_l+0x594>)
 80093f6:	aa20      	add	r2, sp, #128	; 0x80
 80093f8:	a81d      	add	r0, sp, #116	; 0x74
 80093fa:	f002 f8bf 	bl	800b57c <__hexnan>
 80093fe:	2805      	cmp	r0, #5
 8009400:	d126      	bne.n	8009450 <_strtod_l+0x388>
 8009402:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009404:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 8009408:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800940c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8009410:	e69c      	b.n	800914c <_strtod_l+0x84>
 8009412:	210a      	movs	r1, #10
 8009414:	fb01 3e0e 	mla	lr, r1, lr, r3
 8009418:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800941c:	e7b9      	b.n	8009392 <_strtod_l+0x2ca>
 800941e:	2b6e      	cmp	r3, #110	; 0x6e
 8009420:	e7db      	b.n	80093da <_strtod_l+0x312>
 8009422:	498f      	ldr	r1, [pc, #572]	; (8009660 <_strtod_l+0x598>)
 8009424:	a81d      	add	r0, sp, #116	; 0x74
 8009426:	f002 f895 	bl	800b554 <__match>
 800942a:	2800      	cmp	r0, #0
 800942c:	f43f aeaa 	beq.w	8009184 <_strtod_l+0xbc>
 8009430:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009432:	498c      	ldr	r1, [pc, #560]	; (8009664 <_strtod_l+0x59c>)
 8009434:	3b01      	subs	r3, #1
 8009436:	a81d      	add	r0, sp, #116	; 0x74
 8009438:	931d      	str	r3, [sp, #116]	; 0x74
 800943a:	f002 f88b 	bl	800b554 <__match>
 800943e:	b910      	cbnz	r0, 8009446 <_strtod_l+0x37e>
 8009440:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009442:	3301      	adds	r3, #1
 8009444:	931d      	str	r3, [sp, #116]	; 0x74
 8009446:	f8df b22c 	ldr.w	fp, [pc, #556]	; 8009674 <_strtod_l+0x5ac>
 800944a:	f04f 0a00 	mov.w	sl, #0
 800944e:	e67d      	b.n	800914c <_strtod_l+0x84>
 8009450:	4885      	ldr	r0, [pc, #532]	; (8009668 <_strtod_l+0x5a0>)
 8009452:	f003 f9e1 	bl	800c818 <nan>
 8009456:	ed8d 0b04 	vstr	d0, [sp, #16]
 800945a:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800945e:	e675      	b.n	800914c <_strtod_l+0x84>
 8009460:	9b07      	ldr	r3, [sp, #28]
 8009462:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009464:	1af3      	subs	r3, r6, r3
 8009466:	2f00      	cmp	r7, #0
 8009468:	bf08      	it	eq
 800946a:	462f      	moveq	r7, r5
 800946c:	2d10      	cmp	r5, #16
 800946e:	9308      	str	r3, [sp, #32]
 8009470:	46a8      	mov	r8, r5
 8009472:	bfa8      	it	ge
 8009474:	f04f 0810 	movge.w	r8, #16
 8009478:	f7f7 f844 	bl	8000504 <__aeabi_ui2d>
 800947c:	2d09      	cmp	r5, #9
 800947e:	4682      	mov	sl, r0
 8009480:	468b      	mov	fp, r1
 8009482:	dd13      	ble.n	80094ac <_strtod_l+0x3e4>
 8009484:	4b79      	ldr	r3, [pc, #484]	; (800966c <_strtod_l+0x5a4>)
 8009486:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800948a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800948e:	f7f7 f8b3 	bl	80005f8 <__aeabi_dmul>
 8009492:	4682      	mov	sl, r0
 8009494:	4648      	mov	r0, r9
 8009496:	468b      	mov	fp, r1
 8009498:	f7f7 f834 	bl	8000504 <__aeabi_ui2d>
 800949c:	4602      	mov	r2, r0
 800949e:	460b      	mov	r3, r1
 80094a0:	4650      	mov	r0, sl
 80094a2:	4659      	mov	r1, fp
 80094a4:	f7f6 fef2 	bl	800028c <__adddf3>
 80094a8:	4682      	mov	sl, r0
 80094aa:	468b      	mov	fp, r1
 80094ac:	2d0f      	cmp	r5, #15
 80094ae:	dc38      	bgt.n	8009522 <_strtod_l+0x45a>
 80094b0:	9b08      	ldr	r3, [sp, #32]
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	f43f ae4a 	beq.w	800914c <_strtod_l+0x84>
 80094b8:	dd24      	ble.n	8009504 <_strtod_l+0x43c>
 80094ba:	2b16      	cmp	r3, #22
 80094bc:	dc0b      	bgt.n	80094d6 <_strtod_l+0x40e>
 80094be:	4d6b      	ldr	r5, [pc, #428]	; (800966c <_strtod_l+0x5a4>)
 80094c0:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 80094c4:	e9d5 0100 	ldrd	r0, r1, [r5]
 80094c8:	4652      	mov	r2, sl
 80094ca:	465b      	mov	r3, fp
 80094cc:	f7f7 f894 	bl	80005f8 <__aeabi_dmul>
 80094d0:	4682      	mov	sl, r0
 80094d2:	468b      	mov	fp, r1
 80094d4:	e63a      	b.n	800914c <_strtod_l+0x84>
 80094d6:	9a08      	ldr	r2, [sp, #32]
 80094d8:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 80094dc:	4293      	cmp	r3, r2
 80094de:	db20      	blt.n	8009522 <_strtod_l+0x45a>
 80094e0:	4c62      	ldr	r4, [pc, #392]	; (800966c <_strtod_l+0x5a4>)
 80094e2:	f1c5 050f 	rsb	r5, r5, #15
 80094e6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80094ea:	4652      	mov	r2, sl
 80094ec:	465b      	mov	r3, fp
 80094ee:	e9d1 0100 	ldrd	r0, r1, [r1]
 80094f2:	f7f7 f881 	bl	80005f8 <__aeabi_dmul>
 80094f6:	9b08      	ldr	r3, [sp, #32]
 80094f8:	1b5d      	subs	r5, r3, r5
 80094fa:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80094fe:	e9d4 2300 	ldrd	r2, r3, [r4]
 8009502:	e7e3      	b.n	80094cc <_strtod_l+0x404>
 8009504:	9b08      	ldr	r3, [sp, #32]
 8009506:	3316      	adds	r3, #22
 8009508:	db0b      	blt.n	8009522 <_strtod_l+0x45a>
 800950a:	9b07      	ldr	r3, [sp, #28]
 800950c:	4a57      	ldr	r2, [pc, #348]	; (800966c <_strtod_l+0x5a4>)
 800950e:	1b9e      	subs	r6, r3, r6
 8009510:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8009514:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009518:	4650      	mov	r0, sl
 800951a:	4659      	mov	r1, fp
 800951c:	f7f7 f996 	bl	800084c <__aeabi_ddiv>
 8009520:	e7d6      	b.n	80094d0 <_strtod_l+0x408>
 8009522:	9b08      	ldr	r3, [sp, #32]
 8009524:	eba5 0808 	sub.w	r8, r5, r8
 8009528:	4498      	add	r8, r3
 800952a:	f1b8 0f00 	cmp.w	r8, #0
 800952e:	dd71      	ble.n	8009614 <_strtod_l+0x54c>
 8009530:	f018 030f 	ands.w	r3, r8, #15
 8009534:	d00a      	beq.n	800954c <_strtod_l+0x484>
 8009536:	494d      	ldr	r1, [pc, #308]	; (800966c <_strtod_l+0x5a4>)
 8009538:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800953c:	4652      	mov	r2, sl
 800953e:	465b      	mov	r3, fp
 8009540:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009544:	f7f7 f858 	bl	80005f8 <__aeabi_dmul>
 8009548:	4682      	mov	sl, r0
 800954a:	468b      	mov	fp, r1
 800954c:	f038 080f 	bics.w	r8, r8, #15
 8009550:	d04d      	beq.n	80095ee <_strtod_l+0x526>
 8009552:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8009556:	dd22      	ble.n	800959e <_strtod_l+0x4d6>
 8009558:	2500      	movs	r5, #0
 800955a:	462e      	mov	r6, r5
 800955c:	9509      	str	r5, [sp, #36]	; 0x24
 800955e:	9507      	str	r5, [sp, #28]
 8009560:	2322      	movs	r3, #34	; 0x22
 8009562:	f8df b110 	ldr.w	fp, [pc, #272]	; 8009674 <_strtod_l+0x5ac>
 8009566:	6023      	str	r3, [r4, #0]
 8009568:	f04f 0a00 	mov.w	sl, #0
 800956c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800956e:	2b00      	cmp	r3, #0
 8009570:	f43f adec 	beq.w	800914c <_strtod_l+0x84>
 8009574:	991e      	ldr	r1, [sp, #120]	; 0x78
 8009576:	4620      	mov	r0, r4
 8009578:	f002 f962 	bl	800b840 <_Bfree>
 800957c:	9907      	ldr	r1, [sp, #28]
 800957e:	4620      	mov	r0, r4
 8009580:	f002 f95e 	bl	800b840 <_Bfree>
 8009584:	4631      	mov	r1, r6
 8009586:	4620      	mov	r0, r4
 8009588:	f002 f95a 	bl	800b840 <_Bfree>
 800958c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800958e:	4620      	mov	r0, r4
 8009590:	f002 f956 	bl	800b840 <_Bfree>
 8009594:	4629      	mov	r1, r5
 8009596:	4620      	mov	r0, r4
 8009598:	f002 f952 	bl	800b840 <_Bfree>
 800959c:	e5d6      	b.n	800914c <_strtod_l+0x84>
 800959e:	2300      	movs	r3, #0
 80095a0:	ea4f 1828 	mov.w	r8, r8, asr #4
 80095a4:	4650      	mov	r0, sl
 80095a6:	4659      	mov	r1, fp
 80095a8:	4699      	mov	r9, r3
 80095aa:	f1b8 0f01 	cmp.w	r8, #1
 80095ae:	dc21      	bgt.n	80095f4 <_strtod_l+0x52c>
 80095b0:	b10b      	cbz	r3, 80095b6 <_strtod_l+0x4ee>
 80095b2:	4682      	mov	sl, r0
 80095b4:	468b      	mov	fp, r1
 80095b6:	4b2e      	ldr	r3, [pc, #184]	; (8009670 <_strtod_l+0x5a8>)
 80095b8:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80095bc:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 80095c0:	4652      	mov	r2, sl
 80095c2:	465b      	mov	r3, fp
 80095c4:	e9d9 0100 	ldrd	r0, r1, [r9]
 80095c8:	f7f7 f816 	bl	80005f8 <__aeabi_dmul>
 80095cc:	4b29      	ldr	r3, [pc, #164]	; (8009674 <_strtod_l+0x5ac>)
 80095ce:	460a      	mov	r2, r1
 80095d0:	400b      	ands	r3, r1
 80095d2:	4929      	ldr	r1, [pc, #164]	; (8009678 <_strtod_l+0x5b0>)
 80095d4:	428b      	cmp	r3, r1
 80095d6:	4682      	mov	sl, r0
 80095d8:	d8be      	bhi.n	8009558 <_strtod_l+0x490>
 80095da:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80095de:	428b      	cmp	r3, r1
 80095e0:	bf86      	itte	hi
 80095e2:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800967c <_strtod_l+0x5b4>
 80095e6:	f04f 3aff 	movhi.w	sl, #4294967295
 80095ea:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 80095ee:	2300      	movs	r3, #0
 80095f0:	9304      	str	r3, [sp, #16]
 80095f2:	e081      	b.n	80096f8 <_strtod_l+0x630>
 80095f4:	f018 0f01 	tst.w	r8, #1
 80095f8:	d007      	beq.n	800960a <_strtod_l+0x542>
 80095fa:	4b1d      	ldr	r3, [pc, #116]	; (8009670 <_strtod_l+0x5a8>)
 80095fc:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8009600:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009604:	f7f6 fff8 	bl	80005f8 <__aeabi_dmul>
 8009608:	2301      	movs	r3, #1
 800960a:	f109 0901 	add.w	r9, r9, #1
 800960e:	ea4f 0868 	mov.w	r8, r8, asr #1
 8009612:	e7ca      	b.n	80095aa <_strtod_l+0x4e2>
 8009614:	d0eb      	beq.n	80095ee <_strtod_l+0x526>
 8009616:	f1c8 0800 	rsb	r8, r8, #0
 800961a:	f018 020f 	ands.w	r2, r8, #15
 800961e:	d00a      	beq.n	8009636 <_strtod_l+0x56e>
 8009620:	4b12      	ldr	r3, [pc, #72]	; (800966c <_strtod_l+0x5a4>)
 8009622:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009626:	4650      	mov	r0, sl
 8009628:	4659      	mov	r1, fp
 800962a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800962e:	f7f7 f90d 	bl	800084c <__aeabi_ddiv>
 8009632:	4682      	mov	sl, r0
 8009634:	468b      	mov	fp, r1
 8009636:	ea5f 1828 	movs.w	r8, r8, asr #4
 800963a:	d0d8      	beq.n	80095ee <_strtod_l+0x526>
 800963c:	f1b8 0f1f 	cmp.w	r8, #31
 8009640:	dd1e      	ble.n	8009680 <_strtod_l+0x5b8>
 8009642:	2500      	movs	r5, #0
 8009644:	462e      	mov	r6, r5
 8009646:	9509      	str	r5, [sp, #36]	; 0x24
 8009648:	9507      	str	r5, [sp, #28]
 800964a:	2322      	movs	r3, #34	; 0x22
 800964c:	f04f 0a00 	mov.w	sl, #0
 8009650:	f04f 0b00 	mov.w	fp, #0
 8009654:	6023      	str	r3, [r4, #0]
 8009656:	e789      	b.n	800956c <_strtod_l+0x4a4>
 8009658:	0800cc45 	.word	0x0800cc45
 800965c:	0800cc88 	.word	0x0800cc88
 8009660:	0800cc3d 	.word	0x0800cc3d
 8009664:	0800cdcc 	.word	0x0800cdcc
 8009668:	0800d0e8 	.word	0x0800d0e8
 800966c:	0800cfc8 	.word	0x0800cfc8
 8009670:	0800cfa0 	.word	0x0800cfa0
 8009674:	7ff00000 	.word	0x7ff00000
 8009678:	7ca00000 	.word	0x7ca00000
 800967c:	7fefffff 	.word	0x7fefffff
 8009680:	f018 0310 	ands.w	r3, r8, #16
 8009684:	bf18      	it	ne
 8009686:	236a      	movne	r3, #106	; 0x6a
 8009688:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 8009a40 <_strtod_l+0x978>
 800968c:	9304      	str	r3, [sp, #16]
 800968e:	4650      	mov	r0, sl
 8009690:	4659      	mov	r1, fp
 8009692:	2300      	movs	r3, #0
 8009694:	f018 0f01 	tst.w	r8, #1
 8009698:	d004      	beq.n	80096a4 <_strtod_l+0x5dc>
 800969a:	e9d9 2300 	ldrd	r2, r3, [r9]
 800969e:	f7f6 ffab 	bl	80005f8 <__aeabi_dmul>
 80096a2:	2301      	movs	r3, #1
 80096a4:	ea5f 0868 	movs.w	r8, r8, asr #1
 80096a8:	f109 0908 	add.w	r9, r9, #8
 80096ac:	d1f2      	bne.n	8009694 <_strtod_l+0x5cc>
 80096ae:	b10b      	cbz	r3, 80096b4 <_strtod_l+0x5ec>
 80096b0:	4682      	mov	sl, r0
 80096b2:	468b      	mov	fp, r1
 80096b4:	9b04      	ldr	r3, [sp, #16]
 80096b6:	b1bb      	cbz	r3, 80096e8 <_strtod_l+0x620>
 80096b8:	f3cb 530a 	ubfx	r3, fp, #20, #11
 80096bc:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	4659      	mov	r1, fp
 80096c4:	dd10      	ble.n	80096e8 <_strtod_l+0x620>
 80096c6:	2b1f      	cmp	r3, #31
 80096c8:	f340 8128 	ble.w	800991c <_strtod_l+0x854>
 80096cc:	2b34      	cmp	r3, #52	; 0x34
 80096ce:	bfde      	ittt	le
 80096d0:	3b20      	suble	r3, #32
 80096d2:	f04f 32ff 	movle.w	r2, #4294967295
 80096d6:	fa02 f303 	lslle.w	r3, r2, r3
 80096da:	f04f 0a00 	mov.w	sl, #0
 80096de:	bfcc      	ite	gt
 80096e0:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 80096e4:	ea03 0b01 	andle.w	fp, r3, r1
 80096e8:	2200      	movs	r2, #0
 80096ea:	2300      	movs	r3, #0
 80096ec:	4650      	mov	r0, sl
 80096ee:	4659      	mov	r1, fp
 80096f0:	f7f7 f9ea 	bl	8000ac8 <__aeabi_dcmpeq>
 80096f4:	2800      	cmp	r0, #0
 80096f6:	d1a4      	bne.n	8009642 <_strtod_l+0x57a>
 80096f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80096fa:	9300      	str	r3, [sp, #0]
 80096fc:	990a      	ldr	r1, [sp, #40]	; 0x28
 80096fe:	462b      	mov	r3, r5
 8009700:	463a      	mov	r2, r7
 8009702:	4620      	mov	r0, r4
 8009704:	f002 f908 	bl	800b918 <__s2b>
 8009708:	9009      	str	r0, [sp, #36]	; 0x24
 800970a:	2800      	cmp	r0, #0
 800970c:	f43f af24 	beq.w	8009558 <_strtod_l+0x490>
 8009710:	9b07      	ldr	r3, [sp, #28]
 8009712:	1b9e      	subs	r6, r3, r6
 8009714:	9b08      	ldr	r3, [sp, #32]
 8009716:	2b00      	cmp	r3, #0
 8009718:	bfb4      	ite	lt
 800971a:	4633      	movlt	r3, r6
 800971c:	2300      	movge	r3, #0
 800971e:	9310      	str	r3, [sp, #64]	; 0x40
 8009720:	9b08      	ldr	r3, [sp, #32]
 8009722:	2500      	movs	r5, #0
 8009724:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8009728:	9318      	str	r3, [sp, #96]	; 0x60
 800972a:	462e      	mov	r6, r5
 800972c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800972e:	4620      	mov	r0, r4
 8009730:	6859      	ldr	r1, [r3, #4]
 8009732:	f002 f845 	bl	800b7c0 <_Balloc>
 8009736:	9007      	str	r0, [sp, #28]
 8009738:	2800      	cmp	r0, #0
 800973a:	f43f af11 	beq.w	8009560 <_strtod_l+0x498>
 800973e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009740:	691a      	ldr	r2, [r3, #16]
 8009742:	3202      	adds	r2, #2
 8009744:	f103 010c 	add.w	r1, r3, #12
 8009748:	0092      	lsls	r2, r2, #2
 800974a:	300c      	adds	r0, #12
 800974c:	f7fe fd5c 	bl	8008208 <memcpy>
 8009750:	ec4b ab10 	vmov	d0, sl, fp
 8009754:	aa20      	add	r2, sp, #128	; 0x80
 8009756:	a91f      	add	r1, sp, #124	; 0x7c
 8009758:	4620      	mov	r0, r4
 800975a:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800975e:	f002 fc17 	bl	800bf90 <__d2b>
 8009762:	901e      	str	r0, [sp, #120]	; 0x78
 8009764:	2800      	cmp	r0, #0
 8009766:	f43f aefb 	beq.w	8009560 <_strtod_l+0x498>
 800976a:	2101      	movs	r1, #1
 800976c:	4620      	mov	r0, r4
 800976e:	f002 f96d 	bl	800ba4c <__i2b>
 8009772:	4606      	mov	r6, r0
 8009774:	2800      	cmp	r0, #0
 8009776:	f43f aef3 	beq.w	8009560 <_strtod_l+0x498>
 800977a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800977c:	9904      	ldr	r1, [sp, #16]
 800977e:	2b00      	cmp	r3, #0
 8009780:	bfab      	itete	ge
 8009782:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 8009784:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 8009786:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 8009788:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 800978c:	bfac      	ite	ge
 800978e:	eb03 0902 	addge.w	r9, r3, r2
 8009792:	1ad7      	sublt	r7, r2, r3
 8009794:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8009796:	eba3 0801 	sub.w	r8, r3, r1
 800979a:	4490      	add	r8, r2
 800979c:	4ba3      	ldr	r3, [pc, #652]	; (8009a2c <_strtod_l+0x964>)
 800979e:	f108 38ff 	add.w	r8, r8, #4294967295
 80097a2:	4598      	cmp	r8, r3
 80097a4:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80097a8:	f280 80cc 	bge.w	8009944 <_strtod_l+0x87c>
 80097ac:	eba3 0308 	sub.w	r3, r3, r8
 80097b0:	2b1f      	cmp	r3, #31
 80097b2:	eba2 0203 	sub.w	r2, r2, r3
 80097b6:	f04f 0101 	mov.w	r1, #1
 80097ba:	f300 80b6 	bgt.w	800992a <_strtod_l+0x862>
 80097be:	fa01 f303 	lsl.w	r3, r1, r3
 80097c2:	9311      	str	r3, [sp, #68]	; 0x44
 80097c4:	2300      	movs	r3, #0
 80097c6:	930c      	str	r3, [sp, #48]	; 0x30
 80097c8:	eb09 0802 	add.w	r8, r9, r2
 80097cc:	9b04      	ldr	r3, [sp, #16]
 80097ce:	45c1      	cmp	r9, r8
 80097d0:	4417      	add	r7, r2
 80097d2:	441f      	add	r7, r3
 80097d4:	464b      	mov	r3, r9
 80097d6:	bfa8      	it	ge
 80097d8:	4643      	movge	r3, r8
 80097da:	42bb      	cmp	r3, r7
 80097dc:	bfa8      	it	ge
 80097de:	463b      	movge	r3, r7
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	bfc2      	ittt	gt
 80097e4:	eba8 0803 	subgt.w	r8, r8, r3
 80097e8:	1aff      	subgt	r7, r7, r3
 80097ea:	eba9 0903 	subgt.w	r9, r9, r3
 80097ee:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	dd17      	ble.n	8009824 <_strtod_l+0x75c>
 80097f4:	4631      	mov	r1, r6
 80097f6:	461a      	mov	r2, r3
 80097f8:	4620      	mov	r0, r4
 80097fa:	f002 f9e3 	bl	800bbc4 <__pow5mult>
 80097fe:	4606      	mov	r6, r0
 8009800:	2800      	cmp	r0, #0
 8009802:	f43f aead 	beq.w	8009560 <_strtod_l+0x498>
 8009806:	4601      	mov	r1, r0
 8009808:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800980a:	4620      	mov	r0, r4
 800980c:	f002 f934 	bl	800ba78 <__multiply>
 8009810:	900f      	str	r0, [sp, #60]	; 0x3c
 8009812:	2800      	cmp	r0, #0
 8009814:	f43f aea4 	beq.w	8009560 <_strtod_l+0x498>
 8009818:	991e      	ldr	r1, [sp, #120]	; 0x78
 800981a:	4620      	mov	r0, r4
 800981c:	f002 f810 	bl	800b840 <_Bfree>
 8009820:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009822:	931e      	str	r3, [sp, #120]	; 0x78
 8009824:	f1b8 0f00 	cmp.w	r8, #0
 8009828:	f300 8091 	bgt.w	800994e <_strtod_l+0x886>
 800982c:	9b08      	ldr	r3, [sp, #32]
 800982e:	2b00      	cmp	r3, #0
 8009830:	dd08      	ble.n	8009844 <_strtod_l+0x77c>
 8009832:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8009834:	9907      	ldr	r1, [sp, #28]
 8009836:	4620      	mov	r0, r4
 8009838:	f002 f9c4 	bl	800bbc4 <__pow5mult>
 800983c:	9007      	str	r0, [sp, #28]
 800983e:	2800      	cmp	r0, #0
 8009840:	f43f ae8e 	beq.w	8009560 <_strtod_l+0x498>
 8009844:	2f00      	cmp	r7, #0
 8009846:	dd08      	ble.n	800985a <_strtod_l+0x792>
 8009848:	9907      	ldr	r1, [sp, #28]
 800984a:	463a      	mov	r2, r7
 800984c:	4620      	mov	r0, r4
 800984e:	f002 fa13 	bl	800bc78 <__lshift>
 8009852:	9007      	str	r0, [sp, #28]
 8009854:	2800      	cmp	r0, #0
 8009856:	f43f ae83 	beq.w	8009560 <_strtod_l+0x498>
 800985a:	f1b9 0f00 	cmp.w	r9, #0
 800985e:	dd08      	ble.n	8009872 <_strtod_l+0x7aa>
 8009860:	4631      	mov	r1, r6
 8009862:	464a      	mov	r2, r9
 8009864:	4620      	mov	r0, r4
 8009866:	f002 fa07 	bl	800bc78 <__lshift>
 800986a:	4606      	mov	r6, r0
 800986c:	2800      	cmp	r0, #0
 800986e:	f43f ae77 	beq.w	8009560 <_strtod_l+0x498>
 8009872:	9a07      	ldr	r2, [sp, #28]
 8009874:	991e      	ldr	r1, [sp, #120]	; 0x78
 8009876:	4620      	mov	r0, r4
 8009878:	f002 fa86 	bl	800bd88 <__mdiff>
 800987c:	4605      	mov	r5, r0
 800987e:	2800      	cmp	r0, #0
 8009880:	f43f ae6e 	beq.w	8009560 <_strtod_l+0x498>
 8009884:	68c3      	ldr	r3, [r0, #12]
 8009886:	930f      	str	r3, [sp, #60]	; 0x3c
 8009888:	2300      	movs	r3, #0
 800988a:	60c3      	str	r3, [r0, #12]
 800988c:	4631      	mov	r1, r6
 800988e:	f002 fa5f 	bl	800bd50 <__mcmp>
 8009892:	2800      	cmp	r0, #0
 8009894:	da65      	bge.n	8009962 <_strtod_l+0x89a>
 8009896:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009898:	ea53 030a 	orrs.w	r3, r3, sl
 800989c:	f040 8087 	bne.w	80099ae <_strtod_l+0x8e6>
 80098a0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	f040 8082 	bne.w	80099ae <_strtod_l+0x8e6>
 80098aa:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80098ae:	0d1b      	lsrs	r3, r3, #20
 80098b0:	051b      	lsls	r3, r3, #20
 80098b2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80098b6:	d97a      	bls.n	80099ae <_strtod_l+0x8e6>
 80098b8:	696b      	ldr	r3, [r5, #20]
 80098ba:	b913      	cbnz	r3, 80098c2 <_strtod_l+0x7fa>
 80098bc:	692b      	ldr	r3, [r5, #16]
 80098be:	2b01      	cmp	r3, #1
 80098c0:	dd75      	ble.n	80099ae <_strtod_l+0x8e6>
 80098c2:	4629      	mov	r1, r5
 80098c4:	2201      	movs	r2, #1
 80098c6:	4620      	mov	r0, r4
 80098c8:	f002 f9d6 	bl	800bc78 <__lshift>
 80098cc:	4631      	mov	r1, r6
 80098ce:	4605      	mov	r5, r0
 80098d0:	f002 fa3e 	bl	800bd50 <__mcmp>
 80098d4:	2800      	cmp	r0, #0
 80098d6:	dd6a      	ble.n	80099ae <_strtod_l+0x8e6>
 80098d8:	9904      	ldr	r1, [sp, #16]
 80098da:	4a55      	ldr	r2, [pc, #340]	; (8009a30 <_strtod_l+0x968>)
 80098dc:	465b      	mov	r3, fp
 80098de:	2900      	cmp	r1, #0
 80098e0:	f000 8085 	beq.w	80099ee <_strtod_l+0x926>
 80098e4:	ea02 010b 	and.w	r1, r2, fp
 80098e8:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80098ec:	dc7f      	bgt.n	80099ee <_strtod_l+0x926>
 80098ee:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80098f2:	f77f aeaa 	ble.w	800964a <_strtod_l+0x582>
 80098f6:	4a4f      	ldr	r2, [pc, #316]	; (8009a34 <_strtod_l+0x96c>)
 80098f8:	2300      	movs	r3, #0
 80098fa:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 80098fe:	4650      	mov	r0, sl
 8009900:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 8009904:	4659      	mov	r1, fp
 8009906:	f7f6 fe77 	bl	80005f8 <__aeabi_dmul>
 800990a:	460b      	mov	r3, r1
 800990c:	4303      	orrs	r3, r0
 800990e:	bf08      	it	eq
 8009910:	2322      	moveq	r3, #34	; 0x22
 8009912:	4682      	mov	sl, r0
 8009914:	468b      	mov	fp, r1
 8009916:	bf08      	it	eq
 8009918:	6023      	streq	r3, [r4, #0]
 800991a:	e62b      	b.n	8009574 <_strtod_l+0x4ac>
 800991c:	f04f 32ff 	mov.w	r2, #4294967295
 8009920:	fa02 f303 	lsl.w	r3, r2, r3
 8009924:	ea03 0a0a 	and.w	sl, r3, sl
 8009928:	e6de      	b.n	80096e8 <_strtod_l+0x620>
 800992a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800992e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8009932:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8009936:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800993a:	fa01 f308 	lsl.w	r3, r1, r8
 800993e:	930c      	str	r3, [sp, #48]	; 0x30
 8009940:	9111      	str	r1, [sp, #68]	; 0x44
 8009942:	e741      	b.n	80097c8 <_strtod_l+0x700>
 8009944:	2300      	movs	r3, #0
 8009946:	930c      	str	r3, [sp, #48]	; 0x30
 8009948:	2301      	movs	r3, #1
 800994a:	9311      	str	r3, [sp, #68]	; 0x44
 800994c:	e73c      	b.n	80097c8 <_strtod_l+0x700>
 800994e:	991e      	ldr	r1, [sp, #120]	; 0x78
 8009950:	4642      	mov	r2, r8
 8009952:	4620      	mov	r0, r4
 8009954:	f002 f990 	bl	800bc78 <__lshift>
 8009958:	901e      	str	r0, [sp, #120]	; 0x78
 800995a:	2800      	cmp	r0, #0
 800995c:	f47f af66 	bne.w	800982c <_strtod_l+0x764>
 8009960:	e5fe      	b.n	8009560 <_strtod_l+0x498>
 8009962:	465f      	mov	r7, fp
 8009964:	d16e      	bne.n	8009a44 <_strtod_l+0x97c>
 8009966:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009968:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800996c:	b342      	cbz	r2, 80099c0 <_strtod_l+0x8f8>
 800996e:	4a32      	ldr	r2, [pc, #200]	; (8009a38 <_strtod_l+0x970>)
 8009970:	4293      	cmp	r3, r2
 8009972:	d128      	bne.n	80099c6 <_strtod_l+0x8fe>
 8009974:	9b04      	ldr	r3, [sp, #16]
 8009976:	4650      	mov	r0, sl
 8009978:	b1eb      	cbz	r3, 80099b6 <_strtod_l+0x8ee>
 800997a:	4a2d      	ldr	r2, [pc, #180]	; (8009a30 <_strtod_l+0x968>)
 800997c:	403a      	ands	r2, r7
 800997e:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8009982:	f04f 31ff 	mov.w	r1, #4294967295
 8009986:	d819      	bhi.n	80099bc <_strtod_l+0x8f4>
 8009988:	0d12      	lsrs	r2, r2, #20
 800998a:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800998e:	fa01 f303 	lsl.w	r3, r1, r3
 8009992:	4298      	cmp	r0, r3
 8009994:	d117      	bne.n	80099c6 <_strtod_l+0x8fe>
 8009996:	4b29      	ldr	r3, [pc, #164]	; (8009a3c <_strtod_l+0x974>)
 8009998:	429f      	cmp	r7, r3
 800999a:	d102      	bne.n	80099a2 <_strtod_l+0x8da>
 800999c:	3001      	adds	r0, #1
 800999e:	f43f addf 	beq.w	8009560 <_strtod_l+0x498>
 80099a2:	4b23      	ldr	r3, [pc, #140]	; (8009a30 <_strtod_l+0x968>)
 80099a4:	403b      	ands	r3, r7
 80099a6:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 80099aa:	f04f 0a00 	mov.w	sl, #0
 80099ae:	9b04      	ldr	r3, [sp, #16]
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	d1a0      	bne.n	80098f6 <_strtod_l+0x82e>
 80099b4:	e5de      	b.n	8009574 <_strtod_l+0x4ac>
 80099b6:	f04f 33ff 	mov.w	r3, #4294967295
 80099ba:	e7ea      	b.n	8009992 <_strtod_l+0x8ca>
 80099bc:	460b      	mov	r3, r1
 80099be:	e7e8      	b.n	8009992 <_strtod_l+0x8ca>
 80099c0:	ea53 030a 	orrs.w	r3, r3, sl
 80099c4:	d088      	beq.n	80098d8 <_strtod_l+0x810>
 80099c6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80099c8:	b1db      	cbz	r3, 8009a02 <_strtod_l+0x93a>
 80099ca:	423b      	tst	r3, r7
 80099cc:	d0ef      	beq.n	80099ae <_strtod_l+0x8e6>
 80099ce:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80099d0:	9a04      	ldr	r2, [sp, #16]
 80099d2:	4650      	mov	r0, sl
 80099d4:	4659      	mov	r1, fp
 80099d6:	b1c3      	cbz	r3, 8009a0a <_strtod_l+0x942>
 80099d8:	f7ff fb5a 	bl	8009090 <sulp>
 80099dc:	4602      	mov	r2, r0
 80099de:	460b      	mov	r3, r1
 80099e0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80099e4:	f7f6 fc52 	bl	800028c <__adddf3>
 80099e8:	4682      	mov	sl, r0
 80099ea:	468b      	mov	fp, r1
 80099ec:	e7df      	b.n	80099ae <_strtod_l+0x8e6>
 80099ee:	4013      	ands	r3, r2
 80099f0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80099f4:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80099f8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80099fc:	f04f 3aff 	mov.w	sl, #4294967295
 8009a00:	e7d5      	b.n	80099ae <_strtod_l+0x8e6>
 8009a02:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009a04:	ea13 0f0a 	tst.w	r3, sl
 8009a08:	e7e0      	b.n	80099cc <_strtod_l+0x904>
 8009a0a:	f7ff fb41 	bl	8009090 <sulp>
 8009a0e:	4602      	mov	r2, r0
 8009a10:	460b      	mov	r3, r1
 8009a12:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009a16:	f7f6 fc37 	bl	8000288 <__aeabi_dsub>
 8009a1a:	2200      	movs	r2, #0
 8009a1c:	2300      	movs	r3, #0
 8009a1e:	4682      	mov	sl, r0
 8009a20:	468b      	mov	fp, r1
 8009a22:	f7f7 f851 	bl	8000ac8 <__aeabi_dcmpeq>
 8009a26:	2800      	cmp	r0, #0
 8009a28:	d0c1      	beq.n	80099ae <_strtod_l+0x8e6>
 8009a2a:	e60e      	b.n	800964a <_strtod_l+0x582>
 8009a2c:	fffffc02 	.word	0xfffffc02
 8009a30:	7ff00000 	.word	0x7ff00000
 8009a34:	39500000 	.word	0x39500000
 8009a38:	000fffff 	.word	0x000fffff
 8009a3c:	7fefffff 	.word	0x7fefffff
 8009a40:	0800cca0 	.word	0x0800cca0
 8009a44:	4631      	mov	r1, r6
 8009a46:	4628      	mov	r0, r5
 8009a48:	f002 fafe 	bl	800c048 <__ratio>
 8009a4c:	ec59 8b10 	vmov	r8, r9, d0
 8009a50:	ee10 0a10 	vmov	r0, s0
 8009a54:	2200      	movs	r2, #0
 8009a56:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009a5a:	4649      	mov	r1, r9
 8009a5c:	f7f7 f848 	bl	8000af0 <__aeabi_dcmple>
 8009a60:	2800      	cmp	r0, #0
 8009a62:	d07c      	beq.n	8009b5e <_strtod_l+0xa96>
 8009a64:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d04c      	beq.n	8009b04 <_strtod_l+0xa3c>
 8009a6a:	4b95      	ldr	r3, [pc, #596]	; (8009cc0 <_strtod_l+0xbf8>)
 8009a6c:	2200      	movs	r2, #0
 8009a6e:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8009a72:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8009cc0 <_strtod_l+0xbf8>
 8009a76:	f04f 0800 	mov.w	r8, #0
 8009a7a:	4b92      	ldr	r3, [pc, #584]	; (8009cc4 <_strtod_l+0xbfc>)
 8009a7c:	403b      	ands	r3, r7
 8009a7e:	9311      	str	r3, [sp, #68]	; 0x44
 8009a80:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8009a82:	4b91      	ldr	r3, [pc, #580]	; (8009cc8 <_strtod_l+0xc00>)
 8009a84:	429a      	cmp	r2, r3
 8009a86:	f040 80b2 	bne.w	8009bee <_strtod_l+0xb26>
 8009a8a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009a8e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009a92:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8009a96:	ec4b ab10 	vmov	d0, sl, fp
 8009a9a:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 8009a9e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8009aa2:	f002 f9f9 	bl	800be98 <__ulp>
 8009aa6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009aaa:	ec53 2b10 	vmov	r2, r3, d0
 8009aae:	f7f6 fda3 	bl	80005f8 <__aeabi_dmul>
 8009ab2:	4652      	mov	r2, sl
 8009ab4:	465b      	mov	r3, fp
 8009ab6:	f7f6 fbe9 	bl	800028c <__adddf3>
 8009aba:	460b      	mov	r3, r1
 8009abc:	4981      	ldr	r1, [pc, #516]	; (8009cc4 <_strtod_l+0xbfc>)
 8009abe:	4a83      	ldr	r2, [pc, #524]	; (8009ccc <_strtod_l+0xc04>)
 8009ac0:	4019      	ands	r1, r3
 8009ac2:	4291      	cmp	r1, r2
 8009ac4:	4682      	mov	sl, r0
 8009ac6:	d95e      	bls.n	8009b86 <_strtod_l+0xabe>
 8009ac8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009aca:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8009ace:	4293      	cmp	r3, r2
 8009ad0:	d103      	bne.n	8009ada <_strtod_l+0xa12>
 8009ad2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009ad4:	3301      	adds	r3, #1
 8009ad6:	f43f ad43 	beq.w	8009560 <_strtod_l+0x498>
 8009ada:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 8009cd8 <_strtod_l+0xc10>
 8009ade:	f04f 3aff 	mov.w	sl, #4294967295
 8009ae2:	991e      	ldr	r1, [sp, #120]	; 0x78
 8009ae4:	4620      	mov	r0, r4
 8009ae6:	f001 feab 	bl	800b840 <_Bfree>
 8009aea:	9907      	ldr	r1, [sp, #28]
 8009aec:	4620      	mov	r0, r4
 8009aee:	f001 fea7 	bl	800b840 <_Bfree>
 8009af2:	4631      	mov	r1, r6
 8009af4:	4620      	mov	r0, r4
 8009af6:	f001 fea3 	bl	800b840 <_Bfree>
 8009afa:	4629      	mov	r1, r5
 8009afc:	4620      	mov	r0, r4
 8009afe:	f001 fe9f 	bl	800b840 <_Bfree>
 8009b02:	e613      	b.n	800972c <_strtod_l+0x664>
 8009b04:	f1ba 0f00 	cmp.w	sl, #0
 8009b08:	d11b      	bne.n	8009b42 <_strtod_l+0xa7a>
 8009b0a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009b0e:	b9f3      	cbnz	r3, 8009b4e <_strtod_l+0xa86>
 8009b10:	4b6b      	ldr	r3, [pc, #428]	; (8009cc0 <_strtod_l+0xbf8>)
 8009b12:	2200      	movs	r2, #0
 8009b14:	4640      	mov	r0, r8
 8009b16:	4649      	mov	r1, r9
 8009b18:	f7f6 ffe0 	bl	8000adc <__aeabi_dcmplt>
 8009b1c:	b9d0      	cbnz	r0, 8009b54 <_strtod_l+0xa8c>
 8009b1e:	4640      	mov	r0, r8
 8009b20:	4649      	mov	r1, r9
 8009b22:	4b6b      	ldr	r3, [pc, #428]	; (8009cd0 <_strtod_l+0xc08>)
 8009b24:	2200      	movs	r2, #0
 8009b26:	f7f6 fd67 	bl	80005f8 <__aeabi_dmul>
 8009b2a:	4680      	mov	r8, r0
 8009b2c:	4689      	mov	r9, r1
 8009b2e:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8009b32:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 8009b36:	931b      	str	r3, [sp, #108]	; 0x6c
 8009b38:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 8009b3c:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8009b40:	e79b      	b.n	8009a7a <_strtod_l+0x9b2>
 8009b42:	f1ba 0f01 	cmp.w	sl, #1
 8009b46:	d102      	bne.n	8009b4e <_strtod_l+0xa86>
 8009b48:	2f00      	cmp	r7, #0
 8009b4a:	f43f ad7e 	beq.w	800964a <_strtod_l+0x582>
 8009b4e:	4b61      	ldr	r3, [pc, #388]	; (8009cd4 <_strtod_l+0xc0c>)
 8009b50:	2200      	movs	r2, #0
 8009b52:	e78c      	b.n	8009a6e <_strtod_l+0x9a6>
 8009b54:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8009cd0 <_strtod_l+0xc08>
 8009b58:	f04f 0800 	mov.w	r8, #0
 8009b5c:	e7e7      	b.n	8009b2e <_strtod_l+0xa66>
 8009b5e:	4b5c      	ldr	r3, [pc, #368]	; (8009cd0 <_strtod_l+0xc08>)
 8009b60:	4640      	mov	r0, r8
 8009b62:	4649      	mov	r1, r9
 8009b64:	2200      	movs	r2, #0
 8009b66:	f7f6 fd47 	bl	80005f8 <__aeabi_dmul>
 8009b6a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009b6c:	4680      	mov	r8, r0
 8009b6e:	4689      	mov	r9, r1
 8009b70:	b933      	cbnz	r3, 8009b80 <_strtod_l+0xab8>
 8009b72:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009b76:	9012      	str	r0, [sp, #72]	; 0x48
 8009b78:	9313      	str	r3, [sp, #76]	; 0x4c
 8009b7a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8009b7e:	e7dd      	b.n	8009b3c <_strtod_l+0xa74>
 8009b80:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 8009b84:	e7f9      	b.n	8009b7a <_strtod_l+0xab2>
 8009b86:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8009b8a:	9b04      	ldr	r3, [sp, #16]
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	d1a8      	bne.n	8009ae2 <_strtod_l+0xa1a>
 8009b90:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009b94:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8009b96:	0d1b      	lsrs	r3, r3, #20
 8009b98:	051b      	lsls	r3, r3, #20
 8009b9a:	429a      	cmp	r2, r3
 8009b9c:	d1a1      	bne.n	8009ae2 <_strtod_l+0xa1a>
 8009b9e:	4640      	mov	r0, r8
 8009ba0:	4649      	mov	r1, r9
 8009ba2:	f7f7 f889 	bl	8000cb8 <__aeabi_d2lz>
 8009ba6:	f7f6 fcf9 	bl	800059c <__aeabi_l2d>
 8009baa:	4602      	mov	r2, r0
 8009bac:	460b      	mov	r3, r1
 8009bae:	4640      	mov	r0, r8
 8009bb0:	4649      	mov	r1, r9
 8009bb2:	f7f6 fb69 	bl	8000288 <__aeabi_dsub>
 8009bb6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009bb8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009bbc:	ea43 030a 	orr.w	r3, r3, sl
 8009bc0:	4313      	orrs	r3, r2
 8009bc2:	4680      	mov	r8, r0
 8009bc4:	4689      	mov	r9, r1
 8009bc6:	d053      	beq.n	8009c70 <_strtod_l+0xba8>
 8009bc8:	a335      	add	r3, pc, #212	; (adr r3, 8009ca0 <_strtod_l+0xbd8>)
 8009bca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bce:	f7f6 ff85 	bl	8000adc <__aeabi_dcmplt>
 8009bd2:	2800      	cmp	r0, #0
 8009bd4:	f47f acce 	bne.w	8009574 <_strtod_l+0x4ac>
 8009bd8:	a333      	add	r3, pc, #204	; (adr r3, 8009ca8 <_strtod_l+0xbe0>)
 8009bda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bde:	4640      	mov	r0, r8
 8009be0:	4649      	mov	r1, r9
 8009be2:	f7f6 ff99 	bl	8000b18 <__aeabi_dcmpgt>
 8009be6:	2800      	cmp	r0, #0
 8009be8:	f43f af7b 	beq.w	8009ae2 <_strtod_l+0xa1a>
 8009bec:	e4c2      	b.n	8009574 <_strtod_l+0x4ac>
 8009bee:	9b04      	ldr	r3, [sp, #16]
 8009bf0:	b333      	cbz	r3, 8009c40 <_strtod_l+0xb78>
 8009bf2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009bf4:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8009bf8:	d822      	bhi.n	8009c40 <_strtod_l+0xb78>
 8009bfa:	a32d      	add	r3, pc, #180	; (adr r3, 8009cb0 <_strtod_l+0xbe8>)
 8009bfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c00:	4640      	mov	r0, r8
 8009c02:	4649      	mov	r1, r9
 8009c04:	f7f6 ff74 	bl	8000af0 <__aeabi_dcmple>
 8009c08:	b1a0      	cbz	r0, 8009c34 <_strtod_l+0xb6c>
 8009c0a:	4649      	mov	r1, r9
 8009c0c:	4640      	mov	r0, r8
 8009c0e:	f7f6 ffcb 	bl	8000ba8 <__aeabi_d2uiz>
 8009c12:	2801      	cmp	r0, #1
 8009c14:	bf38      	it	cc
 8009c16:	2001      	movcc	r0, #1
 8009c18:	f7f6 fc74 	bl	8000504 <__aeabi_ui2d>
 8009c1c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009c1e:	4680      	mov	r8, r0
 8009c20:	4689      	mov	r9, r1
 8009c22:	bb13      	cbnz	r3, 8009c6a <_strtod_l+0xba2>
 8009c24:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009c28:	9014      	str	r0, [sp, #80]	; 0x50
 8009c2a:	9315      	str	r3, [sp, #84]	; 0x54
 8009c2c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8009c30:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8009c34:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009c36:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8009c38:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8009c3c:	1a9b      	subs	r3, r3, r2
 8009c3e:	930d      	str	r3, [sp, #52]	; 0x34
 8009c40:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009c44:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8009c48:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8009c4c:	f002 f924 	bl	800be98 <__ulp>
 8009c50:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009c54:	ec53 2b10 	vmov	r2, r3, d0
 8009c58:	f7f6 fcce 	bl	80005f8 <__aeabi_dmul>
 8009c5c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009c60:	f7f6 fb14 	bl	800028c <__adddf3>
 8009c64:	4682      	mov	sl, r0
 8009c66:	468b      	mov	fp, r1
 8009c68:	e78f      	b.n	8009b8a <_strtod_l+0xac2>
 8009c6a:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 8009c6e:	e7dd      	b.n	8009c2c <_strtod_l+0xb64>
 8009c70:	a311      	add	r3, pc, #68	; (adr r3, 8009cb8 <_strtod_l+0xbf0>)
 8009c72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c76:	f7f6 ff31 	bl	8000adc <__aeabi_dcmplt>
 8009c7a:	e7b4      	b.n	8009be6 <_strtod_l+0xb1e>
 8009c7c:	2300      	movs	r3, #0
 8009c7e:	930e      	str	r3, [sp, #56]	; 0x38
 8009c80:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8009c82:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009c84:	6013      	str	r3, [r2, #0]
 8009c86:	f7ff ba65 	b.w	8009154 <_strtod_l+0x8c>
 8009c8a:	2b65      	cmp	r3, #101	; 0x65
 8009c8c:	f43f ab5d 	beq.w	800934a <_strtod_l+0x282>
 8009c90:	2b45      	cmp	r3, #69	; 0x45
 8009c92:	f43f ab5a 	beq.w	800934a <_strtod_l+0x282>
 8009c96:	2201      	movs	r2, #1
 8009c98:	f7ff bb92 	b.w	80093c0 <_strtod_l+0x2f8>
 8009c9c:	f3af 8000 	nop.w
 8009ca0:	94a03595 	.word	0x94a03595
 8009ca4:	3fdfffff 	.word	0x3fdfffff
 8009ca8:	35afe535 	.word	0x35afe535
 8009cac:	3fe00000 	.word	0x3fe00000
 8009cb0:	ffc00000 	.word	0xffc00000
 8009cb4:	41dfffff 	.word	0x41dfffff
 8009cb8:	94a03595 	.word	0x94a03595
 8009cbc:	3fcfffff 	.word	0x3fcfffff
 8009cc0:	3ff00000 	.word	0x3ff00000
 8009cc4:	7ff00000 	.word	0x7ff00000
 8009cc8:	7fe00000 	.word	0x7fe00000
 8009ccc:	7c9fffff 	.word	0x7c9fffff
 8009cd0:	3fe00000 	.word	0x3fe00000
 8009cd4:	bff00000 	.word	0xbff00000
 8009cd8:	7fefffff 	.word	0x7fefffff

08009cdc <_strtod_r>:
 8009cdc:	4b01      	ldr	r3, [pc, #4]	; (8009ce4 <_strtod_r+0x8>)
 8009cde:	f7ff b9f3 	b.w	80090c8 <_strtod_l>
 8009ce2:	bf00      	nop
 8009ce4:	20000074 	.word	0x20000074

08009ce8 <_strtol_l.isra.0>:
 8009ce8:	2b01      	cmp	r3, #1
 8009cea:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009cee:	d001      	beq.n	8009cf4 <_strtol_l.isra.0+0xc>
 8009cf0:	2b24      	cmp	r3, #36	; 0x24
 8009cf2:	d906      	bls.n	8009d02 <_strtol_l.isra.0+0x1a>
 8009cf4:	f7fe fa5e 	bl	80081b4 <__errno>
 8009cf8:	2316      	movs	r3, #22
 8009cfa:	6003      	str	r3, [r0, #0]
 8009cfc:	2000      	movs	r0, #0
 8009cfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d02:	4f3a      	ldr	r7, [pc, #232]	; (8009dec <_strtol_l.isra.0+0x104>)
 8009d04:	468e      	mov	lr, r1
 8009d06:	4676      	mov	r6, lr
 8009d08:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8009d0c:	5de5      	ldrb	r5, [r4, r7]
 8009d0e:	f015 0508 	ands.w	r5, r5, #8
 8009d12:	d1f8      	bne.n	8009d06 <_strtol_l.isra.0+0x1e>
 8009d14:	2c2d      	cmp	r4, #45	; 0x2d
 8009d16:	d134      	bne.n	8009d82 <_strtol_l.isra.0+0x9a>
 8009d18:	f89e 4000 	ldrb.w	r4, [lr]
 8009d1c:	f04f 0801 	mov.w	r8, #1
 8009d20:	f106 0e02 	add.w	lr, r6, #2
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	d05c      	beq.n	8009de2 <_strtol_l.isra.0+0xfa>
 8009d28:	2b10      	cmp	r3, #16
 8009d2a:	d10c      	bne.n	8009d46 <_strtol_l.isra.0+0x5e>
 8009d2c:	2c30      	cmp	r4, #48	; 0x30
 8009d2e:	d10a      	bne.n	8009d46 <_strtol_l.isra.0+0x5e>
 8009d30:	f89e 4000 	ldrb.w	r4, [lr]
 8009d34:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8009d38:	2c58      	cmp	r4, #88	; 0x58
 8009d3a:	d14d      	bne.n	8009dd8 <_strtol_l.isra.0+0xf0>
 8009d3c:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8009d40:	2310      	movs	r3, #16
 8009d42:	f10e 0e02 	add.w	lr, lr, #2
 8009d46:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 8009d4a:	f10c 3cff 	add.w	ip, ip, #4294967295
 8009d4e:	2600      	movs	r6, #0
 8009d50:	fbbc f9f3 	udiv	r9, ip, r3
 8009d54:	4635      	mov	r5, r6
 8009d56:	fb03 ca19 	mls	sl, r3, r9, ip
 8009d5a:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8009d5e:	2f09      	cmp	r7, #9
 8009d60:	d818      	bhi.n	8009d94 <_strtol_l.isra.0+0xac>
 8009d62:	463c      	mov	r4, r7
 8009d64:	42a3      	cmp	r3, r4
 8009d66:	dd24      	ble.n	8009db2 <_strtol_l.isra.0+0xca>
 8009d68:	2e00      	cmp	r6, #0
 8009d6a:	db1f      	blt.n	8009dac <_strtol_l.isra.0+0xc4>
 8009d6c:	45a9      	cmp	r9, r5
 8009d6e:	d31d      	bcc.n	8009dac <_strtol_l.isra.0+0xc4>
 8009d70:	d101      	bne.n	8009d76 <_strtol_l.isra.0+0x8e>
 8009d72:	45a2      	cmp	sl, r4
 8009d74:	db1a      	blt.n	8009dac <_strtol_l.isra.0+0xc4>
 8009d76:	fb05 4503 	mla	r5, r5, r3, r4
 8009d7a:	2601      	movs	r6, #1
 8009d7c:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8009d80:	e7eb      	b.n	8009d5a <_strtol_l.isra.0+0x72>
 8009d82:	2c2b      	cmp	r4, #43	; 0x2b
 8009d84:	bf08      	it	eq
 8009d86:	f89e 4000 	ldrbeq.w	r4, [lr]
 8009d8a:	46a8      	mov	r8, r5
 8009d8c:	bf08      	it	eq
 8009d8e:	f106 0e02 	addeq.w	lr, r6, #2
 8009d92:	e7c7      	b.n	8009d24 <_strtol_l.isra.0+0x3c>
 8009d94:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8009d98:	2f19      	cmp	r7, #25
 8009d9a:	d801      	bhi.n	8009da0 <_strtol_l.isra.0+0xb8>
 8009d9c:	3c37      	subs	r4, #55	; 0x37
 8009d9e:	e7e1      	b.n	8009d64 <_strtol_l.isra.0+0x7c>
 8009da0:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8009da4:	2f19      	cmp	r7, #25
 8009da6:	d804      	bhi.n	8009db2 <_strtol_l.isra.0+0xca>
 8009da8:	3c57      	subs	r4, #87	; 0x57
 8009daa:	e7db      	b.n	8009d64 <_strtol_l.isra.0+0x7c>
 8009dac:	f04f 36ff 	mov.w	r6, #4294967295
 8009db0:	e7e4      	b.n	8009d7c <_strtol_l.isra.0+0x94>
 8009db2:	2e00      	cmp	r6, #0
 8009db4:	da05      	bge.n	8009dc2 <_strtol_l.isra.0+0xda>
 8009db6:	2322      	movs	r3, #34	; 0x22
 8009db8:	6003      	str	r3, [r0, #0]
 8009dba:	4665      	mov	r5, ip
 8009dbc:	b942      	cbnz	r2, 8009dd0 <_strtol_l.isra.0+0xe8>
 8009dbe:	4628      	mov	r0, r5
 8009dc0:	e79d      	b.n	8009cfe <_strtol_l.isra.0+0x16>
 8009dc2:	f1b8 0f00 	cmp.w	r8, #0
 8009dc6:	d000      	beq.n	8009dca <_strtol_l.isra.0+0xe2>
 8009dc8:	426d      	negs	r5, r5
 8009dca:	2a00      	cmp	r2, #0
 8009dcc:	d0f7      	beq.n	8009dbe <_strtol_l.isra.0+0xd6>
 8009dce:	b10e      	cbz	r6, 8009dd4 <_strtol_l.isra.0+0xec>
 8009dd0:	f10e 31ff 	add.w	r1, lr, #4294967295
 8009dd4:	6011      	str	r1, [r2, #0]
 8009dd6:	e7f2      	b.n	8009dbe <_strtol_l.isra.0+0xd6>
 8009dd8:	2430      	movs	r4, #48	; 0x30
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d1b3      	bne.n	8009d46 <_strtol_l.isra.0+0x5e>
 8009dde:	2308      	movs	r3, #8
 8009de0:	e7b1      	b.n	8009d46 <_strtol_l.isra.0+0x5e>
 8009de2:	2c30      	cmp	r4, #48	; 0x30
 8009de4:	d0a4      	beq.n	8009d30 <_strtol_l.isra.0+0x48>
 8009de6:	230a      	movs	r3, #10
 8009de8:	e7ad      	b.n	8009d46 <_strtol_l.isra.0+0x5e>
 8009dea:	bf00      	nop
 8009dec:	0800ccc9 	.word	0x0800ccc9

08009df0 <_strtol_r>:
 8009df0:	f7ff bf7a 	b.w	8009ce8 <_strtol_l.isra.0>

08009df4 <__swbuf_r>:
 8009df4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009df6:	460e      	mov	r6, r1
 8009df8:	4614      	mov	r4, r2
 8009dfa:	4605      	mov	r5, r0
 8009dfc:	b118      	cbz	r0, 8009e06 <__swbuf_r+0x12>
 8009dfe:	6983      	ldr	r3, [r0, #24]
 8009e00:	b90b      	cbnz	r3, 8009e06 <__swbuf_r+0x12>
 8009e02:	f001 f84b 	bl	800ae9c <__sinit>
 8009e06:	4b21      	ldr	r3, [pc, #132]	; (8009e8c <__swbuf_r+0x98>)
 8009e08:	429c      	cmp	r4, r3
 8009e0a:	d12b      	bne.n	8009e64 <__swbuf_r+0x70>
 8009e0c:	686c      	ldr	r4, [r5, #4]
 8009e0e:	69a3      	ldr	r3, [r4, #24]
 8009e10:	60a3      	str	r3, [r4, #8]
 8009e12:	89a3      	ldrh	r3, [r4, #12]
 8009e14:	071a      	lsls	r2, r3, #28
 8009e16:	d52f      	bpl.n	8009e78 <__swbuf_r+0x84>
 8009e18:	6923      	ldr	r3, [r4, #16]
 8009e1a:	b36b      	cbz	r3, 8009e78 <__swbuf_r+0x84>
 8009e1c:	6923      	ldr	r3, [r4, #16]
 8009e1e:	6820      	ldr	r0, [r4, #0]
 8009e20:	1ac0      	subs	r0, r0, r3
 8009e22:	6963      	ldr	r3, [r4, #20]
 8009e24:	b2f6      	uxtb	r6, r6
 8009e26:	4283      	cmp	r3, r0
 8009e28:	4637      	mov	r7, r6
 8009e2a:	dc04      	bgt.n	8009e36 <__swbuf_r+0x42>
 8009e2c:	4621      	mov	r1, r4
 8009e2e:	4628      	mov	r0, r5
 8009e30:	f000 ffa0 	bl	800ad74 <_fflush_r>
 8009e34:	bb30      	cbnz	r0, 8009e84 <__swbuf_r+0x90>
 8009e36:	68a3      	ldr	r3, [r4, #8]
 8009e38:	3b01      	subs	r3, #1
 8009e3a:	60a3      	str	r3, [r4, #8]
 8009e3c:	6823      	ldr	r3, [r4, #0]
 8009e3e:	1c5a      	adds	r2, r3, #1
 8009e40:	6022      	str	r2, [r4, #0]
 8009e42:	701e      	strb	r6, [r3, #0]
 8009e44:	6963      	ldr	r3, [r4, #20]
 8009e46:	3001      	adds	r0, #1
 8009e48:	4283      	cmp	r3, r0
 8009e4a:	d004      	beq.n	8009e56 <__swbuf_r+0x62>
 8009e4c:	89a3      	ldrh	r3, [r4, #12]
 8009e4e:	07db      	lsls	r3, r3, #31
 8009e50:	d506      	bpl.n	8009e60 <__swbuf_r+0x6c>
 8009e52:	2e0a      	cmp	r6, #10
 8009e54:	d104      	bne.n	8009e60 <__swbuf_r+0x6c>
 8009e56:	4621      	mov	r1, r4
 8009e58:	4628      	mov	r0, r5
 8009e5a:	f000 ff8b 	bl	800ad74 <_fflush_r>
 8009e5e:	b988      	cbnz	r0, 8009e84 <__swbuf_r+0x90>
 8009e60:	4638      	mov	r0, r7
 8009e62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009e64:	4b0a      	ldr	r3, [pc, #40]	; (8009e90 <__swbuf_r+0x9c>)
 8009e66:	429c      	cmp	r4, r3
 8009e68:	d101      	bne.n	8009e6e <__swbuf_r+0x7a>
 8009e6a:	68ac      	ldr	r4, [r5, #8]
 8009e6c:	e7cf      	b.n	8009e0e <__swbuf_r+0x1a>
 8009e6e:	4b09      	ldr	r3, [pc, #36]	; (8009e94 <__swbuf_r+0xa0>)
 8009e70:	429c      	cmp	r4, r3
 8009e72:	bf08      	it	eq
 8009e74:	68ec      	ldreq	r4, [r5, #12]
 8009e76:	e7ca      	b.n	8009e0e <__swbuf_r+0x1a>
 8009e78:	4621      	mov	r1, r4
 8009e7a:	4628      	mov	r0, r5
 8009e7c:	f000 f80c 	bl	8009e98 <__swsetup_r>
 8009e80:	2800      	cmp	r0, #0
 8009e82:	d0cb      	beq.n	8009e1c <__swbuf_r+0x28>
 8009e84:	f04f 37ff 	mov.w	r7, #4294967295
 8009e88:	e7ea      	b.n	8009e60 <__swbuf_r+0x6c>
 8009e8a:	bf00      	nop
 8009e8c:	0800ce80 	.word	0x0800ce80
 8009e90:	0800cea0 	.word	0x0800cea0
 8009e94:	0800ce60 	.word	0x0800ce60

08009e98 <__swsetup_r>:
 8009e98:	4b32      	ldr	r3, [pc, #200]	; (8009f64 <__swsetup_r+0xcc>)
 8009e9a:	b570      	push	{r4, r5, r6, lr}
 8009e9c:	681d      	ldr	r5, [r3, #0]
 8009e9e:	4606      	mov	r6, r0
 8009ea0:	460c      	mov	r4, r1
 8009ea2:	b125      	cbz	r5, 8009eae <__swsetup_r+0x16>
 8009ea4:	69ab      	ldr	r3, [r5, #24]
 8009ea6:	b913      	cbnz	r3, 8009eae <__swsetup_r+0x16>
 8009ea8:	4628      	mov	r0, r5
 8009eaa:	f000 fff7 	bl	800ae9c <__sinit>
 8009eae:	4b2e      	ldr	r3, [pc, #184]	; (8009f68 <__swsetup_r+0xd0>)
 8009eb0:	429c      	cmp	r4, r3
 8009eb2:	d10f      	bne.n	8009ed4 <__swsetup_r+0x3c>
 8009eb4:	686c      	ldr	r4, [r5, #4]
 8009eb6:	89a3      	ldrh	r3, [r4, #12]
 8009eb8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009ebc:	0719      	lsls	r1, r3, #28
 8009ebe:	d42c      	bmi.n	8009f1a <__swsetup_r+0x82>
 8009ec0:	06dd      	lsls	r5, r3, #27
 8009ec2:	d411      	bmi.n	8009ee8 <__swsetup_r+0x50>
 8009ec4:	2309      	movs	r3, #9
 8009ec6:	6033      	str	r3, [r6, #0]
 8009ec8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009ecc:	81a3      	strh	r3, [r4, #12]
 8009ece:	f04f 30ff 	mov.w	r0, #4294967295
 8009ed2:	e03e      	b.n	8009f52 <__swsetup_r+0xba>
 8009ed4:	4b25      	ldr	r3, [pc, #148]	; (8009f6c <__swsetup_r+0xd4>)
 8009ed6:	429c      	cmp	r4, r3
 8009ed8:	d101      	bne.n	8009ede <__swsetup_r+0x46>
 8009eda:	68ac      	ldr	r4, [r5, #8]
 8009edc:	e7eb      	b.n	8009eb6 <__swsetup_r+0x1e>
 8009ede:	4b24      	ldr	r3, [pc, #144]	; (8009f70 <__swsetup_r+0xd8>)
 8009ee0:	429c      	cmp	r4, r3
 8009ee2:	bf08      	it	eq
 8009ee4:	68ec      	ldreq	r4, [r5, #12]
 8009ee6:	e7e6      	b.n	8009eb6 <__swsetup_r+0x1e>
 8009ee8:	0758      	lsls	r0, r3, #29
 8009eea:	d512      	bpl.n	8009f12 <__swsetup_r+0x7a>
 8009eec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009eee:	b141      	cbz	r1, 8009f02 <__swsetup_r+0x6a>
 8009ef0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009ef4:	4299      	cmp	r1, r3
 8009ef6:	d002      	beq.n	8009efe <__swsetup_r+0x66>
 8009ef8:	4630      	mov	r0, r6
 8009efa:	f002 f92b 	bl	800c154 <_free_r>
 8009efe:	2300      	movs	r3, #0
 8009f00:	6363      	str	r3, [r4, #52]	; 0x34
 8009f02:	89a3      	ldrh	r3, [r4, #12]
 8009f04:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009f08:	81a3      	strh	r3, [r4, #12]
 8009f0a:	2300      	movs	r3, #0
 8009f0c:	6063      	str	r3, [r4, #4]
 8009f0e:	6923      	ldr	r3, [r4, #16]
 8009f10:	6023      	str	r3, [r4, #0]
 8009f12:	89a3      	ldrh	r3, [r4, #12]
 8009f14:	f043 0308 	orr.w	r3, r3, #8
 8009f18:	81a3      	strh	r3, [r4, #12]
 8009f1a:	6923      	ldr	r3, [r4, #16]
 8009f1c:	b94b      	cbnz	r3, 8009f32 <__swsetup_r+0x9a>
 8009f1e:	89a3      	ldrh	r3, [r4, #12]
 8009f20:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009f24:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009f28:	d003      	beq.n	8009f32 <__swsetup_r+0x9a>
 8009f2a:	4621      	mov	r1, r4
 8009f2c:	4630      	mov	r0, r6
 8009f2e:	f001 fbed 	bl	800b70c <__smakebuf_r>
 8009f32:	89a0      	ldrh	r0, [r4, #12]
 8009f34:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009f38:	f010 0301 	ands.w	r3, r0, #1
 8009f3c:	d00a      	beq.n	8009f54 <__swsetup_r+0xbc>
 8009f3e:	2300      	movs	r3, #0
 8009f40:	60a3      	str	r3, [r4, #8]
 8009f42:	6963      	ldr	r3, [r4, #20]
 8009f44:	425b      	negs	r3, r3
 8009f46:	61a3      	str	r3, [r4, #24]
 8009f48:	6923      	ldr	r3, [r4, #16]
 8009f4a:	b943      	cbnz	r3, 8009f5e <__swsetup_r+0xc6>
 8009f4c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009f50:	d1ba      	bne.n	8009ec8 <__swsetup_r+0x30>
 8009f52:	bd70      	pop	{r4, r5, r6, pc}
 8009f54:	0781      	lsls	r1, r0, #30
 8009f56:	bf58      	it	pl
 8009f58:	6963      	ldrpl	r3, [r4, #20]
 8009f5a:	60a3      	str	r3, [r4, #8]
 8009f5c:	e7f4      	b.n	8009f48 <__swsetup_r+0xb0>
 8009f5e:	2000      	movs	r0, #0
 8009f60:	e7f7      	b.n	8009f52 <__swsetup_r+0xba>
 8009f62:	bf00      	nop
 8009f64:	2000000c 	.word	0x2000000c
 8009f68:	0800ce80 	.word	0x0800ce80
 8009f6c:	0800cea0 	.word	0x0800cea0
 8009f70:	0800ce60 	.word	0x0800ce60

08009f74 <quorem>:
 8009f74:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f78:	6903      	ldr	r3, [r0, #16]
 8009f7a:	690c      	ldr	r4, [r1, #16]
 8009f7c:	42a3      	cmp	r3, r4
 8009f7e:	4607      	mov	r7, r0
 8009f80:	f2c0 8081 	blt.w	800a086 <quorem+0x112>
 8009f84:	3c01      	subs	r4, #1
 8009f86:	f101 0814 	add.w	r8, r1, #20
 8009f8a:	f100 0514 	add.w	r5, r0, #20
 8009f8e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009f92:	9301      	str	r3, [sp, #4]
 8009f94:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009f98:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009f9c:	3301      	adds	r3, #1
 8009f9e:	429a      	cmp	r2, r3
 8009fa0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009fa4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009fa8:	fbb2 f6f3 	udiv	r6, r2, r3
 8009fac:	d331      	bcc.n	800a012 <quorem+0x9e>
 8009fae:	f04f 0e00 	mov.w	lr, #0
 8009fb2:	4640      	mov	r0, r8
 8009fb4:	46ac      	mov	ip, r5
 8009fb6:	46f2      	mov	sl, lr
 8009fb8:	f850 2b04 	ldr.w	r2, [r0], #4
 8009fbc:	b293      	uxth	r3, r2
 8009fbe:	fb06 e303 	mla	r3, r6, r3, lr
 8009fc2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8009fc6:	b29b      	uxth	r3, r3
 8009fc8:	ebaa 0303 	sub.w	r3, sl, r3
 8009fcc:	0c12      	lsrs	r2, r2, #16
 8009fce:	f8dc a000 	ldr.w	sl, [ip]
 8009fd2:	fb06 e202 	mla	r2, r6, r2, lr
 8009fd6:	fa13 f38a 	uxtah	r3, r3, sl
 8009fda:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009fde:	fa1f fa82 	uxth.w	sl, r2
 8009fe2:	f8dc 2000 	ldr.w	r2, [ip]
 8009fe6:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8009fea:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009fee:	b29b      	uxth	r3, r3
 8009ff0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009ff4:	4581      	cmp	r9, r0
 8009ff6:	f84c 3b04 	str.w	r3, [ip], #4
 8009ffa:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8009ffe:	d2db      	bcs.n	8009fb8 <quorem+0x44>
 800a000:	f855 300b 	ldr.w	r3, [r5, fp]
 800a004:	b92b      	cbnz	r3, 800a012 <quorem+0x9e>
 800a006:	9b01      	ldr	r3, [sp, #4]
 800a008:	3b04      	subs	r3, #4
 800a00a:	429d      	cmp	r5, r3
 800a00c:	461a      	mov	r2, r3
 800a00e:	d32e      	bcc.n	800a06e <quorem+0xfa>
 800a010:	613c      	str	r4, [r7, #16]
 800a012:	4638      	mov	r0, r7
 800a014:	f001 fe9c 	bl	800bd50 <__mcmp>
 800a018:	2800      	cmp	r0, #0
 800a01a:	db24      	blt.n	800a066 <quorem+0xf2>
 800a01c:	3601      	adds	r6, #1
 800a01e:	4628      	mov	r0, r5
 800a020:	f04f 0c00 	mov.w	ip, #0
 800a024:	f858 2b04 	ldr.w	r2, [r8], #4
 800a028:	f8d0 e000 	ldr.w	lr, [r0]
 800a02c:	b293      	uxth	r3, r2
 800a02e:	ebac 0303 	sub.w	r3, ip, r3
 800a032:	0c12      	lsrs	r2, r2, #16
 800a034:	fa13 f38e 	uxtah	r3, r3, lr
 800a038:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a03c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a040:	b29b      	uxth	r3, r3
 800a042:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a046:	45c1      	cmp	r9, r8
 800a048:	f840 3b04 	str.w	r3, [r0], #4
 800a04c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a050:	d2e8      	bcs.n	800a024 <quorem+0xb0>
 800a052:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a056:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a05a:	b922      	cbnz	r2, 800a066 <quorem+0xf2>
 800a05c:	3b04      	subs	r3, #4
 800a05e:	429d      	cmp	r5, r3
 800a060:	461a      	mov	r2, r3
 800a062:	d30a      	bcc.n	800a07a <quorem+0x106>
 800a064:	613c      	str	r4, [r7, #16]
 800a066:	4630      	mov	r0, r6
 800a068:	b003      	add	sp, #12
 800a06a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a06e:	6812      	ldr	r2, [r2, #0]
 800a070:	3b04      	subs	r3, #4
 800a072:	2a00      	cmp	r2, #0
 800a074:	d1cc      	bne.n	800a010 <quorem+0x9c>
 800a076:	3c01      	subs	r4, #1
 800a078:	e7c7      	b.n	800a00a <quorem+0x96>
 800a07a:	6812      	ldr	r2, [r2, #0]
 800a07c:	3b04      	subs	r3, #4
 800a07e:	2a00      	cmp	r2, #0
 800a080:	d1f0      	bne.n	800a064 <quorem+0xf0>
 800a082:	3c01      	subs	r4, #1
 800a084:	e7eb      	b.n	800a05e <quorem+0xea>
 800a086:	2000      	movs	r0, #0
 800a088:	e7ee      	b.n	800a068 <quorem+0xf4>
 800a08a:	0000      	movs	r0, r0
 800a08c:	0000      	movs	r0, r0
	...

0800a090 <_dtoa_r>:
 800a090:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a094:	ed2d 8b02 	vpush	{d8}
 800a098:	ec57 6b10 	vmov	r6, r7, d0
 800a09c:	b095      	sub	sp, #84	; 0x54
 800a09e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a0a0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a0a4:	9105      	str	r1, [sp, #20]
 800a0a6:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800a0aa:	4604      	mov	r4, r0
 800a0ac:	9209      	str	r2, [sp, #36]	; 0x24
 800a0ae:	930f      	str	r3, [sp, #60]	; 0x3c
 800a0b0:	b975      	cbnz	r5, 800a0d0 <_dtoa_r+0x40>
 800a0b2:	2010      	movs	r0, #16
 800a0b4:	f001 fb6a 	bl	800b78c <malloc>
 800a0b8:	4602      	mov	r2, r0
 800a0ba:	6260      	str	r0, [r4, #36]	; 0x24
 800a0bc:	b920      	cbnz	r0, 800a0c8 <_dtoa_r+0x38>
 800a0be:	4bb2      	ldr	r3, [pc, #712]	; (800a388 <_dtoa_r+0x2f8>)
 800a0c0:	21ea      	movs	r1, #234	; 0xea
 800a0c2:	48b2      	ldr	r0, [pc, #712]	; (800a38c <_dtoa_r+0x2fc>)
 800a0c4:	f002 fc34 	bl	800c930 <__assert_func>
 800a0c8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a0cc:	6005      	str	r5, [r0, #0]
 800a0ce:	60c5      	str	r5, [r0, #12]
 800a0d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a0d2:	6819      	ldr	r1, [r3, #0]
 800a0d4:	b151      	cbz	r1, 800a0ec <_dtoa_r+0x5c>
 800a0d6:	685a      	ldr	r2, [r3, #4]
 800a0d8:	604a      	str	r2, [r1, #4]
 800a0da:	2301      	movs	r3, #1
 800a0dc:	4093      	lsls	r3, r2
 800a0de:	608b      	str	r3, [r1, #8]
 800a0e0:	4620      	mov	r0, r4
 800a0e2:	f001 fbad 	bl	800b840 <_Bfree>
 800a0e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a0e8:	2200      	movs	r2, #0
 800a0ea:	601a      	str	r2, [r3, #0]
 800a0ec:	1e3b      	subs	r3, r7, #0
 800a0ee:	bfb9      	ittee	lt
 800a0f0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a0f4:	9303      	strlt	r3, [sp, #12]
 800a0f6:	2300      	movge	r3, #0
 800a0f8:	f8c8 3000 	strge.w	r3, [r8]
 800a0fc:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800a100:	4ba3      	ldr	r3, [pc, #652]	; (800a390 <_dtoa_r+0x300>)
 800a102:	bfbc      	itt	lt
 800a104:	2201      	movlt	r2, #1
 800a106:	f8c8 2000 	strlt.w	r2, [r8]
 800a10a:	ea33 0309 	bics.w	r3, r3, r9
 800a10e:	d11b      	bne.n	800a148 <_dtoa_r+0xb8>
 800a110:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a112:	f242 730f 	movw	r3, #9999	; 0x270f
 800a116:	6013      	str	r3, [r2, #0]
 800a118:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a11c:	4333      	orrs	r3, r6
 800a11e:	f000 857a 	beq.w	800ac16 <_dtoa_r+0xb86>
 800a122:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a124:	b963      	cbnz	r3, 800a140 <_dtoa_r+0xb0>
 800a126:	4b9b      	ldr	r3, [pc, #620]	; (800a394 <_dtoa_r+0x304>)
 800a128:	e024      	b.n	800a174 <_dtoa_r+0xe4>
 800a12a:	4b9b      	ldr	r3, [pc, #620]	; (800a398 <_dtoa_r+0x308>)
 800a12c:	9300      	str	r3, [sp, #0]
 800a12e:	3308      	adds	r3, #8
 800a130:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a132:	6013      	str	r3, [r2, #0]
 800a134:	9800      	ldr	r0, [sp, #0]
 800a136:	b015      	add	sp, #84	; 0x54
 800a138:	ecbd 8b02 	vpop	{d8}
 800a13c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a140:	4b94      	ldr	r3, [pc, #592]	; (800a394 <_dtoa_r+0x304>)
 800a142:	9300      	str	r3, [sp, #0]
 800a144:	3303      	adds	r3, #3
 800a146:	e7f3      	b.n	800a130 <_dtoa_r+0xa0>
 800a148:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a14c:	2200      	movs	r2, #0
 800a14e:	ec51 0b17 	vmov	r0, r1, d7
 800a152:	2300      	movs	r3, #0
 800a154:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800a158:	f7f6 fcb6 	bl	8000ac8 <__aeabi_dcmpeq>
 800a15c:	4680      	mov	r8, r0
 800a15e:	b158      	cbz	r0, 800a178 <_dtoa_r+0xe8>
 800a160:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a162:	2301      	movs	r3, #1
 800a164:	6013      	str	r3, [r2, #0]
 800a166:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a168:	2b00      	cmp	r3, #0
 800a16a:	f000 8551 	beq.w	800ac10 <_dtoa_r+0xb80>
 800a16e:	488b      	ldr	r0, [pc, #556]	; (800a39c <_dtoa_r+0x30c>)
 800a170:	6018      	str	r0, [r3, #0]
 800a172:	1e43      	subs	r3, r0, #1
 800a174:	9300      	str	r3, [sp, #0]
 800a176:	e7dd      	b.n	800a134 <_dtoa_r+0xa4>
 800a178:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800a17c:	aa12      	add	r2, sp, #72	; 0x48
 800a17e:	a913      	add	r1, sp, #76	; 0x4c
 800a180:	4620      	mov	r0, r4
 800a182:	f001 ff05 	bl	800bf90 <__d2b>
 800a186:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a18a:	4683      	mov	fp, r0
 800a18c:	2d00      	cmp	r5, #0
 800a18e:	d07c      	beq.n	800a28a <_dtoa_r+0x1fa>
 800a190:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a192:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800a196:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a19a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800a19e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800a1a2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800a1a6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a1aa:	4b7d      	ldr	r3, [pc, #500]	; (800a3a0 <_dtoa_r+0x310>)
 800a1ac:	2200      	movs	r2, #0
 800a1ae:	4630      	mov	r0, r6
 800a1b0:	4639      	mov	r1, r7
 800a1b2:	f7f6 f869 	bl	8000288 <__aeabi_dsub>
 800a1b6:	a36e      	add	r3, pc, #440	; (adr r3, 800a370 <_dtoa_r+0x2e0>)
 800a1b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1bc:	f7f6 fa1c 	bl	80005f8 <__aeabi_dmul>
 800a1c0:	a36d      	add	r3, pc, #436	; (adr r3, 800a378 <_dtoa_r+0x2e8>)
 800a1c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1c6:	f7f6 f861 	bl	800028c <__adddf3>
 800a1ca:	4606      	mov	r6, r0
 800a1cc:	4628      	mov	r0, r5
 800a1ce:	460f      	mov	r7, r1
 800a1d0:	f7f6 f9a8 	bl	8000524 <__aeabi_i2d>
 800a1d4:	a36a      	add	r3, pc, #424	; (adr r3, 800a380 <_dtoa_r+0x2f0>)
 800a1d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1da:	f7f6 fa0d 	bl	80005f8 <__aeabi_dmul>
 800a1de:	4602      	mov	r2, r0
 800a1e0:	460b      	mov	r3, r1
 800a1e2:	4630      	mov	r0, r6
 800a1e4:	4639      	mov	r1, r7
 800a1e6:	f7f6 f851 	bl	800028c <__adddf3>
 800a1ea:	4606      	mov	r6, r0
 800a1ec:	460f      	mov	r7, r1
 800a1ee:	f7f6 fcb3 	bl	8000b58 <__aeabi_d2iz>
 800a1f2:	2200      	movs	r2, #0
 800a1f4:	4682      	mov	sl, r0
 800a1f6:	2300      	movs	r3, #0
 800a1f8:	4630      	mov	r0, r6
 800a1fa:	4639      	mov	r1, r7
 800a1fc:	f7f6 fc6e 	bl	8000adc <__aeabi_dcmplt>
 800a200:	b148      	cbz	r0, 800a216 <_dtoa_r+0x186>
 800a202:	4650      	mov	r0, sl
 800a204:	f7f6 f98e 	bl	8000524 <__aeabi_i2d>
 800a208:	4632      	mov	r2, r6
 800a20a:	463b      	mov	r3, r7
 800a20c:	f7f6 fc5c 	bl	8000ac8 <__aeabi_dcmpeq>
 800a210:	b908      	cbnz	r0, 800a216 <_dtoa_r+0x186>
 800a212:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a216:	f1ba 0f16 	cmp.w	sl, #22
 800a21a:	d854      	bhi.n	800a2c6 <_dtoa_r+0x236>
 800a21c:	4b61      	ldr	r3, [pc, #388]	; (800a3a4 <_dtoa_r+0x314>)
 800a21e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800a222:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a226:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800a22a:	f7f6 fc57 	bl	8000adc <__aeabi_dcmplt>
 800a22e:	2800      	cmp	r0, #0
 800a230:	d04b      	beq.n	800a2ca <_dtoa_r+0x23a>
 800a232:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a236:	2300      	movs	r3, #0
 800a238:	930e      	str	r3, [sp, #56]	; 0x38
 800a23a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a23c:	1b5d      	subs	r5, r3, r5
 800a23e:	1e6b      	subs	r3, r5, #1
 800a240:	9304      	str	r3, [sp, #16]
 800a242:	bf43      	ittte	mi
 800a244:	2300      	movmi	r3, #0
 800a246:	f1c5 0801 	rsbmi	r8, r5, #1
 800a24a:	9304      	strmi	r3, [sp, #16]
 800a24c:	f04f 0800 	movpl.w	r8, #0
 800a250:	f1ba 0f00 	cmp.w	sl, #0
 800a254:	db3b      	blt.n	800a2ce <_dtoa_r+0x23e>
 800a256:	9b04      	ldr	r3, [sp, #16]
 800a258:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800a25c:	4453      	add	r3, sl
 800a25e:	9304      	str	r3, [sp, #16]
 800a260:	2300      	movs	r3, #0
 800a262:	9306      	str	r3, [sp, #24]
 800a264:	9b05      	ldr	r3, [sp, #20]
 800a266:	2b09      	cmp	r3, #9
 800a268:	d869      	bhi.n	800a33e <_dtoa_r+0x2ae>
 800a26a:	2b05      	cmp	r3, #5
 800a26c:	bfc4      	itt	gt
 800a26e:	3b04      	subgt	r3, #4
 800a270:	9305      	strgt	r3, [sp, #20]
 800a272:	9b05      	ldr	r3, [sp, #20]
 800a274:	f1a3 0302 	sub.w	r3, r3, #2
 800a278:	bfcc      	ite	gt
 800a27a:	2500      	movgt	r5, #0
 800a27c:	2501      	movle	r5, #1
 800a27e:	2b03      	cmp	r3, #3
 800a280:	d869      	bhi.n	800a356 <_dtoa_r+0x2c6>
 800a282:	e8df f003 	tbb	[pc, r3]
 800a286:	4e2c      	.short	0x4e2c
 800a288:	5a4c      	.short	0x5a4c
 800a28a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800a28e:	441d      	add	r5, r3
 800a290:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a294:	2b20      	cmp	r3, #32
 800a296:	bfc1      	itttt	gt
 800a298:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a29c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800a2a0:	fa09 f303 	lslgt.w	r3, r9, r3
 800a2a4:	fa26 f000 	lsrgt.w	r0, r6, r0
 800a2a8:	bfda      	itte	le
 800a2aa:	f1c3 0320 	rsble	r3, r3, #32
 800a2ae:	fa06 f003 	lslle.w	r0, r6, r3
 800a2b2:	4318      	orrgt	r0, r3
 800a2b4:	f7f6 f926 	bl	8000504 <__aeabi_ui2d>
 800a2b8:	2301      	movs	r3, #1
 800a2ba:	4606      	mov	r6, r0
 800a2bc:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800a2c0:	3d01      	subs	r5, #1
 800a2c2:	9310      	str	r3, [sp, #64]	; 0x40
 800a2c4:	e771      	b.n	800a1aa <_dtoa_r+0x11a>
 800a2c6:	2301      	movs	r3, #1
 800a2c8:	e7b6      	b.n	800a238 <_dtoa_r+0x1a8>
 800a2ca:	900e      	str	r0, [sp, #56]	; 0x38
 800a2cc:	e7b5      	b.n	800a23a <_dtoa_r+0x1aa>
 800a2ce:	f1ca 0300 	rsb	r3, sl, #0
 800a2d2:	9306      	str	r3, [sp, #24]
 800a2d4:	2300      	movs	r3, #0
 800a2d6:	eba8 080a 	sub.w	r8, r8, sl
 800a2da:	930d      	str	r3, [sp, #52]	; 0x34
 800a2dc:	e7c2      	b.n	800a264 <_dtoa_r+0x1d4>
 800a2de:	2300      	movs	r3, #0
 800a2e0:	9308      	str	r3, [sp, #32]
 800a2e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a2e4:	2b00      	cmp	r3, #0
 800a2e6:	dc39      	bgt.n	800a35c <_dtoa_r+0x2cc>
 800a2e8:	f04f 0901 	mov.w	r9, #1
 800a2ec:	f8cd 9004 	str.w	r9, [sp, #4]
 800a2f0:	464b      	mov	r3, r9
 800a2f2:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800a2f6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800a2f8:	2200      	movs	r2, #0
 800a2fa:	6042      	str	r2, [r0, #4]
 800a2fc:	2204      	movs	r2, #4
 800a2fe:	f102 0614 	add.w	r6, r2, #20
 800a302:	429e      	cmp	r6, r3
 800a304:	6841      	ldr	r1, [r0, #4]
 800a306:	d92f      	bls.n	800a368 <_dtoa_r+0x2d8>
 800a308:	4620      	mov	r0, r4
 800a30a:	f001 fa59 	bl	800b7c0 <_Balloc>
 800a30e:	9000      	str	r0, [sp, #0]
 800a310:	2800      	cmp	r0, #0
 800a312:	d14b      	bne.n	800a3ac <_dtoa_r+0x31c>
 800a314:	4b24      	ldr	r3, [pc, #144]	; (800a3a8 <_dtoa_r+0x318>)
 800a316:	4602      	mov	r2, r0
 800a318:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800a31c:	e6d1      	b.n	800a0c2 <_dtoa_r+0x32>
 800a31e:	2301      	movs	r3, #1
 800a320:	e7de      	b.n	800a2e0 <_dtoa_r+0x250>
 800a322:	2300      	movs	r3, #0
 800a324:	9308      	str	r3, [sp, #32]
 800a326:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a328:	eb0a 0903 	add.w	r9, sl, r3
 800a32c:	f109 0301 	add.w	r3, r9, #1
 800a330:	2b01      	cmp	r3, #1
 800a332:	9301      	str	r3, [sp, #4]
 800a334:	bfb8      	it	lt
 800a336:	2301      	movlt	r3, #1
 800a338:	e7dd      	b.n	800a2f6 <_dtoa_r+0x266>
 800a33a:	2301      	movs	r3, #1
 800a33c:	e7f2      	b.n	800a324 <_dtoa_r+0x294>
 800a33e:	2501      	movs	r5, #1
 800a340:	2300      	movs	r3, #0
 800a342:	9305      	str	r3, [sp, #20]
 800a344:	9508      	str	r5, [sp, #32]
 800a346:	f04f 39ff 	mov.w	r9, #4294967295
 800a34a:	2200      	movs	r2, #0
 800a34c:	f8cd 9004 	str.w	r9, [sp, #4]
 800a350:	2312      	movs	r3, #18
 800a352:	9209      	str	r2, [sp, #36]	; 0x24
 800a354:	e7cf      	b.n	800a2f6 <_dtoa_r+0x266>
 800a356:	2301      	movs	r3, #1
 800a358:	9308      	str	r3, [sp, #32]
 800a35a:	e7f4      	b.n	800a346 <_dtoa_r+0x2b6>
 800a35c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800a360:	f8cd 9004 	str.w	r9, [sp, #4]
 800a364:	464b      	mov	r3, r9
 800a366:	e7c6      	b.n	800a2f6 <_dtoa_r+0x266>
 800a368:	3101      	adds	r1, #1
 800a36a:	6041      	str	r1, [r0, #4]
 800a36c:	0052      	lsls	r2, r2, #1
 800a36e:	e7c6      	b.n	800a2fe <_dtoa_r+0x26e>
 800a370:	636f4361 	.word	0x636f4361
 800a374:	3fd287a7 	.word	0x3fd287a7
 800a378:	8b60c8b3 	.word	0x8b60c8b3
 800a37c:	3fc68a28 	.word	0x3fc68a28
 800a380:	509f79fb 	.word	0x509f79fb
 800a384:	3fd34413 	.word	0x3fd34413
 800a388:	0800cdd6 	.word	0x0800cdd6
 800a38c:	0800cded 	.word	0x0800cded
 800a390:	7ff00000 	.word	0x7ff00000
 800a394:	0800cdd2 	.word	0x0800cdd2
 800a398:	0800cdc9 	.word	0x0800cdc9
 800a39c:	0800cc49 	.word	0x0800cc49
 800a3a0:	3ff80000 	.word	0x3ff80000
 800a3a4:	0800cfc8 	.word	0x0800cfc8
 800a3a8:	0800ce4c 	.word	0x0800ce4c
 800a3ac:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a3ae:	9a00      	ldr	r2, [sp, #0]
 800a3b0:	601a      	str	r2, [r3, #0]
 800a3b2:	9b01      	ldr	r3, [sp, #4]
 800a3b4:	2b0e      	cmp	r3, #14
 800a3b6:	f200 80ad 	bhi.w	800a514 <_dtoa_r+0x484>
 800a3ba:	2d00      	cmp	r5, #0
 800a3bc:	f000 80aa 	beq.w	800a514 <_dtoa_r+0x484>
 800a3c0:	f1ba 0f00 	cmp.w	sl, #0
 800a3c4:	dd36      	ble.n	800a434 <_dtoa_r+0x3a4>
 800a3c6:	4ac3      	ldr	r2, [pc, #780]	; (800a6d4 <_dtoa_r+0x644>)
 800a3c8:	f00a 030f 	and.w	r3, sl, #15
 800a3cc:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a3d0:	ed93 7b00 	vldr	d7, [r3]
 800a3d4:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800a3d8:	ea4f 172a 	mov.w	r7, sl, asr #4
 800a3dc:	eeb0 8a47 	vmov.f32	s16, s14
 800a3e0:	eef0 8a67 	vmov.f32	s17, s15
 800a3e4:	d016      	beq.n	800a414 <_dtoa_r+0x384>
 800a3e6:	4bbc      	ldr	r3, [pc, #752]	; (800a6d8 <_dtoa_r+0x648>)
 800a3e8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800a3ec:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a3f0:	f7f6 fa2c 	bl	800084c <__aeabi_ddiv>
 800a3f4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a3f8:	f007 070f 	and.w	r7, r7, #15
 800a3fc:	2503      	movs	r5, #3
 800a3fe:	4eb6      	ldr	r6, [pc, #728]	; (800a6d8 <_dtoa_r+0x648>)
 800a400:	b957      	cbnz	r7, 800a418 <_dtoa_r+0x388>
 800a402:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a406:	ec53 2b18 	vmov	r2, r3, d8
 800a40a:	f7f6 fa1f 	bl	800084c <__aeabi_ddiv>
 800a40e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a412:	e029      	b.n	800a468 <_dtoa_r+0x3d8>
 800a414:	2502      	movs	r5, #2
 800a416:	e7f2      	b.n	800a3fe <_dtoa_r+0x36e>
 800a418:	07f9      	lsls	r1, r7, #31
 800a41a:	d508      	bpl.n	800a42e <_dtoa_r+0x39e>
 800a41c:	ec51 0b18 	vmov	r0, r1, d8
 800a420:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a424:	f7f6 f8e8 	bl	80005f8 <__aeabi_dmul>
 800a428:	ec41 0b18 	vmov	d8, r0, r1
 800a42c:	3501      	adds	r5, #1
 800a42e:	107f      	asrs	r7, r7, #1
 800a430:	3608      	adds	r6, #8
 800a432:	e7e5      	b.n	800a400 <_dtoa_r+0x370>
 800a434:	f000 80a6 	beq.w	800a584 <_dtoa_r+0x4f4>
 800a438:	f1ca 0600 	rsb	r6, sl, #0
 800a43c:	4ba5      	ldr	r3, [pc, #660]	; (800a6d4 <_dtoa_r+0x644>)
 800a43e:	4fa6      	ldr	r7, [pc, #664]	; (800a6d8 <_dtoa_r+0x648>)
 800a440:	f006 020f 	and.w	r2, r6, #15
 800a444:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a448:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a44c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800a450:	f7f6 f8d2 	bl	80005f8 <__aeabi_dmul>
 800a454:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a458:	1136      	asrs	r6, r6, #4
 800a45a:	2300      	movs	r3, #0
 800a45c:	2502      	movs	r5, #2
 800a45e:	2e00      	cmp	r6, #0
 800a460:	f040 8085 	bne.w	800a56e <_dtoa_r+0x4de>
 800a464:	2b00      	cmp	r3, #0
 800a466:	d1d2      	bne.n	800a40e <_dtoa_r+0x37e>
 800a468:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a46a:	2b00      	cmp	r3, #0
 800a46c:	f000 808c 	beq.w	800a588 <_dtoa_r+0x4f8>
 800a470:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800a474:	4b99      	ldr	r3, [pc, #612]	; (800a6dc <_dtoa_r+0x64c>)
 800a476:	2200      	movs	r2, #0
 800a478:	4630      	mov	r0, r6
 800a47a:	4639      	mov	r1, r7
 800a47c:	f7f6 fb2e 	bl	8000adc <__aeabi_dcmplt>
 800a480:	2800      	cmp	r0, #0
 800a482:	f000 8081 	beq.w	800a588 <_dtoa_r+0x4f8>
 800a486:	9b01      	ldr	r3, [sp, #4]
 800a488:	2b00      	cmp	r3, #0
 800a48a:	d07d      	beq.n	800a588 <_dtoa_r+0x4f8>
 800a48c:	f1b9 0f00 	cmp.w	r9, #0
 800a490:	dd3c      	ble.n	800a50c <_dtoa_r+0x47c>
 800a492:	f10a 33ff 	add.w	r3, sl, #4294967295
 800a496:	9307      	str	r3, [sp, #28]
 800a498:	2200      	movs	r2, #0
 800a49a:	4b91      	ldr	r3, [pc, #580]	; (800a6e0 <_dtoa_r+0x650>)
 800a49c:	4630      	mov	r0, r6
 800a49e:	4639      	mov	r1, r7
 800a4a0:	f7f6 f8aa 	bl	80005f8 <__aeabi_dmul>
 800a4a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a4a8:	3501      	adds	r5, #1
 800a4aa:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800a4ae:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800a4b2:	4628      	mov	r0, r5
 800a4b4:	f7f6 f836 	bl	8000524 <__aeabi_i2d>
 800a4b8:	4632      	mov	r2, r6
 800a4ba:	463b      	mov	r3, r7
 800a4bc:	f7f6 f89c 	bl	80005f8 <__aeabi_dmul>
 800a4c0:	4b88      	ldr	r3, [pc, #544]	; (800a6e4 <_dtoa_r+0x654>)
 800a4c2:	2200      	movs	r2, #0
 800a4c4:	f7f5 fee2 	bl	800028c <__adddf3>
 800a4c8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800a4cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a4d0:	9303      	str	r3, [sp, #12]
 800a4d2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d15c      	bne.n	800a592 <_dtoa_r+0x502>
 800a4d8:	4b83      	ldr	r3, [pc, #524]	; (800a6e8 <_dtoa_r+0x658>)
 800a4da:	2200      	movs	r2, #0
 800a4dc:	4630      	mov	r0, r6
 800a4de:	4639      	mov	r1, r7
 800a4e0:	f7f5 fed2 	bl	8000288 <__aeabi_dsub>
 800a4e4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a4e8:	4606      	mov	r6, r0
 800a4ea:	460f      	mov	r7, r1
 800a4ec:	f7f6 fb14 	bl	8000b18 <__aeabi_dcmpgt>
 800a4f0:	2800      	cmp	r0, #0
 800a4f2:	f040 8296 	bne.w	800aa22 <_dtoa_r+0x992>
 800a4f6:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800a4fa:	4630      	mov	r0, r6
 800a4fc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a500:	4639      	mov	r1, r7
 800a502:	f7f6 faeb 	bl	8000adc <__aeabi_dcmplt>
 800a506:	2800      	cmp	r0, #0
 800a508:	f040 8288 	bne.w	800aa1c <_dtoa_r+0x98c>
 800a50c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800a510:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a514:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a516:	2b00      	cmp	r3, #0
 800a518:	f2c0 8158 	blt.w	800a7cc <_dtoa_r+0x73c>
 800a51c:	f1ba 0f0e 	cmp.w	sl, #14
 800a520:	f300 8154 	bgt.w	800a7cc <_dtoa_r+0x73c>
 800a524:	4b6b      	ldr	r3, [pc, #428]	; (800a6d4 <_dtoa_r+0x644>)
 800a526:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800a52a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a52e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a530:	2b00      	cmp	r3, #0
 800a532:	f280 80e3 	bge.w	800a6fc <_dtoa_r+0x66c>
 800a536:	9b01      	ldr	r3, [sp, #4]
 800a538:	2b00      	cmp	r3, #0
 800a53a:	f300 80df 	bgt.w	800a6fc <_dtoa_r+0x66c>
 800a53e:	f040 826d 	bne.w	800aa1c <_dtoa_r+0x98c>
 800a542:	4b69      	ldr	r3, [pc, #420]	; (800a6e8 <_dtoa_r+0x658>)
 800a544:	2200      	movs	r2, #0
 800a546:	4640      	mov	r0, r8
 800a548:	4649      	mov	r1, r9
 800a54a:	f7f6 f855 	bl	80005f8 <__aeabi_dmul>
 800a54e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a552:	f7f6 fad7 	bl	8000b04 <__aeabi_dcmpge>
 800a556:	9e01      	ldr	r6, [sp, #4]
 800a558:	4637      	mov	r7, r6
 800a55a:	2800      	cmp	r0, #0
 800a55c:	f040 8243 	bne.w	800a9e6 <_dtoa_r+0x956>
 800a560:	9d00      	ldr	r5, [sp, #0]
 800a562:	2331      	movs	r3, #49	; 0x31
 800a564:	f805 3b01 	strb.w	r3, [r5], #1
 800a568:	f10a 0a01 	add.w	sl, sl, #1
 800a56c:	e23f      	b.n	800a9ee <_dtoa_r+0x95e>
 800a56e:	07f2      	lsls	r2, r6, #31
 800a570:	d505      	bpl.n	800a57e <_dtoa_r+0x4ee>
 800a572:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a576:	f7f6 f83f 	bl	80005f8 <__aeabi_dmul>
 800a57a:	3501      	adds	r5, #1
 800a57c:	2301      	movs	r3, #1
 800a57e:	1076      	asrs	r6, r6, #1
 800a580:	3708      	adds	r7, #8
 800a582:	e76c      	b.n	800a45e <_dtoa_r+0x3ce>
 800a584:	2502      	movs	r5, #2
 800a586:	e76f      	b.n	800a468 <_dtoa_r+0x3d8>
 800a588:	9b01      	ldr	r3, [sp, #4]
 800a58a:	f8cd a01c 	str.w	sl, [sp, #28]
 800a58e:	930c      	str	r3, [sp, #48]	; 0x30
 800a590:	e78d      	b.n	800a4ae <_dtoa_r+0x41e>
 800a592:	9900      	ldr	r1, [sp, #0]
 800a594:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a596:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a598:	4b4e      	ldr	r3, [pc, #312]	; (800a6d4 <_dtoa_r+0x644>)
 800a59a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a59e:	4401      	add	r1, r0
 800a5a0:	9102      	str	r1, [sp, #8]
 800a5a2:	9908      	ldr	r1, [sp, #32]
 800a5a4:	eeb0 8a47 	vmov.f32	s16, s14
 800a5a8:	eef0 8a67 	vmov.f32	s17, s15
 800a5ac:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a5b0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a5b4:	2900      	cmp	r1, #0
 800a5b6:	d045      	beq.n	800a644 <_dtoa_r+0x5b4>
 800a5b8:	494c      	ldr	r1, [pc, #304]	; (800a6ec <_dtoa_r+0x65c>)
 800a5ba:	2000      	movs	r0, #0
 800a5bc:	f7f6 f946 	bl	800084c <__aeabi_ddiv>
 800a5c0:	ec53 2b18 	vmov	r2, r3, d8
 800a5c4:	f7f5 fe60 	bl	8000288 <__aeabi_dsub>
 800a5c8:	9d00      	ldr	r5, [sp, #0]
 800a5ca:	ec41 0b18 	vmov	d8, r0, r1
 800a5ce:	4639      	mov	r1, r7
 800a5d0:	4630      	mov	r0, r6
 800a5d2:	f7f6 fac1 	bl	8000b58 <__aeabi_d2iz>
 800a5d6:	900c      	str	r0, [sp, #48]	; 0x30
 800a5d8:	f7f5 ffa4 	bl	8000524 <__aeabi_i2d>
 800a5dc:	4602      	mov	r2, r0
 800a5de:	460b      	mov	r3, r1
 800a5e0:	4630      	mov	r0, r6
 800a5e2:	4639      	mov	r1, r7
 800a5e4:	f7f5 fe50 	bl	8000288 <__aeabi_dsub>
 800a5e8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a5ea:	3330      	adds	r3, #48	; 0x30
 800a5ec:	f805 3b01 	strb.w	r3, [r5], #1
 800a5f0:	ec53 2b18 	vmov	r2, r3, d8
 800a5f4:	4606      	mov	r6, r0
 800a5f6:	460f      	mov	r7, r1
 800a5f8:	f7f6 fa70 	bl	8000adc <__aeabi_dcmplt>
 800a5fc:	2800      	cmp	r0, #0
 800a5fe:	d165      	bne.n	800a6cc <_dtoa_r+0x63c>
 800a600:	4632      	mov	r2, r6
 800a602:	463b      	mov	r3, r7
 800a604:	4935      	ldr	r1, [pc, #212]	; (800a6dc <_dtoa_r+0x64c>)
 800a606:	2000      	movs	r0, #0
 800a608:	f7f5 fe3e 	bl	8000288 <__aeabi_dsub>
 800a60c:	ec53 2b18 	vmov	r2, r3, d8
 800a610:	f7f6 fa64 	bl	8000adc <__aeabi_dcmplt>
 800a614:	2800      	cmp	r0, #0
 800a616:	f040 80b9 	bne.w	800a78c <_dtoa_r+0x6fc>
 800a61a:	9b02      	ldr	r3, [sp, #8]
 800a61c:	429d      	cmp	r5, r3
 800a61e:	f43f af75 	beq.w	800a50c <_dtoa_r+0x47c>
 800a622:	4b2f      	ldr	r3, [pc, #188]	; (800a6e0 <_dtoa_r+0x650>)
 800a624:	ec51 0b18 	vmov	r0, r1, d8
 800a628:	2200      	movs	r2, #0
 800a62a:	f7f5 ffe5 	bl	80005f8 <__aeabi_dmul>
 800a62e:	4b2c      	ldr	r3, [pc, #176]	; (800a6e0 <_dtoa_r+0x650>)
 800a630:	ec41 0b18 	vmov	d8, r0, r1
 800a634:	2200      	movs	r2, #0
 800a636:	4630      	mov	r0, r6
 800a638:	4639      	mov	r1, r7
 800a63a:	f7f5 ffdd 	bl	80005f8 <__aeabi_dmul>
 800a63e:	4606      	mov	r6, r0
 800a640:	460f      	mov	r7, r1
 800a642:	e7c4      	b.n	800a5ce <_dtoa_r+0x53e>
 800a644:	ec51 0b17 	vmov	r0, r1, d7
 800a648:	f7f5 ffd6 	bl	80005f8 <__aeabi_dmul>
 800a64c:	9b02      	ldr	r3, [sp, #8]
 800a64e:	9d00      	ldr	r5, [sp, #0]
 800a650:	930c      	str	r3, [sp, #48]	; 0x30
 800a652:	ec41 0b18 	vmov	d8, r0, r1
 800a656:	4639      	mov	r1, r7
 800a658:	4630      	mov	r0, r6
 800a65a:	f7f6 fa7d 	bl	8000b58 <__aeabi_d2iz>
 800a65e:	9011      	str	r0, [sp, #68]	; 0x44
 800a660:	f7f5 ff60 	bl	8000524 <__aeabi_i2d>
 800a664:	4602      	mov	r2, r0
 800a666:	460b      	mov	r3, r1
 800a668:	4630      	mov	r0, r6
 800a66a:	4639      	mov	r1, r7
 800a66c:	f7f5 fe0c 	bl	8000288 <__aeabi_dsub>
 800a670:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a672:	3330      	adds	r3, #48	; 0x30
 800a674:	f805 3b01 	strb.w	r3, [r5], #1
 800a678:	9b02      	ldr	r3, [sp, #8]
 800a67a:	429d      	cmp	r5, r3
 800a67c:	4606      	mov	r6, r0
 800a67e:	460f      	mov	r7, r1
 800a680:	f04f 0200 	mov.w	r2, #0
 800a684:	d134      	bne.n	800a6f0 <_dtoa_r+0x660>
 800a686:	4b19      	ldr	r3, [pc, #100]	; (800a6ec <_dtoa_r+0x65c>)
 800a688:	ec51 0b18 	vmov	r0, r1, d8
 800a68c:	f7f5 fdfe 	bl	800028c <__adddf3>
 800a690:	4602      	mov	r2, r0
 800a692:	460b      	mov	r3, r1
 800a694:	4630      	mov	r0, r6
 800a696:	4639      	mov	r1, r7
 800a698:	f7f6 fa3e 	bl	8000b18 <__aeabi_dcmpgt>
 800a69c:	2800      	cmp	r0, #0
 800a69e:	d175      	bne.n	800a78c <_dtoa_r+0x6fc>
 800a6a0:	ec53 2b18 	vmov	r2, r3, d8
 800a6a4:	4911      	ldr	r1, [pc, #68]	; (800a6ec <_dtoa_r+0x65c>)
 800a6a6:	2000      	movs	r0, #0
 800a6a8:	f7f5 fdee 	bl	8000288 <__aeabi_dsub>
 800a6ac:	4602      	mov	r2, r0
 800a6ae:	460b      	mov	r3, r1
 800a6b0:	4630      	mov	r0, r6
 800a6b2:	4639      	mov	r1, r7
 800a6b4:	f7f6 fa12 	bl	8000adc <__aeabi_dcmplt>
 800a6b8:	2800      	cmp	r0, #0
 800a6ba:	f43f af27 	beq.w	800a50c <_dtoa_r+0x47c>
 800a6be:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a6c0:	1e6b      	subs	r3, r5, #1
 800a6c2:	930c      	str	r3, [sp, #48]	; 0x30
 800a6c4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a6c8:	2b30      	cmp	r3, #48	; 0x30
 800a6ca:	d0f8      	beq.n	800a6be <_dtoa_r+0x62e>
 800a6cc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800a6d0:	e04a      	b.n	800a768 <_dtoa_r+0x6d8>
 800a6d2:	bf00      	nop
 800a6d4:	0800cfc8 	.word	0x0800cfc8
 800a6d8:	0800cfa0 	.word	0x0800cfa0
 800a6dc:	3ff00000 	.word	0x3ff00000
 800a6e0:	40240000 	.word	0x40240000
 800a6e4:	401c0000 	.word	0x401c0000
 800a6e8:	40140000 	.word	0x40140000
 800a6ec:	3fe00000 	.word	0x3fe00000
 800a6f0:	4baf      	ldr	r3, [pc, #700]	; (800a9b0 <_dtoa_r+0x920>)
 800a6f2:	f7f5 ff81 	bl	80005f8 <__aeabi_dmul>
 800a6f6:	4606      	mov	r6, r0
 800a6f8:	460f      	mov	r7, r1
 800a6fa:	e7ac      	b.n	800a656 <_dtoa_r+0x5c6>
 800a6fc:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800a700:	9d00      	ldr	r5, [sp, #0]
 800a702:	4642      	mov	r2, r8
 800a704:	464b      	mov	r3, r9
 800a706:	4630      	mov	r0, r6
 800a708:	4639      	mov	r1, r7
 800a70a:	f7f6 f89f 	bl	800084c <__aeabi_ddiv>
 800a70e:	f7f6 fa23 	bl	8000b58 <__aeabi_d2iz>
 800a712:	9002      	str	r0, [sp, #8]
 800a714:	f7f5 ff06 	bl	8000524 <__aeabi_i2d>
 800a718:	4642      	mov	r2, r8
 800a71a:	464b      	mov	r3, r9
 800a71c:	f7f5 ff6c 	bl	80005f8 <__aeabi_dmul>
 800a720:	4602      	mov	r2, r0
 800a722:	460b      	mov	r3, r1
 800a724:	4630      	mov	r0, r6
 800a726:	4639      	mov	r1, r7
 800a728:	f7f5 fdae 	bl	8000288 <__aeabi_dsub>
 800a72c:	9e02      	ldr	r6, [sp, #8]
 800a72e:	9f01      	ldr	r7, [sp, #4]
 800a730:	3630      	adds	r6, #48	; 0x30
 800a732:	f805 6b01 	strb.w	r6, [r5], #1
 800a736:	9e00      	ldr	r6, [sp, #0]
 800a738:	1bae      	subs	r6, r5, r6
 800a73a:	42b7      	cmp	r7, r6
 800a73c:	4602      	mov	r2, r0
 800a73e:	460b      	mov	r3, r1
 800a740:	d137      	bne.n	800a7b2 <_dtoa_r+0x722>
 800a742:	f7f5 fda3 	bl	800028c <__adddf3>
 800a746:	4642      	mov	r2, r8
 800a748:	464b      	mov	r3, r9
 800a74a:	4606      	mov	r6, r0
 800a74c:	460f      	mov	r7, r1
 800a74e:	f7f6 f9e3 	bl	8000b18 <__aeabi_dcmpgt>
 800a752:	b9c8      	cbnz	r0, 800a788 <_dtoa_r+0x6f8>
 800a754:	4642      	mov	r2, r8
 800a756:	464b      	mov	r3, r9
 800a758:	4630      	mov	r0, r6
 800a75a:	4639      	mov	r1, r7
 800a75c:	f7f6 f9b4 	bl	8000ac8 <__aeabi_dcmpeq>
 800a760:	b110      	cbz	r0, 800a768 <_dtoa_r+0x6d8>
 800a762:	9b02      	ldr	r3, [sp, #8]
 800a764:	07d9      	lsls	r1, r3, #31
 800a766:	d40f      	bmi.n	800a788 <_dtoa_r+0x6f8>
 800a768:	4620      	mov	r0, r4
 800a76a:	4659      	mov	r1, fp
 800a76c:	f001 f868 	bl	800b840 <_Bfree>
 800a770:	2300      	movs	r3, #0
 800a772:	702b      	strb	r3, [r5, #0]
 800a774:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a776:	f10a 0001 	add.w	r0, sl, #1
 800a77a:	6018      	str	r0, [r3, #0]
 800a77c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a77e:	2b00      	cmp	r3, #0
 800a780:	f43f acd8 	beq.w	800a134 <_dtoa_r+0xa4>
 800a784:	601d      	str	r5, [r3, #0]
 800a786:	e4d5      	b.n	800a134 <_dtoa_r+0xa4>
 800a788:	f8cd a01c 	str.w	sl, [sp, #28]
 800a78c:	462b      	mov	r3, r5
 800a78e:	461d      	mov	r5, r3
 800a790:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a794:	2a39      	cmp	r2, #57	; 0x39
 800a796:	d108      	bne.n	800a7aa <_dtoa_r+0x71a>
 800a798:	9a00      	ldr	r2, [sp, #0]
 800a79a:	429a      	cmp	r2, r3
 800a79c:	d1f7      	bne.n	800a78e <_dtoa_r+0x6fe>
 800a79e:	9a07      	ldr	r2, [sp, #28]
 800a7a0:	9900      	ldr	r1, [sp, #0]
 800a7a2:	3201      	adds	r2, #1
 800a7a4:	9207      	str	r2, [sp, #28]
 800a7a6:	2230      	movs	r2, #48	; 0x30
 800a7a8:	700a      	strb	r2, [r1, #0]
 800a7aa:	781a      	ldrb	r2, [r3, #0]
 800a7ac:	3201      	adds	r2, #1
 800a7ae:	701a      	strb	r2, [r3, #0]
 800a7b0:	e78c      	b.n	800a6cc <_dtoa_r+0x63c>
 800a7b2:	4b7f      	ldr	r3, [pc, #508]	; (800a9b0 <_dtoa_r+0x920>)
 800a7b4:	2200      	movs	r2, #0
 800a7b6:	f7f5 ff1f 	bl	80005f8 <__aeabi_dmul>
 800a7ba:	2200      	movs	r2, #0
 800a7bc:	2300      	movs	r3, #0
 800a7be:	4606      	mov	r6, r0
 800a7c0:	460f      	mov	r7, r1
 800a7c2:	f7f6 f981 	bl	8000ac8 <__aeabi_dcmpeq>
 800a7c6:	2800      	cmp	r0, #0
 800a7c8:	d09b      	beq.n	800a702 <_dtoa_r+0x672>
 800a7ca:	e7cd      	b.n	800a768 <_dtoa_r+0x6d8>
 800a7cc:	9a08      	ldr	r2, [sp, #32]
 800a7ce:	2a00      	cmp	r2, #0
 800a7d0:	f000 80c4 	beq.w	800a95c <_dtoa_r+0x8cc>
 800a7d4:	9a05      	ldr	r2, [sp, #20]
 800a7d6:	2a01      	cmp	r2, #1
 800a7d8:	f300 80a8 	bgt.w	800a92c <_dtoa_r+0x89c>
 800a7dc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a7de:	2a00      	cmp	r2, #0
 800a7e0:	f000 80a0 	beq.w	800a924 <_dtoa_r+0x894>
 800a7e4:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a7e8:	9e06      	ldr	r6, [sp, #24]
 800a7ea:	4645      	mov	r5, r8
 800a7ec:	9a04      	ldr	r2, [sp, #16]
 800a7ee:	2101      	movs	r1, #1
 800a7f0:	441a      	add	r2, r3
 800a7f2:	4620      	mov	r0, r4
 800a7f4:	4498      	add	r8, r3
 800a7f6:	9204      	str	r2, [sp, #16]
 800a7f8:	f001 f928 	bl	800ba4c <__i2b>
 800a7fc:	4607      	mov	r7, r0
 800a7fe:	2d00      	cmp	r5, #0
 800a800:	dd0b      	ble.n	800a81a <_dtoa_r+0x78a>
 800a802:	9b04      	ldr	r3, [sp, #16]
 800a804:	2b00      	cmp	r3, #0
 800a806:	dd08      	ble.n	800a81a <_dtoa_r+0x78a>
 800a808:	42ab      	cmp	r3, r5
 800a80a:	9a04      	ldr	r2, [sp, #16]
 800a80c:	bfa8      	it	ge
 800a80e:	462b      	movge	r3, r5
 800a810:	eba8 0803 	sub.w	r8, r8, r3
 800a814:	1aed      	subs	r5, r5, r3
 800a816:	1ad3      	subs	r3, r2, r3
 800a818:	9304      	str	r3, [sp, #16]
 800a81a:	9b06      	ldr	r3, [sp, #24]
 800a81c:	b1fb      	cbz	r3, 800a85e <_dtoa_r+0x7ce>
 800a81e:	9b08      	ldr	r3, [sp, #32]
 800a820:	2b00      	cmp	r3, #0
 800a822:	f000 809f 	beq.w	800a964 <_dtoa_r+0x8d4>
 800a826:	2e00      	cmp	r6, #0
 800a828:	dd11      	ble.n	800a84e <_dtoa_r+0x7be>
 800a82a:	4639      	mov	r1, r7
 800a82c:	4632      	mov	r2, r6
 800a82e:	4620      	mov	r0, r4
 800a830:	f001 f9c8 	bl	800bbc4 <__pow5mult>
 800a834:	465a      	mov	r2, fp
 800a836:	4601      	mov	r1, r0
 800a838:	4607      	mov	r7, r0
 800a83a:	4620      	mov	r0, r4
 800a83c:	f001 f91c 	bl	800ba78 <__multiply>
 800a840:	4659      	mov	r1, fp
 800a842:	9007      	str	r0, [sp, #28]
 800a844:	4620      	mov	r0, r4
 800a846:	f000 fffb 	bl	800b840 <_Bfree>
 800a84a:	9b07      	ldr	r3, [sp, #28]
 800a84c:	469b      	mov	fp, r3
 800a84e:	9b06      	ldr	r3, [sp, #24]
 800a850:	1b9a      	subs	r2, r3, r6
 800a852:	d004      	beq.n	800a85e <_dtoa_r+0x7ce>
 800a854:	4659      	mov	r1, fp
 800a856:	4620      	mov	r0, r4
 800a858:	f001 f9b4 	bl	800bbc4 <__pow5mult>
 800a85c:	4683      	mov	fp, r0
 800a85e:	2101      	movs	r1, #1
 800a860:	4620      	mov	r0, r4
 800a862:	f001 f8f3 	bl	800ba4c <__i2b>
 800a866:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a868:	2b00      	cmp	r3, #0
 800a86a:	4606      	mov	r6, r0
 800a86c:	dd7c      	ble.n	800a968 <_dtoa_r+0x8d8>
 800a86e:	461a      	mov	r2, r3
 800a870:	4601      	mov	r1, r0
 800a872:	4620      	mov	r0, r4
 800a874:	f001 f9a6 	bl	800bbc4 <__pow5mult>
 800a878:	9b05      	ldr	r3, [sp, #20]
 800a87a:	2b01      	cmp	r3, #1
 800a87c:	4606      	mov	r6, r0
 800a87e:	dd76      	ble.n	800a96e <_dtoa_r+0x8de>
 800a880:	2300      	movs	r3, #0
 800a882:	9306      	str	r3, [sp, #24]
 800a884:	6933      	ldr	r3, [r6, #16]
 800a886:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800a88a:	6918      	ldr	r0, [r3, #16]
 800a88c:	f001 f88e 	bl	800b9ac <__hi0bits>
 800a890:	f1c0 0020 	rsb	r0, r0, #32
 800a894:	9b04      	ldr	r3, [sp, #16]
 800a896:	4418      	add	r0, r3
 800a898:	f010 001f 	ands.w	r0, r0, #31
 800a89c:	f000 8086 	beq.w	800a9ac <_dtoa_r+0x91c>
 800a8a0:	f1c0 0320 	rsb	r3, r0, #32
 800a8a4:	2b04      	cmp	r3, #4
 800a8a6:	dd7f      	ble.n	800a9a8 <_dtoa_r+0x918>
 800a8a8:	f1c0 001c 	rsb	r0, r0, #28
 800a8ac:	9b04      	ldr	r3, [sp, #16]
 800a8ae:	4403      	add	r3, r0
 800a8b0:	4480      	add	r8, r0
 800a8b2:	4405      	add	r5, r0
 800a8b4:	9304      	str	r3, [sp, #16]
 800a8b6:	f1b8 0f00 	cmp.w	r8, #0
 800a8ba:	dd05      	ble.n	800a8c8 <_dtoa_r+0x838>
 800a8bc:	4659      	mov	r1, fp
 800a8be:	4642      	mov	r2, r8
 800a8c0:	4620      	mov	r0, r4
 800a8c2:	f001 f9d9 	bl	800bc78 <__lshift>
 800a8c6:	4683      	mov	fp, r0
 800a8c8:	9b04      	ldr	r3, [sp, #16]
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	dd05      	ble.n	800a8da <_dtoa_r+0x84a>
 800a8ce:	4631      	mov	r1, r6
 800a8d0:	461a      	mov	r2, r3
 800a8d2:	4620      	mov	r0, r4
 800a8d4:	f001 f9d0 	bl	800bc78 <__lshift>
 800a8d8:	4606      	mov	r6, r0
 800a8da:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a8dc:	2b00      	cmp	r3, #0
 800a8de:	d069      	beq.n	800a9b4 <_dtoa_r+0x924>
 800a8e0:	4631      	mov	r1, r6
 800a8e2:	4658      	mov	r0, fp
 800a8e4:	f001 fa34 	bl	800bd50 <__mcmp>
 800a8e8:	2800      	cmp	r0, #0
 800a8ea:	da63      	bge.n	800a9b4 <_dtoa_r+0x924>
 800a8ec:	2300      	movs	r3, #0
 800a8ee:	4659      	mov	r1, fp
 800a8f0:	220a      	movs	r2, #10
 800a8f2:	4620      	mov	r0, r4
 800a8f4:	f000 ffc6 	bl	800b884 <__multadd>
 800a8f8:	9b08      	ldr	r3, [sp, #32]
 800a8fa:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a8fe:	4683      	mov	fp, r0
 800a900:	2b00      	cmp	r3, #0
 800a902:	f000 818f 	beq.w	800ac24 <_dtoa_r+0xb94>
 800a906:	4639      	mov	r1, r7
 800a908:	2300      	movs	r3, #0
 800a90a:	220a      	movs	r2, #10
 800a90c:	4620      	mov	r0, r4
 800a90e:	f000 ffb9 	bl	800b884 <__multadd>
 800a912:	f1b9 0f00 	cmp.w	r9, #0
 800a916:	4607      	mov	r7, r0
 800a918:	f300 808e 	bgt.w	800aa38 <_dtoa_r+0x9a8>
 800a91c:	9b05      	ldr	r3, [sp, #20]
 800a91e:	2b02      	cmp	r3, #2
 800a920:	dc50      	bgt.n	800a9c4 <_dtoa_r+0x934>
 800a922:	e089      	b.n	800aa38 <_dtoa_r+0x9a8>
 800a924:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a926:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a92a:	e75d      	b.n	800a7e8 <_dtoa_r+0x758>
 800a92c:	9b01      	ldr	r3, [sp, #4]
 800a92e:	1e5e      	subs	r6, r3, #1
 800a930:	9b06      	ldr	r3, [sp, #24]
 800a932:	42b3      	cmp	r3, r6
 800a934:	bfbf      	itttt	lt
 800a936:	9b06      	ldrlt	r3, [sp, #24]
 800a938:	9606      	strlt	r6, [sp, #24]
 800a93a:	1af2      	sublt	r2, r6, r3
 800a93c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800a93e:	bfb6      	itet	lt
 800a940:	189b      	addlt	r3, r3, r2
 800a942:	1b9e      	subge	r6, r3, r6
 800a944:	930d      	strlt	r3, [sp, #52]	; 0x34
 800a946:	9b01      	ldr	r3, [sp, #4]
 800a948:	bfb8      	it	lt
 800a94a:	2600      	movlt	r6, #0
 800a94c:	2b00      	cmp	r3, #0
 800a94e:	bfb5      	itete	lt
 800a950:	eba8 0503 	sublt.w	r5, r8, r3
 800a954:	9b01      	ldrge	r3, [sp, #4]
 800a956:	2300      	movlt	r3, #0
 800a958:	4645      	movge	r5, r8
 800a95a:	e747      	b.n	800a7ec <_dtoa_r+0x75c>
 800a95c:	9e06      	ldr	r6, [sp, #24]
 800a95e:	9f08      	ldr	r7, [sp, #32]
 800a960:	4645      	mov	r5, r8
 800a962:	e74c      	b.n	800a7fe <_dtoa_r+0x76e>
 800a964:	9a06      	ldr	r2, [sp, #24]
 800a966:	e775      	b.n	800a854 <_dtoa_r+0x7c4>
 800a968:	9b05      	ldr	r3, [sp, #20]
 800a96a:	2b01      	cmp	r3, #1
 800a96c:	dc18      	bgt.n	800a9a0 <_dtoa_r+0x910>
 800a96e:	9b02      	ldr	r3, [sp, #8]
 800a970:	b9b3      	cbnz	r3, 800a9a0 <_dtoa_r+0x910>
 800a972:	9b03      	ldr	r3, [sp, #12]
 800a974:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a978:	b9a3      	cbnz	r3, 800a9a4 <_dtoa_r+0x914>
 800a97a:	9b03      	ldr	r3, [sp, #12]
 800a97c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a980:	0d1b      	lsrs	r3, r3, #20
 800a982:	051b      	lsls	r3, r3, #20
 800a984:	b12b      	cbz	r3, 800a992 <_dtoa_r+0x902>
 800a986:	9b04      	ldr	r3, [sp, #16]
 800a988:	3301      	adds	r3, #1
 800a98a:	9304      	str	r3, [sp, #16]
 800a98c:	f108 0801 	add.w	r8, r8, #1
 800a990:	2301      	movs	r3, #1
 800a992:	9306      	str	r3, [sp, #24]
 800a994:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a996:	2b00      	cmp	r3, #0
 800a998:	f47f af74 	bne.w	800a884 <_dtoa_r+0x7f4>
 800a99c:	2001      	movs	r0, #1
 800a99e:	e779      	b.n	800a894 <_dtoa_r+0x804>
 800a9a0:	2300      	movs	r3, #0
 800a9a2:	e7f6      	b.n	800a992 <_dtoa_r+0x902>
 800a9a4:	9b02      	ldr	r3, [sp, #8]
 800a9a6:	e7f4      	b.n	800a992 <_dtoa_r+0x902>
 800a9a8:	d085      	beq.n	800a8b6 <_dtoa_r+0x826>
 800a9aa:	4618      	mov	r0, r3
 800a9ac:	301c      	adds	r0, #28
 800a9ae:	e77d      	b.n	800a8ac <_dtoa_r+0x81c>
 800a9b0:	40240000 	.word	0x40240000
 800a9b4:	9b01      	ldr	r3, [sp, #4]
 800a9b6:	2b00      	cmp	r3, #0
 800a9b8:	dc38      	bgt.n	800aa2c <_dtoa_r+0x99c>
 800a9ba:	9b05      	ldr	r3, [sp, #20]
 800a9bc:	2b02      	cmp	r3, #2
 800a9be:	dd35      	ble.n	800aa2c <_dtoa_r+0x99c>
 800a9c0:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800a9c4:	f1b9 0f00 	cmp.w	r9, #0
 800a9c8:	d10d      	bne.n	800a9e6 <_dtoa_r+0x956>
 800a9ca:	4631      	mov	r1, r6
 800a9cc:	464b      	mov	r3, r9
 800a9ce:	2205      	movs	r2, #5
 800a9d0:	4620      	mov	r0, r4
 800a9d2:	f000 ff57 	bl	800b884 <__multadd>
 800a9d6:	4601      	mov	r1, r0
 800a9d8:	4606      	mov	r6, r0
 800a9da:	4658      	mov	r0, fp
 800a9dc:	f001 f9b8 	bl	800bd50 <__mcmp>
 800a9e0:	2800      	cmp	r0, #0
 800a9e2:	f73f adbd 	bgt.w	800a560 <_dtoa_r+0x4d0>
 800a9e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a9e8:	9d00      	ldr	r5, [sp, #0]
 800a9ea:	ea6f 0a03 	mvn.w	sl, r3
 800a9ee:	f04f 0800 	mov.w	r8, #0
 800a9f2:	4631      	mov	r1, r6
 800a9f4:	4620      	mov	r0, r4
 800a9f6:	f000 ff23 	bl	800b840 <_Bfree>
 800a9fa:	2f00      	cmp	r7, #0
 800a9fc:	f43f aeb4 	beq.w	800a768 <_dtoa_r+0x6d8>
 800aa00:	f1b8 0f00 	cmp.w	r8, #0
 800aa04:	d005      	beq.n	800aa12 <_dtoa_r+0x982>
 800aa06:	45b8      	cmp	r8, r7
 800aa08:	d003      	beq.n	800aa12 <_dtoa_r+0x982>
 800aa0a:	4641      	mov	r1, r8
 800aa0c:	4620      	mov	r0, r4
 800aa0e:	f000 ff17 	bl	800b840 <_Bfree>
 800aa12:	4639      	mov	r1, r7
 800aa14:	4620      	mov	r0, r4
 800aa16:	f000 ff13 	bl	800b840 <_Bfree>
 800aa1a:	e6a5      	b.n	800a768 <_dtoa_r+0x6d8>
 800aa1c:	2600      	movs	r6, #0
 800aa1e:	4637      	mov	r7, r6
 800aa20:	e7e1      	b.n	800a9e6 <_dtoa_r+0x956>
 800aa22:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800aa24:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800aa28:	4637      	mov	r7, r6
 800aa2a:	e599      	b.n	800a560 <_dtoa_r+0x4d0>
 800aa2c:	9b08      	ldr	r3, [sp, #32]
 800aa2e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	f000 80fd 	beq.w	800ac32 <_dtoa_r+0xba2>
 800aa38:	2d00      	cmp	r5, #0
 800aa3a:	dd05      	ble.n	800aa48 <_dtoa_r+0x9b8>
 800aa3c:	4639      	mov	r1, r7
 800aa3e:	462a      	mov	r2, r5
 800aa40:	4620      	mov	r0, r4
 800aa42:	f001 f919 	bl	800bc78 <__lshift>
 800aa46:	4607      	mov	r7, r0
 800aa48:	9b06      	ldr	r3, [sp, #24]
 800aa4a:	2b00      	cmp	r3, #0
 800aa4c:	d05c      	beq.n	800ab08 <_dtoa_r+0xa78>
 800aa4e:	6879      	ldr	r1, [r7, #4]
 800aa50:	4620      	mov	r0, r4
 800aa52:	f000 feb5 	bl	800b7c0 <_Balloc>
 800aa56:	4605      	mov	r5, r0
 800aa58:	b928      	cbnz	r0, 800aa66 <_dtoa_r+0x9d6>
 800aa5a:	4b80      	ldr	r3, [pc, #512]	; (800ac5c <_dtoa_r+0xbcc>)
 800aa5c:	4602      	mov	r2, r0
 800aa5e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800aa62:	f7ff bb2e 	b.w	800a0c2 <_dtoa_r+0x32>
 800aa66:	693a      	ldr	r2, [r7, #16]
 800aa68:	3202      	adds	r2, #2
 800aa6a:	0092      	lsls	r2, r2, #2
 800aa6c:	f107 010c 	add.w	r1, r7, #12
 800aa70:	300c      	adds	r0, #12
 800aa72:	f7fd fbc9 	bl	8008208 <memcpy>
 800aa76:	2201      	movs	r2, #1
 800aa78:	4629      	mov	r1, r5
 800aa7a:	4620      	mov	r0, r4
 800aa7c:	f001 f8fc 	bl	800bc78 <__lshift>
 800aa80:	9b00      	ldr	r3, [sp, #0]
 800aa82:	3301      	adds	r3, #1
 800aa84:	9301      	str	r3, [sp, #4]
 800aa86:	9b00      	ldr	r3, [sp, #0]
 800aa88:	444b      	add	r3, r9
 800aa8a:	9307      	str	r3, [sp, #28]
 800aa8c:	9b02      	ldr	r3, [sp, #8]
 800aa8e:	f003 0301 	and.w	r3, r3, #1
 800aa92:	46b8      	mov	r8, r7
 800aa94:	9306      	str	r3, [sp, #24]
 800aa96:	4607      	mov	r7, r0
 800aa98:	9b01      	ldr	r3, [sp, #4]
 800aa9a:	4631      	mov	r1, r6
 800aa9c:	3b01      	subs	r3, #1
 800aa9e:	4658      	mov	r0, fp
 800aaa0:	9302      	str	r3, [sp, #8]
 800aaa2:	f7ff fa67 	bl	8009f74 <quorem>
 800aaa6:	4603      	mov	r3, r0
 800aaa8:	3330      	adds	r3, #48	; 0x30
 800aaaa:	9004      	str	r0, [sp, #16]
 800aaac:	4641      	mov	r1, r8
 800aaae:	4658      	mov	r0, fp
 800aab0:	9308      	str	r3, [sp, #32]
 800aab2:	f001 f94d 	bl	800bd50 <__mcmp>
 800aab6:	463a      	mov	r2, r7
 800aab8:	4681      	mov	r9, r0
 800aaba:	4631      	mov	r1, r6
 800aabc:	4620      	mov	r0, r4
 800aabe:	f001 f963 	bl	800bd88 <__mdiff>
 800aac2:	68c2      	ldr	r2, [r0, #12]
 800aac4:	9b08      	ldr	r3, [sp, #32]
 800aac6:	4605      	mov	r5, r0
 800aac8:	bb02      	cbnz	r2, 800ab0c <_dtoa_r+0xa7c>
 800aaca:	4601      	mov	r1, r0
 800aacc:	4658      	mov	r0, fp
 800aace:	f001 f93f 	bl	800bd50 <__mcmp>
 800aad2:	9b08      	ldr	r3, [sp, #32]
 800aad4:	4602      	mov	r2, r0
 800aad6:	4629      	mov	r1, r5
 800aad8:	4620      	mov	r0, r4
 800aada:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800aade:	f000 feaf 	bl	800b840 <_Bfree>
 800aae2:	9b05      	ldr	r3, [sp, #20]
 800aae4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800aae6:	9d01      	ldr	r5, [sp, #4]
 800aae8:	ea43 0102 	orr.w	r1, r3, r2
 800aaec:	9b06      	ldr	r3, [sp, #24]
 800aaee:	430b      	orrs	r3, r1
 800aaf0:	9b08      	ldr	r3, [sp, #32]
 800aaf2:	d10d      	bne.n	800ab10 <_dtoa_r+0xa80>
 800aaf4:	2b39      	cmp	r3, #57	; 0x39
 800aaf6:	d029      	beq.n	800ab4c <_dtoa_r+0xabc>
 800aaf8:	f1b9 0f00 	cmp.w	r9, #0
 800aafc:	dd01      	ble.n	800ab02 <_dtoa_r+0xa72>
 800aafe:	9b04      	ldr	r3, [sp, #16]
 800ab00:	3331      	adds	r3, #49	; 0x31
 800ab02:	9a02      	ldr	r2, [sp, #8]
 800ab04:	7013      	strb	r3, [r2, #0]
 800ab06:	e774      	b.n	800a9f2 <_dtoa_r+0x962>
 800ab08:	4638      	mov	r0, r7
 800ab0a:	e7b9      	b.n	800aa80 <_dtoa_r+0x9f0>
 800ab0c:	2201      	movs	r2, #1
 800ab0e:	e7e2      	b.n	800aad6 <_dtoa_r+0xa46>
 800ab10:	f1b9 0f00 	cmp.w	r9, #0
 800ab14:	db06      	blt.n	800ab24 <_dtoa_r+0xa94>
 800ab16:	9905      	ldr	r1, [sp, #20]
 800ab18:	ea41 0909 	orr.w	r9, r1, r9
 800ab1c:	9906      	ldr	r1, [sp, #24]
 800ab1e:	ea59 0101 	orrs.w	r1, r9, r1
 800ab22:	d120      	bne.n	800ab66 <_dtoa_r+0xad6>
 800ab24:	2a00      	cmp	r2, #0
 800ab26:	ddec      	ble.n	800ab02 <_dtoa_r+0xa72>
 800ab28:	4659      	mov	r1, fp
 800ab2a:	2201      	movs	r2, #1
 800ab2c:	4620      	mov	r0, r4
 800ab2e:	9301      	str	r3, [sp, #4]
 800ab30:	f001 f8a2 	bl	800bc78 <__lshift>
 800ab34:	4631      	mov	r1, r6
 800ab36:	4683      	mov	fp, r0
 800ab38:	f001 f90a 	bl	800bd50 <__mcmp>
 800ab3c:	2800      	cmp	r0, #0
 800ab3e:	9b01      	ldr	r3, [sp, #4]
 800ab40:	dc02      	bgt.n	800ab48 <_dtoa_r+0xab8>
 800ab42:	d1de      	bne.n	800ab02 <_dtoa_r+0xa72>
 800ab44:	07da      	lsls	r2, r3, #31
 800ab46:	d5dc      	bpl.n	800ab02 <_dtoa_r+0xa72>
 800ab48:	2b39      	cmp	r3, #57	; 0x39
 800ab4a:	d1d8      	bne.n	800aafe <_dtoa_r+0xa6e>
 800ab4c:	9a02      	ldr	r2, [sp, #8]
 800ab4e:	2339      	movs	r3, #57	; 0x39
 800ab50:	7013      	strb	r3, [r2, #0]
 800ab52:	462b      	mov	r3, r5
 800ab54:	461d      	mov	r5, r3
 800ab56:	3b01      	subs	r3, #1
 800ab58:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800ab5c:	2a39      	cmp	r2, #57	; 0x39
 800ab5e:	d050      	beq.n	800ac02 <_dtoa_r+0xb72>
 800ab60:	3201      	adds	r2, #1
 800ab62:	701a      	strb	r2, [r3, #0]
 800ab64:	e745      	b.n	800a9f2 <_dtoa_r+0x962>
 800ab66:	2a00      	cmp	r2, #0
 800ab68:	dd03      	ble.n	800ab72 <_dtoa_r+0xae2>
 800ab6a:	2b39      	cmp	r3, #57	; 0x39
 800ab6c:	d0ee      	beq.n	800ab4c <_dtoa_r+0xabc>
 800ab6e:	3301      	adds	r3, #1
 800ab70:	e7c7      	b.n	800ab02 <_dtoa_r+0xa72>
 800ab72:	9a01      	ldr	r2, [sp, #4]
 800ab74:	9907      	ldr	r1, [sp, #28]
 800ab76:	f802 3c01 	strb.w	r3, [r2, #-1]
 800ab7a:	428a      	cmp	r2, r1
 800ab7c:	d02a      	beq.n	800abd4 <_dtoa_r+0xb44>
 800ab7e:	4659      	mov	r1, fp
 800ab80:	2300      	movs	r3, #0
 800ab82:	220a      	movs	r2, #10
 800ab84:	4620      	mov	r0, r4
 800ab86:	f000 fe7d 	bl	800b884 <__multadd>
 800ab8a:	45b8      	cmp	r8, r7
 800ab8c:	4683      	mov	fp, r0
 800ab8e:	f04f 0300 	mov.w	r3, #0
 800ab92:	f04f 020a 	mov.w	r2, #10
 800ab96:	4641      	mov	r1, r8
 800ab98:	4620      	mov	r0, r4
 800ab9a:	d107      	bne.n	800abac <_dtoa_r+0xb1c>
 800ab9c:	f000 fe72 	bl	800b884 <__multadd>
 800aba0:	4680      	mov	r8, r0
 800aba2:	4607      	mov	r7, r0
 800aba4:	9b01      	ldr	r3, [sp, #4]
 800aba6:	3301      	adds	r3, #1
 800aba8:	9301      	str	r3, [sp, #4]
 800abaa:	e775      	b.n	800aa98 <_dtoa_r+0xa08>
 800abac:	f000 fe6a 	bl	800b884 <__multadd>
 800abb0:	4639      	mov	r1, r7
 800abb2:	4680      	mov	r8, r0
 800abb4:	2300      	movs	r3, #0
 800abb6:	220a      	movs	r2, #10
 800abb8:	4620      	mov	r0, r4
 800abba:	f000 fe63 	bl	800b884 <__multadd>
 800abbe:	4607      	mov	r7, r0
 800abc0:	e7f0      	b.n	800aba4 <_dtoa_r+0xb14>
 800abc2:	f1b9 0f00 	cmp.w	r9, #0
 800abc6:	9a00      	ldr	r2, [sp, #0]
 800abc8:	bfcc      	ite	gt
 800abca:	464d      	movgt	r5, r9
 800abcc:	2501      	movle	r5, #1
 800abce:	4415      	add	r5, r2
 800abd0:	f04f 0800 	mov.w	r8, #0
 800abd4:	4659      	mov	r1, fp
 800abd6:	2201      	movs	r2, #1
 800abd8:	4620      	mov	r0, r4
 800abda:	9301      	str	r3, [sp, #4]
 800abdc:	f001 f84c 	bl	800bc78 <__lshift>
 800abe0:	4631      	mov	r1, r6
 800abe2:	4683      	mov	fp, r0
 800abe4:	f001 f8b4 	bl	800bd50 <__mcmp>
 800abe8:	2800      	cmp	r0, #0
 800abea:	dcb2      	bgt.n	800ab52 <_dtoa_r+0xac2>
 800abec:	d102      	bne.n	800abf4 <_dtoa_r+0xb64>
 800abee:	9b01      	ldr	r3, [sp, #4]
 800abf0:	07db      	lsls	r3, r3, #31
 800abf2:	d4ae      	bmi.n	800ab52 <_dtoa_r+0xac2>
 800abf4:	462b      	mov	r3, r5
 800abf6:	461d      	mov	r5, r3
 800abf8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800abfc:	2a30      	cmp	r2, #48	; 0x30
 800abfe:	d0fa      	beq.n	800abf6 <_dtoa_r+0xb66>
 800ac00:	e6f7      	b.n	800a9f2 <_dtoa_r+0x962>
 800ac02:	9a00      	ldr	r2, [sp, #0]
 800ac04:	429a      	cmp	r2, r3
 800ac06:	d1a5      	bne.n	800ab54 <_dtoa_r+0xac4>
 800ac08:	f10a 0a01 	add.w	sl, sl, #1
 800ac0c:	2331      	movs	r3, #49	; 0x31
 800ac0e:	e779      	b.n	800ab04 <_dtoa_r+0xa74>
 800ac10:	4b13      	ldr	r3, [pc, #76]	; (800ac60 <_dtoa_r+0xbd0>)
 800ac12:	f7ff baaf 	b.w	800a174 <_dtoa_r+0xe4>
 800ac16:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ac18:	2b00      	cmp	r3, #0
 800ac1a:	f47f aa86 	bne.w	800a12a <_dtoa_r+0x9a>
 800ac1e:	4b11      	ldr	r3, [pc, #68]	; (800ac64 <_dtoa_r+0xbd4>)
 800ac20:	f7ff baa8 	b.w	800a174 <_dtoa_r+0xe4>
 800ac24:	f1b9 0f00 	cmp.w	r9, #0
 800ac28:	dc03      	bgt.n	800ac32 <_dtoa_r+0xba2>
 800ac2a:	9b05      	ldr	r3, [sp, #20]
 800ac2c:	2b02      	cmp	r3, #2
 800ac2e:	f73f aec9 	bgt.w	800a9c4 <_dtoa_r+0x934>
 800ac32:	9d00      	ldr	r5, [sp, #0]
 800ac34:	4631      	mov	r1, r6
 800ac36:	4658      	mov	r0, fp
 800ac38:	f7ff f99c 	bl	8009f74 <quorem>
 800ac3c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800ac40:	f805 3b01 	strb.w	r3, [r5], #1
 800ac44:	9a00      	ldr	r2, [sp, #0]
 800ac46:	1aaa      	subs	r2, r5, r2
 800ac48:	4591      	cmp	r9, r2
 800ac4a:	ddba      	ble.n	800abc2 <_dtoa_r+0xb32>
 800ac4c:	4659      	mov	r1, fp
 800ac4e:	2300      	movs	r3, #0
 800ac50:	220a      	movs	r2, #10
 800ac52:	4620      	mov	r0, r4
 800ac54:	f000 fe16 	bl	800b884 <__multadd>
 800ac58:	4683      	mov	fp, r0
 800ac5a:	e7eb      	b.n	800ac34 <_dtoa_r+0xba4>
 800ac5c:	0800ce4c 	.word	0x0800ce4c
 800ac60:	0800cc48 	.word	0x0800cc48
 800ac64:	0800cdc9 	.word	0x0800cdc9

0800ac68 <__sflush_r>:
 800ac68:	898a      	ldrh	r2, [r1, #12]
 800ac6a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ac6e:	4605      	mov	r5, r0
 800ac70:	0710      	lsls	r0, r2, #28
 800ac72:	460c      	mov	r4, r1
 800ac74:	d458      	bmi.n	800ad28 <__sflush_r+0xc0>
 800ac76:	684b      	ldr	r3, [r1, #4]
 800ac78:	2b00      	cmp	r3, #0
 800ac7a:	dc05      	bgt.n	800ac88 <__sflush_r+0x20>
 800ac7c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800ac7e:	2b00      	cmp	r3, #0
 800ac80:	dc02      	bgt.n	800ac88 <__sflush_r+0x20>
 800ac82:	2000      	movs	r0, #0
 800ac84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ac88:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ac8a:	2e00      	cmp	r6, #0
 800ac8c:	d0f9      	beq.n	800ac82 <__sflush_r+0x1a>
 800ac8e:	2300      	movs	r3, #0
 800ac90:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800ac94:	682f      	ldr	r7, [r5, #0]
 800ac96:	602b      	str	r3, [r5, #0]
 800ac98:	d032      	beq.n	800ad00 <__sflush_r+0x98>
 800ac9a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ac9c:	89a3      	ldrh	r3, [r4, #12]
 800ac9e:	075a      	lsls	r2, r3, #29
 800aca0:	d505      	bpl.n	800acae <__sflush_r+0x46>
 800aca2:	6863      	ldr	r3, [r4, #4]
 800aca4:	1ac0      	subs	r0, r0, r3
 800aca6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800aca8:	b10b      	cbz	r3, 800acae <__sflush_r+0x46>
 800acaa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800acac:	1ac0      	subs	r0, r0, r3
 800acae:	2300      	movs	r3, #0
 800acb0:	4602      	mov	r2, r0
 800acb2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800acb4:	6a21      	ldr	r1, [r4, #32]
 800acb6:	4628      	mov	r0, r5
 800acb8:	47b0      	blx	r6
 800acba:	1c43      	adds	r3, r0, #1
 800acbc:	89a3      	ldrh	r3, [r4, #12]
 800acbe:	d106      	bne.n	800acce <__sflush_r+0x66>
 800acc0:	6829      	ldr	r1, [r5, #0]
 800acc2:	291d      	cmp	r1, #29
 800acc4:	d82c      	bhi.n	800ad20 <__sflush_r+0xb8>
 800acc6:	4a2a      	ldr	r2, [pc, #168]	; (800ad70 <__sflush_r+0x108>)
 800acc8:	40ca      	lsrs	r2, r1
 800acca:	07d6      	lsls	r6, r2, #31
 800accc:	d528      	bpl.n	800ad20 <__sflush_r+0xb8>
 800acce:	2200      	movs	r2, #0
 800acd0:	6062      	str	r2, [r4, #4]
 800acd2:	04d9      	lsls	r1, r3, #19
 800acd4:	6922      	ldr	r2, [r4, #16]
 800acd6:	6022      	str	r2, [r4, #0]
 800acd8:	d504      	bpl.n	800ace4 <__sflush_r+0x7c>
 800acda:	1c42      	adds	r2, r0, #1
 800acdc:	d101      	bne.n	800ace2 <__sflush_r+0x7a>
 800acde:	682b      	ldr	r3, [r5, #0]
 800ace0:	b903      	cbnz	r3, 800ace4 <__sflush_r+0x7c>
 800ace2:	6560      	str	r0, [r4, #84]	; 0x54
 800ace4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ace6:	602f      	str	r7, [r5, #0]
 800ace8:	2900      	cmp	r1, #0
 800acea:	d0ca      	beq.n	800ac82 <__sflush_r+0x1a>
 800acec:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800acf0:	4299      	cmp	r1, r3
 800acf2:	d002      	beq.n	800acfa <__sflush_r+0x92>
 800acf4:	4628      	mov	r0, r5
 800acf6:	f001 fa2d 	bl	800c154 <_free_r>
 800acfa:	2000      	movs	r0, #0
 800acfc:	6360      	str	r0, [r4, #52]	; 0x34
 800acfe:	e7c1      	b.n	800ac84 <__sflush_r+0x1c>
 800ad00:	6a21      	ldr	r1, [r4, #32]
 800ad02:	2301      	movs	r3, #1
 800ad04:	4628      	mov	r0, r5
 800ad06:	47b0      	blx	r6
 800ad08:	1c41      	adds	r1, r0, #1
 800ad0a:	d1c7      	bne.n	800ac9c <__sflush_r+0x34>
 800ad0c:	682b      	ldr	r3, [r5, #0]
 800ad0e:	2b00      	cmp	r3, #0
 800ad10:	d0c4      	beq.n	800ac9c <__sflush_r+0x34>
 800ad12:	2b1d      	cmp	r3, #29
 800ad14:	d001      	beq.n	800ad1a <__sflush_r+0xb2>
 800ad16:	2b16      	cmp	r3, #22
 800ad18:	d101      	bne.n	800ad1e <__sflush_r+0xb6>
 800ad1a:	602f      	str	r7, [r5, #0]
 800ad1c:	e7b1      	b.n	800ac82 <__sflush_r+0x1a>
 800ad1e:	89a3      	ldrh	r3, [r4, #12]
 800ad20:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ad24:	81a3      	strh	r3, [r4, #12]
 800ad26:	e7ad      	b.n	800ac84 <__sflush_r+0x1c>
 800ad28:	690f      	ldr	r7, [r1, #16]
 800ad2a:	2f00      	cmp	r7, #0
 800ad2c:	d0a9      	beq.n	800ac82 <__sflush_r+0x1a>
 800ad2e:	0793      	lsls	r3, r2, #30
 800ad30:	680e      	ldr	r6, [r1, #0]
 800ad32:	bf08      	it	eq
 800ad34:	694b      	ldreq	r3, [r1, #20]
 800ad36:	600f      	str	r7, [r1, #0]
 800ad38:	bf18      	it	ne
 800ad3a:	2300      	movne	r3, #0
 800ad3c:	eba6 0807 	sub.w	r8, r6, r7
 800ad40:	608b      	str	r3, [r1, #8]
 800ad42:	f1b8 0f00 	cmp.w	r8, #0
 800ad46:	dd9c      	ble.n	800ac82 <__sflush_r+0x1a>
 800ad48:	6a21      	ldr	r1, [r4, #32]
 800ad4a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ad4c:	4643      	mov	r3, r8
 800ad4e:	463a      	mov	r2, r7
 800ad50:	4628      	mov	r0, r5
 800ad52:	47b0      	blx	r6
 800ad54:	2800      	cmp	r0, #0
 800ad56:	dc06      	bgt.n	800ad66 <__sflush_r+0xfe>
 800ad58:	89a3      	ldrh	r3, [r4, #12]
 800ad5a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ad5e:	81a3      	strh	r3, [r4, #12]
 800ad60:	f04f 30ff 	mov.w	r0, #4294967295
 800ad64:	e78e      	b.n	800ac84 <__sflush_r+0x1c>
 800ad66:	4407      	add	r7, r0
 800ad68:	eba8 0800 	sub.w	r8, r8, r0
 800ad6c:	e7e9      	b.n	800ad42 <__sflush_r+0xda>
 800ad6e:	bf00      	nop
 800ad70:	20400001 	.word	0x20400001

0800ad74 <_fflush_r>:
 800ad74:	b538      	push	{r3, r4, r5, lr}
 800ad76:	690b      	ldr	r3, [r1, #16]
 800ad78:	4605      	mov	r5, r0
 800ad7a:	460c      	mov	r4, r1
 800ad7c:	b913      	cbnz	r3, 800ad84 <_fflush_r+0x10>
 800ad7e:	2500      	movs	r5, #0
 800ad80:	4628      	mov	r0, r5
 800ad82:	bd38      	pop	{r3, r4, r5, pc}
 800ad84:	b118      	cbz	r0, 800ad8e <_fflush_r+0x1a>
 800ad86:	6983      	ldr	r3, [r0, #24]
 800ad88:	b90b      	cbnz	r3, 800ad8e <_fflush_r+0x1a>
 800ad8a:	f000 f887 	bl	800ae9c <__sinit>
 800ad8e:	4b14      	ldr	r3, [pc, #80]	; (800ade0 <_fflush_r+0x6c>)
 800ad90:	429c      	cmp	r4, r3
 800ad92:	d11b      	bne.n	800adcc <_fflush_r+0x58>
 800ad94:	686c      	ldr	r4, [r5, #4]
 800ad96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ad9a:	2b00      	cmp	r3, #0
 800ad9c:	d0ef      	beq.n	800ad7e <_fflush_r+0xa>
 800ad9e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ada0:	07d0      	lsls	r0, r2, #31
 800ada2:	d404      	bmi.n	800adae <_fflush_r+0x3a>
 800ada4:	0599      	lsls	r1, r3, #22
 800ada6:	d402      	bmi.n	800adae <_fflush_r+0x3a>
 800ada8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800adaa:	f000 fc88 	bl	800b6be <__retarget_lock_acquire_recursive>
 800adae:	4628      	mov	r0, r5
 800adb0:	4621      	mov	r1, r4
 800adb2:	f7ff ff59 	bl	800ac68 <__sflush_r>
 800adb6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800adb8:	07da      	lsls	r2, r3, #31
 800adba:	4605      	mov	r5, r0
 800adbc:	d4e0      	bmi.n	800ad80 <_fflush_r+0xc>
 800adbe:	89a3      	ldrh	r3, [r4, #12]
 800adc0:	059b      	lsls	r3, r3, #22
 800adc2:	d4dd      	bmi.n	800ad80 <_fflush_r+0xc>
 800adc4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800adc6:	f000 fc7b 	bl	800b6c0 <__retarget_lock_release_recursive>
 800adca:	e7d9      	b.n	800ad80 <_fflush_r+0xc>
 800adcc:	4b05      	ldr	r3, [pc, #20]	; (800ade4 <_fflush_r+0x70>)
 800adce:	429c      	cmp	r4, r3
 800add0:	d101      	bne.n	800add6 <_fflush_r+0x62>
 800add2:	68ac      	ldr	r4, [r5, #8]
 800add4:	e7df      	b.n	800ad96 <_fflush_r+0x22>
 800add6:	4b04      	ldr	r3, [pc, #16]	; (800ade8 <_fflush_r+0x74>)
 800add8:	429c      	cmp	r4, r3
 800adda:	bf08      	it	eq
 800addc:	68ec      	ldreq	r4, [r5, #12]
 800adde:	e7da      	b.n	800ad96 <_fflush_r+0x22>
 800ade0:	0800ce80 	.word	0x0800ce80
 800ade4:	0800cea0 	.word	0x0800cea0
 800ade8:	0800ce60 	.word	0x0800ce60

0800adec <std>:
 800adec:	2300      	movs	r3, #0
 800adee:	b510      	push	{r4, lr}
 800adf0:	4604      	mov	r4, r0
 800adf2:	e9c0 3300 	strd	r3, r3, [r0]
 800adf6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800adfa:	6083      	str	r3, [r0, #8]
 800adfc:	8181      	strh	r1, [r0, #12]
 800adfe:	6643      	str	r3, [r0, #100]	; 0x64
 800ae00:	81c2      	strh	r2, [r0, #14]
 800ae02:	6183      	str	r3, [r0, #24]
 800ae04:	4619      	mov	r1, r3
 800ae06:	2208      	movs	r2, #8
 800ae08:	305c      	adds	r0, #92	; 0x5c
 800ae0a:	f7fd fa0b 	bl	8008224 <memset>
 800ae0e:	4b05      	ldr	r3, [pc, #20]	; (800ae24 <std+0x38>)
 800ae10:	6263      	str	r3, [r4, #36]	; 0x24
 800ae12:	4b05      	ldr	r3, [pc, #20]	; (800ae28 <std+0x3c>)
 800ae14:	62a3      	str	r3, [r4, #40]	; 0x28
 800ae16:	4b05      	ldr	r3, [pc, #20]	; (800ae2c <std+0x40>)
 800ae18:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ae1a:	4b05      	ldr	r3, [pc, #20]	; (800ae30 <std+0x44>)
 800ae1c:	6224      	str	r4, [r4, #32]
 800ae1e:	6323      	str	r3, [r4, #48]	; 0x30
 800ae20:	bd10      	pop	{r4, pc}
 800ae22:	bf00      	nop
 800ae24:	0800c849 	.word	0x0800c849
 800ae28:	0800c86b 	.word	0x0800c86b
 800ae2c:	0800c8a3 	.word	0x0800c8a3
 800ae30:	0800c8c7 	.word	0x0800c8c7

0800ae34 <_cleanup_r>:
 800ae34:	4901      	ldr	r1, [pc, #4]	; (800ae3c <_cleanup_r+0x8>)
 800ae36:	f000 b8af 	b.w	800af98 <_fwalk_reent>
 800ae3a:	bf00      	nop
 800ae3c:	0800ad75 	.word	0x0800ad75

0800ae40 <__sfmoreglue>:
 800ae40:	b570      	push	{r4, r5, r6, lr}
 800ae42:	1e4a      	subs	r2, r1, #1
 800ae44:	2568      	movs	r5, #104	; 0x68
 800ae46:	4355      	muls	r5, r2
 800ae48:	460e      	mov	r6, r1
 800ae4a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800ae4e:	f001 f9d1 	bl	800c1f4 <_malloc_r>
 800ae52:	4604      	mov	r4, r0
 800ae54:	b140      	cbz	r0, 800ae68 <__sfmoreglue+0x28>
 800ae56:	2100      	movs	r1, #0
 800ae58:	e9c0 1600 	strd	r1, r6, [r0]
 800ae5c:	300c      	adds	r0, #12
 800ae5e:	60a0      	str	r0, [r4, #8]
 800ae60:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800ae64:	f7fd f9de 	bl	8008224 <memset>
 800ae68:	4620      	mov	r0, r4
 800ae6a:	bd70      	pop	{r4, r5, r6, pc}

0800ae6c <__sfp_lock_acquire>:
 800ae6c:	4801      	ldr	r0, [pc, #4]	; (800ae74 <__sfp_lock_acquire+0x8>)
 800ae6e:	f000 bc26 	b.w	800b6be <__retarget_lock_acquire_recursive>
 800ae72:	bf00      	nop
 800ae74:	2000073c 	.word	0x2000073c

0800ae78 <__sfp_lock_release>:
 800ae78:	4801      	ldr	r0, [pc, #4]	; (800ae80 <__sfp_lock_release+0x8>)
 800ae7a:	f000 bc21 	b.w	800b6c0 <__retarget_lock_release_recursive>
 800ae7e:	bf00      	nop
 800ae80:	2000073c 	.word	0x2000073c

0800ae84 <__sinit_lock_acquire>:
 800ae84:	4801      	ldr	r0, [pc, #4]	; (800ae8c <__sinit_lock_acquire+0x8>)
 800ae86:	f000 bc1a 	b.w	800b6be <__retarget_lock_acquire_recursive>
 800ae8a:	bf00      	nop
 800ae8c:	20000737 	.word	0x20000737

0800ae90 <__sinit_lock_release>:
 800ae90:	4801      	ldr	r0, [pc, #4]	; (800ae98 <__sinit_lock_release+0x8>)
 800ae92:	f000 bc15 	b.w	800b6c0 <__retarget_lock_release_recursive>
 800ae96:	bf00      	nop
 800ae98:	20000737 	.word	0x20000737

0800ae9c <__sinit>:
 800ae9c:	b510      	push	{r4, lr}
 800ae9e:	4604      	mov	r4, r0
 800aea0:	f7ff fff0 	bl	800ae84 <__sinit_lock_acquire>
 800aea4:	69a3      	ldr	r3, [r4, #24]
 800aea6:	b11b      	cbz	r3, 800aeb0 <__sinit+0x14>
 800aea8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aeac:	f7ff bff0 	b.w	800ae90 <__sinit_lock_release>
 800aeb0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800aeb4:	6523      	str	r3, [r4, #80]	; 0x50
 800aeb6:	4b13      	ldr	r3, [pc, #76]	; (800af04 <__sinit+0x68>)
 800aeb8:	4a13      	ldr	r2, [pc, #76]	; (800af08 <__sinit+0x6c>)
 800aeba:	681b      	ldr	r3, [r3, #0]
 800aebc:	62a2      	str	r2, [r4, #40]	; 0x28
 800aebe:	42a3      	cmp	r3, r4
 800aec0:	bf04      	itt	eq
 800aec2:	2301      	moveq	r3, #1
 800aec4:	61a3      	streq	r3, [r4, #24]
 800aec6:	4620      	mov	r0, r4
 800aec8:	f000 f820 	bl	800af0c <__sfp>
 800aecc:	6060      	str	r0, [r4, #4]
 800aece:	4620      	mov	r0, r4
 800aed0:	f000 f81c 	bl	800af0c <__sfp>
 800aed4:	60a0      	str	r0, [r4, #8]
 800aed6:	4620      	mov	r0, r4
 800aed8:	f000 f818 	bl	800af0c <__sfp>
 800aedc:	2200      	movs	r2, #0
 800aede:	60e0      	str	r0, [r4, #12]
 800aee0:	2104      	movs	r1, #4
 800aee2:	6860      	ldr	r0, [r4, #4]
 800aee4:	f7ff ff82 	bl	800adec <std>
 800aee8:	68a0      	ldr	r0, [r4, #8]
 800aeea:	2201      	movs	r2, #1
 800aeec:	2109      	movs	r1, #9
 800aeee:	f7ff ff7d 	bl	800adec <std>
 800aef2:	68e0      	ldr	r0, [r4, #12]
 800aef4:	2202      	movs	r2, #2
 800aef6:	2112      	movs	r1, #18
 800aef8:	f7ff ff78 	bl	800adec <std>
 800aefc:	2301      	movs	r3, #1
 800aefe:	61a3      	str	r3, [r4, #24]
 800af00:	e7d2      	b.n	800aea8 <__sinit+0xc>
 800af02:	bf00      	nop
 800af04:	0800cc34 	.word	0x0800cc34
 800af08:	0800ae35 	.word	0x0800ae35

0800af0c <__sfp>:
 800af0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af0e:	4607      	mov	r7, r0
 800af10:	f7ff ffac 	bl	800ae6c <__sfp_lock_acquire>
 800af14:	4b1e      	ldr	r3, [pc, #120]	; (800af90 <__sfp+0x84>)
 800af16:	681e      	ldr	r6, [r3, #0]
 800af18:	69b3      	ldr	r3, [r6, #24]
 800af1a:	b913      	cbnz	r3, 800af22 <__sfp+0x16>
 800af1c:	4630      	mov	r0, r6
 800af1e:	f7ff ffbd 	bl	800ae9c <__sinit>
 800af22:	3648      	adds	r6, #72	; 0x48
 800af24:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800af28:	3b01      	subs	r3, #1
 800af2a:	d503      	bpl.n	800af34 <__sfp+0x28>
 800af2c:	6833      	ldr	r3, [r6, #0]
 800af2e:	b30b      	cbz	r3, 800af74 <__sfp+0x68>
 800af30:	6836      	ldr	r6, [r6, #0]
 800af32:	e7f7      	b.n	800af24 <__sfp+0x18>
 800af34:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800af38:	b9d5      	cbnz	r5, 800af70 <__sfp+0x64>
 800af3a:	4b16      	ldr	r3, [pc, #88]	; (800af94 <__sfp+0x88>)
 800af3c:	60e3      	str	r3, [r4, #12]
 800af3e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800af42:	6665      	str	r5, [r4, #100]	; 0x64
 800af44:	f000 fbba 	bl	800b6bc <__retarget_lock_init_recursive>
 800af48:	f7ff ff96 	bl	800ae78 <__sfp_lock_release>
 800af4c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800af50:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800af54:	6025      	str	r5, [r4, #0]
 800af56:	61a5      	str	r5, [r4, #24]
 800af58:	2208      	movs	r2, #8
 800af5a:	4629      	mov	r1, r5
 800af5c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800af60:	f7fd f960 	bl	8008224 <memset>
 800af64:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800af68:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800af6c:	4620      	mov	r0, r4
 800af6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800af70:	3468      	adds	r4, #104	; 0x68
 800af72:	e7d9      	b.n	800af28 <__sfp+0x1c>
 800af74:	2104      	movs	r1, #4
 800af76:	4638      	mov	r0, r7
 800af78:	f7ff ff62 	bl	800ae40 <__sfmoreglue>
 800af7c:	4604      	mov	r4, r0
 800af7e:	6030      	str	r0, [r6, #0]
 800af80:	2800      	cmp	r0, #0
 800af82:	d1d5      	bne.n	800af30 <__sfp+0x24>
 800af84:	f7ff ff78 	bl	800ae78 <__sfp_lock_release>
 800af88:	230c      	movs	r3, #12
 800af8a:	603b      	str	r3, [r7, #0]
 800af8c:	e7ee      	b.n	800af6c <__sfp+0x60>
 800af8e:	bf00      	nop
 800af90:	0800cc34 	.word	0x0800cc34
 800af94:	ffff0001 	.word	0xffff0001

0800af98 <_fwalk_reent>:
 800af98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800af9c:	4606      	mov	r6, r0
 800af9e:	4688      	mov	r8, r1
 800afa0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800afa4:	2700      	movs	r7, #0
 800afa6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800afaa:	f1b9 0901 	subs.w	r9, r9, #1
 800afae:	d505      	bpl.n	800afbc <_fwalk_reent+0x24>
 800afb0:	6824      	ldr	r4, [r4, #0]
 800afb2:	2c00      	cmp	r4, #0
 800afb4:	d1f7      	bne.n	800afa6 <_fwalk_reent+0xe>
 800afb6:	4638      	mov	r0, r7
 800afb8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800afbc:	89ab      	ldrh	r3, [r5, #12]
 800afbe:	2b01      	cmp	r3, #1
 800afc0:	d907      	bls.n	800afd2 <_fwalk_reent+0x3a>
 800afc2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800afc6:	3301      	adds	r3, #1
 800afc8:	d003      	beq.n	800afd2 <_fwalk_reent+0x3a>
 800afca:	4629      	mov	r1, r5
 800afcc:	4630      	mov	r0, r6
 800afce:	47c0      	blx	r8
 800afd0:	4307      	orrs	r7, r0
 800afd2:	3568      	adds	r5, #104	; 0x68
 800afd4:	e7e9      	b.n	800afaa <_fwalk_reent+0x12>

0800afd6 <rshift>:
 800afd6:	6903      	ldr	r3, [r0, #16]
 800afd8:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800afdc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800afe0:	ea4f 1261 	mov.w	r2, r1, asr #5
 800afe4:	f100 0414 	add.w	r4, r0, #20
 800afe8:	dd45      	ble.n	800b076 <rshift+0xa0>
 800afea:	f011 011f 	ands.w	r1, r1, #31
 800afee:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800aff2:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800aff6:	d10c      	bne.n	800b012 <rshift+0x3c>
 800aff8:	f100 0710 	add.w	r7, r0, #16
 800affc:	4629      	mov	r1, r5
 800affe:	42b1      	cmp	r1, r6
 800b000:	d334      	bcc.n	800b06c <rshift+0x96>
 800b002:	1a9b      	subs	r3, r3, r2
 800b004:	009b      	lsls	r3, r3, #2
 800b006:	1eea      	subs	r2, r5, #3
 800b008:	4296      	cmp	r6, r2
 800b00a:	bf38      	it	cc
 800b00c:	2300      	movcc	r3, #0
 800b00e:	4423      	add	r3, r4
 800b010:	e015      	b.n	800b03e <rshift+0x68>
 800b012:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800b016:	f1c1 0820 	rsb	r8, r1, #32
 800b01a:	40cf      	lsrs	r7, r1
 800b01c:	f105 0e04 	add.w	lr, r5, #4
 800b020:	46a1      	mov	r9, r4
 800b022:	4576      	cmp	r6, lr
 800b024:	46f4      	mov	ip, lr
 800b026:	d815      	bhi.n	800b054 <rshift+0x7e>
 800b028:	1a9b      	subs	r3, r3, r2
 800b02a:	009a      	lsls	r2, r3, #2
 800b02c:	3a04      	subs	r2, #4
 800b02e:	3501      	adds	r5, #1
 800b030:	42ae      	cmp	r6, r5
 800b032:	bf38      	it	cc
 800b034:	2200      	movcc	r2, #0
 800b036:	18a3      	adds	r3, r4, r2
 800b038:	50a7      	str	r7, [r4, r2]
 800b03a:	b107      	cbz	r7, 800b03e <rshift+0x68>
 800b03c:	3304      	adds	r3, #4
 800b03e:	1b1a      	subs	r2, r3, r4
 800b040:	42a3      	cmp	r3, r4
 800b042:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800b046:	bf08      	it	eq
 800b048:	2300      	moveq	r3, #0
 800b04a:	6102      	str	r2, [r0, #16]
 800b04c:	bf08      	it	eq
 800b04e:	6143      	streq	r3, [r0, #20]
 800b050:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b054:	f8dc c000 	ldr.w	ip, [ip]
 800b058:	fa0c fc08 	lsl.w	ip, ip, r8
 800b05c:	ea4c 0707 	orr.w	r7, ip, r7
 800b060:	f849 7b04 	str.w	r7, [r9], #4
 800b064:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b068:	40cf      	lsrs	r7, r1
 800b06a:	e7da      	b.n	800b022 <rshift+0x4c>
 800b06c:	f851 cb04 	ldr.w	ip, [r1], #4
 800b070:	f847 cf04 	str.w	ip, [r7, #4]!
 800b074:	e7c3      	b.n	800affe <rshift+0x28>
 800b076:	4623      	mov	r3, r4
 800b078:	e7e1      	b.n	800b03e <rshift+0x68>

0800b07a <__hexdig_fun>:
 800b07a:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800b07e:	2b09      	cmp	r3, #9
 800b080:	d802      	bhi.n	800b088 <__hexdig_fun+0xe>
 800b082:	3820      	subs	r0, #32
 800b084:	b2c0      	uxtb	r0, r0
 800b086:	4770      	bx	lr
 800b088:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800b08c:	2b05      	cmp	r3, #5
 800b08e:	d801      	bhi.n	800b094 <__hexdig_fun+0x1a>
 800b090:	3847      	subs	r0, #71	; 0x47
 800b092:	e7f7      	b.n	800b084 <__hexdig_fun+0xa>
 800b094:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800b098:	2b05      	cmp	r3, #5
 800b09a:	d801      	bhi.n	800b0a0 <__hexdig_fun+0x26>
 800b09c:	3827      	subs	r0, #39	; 0x27
 800b09e:	e7f1      	b.n	800b084 <__hexdig_fun+0xa>
 800b0a0:	2000      	movs	r0, #0
 800b0a2:	4770      	bx	lr

0800b0a4 <__gethex>:
 800b0a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b0a8:	ed2d 8b02 	vpush	{d8}
 800b0ac:	b089      	sub	sp, #36	; 0x24
 800b0ae:	ee08 0a10 	vmov	s16, r0
 800b0b2:	9304      	str	r3, [sp, #16]
 800b0b4:	4bbc      	ldr	r3, [pc, #752]	; (800b3a8 <__gethex+0x304>)
 800b0b6:	681b      	ldr	r3, [r3, #0]
 800b0b8:	9301      	str	r3, [sp, #4]
 800b0ba:	4618      	mov	r0, r3
 800b0bc:	468b      	mov	fp, r1
 800b0be:	4690      	mov	r8, r2
 800b0c0:	f7f5 f886 	bl	80001d0 <strlen>
 800b0c4:	9b01      	ldr	r3, [sp, #4]
 800b0c6:	f8db 2000 	ldr.w	r2, [fp]
 800b0ca:	4403      	add	r3, r0
 800b0cc:	4682      	mov	sl, r0
 800b0ce:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800b0d2:	9305      	str	r3, [sp, #20]
 800b0d4:	1c93      	adds	r3, r2, #2
 800b0d6:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800b0da:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800b0de:	32fe      	adds	r2, #254	; 0xfe
 800b0e0:	18d1      	adds	r1, r2, r3
 800b0e2:	461f      	mov	r7, r3
 800b0e4:	f813 0b01 	ldrb.w	r0, [r3], #1
 800b0e8:	9100      	str	r1, [sp, #0]
 800b0ea:	2830      	cmp	r0, #48	; 0x30
 800b0ec:	d0f8      	beq.n	800b0e0 <__gethex+0x3c>
 800b0ee:	f7ff ffc4 	bl	800b07a <__hexdig_fun>
 800b0f2:	4604      	mov	r4, r0
 800b0f4:	2800      	cmp	r0, #0
 800b0f6:	d13a      	bne.n	800b16e <__gethex+0xca>
 800b0f8:	9901      	ldr	r1, [sp, #4]
 800b0fa:	4652      	mov	r2, sl
 800b0fc:	4638      	mov	r0, r7
 800b0fe:	f001 fbe6 	bl	800c8ce <strncmp>
 800b102:	4605      	mov	r5, r0
 800b104:	2800      	cmp	r0, #0
 800b106:	d168      	bne.n	800b1da <__gethex+0x136>
 800b108:	f817 000a 	ldrb.w	r0, [r7, sl]
 800b10c:	eb07 060a 	add.w	r6, r7, sl
 800b110:	f7ff ffb3 	bl	800b07a <__hexdig_fun>
 800b114:	2800      	cmp	r0, #0
 800b116:	d062      	beq.n	800b1de <__gethex+0x13a>
 800b118:	4633      	mov	r3, r6
 800b11a:	7818      	ldrb	r0, [r3, #0]
 800b11c:	2830      	cmp	r0, #48	; 0x30
 800b11e:	461f      	mov	r7, r3
 800b120:	f103 0301 	add.w	r3, r3, #1
 800b124:	d0f9      	beq.n	800b11a <__gethex+0x76>
 800b126:	f7ff ffa8 	bl	800b07a <__hexdig_fun>
 800b12a:	2301      	movs	r3, #1
 800b12c:	fab0 f480 	clz	r4, r0
 800b130:	0964      	lsrs	r4, r4, #5
 800b132:	4635      	mov	r5, r6
 800b134:	9300      	str	r3, [sp, #0]
 800b136:	463a      	mov	r2, r7
 800b138:	4616      	mov	r6, r2
 800b13a:	3201      	adds	r2, #1
 800b13c:	7830      	ldrb	r0, [r6, #0]
 800b13e:	f7ff ff9c 	bl	800b07a <__hexdig_fun>
 800b142:	2800      	cmp	r0, #0
 800b144:	d1f8      	bne.n	800b138 <__gethex+0x94>
 800b146:	9901      	ldr	r1, [sp, #4]
 800b148:	4652      	mov	r2, sl
 800b14a:	4630      	mov	r0, r6
 800b14c:	f001 fbbf 	bl	800c8ce <strncmp>
 800b150:	b980      	cbnz	r0, 800b174 <__gethex+0xd0>
 800b152:	b94d      	cbnz	r5, 800b168 <__gethex+0xc4>
 800b154:	eb06 050a 	add.w	r5, r6, sl
 800b158:	462a      	mov	r2, r5
 800b15a:	4616      	mov	r6, r2
 800b15c:	3201      	adds	r2, #1
 800b15e:	7830      	ldrb	r0, [r6, #0]
 800b160:	f7ff ff8b 	bl	800b07a <__hexdig_fun>
 800b164:	2800      	cmp	r0, #0
 800b166:	d1f8      	bne.n	800b15a <__gethex+0xb6>
 800b168:	1bad      	subs	r5, r5, r6
 800b16a:	00ad      	lsls	r5, r5, #2
 800b16c:	e004      	b.n	800b178 <__gethex+0xd4>
 800b16e:	2400      	movs	r4, #0
 800b170:	4625      	mov	r5, r4
 800b172:	e7e0      	b.n	800b136 <__gethex+0x92>
 800b174:	2d00      	cmp	r5, #0
 800b176:	d1f7      	bne.n	800b168 <__gethex+0xc4>
 800b178:	7833      	ldrb	r3, [r6, #0]
 800b17a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800b17e:	2b50      	cmp	r3, #80	; 0x50
 800b180:	d13b      	bne.n	800b1fa <__gethex+0x156>
 800b182:	7873      	ldrb	r3, [r6, #1]
 800b184:	2b2b      	cmp	r3, #43	; 0x2b
 800b186:	d02c      	beq.n	800b1e2 <__gethex+0x13e>
 800b188:	2b2d      	cmp	r3, #45	; 0x2d
 800b18a:	d02e      	beq.n	800b1ea <__gethex+0x146>
 800b18c:	1c71      	adds	r1, r6, #1
 800b18e:	f04f 0900 	mov.w	r9, #0
 800b192:	7808      	ldrb	r0, [r1, #0]
 800b194:	f7ff ff71 	bl	800b07a <__hexdig_fun>
 800b198:	1e43      	subs	r3, r0, #1
 800b19a:	b2db      	uxtb	r3, r3
 800b19c:	2b18      	cmp	r3, #24
 800b19e:	d82c      	bhi.n	800b1fa <__gethex+0x156>
 800b1a0:	f1a0 0210 	sub.w	r2, r0, #16
 800b1a4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b1a8:	f7ff ff67 	bl	800b07a <__hexdig_fun>
 800b1ac:	1e43      	subs	r3, r0, #1
 800b1ae:	b2db      	uxtb	r3, r3
 800b1b0:	2b18      	cmp	r3, #24
 800b1b2:	d91d      	bls.n	800b1f0 <__gethex+0x14c>
 800b1b4:	f1b9 0f00 	cmp.w	r9, #0
 800b1b8:	d000      	beq.n	800b1bc <__gethex+0x118>
 800b1ba:	4252      	negs	r2, r2
 800b1bc:	4415      	add	r5, r2
 800b1be:	f8cb 1000 	str.w	r1, [fp]
 800b1c2:	b1e4      	cbz	r4, 800b1fe <__gethex+0x15a>
 800b1c4:	9b00      	ldr	r3, [sp, #0]
 800b1c6:	2b00      	cmp	r3, #0
 800b1c8:	bf14      	ite	ne
 800b1ca:	2700      	movne	r7, #0
 800b1cc:	2706      	moveq	r7, #6
 800b1ce:	4638      	mov	r0, r7
 800b1d0:	b009      	add	sp, #36	; 0x24
 800b1d2:	ecbd 8b02 	vpop	{d8}
 800b1d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1da:	463e      	mov	r6, r7
 800b1dc:	4625      	mov	r5, r4
 800b1de:	2401      	movs	r4, #1
 800b1e0:	e7ca      	b.n	800b178 <__gethex+0xd4>
 800b1e2:	f04f 0900 	mov.w	r9, #0
 800b1e6:	1cb1      	adds	r1, r6, #2
 800b1e8:	e7d3      	b.n	800b192 <__gethex+0xee>
 800b1ea:	f04f 0901 	mov.w	r9, #1
 800b1ee:	e7fa      	b.n	800b1e6 <__gethex+0x142>
 800b1f0:	230a      	movs	r3, #10
 800b1f2:	fb03 0202 	mla	r2, r3, r2, r0
 800b1f6:	3a10      	subs	r2, #16
 800b1f8:	e7d4      	b.n	800b1a4 <__gethex+0x100>
 800b1fa:	4631      	mov	r1, r6
 800b1fc:	e7df      	b.n	800b1be <__gethex+0x11a>
 800b1fe:	1bf3      	subs	r3, r6, r7
 800b200:	3b01      	subs	r3, #1
 800b202:	4621      	mov	r1, r4
 800b204:	2b07      	cmp	r3, #7
 800b206:	dc0b      	bgt.n	800b220 <__gethex+0x17c>
 800b208:	ee18 0a10 	vmov	r0, s16
 800b20c:	f000 fad8 	bl	800b7c0 <_Balloc>
 800b210:	4604      	mov	r4, r0
 800b212:	b940      	cbnz	r0, 800b226 <__gethex+0x182>
 800b214:	4b65      	ldr	r3, [pc, #404]	; (800b3ac <__gethex+0x308>)
 800b216:	4602      	mov	r2, r0
 800b218:	21de      	movs	r1, #222	; 0xde
 800b21a:	4865      	ldr	r0, [pc, #404]	; (800b3b0 <__gethex+0x30c>)
 800b21c:	f001 fb88 	bl	800c930 <__assert_func>
 800b220:	3101      	adds	r1, #1
 800b222:	105b      	asrs	r3, r3, #1
 800b224:	e7ee      	b.n	800b204 <__gethex+0x160>
 800b226:	f100 0914 	add.w	r9, r0, #20
 800b22a:	f04f 0b00 	mov.w	fp, #0
 800b22e:	f1ca 0301 	rsb	r3, sl, #1
 800b232:	f8cd 9008 	str.w	r9, [sp, #8]
 800b236:	f8cd b000 	str.w	fp, [sp]
 800b23a:	9306      	str	r3, [sp, #24]
 800b23c:	42b7      	cmp	r7, r6
 800b23e:	d340      	bcc.n	800b2c2 <__gethex+0x21e>
 800b240:	9802      	ldr	r0, [sp, #8]
 800b242:	9b00      	ldr	r3, [sp, #0]
 800b244:	f840 3b04 	str.w	r3, [r0], #4
 800b248:	eba0 0009 	sub.w	r0, r0, r9
 800b24c:	1080      	asrs	r0, r0, #2
 800b24e:	0146      	lsls	r6, r0, #5
 800b250:	6120      	str	r0, [r4, #16]
 800b252:	4618      	mov	r0, r3
 800b254:	f000 fbaa 	bl	800b9ac <__hi0bits>
 800b258:	1a30      	subs	r0, r6, r0
 800b25a:	f8d8 6000 	ldr.w	r6, [r8]
 800b25e:	42b0      	cmp	r0, r6
 800b260:	dd63      	ble.n	800b32a <__gethex+0x286>
 800b262:	1b87      	subs	r7, r0, r6
 800b264:	4639      	mov	r1, r7
 800b266:	4620      	mov	r0, r4
 800b268:	f000 ff44 	bl	800c0f4 <__any_on>
 800b26c:	4682      	mov	sl, r0
 800b26e:	b1a8      	cbz	r0, 800b29c <__gethex+0x1f8>
 800b270:	1e7b      	subs	r3, r7, #1
 800b272:	1159      	asrs	r1, r3, #5
 800b274:	f003 021f 	and.w	r2, r3, #31
 800b278:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800b27c:	f04f 0a01 	mov.w	sl, #1
 800b280:	fa0a f202 	lsl.w	r2, sl, r2
 800b284:	420a      	tst	r2, r1
 800b286:	d009      	beq.n	800b29c <__gethex+0x1f8>
 800b288:	4553      	cmp	r3, sl
 800b28a:	dd05      	ble.n	800b298 <__gethex+0x1f4>
 800b28c:	1eb9      	subs	r1, r7, #2
 800b28e:	4620      	mov	r0, r4
 800b290:	f000 ff30 	bl	800c0f4 <__any_on>
 800b294:	2800      	cmp	r0, #0
 800b296:	d145      	bne.n	800b324 <__gethex+0x280>
 800b298:	f04f 0a02 	mov.w	sl, #2
 800b29c:	4639      	mov	r1, r7
 800b29e:	4620      	mov	r0, r4
 800b2a0:	f7ff fe99 	bl	800afd6 <rshift>
 800b2a4:	443d      	add	r5, r7
 800b2a6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b2aa:	42ab      	cmp	r3, r5
 800b2ac:	da4c      	bge.n	800b348 <__gethex+0x2a4>
 800b2ae:	ee18 0a10 	vmov	r0, s16
 800b2b2:	4621      	mov	r1, r4
 800b2b4:	f000 fac4 	bl	800b840 <_Bfree>
 800b2b8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b2ba:	2300      	movs	r3, #0
 800b2bc:	6013      	str	r3, [r2, #0]
 800b2be:	27a3      	movs	r7, #163	; 0xa3
 800b2c0:	e785      	b.n	800b1ce <__gethex+0x12a>
 800b2c2:	1e73      	subs	r3, r6, #1
 800b2c4:	9a05      	ldr	r2, [sp, #20]
 800b2c6:	9303      	str	r3, [sp, #12]
 800b2c8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b2cc:	4293      	cmp	r3, r2
 800b2ce:	d019      	beq.n	800b304 <__gethex+0x260>
 800b2d0:	f1bb 0f20 	cmp.w	fp, #32
 800b2d4:	d107      	bne.n	800b2e6 <__gethex+0x242>
 800b2d6:	9b02      	ldr	r3, [sp, #8]
 800b2d8:	9a00      	ldr	r2, [sp, #0]
 800b2da:	f843 2b04 	str.w	r2, [r3], #4
 800b2de:	9302      	str	r3, [sp, #8]
 800b2e0:	2300      	movs	r3, #0
 800b2e2:	9300      	str	r3, [sp, #0]
 800b2e4:	469b      	mov	fp, r3
 800b2e6:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800b2ea:	f7ff fec6 	bl	800b07a <__hexdig_fun>
 800b2ee:	9b00      	ldr	r3, [sp, #0]
 800b2f0:	f000 000f 	and.w	r0, r0, #15
 800b2f4:	fa00 f00b 	lsl.w	r0, r0, fp
 800b2f8:	4303      	orrs	r3, r0
 800b2fa:	9300      	str	r3, [sp, #0]
 800b2fc:	f10b 0b04 	add.w	fp, fp, #4
 800b300:	9b03      	ldr	r3, [sp, #12]
 800b302:	e00d      	b.n	800b320 <__gethex+0x27c>
 800b304:	9b03      	ldr	r3, [sp, #12]
 800b306:	9a06      	ldr	r2, [sp, #24]
 800b308:	4413      	add	r3, r2
 800b30a:	42bb      	cmp	r3, r7
 800b30c:	d3e0      	bcc.n	800b2d0 <__gethex+0x22c>
 800b30e:	4618      	mov	r0, r3
 800b310:	9901      	ldr	r1, [sp, #4]
 800b312:	9307      	str	r3, [sp, #28]
 800b314:	4652      	mov	r2, sl
 800b316:	f001 fada 	bl	800c8ce <strncmp>
 800b31a:	9b07      	ldr	r3, [sp, #28]
 800b31c:	2800      	cmp	r0, #0
 800b31e:	d1d7      	bne.n	800b2d0 <__gethex+0x22c>
 800b320:	461e      	mov	r6, r3
 800b322:	e78b      	b.n	800b23c <__gethex+0x198>
 800b324:	f04f 0a03 	mov.w	sl, #3
 800b328:	e7b8      	b.n	800b29c <__gethex+0x1f8>
 800b32a:	da0a      	bge.n	800b342 <__gethex+0x29e>
 800b32c:	1a37      	subs	r7, r6, r0
 800b32e:	4621      	mov	r1, r4
 800b330:	ee18 0a10 	vmov	r0, s16
 800b334:	463a      	mov	r2, r7
 800b336:	f000 fc9f 	bl	800bc78 <__lshift>
 800b33a:	1bed      	subs	r5, r5, r7
 800b33c:	4604      	mov	r4, r0
 800b33e:	f100 0914 	add.w	r9, r0, #20
 800b342:	f04f 0a00 	mov.w	sl, #0
 800b346:	e7ae      	b.n	800b2a6 <__gethex+0x202>
 800b348:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800b34c:	42a8      	cmp	r0, r5
 800b34e:	dd72      	ble.n	800b436 <__gethex+0x392>
 800b350:	1b45      	subs	r5, r0, r5
 800b352:	42ae      	cmp	r6, r5
 800b354:	dc36      	bgt.n	800b3c4 <__gethex+0x320>
 800b356:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b35a:	2b02      	cmp	r3, #2
 800b35c:	d02a      	beq.n	800b3b4 <__gethex+0x310>
 800b35e:	2b03      	cmp	r3, #3
 800b360:	d02c      	beq.n	800b3bc <__gethex+0x318>
 800b362:	2b01      	cmp	r3, #1
 800b364:	d115      	bne.n	800b392 <__gethex+0x2ee>
 800b366:	42ae      	cmp	r6, r5
 800b368:	d113      	bne.n	800b392 <__gethex+0x2ee>
 800b36a:	2e01      	cmp	r6, #1
 800b36c:	d10b      	bne.n	800b386 <__gethex+0x2e2>
 800b36e:	9a04      	ldr	r2, [sp, #16]
 800b370:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b374:	6013      	str	r3, [r2, #0]
 800b376:	2301      	movs	r3, #1
 800b378:	6123      	str	r3, [r4, #16]
 800b37a:	f8c9 3000 	str.w	r3, [r9]
 800b37e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b380:	2762      	movs	r7, #98	; 0x62
 800b382:	601c      	str	r4, [r3, #0]
 800b384:	e723      	b.n	800b1ce <__gethex+0x12a>
 800b386:	1e71      	subs	r1, r6, #1
 800b388:	4620      	mov	r0, r4
 800b38a:	f000 feb3 	bl	800c0f4 <__any_on>
 800b38e:	2800      	cmp	r0, #0
 800b390:	d1ed      	bne.n	800b36e <__gethex+0x2ca>
 800b392:	ee18 0a10 	vmov	r0, s16
 800b396:	4621      	mov	r1, r4
 800b398:	f000 fa52 	bl	800b840 <_Bfree>
 800b39c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b39e:	2300      	movs	r3, #0
 800b3a0:	6013      	str	r3, [r2, #0]
 800b3a2:	2750      	movs	r7, #80	; 0x50
 800b3a4:	e713      	b.n	800b1ce <__gethex+0x12a>
 800b3a6:	bf00      	nop
 800b3a8:	0800cf2c 	.word	0x0800cf2c
 800b3ac:	0800ce4c 	.word	0x0800ce4c
 800b3b0:	0800cec0 	.word	0x0800cec0
 800b3b4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b3b6:	2b00      	cmp	r3, #0
 800b3b8:	d1eb      	bne.n	800b392 <__gethex+0x2ee>
 800b3ba:	e7d8      	b.n	800b36e <__gethex+0x2ca>
 800b3bc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	d1d5      	bne.n	800b36e <__gethex+0x2ca>
 800b3c2:	e7e6      	b.n	800b392 <__gethex+0x2ee>
 800b3c4:	1e6f      	subs	r7, r5, #1
 800b3c6:	f1ba 0f00 	cmp.w	sl, #0
 800b3ca:	d131      	bne.n	800b430 <__gethex+0x38c>
 800b3cc:	b127      	cbz	r7, 800b3d8 <__gethex+0x334>
 800b3ce:	4639      	mov	r1, r7
 800b3d0:	4620      	mov	r0, r4
 800b3d2:	f000 fe8f 	bl	800c0f4 <__any_on>
 800b3d6:	4682      	mov	sl, r0
 800b3d8:	117b      	asrs	r3, r7, #5
 800b3da:	2101      	movs	r1, #1
 800b3dc:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800b3e0:	f007 071f 	and.w	r7, r7, #31
 800b3e4:	fa01 f707 	lsl.w	r7, r1, r7
 800b3e8:	421f      	tst	r7, r3
 800b3ea:	4629      	mov	r1, r5
 800b3ec:	4620      	mov	r0, r4
 800b3ee:	bf18      	it	ne
 800b3f0:	f04a 0a02 	orrne.w	sl, sl, #2
 800b3f4:	1b76      	subs	r6, r6, r5
 800b3f6:	f7ff fdee 	bl	800afd6 <rshift>
 800b3fa:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800b3fe:	2702      	movs	r7, #2
 800b400:	f1ba 0f00 	cmp.w	sl, #0
 800b404:	d048      	beq.n	800b498 <__gethex+0x3f4>
 800b406:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b40a:	2b02      	cmp	r3, #2
 800b40c:	d015      	beq.n	800b43a <__gethex+0x396>
 800b40e:	2b03      	cmp	r3, #3
 800b410:	d017      	beq.n	800b442 <__gethex+0x39e>
 800b412:	2b01      	cmp	r3, #1
 800b414:	d109      	bne.n	800b42a <__gethex+0x386>
 800b416:	f01a 0f02 	tst.w	sl, #2
 800b41a:	d006      	beq.n	800b42a <__gethex+0x386>
 800b41c:	f8d9 0000 	ldr.w	r0, [r9]
 800b420:	ea4a 0a00 	orr.w	sl, sl, r0
 800b424:	f01a 0f01 	tst.w	sl, #1
 800b428:	d10e      	bne.n	800b448 <__gethex+0x3a4>
 800b42a:	f047 0710 	orr.w	r7, r7, #16
 800b42e:	e033      	b.n	800b498 <__gethex+0x3f4>
 800b430:	f04f 0a01 	mov.w	sl, #1
 800b434:	e7d0      	b.n	800b3d8 <__gethex+0x334>
 800b436:	2701      	movs	r7, #1
 800b438:	e7e2      	b.n	800b400 <__gethex+0x35c>
 800b43a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b43c:	f1c3 0301 	rsb	r3, r3, #1
 800b440:	9315      	str	r3, [sp, #84]	; 0x54
 800b442:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b444:	2b00      	cmp	r3, #0
 800b446:	d0f0      	beq.n	800b42a <__gethex+0x386>
 800b448:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800b44c:	f104 0314 	add.w	r3, r4, #20
 800b450:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800b454:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800b458:	f04f 0c00 	mov.w	ip, #0
 800b45c:	4618      	mov	r0, r3
 800b45e:	f853 2b04 	ldr.w	r2, [r3], #4
 800b462:	f1b2 3fff 	cmp.w	r2, #4294967295
 800b466:	d01c      	beq.n	800b4a2 <__gethex+0x3fe>
 800b468:	3201      	adds	r2, #1
 800b46a:	6002      	str	r2, [r0, #0]
 800b46c:	2f02      	cmp	r7, #2
 800b46e:	f104 0314 	add.w	r3, r4, #20
 800b472:	d13f      	bne.n	800b4f4 <__gethex+0x450>
 800b474:	f8d8 2000 	ldr.w	r2, [r8]
 800b478:	3a01      	subs	r2, #1
 800b47a:	42b2      	cmp	r2, r6
 800b47c:	d10a      	bne.n	800b494 <__gethex+0x3f0>
 800b47e:	1171      	asrs	r1, r6, #5
 800b480:	2201      	movs	r2, #1
 800b482:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b486:	f006 061f 	and.w	r6, r6, #31
 800b48a:	fa02 f606 	lsl.w	r6, r2, r6
 800b48e:	421e      	tst	r6, r3
 800b490:	bf18      	it	ne
 800b492:	4617      	movne	r7, r2
 800b494:	f047 0720 	orr.w	r7, r7, #32
 800b498:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b49a:	601c      	str	r4, [r3, #0]
 800b49c:	9b04      	ldr	r3, [sp, #16]
 800b49e:	601d      	str	r5, [r3, #0]
 800b4a0:	e695      	b.n	800b1ce <__gethex+0x12a>
 800b4a2:	4299      	cmp	r1, r3
 800b4a4:	f843 cc04 	str.w	ip, [r3, #-4]
 800b4a8:	d8d8      	bhi.n	800b45c <__gethex+0x3b8>
 800b4aa:	68a3      	ldr	r3, [r4, #8]
 800b4ac:	459b      	cmp	fp, r3
 800b4ae:	db19      	blt.n	800b4e4 <__gethex+0x440>
 800b4b0:	6861      	ldr	r1, [r4, #4]
 800b4b2:	ee18 0a10 	vmov	r0, s16
 800b4b6:	3101      	adds	r1, #1
 800b4b8:	f000 f982 	bl	800b7c0 <_Balloc>
 800b4bc:	4681      	mov	r9, r0
 800b4be:	b918      	cbnz	r0, 800b4c8 <__gethex+0x424>
 800b4c0:	4b1a      	ldr	r3, [pc, #104]	; (800b52c <__gethex+0x488>)
 800b4c2:	4602      	mov	r2, r0
 800b4c4:	2184      	movs	r1, #132	; 0x84
 800b4c6:	e6a8      	b.n	800b21a <__gethex+0x176>
 800b4c8:	6922      	ldr	r2, [r4, #16]
 800b4ca:	3202      	adds	r2, #2
 800b4cc:	f104 010c 	add.w	r1, r4, #12
 800b4d0:	0092      	lsls	r2, r2, #2
 800b4d2:	300c      	adds	r0, #12
 800b4d4:	f7fc fe98 	bl	8008208 <memcpy>
 800b4d8:	4621      	mov	r1, r4
 800b4da:	ee18 0a10 	vmov	r0, s16
 800b4de:	f000 f9af 	bl	800b840 <_Bfree>
 800b4e2:	464c      	mov	r4, r9
 800b4e4:	6923      	ldr	r3, [r4, #16]
 800b4e6:	1c5a      	adds	r2, r3, #1
 800b4e8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b4ec:	6122      	str	r2, [r4, #16]
 800b4ee:	2201      	movs	r2, #1
 800b4f0:	615a      	str	r2, [r3, #20]
 800b4f2:	e7bb      	b.n	800b46c <__gethex+0x3c8>
 800b4f4:	6922      	ldr	r2, [r4, #16]
 800b4f6:	455a      	cmp	r2, fp
 800b4f8:	dd0b      	ble.n	800b512 <__gethex+0x46e>
 800b4fa:	2101      	movs	r1, #1
 800b4fc:	4620      	mov	r0, r4
 800b4fe:	f7ff fd6a 	bl	800afd6 <rshift>
 800b502:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b506:	3501      	adds	r5, #1
 800b508:	42ab      	cmp	r3, r5
 800b50a:	f6ff aed0 	blt.w	800b2ae <__gethex+0x20a>
 800b50e:	2701      	movs	r7, #1
 800b510:	e7c0      	b.n	800b494 <__gethex+0x3f0>
 800b512:	f016 061f 	ands.w	r6, r6, #31
 800b516:	d0fa      	beq.n	800b50e <__gethex+0x46a>
 800b518:	449a      	add	sl, r3
 800b51a:	f1c6 0620 	rsb	r6, r6, #32
 800b51e:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800b522:	f000 fa43 	bl	800b9ac <__hi0bits>
 800b526:	42b0      	cmp	r0, r6
 800b528:	dbe7      	blt.n	800b4fa <__gethex+0x456>
 800b52a:	e7f0      	b.n	800b50e <__gethex+0x46a>
 800b52c:	0800ce4c 	.word	0x0800ce4c

0800b530 <L_shift>:
 800b530:	f1c2 0208 	rsb	r2, r2, #8
 800b534:	0092      	lsls	r2, r2, #2
 800b536:	b570      	push	{r4, r5, r6, lr}
 800b538:	f1c2 0620 	rsb	r6, r2, #32
 800b53c:	6843      	ldr	r3, [r0, #4]
 800b53e:	6804      	ldr	r4, [r0, #0]
 800b540:	fa03 f506 	lsl.w	r5, r3, r6
 800b544:	432c      	orrs	r4, r5
 800b546:	40d3      	lsrs	r3, r2
 800b548:	6004      	str	r4, [r0, #0]
 800b54a:	f840 3f04 	str.w	r3, [r0, #4]!
 800b54e:	4288      	cmp	r0, r1
 800b550:	d3f4      	bcc.n	800b53c <L_shift+0xc>
 800b552:	bd70      	pop	{r4, r5, r6, pc}

0800b554 <__match>:
 800b554:	b530      	push	{r4, r5, lr}
 800b556:	6803      	ldr	r3, [r0, #0]
 800b558:	3301      	adds	r3, #1
 800b55a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b55e:	b914      	cbnz	r4, 800b566 <__match+0x12>
 800b560:	6003      	str	r3, [r0, #0]
 800b562:	2001      	movs	r0, #1
 800b564:	bd30      	pop	{r4, r5, pc}
 800b566:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b56a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800b56e:	2d19      	cmp	r5, #25
 800b570:	bf98      	it	ls
 800b572:	3220      	addls	r2, #32
 800b574:	42a2      	cmp	r2, r4
 800b576:	d0f0      	beq.n	800b55a <__match+0x6>
 800b578:	2000      	movs	r0, #0
 800b57a:	e7f3      	b.n	800b564 <__match+0x10>

0800b57c <__hexnan>:
 800b57c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b580:	680b      	ldr	r3, [r1, #0]
 800b582:	6801      	ldr	r1, [r0, #0]
 800b584:	115e      	asrs	r6, r3, #5
 800b586:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b58a:	f013 031f 	ands.w	r3, r3, #31
 800b58e:	b087      	sub	sp, #28
 800b590:	bf18      	it	ne
 800b592:	3604      	addne	r6, #4
 800b594:	2500      	movs	r5, #0
 800b596:	1f37      	subs	r7, r6, #4
 800b598:	4682      	mov	sl, r0
 800b59a:	4690      	mov	r8, r2
 800b59c:	9301      	str	r3, [sp, #4]
 800b59e:	f846 5c04 	str.w	r5, [r6, #-4]
 800b5a2:	46b9      	mov	r9, r7
 800b5a4:	463c      	mov	r4, r7
 800b5a6:	9502      	str	r5, [sp, #8]
 800b5a8:	46ab      	mov	fp, r5
 800b5aa:	784a      	ldrb	r2, [r1, #1]
 800b5ac:	1c4b      	adds	r3, r1, #1
 800b5ae:	9303      	str	r3, [sp, #12]
 800b5b0:	b342      	cbz	r2, 800b604 <__hexnan+0x88>
 800b5b2:	4610      	mov	r0, r2
 800b5b4:	9105      	str	r1, [sp, #20]
 800b5b6:	9204      	str	r2, [sp, #16]
 800b5b8:	f7ff fd5f 	bl	800b07a <__hexdig_fun>
 800b5bc:	2800      	cmp	r0, #0
 800b5be:	d14f      	bne.n	800b660 <__hexnan+0xe4>
 800b5c0:	9a04      	ldr	r2, [sp, #16]
 800b5c2:	9905      	ldr	r1, [sp, #20]
 800b5c4:	2a20      	cmp	r2, #32
 800b5c6:	d818      	bhi.n	800b5fa <__hexnan+0x7e>
 800b5c8:	9b02      	ldr	r3, [sp, #8]
 800b5ca:	459b      	cmp	fp, r3
 800b5cc:	dd13      	ble.n	800b5f6 <__hexnan+0x7a>
 800b5ce:	454c      	cmp	r4, r9
 800b5d0:	d206      	bcs.n	800b5e0 <__hexnan+0x64>
 800b5d2:	2d07      	cmp	r5, #7
 800b5d4:	dc04      	bgt.n	800b5e0 <__hexnan+0x64>
 800b5d6:	462a      	mov	r2, r5
 800b5d8:	4649      	mov	r1, r9
 800b5da:	4620      	mov	r0, r4
 800b5dc:	f7ff ffa8 	bl	800b530 <L_shift>
 800b5e0:	4544      	cmp	r4, r8
 800b5e2:	d950      	bls.n	800b686 <__hexnan+0x10a>
 800b5e4:	2300      	movs	r3, #0
 800b5e6:	f1a4 0904 	sub.w	r9, r4, #4
 800b5ea:	f844 3c04 	str.w	r3, [r4, #-4]
 800b5ee:	f8cd b008 	str.w	fp, [sp, #8]
 800b5f2:	464c      	mov	r4, r9
 800b5f4:	461d      	mov	r5, r3
 800b5f6:	9903      	ldr	r1, [sp, #12]
 800b5f8:	e7d7      	b.n	800b5aa <__hexnan+0x2e>
 800b5fa:	2a29      	cmp	r2, #41	; 0x29
 800b5fc:	d156      	bne.n	800b6ac <__hexnan+0x130>
 800b5fe:	3102      	adds	r1, #2
 800b600:	f8ca 1000 	str.w	r1, [sl]
 800b604:	f1bb 0f00 	cmp.w	fp, #0
 800b608:	d050      	beq.n	800b6ac <__hexnan+0x130>
 800b60a:	454c      	cmp	r4, r9
 800b60c:	d206      	bcs.n	800b61c <__hexnan+0xa0>
 800b60e:	2d07      	cmp	r5, #7
 800b610:	dc04      	bgt.n	800b61c <__hexnan+0xa0>
 800b612:	462a      	mov	r2, r5
 800b614:	4649      	mov	r1, r9
 800b616:	4620      	mov	r0, r4
 800b618:	f7ff ff8a 	bl	800b530 <L_shift>
 800b61c:	4544      	cmp	r4, r8
 800b61e:	d934      	bls.n	800b68a <__hexnan+0x10e>
 800b620:	f1a8 0204 	sub.w	r2, r8, #4
 800b624:	4623      	mov	r3, r4
 800b626:	f853 1b04 	ldr.w	r1, [r3], #4
 800b62a:	f842 1f04 	str.w	r1, [r2, #4]!
 800b62e:	429f      	cmp	r7, r3
 800b630:	d2f9      	bcs.n	800b626 <__hexnan+0xaa>
 800b632:	1b3b      	subs	r3, r7, r4
 800b634:	f023 0303 	bic.w	r3, r3, #3
 800b638:	3304      	adds	r3, #4
 800b63a:	3401      	adds	r4, #1
 800b63c:	3e03      	subs	r6, #3
 800b63e:	42b4      	cmp	r4, r6
 800b640:	bf88      	it	hi
 800b642:	2304      	movhi	r3, #4
 800b644:	4443      	add	r3, r8
 800b646:	2200      	movs	r2, #0
 800b648:	f843 2b04 	str.w	r2, [r3], #4
 800b64c:	429f      	cmp	r7, r3
 800b64e:	d2fb      	bcs.n	800b648 <__hexnan+0xcc>
 800b650:	683b      	ldr	r3, [r7, #0]
 800b652:	b91b      	cbnz	r3, 800b65c <__hexnan+0xe0>
 800b654:	4547      	cmp	r7, r8
 800b656:	d127      	bne.n	800b6a8 <__hexnan+0x12c>
 800b658:	2301      	movs	r3, #1
 800b65a:	603b      	str	r3, [r7, #0]
 800b65c:	2005      	movs	r0, #5
 800b65e:	e026      	b.n	800b6ae <__hexnan+0x132>
 800b660:	3501      	adds	r5, #1
 800b662:	2d08      	cmp	r5, #8
 800b664:	f10b 0b01 	add.w	fp, fp, #1
 800b668:	dd06      	ble.n	800b678 <__hexnan+0xfc>
 800b66a:	4544      	cmp	r4, r8
 800b66c:	d9c3      	bls.n	800b5f6 <__hexnan+0x7a>
 800b66e:	2300      	movs	r3, #0
 800b670:	f844 3c04 	str.w	r3, [r4, #-4]
 800b674:	2501      	movs	r5, #1
 800b676:	3c04      	subs	r4, #4
 800b678:	6822      	ldr	r2, [r4, #0]
 800b67a:	f000 000f 	and.w	r0, r0, #15
 800b67e:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800b682:	6022      	str	r2, [r4, #0]
 800b684:	e7b7      	b.n	800b5f6 <__hexnan+0x7a>
 800b686:	2508      	movs	r5, #8
 800b688:	e7b5      	b.n	800b5f6 <__hexnan+0x7a>
 800b68a:	9b01      	ldr	r3, [sp, #4]
 800b68c:	2b00      	cmp	r3, #0
 800b68e:	d0df      	beq.n	800b650 <__hexnan+0xd4>
 800b690:	f04f 32ff 	mov.w	r2, #4294967295
 800b694:	f1c3 0320 	rsb	r3, r3, #32
 800b698:	fa22 f303 	lsr.w	r3, r2, r3
 800b69c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800b6a0:	401a      	ands	r2, r3
 800b6a2:	f846 2c04 	str.w	r2, [r6, #-4]
 800b6a6:	e7d3      	b.n	800b650 <__hexnan+0xd4>
 800b6a8:	3f04      	subs	r7, #4
 800b6aa:	e7d1      	b.n	800b650 <__hexnan+0xd4>
 800b6ac:	2004      	movs	r0, #4
 800b6ae:	b007      	add	sp, #28
 800b6b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b6b4 <_localeconv_r>:
 800b6b4:	4800      	ldr	r0, [pc, #0]	; (800b6b8 <_localeconv_r+0x4>)
 800b6b6:	4770      	bx	lr
 800b6b8:	20000164 	.word	0x20000164

0800b6bc <__retarget_lock_init_recursive>:
 800b6bc:	4770      	bx	lr

0800b6be <__retarget_lock_acquire_recursive>:
 800b6be:	4770      	bx	lr

0800b6c0 <__retarget_lock_release_recursive>:
 800b6c0:	4770      	bx	lr

0800b6c2 <__swhatbuf_r>:
 800b6c2:	b570      	push	{r4, r5, r6, lr}
 800b6c4:	460e      	mov	r6, r1
 800b6c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b6ca:	2900      	cmp	r1, #0
 800b6cc:	b096      	sub	sp, #88	; 0x58
 800b6ce:	4614      	mov	r4, r2
 800b6d0:	461d      	mov	r5, r3
 800b6d2:	da07      	bge.n	800b6e4 <__swhatbuf_r+0x22>
 800b6d4:	2300      	movs	r3, #0
 800b6d6:	602b      	str	r3, [r5, #0]
 800b6d8:	89b3      	ldrh	r3, [r6, #12]
 800b6da:	061a      	lsls	r2, r3, #24
 800b6dc:	d410      	bmi.n	800b700 <__swhatbuf_r+0x3e>
 800b6de:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b6e2:	e00e      	b.n	800b702 <__swhatbuf_r+0x40>
 800b6e4:	466a      	mov	r2, sp
 800b6e6:	f001 f963 	bl	800c9b0 <_fstat_r>
 800b6ea:	2800      	cmp	r0, #0
 800b6ec:	dbf2      	blt.n	800b6d4 <__swhatbuf_r+0x12>
 800b6ee:	9a01      	ldr	r2, [sp, #4]
 800b6f0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b6f4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b6f8:	425a      	negs	r2, r3
 800b6fa:	415a      	adcs	r2, r3
 800b6fc:	602a      	str	r2, [r5, #0]
 800b6fe:	e7ee      	b.n	800b6de <__swhatbuf_r+0x1c>
 800b700:	2340      	movs	r3, #64	; 0x40
 800b702:	2000      	movs	r0, #0
 800b704:	6023      	str	r3, [r4, #0]
 800b706:	b016      	add	sp, #88	; 0x58
 800b708:	bd70      	pop	{r4, r5, r6, pc}
	...

0800b70c <__smakebuf_r>:
 800b70c:	898b      	ldrh	r3, [r1, #12]
 800b70e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b710:	079d      	lsls	r5, r3, #30
 800b712:	4606      	mov	r6, r0
 800b714:	460c      	mov	r4, r1
 800b716:	d507      	bpl.n	800b728 <__smakebuf_r+0x1c>
 800b718:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b71c:	6023      	str	r3, [r4, #0]
 800b71e:	6123      	str	r3, [r4, #16]
 800b720:	2301      	movs	r3, #1
 800b722:	6163      	str	r3, [r4, #20]
 800b724:	b002      	add	sp, #8
 800b726:	bd70      	pop	{r4, r5, r6, pc}
 800b728:	ab01      	add	r3, sp, #4
 800b72a:	466a      	mov	r2, sp
 800b72c:	f7ff ffc9 	bl	800b6c2 <__swhatbuf_r>
 800b730:	9900      	ldr	r1, [sp, #0]
 800b732:	4605      	mov	r5, r0
 800b734:	4630      	mov	r0, r6
 800b736:	f000 fd5d 	bl	800c1f4 <_malloc_r>
 800b73a:	b948      	cbnz	r0, 800b750 <__smakebuf_r+0x44>
 800b73c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b740:	059a      	lsls	r2, r3, #22
 800b742:	d4ef      	bmi.n	800b724 <__smakebuf_r+0x18>
 800b744:	f023 0303 	bic.w	r3, r3, #3
 800b748:	f043 0302 	orr.w	r3, r3, #2
 800b74c:	81a3      	strh	r3, [r4, #12]
 800b74e:	e7e3      	b.n	800b718 <__smakebuf_r+0xc>
 800b750:	4b0d      	ldr	r3, [pc, #52]	; (800b788 <__smakebuf_r+0x7c>)
 800b752:	62b3      	str	r3, [r6, #40]	; 0x28
 800b754:	89a3      	ldrh	r3, [r4, #12]
 800b756:	6020      	str	r0, [r4, #0]
 800b758:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b75c:	81a3      	strh	r3, [r4, #12]
 800b75e:	9b00      	ldr	r3, [sp, #0]
 800b760:	6163      	str	r3, [r4, #20]
 800b762:	9b01      	ldr	r3, [sp, #4]
 800b764:	6120      	str	r0, [r4, #16]
 800b766:	b15b      	cbz	r3, 800b780 <__smakebuf_r+0x74>
 800b768:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b76c:	4630      	mov	r0, r6
 800b76e:	f001 f931 	bl	800c9d4 <_isatty_r>
 800b772:	b128      	cbz	r0, 800b780 <__smakebuf_r+0x74>
 800b774:	89a3      	ldrh	r3, [r4, #12]
 800b776:	f023 0303 	bic.w	r3, r3, #3
 800b77a:	f043 0301 	orr.w	r3, r3, #1
 800b77e:	81a3      	strh	r3, [r4, #12]
 800b780:	89a0      	ldrh	r0, [r4, #12]
 800b782:	4305      	orrs	r5, r0
 800b784:	81a5      	strh	r5, [r4, #12]
 800b786:	e7cd      	b.n	800b724 <__smakebuf_r+0x18>
 800b788:	0800ae35 	.word	0x0800ae35

0800b78c <malloc>:
 800b78c:	4b02      	ldr	r3, [pc, #8]	; (800b798 <malloc+0xc>)
 800b78e:	4601      	mov	r1, r0
 800b790:	6818      	ldr	r0, [r3, #0]
 800b792:	f000 bd2f 	b.w	800c1f4 <_malloc_r>
 800b796:	bf00      	nop
 800b798:	2000000c 	.word	0x2000000c

0800b79c <__ascii_mbtowc>:
 800b79c:	b082      	sub	sp, #8
 800b79e:	b901      	cbnz	r1, 800b7a2 <__ascii_mbtowc+0x6>
 800b7a0:	a901      	add	r1, sp, #4
 800b7a2:	b142      	cbz	r2, 800b7b6 <__ascii_mbtowc+0x1a>
 800b7a4:	b14b      	cbz	r3, 800b7ba <__ascii_mbtowc+0x1e>
 800b7a6:	7813      	ldrb	r3, [r2, #0]
 800b7a8:	600b      	str	r3, [r1, #0]
 800b7aa:	7812      	ldrb	r2, [r2, #0]
 800b7ac:	1e10      	subs	r0, r2, #0
 800b7ae:	bf18      	it	ne
 800b7b0:	2001      	movne	r0, #1
 800b7b2:	b002      	add	sp, #8
 800b7b4:	4770      	bx	lr
 800b7b6:	4610      	mov	r0, r2
 800b7b8:	e7fb      	b.n	800b7b2 <__ascii_mbtowc+0x16>
 800b7ba:	f06f 0001 	mvn.w	r0, #1
 800b7be:	e7f8      	b.n	800b7b2 <__ascii_mbtowc+0x16>

0800b7c0 <_Balloc>:
 800b7c0:	b570      	push	{r4, r5, r6, lr}
 800b7c2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b7c4:	4604      	mov	r4, r0
 800b7c6:	460d      	mov	r5, r1
 800b7c8:	b976      	cbnz	r6, 800b7e8 <_Balloc+0x28>
 800b7ca:	2010      	movs	r0, #16
 800b7cc:	f7ff ffde 	bl	800b78c <malloc>
 800b7d0:	4602      	mov	r2, r0
 800b7d2:	6260      	str	r0, [r4, #36]	; 0x24
 800b7d4:	b920      	cbnz	r0, 800b7e0 <_Balloc+0x20>
 800b7d6:	4b18      	ldr	r3, [pc, #96]	; (800b838 <_Balloc+0x78>)
 800b7d8:	4818      	ldr	r0, [pc, #96]	; (800b83c <_Balloc+0x7c>)
 800b7da:	2166      	movs	r1, #102	; 0x66
 800b7dc:	f001 f8a8 	bl	800c930 <__assert_func>
 800b7e0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b7e4:	6006      	str	r6, [r0, #0]
 800b7e6:	60c6      	str	r6, [r0, #12]
 800b7e8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800b7ea:	68f3      	ldr	r3, [r6, #12]
 800b7ec:	b183      	cbz	r3, 800b810 <_Balloc+0x50>
 800b7ee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b7f0:	68db      	ldr	r3, [r3, #12]
 800b7f2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b7f6:	b9b8      	cbnz	r0, 800b828 <_Balloc+0x68>
 800b7f8:	2101      	movs	r1, #1
 800b7fa:	fa01 f605 	lsl.w	r6, r1, r5
 800b7fe:	1d72      	adds	r2, r6, #5
 800b800:	0092      	lsls	r2, r2, #2
 800b802:	4620      	mov	r0, r4
 800b804:	f000 fc97 	bl	800c136 <_calloc_r>
 800b808:	b160      	cbz	r0, 800b824 <_Balloc+0x64>
 800b80a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b80e:	e00e      	b.n	800b82e <_Balloc+0x6e>
 800b810:	2221      	movs	r2, #33	; 0x21
 800b812:	2104      	movs	r1, #4
 800b814:	4620      	mov	r0, r4
 800b816:	f000 fc8e 	bl	800c136 <_calloc_r>
 800b81a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b81c:	60f0      	str	r0, [r6, #12]
 800b81e:	68db      	ldr	r3, [r3, #12]
 800b820:	2b00      	cmp	r3, #0
 800b822:	d1e4      	bne.n	800b7ee <_Balloc+0x2e>
 800b824:	2000      	movs	r0, #0
 800b826:	bd70      	pop	{r4, r5, r6, pc}
 800b828:	6802      	ldr	r2, [r0, #0]
 800b82a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b82e:	2300      	movs	r3, #0
 800b830:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b834:	e7f7      	b.n	800b826 <_Balloc+0x66>
 800b836:	bf00      	nop
 800b838:	0800cdd6 	.word	0x0800cdd6
 800b83c:	0800cf40 	.word	0x0800cf40

0800b840 <_Bfree>:
 800b840:	b570      	push	{r4, r5, r6, lr}
 800b842:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b844:	4605      	mov	r5, r0
 800b846:	460c      	mov	r4, r1
 800b848:	b976      	cbnz	r6, 800b868 <_Bfree+0x28>
 800b84a:	2010      	movs	r0, #16
 800b84c:	f7ff ff9e 	bl	800b78c <malloc>
 800b850:	4602      	mov	r2, r0
 800b852:	6268      	str	r0, [r5, #36]	; 0x24
 800b854:	b920      	cbnz	r0, 800b860 <_Bfree+0x20>
 800b856:	4b09      	ldr	r3, [pc, #36]	; (800b87c <_Bfree+0x3c>)
 800b858:	4809      	ldr	r0, [pc, #36]	; (800b880 <_Bfree+0x40>)
 800b85a:	218a      	movs	r1, #138	; 0x8a
 800b85c:	f001 f868 	bl	800c930 <__assert_func>
 800b860:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b864:	6006      	str	r6, [r0, #0]
 800b866:	60c6      	str	r6, [r0, #12]
 800b868:	b13c      	cbz	r4, 800b87a <_Bfree+0x3a>
 800b86a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800b86c:	6862      	ldr	r2, [r4, #4]
 800b86e:	68db      	ldr	r3, [r3, #12]
 800b870:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b874:	6021      	str	r1, [r4, #0]
 800b876:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b87a:	bd70      	pop	{r4, r5, r6, pc}
 800b87c:	0800cdd6 	.word	0x0800cdd6
 800b880:	0800cf40 	.word	0x0800cf40

0800b884 <__multadd>:
 800b884:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b888:	690e      	ldr	r6, [r1, #16]
 800b88a:	4607      	mov	r7, r0
 800b88c:	4698      	mov	r8, r3
 800b88e:	460c      	mov	r4, r1
 800b890:	f101 0014 	add.w	r0, r1, #20
 800b894:	2300      	movs	r3, #0
 800b896:	6805      	ldr	r5, [r0, #0]
 800b898:	b2a9      	uxth	r1, r5
 800b89a:	fb02 8101 	mla	r1, r2, r1, r8
 800b89e:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800b8a2:	0c2d      	lsrs	r5, r5, #16
 800b8a4:	fb02 c505 	mla	r5, r2, r5, ip
 800b8a8:	b289      	uxth	r1, r1
 800b8aa:	3301      	adds	r3, #1
 800b8ac:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800b8b0:	429e      	cmp	r6, r3
 800b8b2:	f840 1b04 	str.w	r1, [r0], #4
 800b8b6:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800b8ba:	dcec      	bgt.n	800b896 <__multadd+0x12>
 800b8bc:	f1b8 0f00 	cmp.w	r8, #0
 800b8c0:	d022      	beq.n	800b908 <__multadd+0x84>
 800b8c2:	68a3      	ldr	r3, [r4, #8]
 800b8c4:	42b3      	cmp	r3, r6
 800b8c6:	dc19      	bgt.n	800b8fc <__multadd+0x78>
 800b8c8:	6861      	ldr	r1, [r4, #4]
 800b8ca:	4638      	mov	r0, r7
 800b8cc:	3101      	adds	r1, #1
 800b8ce:	f7ff ff77 	bl	800b7c0 <_Balloc>
 800b8d2:	4605      	mov	r5, r0
 800b8d4:	b928      	cbnz	r0, 800b8e2 <__multadd+0x5e>
 800b8d6:	4602      	mov	r2, r0
 800b8d8:	4b0d      	ldr	r3, [pc, #52]	; (800b910 <__multadd+0x8c>)
 800b8da:	480e      	ldr	r0, [pc, #56]	; (800b914 <__multadd+0x90>)
 800b8dc:	21b5      	movs	r1, #181	; 0xb5
 800b8de:	f001 f827 	bl	800c930 <__assert_func>
 800b8e2:	6922      	ldr	r2, [r4, #16]
 800b8e4:	3202      	adds	r2, #2
 800b8e6:	f104 010c 	add.w	r1, r4, #12
 800b8ea:	0092      	lsls	r2, r2, #2
 800b8ec:	300c      	adds	r0, #12
 800b8ee:	f7fc fc8b 	bl	8008208 <memcpy>
 800b8f2:	4621      	mov	r1, r4
 800b8f4:	4638      	mov	r0, r7
 800b8f6:	f7ff ffa3 	bl	800b840 <_Bfree>
 800b8fa:	462c      	mov	r4, r5
 800b8fc:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800b900:	3601      	adds	r6, #1
 800b902:	f8c3 8014 	str.w	r8, [r3, #20]
 800b906:	6126      	str	r6, [r4, #16]
 800b908:	4620      	mov	r0, r4
 800b90a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b90e:	bf00      	nop
 800b910:	0800ce4c 	.word	0x0800ce4c
 800b914:	0800cf40 	.word	0x0800cf40

0800b918 <__s2b>:
 800b918:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b91c:	460c      	mov	r4, r1
 800b91e:	4615      	mov	r5, r2
 800b920:	461f      	mov	r7, r3
 800b922:	2209      	movs	r2, #9
 800b924:	3308      	adds	r3, #8
 800b926:	4606      	mov	r6, r0
 800b928:	fb93 f3f2 	sdiv	r3, r3, r2
 800b92c:	2100      	movs	r1, #0
 800b92e:	2201      	movs	r2, #1
 800b930:	429a      	cmp	r2, r3
 800b932:	db09      	blt.n	800b948 <__s2b+0x30>
 800b934:	4630      	mov	r0, r6
 800b936:	f7ff ff43 	bl	800b7c0 <_Balloc>
 800b93a:	b940      	cbnz	r0, 800b94e <__s2b+0x36>
 800b93c:	4602      	mov	r2, r0
 800b93e:	4b19      	ldr	r3, [pc, #100]	; (800b9a4 <__s2b+0x8c>)
 800b940:	4819      	ldr	r0, [pc, #100]	; (800b9a8 <__s2b+0x90>)
 800b942:	21ce      	movs	r1, #206	; 0xce
 800b944:	f000 fff4 	bl	800c930 <__assert_func>
 800b948:	0052      	lsls	r2, r2, #1
 800b94a:	3101      	adds	r1, #1
 800b94c:	e7f0      	b.n	800b930 <__s2b+0x18>
 800b94e:	9b08      	ldr	r3, [sp, #32]
 800b950:	6143      	str	r3, [r0, #20]
 800b952:	2d09      	cmp	r5, #9
 800b954:	f04f 0301 	mov.w	r3, #1
 800b958:	6103      	str	r3, [r0, #16]
 800b95a:	dd16      	ble.n	800b98a <__s2b+0x72>
 800b95c:	f104 0909 	add.w	r9, r4, #9
 800b960:	46c8      	mov	r8, r9
 800b962:	442c      	add	r4, r5
 800b964:	f818 3b01 	ldrb.w	r3, [r8], #1
 800b968:	4601      	mov	r1, r0
 800b96a:	3b30      	subs	r3, #48	; 0x30
 800b96c:	220a      	movs	r2, #10
 800b96e:	4630      	mov	r0, r6
 800b970:	f7ff ff88 	bl	800b884 <__multadd>
 800b974:	45a0      	cmp	r8, r4
 800b976:	d1f5      	bne.n	800b964 <__s2b+0x4c>
 800b978:	f1a5 0408 	sub.w	r4, r5, #8
 800b97c:	444c      	add	r4, r9
 800b97e:	1b2d      	subs	r5, r5, r4
 800b980:	1963      	adds	r3, r4, r5
 800b982:	42bb      	cmp	r3, r7
 800b984:	db04      	blt.n	800b990 <__s2b+0x78>
 800b986:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b98a:	340a      	adds	r4, #10
 800b98c:	2509      	movs	r5, #9
 800b98e:	e7f6      	b.n	800b97e <__s2b+0x66>
 800b990:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b994:	4601      	mov	r1, r0
 800b996:	3b30      	subs	r3, #48	; 0x30
 800b998:	220a      	movs	r2, #10
 800b99a:	4630      	mov	r0, r6
 800b99c:	f7ff ff72 	bl	800b884 <__multadd>
 800b9a0:	e7ee      	b.n	800b980 <__s2b+0x68>
 800b9a2:	bf00      	nop
 800b9a4:	0800ce4c 	.word	0x0800ce4c
 800b9a8:	0800cf40 	.word	0x0800cf40

0800b9ac <__hi0bits>:
 800b9ac:	0c03      	lsrs	r3, r0, #16
 800b9ae:	041b      	lsls	r3, r3, #16
 800b9b0:	b9d3      	cbnz	r3, 800b9e8 <__hi0bits+0x3c>
 800b9b2:	0400      	lsls	r0, r0, #16
 800b9b4:	2310      	movs	r3, #16
 800b9b6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b9ba:	bf04      	itt	eq
 800b9bc:	0200      	lsleq	r0, r0, #8
 800b9be:	3308      	addeq	r3, #8
 800b9c0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b9c4:	bf04      	itt	eq
 800b9c6:	0100      	lsleq	r0, r0, #4
 800b9c8:	3304      	addeq	r3, #4
 800b9ca:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b9ce:	bf04      	itt	eq
 800b9d0:	0080      	lsleq	r0, r0, #2
 800b9d2:	3302      	addeq	r3, #2
 800b9d4:	2800      	cmp	r0, #0
 800b9d6:	db05      	blt.n	800b9e4 <__hi0bits+0x38>
 800b9d8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b9dc:	f103 0301 	add.w	r3, r3, #1
 800b9e0:	bf08      	it	eq
 800b9e2:	2320      	moveq	r3, #32
 800b9e4:	4618      	mov	r0, r3
 800b9e6:	4770      	bx	lr
 800b9e8:	2300      	movs	r3, #0
 800b9ea:	e7e4      	b.n	800b9b6 <__hi0bits+0xa>

0800b9ec <__lo0bits>:
 800b9ec:	6803      	ldr	r3, [r0, #0]
 800b9ee:	f013 0207 	ands.w	r2, r3, #7
 800b9f2:	4601      	mov	r1, r0
 800b9f4:	d00b      	beq.n	800ba0e <__lo0bits+0x22>
 800b9f6:	07da      	lsls	r2, r3, #31
 800b9f8:	d424      	bmi.n	800ba44 <__lo0bits+0x58>
 800b9fa:	0798      	lsls	r0, r3, #30
 800b9fc:	bf49      	itett	mi
 800b9fe:	085b      	lsrmi	r3, r3, #1
 800ba00:	089b      	lsrpl	r3, r3, #2
 800ba02:	2001      	movmi	r0, #1
 800ba04:	600b      	strmi	r3, [r1, #0]
 800ba06:	bf5c      	itt	pl
 800ba08:	600b      	strpl	r3, [r1, #0]
 800ba0a:	2002      	movpl	r0, #2
 800ba0c:	4770      	bx	lr
 800ba0e:	b298      	uxth	r0, r3
 800ba10:	b9b0      	cbnz	r0, 800ba40 <__lo0bits+0x54>
 800ba12:	0c1b      	lsrs	r3, r3, #16
 800ba14:	2010      	movs	r0, #16
 800ba16:	f013 0fff 	tst.w	r3, #255	; 0xff
 800ba1a:	bf04      	itt	eq
 800ba1c:	0a1b      	lsreq	r3, r3, #8
 800ba1e:	3008      	addeq	r0, #8
 800ba20:	071a      	lsls	r2, r3, #28
 800ba22:	bf04      	itt	eq
 800ba24:	091b      	lsreq	r3, r3, #4
 800ba26:	3004      	addeq	r0, #4
 800ba28:	079a      	lsls	r2, r3, #30
 800ba2a:	bf04      	itt	eq
 800ba2c:	089b      	lsreq	r3, r3, #2
 800ba2e:	3002      	addeq	r0, #2
 800ba30:	07da      	lsls	r2, r3, #31
 800ba32:	d403      	bmi.n	800ba3c <__lo0bits+0x50>
 800ba34:	085b      	lsrs	r3, r3, #1
 800ba36:	f100 0001 	add.w	r0, r0, #1
 800ba3a:	d005      	beq.n	800ba48 <__lo0bits+0x5c>
 800ba3c:	600b      	str	r3, [r1, #0]
 800ba3e:	4770      	bx	lr
 800ba40:	4610      	mov	r0, r2
 800ba42:	e7e8      	b.n	800ba16 <__lo0bits+0x2a>
 800ba44:	2000      	movs	r0, #0
 800ba46:	4770      	bx	lr
 800ba48:	2020      	movs	r0, #32
 800ba4a:	4770      	bx	lr

0800ba4c <__i2b>:
 800ba4c:	b510      	push	{r4, lr}
 800ba4e:	460c      	mov	r4, r1
 800ba50:	2101      	movs	r1, #1
 800ba52:	f7ff feb5 	bl	800b7c0 <_Balloc>
 800ba56:	4602      	mov	r2, r0
 800ba58:	b928      	cbnz	r0, 800ba66 <__i2b+0x1a>
 800ba5a:	4b05      	ldr	r3, [pc, #20]	; (800ba70 <__i2b+0x24>)
 800ba5c:	4805      	ldr	r0, [pc, #20]	; (800ba74 <__i2b+0x28>)
 800ba5e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800ba62:	f000 ff65 	bl	800c930 <__assert_func>
 800ba66:	2301      	movs	r3, #1
 800ba68:	6144      	str	r4, [r0, #20]
 800ba6a:	6103      	str	r3, [r0, #16]
 800ba6c:	bd10      	pop	{r4, pc}
 800ba6e:	bf00      	nop
 800ba70:	0800ce4c 	.word	0x0800ce4c
 800ba74:	0800cf40 	.word	0x0800cf40

0800ba78 <__multiply>:
 800ba78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba7c:	4614      	mov	r4, r2
 800ba7e:	690a      	ldr	r2, [r1, #16]
 800ba80:	6923      	ldr	r3, [r4, #16]
 800ba82:	429a      	cmp	r2, r3
 800ba84:	bfb8      	it	lt
 800ba86:	460b      	movlt	r3, r1
 800ba88:	460d      	mov	r5, r1
 800ba8a:	bfbc      	itt	lt
 800ba8c:	4625      	movlt	r5, r4
 800ba8e:	461c      	movlt	r4, r3
 800ba90:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800ba94:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800ba98:	68ab      	ldr	r3, [r5, #8]
 800ba9a:	6869      	ldr	r1, [r5, #4]
 800ba9c:	eb0a 0709 	add.w	r7, sl, r9
 800baa0:	42bb      	cmp	r3, r7
 800baa2:	b085      	sub	sp, #20
 800baa4:	bfb8      	it	lt
 800baa6:	3101      	addlt	r1, #1
 800baa8:	f7ff fe8a 	bl	800b7c0 <_Balloc>
 800baac:	b930      	cbnz	r0, 800babc <__multiply+0x44>
 800baae:	4602      	mov	r2, r0
 800bab0:	4b42      	ldr	r3, [pc, #264]	; (800bbbc <__multiply+0x144>)
 800bab2:	4843      	ldr	r0, [pc, #268]	; (800bbc0 <__multiply+0x148>)
 800bab4:	f240 115d 	movw	r1, #349	; 0x15d
 800bab8:	f000 ff3a 	bl	800c930 <__assert_func>
 800babc:	f100 0614 	add.w	r6, r0, #20
 800bac0:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800bac4:	4633      	mov	r3, r6
 800bac6:	2200      	movs	r2, #0
 800bac8:	4543      	cmp	r3, r8
 800baca:	d31e      	bcc.n	800bb0a <__multiply+0x92>
 800bacc:	f105 0c14 	add.w	ip, r5, #20
 800bad0:	f104 0314 	add.w	r3, r4, #20
 800bad4:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800bad8:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800badc:	9202      	str	r2, [sp, #8]
 800bade:	ebac 0205 	sub.w	r2, ip, r5
 800bae2:	3a15      	subs	r2, #21
 800bae4:	f022 0203 	bic.w	r2, r2, #3
 800bae8:	3204      	adds	r2, #4
 800baea:	f105 0115 	add.w	r1, r5, #21
 800baee:	458c      	cmp	ip, r1
 800baf0:	bf38      	it	cc
 800baf2:	2204      	movcc	r2, #4
 800baf4:	9201      	str	r2, [sp, #4]
 800baf6:	9a02      	ldr	r2, [sp, #8]
 800baf8:	9303      	str	r3, [sp, #12]
 800bafa:	429a      	cmp	r2, r3
 800bafc:	d808      	bhi.n	800bb10 <__multiply+0x98>
 800bafe:	2f00      	cmp	r7, #0
 800bb00:	dc55      	bgt.n	800bbae <__multiply+0x136>
 800bb02:	6107      	str	r7, [r0, #16]
 800bb04:	b005      	add	sp, #20
 800bb06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb0a:	f843 2b04 	str.w	r2, [r3], #4
 800bb0e:	e7db      	b.n	800bac8 <__multiply+0x50>
 800bb10:	f8b3 a000 	ldrh.w	sl, [r3]
 800bb14:	f1ba 0f00 	cmp.w	sl, #0
 800bb18:	d020      	beq.n	800bb5c <__multiply+0xe4>
 800bb1a:	f105 0e14 	add.w	lr, r5, #20
 800bb1e:	46b1      	mov	r9, r6
 800bb20:	2200      	movs	r2, #0
 800bb22:	f85e 4b04 	ldr.w	r4, [lr], #4
 800bb26:	f8d9 b000 	ldr.w	fp, [r9]
 800bb2a:	b2a1      	uxth	r1, r4
 800bb2c:	fa1f fb8b 	uxth.w	fp, fp
 800bb30:	fb0a b101 	mla	r1, sl, r1, fp
 800bb34:	4411      	add	r1, r2
 800bb36:	f8d9 2000 	ldr.w	r2, [r9]
 800bb3a:	0c24      	lsrs	r4, r4, #16
 800bb3c:	0c12      	lsrs	r2, r2, #16
 800bb3e:	fb0a 2404 	mla	r4, sl, r4, r2
 800bb42:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800bb46:	b289      	uxth	r1, r1
 800bb48:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800bb4c:	45f4      	cmp	ip, lr
 800bb4e:	f849 1b04 	str.w	r1, [r9], #4
 800bb52:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800bb56:	d8e4      	bhi.n	800bb22 <__multiply+0xaa>
 800bb58:	9901      	ldr	r1, [sp, #4]
 800bb5a:	5072      	str	r2, [r6, r1]
 800bb5c:	9a03      	ldr	r2, [sp, #12]
 800bb5e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800bb62:	3304      	adds	r3, #4
 800bb64:	f1b9 0f00 	cmp.w	r9, #0
 800bb68:	d01f      	beq.n	800bbaa <__multiply+0x132>
 800bb6a:	6834      	ldr	r4, [r6, #0]
 800bb6c:	f105 0114 	add.w	r1, r5, #20
 800bb70:	46b6      	mov	lr, r6
 800bb72:	f04f 0a00 	mov.w	sl, #0
 800bb76:	880a      	ldrh	r2, [r1, #0]
 800bb78:	f8be b002 	ldrh.w	fp, [lr, #2]
 800bb7c:	fb09 b202 	mla	r2, r9, r2, fp
 800bb80:	4492      	add	sl, r2
 800bb82:	b2a4      	uxth	r4, r4
 800bb84:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800bb88:	f84e 4b04 	str.w	r4, [lr], #4
 800bb8c:	f851 4b04 	ldr.w	r4, [r1], #4
 800bb90:	f8be 2000 	ldrh.w	r2, [lr]
 800bb94:	0c24      	lsrs	r4, r4, #16
 800bb96:	fb09 2404 	mla	r4, r9, r4, r2
 800bb9a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800bb9e:	458c      	cmp	ip, r1
 800bba0:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800bba4:	d8e7      	bhi.n	800bb76 <__multiply+0xfe>
 800bba6:	9a01      	ldr	r2, [sp, #4]
 800bba8:	50b4      	str	r4, [r6, r2]
 800bbaa:	3604      	adds	r6, #4
 800bbac:	e7a3      	b.n	800baf6 <__multiply+0x7e>
 800bbae:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800bbb2:	2b00      	cmp	r3, #0
 800bbb4:	d1a5      	bne.n	800bb02 <__multiply+0x8a>
 800bbb6:	3f01      	subs	r7, #1
 800bbb8:	e7a1      	b.n	800bafe <__multiply+0x86>
 800bbba:	bf00      	nop
 800bbbc:	0800ce4c 	.word	0x0800ce4c
 800bbc0:	0800cf40 	.word	0x0800cf40

0800bbc4 <__pow5mult>:
 800bbc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bbc8:	4615      	mov	r5, r2
 800bbca:	f012 0203 	ands.w	r2, r2, #3
 800bbce:	4606      	mov	r6, r0
 800bbd0:	460f      	mov	r7, r1
 800bbd2:	d007      	beq.n	800bbe4 <__pow5mult+0x20>
 800bbd4:	4c25      	ldr	r4, [pc, #148]	; (800bc6c <__pow5mult+0xa8>)
 800bbd6:	3a01      	subs	r2, #1
 800bbd8:	2300      	movs	r3, #0
 800bbda:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800bbde:	f7ff fe51 	bl	800b884 <__multadd>
 800bbe2:	4607      	mov	r7, r0
 800bbe4:	10ad      	asrs	r5, r5, #2
 800bbe6:	d03d      	beq.n	800bc64 <__pow5mult+0xa0>
 800bbe8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800bbea:	b97c      	cbnz	r4, 800bc0c <__pow5mult+0x48>
 800bbec:	2010      	movs	r0, #16
 800bbee:	f7ff fdcd 	bl	800b78c <malloc>
 800bbf2:	4602      	mov	r2, r0
 800bbf4:	6270      	str	r0, [r6, #36]	; 0x24
 800bbf6:	b928      	cbnz	r0, 800bc04 <__pow5mult+0x40>
 800bbf8:	4b1d      	ldr	r3, [pc, #116]	; (800bc70 <__pow5mult+0xac>)
 800bbfa:	481e      	ldr	r0, [pc, #120]	; (800bc74 <__pow5mult+0xb0>)
 800bbfc:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800bc00:	f000 fe96 	bl	800c930 <__assert_func>
 800bc04:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bc08:	6004      	str	r4, [r0, #0]
 800bc0a:	60c4      	str	r4, [r0, #12]
 800bc0c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800bc10:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800bc14:	b94c      	cbnz	r4, 800bc2a <__pow5mult+0x66>
 800bc16:	f240 2171 	movw	r1, #625	; 0x271
 800bc1a:	4630      	mov	r0, r6
 800bc1c:	f7ff ff16 	bl	800ba4c <__i2b>
 800bc20:	2300      	movs	r3, #0
 800bc22:	f8c8 0008 	str.w	r0, [r8, #8]
 800bc26:	4604      	mov	r4, r0
 800bc28:	6003      	str	r3, [r0, #0]
 800bc2a:	f04f 0900 	mov.w	r9, #0
 800bc2e:	07eb      	lsls	r3, r5, #31
 800bc30:	d50a      	bpl.n	800bc48 <__pow5mult+0x84>
 800bc32:	4639      	mov	r1, r7
 800bc34:	4622      	mov	r2, r4
 800bc36:	4630      	mov	r0, r6
 800bc38:	f7ff ff1e 	bl	800ba78 <__multiply>
 800bc3c:	4639      	mov	r1, r7
 800bc3e:	4680      	mov	r8, r0
 800bc40:	4630      	mov	r0, r6
 800bc42:	f7ff fdfd 	bl	800b840 <_Bfree>
 800bc46:	4647      	mov	r7, r8
 800bc48:	106d      	asrs	r5, r5, #1
 800bc4a:	d00b      	beq.n	800bc64 <__pow5mult+0xa0>
 800bc4c:	6820      	ldr	r0, [r4, #0]
 800bc4e:	b938      	cbnz	r0, 800bc60 <__pow5mult+0x9c>
 800bc50:	4622      	mov	r2, r4
 800bc52:	4621      	mov	r1, r4
 800bc54:	4630      	mov	r0, r6
 800bc56:	f7ff ff0f 	bl	800ba78 <__multiply>
 800bc5a:	6020      	str	r0, [r4, #0]
 800bc5c:	f8c0 9000 	str.w	r9, [r0]
 800bc60:	4604      	mov	r4, r0
 800bc62:	e7e4      	b.n	800bc2e <__pow5mult+0x6a>
 800bc64:	4638      	mov	r0, r7
 800bc66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bc6a:	bf00      	nop
 800bc6c:	0800d090 	.word	0x0800d090
 800bc70:	0800cdd6 	.word	0x0800cdd6
 800bc74:	0800cf40 	.word	0x0800cf40

0800bc78 <__lshift>:
 800bc78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bc7c:	460c      	mov	r4, r1
 800bc7e:	6849      	ldr	r1, [r1, #4]
 800bc80:	6923      	ldr	r3, [r4, #16]
 800bc82:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800bc86:	68a3      	ldr	r3, [r4, #8]
 800bc88:	4607      	mov	r7, r0
 800bc8a:	4691      	mov	r9, r2
 800bc8c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800bc90:	f108 0601 	add.w	r6, r8, #1
 800bc94:	42b3      	cmp	r3, r6
 800bc96:	db0b      	blt.n	800bcb0 <__lshift+0x38>
 800bc98:	4638      	mov	r0, r7
 800bc9a:	f7ff fd91 	bl	800b7c0 <_Balloc>
 800bc9e:	4605      	mov	r5, r0
 800bca0:	b948      	cbnz	r0, 800bcb6 <__lshift+0x3e>
 800bca2:	4602      	mov	r2, r0
 800bca4:	4b28      	ldr	r3, [pc, #160]	; (800bd48 <__lshift+0xd0>)
 800bca6:	4829      	ldr	r0, [pc, #164]	; (800bd4c <__lshift+0xd4>)
 800bca8:	f240 11d9 	movw	r1, #473	; 0x1d9
 800bcac:	f000 fe40 	bl	800c930 <__assert_func>
 800bcb0:	3101      	adds	r1, #1
 800bcb2:	005b      	lsls	r3, r3, #1
 800bcb4:	e7ee      	b.n	800bc94 <__lshift+0x1c>
 800bcb6:	2300      	movs	r3, #0
 800bcb8:	f100 0114 	add.w	r1, r0, #20
 800bcbc:	f100 0210 	add.w	r2, r0, #16
 800bcc0:	4618      	mov	r0, r3
 800bcc2:	4553      	cmp	r3, sl
 800bcc4:	db33      	blt.n	800bd2e <__lshift+0xb6>
 800bcc6:	6920      	ldr	r0, [r4, #16]
 800bcc8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800bccc:	f104 0314 	add.w	r3, r4, #20
 800bcd0:	f019 091f 	ands.w	r9, r9, #31
 800bcd4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bcd8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800bcdc:	d02b      	beq.n	800bd36 <__lshift+0xbe>
 800bcde:	f1c9 0e20 	rsb	lr, r9, #32
 800bce2:	468a      	mov	sl, r1
 800bce4:	2200      	movs	r2, #0
 800bce6:	6818      	ldr	r0, [r3, #0]
 800bce8:	fa00 f009 	lsl.w	r0, r0, r9
 800bcec:	4302      	orrs	r2, r0
 800bcee:	f84a 2b04 	str.w	r2, [sl], #4
 800bcf2:	f853 2b04 	ldr.w	r2, [r3], #4
 800bcf6:	459c      	cmp	ip, r3
 800bcf8:	fa22 f20e 	lsr.w	r2, r2, lr
 800bcfc:	d8f3      	bhi.n	800bce6 <__lshift+0x6e>
 800bcfe:	ebac 0304 	sub.w	r3, ip, r4
 800bd02:	3b15      	subs	r3, #21
 800bd04:	f023 0303 	bic.w	r3, r3, #3
 800bd08:	3304      	adds	r3, #4
 800bd0a:	f104 0015 	add.w	r0, r4, #21
 800bd0e:	4584      	cmp	ip, r0
 800bd10:	bf38      	it	cc
 800bd12:	2304      	movcc	r3, #4
 800bd14:	50ca      	str	r2, [r1, r3]
 800bd16:	b10a      	cbz	r2, 800bd1c <__lshift+0xa4>
 800bd18:	f108 0602 	add.w	r6, r8, #2
 800bd1c:	3e01      	subs	r6, #1
 800bd1e:	4638      	mov	r0, r7
 800bd20:	612e      	str	r6, [r5, #16]
 800bd22:	4621      	mov	r1, r4
 800bd24:	f7ff fd8c 	bl	800b840 <_Bfree>
 800bd28:	4628      	mov	r0, r5
 800bd2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bd2e:	f842 0f04 	str.w	r0, [r2, #4]!
 800bd32:	3301      	adds	r3, #1
 800bd34:	e7c5      	b.n	800bcc2 <__lshift+0x4a>
 800bd36:	3904      	subs	r1, #4
 800bd38:	f853 2b04 	ldr.w	r2, [r3], #4
 800bd3c:	f841 2f04 	str.w	r2, [r1, #4]!
 800bd40:	459c      	cmp	ip, r3
 800bd42:	d8f9      	bhi.n	800bd38 <__lshift+0xc0>
 800bd44:	e7ea      	b.n	800bd1c <__lshift+0xa4>
 800bd46:	bf00      	nop
 800bd48:	0800ce4c 	.word	0x0800ce4c
 800bd4c:	0800cf40 	.word	0x0800cf40

0800bd50 <__mcmp>:
 800bd50:	b530      	push	{r4, r5, lr}
 800bd52:	6902      	ldr	r2, [r0, #16]
 800bd54:	690c      	ldr	r4, [r1, #16]
 800bd56:	1b12      	subs	r2, r2, r4
 800bd58:	d10e      	bne.n	800bd78 <__mcmp+0x28>
 800bd5a:	f100 0314 	add.w	r3, r0, #20
 800bd5e:	3114      	adds	r1, #20
 800bd60:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800bd64:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800bd68:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800bd6c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800bd70:	42a5      	cmp	r5, r4
 800bd72:	d003      	beq.n	800bd7c <__mcmp+0x2c>
 800bd74:	d305      	bcc.n	800bd82 <__mcmp+0x32>
 800bd76:	2201      	movs	r2, #1
 800bd78:	4610      	mov	r0, r2
 800bd7a:	bd30      	pop	{r4, r5, pc}
 800bd7c:	4283      	cmp	r3, r0
 800bd7e:	d3f3      	bcc.n	800bd68 <__mcmp+0x18>
 800bd80:	e7fa      	b.n	800bd78 <__mcmp+0x28>
 800bd82:	f04f 32ff 	mov.w	r2, #4294967295
 800bd86:	e7f7      	b.n	800bd78 <__mcmp+0x28>

0800bd88 <__mdiff>:
 800bd88:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd8c:	460c      	mov	r4, r1
 800bd8e:	4606      	mov	r6, r0
 800bd90:	4611      	mov	r1, r2
 800bd92:	4620      	mov	r0, r4
 800bd94:	4617      	mov	r7, r2
 800bd96:	f7ff ffdb 	bl	800bd50 <__mcmp>
 800bd9a:	1e05      	subs	r5, r0, #0
 800bd9c:	d110      	bne.n	800bdc0 <__mdiff+0x38>
 800bd9e:	4629      	mov	r1, r5
 800bda0:	4630      	mov	r0, r6
 800bda2:	f7ff fd0d 	bl	800b7c0 <_Balloc>
 800bda6:	b930      	cbnz	r0, 800bdb6 <__mdiff+0x2e>
 800bda8:	4b39      	ldr	r3, [pc, #228]	; (800be90 <__mdiff+0x108>)
 800bdaa:	4602      	mov	r2, r0
 800bdac:	f240 2132 	movw	r1, #562	; 0x232
 800bdb0:	4838      	ldr	r0, [pc, #224]	; (800be94 <__mdiff+0x10c>)
 800bdb2:	f000 fdbd 	bl	800c930 <__assert_func>
 800bdb6:	2301      	movs	r3, #1
 800bdb8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800bdbc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bdc0:	bfa4      	itt	ge
 800bdc2:	463b      	movge	r3, r7
 800bdc4:	4627      	movge	r7, r4
 800bdc6:	4630      	mov	r0, r6
 800bdc8:	6879      	ldr	r1, [r7, #4]
 800bdca:	bfa6      	itte	ge
 800bdcc:	461c      	movge	r4, r3
 800bdce:	2500      	movge	r5, #0
 800bdd0:	2501      	movlt	r5, #1
 800bdd2:	f7ff fcf5 	bl	800b7c0 <_Balloc>
 800bdd6:	b920      	cbnz	r0, 800bde2 <__mdiff+0x5a>
 800bdd8:	4b2d      	ldr	r3, [pc, #180]	; (800be90 <__mdiff+0x108>)
 800bdda:	4602      	mov	r2, r0
 800bddc:	f44f 7110 	mov.w	r1, #576	; 0x240
 800bde0:	e7e6      	b.n	800bdb0 <__mdiff+0x28>
 800bde2:	693e      	ldr	r6, [r7, #16]
 800bde4:	60c5      	str	r5, [r0, #12]
 800bde6:	6925      	ldr	r5, [r4, #16]
 800bde8:	f107 0114 	add.w	r1, r7, #20
 800bdec:	f104 0914 	add.w	r9, r4, #20
 800bdf0:	f100 0e14 	add.w	lr, r0, #20
 800bdf4:	f107 0210 	add.w	r2, r7, #16
 800bdf8:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800bdfc:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800be00:	46f2      	mov	sl, lr
 800be02:	2700      	movs	r7, #0
 800be04:	f859 3b04 	ldr.w	r3, [r9], #4
 800be08:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800be0c:	fa1f f883 	uxth.w	r8, r3
 800be10:	fa17 f78b 	uxtah	r7, r7, fp
 800be14:	0c1b      	lsrs	r3, r3, #16
 800be16:	eba7 0808 	sub.w	r8, r7, r8
 800be1a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800be1e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800be22:	fa1f f888 	uxth.w	r8, r8
 800be26:	141f      	asrs	r7, r3, #16
 800be28:	454d      	cmp	r5, r9
 800be2a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800be2e:	f84a 3b04 	str.w	r3, [sl], #4
 800be32:	d8e7      	bhi.n	800be04 <__mdiff+0x7c>
 800be34:	1b2b      	subs	r3, r5, r4
 800be36:	3b15      	subs	r3, #21
 800be38:	f023 0303 	bic.w	r3, r3, #3
 800be3c:	3304      	adds	r3, #4
 800be3e:	3415      	adds	r4, #21
 800be40:	42a5      	cmp	r5, r4
 800be42:	bf38      	it	cc
 800be44:	2304      	movcc	r3, #4
 800be46:	4419      	add	r1, r3
 800be48:	4473      	add	r3, lr
 800be4a:	469e      	mov	lr, r3
 800be4c:	460d      	mov	r5, r1
 800be4e:	4565      	cmp	r5, ip
 800be50:	d30e      	bcc.n	800be70 <__mdiff+0xe8>
 800be52:	f10c 0203 	add.w	r2, ip, #3
 800be56:	1a52      	subs	r2, r2, r1
 800be58:	f022 0203 	bic.w	r2, r2, #3
 800be5c:	3903      	subs	r1, #3
 800be5e:	458c      	cmp	ip, r1
 800be60:	bf38      	it	cc
 800be62:	2200      	movcc	r2, #0
 800be64:	441a      	add	r2, r3
 800be66:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800be6a:	b17b      	cbz	r3, 800be8c <__mdiff+0x104>
 800be6c:	6106      	str	r6, [r0, #16]
 800be6e:	e7a5      	b.n	800bdbc <__mdiff+0x34>
 800be70:	f855 8b04 	ldr.w	r8, [r5], #4
 800be74:	fa17 f488 	uxtah	r4, r7, r8
 800be78:	1422      	asrs	r2, r4, #16
 800be7a:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800be7e:	b2a4      	uxth	r4, r4
 800be80:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800be84:	f84e 4b04 	str.w	r4, [lr], #4
 800be88:	1417      	asrs	r7, r2, #16
 800be8a:	e7e0      	b.n	800be4e <__mdiff+0xc6>
 800be8c:	3e01      	subs	r6, #1
 800be8e:	e7ea      	b.n	800be66 <__mdiff+0xde>
 800be90:	0800ce4c 	.word	0x0800ce4c
 800be94:	0800cf40 	.word	0x0800cf40

0800be98 <__ulp>:
 800be98:	b082      	sub	sp, #8
 800be9a:	ed8d 0b00 	vstr	d0, [sp]
 800be9e:	9b01      	ldr	r3, [sp, #4]
 800bea0:	4912      	ldr	r1, [pc, #72]	; (800beec <__ulp+0x54>)
 800bea2:	4019      	ands	r1, r3
 800bea4:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800bea8:	2900      	cmp	r1, #0
 800beaa:	dd05      	ble.n	800beb8 <__ulp+0x20>
 800beac:	2200      	movs	r2, #0
 800beae:	460b      	mov	r3, r1
 800beb0:	ec43 2b10 	vmov	d0, r2, r3
 800beb4:	b002      	add	sp, #8
 800beb6:	4770      	bx	lr
 800beb8:	4249      	negs	r1, r1
 800beba:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800bebe:	ea4f 5021 	mov.w	r0, r1, asr #20
 800bec2:	f04f 0200 	mov.w	r2, #0
 800bec6:	f04f 0300 	mov.w	r3, #0
 800beca:	da04      	bge.n	800bed6 <__ulp+0x3e>
 800becc:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800bed0:	fa41 f300 	asr.w	r3, r1, r0
 800bed4:	e7ec      	b.n	800beb0 <__ulp+0x18>
 800bed6:	f1a0 0114 	sub.w	r1, r0, #20
 800beda:	291e      	cmp	r1, #30
 800bedc:	bfda      	itte	le
 800bede:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800bee2:	fa20 f101 	lsrle.w	r1, r0, r1
 800bee6:	2101      	movgt	r1, #1
 800bee8:	460a      	mov	r2, r1
 800beea:	e7e1      	b.n	800beb0 <__ulp+0x18>
 800beec:	7ff00000 	.word	0x7ff00000

0800bef0 <__b2d>:
 800bef0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bef2:	6905      	ldr	r5, [r0, #16]
 800bef4:	f100 0714 	add.w	r7, r0, #20
 800bef8:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800befc:	1f2e      	subs	r6, r5, #4
 800befe:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800bf02:	4620      	mov	r0, r4
 800bf04:	f7ff fd52 	bl	800b9ac <__hi0bits>
 800bf08:	f1c0 0320 	rsb	r3, r0, #32
 800bf0c:	280a      	cmp	r0, #10
 800bf0e:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800bf8c <__b2d+0x9c>
 800bf12:	600b      	str	r3, [r1, #0]
 800bf14:	dc14      	bgt.n	800bf40 <__b2d+0x50>
 800bf16:	f1c0 0e0b 	rsb	lr, r0, #11
 800bf1a:	fa24 f10e 	lsr.w	r1, r4, lr
 800bf1e:	42b7      	cmp	r7, r6
 800bf20:	ea41 030c 	orr.w	r3, r1, ip
 800bf24:	bf34      	ite	cc
 800bf26:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800bf2a:	2100      	movcs	r1, #0
 800bf2c:	3015      	adds	r0, #21
 800bf2e:	fa04 f000 	lsl.w	r0, r4, r0
 800bf32:	fa21 f10e 	lsr.w	r1, r1, lr
 800bf36:	ea40 0201 	orr.w	r2, r0, r1
 800bf3a:	ec43 2b10 	vmov	d0, r2, r3
 800bf3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bf40:	42b7      	cmp	r7, r6
 800bf42:	bf3a      	itte	cc
 800bf44:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800bf48:	f1a5 0608 	subcc.w	r6, r5, #8
 800bf4c:	2100      	movcs	r1, #0
 800bf4e:	380b      	subs	r0, #11
 800bf50:	d017      	beq.n	800bf82 <__b2d+0x92>
 800bf52:	f1c0 0c20 	rsb	ip, r0, #32
 800bf56:	fa04 f500 	lsl.w	r5, r4, r0
 800bf5a:	42be      	cmp	r6, r7
 800bf5c:	fa21 f40c 	lsr.w	r4, r1, ip
 800bf60:	ea45 0504 	orr.w	r5, r5, r4
 800bf64:	bf8c      	ite	hi
 800bf66:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800bf6a:	2400      	movls	r4, #0
 800bf6c:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800bf70:	fa01 f000 	lsl.w	r0, r1, r0
 800bf74:	fa24 f40c 	lsr.w	r4, r4, ip
 800bf78:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800bf7c:	ea40 0204 	orr.w	r2, r0, r4
 800bf80:	e7db      	b.n	800bf3a <__b2d+0x4a>
 800bf82:	ea44 030c 	orr.w	r3, r4, ip
 800bf86:	460a      	mov	r2, r1
 800bf88:	e7d7      	b.n	800bf3a <__b2d+0x4a>
 800bf8a:	bf00      	nop
 800bf8c:	3ff00000 	.word	0x3ff00000

0800bf90 <__d2b>:
 800bf90:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800bf94:	4689      	mov	r9, r1
 800bf96:	2101      	movs	r1, #1
 800bf98:	ec57 6b10 	vmov	r6, r7, d0
 800bf9c:	4690      	mov	r8, r2
 800bf9e:	f7ff fc0f 	bl	800b7c0 <_Balloc>
 800bfa2:	4604      	mov	r4, r0
 800bfa4:	b930      	cbnz	r0, 800bfb4 <__d2b+0x24>
 800bfa6:	4602      	mov	r2, r0
 800bfa8:	4b25      	ldr	r3, [pc, #148]	; (800c040 <__d2b+0xb0>)
 800bfaa:	4826      	ldr	r0, [pc, #152]	; (800c044 <__d2b+0xb4>)
 800bfac:	f240 310a 	movw	r1, #778	; 0x30a
 800bfb0:	f000 fcbe 	bl	800c930 <__assert_func>
 800bfb4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800bfb8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800bfbc:	bb35      	cbnz	r5, 800c00c <__d2b+0x7c>
 800bfbe:	2e00      	cmp	r6, #0
 800bfc0:	9301      	str	r3, [sp, #4]
 800bfc2:	d028      	beq.n	800c016 <__d2b+0x86>
 800bfc4:	4668      	mov	r0, sp
 800bfc6:	9600      	str	r6, [sp, #0]
 800bfc8:	f7ff fd10 	bl	800b9ec <__lo0bits>
 800bfcc:	9900      	ldr	r1, [sp, #0]
 800bfce:	b300      	cbz	r0, 800c012 <__d2b+0x82>
 800bfd0:	9a01      	ldr	r2, [sp, #4]
 800bfd2:	f1c0 0320 	rsb	r3, r0, #32
 800bfd6:	fa02 f303 	lsl.w	r3, r2, r3
 800bfda:	430b      	orrs	r3, r1
 800bfdc:	40c2      	lsrs	r2, r0
 800bfde:	6163      	str	r3, [r4, #20]
 800bfe0:	9201      	str	r2, [sp, #4]
 800bfe2:	9b01      	ldr	r3, [sp, #4]
 800bfe4:	61a3      	str	r3, [r4, #24]
 800bfe6:	2b00      	cmp	r3, #0
 800bfe8:	bf14      	ite	ne
 800bfea:	2202      	movne	r2, #2
 800bfec:	2201      	moveq	r2, #1
 800bfee:	6122      	str	r2, [r4, #16]
 800bff0:	b1d5      	cbz	r5, 800c028 <__d2b+0x98>
 800bff2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800bff6:	4405      	add	r5, r0
 800bff8:	f8c9 5000 	str.w	r5, [r9]
 800bffc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c000:	f8c8 0000 	str.w	r0, [r8]
 800c004:	4620      	mov	r0, r4
 800c006:	b003      	add	sp, #12
 800c008:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c00c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c010:	e7d5      	b.n	800bfbe <__d2b+0x2e>
 800c012:	6161      	str	r1, [r4, #20]
 800c014:	e7e5      	b.n	800bfe2 <__d2b+0x52>
 800c016:	a801      	add	r0, sp, #4
 800c018:	f7ff fce8 	bl	800b9ec <__lo0bits>
 800c01c:	9b01      	ldr	r3, [sp, #4]
 800c01e:	6163      	str	r3, [r4, #20]
 800c020:	2201      	movs	r2, #1
 800c022:	6122      	str	r2, [r4, #16]
 800c024:	3020      	adds	r0, #32
 800c026:	e7e3      	b.n	800bff0 <__d2b+0x60>
 800c028:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c02c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c030:	f8c9 0000 	str.w	r0, [r9]
 800c034:	6918      	ldr	r0, [r3, #16]
 800c036:	f7ff fcb9 	bl	800b9ac <__hi0bits>
 800c03a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c03e:	e7df      	b.n	800c000 <__d2b+0x70>
 800c040:	0800ce4c 	.word	0x0800ce4c
 800c044:	0800cf40 	.word	0x0800cf40

0800c048 <__ratio>:
 800c048:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c04c:	4688      	mov	r8, r1
 800c04e:	4669      	mov	r1, sp
 800c050:	4681      	mov	r9, r0
 800c052:	f7ff ff4d 	bl	800bef0 <__b2d>
 800c056:	a901      	add	r1, sp, #4
 800c058:	4640      	mov	r0, r8
 800c05a:	ec55 4b10 	vmov	r4, r5, d0
 800c05e:	f7ff ff47 	bl	800bef0 <__b2d>
 800c062:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c066:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800c06a:	eba3 0c02 	sub.w	ip, r3, r2
 800c06e:	e9dd 3200 	ldrd	r3, r2, [sp]
 800c072:	1a9b      	subs	r3, r3, r2
 800c074:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800c078:	ec51 0b10 	vmov	r0, r1, d0
 800c07c:	2b00      	cmp	r3, #0
 800c07e:	bfd6      	itet	le
 800c080:	460a      	movle	r2, r1
 800c082:	462a      	movgt	r2, r5
 800c084:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800c088:	468b      	mov	fp, r1
 800c08a:	462f      	mov	r7, r5
 800c08c:	bfd4      	ite	le
 800c08e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800c092:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800c096:	4620      	mov	r0, r4
 800c098:	ee10 2a10 	vmov	r2, s0
 800c09c:	465b      	mov	r3, fp
 800c09e:	4639      	mov	r1, r7
 800c0a0:	f7f4 fbd4 	bl	800084c <__aeabi_ddiv>
 800c0a4:	ec41 0b10 	vmov	d0, r0, r1
 800c0a8:	b003      	add	sp, #12
 800c0aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c0ae <__copybits>:
 800c0ae:	3901      	subs	r1, #1
 800c0b0:	b570      	push	{r4, r5, r6, lr}
 800c0b2:	1149      	asrs	r1, r1, #5
 800c0b4:	6914      	ldr	r4, [r2, #16]
 800c0b6:	3101      	adds	r1, #1
 800c0b8:	f102 0314 	add.w	r3, r2, #20
 800c0bc:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c0c0:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c0c4:	1f05      	subs	r5, r0, #4
 800c0c6:	42a3      	cmp	r3, r4
 800c0c8:	d30c      	bcc.n	800c0e4 <__copybits+0x36>
 800c0ca:	1aa3      	subs	r3, r4, r2
 800c0cc:	3b11      	subs	r3, #17
 800c0ce:	f023 0303 	bic.w	r3, r3, #3
 800c0d2:	3211      	adds	r2, #17
 800c0d4:	42a2      	cmp	r2, r4
 800c0d6:	bf88      	it	hi
 800c0d8:	2300      	movhi	r3, #0
 800c0da:	4418      	add	r0, r3
 800c0dc:	2300      	movs	r3, #0
 800c0de:	4288      	cmp	r0, r1
 800c0e0:	d305      	bcc.n	800c0ee <__copybits+0x40>
 800c0e2:	bd70      	pop	{r4, r5, r6, pc}
 800c0e4:	f853 6b04 	ldr.w	r6, [r3], #4
 800c0e8:	f845 6f04 	str.w	r6, [r5, #4]!
 800c0ec:	e7eb      	b.n	800c0c6 <__copybits+0x18>
 800c0ee:	f840 3b04 	str.w	r3, [r0], #4
 800c0f2:	e7f4      	b.n	800c0de <__copybits+0x30>

0800c0f4 <__any_on>:
 800c0f4:	f100 0214 	add.w	r2, r0, #20
 800c0f8:	6900      	ldr	r0, [r0, #16]
 800c0fa:	114b      	asrs	r3, r1, #5
 800c0fc:	4298      	cmp	r0, r3
 800c0fe:	b510      	push	{r4, lr}
 800c100:	db11      	blt.n	800c126 <__any_on+0x32>
 800c102:	dd0a      	ble.n	800c11a <__any_on+0x26>
 800c104:	f011 011f 	ands.w	r1, r1, #31
 800c108:	d007      	beq.n	800c11a <__any_on+0x26>
 800c10a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800c10e:	fa24 f001 	lsr.w	r0, r4, r1
 800c112:	fa00 f101 	lsl.w	r1, r0, r1
 800c116:	428c      	cmp	r4, r1
 800c118:	d10b      	bne.n	800c132 <__any_on+0x3e>
 800c11a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c11e:	4293      	cmp	r3, r2
 800c120:	d803      	bhi.n	800c12a <__any_on+0x36>
 800c122:	2000      	movs	r0, #0
 800c124:	bd10      	pop	{r4, pc}
 800c126:	4603      	mov	r3, r0
 800c128:	e7f7      	b.n	800c11a <__any_on+0x26>
 800c12a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c12e:	2900      	cmp	r1, #0
 800c130:	d0f5      	beq.n	800c11e <__any_on+0x2a>
 800c132:	2001      	movs	r0, #1
 800c134:	e7f6      	b.n	800c124 <__any_on+0x30>

0800c136 <_calloc_r>:
 800c136:	b513      	push	{r0, r1, r4, lr}
 800c138:	434a      	muls	r2, r1
 800c13a:	4611      	mov	r1, r2
 800c13c:	9201      	str	r2, [sp, #4]
 800c13e:	f000 f859 	bl	800c1f4 <_malloc_r>
 800c142:	4604      	mov	r4, r0
 800c144:	b118      	cbz	r0, 800c14e <_calloc_r+0x18>
 800c146:	9a01      	ldr	r2, [sp, #4]
 800c148:	2100      	movs	r1, #0
 800c14a:	f7fc f86b 	bl	8008224 <memset>
 800c14e:	4620      	mov	r0, r4
 800c150:	b002      	add	sp, #8
 800c152:	bd10      	pop	{r4, pc}

0800c154 <_free_r>:
 800c154:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c156:	2900      	cmp	r1, #0
 800c158:	d048      	beq.n	800c1ec <_free_r+0x98>
 800c15a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c15e:	9001      	str	r0, [sp, #4]
 800c160:	2b00      	cmp	r3, #0
 800c162:	f1a1 0404 	sub.w	r4, r1, #4
 800c166:	bfb8      	it	lt
 800c168:	18e4      	addlt	r4, r4, r3
 800c16a:	f000 fc6f 	bl	800ca4c <__malloc_lock>
 800c16e:	4a20      	ldr	r2, [pc, #128]	; (800c1f0 <_free_r+0x9c>)
 800c170:	9801      	ldr	r0, [sp, #4]
 800c172:	6813      	ldr	r3, [r2, #0]
 800c174:	4615      	mov	r5, r2
 800c176:	b933      	cbnz	r3, 800c186 <_free_r+0x32>
 800c178:	6063      	str	r3, [r4, #4]
 800c17a:	6014      	str	r4, [r2, #0]
 800c17c:	b003      	add	sp, #12
 800c17e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c182:	f000 bc69 	b.w	800ca58 <__malloc_unlock>
 800c186:	42a3      	cmp	r3, r4
 800c188:	d90b      	bls.n	800c1a2 <_free_r+0x4e>
 800c18a:	6821      	ldr	r1, [r4, #0]
 800c18c:	1862      	adds	r2, r4, r1
 800c18e:	4293      	cmp	r3, r2
 800c190:	bf04      	itt	eq
 800c192:	681a      	ldreq	r2, [r3, #0]
 800c194:	685b      	ldreq	r3, [r3, #4]
 800c196:	6063      	str	r3, [r4, #4]
 800c198:	bf04      	itt	eq
 800c19a:	1852      	addeq	r2, r2, r1
 800c19c:	6022      	streq	r2, [r4, #0]
 800c19e:	602c      	str	r4, [r5, #0]
 800c1a0:	e7ec      	b.n	800c17c <_free_r+0x28>
 800c1a2:	461a      	mov	r2, r3
 800c1a4:	685b      	ldr	r3, [r3, #4]
 800c1a6:	b10b      	cbz	r3, 800c1ac <_free_r+0x58>
 800c1a8:	42a3      	cmp	r3, r4
 800c1aa:	d9fa      	bls.n	800c1a2 <_free_r+0x4e>
 800c1ac:	6811      	ldr	r1, [r2, #0]
 800c1ae:	1855      	adds	r5, r2, r1
 800c1b0:	42a5      	cmp	r5, r4
 800c1b2:	d10b      	bne.n	800c1cc <_free_r+0x78>
 800c1b4:	6824      	ldr	r4, [r4, #0]
 800c1b6:	4421      	add	r1, r4
 800c1b8:	1854      	adds	r4, r2, r1
 800c1ba:	42a3      	cmp	r3, r4
 800c1bc:	6011      	str	r1, [r2, #0]
 800c1be:	d1dd      	bne.n	800c17c <_free_r+0x28>
 800c1c0:	681c      	ldr	r4, [r3, #0]
 800c1c2:	685b      	ldr	r3, [r3, #4]
 800c1c4:	6053      	str	r3, [r2, #4]
 800c1c6:	4421      	add	r1, r4
 800c1c8:	6011      	str	r1, [r2, #0]
 800c1ca:	e7d7      	b.n	800c17c <_free_r+0x28>
 800c1cc:	d902      	bls.n	800c1d4 <_free_r+0x80>
 800c1ce:	230c      	movs	r3, #12
 800c1d0:	6003      	str	r3, [r0, #0]
 800c1d2:	e7d3      	b.n	800c17c <_free_r+0x28>
 800c1d4:	6825      	ldr	r5, [r4, #0]
 800c1d6:	1961      	adds	r1, r4, r5
 800c1d8:	428b      	cmp	r3, r1
 800c1da:	bf04      	itt	eq
 800c1dc:	6819      	ldreq	r1, [r3, #0]
 800c1de:	685b      	ldreq	r3, [r3, #4]
 800c1e0:	6063      	str	r3, [r4, #4]
 800c1e2:	bf04      	itt	eq
 800c1e4:	1949      	addeq	r1, r1, r5
 800c1e6:	6021      	streq	r1, [r4, #0]
 800c1e8:	6054      	str	r4, [r2, #4]
 800c1ea:	e7c7      	b.n	800c17c <_free_r+0x28>
 800c1ec:	b003      	add	sp, #12
 800c1ee:	bd30      	pop	{r4, r5, pc}
 800c1f0:	20000200 	.word	0x20000200

0800c1f4 <_malloc_r>:
 800c1f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c1f6:	1ccd      	adds	r5, r1, #3
 800c1f8:	f025 0503 	bic.w	r5, r5, #3
 800c1fc:	3508      	adds	r5, #8
 800c1fe:	2d0c      	cmp	r5, #12
 800c200:	bf38      	it	cc
 800c202:	250c      	movcc	r5, #12
 800c204:	2d00      	cmp	r5, #0
 800c206:	4606      	mov	r6, r0
 800c208:	db01      	blt.n	800c20e <_malloc_r+0x1a>
 800c20a:	42a9      	cmp	r1, r5
 800c20c:	d903      	bls.n	800c216 <_malloc_r+0x22>
 800c20e:	230c      	movs	r3, #12
 800c210:	6033      	str	r3, [r6, #0]
 800c212:	2000      	movs	r0, #0
 800c214:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c216:	f000 fc19 	bl	800ca4c <__malloc_lock>
 800c21a:	4921      	ldr	r1, [pc, #132]	; (800c2a0 <_malloc_r+0xac>)
 800c21c:	680a      	ldr	r2, [r1, #0]
 800c21e:	4614      	mov	r4, r2
 800c220:	b99c      	cbnz	r4, 800c24a <_malloc_r+0x56>
 800c222:	4f20      	ldr	r7, [pc, #128]	; (800c2a4 <_malloc_r+0xb0>)
 800c224:	683b      	ldr	r3, [r7, #0]
 800c226:	b923      	cbnz	r3, 800c232 <_malloc_r+0x3e>
 800c228:	4621      	mov	r1, r4
 800c22a:	4630      	mov	r0, r6
 800c22c:	f000 fafc 	bl	800c828 <_sbrk_r>
 800c230:	6038      	str	r0, [r7, #0]
 800c232:	4629      	mov	r1, r5
 800c234:	4630      	mov	r0, r6
 800c236:	f000 faf7 	bl	800c828 <_sbrk_r>
 800c23a:	1c43      	adds	r3, r0, #1
 800c23c:	d123      	bne.n	800c286 <_malloc_r+0x92>
 800c23e:	230c      	movs	r3, #12
 800c240:	6033      	str	r3, [r6, #0]
 800c242:	4630      	mov	r0, r6
 800c244:	f000 fc08 	bl	800ca58 <__malloc_unlock>
 800c248:	e7e3      	b.n	800c212 <_malloc_r+0x1e>
 800c24a:	6823      	ldr	r3, [r4, #0]
 800c24c:	1b5b      	subs	r3, r3, r5
 800c24e:	d417      	bmi.n	800c280 <_malloc_r+0x8c>
 800c250:	2b0b      	cmp	r3, #11
 800c252:	d903      	bls.n	800c25c <_malloc_r+0x68>
 800c254:	6023      	str	r3, [r4, #0]
 800c256:	441c      	add	r4, r3
 800c258:	6025      	str	r5, [r4, #0]
 800c25a:	e004      	b.n	800c266 <_malloc_r+0x72>
 800c25c:	6863      	ldr	r3, [r4, #4]
 800c25e:	42a2      	cmp	r2, r4
 800c260:	bf0c      	ite	eq
 800c262:	600b      	streq	r3, [r1, #0]
 800c264:	6053      	strne	r3, [r2, #4]
 800c266:	4630      	mov	r0, r6
 800c268:	f000 fbf6 	bl	800ca58 <__malloc_unlock>
 800c26c:	f104 000b 	add.w	r0, r4, #11
 800c270:	1d23      	adds	r3, r4, #4
 800c272:	f020 0007 	bic.w	r0, r0, #7
 800c276:	1ac2      	subs	r2, r0, r3
 800c278:	d0cc      	beq.n	800c214 <_malloc_r+0x20>
 800c27a:	1a1b      	subs	r3, r3, r0
 800c27c:	50a3      	str	r3, [r4, r2]
 800c27e:	e7c9      	b.n	800c214 <_malloc_r+0x20>
 800c280:	4622      	mov	r2, r4
 800c282:	6864      	ldr	r4, [r4, #4]
 800c284:	e7cc      	b.n	800c220 <_malloc_r+0x2c>
 800c286:	1cc4      	adds	r4, r0, #3
 800c288:	f024 0403 	bic.w	r4, r4, #3
 800c28c:	42a0      	cmp	r0, r4
 800c28e:	d0e3      	beq.n	800c258 <_malloc_r+0x64>
 800c290:	1a21      	subs	r1, r4, r0
 800c292:	4630      	mov	r0, r6
 800c294:	f000 fac8 	bl	800c828 <_sbrk_r>
 800c298:	3001      	adds	r0, #1
 800c29a:	d1dd      	bne.n	800c258 <_malloc_r+0x64>
 800c29c:	e7cf      	b.n	800c23e <_malloc_r+0x4a>
 800c29e:	bf00      	nop
 800c2a0:	20000200 	.word	0x20000200
 800c2a4:	20000204 	.word	0x20000204

0800c2a8 <__ssputs_r>:
 800c2a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c2ac:	688e      	ldr	r6, [r1, #8]
 800c2ae:	429e      	cmp	r6, r3
 800c2b0:	4682      	mov	sl, r0
 800c2b2:	460c      	mov	r4, r1
 800c2b4:	4690      	mov	r8, r2
 800c2b6:	461f      	mov	r7, r3
 800c2b8:	d838      	bhi.n	800c32c <__ssputs_r+0x84>
 800c2ba:	898a      	ldrh	r2, [r1, #12]
 800c2bc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c2c0:	d032      	beq.n	800c328 <__ssputs_r+0x80>
 800c2c2:	6825      	ldr	r5, [r4, #0]
 800c2c4:	6909      	ldr	r1, [r1, #16]
 800c2c6:	eba5 0901 	sub.w	r9, r5, r1
 800c2ca:	6965      	ldr	r5, [r4, #20]
 800c2cc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c2d0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c2d4:	3301      	adds	r3, #1
 800c2d6:	444b      	add	r3, r9
 800c2d8:	106d      	asrs	r5, r5, #1
 800c2da:	429d      	cmp	r5, r3
 800c2dc:	bf38      	it	cc
 800c2de:	461d      	movcc	r5, r3
 800c2e0:	0553      	lsls	r3, r2, #21
 800c2e2:	d531      	bpl.n	800c348 <__ssputs_r+0xa0>
 800c2e4:	4629      	mov	r1, r5
 800c2e6:	f7ff ff85 	bl	800c1f4 <_malloc_r>
 800c2ea:	4606      	mov	r6, r0
 800c2ec:	b950      	cbnz	r0, 800c304 <__ssputs_r+0x5c>
 800c2ee:	230c      	movs	r3, #12
 800c2f0:	f8ca 3000 	str.w	r3, [sl]
 800c2f4:	89a3      	ldrh	r3, [r4, #12]
 800c2f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c2fa:	81a3      	strh	r3, [r4, #12]
 800c2fc:	f04f 30ff 	mov.w	r0, #4294967295
 800c300:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c304:	6921      	ldr	r1, [r4, #16]
 800c306:	464a      	mov	r2, r9
 800c308:	f7fb ff7e 	bl	8008208 <memcpy>
 800c30c:	89a3      	ldrh	r3, [r4, #12]
 800c30e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c312:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c316:	81a3      	strh	r3, [r4, #12]
 800c318:	6126      	str	r6, [r4, #16]
 800c31a:	6165      	str	r5, [r4, #20]
 800c31c:	444e      	add	r6, r9
 800c31e:	eba5 0509 	sub.w	r5, r5, r9
 800c322:	6026      	str	r6, [r4, #0]
 800c324:	60a5      	str	r5, [r4, #8]
 800c326:	463e      	mov	r6, r7
 800c328:	42be      	cmp	r6, r7
 800c32a:	d900      	bls.n	800c32e <__ssputs_r+0x86>
 800c32c:	463e      	mov	r6, r7
 800c32e:	4632      	mov	r2, r6
 800c330:	6820      	ldr	r0, [r4, #0]
 800c332:	4641      	mov	r1, r8
 800c334:	f000 fb70 	bl	800ca18 <memmove>
 800c338:	68a3      	ldr	r3, [r4, #8]
 800c33a:	6822      	ldr	r2, [r4, #0]
 800c33c:	1b9b      	subs	r3, r3, r6
 800c33e:	4432      	add	r2, r6
 800c340:	60a3      	str	r3, [r4, #8]
 800c342:	6022      	str	r2, [r4, #0]
 800c344:	2000      	movs	r0, #0
 800c346:	e7db      	b.n	800c300 <__ssputs_r+0x58>
 800c348:	462a      	mov	r2, r5
 800c34a:	f000 fb8b 	bl	800ca64 <_realloc_r>
 800c34e:	4606      	mov	r6, r0
 800c350:	2800      	cmp	r0, #0
 800c352:	d1e1      	bne.n	800c318 <__ssputs_r+0x70>
 800c354:	6921      	ldr	r1, [r4, #16]
 800c356:	4650      	mov	r0, sl
 800c358:	f7ff fefc 	bl	800c154 <_free_r>
 800c35c:	e7c7      	b.n	800c2ee <__ssputs_r+0x46>
	...

0800c360 <_svfiprintf_r>:
 800c360:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c364:	4698      	mov	r8, r3
 800c366:	898b      	ldrh	r3, [r1, #12]
 800c368:	061b      	lsls	r3, r3, #24
 800c36a:	b09d      	sub	sp, #116	; 0x74
 800c36c:	4607      	mov	r7, r0
 800c36e:	460d      	mov	r5, r1
 800c370:	4614      	mov	r4, r2
 800c372:	d50e      	bpl.n	800c392 <_svfiprintf_r+0x32>
 800c374:	690b      	ldr	r3, [r1, #16]
 800c376:	b963      	cbnz	r3, 800c392 <_svfiprintf_r+0x32>
 800c378:	2140      	movs	r1, #64	; 0x40
 800c37a:	f7ff ff3b 	bl	800c1f4 <_malloc_r>
 800c37e:	6028      	str	r0, [r5, #0]
 800c380:	6128      	str	r0, [r5, #16]
 800c382:	b920      	cbnz	r0, 800c38e <_svfiprintf_r+0x2e>
 800c384:	230c      	movs	r3, #12
 800c386:	603b      	str	r3, [r7, #0]
 800c388:	f04f 30ff 	mov.w	r0, #4294967295
 800c38c:	e0d1      	b.n	800c532 <_svfiprintf_r+0x1d2>
 800c38e:	2340      	movs	r3, #64	; 0x40
 800c390:	616b      	str	r3, [r5, #20]
 800c392:	2300      	movs	r3, #0
 800c394:	9309      	str	r3, [sp, #36]	; 0x24
 800c396:	2320      	movs	r3, #32
 800c398:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c39c:	f8cd 800c 	str.w	r8, [sp, #12]
 800c3a0:	2330      	movs	r3, #48	; 0x30
 800c3a2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800c54c <_svfiprintf_r+0x1ec>
 800c3a6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c3aa:	f04f 0901 	mov.w	r9, #1
 800c3ae:	4623      	mov	r3, r4
 800c3b0:	469a      	mov	sl, r3
 800c3b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c3b6:	b10a      	cbz	r2, 800c3bc <_svfiprintf_r+0x5c>
 800c3b8:	2a25      	cmp	r2, #37	; 0x25
 800c3ba:	d1f9      	bne.n	800c3b0 <_svfiprintf_r+0x50>
 800c3bc:	ebba 0b04 	subs.w	fp, sl, r4
 800c3c0:	d00b      	beq.n	800c3da <_svfiprintf_r+0x7a>
 800c3c2:	465b      	mov	r3, fp
 800c3c4:	4622      	mov	r2, r4
 800c3c6:	4629      	mov	r1, r5
 800c3c8:	4638      	mov	r0, r7
 800c3ca:	f7ff ff6d 	bl	800c2a8 <__ssputs_r>
 800c3ce:	3001      	adds	r0, #1
 800c3d0:	f000 80aa 	beq.w	800c528 <_svfiprintf_r+0x1c8>
 800c3d4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c3d6:	445a      	add	r2, fp
 800c3d8:	9209      	str	r2, [sp, #36]	; 0x24
 800c3da:	f89a 3000 	ldrb.w	r3, [sl]
 800c3de:	2b00      	cmp	r3, #0
 800c3e0:	f000 80a2 	beq.w	800c528 <_svfiprintf_r+0x1c8>
 800c3e4:	2300      	movs	r3, #0
 800c3e6:	f04f 32ff 	mov.w	r2, #4294967295
 800c3ea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c3ee:	f10a 0a01 	add.w	sl, sl, #1
 800c3f2:	9304      	str	r3, [sp, #16]
 800c3f4:	9307      	str	r3, [sp, #28]
 800c3f6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c3fa:	931a      	str	r3, [sp, #104]	; 0x68
 800c3fc:	4654      	mov	r4, sl
 800c3fe:	2205      	movs	r2, #5
 800c400:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c404:	4851      	ldr	r0, [pc, #324]	; (800c54c <_svfiprintf_r+0x1ec>)
 800c406:	f7f3 feeb 	bl	80001e0 <memchr>
 800c40a:	9a04      	ldr	r2, [sp, #16]
 800c40c:	b9d8      	cbnz	r0, 800c446 <_svfiprintf_r+0xe6>
 800c40e:	06d0      	lsls	r0, r2, #27
 800c410:	bf44      	itt	mi
 800c412:	2320      	movmi	r3, #32
 800c414:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c418:	0711      	lsls	r1, r2, #28
 800c41a:	bf44      	itt	mi
 800c41c:	232b      	movmi	r3, #43	; 0x2b
 800c41e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c422:	f89a 3000 	ldrb.w	r3, [sl]
 800c426:	2b2a      	cmp	r3, #42	; 0x2a
 800c428:	d015      	beq.n	800c456 <_svfiprintf_r+0xf6>
 800c42a:	9a07      	ldr	r2, [sp, #28]
 800c42c:	4654      	mov	r4, sl
 800c42e:	2000      	movs	r0, #0
 800c430:	f04f 0c0a 	mov.w	ip, #10
 800c434:	4621      	mov	r1, r4
 800c436:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c43a:	3b30      	subs	r3, #48	; 0x30
 800c43c:	2b09      	cmp	r3, #9
 800c43e:	d94e      	bls.n	800c4de <_svfiprintf_r+0x17e>
 800c440:	b1b0      	cbz	r0, 800c470 <_svfiprintf_r+0x110>
 800c442:	9207      	str	r2, [sp, #28]
 800c444:	e014      	b.n	800c470 <_svfiprintf_r+0x110>
 800c446:	eba0 0308 	sub.w	r3, r0, r8
 800c44a:	fa09 f303 	lsl.w	r3, r9, r3
 800c44e:	4313      	orrs	r3, r2
 800c450:	9304      	str	r3, [sp, #16]
 800c452:	46a2      	mov	sl, r4
 800c454:	e7d2      	b.n	800c3fc <_svfiprintf_r+0x9c>
 800c456:	9b03      	ldr	r3, [sp, #12]
 800c458:	1d19      	adds	r1, r3, #4
 800c45a:	681b      	ldr	r3, [r3, #0]
 800c45c:	9103      	str	r1, [sp, #12]
 800c45e:	2b00      	cmp	r3, #0
 800c460:	bfbb      	ittet	lt
 800c462:	425b      	neglt	r3, r3
 800c464:	f042 0202 	orrlt.w	r2, r2, #2
 800c468:	9307      	strge	r3, [sp, #28]
 800c46a:	9307      	strlt	r3, [sp, #28]
 800c46c:	bfb8      	it	lt
 800c46e:	9204      	strlt	r2, [sp, #16]
 800c470:	7823      	ldrb	r3, [r4, #0]
 800c472:	2b2e      	cmp	r3, #46	; 0x2e
 800c474:	d10c      	bne.n	800c490 <_svfiprintf_r+0x130>
 800c476:	7863      	ldrb	r3, [r4, #1]
 800c478:	2b2a      	cmp	r3, #42	; 0x2a
 800c47a:	d135      	bne.n	800c4e8 <_svfiprintf_r+0x188>
 800c47c:	9b03      	ldr	r3, [sp, #12]
 800c47e:	1d1a      	adds	r2, r3, #4
 800c480:	681b      	ldr	r3, [r3, #0]
 800c482:	9203      	str	r2, [sp, #12]
 800c484:	2b00      	cmp	r3, #0
 800c486:	bfb8      	it	lt
 800c488:	f04f 33ff 	movlt.w	r3, #4294967295
 800c48c:	3402      	adds	r4, #2
 800c48e:	9305      	str	r3, [sp, #20]
 800c490:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800c55c <_svfiprintf_r+0x1fc>
 800c494:	7821      	ldrb	r1, [r4, #0]
 800c496:	2203      	movs	r2, #3
 800c498:	4650      	mov	r0, sl
 800c49a:	f7f3 fea1 	bl	80001e0 <memchr>
 800c49e:	b140      	cbz	r0, 800c4b2 <_svfiprintf_r+0x152>
 800c4a0:	2340      	movs	r3, #64	; 0x40
 800c4a2:	eba0 000a 	sub.w	r0, r0, sl
 800c4a6:	fa03 f000 	lsl.w	r0, r3, r0
 800c4aa:	9b04      	ldr	r3, [sp, #16]
 800c4ac:	4303      	orrs	r3, r0
 800c4ae:	3401      	adds	r4, #1
 800c4b0:	9304      	str	r3, [sp, #16]
 800c4b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c4b6:	4826      	ldr	r0, [pc, #152]	; (800c550 <_svfiprintf_r+0x1f0>)
 800c4b8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c4bc:	2206      	movs	r2, #6
 800c4be:	f7f3 fe8f 	bl	80001e0 <memchr>
 800c4c2:	2800      	cmp	r0, #0
 800c4c4:	d038      	beq.n	800c538 <_svfiprintf_r+0x1d8>
 800c4c6:	4b23      	ldr	r3, [pc, #140]	; (800c554 <_svfiprintf_r+0x1f4>)
 800c4c8:	bb1b      	cbnz	r3, 800c512 <_svfiprintf_r+0x1b2>
 800c4ca:	9b03      	ldr	r3, [sp, #12]
 800c4cc:	3307      	adds	r3, #7
 800c4ce:	f023 0307 	bic.w	r3, r3, #7
 800c4d2:	3308      	adds	r3, #8
 800c4d4:	9303      	str	r3, [sp, #12]
 800c4d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c4d8:	4433      	add	r3, r6
 800c4da:	9309      	str	r3, [sp, #36]	; 0x24
 800c4dc:	e767      	b.n	800c3ae <_svfiprintf_r+0x4e>
 800c4de:	fb0c 3202 	mla	r2, ip, r2, r3
 800c4e2:	460c      	mov	r4, r1
 800c4e4:	2001      	movs	r0, #1
 800c4e6:	e7a5      	b.n	800c434 <_svfiprintf_r+0xd4>
 800c4e8:	2300      	movs	r3, #0
 800c4ea:	3401      	adds	r4, #1
 800c4ec:	9305      	str	r3, [sp, #20]
 800c4ee:	4619      	mov	r1, r3
 800c4f0:	f04f 0c0a 	mov.w	ip, #10
 800c4f4:	4620      	mov	r0, r4
 800c4f6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c4fa:	3a30      	subs	r2, #48	; 0x30
 800c4fc:	2a09      	cmp	r2, #9
 800c4fe:	d903      	bls.n	800c508 <_svfiprintf_r+0x1a8>
 800c500:	2b00      	cmp	r3, #0
 800c502:	d0c5      	beq.n	800c490 <_svfiprintf_r+0x130>
 800c504:	9105      	str	r1, [sp, #20]
 800c506:	e7c3      	b.n	800c490 <_svfiprintf_r+0x130>
 800c508:	fb0c 2101 	mla	r1, ip, r1, r2
 800c50c:	4604      	mov	r4, r0
 800c50e:	2301      	movs	r3, #1
 800c510:	e7f0      	b.n	800c4f4 <_svfiprintf_r+0x194>
 800c512:	ab03      	add	r3, sp, #12
 800c514:	9300      	str	r3, [sp, #0]
 800c516:	462a      	mov	r2, r5
 800c518:	4b0f      	ldr	r3, [pc, #60]	; (800c558 <_svfiprintf_r+0x1f8>)
 800c51a:	a904      	add	r1, sp, #16
 800c51c:	4638      	mov	r0, r7
 800c51e:	f7fb ff29 	bl	8008374 <_printf_float>
 800c522:	1c42      	adds	r2, r0, #1
 800c524:	4606      	mov	r6, r0
 800c526:	d1d6      	bne.n	800c4d6 <_svfiprintf_r+0x176>
 800c528:	89ab      	ldrh	r3, [r5, #12]
 800c52a:	065b      	lsls	r3, r3, #25
 800c52c:	f53f af2c 	bmi.w	800c388 <_svfiprintf_r+0x28>
 800c530:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c532:	b01d      	add	sp, #116	; 0x74
 800c534:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c538:	ab03      	add	r3, sp, #12
 800c53a:	9300      	str	r3, [sp, #0]
 800c53c:	462a      	mov	r2, r5
 800c53e:	4b06      	ldr	r3, [pc, #24]	; (800c558 <_svfiprintf_r+0x1f8>)
 800c540:	a904      	add	r1, sp, #16
 800c542:	4638      	mov	r0, r7
 800c544:	f7fc f9ba 	bl	80088bc <_printf_i>
 800c548:	e7eb      	b.n	800c522 <_svfiprintf_r+0x1c2>
 800c54a:	bf00      	nop
 800c54c:	0800d09c 	.word	0x0800d09c
 800c550:	0800d0a6 	.word	0x0800d0a6
 800c554:	08008375 	.word	0x08008375
 800c558:	0800c2a9 	.word	0x0800c2a9
 800c55c:	0800d0a2 	.word	0x0800d0a2

0800c560 <__sfputc_r>:
 800c560:	6893      	ldr	r3, [r2, #8]
 800c562:	3b01      	subs	r3, #1
 800c564:	2b00      	cmp	r3, #0
 800c566:	b410      	push	{r4}
 800c568:	6093      	str	r3, [r2, #8]
 800c56a:	da08      	bge.n	800c57e <__sfputc_r+0x1e>
 800c56c:	6994      	ldr	r4, [r2, #24]
 800c56e:	42a3      	cmp	r3, r4
 800c570:	db01      	blt.n	800c576 <__sfputc_r+0x16>
 800c572:	290a      	cmp	r1, #10
 800c574:	d103      	bne.n	800c57e <__sfputc_r+0x1e>
 800c576:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c57a:	f7fd bc3b 	b.w	8009df4 <__swbuf_r>
 800c57e:	6813      	ldr	r3, [r2, #0]
 800c580:	1c58      	adds	r0, r3, #1
 800c582:	6010      	str	r0, [r2, #0]
 800c584:	7019      	strb	r1, [r3, #0]
 800c586:	4608      	mov	r0, r1
 800c588:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c58c:	4770      	bx	lr

0800c58e <__sfputs_r>:
 800c58e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c590:	4606      	mov	r6, r0
 800c592:	460f      	mov	r7, r1
 800c594:	4614      	mov	r4, r2
 800c596:	18d5      	adds	r5, r2, r3
 800c598:	42ac      	cmp	r4, r5
 800c59a:	d101      	bne.n	800c5a0 <__sfputs_r+0x12>
 800c59c:	2000      	movs	r0, #0
 800c59e:	e007      	b.n	800c5b0 <__sfputs_r+0x22>
 800c5a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c5a4:	463a      	mov	r2, r7
 800c5a6:	4630      	mov	r0, r6
 800c5a8:	f7ff ffda 	bl	800c560 <__sfputc_r>
 800c5ac:	1c43      	adds	r3, r0, #1
 800c5ae:	d1f3      	bne.n	800c598 <__sfputs_r+0xa>
 800c5b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c5b4 <_vfiprintf_r>:
 800c5b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c5b8:	460d      	mov	r5, r1
 800c5ba:	b09d      	sub	sp, #116	; 0x74
 800c5bc:	4614      	mov	r4, r2
 800c5be:	4698      	mov	r8, r3
 800c5c0:	4606      	mov	r6, r0
 800c5c2:	b118      	cbz	r0, 800c5cc <_vfiprintf_r+0x18>
 800c5c4:	6983      	ldr	r3, [r0, #24]
 800c5c6:	b90b      	cbnz	r3, 800c5cc <_vfiprintf_r+0x18>
 800c5c8:	f7fe fc68 	bl	800ae9c <__sinit>
 800c5cc:	4b89      	ldr	r3, [pc, #548]	; (800c7f4 <_vfiprintf_r+0x240>)
 800c5ce:	429d      	cmp	r5, r3
 800c5d0:	d11b      	bne.n	800c60a <_vfiprintf_r+0x56>
 800c5d2:	6875      	ldr	r5, [r6, #4]
 800c5d4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c5d6:	07d9      	lsls	r1, r3, #31
 800c5d8:	d405      	bmi.n	800c5e6 <_vfiprintf_r+0x32>
 800c5da:	89ab      	ldrh	r3, [r5, #12]
 800c5dc:	059a      	lsls	r2, r3, #22
 800c5de:	d402      	bmi.n	800c5e6 <_vfiprintf_r+0x32>
 800c5e0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c5e2:	f7ff f86c 	bl	800b6be <__retarget_lock_acquire_recursive>
 800c5e6:	89ab      	ldrh	r3, [r5, #12]
 800c5e8:	071b      	lsls	r3, r3, #28
 800c5ea:	d501      	bpl.n	800c5f0 <_vfiprintf_r+0x3c>
 800c5ec:	692b      	ldr	r3, [r5, #16]
 800c5ee:	b9eb      	cbnz	r3, 800c62c <_vfiprintf_r+0x78>
 800c5f0:	4629      	mov	r1, r5
 800c5f2:	4630      	mov	r0, r6
 800c5f4:	f7fd fc50 	bl	8009e98 <__swsetup_r>
 800c5f8:	b1c0      	cbz	r0, 800c62c <_vfiprintf_r+0x78>
 800c5fa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c5fc:	07dc      	lsls	r4, r3, #31
 800c5fe:	d50e      	bpl.n	800c61e <_vfiprintf_r+0x6a>
 800c600:	f04f 30ff 	mov.w	r0, #4294967295
 800c604:	b01d      	add	sp, #116	; 0x74
 800c606:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c60a:	4b7b      	ldr	r3, [pc, #492]	; (800c7f8 <_vfiprintf_r+0x244>)
 800c60c:	429d      	cmp	r5, r3
 800c60e:	d101      	bne.n	800c614 <_vfiprintf_r+0x60>
 800c610:	68b5      	ldr	r5, [r6, #8]
 800c612:	e7df      	b.n	800c5d4 <_vfiprintf_r+0x20>
 800c614:	4b79      	ldr	r3, [pc, #484]	; (800c7fc <_vfiprintf_r+0x248>)
 800c616:	429d      	cmp	r5, r3
 800c618:	bf08      	it	eq
 800c61a:	68f5      	ldreq	r5, [r6, #12]
 800c61c:	e7da      	b.n	800c5d4 <_vfiprintf_r+0x20>
 800c61e:	89ab      	ldrh	r3, [r5, #12]
 800c620:	0598      	lsls	r0, r3, #22
 800c622:	d4ed      	bmi.n	800c600 <_vfiprintf_r+0x4c>
 800c624:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c626:	f7ff f84b 	bl	800b6c0 <__retarget_lock_release_recursive>
 800c62a:	e7e9      	b.n	800c600 <_vfiprintf_r+0x4c>
 800c62c:	2300      	movs	r3, #0
 800c62e:	9309      	str	r3, [sp, #36]	; 0x24
 800c630:	2320      	movs	r3, #32
 800c632:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c636:	f8cd 800c 	str.w	r8, [sp, #12]
 800c63a:	2330      	movs	r3, #48	; 0x30
 800c63c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800c800 <_vfiprintf_r+0x24c>
 800c640:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c644:	f04f 0901 	mov.w	r9, #1
 800c648:	4623      	mov	r3, r4
 800c64a:	469a      	mov	sl, r3
 800c64c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c650:	b10a      	cbz	r2, 800c656 <_vfiprintf_r+0xa2>
 800c652:	2a25      	cmp	r2, #37	; 0x25
 800c654:	d1f9      	bne.n	800c64a <_vfiprintf_r+0x96>
 800c656:	ebba 0b04 	subs.w	fp, sl, r4
 800c65a:	d00b      	beq.n	800c674 <_vfiprintf_r+0xc0>
 800c65c:	465b      	mov	r3, fp
 800c65e:	4622      	mov	r2, r4
 800c660:	4629      	mov	r1, r5
 800c662:	4630      	mov	r0, r6
 800c664:	f7ff ff93 	bl	800c58e <__sfputs_r>
 800c668:	3001      	adds	r0, #1
 800c66a:	f000 80aa 	beq.w	800c7c2 <_vfiprintf_r+0x20e>
 800c66e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c670:	445a      	add	r2, fp
 800c672:	9209      	str	r2, [sp, #36]	; 0x24
 800c674:	f89a 3000 	ldrb.w	r3, [sl]
 800c678:	2b00      	cmp	r3, #0
 800c67a:	f000 80a2 	beq.w	800c7c2 <_vfiprintf_r+0x20e>
 800c67e:	2300      	movs	r3, #0
 800c680:	f04f 32ff 	mov.w	r2, #4294967295
 800c684:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c688:	f10a 0a01 	add.w	sl, sl, #1
 800c68c:	9304      	str	r3, [sp, #16]
 800c68e:	9307      	str	r3, [sp, #28]
 800c690:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c694:	931a      	str	r3, [sp, #104]	; 0x68
 800c696:	4654      	mov	r4, sl
 800c698:	2205      	movs	r2, #5
 800c69a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c69e:	4858      	ldr	r0, [pc, #352]	; (800c800 <_vfiprintf_r+0x24c>)
 800c6a0:	f7f3 fd9e 	bl	80001e0 <memchr>
 800c6a4:	9a04      	ldr	r2, [sp, #16]
 800c6a6:	b9d8      	cbnz	r0, 800c6e0 <_vfiprintf_r+0x12c>
 800c6a8:	06d1      	lsls	r1, r2, #27
 800c6aa:	bf44      	itt	mi
 800c6ac:	2320      	movmi	r3, #32
 800c6ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c6b2:	0713      	lsls	r3, r2, #28
 800c6b4:	bf44      	itt	mi
 800c6b6:	232b      	movmi	r3, #43	; 0x2b
 800c6b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c6bc:	f89a 3000 	ldrb.w	r3, [sl]
 800c6c0:	2b2a      	cmp	r3, #42	; 0x2a
 800c6c2:	d015      	beq.n	800c6f0 <_vfiprintf_r+0x13c>
 800c6c4:	9a07      	ldr	r2, [sp, #28]
 800c6c6:	4654      	mov	r4, sl
 800c6c8:	2000      	movs	r0, #0
 800c6ca:	f04f 0c0a 	mov.w	ip, #10
 800c6ce:	4621      	mov	r1, r4
 800c6d0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c6d4:	3b30      	subs	r3, #48	; 0x30
 800c6d6:	2b09      	cmp	r3, #9
 800c6d8:	d94e      	bls.n	800c778 <_vfiprintf_r+0x1c4>
 800c6da:	b1b0      	cbz	r0, 800c70a <_vfiprintf_r+0x156>
 800c6dc:	9207      	str	r2, [sp, #28]
 800c6de:	e014      	b.n	800c70a <_vfiprintf_r+0x156>
 800c6e0:	eba0 0308 	sub.w	r3, r0, r8
 800c6e4:	fa09 f303 	lsl.w	r3, r9, r3
 800c6e8:	4313      	orrs	r3, r2
 800c6ea:	9304      	str	r3, [sp, #16]
 800c6ec:	46a2      	mov	sl, r4
 800c6ee:	e7d2      	b.n	800c696 <_vfiprintf_r+0xe2>
 800c6f0:	9b03      	ldr	r3, [sp, #12]
 800c6f2:	1d19      	adds	r1, r3, #4
 800c6f4:	681b      	ldr	r3, [r3, #0]
 800c6f6:	9103      	str	r1, [sp, #12]
 800c6f8:	2b00      	cmp	r3, #0
 800c6fa:	bfbb      	ittet	lt
 800c6fc:	425b      	neglt	r3, r3
 800c6fe:	f042 0202 	orrlt.w	r2, r2, #2
 800c702:	9307      	strge	r3, [sp, #28]
 800c704:	9307      	strlt	r3, [sp, #28]
 800c706:	bfb8      	it	lt
 800c708:	9204      	strlt	r2, [sp, #16]
 800c70a:	7823      	ldrb	r3, [r4, #0]
 800c70c:	2b2e      	cmp	r3, #46	; 0x2e
 800c70e:	d10c      	bne.n	800c72a <_vfiprintf_r+0x176>
 800c710:	7863      	ldrb	r3, [r4, #1]
 800c712:	2b2a      	cmp	r3, #42	; 0x2a
 800c714:	d135      	bne.n	800c782 <_vfiprintf_r+0x1ce>
 800c716:	9b03      	ldr	r3, [sp, #12]
 800c718:	1d1a      	adds	r2, r3, #4
 800c71a:	681b      	ldr	r3, [r3, #0]
 800c71c:	9203      	str	r2, [sp, #12]
 800c71e:	2b00      	cmp	r3, #0
 800c720:	bfb8      	it	lt
 800c722:	f04f 33ff 	movlt.w	r3, #4294967295
 800c726:	3402      	adds	r4, #2
 800c728:	9305      	str	r3, [sp, #20]
 800c72a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800c810 <_vfiprintf_r+0x25c>
 800c72e:	7821      	ldrb	r1, [r4, #0]
 800c730:	2203      	movs	r2, #3
 800c732:	4650      	mov	r0, sl
 800c734:	f7f3 fd54 	bl	80001e0 <memchr>
 800c738:	b140      	cbz	r0, 800c74c <_vfiprintf_r+0x198>
 800c73a:	2340      	movs	r3, #64	; 0x40
 800c73c:	eba0 000a 	sub.w	r0, r0, sl
 800c740:	fa03 f000 	lsl.w	r0, r3, r0
 800c744:	9b04      	ldr	r3, [sp, #16]
 800c746:	4303      	orrs	r3, r0
 800c748:	3401      	adds	r4, #1
 800c74a:	9304      	str	r3, [sp, #16]
 800c74c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c750:	482c      	ldr	r0, [pc, #176]	; (800c804 <_vfiprintf_r+0x250>)
 800c752:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c756:	2206      	movs	r2, #6
 800c758:	f7f3 fd42 	bl	80001e0 <memchr>
 800c75c:	2800      	cmp	r0, #0
 800c75e:	d03f      	beq.n	800c7e0 <_vfiprintf_r+0x22c>
 800c760:	4b29      	ldr	r3, [pc, #164]	; (800c808 <_vfiprintf_r+0x254>)
 800c762:	bb1b      	cbnz	r3, 800c7ac <_vfiprintf_r+0x1f8>
 800c764:	9b03      	ldr	r3, [sp, #12]
 800c766:	3307      	adds	r3, #7
 800c768:	f023 0307 	bic.w	r3, r3, #7
 800c76c:	3308      	adds	r3, #8
 800c76e:	9303      	str	r3, [sp, #12]
 800c770:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c772:	443b      	add	r3, r7
 800c774:	9309      	str	r3, [sp, #36]	; 0x24
 800c776:	e767      	b.n	800c648 <_vfiprintf_r+0x94>
 800c778:	fb0c 3202 	mla	r2, ip, r2, r3
 800c77c:	460c      	mov	r4, r1
 800c77e:	2001      	movs	r0, #1
 800c780:	e7a5      	b.n	800c6ce <_vfiprintf_r+0x11a>
 800c782:	2300      	movs	r3, #0
 800c784:	3401      	adds	r4, #1
 800c786:	9305      	str	r3, [sp, #20]
 800c788:	4619      	mov	r1, r3
 800c78a:	f04f 0c0a 	mov.w	ip, #10
 800c78e:	4620      	mov	r0, r4
 800c790:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c794:	3a30      	subs	r2, #48	; 0x30
 800c796:	2a09      	cmp	r2, #9
 800c798:	d903      	bls.n	800c7a2 <_vfiprintf_r+0x1ee>
 800c79a:	2b00      	cmp	r3, #0
 800c79c:	d0c5      	beq.n	800c72a <_vfiprintf_r+0x176>
 800c79e:	9105      	str	r1, [sp, #20]
 800c7a0:	e7c3      	b.n	800c72a <_vfiprintf_r+0x176>
 800c7a2:	fb0c 2101 	mla	r1, ip, r1, r2
 800c7a6:	4604      	mov	r4, r0
 800c7a8:	2301      	movs	r3, #1
 800c7aa:	e7f0      	b.n	800c78e <_vfiprintf_r+0x1da>
 800c7ac:	ab03      	add	r3, sp, #12
 800c7ae:	9300      	str	r3, [sp, #0]
 800c7b0:	462a      	mov	r2, r5
 800c7b2:	4b16      	ldr	r3, [pc, #88]	; (800c80c <_vfiprintf_r+0x258>)
 800c7b4:	a904      	add	r1, sp, #16
 800c7b6:	4630      	mov	r0, r6
 800c7b8:	f7fb fddc 	bl	8008374 <_printf_float>
 800c7bc:	4607      	mov	r7, r0
 800c7be:	1c78      	adds	r0, r7, #1
 800c7c0:	d1d6      	bne.n	800c770 <_vfiprintf_r+0x1bc>
 800c7c2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c7c4:	07d9      	lsls	r1, r3, #31
 800c7c6:	d405      	bmi.n	800c7d4 <_vfiprintf_r+0x220>
 800c7c8:	89ab      	ldrh	r3, [r5, #12]
 800c7ca:	059a      	lsls	r2, r3, #22
 800c7cc:	d402      	bmi.n	800c7d4 <_vfiprintf_r+0x220>
 800c7ce:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c7d0:	f7fe ff76 	bl	800b6c0 <__retarget_lock_release_recursive>
 800c7d4:	89ab      	ldrh	r3, [r5, #12]
 800c7d6:	065b      	lsls	r3, r3, #25
 800c7d8:	f53f af12 	bmi.w	800c600 <_vfiprintf_r+0x4c>
 800c7dc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c7de:	e711      	b.n	800c604 <_vfiprintf_r+0x50>
 800c7e0:	ab03      	add	r3, sp, #12
 800c7e2:	9300      	str	r3, [sp, #0]
 800c7e4:	462a      	mov	r2, r5
 800c7e6:	4b09      	ldr	r3, [pc, #36]	; (800c80c <_vfiprintf_r+0x258>)
 800c7e8:	a904      	add	r1, sp, #16
 800c7ea:	4630      	mov	r0, r6
 800c7ec:	f7fc f866 	bl	80088bc <_printf_i>
 800c7f0:	e7e4      	b.n	800c7bc <_vfiprintf_r+0x208>
 800c7f2:	bf00      	nop
 800c7f4:	0800ce80 	.word	0x0800ce80
 800c7f8:	0800cea0 	.word	0x0800cea0
 800c7fc:	0800ce60 	.word	0x0800ce60
 800c800:	0800d09c 	.word	0x0800d09c
 800c804:	0800d0a6 	.word	0x0800d0a6
 800c808:	08008375 	.word	0x08008375
 800c80c:	0800c58f 	.word	0x0800c58f
 800c810:	0800d0a2 	.word	0x0800d0a2
 800c814:	00000000 	.word	0x00000000

0800c818 <nan>:
 800c818:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800c820 <nan+0x8>
 800c81c:	4770      	bx	lr
 800c81e:	bf00      	nop
 800c820:	00000000 	.word	0x00000000
 800c824:	7ff80000 	.word	0x7ff80000

0800c828 <_sbrk_r>:
 800c828:	b538      	push	{r3, r4, r5, lr}
 800c82a:	4d06      	ldr	r5, [pc, #24]	; (800c844 <_sbrk_r+0x1c>)
 800c82c:	2300      	movs	r3, #0
 800c82e:	4604      	mov	r4, r0
 800c830:	4608      	mov	r0, r1
 800c832:	602b      	str	r3, [r5, #0]
 800c834:	f7f6 fd28 	bl	8003288 <_sbrk>
 800c838:	1c43      	adds	r3, r0, #1
 800c83a:	d102      	bne.n	800c842 <_sbrk_r+0x1a>
 800c83c:	682b      	ldr	r3, [r5, #0]
 800c83e:	b103      	cbz	r3, 800c842 <_sbrk_r+0x1a>
 800c840:	6023      	str	r3, [r4, #0]
 800c842:	bd38      	pop	{r3, r4, r5, pc}
 800c844:	20000740 	.word	0x20000740

0800c848 <__sread>:
 800c848:	b510      	push	{r4, lr}
 800c84a:	460c      	mov	r4, r1
 800c84c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c850:	f000 f92e 	bl	800cab0 <_read_r>
 800c854:	2800      	cmp	r0, #0
 800c856:	bfab      	itete	ge
 800c858:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800c85a:	89a3      	ldrhlt	r3, [r4, #12]
 800c85c:	181b      	addge	r3, r3, r0
 800c85e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800c862:	bfac      	ite	ge
 800c864:	6563      	strge	r3, [r4, #84]	; 0x54
 800c866:	81a3      	strhlt	r3, [r4, #12]
 800c868:	bd10      	pop	{r4, pc}

0800c86a <__swrite>:
 800c86a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c86e:	461f      	mov	r7, r3
 800c870:	898b      	ldrh	r3, [r1, #12]
 800c872:	05db      	lsls	r3, r3, #23
 800c874:	4605      	mov	r5, r0
 800c876:	460c      	mov	r4, r1
 800c878:	4616      	mov	r6, r2
 800c87a:	d505      	bpl.n	800c888 <__swrite+0x1e>
 800c87c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c880:	2302      	movs	r3, #2
 800c882:	2200      	movs	r2, #0
 800c884:	f000 f8b6 	bl	800c9f4 <_lseek_r>
 800c888:	89a3      	ldrh	r3, [r4, #12]
 800c88a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c88e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c892:	81a3      	strh	r3, [r4, #12]
 800c894:	4632      	mov	r2, r6
 800c896:	463b      	mov	r3, r7
 800c898:	4628      	mov	r0, r5
 800c89a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c89e:	f000 b835 	b.w	800c90c <_write_r>

0800c8a2 <__sseek>:
 800c8a2:	b510      	push	{r4, lr}
 800c8a4:	460c      	mov	r4, r1
 800c8a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c8aa:	f000 f8a3 	bl	800c9f4 <_lseek_r>
 800c8ae:	1c43      	adds	r3, r0, #1
 800c8b0:	89a3      	ldrh	r3, [r4, #12]
 800c8b2:	bf15      	itete	ne
 800c8b4:	6560      	strne	r0, [r4, #84]	; 0x54
 800c8b6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800c8ba:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800c8be:	81a3      	strheq	r3, [r4, #12]
 800c8c0:	bf18      	it	ne
 800c8c2:	81a3      	strhne	r3, [r4, #12]
 800c8c4:	bd10      	pop	{r4, pc}

0800c8c6 <__sclose>:
 800c8c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c8ca:	f000 b84f 	b.w	800c96c <_close_r>

0800c8ce <strncmp>:
 800c8ce:	b510      	push	{r4, lr}
 800c8d0:	b16a      	cbz	r2, 800c8ee <strncmp+0x20>
 800c8d2:	3901      	subs	r1, #1
 800c8d4:	1884      	adds	r4, r0, r2
 800c8d6:	f810 3b01 	ldrb.w	r3, [r0], #1
 800c8da:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800c8de:	4293      	cmp	r3, r2
 800c8e0:	d103      	bne.n	800c8ea <strncmp+0x1c>
 800c8e2:	42a0      	cmp	r0, r4
 800c8e4:	d001      	beq.n	800c8ea <strncmp+0x1c>
 800c8e6:	2b00      	cmp	r3, #0
 800c8e8:	d1f5      	bne.n	800c8d6 <strncmp+0x8>
 800c8ea:	1a98      	subs	r0, r3, r2
 800c8ec:	bd10      	pop	{r4, pc}
 800c8ee:	4610      	mov	r0, r2
 800c8f0:	e7fc      	b.n	800c8ec <strncmp+0x1e>

0800c8f2 <__ascii_wctomb>:
 800c8f2:	b149      	cbz	r1, 800c908 <__ascii_wctomb+0x16>
 800c8f4:	2aff      	cmp	r2, #255	; 0xff
 800c8f6:	bf85      	ittet	hi
 800c8f8:	238a      	movhi	r3, #138	; 0x8a
 800c8fa:	6003      	strhi	r3, [r0, #0]
 800c8fc:	700a      	strbls	r2, [r1, #0]
 800c8fe:	f04f 30ff 	movhi.w	r0, #4294967295
 800c902:	bf98      	it	ls
 800c904:	2001      	movls	r0, #1
 800c906:	4770      	bx	lr
 800c908:	4608      	mov	r0, r1
 800c90a:	4770      	bx	lr

0800c90c <_write_r>:
 800c90c:	b538      	push	{r3, r4, r5, lr}
 800c90e:	4d07      	ldr	r5, [pc, #28]	; (800c92c <_write_r+0x20>)
 800c910:	4604      	mov	r4, r0
 800c912:	4608      	mov	r0, r1
 800c914:	4611      	mov	r1, r2
 800c916:	2200      	movs	r2, #0
 800c918:	602a      	str	r2, [r5, #0]
 800c91a:	461a      	mov	r2, r3
 800c91c:	f7f6 fc63 	bl	80031e6 <_write>
 800c920:	1c43      	adds	r3, r0, #1
 800c922:	d102      	bne.n	800c92a <_write_r+0x1e>
 800c924:	682b      	ldr	r3, [r5, #0]
 800c926:	b103      	cbz	r3, 800c92a <_write_r+0x1e>
 800c928:	6023      	str	r3, [r4, #0]
 800c92a:	bd38      	pop	{r3, r4, r5, pc}
 800c92c:	20000740 	.word	0x20000740

0800c930 <__assert_func>:
 800c930:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c932:	4614      	mov	r4, r2
 800c934:	461a      	mov	r2, r3
 800c936:	4b09      	ldr	r3, [pc, #36]	; (800c95c <__assert_func+0x2c>)
 800c938:	681b      	ldr	r3, [r3, #0]
 800c93a:	4605      	mov	r5, r0
 800c93c:	68d8      	ldr	r0, [r3, #12]
 800c93e:	b14c      	cbz	r4, 800c954 <__assert_func+0x24>
 800c940:	4b07      	ldr	r3, [pc, #28]	; (800c960 <__assert_func+0x30>)
 800c942:	9100      	str	r1, [sp, #0]
 800c944:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c948:	4906      	ldr	r1, [pc, #24]	; (800c964 <__assert_func+0x34>)
 800c94a:	462b      	mov	r3, r5
 800c94c:	f000 f81e 	bl	800c98c <fiprintf>
 800c950:	f000 f8c0 	bl	800cad4 <abort>
 800c954:	4b04      	ldr	r3, [pc, #16]	; (800c968 <__assert_func+0x38>)
 800c956:	461c      	mov	r4, r3
 800c958:	e7f3      	b.n	800c942 <__assert_func+0x12>
 800c95a:	bf00      	nop
 800c95c:	2000000c 	.word	0x2000000c
 800c960:	0800d0ad 	.word	0x0800d0ad
 800c964:	0800d0ba 	.word	0x0800d0ba
 800c968:	0800d0e8 	.word	0x0800d0e8

0800c96c <_close_r>:
 800c96c:	b538      	push	{r3, r4, r5, lr}
 800c96e:	4d06      	ldr	r5, [pc, #24]	; (800c988 <_close_r+0x1c>)
 800c970:	2300      	movs	r3, #0
 800c972:	4604      	mov	r4, r0
 800c974:	4608      	mov	r0, r1
 800c976:	602b      	str	r3, [r5, #0]
 800c978:	f7f6 fc51 	bl	800321e <_close>
 800c97c:	1c43      	adds	r3, r0, #1
 800c97e:	d102      	bne.n	800c986 <_close_r+0x1a>
 800c980:	682b      	ldr	r3, [r5, #0]
 800c982:	b103      	cbz	r3, 800c986 <_close_r+0x1a>
 800c984:	6023      	str	r3, [r4, #0]
 800c986:	bd38      	pop	{r3, r4, r5, pc}
 800c988:	20000740 	.word	0x20000740

0800c98c <fiprintf>:
 800c98c:	b40e      	push	{r1, r2, r3}
 800c98e:	b503      	push	{r0, r1, lr}
 800c990:	4601      	mov	r1, r0
 800c992:	ab03      	add	r3, sp, #12
 800c994:	4805      	ldr	r0, [pc, #20]	; (800c9ac <fiprintf+0x20>)
 800c996:	f853 2b04 	ldr.w	r2, [r3], #4
 800c99a:	6800      	ldr	r0, [r0, #0]
 800c99c:	9301      	str	r3, [sp, #4]
 800c99e:	f7ff fe09 	bl	800c5b4 <_vfiprintf_r>
 800c9a2:	b002      	add	sp, #8
 800c9a4:	f85d eb04 	ldr.w	lr, [sp], #4
 800c9a8:	b003      	add	sp, #12
 800c9aa:	4770      	bx	lr
 800c9ac:	2000000c 	.word	0x2000000c

0800c9b0 <_fstat_r>:
 800c9b0:	b538      	push	{r3, r4, r5, lr}
 800c9b2:	4d07      	ldr	r5, [pc, #28]	; (800c9d0 <_fstat_r+0x20>)
 800c9b4:	2300      	movs	r3, #0
 800c9b6:	4604      	mov	r4, r0
 800c9b8:	4608      	mov	r0, r1
 800c9ba:	4611      	mov	r1, r2
 800c9bc:	602b      	str	r3, [r5, #0]
 800c9be:	f7f6 fc3a 	bl	8003236 <_fstat>
 800c9c2:	1c43      	adds	r3, r0, #1
 800c9c4:	d102      	bne.n	800c9cc <_fstat_r+0x1c>
 800c9c6:	682b      	ldr	r3, [r5, #0]
 800c9c8:	b103      	cbz	r3, 800c9cc <_fstat_r+0x1c>
 800c9ca:	6023      	str	r3, [r4, #0]
 800c9cc:	bd38      	pop	{r3, r4, r5, pc}
 800c9ce:	bf00      	nop
 800c9d0:	20000740 	.word	0x20000740

0800c9d4 <_isatty_r>:
 800c9d4:	b538      	push	{r3, r4, r5, lr}
 800c9d6:	4d06      	ldr	r5, [pc, #24]	; (800c9f0 <_isatty_r+0x1c>)
 800c9d8:	2300      	movs	r3, #0
 800c9da:	4604      	mov	r4, r0
 800c9dc:	4608      	mov	r0, r1
 800c9de:	602b      	str	r3, [r5, #0]
 800c9e0:	f7f6 fc39 	bl	8003256 <_isatty>
 800c9e4:	1c43      	adds	r3, r0, #1
 800c9e6:	d102      	bne.n	800c9ee <_isatty_r+0x1a>
 800c9e8:	682b      	ldr	r3, [r5, #0]
 800c9ea:	b103      	cbz	r3, 800c9ee <_isatty_r+0x1a>
 800c9ec:	6023      	str	r3, [r4, #0]
 800c9ee:	bd38      	pop	{r3, r4, r5, pc}
 800c9f0:	20000740 	.word	0x20000740

0800c9f4 <_lseek_r>:
 800c9f4:	b538      	push	{r3, r4, r5, lr}
 800c9f6:	4d07      	ldr	r5, [pc, #28]	; (800ca14 <_lseek_r+0x20>)
 800c9f8:	4604      	mov	r4, r0
 800c9fa:	4608      	mov	r0, r1
 800c9fc:	4611      	mov	r1, r2
 800c9fe:	2200      	movs	r2, #0
 800ca00:	602a      	str	r2, [r5, #0]
 800ca02:	461a      	mov	r2, r3
 800ca04:	f7f6 fc32 	bl	800326c <_lseek>
 800ca08:	1c43      	adds	r3, r0, #1
 800ca0a:	d102      	bne.n	800ca12 <_lseek_r+0x1e>
 800ca0c:	682b      	ldr	r3, [r5, #0]
 800ca0e:	b103      	cbz	r3, 800ca12 <_lseek_r+0x1e>
 800ca10:	6023      	str	r3, [r4, #0]
 800ca12:	bd38      	pop	{r3, r4, r5, pc}
 800ca14:	20000740 	.word	0x20000740

0800ca18 <memmove>:
 800ca18:	4288      	cmp	r0, r1
 800ca1a:	b510      	push	{r4, lr}
 800ca1c:	eb01 0402 	add.w	r4, r1, r2
 800ca20:	d902      	bls.n	800ca28 <memmove+0x10>
 800ca22:	4284      	cmp	r4, r0
 800ca24:	4623      	mov	r3, r4
 800ca26:	d807      	bhi.n	800ca38 <memmove+0x20>
 800ca28:	1e43      	subs	r3, r0, #1
 800ca2a:	42a1      	cmp	r1, r4
 800ca2c:	d008      	beq.n	800ca40 <memmove+0x28>
 800ca2e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ca32:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ca36:	e7f8      	b.n	800ca2a <memmove+0x12>
 800ca38:	4402      	add	r2, r0
 800ca3a:	4601      	mov	r1, r0
 800ca3c:	428a      	cmp	r2, r1
 800ca3e:	d100      	bne.n	800ca42 <memmove+0x2a>
 800ca40:	bd10      	pop	{r4, pc}
 800ca42:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ca46:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ca4a:	e7f7      	b.n	800ca3c <memmove+0x24>

0800ca4c <__malloc_lock>:
 800ca4c:	4801      	ldr	r0, [pc, #4]	; (800ca54 <__malloc_lock+0x8>)
 800ca4e:	f7fe be36 	b.w	800b6be <__retarget_lock_acquire_recursive>
 800ca52:	bf00      	nop
 800ca54:	20000738 	.word	0x20000738

0800ca58 <__malloc_unlock>:
 800ca58:	4801      	ldr	r0, [pc, #4]	; (800ca60 <__malloc_unlock+0x8>)
 800ca5a:	f7fe be31 	b.w	800b6c0 <__retarget_lock_release_recursive>
 800ca5e:	bf00      	nop
 800ca60:	20000738 	.word	0x20000738

0800ca64 <_realloc_r>:
 800ca64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca66:	4607      	mov	r7, r0
 800ca68:	4614      	mov	r4, r2
 800ca6a:	460e      	mov	r6, r1
 800ca6c:	b921      	cbnz	r1, 800ca78 <_realloc_r+0x14>
 800ca6e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800ca72:	4611      	mov	r1, r2
 800ca74:	f7ff bbbe 	b.w	800c1f4 <_malloc_r>
 800ca78:	b922      	cbnz	r2, 800ca84 <_realloc_r+0x20>
 800ca7a:	f7ff fb6b 	bl	800c154 <_free_r>
 800ca7e:	4625      	mov	r5, r4
 800ca80:	4628      	mov	r0, r5
 800ca82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ca84:	f000 f82d 	bl	800cae2 <_malloc_usable_size_r>
 800ca88:	42a0      	cmp	r0, r4
 800ca8a:	d20f      	bcs.n	800caac <_realloc_r+0x48>
 800ca8c:	4621      	mov	r1, r4
 800ca8e:	4638      	mov	r0, r7
 800ca90:	f7ff fbb0 	bl	800c1f4 <_malloc_r>
 800ca94:	4605      	mov	r5, r0
 800ca96:	2800      	cmp	r0, #0
 800ca98:	d0f2      	beq.n	800ca80 <_realloc_r+0x1c>
 800ca9a:	4631      	mov	r1, r6
 800ca9c:	4622      	mov	r2, r4
 800ca9e:	f7fb fbb3 	bl	8008208 <memcpy>
 800caa2:	4631      	mov	r1, r6
 800caa4:	4638      	mov	r0, r7
 800caa6:	f7ff fb55 	bl	800c154 <_free_r>
 800caaa:	e7e9      	b.n	800ca80 <_realloc_r+0x1c>
 800caac:	4635      	mov	r5, r6
 800caae:	e7e7      	b.n	800ca80 <_realloc_r+0x1c>

0800cab0 <_read_r>:
 800cab0:	b538      	push	{r3, r4, r5, lr}
 800cab2:	4d07      	ldr	r5, [pc, #28]	; (800cad0 <_read_r+0x20>)
 800cab4:	4604      	mov	r4, r0
 800cab6:	4608      	mov	r0, r1
 800cab8:	4611      	mov	r1, r2
 800caba:	2200      	movs	r2, #0
 800cabc:	602a      	str	r2, [r5, #0]
 800cabe:	461a      	mov	r2, r3
 800cac0:	f7f6 fb74 	bl	80031ac <_read>
 800cac4:	1c43      	adds	r3, r0, #1
 800cac6:	d102      	bne.n	800cace <_read_r+0x1e>
 800cac8:	682b      	ldr	r3, [r5, #0]
 800caca:	b103      	cbz	r3, 800cace <_read_r+0x1e>
 800cacc:	6023      	str	r3, [r4, #0]
 800cace:	bd38      	pop	{r3, r4, r5, pc}
 800cad0:	20000740 	.word	0x20000740

0800cad4 <abort>:
 800cad4:	b508      	push	{r3, lr}
 800cad6:	2006      	movs	r0, #6
 800cad8:	f000 f834 	bl	800cb44 <raise>
 800cadc:	2001      	movs	r0, #1
 800cade:	f7f6 fb5b 	bl	8003198 <_exit>

0800cae2 <_malloc_usable_size_r>:
 800cae2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cae6:	1f18      	subs	r0, r3, #4
 800cae8:	2b00      	cmp	r3, #0
 800caea:	bfbc      	itt	lt
 800caec:	580b      	ldrlt	r3, [r1, r0]
 800caee:	18c0      	addlt	r0, r0, r3
 800caf0:	4770      	bx	lr

0800caf2 <_raise_r>:
 800caf2:	291f      	cmp	r1, #31
 800caf4:	b538      	push	{r3, r4, r5, lr}
 800caf6:	4604      	mov	r4, r0
 800caf8:	460d      	mov	r5, r1
 800cafa:	d904      	bls.n	800cb06 <_raise_r+0x14>
 800cafc:	2316      	movs	r3, #22
 800cafe:	6003      	str	r3, [r0, #0]
 800cb00:	f04f 30ff 	mov.w	r0, #4294967295
 800cb04:	bd38      	pop	{r3, r4, r5, pc}
 800cb06:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800cb08:	b112      	cbz	r2, 800cb10 <_raise_r+0x1e>
 800cb0a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cb0e:	b94b      	cbnz	r3, 800cb24 <_raise_r+0x32>
 800cb10:	4620      	mov	r0, r4
 800cb12:	f000 f831 	bl	800cb78 <_getpid_r>
 800cb16:	462a      	mov	r2, r5
 800cb18:	4601      	mov	r1, r0
 800cb1a:	4620      	mov	r0, r4
 800cb1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cb20:	f000 b818 	b.w	800cb54 <_kill_r>
 800cb24:	2b01      	cmp	r3, #1
 800cb26:	d00a      	beq.n	800cb3e <_raise_r+0x4c>
 800cb28:	1c59      	adds	r1, r3, #1
 800cb2a:	d103      	bne.n	800cb34 <_raise_r+0x42>
 800cb2c:	2316      	movs	r3, #22
 800cb2e:	6003      	str	r3, [r0, #0]
 800cb30:	2001      	movs	r0, #1
 800cb32:	e7e7      	b.n	800cb04 <_raise_r+0x12>
 800cb34:	2400      	movs	r4, #0
 800cb36:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800cb3a:	4628      	mov	r0, r5
 800cb3c:	4798      	blx	r3
 800cb3e:	2000      	movs	r0, #0
 800cb40:	e7e0      	b.n	800cb04 <_raise_r+0x12>
	...

0800cb44 <raise>:
 800cb44:	4b02      	ldr	r3, [pc, #8]	; (800cb50 <raise+0xc>)
 800cb46:	4601      	mov	r1, r0
 800cb48:	6818      	ldr	r0, [r3, #0]
 800cb4a:	f7ff bfd2 	b.w	800caf2 <_raise_r>
 800cb4e:	bf00      	nop
 800cb50:	2000000c 	.word	0x2000000c

0800cb54 <_kill_r>:
 800cb54:	b538      	push	{r3, r4, r5, lr}
 800cb56:	4d07      	ldr	r5, [pc, #28]	; (800cb74 <_kill_r+0x20>)
 800cb58:	2300      	movs	r3, #0
 800cb5a:	4604      	mov	r4, r0
 800cb5c:	4608      	mov	r0, r1
 800cb5e:	4611      	mov	r1, r2
 800cb60:	602b      	str	r3, [r5, #0]
 800cb62:	f7f6 fb09 	bl	8003178 <_kill>
 800cb66:	1c43      	adds	r3, r0, #1
 800cb68:	d102      	bne.n	800cb70 <_kill_r+0x1c>
 800cb6a:	682b      	ldr	r3, [r5, #0]
 800cb6c:	b103      	cbz	r3, 800cb70 <_kill_r+0x1c>
 800cb6e:	6023      	str	r3, [r4, #0]
 800cb70:	bd38      	pop	{r3, r4, r5, pc}
 800cb72:	bf00      	nop
 800cb74:	20000740 	.word	0x20000740

0800cb78 <_getpid_r>:
 800cb78:	f7f6 baf6 	b.w	8003168 <_getpid>

0800cb7c <_init>:
 800cb7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb7e:	bf00      	nop
 800cb80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cb82:	bc08      	pop	{r3}
 800cb84:	469e      	mov	lr, r3
 800cb86:	4770      	bx	lr

0800cb88 <_fini>:
 800cb88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb8a:	bf00      	nop
 800cb8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cb8e:	bc08      	pop	{r3}
 800cb90:	469e      	mov	lr, r3
 800cb92:	4770      	bx	lr
