{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512839798773 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512839798773 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 09 15:16:38 2017 " "Processing started: Sat Dec 09 15:16:38 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512839798773 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512839798773 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipeline -c Pipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off pipeline -c Pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512839798774 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1512839799028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula_mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula_mips-rt1 " "Found design unit 1: ula_mips-rt1" {  } { { "ula_mips.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/ula_mips.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512839799436 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula_mips " "Found entity 1: ula_mips" {  } { { "ula_mips.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/ula_mips.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512839799436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512839799436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-somador_arq " "Found design unit 1: somador-somador_arq" {  } { { "somador.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/somador.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512839799439 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/somador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512839799439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512839799439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-behavioral " "Found design unit 1: pc-behavioral" {  } { { "pc.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/pc.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512839799441 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/pc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512839799441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512839799441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bregmips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bregmips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bregmips-breg_arch " "Found design unit 1: bregmips-breg_arch" {  } { { "bregmips.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/bregmips.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512839799444 ""} { "Info" "ISGN_ENTITY_NAME" "1 bregmips " "Found entity 1: bregmips" {  } { { "bregmips.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/bregmips.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512839799444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512839799444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipeline.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pipeline-behavior " "Found design unit 1: Pipeline-behavior" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512839799448 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pipeline " "Found entity 1: Pipeline" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512839799448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512839799448 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mux.vhd " "Can't analyze file -- file mux.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1512839799452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file minst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 minst-SYN " "Found design unit 1: minst-SYN" {  } { { "minst.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/minst.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512839799455 ""} { "Info" "ISGN_ENTITY_NAME" "1 minst " "Found entity 1: minst" {  } { { "minst.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/minst.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512839799455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512839799455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdata.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mdata.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mdata-SYN " "Found design unit 1: mdata-SYN" {  } { { "mdata.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/mdata.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512839799458 ""} { "Info" "ISGN_ENTITY_NAME" "1 mdata " "Found entity 1: mdata" {  } { { "mdata.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/mdata.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512839799458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512839799458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle_ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controle_ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controle_ula-behav " "Found design unit 1: controle_ula-behav" {  } { { "controle_ula.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/controle_ula.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512839799460 ""} { "Info" "ISGN_ENTITY_NAME" "1 controle_ula " "Found entity 1: controle_ula" {  } { { "controle_ula.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/controle_ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512839799460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512839799460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controle-arq_controle " "Found design unit 1: controle-arq_controle" {  } { { "controle.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/controle.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512839799463 ""} { "Info" "ISGN_ENTITY_NAME" "1 controle " "Found entity 1: controle" {  } { { "controle.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/controle.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512839799463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512839799463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend-sign_extend_arch " "Found design unit 1: sign_extend-sign_extend_arch" {  } { { "sign_extend.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/sign_extend.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512839799466 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/sign_extend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512839799466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512839799466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id.vhd 2 1 " "Found 2 design units, including 1 entities, in source file if_id.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 if_id-behavioral " "Found design unit 1: if_id-behavioral" {  } { { "if_id.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/if_id.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512839799469 ""} { "Info" "ISGN_ENTITY_NAME" "1 if_id " "Found entity 1: if_id" {  } { { "if_id.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/if_id.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512839799469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512839799469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file id_ex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 id_ex-behavioral " "Found design unit 1: id_ex-behavioral" {  } { { "id_ex.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/id_ex.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512839799472 ""} { "Info" "ISGN_ENTITY_NAME" "1 id_ex " "Found entity 1: id_ex" {  } { { "id_ex.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/id_ex.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512839799472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512839799472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex_mem-behavioral " "Found design unit 1: ex_mem-behavioral" {  } { { "ex_mem.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/ex_mem.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512839799474 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex_mem " "Found entity 1: ex_mem" {  } { { "ex_mem.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/ex_mem.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512839799474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512839799474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_wb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_wb-behavioral " "Found design unit 1: mem_wb-behavioral" {  } { { "mem_wb.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/mem_wb.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512839799477 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_wb " "Found entity 1: mem_wb" {  } { { "mem_wb.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/mem_wb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512839799477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512839799477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversor_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversor_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversor_7seg-behavior " "Found design unit 1: conversor_7seg-behavior" {  } { { "conversor_7seg.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/conversor_7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512839799480 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversor_7seg " "Found entity 1: conversor_7seg" {  } { { "conversor_7seg.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/conversor_7seg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512839799480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512839799480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4-behavioral " "Found design unit 1: mux4-behavioral" {  } { { "mux4.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/mux4.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512839799483 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/mux4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512839799483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512839799483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-behavior " "Found design unit 1: comparador-behavior" {  } { { "comparador.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/comparador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512839799486 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/comparador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512839799486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512839799486 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Pipeline " "Elaborating entity \"Pipeline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1512839799530 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Saida_FPGA_7seg_0 Pipeline.vhd(11) " "VHDL Signal Declaration warning at Pipeline.vhd(11): used implicit default value for signal \"Saida_FPGA_7seg_0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Pipeline.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1512839799533 "|Pipeline"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Saida_FPGA_7seg_1 Pipeline.vhd(12) " "VHDL Signal Declaration warning at Pipeline.vhd(12): used implicit default value for signal \"Saida_FPGA_7seg_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Pipeline.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1512839799533 "|Pipeline"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Saida_FPGA_7seg_2 Pipeline.vhd(13) " "VHDL Signal Declaration warning at Pipeline.vhd(13): used implicit default value for signal \"Saida_FPGA_7seg_2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Pipeline.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1512839799533 "|Pipeline"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Saida_FPGA_7seg_3 Pipeline.vhd(14) " "VHDL Signal Declaration warning at Pipeline.vhd(14): used implicit default value for signal \"Saida_FPGA_7seg_3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Pipeline.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1512839799533 "|Pipeline"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Saida_FPGA_7seg_4 Pipeline.vhd(15) " "VHDL Signal Declaration warning at Pipeline.vhd(15): used implicit default value for signal \"Saida_FPGA_7seg_4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Pipeline.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1512839799533 "|Pipeline"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Saida_FPGA_7seg_5 Pipeline.vhd(16) " "VHDL Signal Declaration warning at Pipeline.vhd(16): used implicit default value for signal \"Saida_FPGA_7seg_5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Pipeline.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1512839799534 "|Pipeline"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Saida_FPGA_7seg_6 Pipeline.vhd(17) " "VHDL Signal Declaration warning at Pipeline.vhd(17): used implicit default value for signal \"Saida_FPGA_7seg_6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Pipeline.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1512839799534 "|Pipeline"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Saida_FPGA_7seg_7 Pipeline.vhd(18) " "VHDL Signal Declaration warning at Pipeline.vhd(18): used implicit default value for signal \"Saida_FPGA_7seg_7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Pipeline.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1512839799534 "|Pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "id_ctrl_alusrc Pipeline.vhd(216) " "Verilog HDL or VHDL warning at Pipeline.vhd(216): object \"id_ctrl_alusrc\" assigned a value but never read" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 216 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512839799534 "|Pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "id_ctrl_aluop Pipeline.vhd(220) " "Verilog HDL or VHDL warning at Pipeline.vhd(220): object \"id_ctrl_aluop\" assigned a value but never read" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 220 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512839799535 "|Pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "id_ctrl_regdst Pipeline.vhd(222) " "Verilog HDL or VHDL warning at Pipeline.vhd(222): object \"id_ctrl_regdst\" assigned a value but never read" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 222 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512839799535 "|Pipeline"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "id_ctrl_ex Pipeline.vhd(223) " "VHDL Signal Declaration warning at Pipeline.vhd(223): used explicit default value for signal \"id_ctrl_ex\" because signal was never assigned a value" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 223 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1512839799535 "|Pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "id_ctrl_regwrite Pipeline.vhd(226) " "Verilog HDL or VHDL warning at Pipeline.vhd(226): object \"id_ctrl_regwrite\" assigned a value but never read" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 226 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512839799535 "|Pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ex_reg_dst Pipeline.vhd(241) " "Verilog HDL or VHDL warning at Pipeline.vhd(241): object \"ex_reg_dst\" assigned a value but never read" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 241 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512839799535 "|Pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ex_rt Pipeline.vhd(248) " "Verilog HDL or VHDL warning at Pipeline.vhd(248): object \"ex_rt\" assigned a value but never read" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 248 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512839799536 "|Pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ex_rd Pipeline.vhd(249) " "Verilog HDL or VHDL warning at Pipeline.vhd(249): object \"ex_rd\" assigned a value but never read" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 249 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512839799536 "|Pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ex_ula_ovfl Pipeline.vhd(252) " "Verilog HDL or VHDL warning at Pipeline.vhd(252): object \"ex_ula_ovfl\" assigned a value but never read" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 252 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512839799536 "|Pipeline"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ex_mux_reg_dst Pipeline.vhd(256) " "VHDL Signal Declaration warning at Pipeline.vhd(256): used explicit default value for signal \"ex_mux_reg_dst\" because signal was never assigned a value" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 256 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1512839799536 "|Pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_read_mem Pipeline.vhd(262) " "Verilog HDL or VHDL warning at Pipeline.vhd(262): object \"mem_read_mem\" assigned a value but never read" {  } { { "Pipeline.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 262 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512839799536 "|Pipeline"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 mux4:mux4_if " "Elaborating entity \"mux4\" for hierarchy \"mux4:mux4_if\"" {  } { { "Pipeline.vhd" "mux4_if" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512839799594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pc_if " "Elaborating entity \"pc\" for hierarchy \"pc:pc_if\"" {  } { { "Pipeline.vhd" "pc_if" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512839799597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador somador:somador_if " "Elaborating entity \"somador\" for hierarchy \"somador:somador_if\"" {  } { { "Pipeline.vhd" "somador_if" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512839799599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minst minst:mi_if " "Elaborating entity \"minst\" for hierarchy \"minst:mi_if\"" {  } { { "Pipeline.vhd" "mi_if" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512839799601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram minst:mi_if\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"minst:mi_if\|altsyncram:altsyncram_component\"" {  } { { "minst.vhd" "altsyncram_component" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/minst.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512839799628 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "minst:mi_if\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"minst:mi_if\|altsyncram:altsyncram_component\"" {  } { { "minst.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/minst.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512839799630 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "minst:mi_if\|altsyncram:altsyncram_component " "Instantiated megafunction \"minst:mi_if\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512839799630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512839799630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file memInstrucoes.mif " "Parameter \"init_file\" = \"memInstrucoes.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512839799630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512839799630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512839799630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512839799630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512839799630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512839799630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512839799630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512839799630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512839799630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512839799630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512839799630 ""}  } { { "minst.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/minst.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512839799630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ht71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ht71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ht71 " "Found entity 1: altsyncram_ht71" {  } { { "db/altsyncram_ht71.tdf" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/db/altsyncram_ht71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512839799690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512839799690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ht71 minst:mi_if\|altsyncram:altsyncram_component\|altsyncram_ht71:auto_generated " "Elaborating entity \"altsyncram_ht71\" for hierarchy \"minst:mi_if\|altsyncram:altsyncram_component\|altsyncram_ht71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512839799692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_id if_id:reg_ifid " "Elaborating entity \"if_id\" for hierarchy \"if_id:reg_ifid\"" {  } { { "Pipeline.vhd" "reg_ifid" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512839799701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bregmips bregmips:breg_id " "Elaborating entity \"bregmips\" for hierarchy \"bregmips:breg_id\"" {  } { { "Pipeline.vhd" "breg_id" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512839799706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador comparador:comparador_id " "Elaborating entity \"comparador\" for hierarchy \"comparador:comparador_id\"" {  } { { "Pipeline.vhd" "comparador_id" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512839799710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle controle:controle_id " "Elaborating entity \"controle\" for hierarchy \"controle:controle_id\"" {  } { { "Pipeline.vhd" "controle_id" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512839799714 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Jump controle.vhd(42) " "VHDL Process Statement warning at controle.vhd(42): inferring latch(es) for signal or variable \"Jump\", which holds its previous value in one or more paths through the process" {  } { { "controle.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/controle.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1512839799716 "|Pipeline|controle:controle_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Jump controle.vhd(42) " "Inferred latch for \"Jump\" at controle.vhd(42)" {  } { { "controle.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/controle.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512839799716 "|Pipeline|controle:controle_id"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_ex id_ex:reg_idex " "Elaborating entity \"id_ex\" for hierarchy \"id_ex:reg_idex\"" {  } { { "Pipeline.vhd" "reg_idex" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512839799721 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2.vhd 2 1 " "Using design file mux2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-behavioral " "Found design unit 1: mux2-behavioral" {  } { { "mux2.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/mux2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512839799732 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/mux2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512839799732 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1512839799732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:mux2_ex_A " "Elaborating entity \"mux2\" for hierarchy \"mux2:mux2_ex_A\"" {  } { { "Pipeline.vhd" "mux2_ex_A" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512839799734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula_mips ula_mips:ula_ex " "Elaborating entity \"ula_mips\" for hierarchy \"ula_mips:ula_ex\"" {  } { { "Pipeline.vhd" "ula_ex" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512839799739 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode ula_mips.vhd(35) " "VHDL Process Statement warning at ula_mips.vhd(35): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula_mips.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/ula_mips.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512839799742 "|Pipeline|ula_mips:ula_ex"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_mem ex_mem:reg_exmem " "Elaborating entity \"ex_mem\" for hierarchy \"ex_mem:reg_exmem\"" {  } { { "Pipeline.vhd" "reg_exmem" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512839799744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mdata mdata:md_mem " "Elaborating entity \"mdata\" for hierarchy \"mdata:md_mem\"" {  } { { "Pipeline.vhd" "md_mem" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512839799773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mdata:md_mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mdata:md_mem\|altsyncram:altsyncram_component\"" {  } { { "mdata.vhd" "altsyncram_component" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/mdata.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512839799780 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mdata:md_mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mdata:md_mem\|altsyncram:altsyncram_component\"" {  } { { "mdata.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/mdata.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512839799782 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mdata:md_mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"mdata:md_mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512839799782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512839799782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file memDados.mif " "Parameter \"init_file\" = \"memDados.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512839799782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512839799782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512839799782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512839799782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512839799782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512839799782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512839799782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512839799782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512839799782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512839799782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512839799782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512839799782 ""}  } { { "mdata.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/mdata.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512839799782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gec1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gec1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gec1 " "Found entity 1: altsyncram_gec1" {  } { { "db/altsyncram_gec1.tdf" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/db/altsyncram_gec1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512839799846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512839799846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gec1 mdata:md_mem\|altsyncram:altsyncram_component\|altsyncram_gec1:auto_generated " "Elaborating entity \"altsyncram_gec1\" for hierarchy \"mdata:md_mem\|altsyncram:altsyncram_component\|altsyncram_gec1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512839799847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_wb mem_wb:reg_memwb " "Elaborating entity \"mem_wb\" for hierarchy \"mem_wb:reg_memwb\"" {  } { { "Pipeline.vhd" "reg_memwb" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512839799851 ""}
{ "Error" "EVRFX_VHDL_ERROR_INDEX_VALUE_IS_OUTSIDE_ARRAY_RANGE" "2 1 downto 0 in_wb mem_wb.vhd(32) " "VHDL error at mem_wb.vhd(32): index value 2 is outside the range (1 downto 0) of object \"in_wb\"" {  } { { "mem_wb.vhd" "" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/mem_wb.vhd" 32 0 0 } }  } 0 10385 "VHDL error at %4!s!: index value %1!s! is outside the range (%2!s!) of object \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512839799853 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "mem_wb:reg_memwb " "Can't elaborate user hierarchy \"mem_wb:reg_memwb\"" {  } { { "Pipeline.vhd" "reg_memwb" { Text "C:/Users/bruno/Documents/TrabFinal/pipeline/Pipeline.vhd" 478 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512839799854 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 24 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "522 " "Peak virtual memory: 522 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512839800014 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Dec 09 15:16:40 2017 " "Processing ended: Sat Dec 09 15:16:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512839800014 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512839800014 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512839800014 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512839800014 ""}
