[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2539034 heartbeat IPC: 3.939 cumulative IPC: 3.939 (Simulation time: 00 hr 00 min 15 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2539034 cumulative IPC: 3.939 (Simulation time: 00 hr 00 min 15 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2539034 cumulative IPC: 3.939 (Simulation time: 00 hr 00 min 15 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 9618864 heartbeat IPC: 1.412 cumulative IPC: 1.412 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 16840836 heartbeat IPC: 1.385 cumulative IPC: 1.398 (Simulation time: 00 hr 01 min 02 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 24047718 heartbeat IPC: 1.388 cumulative IPC: 1.395 (Simulation time: 00 hr 01 min 26 sec)
Heartbeat CPU 0 instructions: 50000003 cycles: 31407872 heartbeat IPC: 1.359 cumulative IPC: 1.386 (Simulation time: 00 hr 01 min 50 sec)
Simulation finished CPU 0 instructions: 50000000 cycles: 36345328 cumulative IPC: 1.376 (Simulation time: 00 hr 02 min 14 sec)
Simulation complete CPU 0 instructions: 50000000 cycles: 36345328 cumulative IPC: 1.376 (Simulation time: 00 hr 02 min 14 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs 644.nab_s-12459B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.376 instructions: 50000000 cycles: 36345328
CPU 0 Branch Prediction Accuracy: 90.93% MPKI: 12.97 Average ROB Occupancy at Mispredict: 41.44
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2759
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 12.69
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

cpu0->cpu0_STLB TOTAL        ACCESS:      11007 HIT:      10867 MISS:        140 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      11007 HIT:      10867 MISS:        140 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 273.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     332506 HIT:     157747 MISS:     174759 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     291458 HIT:     137398 MISS:     154060 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      16380 HIT:       4305 MISS:      12075 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      24539 HIT:      16008 MISS:       8531 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:        129 HIT:         36 MISS:         93 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 22.97 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:     132969 HIT:     132969 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:     132969 HIT:     132969 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13881769 HIT:   13395043 MISS:     486726 MSHR_MERGE:     178759
cpu0->cpu0_L1D LOAD         ACCESS:    8875653 HIT:    8523469 MISS:     352184 MSHR_MERGE:      60726
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5005976 HIT:    4871563 MISS:     134413 MSHR_MERGE:     118033
cpu0->cpu0_L1D TRANSLATION  ACCESS:        140 HIT:         11 MISS:        129 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 21.47 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:     113675 HIT:     113675 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:     113675 HIT:     113675 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13371061 HIT:   13356858 MISS:      14203 MSHR_MERGE:       3196
cpu0->cpu0_DTLB LOAD         ACCESS:   13371061 HIT:   13356858 MISS:      14203 MSHR_MERGE:       3196
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.486 cycles
cpu0->LLC TOTAL        ACCESS:     179412 HIT:     170168 MISS:       9244 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     154060 HIT:     152424 MISS:       1636 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      12075 HIT:       4501 MISS:       7574 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      13184 HIT:      13184 MISS:          0 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:         93 HIT:         59 MISS:         34 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 159.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2624
  ROW_BUFFER_MISS:       6620
  AVG DBUS CONGESTED CYCLE: 2.74
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0
  FULL:          0
Channel 0 REFRESHES ISSUED:       3029
