<module name="IPU2_UNICACHE_CFG" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CACHE_CONFIG" acronym="CACHE_CONFIG" offset="0x4" width="32" description="Configuration Register">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LOCK_MAIN" width="1" begin="4" end="4" resetval="1" description="Lock access to maintenance registers" range="" rwaccess="RW">
      <bitenum value="0" id="Locked" token="LOCK_MAIN_0" description="Locked"/>
      <bitenum value="1" id="Not_locked" token="LOCK_MAIN_1" description="Not locked"/>
    </bitfield>
    <bitfield id="LOCK_PORT" width="1" begin="3" end="3" resetval="1" description="Lock access to interface registers" range="" rwaccess="RW">
      <bitenum value="0" id="Locked" token="LOCK_PORT_0" description="Locked"/>
      <bitenum value="1" id="Not_locked" token="LOCK_PORT_1" description="Not locked"/>
    </bitfield>
    <bitfield id="LOCK_INT" width="1" begin="2" end="2" resetval="1" description="Lock access to interrupt registers" range="" rwaccess="RW">
      <bitenum value="0" id="Locked" token="LOCK_INT_0" description="Locked"/>
      <bitenum value="1" id="Not_locked" token="LOCK_INT_1" description="Not locked"/>
    </bitfield>
    <bitfield id="BYPASS" width="1" begin="1" end="1" resetval="0" description="Bypass cache" range="" rwaccess="RW">
      <bitenum value="0" id="Everything_is_non-cacheable." token="BYPASS_0" description="Everything is non-cacheable."/>
      <bitenum value="1" id="Everything_is_cacheable." token="BYPASS_1" description="Everything is cacheable."/>
    </bitfield>
    <bitfield id="CACHE_LOCK" width="1" begin="0" end="0" resetval="0" description="Unicache lock. Once this bit is set only debugger or hardware reset can clear." range="" rwaccess="RW">
      <bitenum value="0" id="No_effect" token="CACHE_LOCK_0" description="No effect"/>
      <bitenum value="1" id="Only_debug_accesses_allowed" token="CACHE_LOCK_1" description="Only debug accesses allowed"/>
    </bitfield>
  </register>
  <register id="CACHE_INT" acronym="CACHE_INT" offset="0x8" width="32" description="Interrupt Register">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x000000" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="PORT" width="4" begin="8" end="5" resetval="0x0" description="Slave interface number that has recorded an error" range="" rwaccess="RW W1toClr"/>
    <bitfield id="READ" width="1" begin="4" end="4" resetval="0" description="Interface read response error" range="" rwaccess="RW W1toClr"/>
    <bitfield id="WRITE" width="1" begin="3" end="3" resetval="0" description="Interface write response error" range="" rwaccess="RW W1toClr"/>
    <bitfield id="MAINT" width="1" begin="2" end="2" resetval="0" description="Maintenance is completed" range="" rwaccess="RW W1toClr"/>
    <bitfield id="PAGEFAULT" width="1" begin="1" end="1" resetval="0" description="Unicache MMU page fault" range="" rwaccess="RW W1toClr"/>
    <bitfield id="CONFIG" width="1" begin="0" end="0" resetval="0" description="Configuration error" range="" rwaccess="RW W1toClr"/>
  </register>
  <register id="CACHE_OCP" acronym="CACHE_OCP" offset="0xC" width="32" description="Interface Configuration Register">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0000000" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="CLEANBUF" width="1" begin="5" end="5" resetval="0" description="Clean write and prefetch buffers in cache" range="" rwaccess="RW">
      <bitenum value="0" id="Do_not_clean" token="CLEANBUF_0" description="Do not clean"/>
      <bitenum value="1" id="Clean" token="CLEANBUF_1" description="Clean"/>
    </bitfield>
    <bitfield id="PREFETCH" width="1" begin="4" end="4" resetval="0" description="Always prefetch data" range="" rwaccess="RW">
      <bitenum value="0" id="Follow_MMU_policies" token="PREFETCH_0" description="Follow MMU policies"/>
      <bitenum value="1" id="Always_prefetch" token="PREFETCH_1" description="Always prefetch"/>
    </bitfield>
    <bitfield id="CACHED" width="1" begin="3" end="3" resetval="1" description="Follow cacheable sideband signals" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CACHED_0" description="Reads always not allocated, writes write through if cached"/>
      <bitenum value="1" id="Slave_sideband_signals_determine_policy" token="CACHED_1" description="Slave sideband signals determine policy"/>
    </bitfield>
    <bitfield id="WRALLOCATE" width="1" begin="2" end="2" resetval="0" description="Follow write allocate sideband signals" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRALLOCATE_0" description="No writes are allocated independent to sideband"/>
      <bitenum value="1" id="Follow_sideband" token="WRALLOCATE_1" description="Follow sideband"/>
    </bitfield>
    <bitfield id="WRBUFFER" width="1" begin="1" end="1" resetval="0" description="Write throughs and write back no allocate are buffered" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRBUFFER_0" description="Write throughs and write back no allocated are not buffered"/>
      <bitenum value="1" id="1" token="WRBUFFER_1" description="Write throughs and write back no allocated are buffered"/>
    </bitfield>
    <bitfield id="WRAP" width="1" begin="0" end="0" resetval="0" description="OCP wrap mode (critical word first)" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="WRAP_0" description="Disabled"/>
      <bitenum value="1" id="Enabled" token="WRAP_1" description="Enabled"/>
    </bitfield>
  </register>
  <register id="CACHE_MAINT" acronym="CACHE_MAINT" offset="0x10" width="32" description="Maintenance Configuration Register">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0000000" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="INTERRUPT" width="1" begin="5" end="5" resetval="0" description="Generate interrupt when maintenance operation is complete" range="" rwaccess="RW">
      <bitenum value="0" id="Do_not_generate_interrupt" token="INTERRUPT_0" description="Do not generate interrupt"/>
      <bitenum value="1" id="Generate_interrupt" token="INTERRUPT_1" description="Generate interrupt"/>
    </bitfield>
    <bitfield id="INVALIDATE" width="1" begin="4" end="4" resetval="0" description="Invalidate lines in region defined by maintenance start/end addresses" range="" rwaccess="RW">
      <bitenum value="0" id="Do_nothing" token="INVALIDATE_0" description="Do nothing"/>
      <bitenum value="1" id="Invalidate" token="INVALIDATE_1" description="Invalidate"/>
    </bitfield>
    <bitfield id="CLEAN" width="1" begin="3" end="3" resetval="0" description="Evict dirty lines in region defined by maintenance start/end addresses" range="" rwaccess="RW">
      <bitenum value="0" id="Do_nothing" token="CLEAN_0" description="Do nothing"/>
      <bitenum value="1" id="Clean" token="CLEAN_1" description="Clean"/>
    </bitfield>
    <bitfield id="UNLOCK" width="1" begin="2" end="2" resetval="0" description="Unlock region defined by maintenance start/end addresses" range="" rwaccess="RW">
      <bitenum value="0" id="Do_nothing" token="UNLOCK_0" description="Do nothing"/>
      <bitenum value="1" id="Unlock" token="UNLOCK_1" description="Unlock"/>
    </bitfield>
    <bitfield id="LOCK" width="1" begin="1" end="1" resetval="0" description="Lock region defined by maintenance start/end addresses" range="" rwaccess="RW">
      <bitenum value="0" id="Do_nothing" token="LOCK_0" description="Do nothing"/>
      <bitenum value="1" id="Lock" token="LOCK_1" description="Lock"/>
    </bitfield>
    <bitfield id="PRELOAD" width="1" begin="0" end="0" resetval="0" description="Preload region defined by maintenance start/end addresses" range="" rwaccess="RW">
      <bitenum value="0" id="Do_nothing" token="PRELOAD_0" description="Do nothing"/>
      <bitenum value="1" id="Preload" token="PRELOAD_1" description="Preload"/>
    </bitfield>
  </register>
  <register id="CACHE_MTSTART" acronym="CACHE_MTSTART" offset="0x14" width="32" description="Maintenance Start Configuration Register">
    <bitfield id="START_ADDR" width="32" begin="31" end="0" resetval="0x0000 0000" description="Start address of maintenance operations, reset to 0x0000 0000 when finished" range="" rwaccess="RW"/>
  </register>
  <register id="CACHE_MTEND" acronym="CACHE_MTEND" offset="0x18" width="32" description="Maintenance End Configuration Register">
    <bitfield id="END_ADDR" width="32" begin="31" end="0" resetval="0x0000 0000" description="End address of maintenance operations, reset to 0x0000 0000 when finished" range="" rwaccess="RW"/>
  </register>
  <register id="CACHE_CTADDR" acronym="CACHE_CTADDR" offset="0x1C" width="32" description="Cache Test Address Register">
    <bitfield id="ADDRESS" width="32" begin="31" end="0" resetval="0x0000 0000" description="Address of cache visibility when readCACHE_CTDATA register, autoincrements" range="" rwaccess="RW"/>
  </register>
  <register id="CACHE_CTDATA" acronym="CACHE_CTDATA" offset="0x20" width="32" description="Cache Test Data Register">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0000 0000" description="Cache data at address ofCACHE_CTADDR register, CACHE_CTADDR autoincrements each time CACHE_CTDATA is read" range="" rwaccess="RW"/>
  </register>
</module>
