{
  "module_name": "gcc-msm8998.c",
  "hash_id": "2c375c9febab6ac1cf1d3234201435db615f568fa1529356daa8f6f49fdde716",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/qcom/gcc-msm8998.c",
  "human_readable_source": "\n \n\n#include <linux/kernel.h>\n#include <linux/bitops.h>\n#include <linux/err.h>\n#include <linux/platform_device.h>\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/clk-provider.h>\n#include <linux/regmap.h>\n#include <linux/reset-controller.h>\n\n#include <dt-bindings/clock/qcom,gcc-msm8998.h>\n\n#include \"common.h\"\n#include \"clk-regmap.h\"\n#include \"clk-alpha-pll.h\"\n#include \"clk-pll.h\"\n#include \"clk-rcg.h\"\n#include \"clk-branch.h\"\n#include \"reset.h\"\n#include \"gdsc.h\"\n\n#define GCC_MMSS_MISC\t0x0902C\n#define GCC_GPU_MISC\t0x71028\n\nstatic struct pll_vco fabia_vco[] = {\n\t{ 250000000, 2000000000, 0 },\n\t{ 125000000, 1000000000, 1 },\n};\n\nstatic struct clk_alpha_pll gpll0 = {\n\t.offset = 0x0,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],\n\t.vco_table = fabia_vco,\n\t.num_vco = ARRAY_SIZE(fabia_vco),\n\t.clkr = {\n\t\t.enable_reg = 0x52000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpll0\",\n\t\t\t.parent_data = (const struct clk_parent_data []) {\n\t\t\t\t{ .fw_name = \"xo\" },\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_fixed_fabia_ops,\n\t\t}\n\t},\n};\n\nstatic struct clk_alpha_pll_postdiv gpll0_out_even = {\n\t.offset = 0x0,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll0_out_even\",\n\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t&gpll0.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_fabia_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll_postdiv gpll0_out_main = {\n\t.offset = 0x0,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll0_out_main\",\n\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t&gpll0.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_fabia_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll_postdiv gpll0_out_odd = {\n\t.offset = 0x0,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll0_out_odd\",\n\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t&gpll0.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_fabia_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll_postdiv gpll0_out_test = {\n\t.offset = 0x0,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll0_out_test\",\n\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t&gpll0.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_fabia_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll gpll1 = {\n\t.offset = 0x1000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],\n\t.vco_table = fabia_vco,\n\t.num_vco = ARRAY_SIZE(fabia_vco),\n\t.clkr = {\n\t\t.enable_reg = 0x52000,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpll1\",\n\t\t\t.parent_data = (const struct clk_parent_data []) {\n\t\t\t\t{ .fw_name = \"xo\" },\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_fixed_fabia_ops,\n\t\t}\n\t},\n};\n\nstatic struct clk_alpha_pll_postdiv gpll1_out_even = {\n\t.offset = 0x1000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll1_out_even\",\n\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t&gpll1.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_fabia_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll_postdiv gpll1_out_main = {\n\t.offset = 0x1000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll1_out_main\",\n\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t&gpll1.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_fabia_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll_postdiv gpll1_out_odd = {\n\t.offset = 0x1000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll1_out_odd\",\n\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t&gpll1.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_fabia_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll_postdiv gpll1_out_test = {\n\t.offset = 0x1000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll1_out_test\",\n\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t&gpll1.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_fabia_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll gpll2 = {\n\t.offset = 0x2000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],\n\t.vco_table = fabia_vco,\n\t.num_vco = ARRAY_SIZE(fabia_vco),\n\t.clkr = {\n\t\t.enable_reg = 0x52000,\n\t\t.enable_mask = BIT(2),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpll2\",\n\t\t\t.parent_data = (const struct clk_parent_data []) {\n\t\t\t\t{ .fw_name = \"xo\" },\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_fixed_fabia_ops,\n\t\t}\n\t},\n};\n\nstatic struct clk_alpha_pll_postdiv gpll2_out_even = {\n\t.offset = 0x2000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll2_out_even\",\n\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t&gpll2.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_fabia_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll_postdiv gpll2_out_main = {\n\t.offset = 0x2000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll2_out_main\",\n\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t&gpll2.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_fabia_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll_postdiv gpll2_out_odd = {\n\t.offset = 0x2000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll2_out_odd\",\n\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t&gpll2.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_fabia_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll_postdiv gpll2_out_test = {\n\t.offset = 0x2000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll2_out_test\",\n\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t&gpll2.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_fabia_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll gpll3 = {\n\t.offset = 0x3000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],\n\t.vco_table = fabia_vco,\n\t.num_vco = ARRAY_SIZE(fabia_vco),\n\t.clkr = {\n\t\t.enable_reg = 0x52000,\n\t\t.enable_mask = BIT(3),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpll3\",\n\t\t\t.parent_data = (const struct clk_parent_data []) {\n\t\t\t\t{ .fw_name = \"xo\" },\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_fixed_fabia_ops,\n\t\t}\n\t},\n};\n\nstatic struct clk_alpha_pll_postdiv gpll3_out_even = {\n\t.offset = 0x3000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll3_out_even\",\n\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t&gpll3.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_fabia_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll_postdiv gpll3_out_main = {\n\t.offset = 0x3000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll3_out_main\",\n\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t&gpll3.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_fabia_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll_postdiv gpll3_out_odd = {\n\t.offset = 0x3000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll3_out_odd\",\n\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t&gpll3.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_fabia_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll_postdiv gpll3_out_test = {\n\t.offset = 0x3000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll3_out_test\",\n\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t&gpll3.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_fabia_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll gpll4 = {\n\t.offset = 0x77000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],\n\t.vco_table = fabia_vco,\n\t.num_vco = ARRAY_SIZE(fabia_vco),\n\t.clkr = {\n\t\t.enable_reg = 0x52000,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpll4\",\n\t\t\t.parent_data = (const struct clk_parent_data []) {\n\t\t\t\t{ .fw_name = \"xo\" },\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_fixed_fabia_ops,\n\t\t}\n\t},\n};\n\nstatic struct clk_alpha_pll_postdiv gpll4_out_even = {\n\t.offset = 0x77000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll4_out_even\",\n\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t&gpll4.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_fabia_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll_postdiv gpll4_out_main = {\n\t.offset = 0x77000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll4_out_main\",\n\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t&gpll4.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_fabia_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll_postdiv gpll4_out_odd = {\n\t.offset = 0x77000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll4_out_odd\",\n\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t&gpll4.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_fabia_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll_postdiv gpll4_out_test = {\n\t.offset = 0x77000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll4_out_test\",\n\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t&gpll4.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_fabia_ops,\n\t},\n};\n\nenum {\n\tP_AUD_REF_CLK,\n\tP_GPLL0_OUT_MAIN,\n\tP_GPLL4_OUT_MAIN,\n\tP_PLL0_EARLY_DIV_CLK_SRC,\n\tP_SLEEP_CLK,\n\tP_XO,\n};\n\nstatic const struct parent_map gcc_parent_map_0[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0_OUT_MAIN, 1 },\n\t{ P_PLL0_EARLY_DIV_CLK_SRC, 6 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_0[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &gpll0_out_main.clkr.hw },\n\t{ .hw = &gpll0_out_main.clkr.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_1[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0_OUT_MAIN, 1 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_1[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &gpll0_out_main.clkr.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_2[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0_OUT_MAIN, 1 },\n\t{ P_SLEEP_CLK, 5 },\n\t{ P_PLL0_EARLY_DIV_CLK_SRC, 6 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_2[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &gpll0_out_main.clkr.hw },\n\t{ .fw_name = \"sleep_clk\" },\n\t{ .hw = &gpll0_out_main.clkr.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_3[] = {\n\t{ P_XO, 0 },\n\t{ P_SLEEP_CLK, 5 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_3[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .fw_name = \"sleep_clk\" },\n};\n\nstatic const struct parent_map gcc_parent_map_4[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0_OUT_MAIN, 1 },\n\t{ P_GPLL4_OUT_MAIN, 5 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_4[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &gpll0_out_main.clkr.hw },\n\t{ .hw = &gpll4_out_main.clkr.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_5[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0_OUT_MAIN, 1 },\n\t{ P_AUD_REF_CLK, 2 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_5[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &gpll0_out_main.clkr.hw },\n\t{ .fw_name = \"aud_ref_clk\" },\n};\n\nstatic const struct freq_tbl ftbl_blsp1_qup1_i2c_apps_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(50000000, P_GPLL0_OUT_MAIN, 12, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 blsp1_qup1_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x19020,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_1,\n\t.freq_tbl = ftbl_blsp1_qup1_i2c_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup1_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_1),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_blsp1_qup1_spi_apps_clk_src[] = {\n\tF(960000, P_XO, 10, 1, 2),\n\tF(4800000, P_XO, 4, 0, 0),\n\tF(9600000, P_XO, 2, 0, 0),\n\tF(15000000, P_GPLL0_OUT_MAIN, 10, 1, 4),\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(25000000, P_GPLL0_OUT_MAIN, 12, 1, 2),\n\tF(50000000, P_GPLL0_OUT_MAIN, 12, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 blsp1_qup1_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x1900c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_blsp1_qup1_spi_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup1_spi_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup2_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x1b020,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_1,\n\t.freq_tbl = ftbl_blsp1_qup1_i2c_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup2_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_1),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup2_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x1b00c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_blsp1_qup1_spi_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup2_spi_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup3_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x1d020,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_1,\n\t.freq_tbl = ftbl_blsp1_qup1_i2c_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup3_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_1),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup3_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x1d00c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_blsp1_qup1_spi_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup3_spi_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup4_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x1f020,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_1,\n\t.freq_tbl = ftbl_blsp1_qup1_i2c_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup4_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_1),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup4_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x1f00c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_blsp1_qup1_spi_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup4_spi_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup5_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x21020,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_1,\n\t.freq_tbl = ftbl_blsp1_qup1_i2c_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup5_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_1),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup5_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x2100c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_blsp1_qup1_spi_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup5_spi_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup6_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x23020,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_1,\n\t.freq_tbl = ftbl_blsp1_qup1_i2c_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup6_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_1),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup6_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x2300c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_blsp1_qup1_spi_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup6_spi_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_blsp1_uart1_apps_clk_src[] = {\n\tF(3686400, P_GPLL0_OUT_MAIN, 1, 96, 15625),\n\tF(7372800, P_GPLL0_OUT_MAIN, 1, 192, 15625),\n\tF(14745600, P_GPLL0_OUT_MAIN, 1, 384, 15625),\n\tF(16000000, P_GPLL0_OUT_MAIN, 5, 2, 15),\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(24000000, P_GPLL0_OUT_MAIN, 5, 1, 5),\n\tF(32000000, P_GPLL0_OUT_MAIN, 1, 4, 75),\n\tF(40000000, P_GPLL0_OUT_MAIN, 15, 0, 0),\n\tF(46400000, P_GPLL0_OUT_MAIN, 1, 29, 375),\n\tF(48000000, P_GPLL0_OUT_MAIN, 12.5, 0, 0),\n\tF(51200000, P_GPLL0_OUT_MAIN, 1, 32, 375),\n\tF(56000000, P_GPLL0_OUT_MAIN, 1, 7, 75),\n\tF(58982400, P_GPLL0_OUT_MAIN, 1, 1536, 15625),\n\tF(60000000, P_GPLL0_OUT_MAIN, 10, 0, 0),\n\tF(63157895, P_GPLL0_OUT_MAIN, 9.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 blsp1_uart1_apps_clk_src = {\n\t.cmd_rcgr = 0x1a00c,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_blsp1_uart1_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_uart1_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_uart2_apps_clk_src = {\n\t.cmd_rcgr = 0x1c00c,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_blsp1_uart1_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_uart2_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_uart3_apps_clk_src = {\n\t.cmd_rcgr = 0x1e00c,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_blsp1_uart1_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_uart3_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_qup1_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x26020,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_1,\n\t.freq_tbl = ftbl_blsp1_qup1_i2c_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_qup1_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_1),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_qup1_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x2600c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_blsp1_qup1_spi_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_qup1_spi_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_qup2_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x28020,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_1,\n\t.freq_tbl = ftbl_blsp1_qup1_i2c_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_qup2_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_1),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_qup2_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x2800c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_blsp1_qup1_spi_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_qup2_spi_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_qup3_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x2a020,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_1,\n\t.freq_tbl = ftbl_blsp1_qup1_i2c_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_qup3_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_1),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_qup3_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x2a00c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_blsp1_qup1_spi_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_qup3_spi_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_qup4_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x2c020,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_1,\n\t.freq_tbl = ftbl_blsp1_qup1_i2c_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_qup4_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_1),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_qup4_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x2c00c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_blsp1_qup1_spi_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_qup4_spi_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_qup5_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x2e020,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_1,\n\t.freq_tbl = ftbl_blsp1_qup1_i2c_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_qup5_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_1),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_qup5_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x2e00c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_blsp1_qup1_spi_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_qup5_spi_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_qup6_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x30020,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_1,\n\t.freq_tbl = ftbl_blsp1_qup1_i2c_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_qup6_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_1),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_qup6_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x3000c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_blsp1_qup1_spi_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_qup6_spi_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_uart1_apps_clk_src = {\n\t.cmd_rcgr = 0x2700c,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_blsp1_uart1_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_uart1_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_uart2_apps_clk_src = {\n\t.cmd_rcgr = 0x2900c,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_blsp1_uart1_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_uart2_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_uart3_apps_clk_src = {\n\t.cmd_rcgr = 0x2b00c,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_blsp1_uart1_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_uart3_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gp1_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(100000000, P_GPLL0_OUT_MAIN, 6, 0, 0),\n\tF(200000000, P_GPLL0_OUT_MAIN, 3, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gp1_clk_src = {\n\t.cmd_rcgr = 0x64004,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_2,\n\t.freq_tbl = ftbl_gp1_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gp1_clk_src\",\n\t\t.parent_data = gcc_parent_data_2,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_2),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gp2_clk_src = {\n\t.cmd_rcgr = 0x65004,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_2,\n\t.freq_tbl = ftbl_gp1_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gp2_clk_src\",\n\t\t.parent_data = gcc_parent_data_2,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_2),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gp3_clk_src = {\n\t.cmd_rcgr = 0x66004,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_2,\n\t.freq_tbl = ftbl_gp1_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gp3_clk_src\",\n\t\t.parent_data = gcc_parent_data_2,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_2),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_hmss_ahb_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(37500000, P_GPLL0_OUT_MAIN, 16, 0, 0),\n\tF(75000000, P_GPLL0_OUT_MAIN, 8, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 hmss_ahb_clk_src = {\n\t.cmd_rcgr = 0x48014,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_1,\n\t.freq_tbl = ftbl_hmss_ahb_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"hmss_ahb_clk_src\",\n\t\t.parent_data = gcc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_1),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_hmss_rbcpr_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 hmss_rbcpr_clk_src = {\n\t.cmd_rcgr = 0x48044,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_1,\n\t.freq_tbl = ftbl_hmss_rbcpr_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"hmss_rbcpr_clk_src\",\n\t\t.parent_data = gcc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_1),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_pcie_aux_clk_src[] = {\n\tF(1010526, P_XO, 1, 1, 19),\n\t{ }\n};\n\nstatic struct clk_rcg2 pcie_aux_clk_src = {\n\t.cmd_rcgr = 0x6c000,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_3,\n\t.freq_tbl = ftbl_pcie_aux_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"pcie_aux_clk_src\",\n\t\t.parent_data = gcc_parent_data_3,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_3),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_pdm2_clk_src[] = {\n\tF(60000000, P_GPLL0_OUT_MAIN, 10, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 pdm2_clk_src = {\n\t.cmd_rcgr = 0x33010,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_1,\n\t.freq_tbl = ftbl_pdm2_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"pdm2_clk_src\",\n\t\t.parent_data = gcc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_1),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_sdcc2_apps_clk_src[] = {\n\tF(144000, P_XO, 16, 3, 25),\n\tF(400000, P_XO, 12, 1, 4),\n\tF(20000000, P_GPLL0_OUT_MAIN, 15, 1, 2),\n\tF(25000000, P_GPLL0_OUT_MAIN, 12, 1, 2),\n\tF(50000000, P_GPLL0_OUT_MAIN, 12, 0, 0),\n\tF(100000000, P_GPLL0_OUT_MAIN, 6, 0, 0),\n\tF(200000000, P_GPLL0_OUT_MAIN, 3, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 sdcc2_apps_clk_src = {\n\t.cmd_rcgr = 0x14010,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_4,\n\t.freq_tbl = ftbl_sdcc2_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"sdcc2_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_4,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_4),\n\t\t.ops = &clk_rcg2_floor_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_sdcc4_apps_clk_src[] = {\n\tF(144000, P_XO, 16, 3, 25),\n\tF(400000, P_XO, 12, 1, 4),\n\tF(20000000, P_GPLL0_OUT_MAIN, 15, 1, 2),\n\tF(25000000, P_GPLL0_OUT_MAIN, 12, 1, 2),\n\tF(50000000, P_GPLL0_OUT_MAIN, 12, 0, 0),\n\tF(100000000, P_GPLL0_OUT_MAIN, 6, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 sdcc4_apps_clk_src = {\n\t.cmd_rcgr = 0x16010,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_1,\n\t.freq_tbl = ftbl_sdcc4_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"sdcc4_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_1),\n\t\t.ops = &clk_rcg2_floor_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_tsif_ref_clk_src[] = {\n\tF(105495, P_XO, 1, 1, 182),\n\t{ }\n};\n\nstatic struct clk_rcg2 tsif_ref_clk_src = {\n\t.cmd_rcgr = 0x36010,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_5,\n\t.freq_tbl = ftbl_tsif_ref_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"tsif_ref_clk_src\",\n\t\t.parent_data = gcc_parent_data_5,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_5),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_ufs_axi_clk_src[] = {\n\tF(100000000, P_GPLL0_OUT_MAIN, 6, 0, 0),\n\tF(200000000, P_GPLL0_OUT_MAIN, 3, 0, 0),\n\tF(240000000, P_GPLL0_OUT_MAIN, 2.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 ufs_axi_clk_src = {\n\t.cmd_rcgr = 0x75018,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_ufs_axi_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"ufs_axi_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_ufs_unipro_core_clk_src[] = {\n\tF(37500000, P_GPLL0_OUT_MAIN, 16, 0, 0),\n\tF(75000000, P_GPLL0_OUT_MAIN, 8, 0, 0),\n\tF(150000000, P_GPLL0_OUT_MAIN, 4, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 ufs_unipro_core_clk_src = {\n\t.cmd_rcgr = 0x76028,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_ufs_unipro_core_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"ufs_unipro_core_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_usb30_master_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(60000000, P_GPLL0_OUT_MAIN, 10, 0, 0),\n\tF(120000000, P_GPLL0_OUT_MAIN, 5, 0, 0),\n\tF(150000000, P_GPLL0_OUT_MAIN, 4, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 usb30_master_clk_src = {\n\t.cmd_rcgr = 0xf014,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_usb30_master_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"usb30_master_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 usb30_mock_utmi_clk_src = {\n\t.cmd_rcgr = 0xf028,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_hmss_rbcpr_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"usb30_mock_utmi_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_usb3_phy_aux_clk_src[] = {\n\tF(1200000, P_XO, 16, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 usb3_phy_aux_clk_src = {\n\t.cmd_rcgr = 0x5000c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_3,\n\t.freq_tbl = ftbl_usb3_phy_aux_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"usb3_phy_aux_clk_src\",\n\t\t.parent_data = gcc_parent_data_3,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_3),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_branch gcc_aggre1_noc_xo_clk = {\n\t.halt_reg = 0x8202c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x8202c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_aggre1_noc_xo_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_aggre1_ufs_axi_clk = {\n\t.halt_reg = 0x82028,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x82028,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_aggre1_ufs_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t\t&ufs_axi_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_aggre1_usb3_axi_clk = {\n\t.halt_reg = 0x82024,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x82024,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_aggre1_usb3_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t\t&usb30_master_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_apss_qdss_tsctr_div2_clk = {\n\t.halt_reg = 0x48090,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x48090,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_apss_qdss_tsctr_div2_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_apss_qdss_tsctr_div8_clk = {\n\t.halt_reg = 0x48094,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x48094,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_apss_qdss_tsctr_div8_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_bimc_hmss_axi_clk = {\n\t.halt_reg = 0x48004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52004,\n\t\t.enable_mask = BIT(22),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_bimc_hmss_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_bimc_mss_q6_axi_clk = {\n\t.halt_reg = 0x4401c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4401c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_bimc_mss_q6_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_mss_cfg_ahb_clk = {\n\t.halt_reg = 0x8a000,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x8a000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_mss_cfg_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_mss_snoc_axi_clk = {\n\t.halt_reg = 0x8a03c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x8a03c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_mss_snoc_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_mss_mnoc_bimc_axi_clk = {\n\t.halt_reg = 0x8a004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x8a004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_mss_mnoc_bimc_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_boot_rom_ahb_clk = {\n\t.halt_reg = 0x38004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x38004,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x52004,\n\t\t.enable_mask = BIT(10),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_boot_rom_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_mmss_gpll0_div_clk = {\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x5200c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_mmss_gpll0_div_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t\t&gpll0_out_main.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_mmss_gpll0_clk = {\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x5200c,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_mmss_gpll0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t\t&gpll0_out_main.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_mss_gpll0_div_clk_src = {\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x5200c,\n\t\t.enable_mask = BIT(2),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_mss_gpll0_div_clk_src\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gpu_gpll0_div_clk = {\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x5200c,\n\t\t.enable_mask = BIT(3),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gpu_gpll0_div_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t\t&gpll0_out_main.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gpu_gpll0_clk = {\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x5200c,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gpu_gpll0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t\t&gpll0_out_main.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_ahb_clk = {\n\t.halt_reg = 0x17004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52004,\n\t\t.enable_mask = BIT(17),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup1_i2c_apps_clk = {\n\t.halt_reg = 0x19008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x19008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup1_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t\t&blsp1_qup1_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup1_spi_apps_clk = {\n\t.halt_reg = 0x19004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x19004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup1_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t\t&blsp1_qup1_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup2_i2c_apps_clk = {\n\t.halt_reg = 0x1b008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1b008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup2_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t\t&blsp1_qup2_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup2_spi_apps_clk = {\n\t.halt_reg = 0x1b004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1b004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup2_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t\t&blsp1_qup2_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup3_i2c_apps_clk = {\n\t.halt_reg = 0x1d008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1d008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup3_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t\t&blsp1_qup3_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup3_spi_apps_clk = {\n\t.halt_reg = 0x1d004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1d004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup3_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t\t&blsp1_qup3_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup4_i2c_apps_clk = {\n\t.halt_reg = 0x1f008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1f008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup4_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t\t&blsp1_qup4_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup4_spi_apps_clk = {\n\t.halt_reg = 0x1f004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1f004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup4_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t\t&blsp1_qup4_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup5_i2c_apps_clk = {\n\t.halt_reg = 0x21008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x21008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup5_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t\t&blsp1_qup5_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup5_spi_apps_clk = {\n\t.halt_reg = 0x21004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x21004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup5_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t\t&blsp1_qup5_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup6_i2c_apps_clk = {\n\t.halt_reg = 0x23008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x23008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup6_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t\t&blsp1_qup6_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup6_spi_apps_clk = {\n\t.halt_reg = 0x23004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x23004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup6_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t\t&blsp1_qup6_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_sleep_clk = {\n\t.halt_reg = 0x17008,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52004,\n\t\t.enable_mask = BIT(16),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_sleep_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_uart1_apps_clk = {\n\t.halt_reg = 0x1a004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1a004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_uart1_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t\t&blsp1_uart1_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_uart2_apps_clk = {\n\t.halt_reg = 0x1c004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1c004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_uart2_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t\t&blsp1_uart2_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_uart3_apps_clk = {\n\t.halt_reg = 0x1e004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1e004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_uart3_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t\t&blsp1_uart3_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_ahb_clk = {\n\t.halt_reg = 0x25004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52004,\n\t\t.enable_mask = BIT(15),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_qup1_i2c_apps_clk = {\n\t.halt_reg = 0x26008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x26008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_qup1_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t\t&blsp2_qup1_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_qup1_spi_apps_clk = {\n\t.halt_reg = 0x26004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x26004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_qup1_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t\t&blsp2_qup1_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_qup2_i2c_apps_clk = {\n\t.halt_reg = 0x28008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x28008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_qup2_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t\t&blsp2_qup2_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_qup2_spi_apps_clk = {\n\t.halt_reg = 0x28004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x28004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_qup2_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t\t&blsp2_qup2_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_qup3_i2c_apps_clk = {\n\t.halt_reg = 0x2a008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2a008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_qup3_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t\t&blsp2_qup3_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_qup3_spi_apps_clk = {\n\t.halt_reg = 0x2a004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2a004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_qup3_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t\t&blsp2_qup3_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_qup4_i2c_apps_clk = {\n\t.halt_reg = 0x2c008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2c008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_qup4_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t\t&blsp2_qup4_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_qup4_spi_apps_clk = {\n\t.halt_reg = 0x2c004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2c004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_qup4_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t\t&blsp2_qup4_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_qup5_i2c_apps_clk = {\n\t.halt_reg = 0x2e008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2e008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_qup5_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t\t&blsp2_qup5_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_qup5_spi_apps_clk = {\n\t.halt_reg = 0x2e004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2e004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_qup5_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t\t&blsp2_qup5_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_qup6_i2c_apps_clk = {\n\t.halt_reg = 0x30008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x30008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_qup6_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t\t&blsp2_qup6_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_qup6_spi_apps_clk = {\n\t.halt_reg = 0x30004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x30004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_qup6_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t\t&blsp2_qup6_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_sleep_clk = {\n\t.halt_reg = 0x25008,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52004,\n\t\t.enable_mask = BIT(14),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_sleep_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_uart1_apps_clk = {\n\t.halt_reg = 0x27004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x27004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_uart1_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t\t&blsp2_uart1_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_uart2_apps_clk = {\n\t.halt_reg = 0x29004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x29004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_uart2_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t\t&blsp2_uart2_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_uart3_apps_clk = {\n\t.halt_reg = 0x2b004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2b004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_uart3_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t\t&blsp2_uart3_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_cfg_noc_usb3_axi_clk = {\n\t.halt_reg = 0x5018,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x5018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_cfg_noc_usb3_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t\t&usb30_master_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gp1_clk = {\n\t.halt_reg = 0x64000,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x64000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gp1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t\t&gp1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gp2_clk = {\n\t.halt_reg = 0x65000,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x65000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gp2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t\t&gp2_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gp3_clk = {\n\t.halt_reg = 0x66000,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x66000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gp3_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t\t&gp3_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_bimc_gfx_clk = {\n\t.halt_reg = 0x46040,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.clkr = {\n\t\t.enable_reg = 0x46040,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_bimc_gfx_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gpu_bimc_gfx_clk = {\n\t.halt_reg = 0x71010,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.clkr = {\n\t\t.enable_reg = 0x71010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gpu_bimc_gfx_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gpu_bimc_gfx_src_clk = {\n\t.halt_reg = 0x7100c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x7100c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gpu_bimc_gfx_src_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gpu_cfg_ahb_clk = {\n\t.halt_reg = 0x71004,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.clkr = {\n\t\t.enable_reg = 0x71004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gpu_cfg_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t \n\t\t\t.flags = CLK_IS_CRITICAL,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gpu_snoc_dvm_gfx_clk = {\n\t.halt_reg = 0x71018,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x71018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gpu_snoc_dvm_gfx_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_hmss_ahb_clk = {\n\t.halt_reg = 0x48000,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52004,\n\t\t.enable_mask = BIT(21),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_hmss_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t\t&hmss_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_hmss_at_clk = {\n\t.halt_reg = 0x48010,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x48010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_hmss_at_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_hmss_rbcpr_clk = {\n\t.halt_reg = 0x48008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x48008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_hmss_rbcpr_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t\t&hmss_rbcpr_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_hmss_trig_clk = {\n\t.halt_reg = 0x4800c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4800c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_hmss_trig_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct freq_tbl ftbl_hmss_gpll0_clk_src[] = {\n\tF( 300000000, P_GPLL0_OUT_MAIN, 2, 0, 0),\n\tF( 600000000, P_GPLL0_OUT_MAIN, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 hmss_gpll0_clk_src = {\n\t.cmd_rcgr = 0x4805c,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_1,\n\t.freq_tbl = ftbl_hmss_gpll0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"hmss_gpll0_clk_src\",\n\t\t.parent_data = gcc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_1),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_branch gcc_mmss_noc_cfg_ahb_clk = {\n\t.halt_reg = 0x9004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x9004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_mmss_noc_cfg_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t \n\t\t\t.flags = CLK_IS_CRITICAL,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_mmss_qm_ahb_clk = {\n\t.halt_reg = 0x9030,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x9030,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_mmss_qm_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_mmss_qm_core_clk = {\n\t.halt_reg = 0x900c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x900c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_mmss_qm_core_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_mmss_sys_noc_axi_clk = {\n\t.halt_reg = 0x9000,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x9000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_mmss_sys_noc_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_mss_at_clk = {\n\t.halt_reg = 0x8a00c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x8a00c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_mss_at_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_aux_clk = {\n\t.halt_reg = 0x6b014,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x6b014,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_0_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t\t&pcie_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_cfg_ahb_clk = {\n\t.halt_reg = 0x6b010,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x6b010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_0_cfg_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_mstr_axi_clk = {\n\t.halt_reg = 0x6b00c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x6b00c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_0_mstr_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_pipe_clk = {\n\t.halt_reg = 0x6b018,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.clkr = {\n\t\t.enable_reg = 0x6b018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_0_pipe_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_slv_axi_clk = {\n\t.halt_reg = 0x6b008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x6b008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_0_slv_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_phy_aux_clk = {\n\t.halt_reg = 0x6f004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x6f004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_phy_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t\t&pcie_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pdm2_clk = {\n\t.halt_reg = 0x3300c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x3300c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pdm2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t\t&pdm2_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pdm_ahb_clk = {\n\t.halt_reg = 0x33004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x33004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pdm_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pdm_xo4_clk = {\n\t.halt_reg = 0x33008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x33008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pdm_xo4_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_prng_ahb_clk = {\n\t.halt_reg = 0x34004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52004,\n\t\t.enable_mask = BIT(13),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_prng_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc2_ahb_clk = {\n\t.halt_reg = 0x14008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x14008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc2_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc2_apps_clk = {\n\t.halt_reg = 0x14004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x14004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc2_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t\t&sdcc2_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc4_ahb_clk = {\n\t.halt_reg = 0x16008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x16008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc4_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc4_apps_clk = {\n\t.halt_reg = 0x16004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x16004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc4_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t\t&sdcc4_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_tsif_ahb_clk = {\n\t.halt_reg = 0x36004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x36004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_tsif_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_tsif_inactivity_timers_clk = {\n\t.halt_reg = 0x3600c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x3600c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_tsif_inactivity_timers_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_tsif_ref_clk = {\n\t.halt_reg = 0x36008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x36008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_tsif_ref_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t\t&tsif_ref_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_ahb_clk = {\n\t.halt_reg = 0x7500c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x7500c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_axi_clk = {\n\t.halt_reg = 0x75008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x75008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t\t&ufs_axi_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_ice_core_clk = {\n\t.halt_reg = 0x7600c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x7600c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_ice_core_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_phy_aux_clk = {\n\t.halt_reg = 0x76040,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x76040,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_phy_aux_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_rx_symbol_0_clk = {\n\t.halt_reg = 0x75014,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.clkr = {\n\t\t.enable_reg = 0x75014,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_rx_symbol_0_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_rx_symbol_1_clk = {\n\t.halt_reg = 0x7605c,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.clkr = {\n\t\t.enable_reg = 0x7605c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_rx_symbol_1_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_tx_symbol_0_clk = {\n\t.halt_reg = 0x75010,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.clkr = {\n\t\t.enable_reg = 0x75010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_tx_symbol_0_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_unipro_core_clk = {\n\t.halt_reg = 0x76008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x76008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_unipro_core_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t\t&ufs_unipro_core_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb30_master_clk = {\n\t.halt_reg = 0xf008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xf008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb30_master_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t\t&usb30_master_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb30_mock_utmi_clk = {\n\t.halt_reg = 0xf010,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xf010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb30_mock_utmi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t\t&usb30_mock_utmi_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb30_sleep_clk = {\n\t.halt_reg = 0xf00c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xf00c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb30_sleep_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb3_phy_aux_clk = {\n\t.halt_reg = 0x50000,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x50000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb3_phy_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t\t&usb3_phy_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb3_phy_pipe_clk = {\n\t.halt_reg = 0x50004,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.clkr = {\n\t\t.enable_reg = 0x50004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb3_phy_pipe_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb_phy_cfg_ahb2phy_clk = {\n\t.halt_reg = 0x6a004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x6a004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb_phy_cfg_ahb2phy_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_hdmi_clkref_clk = {\n\t.halt_reg = 0x88000,\n\t.clkr = {\n\t\t.enable_reg = 0x88000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_hdmi_clkref_clk\",\n\t\t\t.parent_data = (const struct clk_parent_data []) {\n\t\t\t\t{ .fw_name = \"xo\" },\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_clkref_clk = {\n\t.halt_reg = 0x88004,\n\t.clkr = {\n\t\t.enable_reg = 0x88004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_clkref_clk\",\n\t\t\t.parent_data = (const struct clk_parent_data []) {\n\t\t\t\t{ .fw_name = \"xo\" },\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb3_clkref_clk = {\n\t.halt_reg = 0x88008,\n\t.clkr = {\n\t\t.enable_reg = 0x88008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb3_clkref_clk\",\n\t\t\t.parent_data = (const struct clk_parent_data []) {\n\t\t\t\t{ .fw_name = \"xo\" },\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_clkref_clk = {\n\t.halt_reg = 0x8800c,\n\t.clkr = {\n\t\t.enable_reg = 0x8800c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_clkref_clk\",\n\t\t\t.parent_data = (const struct clk_parent_data []) {\n\t\t\t\t{ .fw_name = \"xo\" },\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_rx1_usb2_clkref_clk = {\n\t.halt_reg = 0x88014,\n\t.clkr = {\n\t\t.enable_reg = 0x88014,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_rx1_usb2_clkref_clk\",\n\t\t\t.parent_data = (const struct clk_parent_data []) {\n\t\t\t\t{ .fw_name = \"xo\" },\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_im_sleep_clk = {\n\t.halt_reg = 0x4300c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4300c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_im_sleep_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch aggre2_snoc_north_axi_clk = {\n\t.halt_reg = 0x83010,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x83010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"aggre2_snoc_north_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch ssc_xo_clk = {\n\t.halt_reg = 0x63018,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x63018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"ssc_xo_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch ssc_cnoc_ahbs_clk = {\n\t.halt_reg = 0x6300c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x6300c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"ssc_cnoc_ahbs_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct gdsc pcie_0_gdsc = {\n\t.gdscr = 0x6b004,\n\t.gds_hw_ctrl = 0x0,\n\t.pd = {\n\t\t.name = \"pcie_0_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = VOTABLE,\n};\n\nstatic struct gdsc ufs_gdsc = {\n\t.gdscr = 0x75004,\n\t.gds_hw_ctrl = 0x0,\n\t.pd = {\n\t\t.name = \"ufs_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = VOTABLE,\n};\n\nstatic struct gdsc usb_30_gdsc = {\n\t.gdscr = 0xf004,\n\t.gds_hw_ctrl = 0x0,\n\t.pd = {\n\t\t.name = \"usb_30_gdsc\",\n\t},\n\t \n\t.pwrsts = PWRSTS_RET_ON,\n\t.flags = VOTABLE,\n};\n\nstatic struct clk_regmap *gcc_msm8998_clocks[] = {\n\t[BLSP1_QUP1_I2C_APPS_CLK_SRC] = &blsp1_qup1_i2c_apps_clk_src.clkr,\n\t[BLSP1_QUP1_SPI_APPS_CLK_SRC] = &blsp1_qup1_spi_apps_clk_src.clkr,\n\t[BLSP1_QUP2_I2C_APPS_CLK_SRC] = &blsp1_qup2_i2c_apps_clk_src.clkr,\n\t[BLSP1_QUP2_SPI_APPS_CLK_SRC] = &blsp1_qup2_spi_apps_clk_src.clkr,\n\t[BLSP1_QUP3_I2C_APPS_CLK_SRC] = &blsp1_qup3_i2c_apps_clk_src.clkr,\n\t[BLSP1_QUP3_SPI_APPS_CLK_SRC] = &blsp1_qup3_spi_apps_clk_src.clkr,\n\t[BLSP1_QUP4_I2C_APPS_CLK_SRC] = &blsp1_qup4_i2c_apps_clk_src.clkr,\n\t[BLSP1_QUP4_SPI_APPS_CLK_SRC] = &blsp1_qup4_spi_apps_clk_src.clkr,\n\t[BLSP1_QUP5_I2C_APPS_CLK_SRC] = &blsp1_qup5_i2c_apps_clk_src.clkr,\n\t[BLSP1_QUP5_SPI_APPS_CLK_SRC] = &blsp1_qup5_spi_apps_clk_src.clkr,\n\t[BLSP1_QUP6_I2C_APPS_CLK_SRC] = &blsp1_qup6_i2c_apps_clk_src.clkr,\n\t[BLSP1_QUP6_SPI_APPS_CLK_SRC] = &blsp1_qup6_spi_apps_clk_src.clkr,\n\t[BLSP1_UART1_APPS_CLK_SRC] = &blsp1_uart1_apps_clk_src.clkr,\n\t[BLSP1_UART2_APPS_CLK_SRC] = &blsp1_uart2_apps_clk_src.clkr,\n\t[BLSP1_UART3_APPS_CLK_SRC] = &blsp1_uart3_apps_clk_src.clkr,\n\t[BLSP2_QUP1_I2C_APPS_CLK_SRC] = &blsp2_qup1_i2c_apps_clk_src.clkr,\n\t[BLSP2_QUP1_SPI_APPS_CLK_SRC] = &blsp2_qup1_spi_apps_clk_src.clkr,\n\t[BLSP2_QUP2_I2C_APPS_CLK_SRC] = &blsp2_qup2_i2c_apps_clk_src.clkr,\n\t[BLSP2_QUP2_SPI_APPS_CLK_SRC] = &blsp2_qup2_spi_apps_clk_src.clkr,\n\t[BLSP2_QUP3_I2C_APPS_CLK_SRC] = &blsp2_qup3_i2c_apps_clk_src.clkr,\n\t[BLSP2_QUP3_SPI_APPS_CLK_SRC] = &blsp2_qup3_spi_apps_clk_src.clkr,\n\t[BLSP2_QUP4_I2C_APPS_CLK_SRC] = &blsp2_qup4_i2c_apps_clk_src.clkr,\n\t[BLSP2_QUP4_SPI_APPS_CLK_SRC] = &blsp2_qup4_spi_apps_clk_src.clkr,\n\t[BLSP2_QUP5_I2C_APPS_CLK_SRC] = &blsp2_qup5_i2c_apps_clk_src.clkr,\n\t[BLSP2_QUP5_SPI_APPS_CLK_SRC] = &blsp2_qup5_spi_apps_clk_src.clkr,\n\t[BLSP2_QUP6_I2C_APPS_CLK_SRC] = &blsp2_qup6_i2c_apps_clk_src.clkr,\n\t[BLSP2_QUP6_SPI_APPS_CLK_SRC] = &blsp2_qup6_spi_apps_clk_src.clkr,\n\t[BLSP2_UART1_APPS_CLK_SRC] = &blsp2_uart1_apps_clk_src.clkr,\n\t[BLSP2_UART2_APPS_CLK_SRC] = &blsp2_uart2_apps_clk_src.clkr,\n\t[BLSP2_UART3_APPS_CLK_SRC] = &blsp2_uart3_apps_clk_src.clkr,\n\t[GCC_AGGRE1_NOC_XO_CLK] = &gcc_aggre1_noc_xo_clk.clkr,\n\t[GCC_AGGRE1_UFS_AXI_CLK] = &gcc_aggre1_ufs_axi_clk.clkr,\n\t[GCC_AGGRE1_USB3_AXI_CLK] = &gcc_aggre1_usb3_axi_clk.clkr,\n\t[GCC_APSS_QDSS_TSCTR_DIV2_CLK] = &gcc_apss_qdss_tsctr_div2_clk.clkr,\n\t[GCC_APSS_QDSS_TSCTR_DIV8_CLK] = &gcc_apss_qdss_tsctr_div8_clk.clkr,\n\t[GCC_BIMC_HMSS_AXI_CLK] = &gcc_bimc_hmss_axi_clk.clkr,\n\t[GCC_BIMC_MSS_Q6_AXI_CLK] = &gcc_bimc_mss_q6_axi_clk.clkr,\n\t[GCC_BLSP1_AHB_CLK] = &gcc_blsp1_ahb_clk.clkr,\n\t[GCC_BLSP1_QUP1_I2C_APPS_CLK] = &gcc_blsp1_qup1_i2c_apps_clk.clkr,\n\t[GCC_BLSP1_QUP1_SPI_APPS_CLK] = &gcc_blsp1_qup1_spi_apps_clk.clkr,\n\t[GCC_BLSP1_QUP2_I2C_APPS_CLK] = &gcc_blsp1_qup2_i2c_apps_clk.clkr,\n\t[GCC_BLSP1_QUP2_SPI_APPS_CLK] = &gcc_blsp1_qup2_spi_apps_clk.clkr,\n\t[GCC_BLSP1_QUP3_I2C_APPS_CLK] = &gcc_blsp1_qup3_i2c_apps_clk.clkr,\n\t[GCC_BLSP1_QUP3_SPI_APPS_CLK] = &gcc_blsp1_qup3_spi_apps_clk.clkr,\n\t[GCC_BLSP1_QUP4_I2C_APPS_CLK] = &gcc_blsp1_qup4_i2c_apps_clk.clkr,\n\t[GCC_BLSP1_QUP4_SPI_APPS_CLK] = &gcc_blsp1_qup4_spi_apps_clk.clkr,\n\t[GCC_BLSP1_QUP5_I2C_APPS_CLK] = &gcc_blsp1_qup5_i2c_apps_clk.clkr,\n\t[GCC_BLSP1_QUP5_SPI_APPS_CLK] = &gcc_blsp1_qup5_spi_apps_clk.clkr,\n\t[GCC_BLSP1_QUP6_I2C_APPS_CLK] = &gcc_blsp1_qup6_i2c_apps_clk.clkr,\n\t[GCC_BLSP1_QUP6_SPI_APPS_CLK] = &gcc_blsp1_qup6_spi_apps_clk.clkr,\n\t[GCC_BLSP1_SLEEP_CLK] = &gcc_blsp1_sleep_clk.clkr,\n\t[GCC_BLSP1_UART1_APPS_CLK] = &gcc_blsp1_uart1_apps_clk.clkr,\n\t[GCC_BLSP1_UART2_APPS_CLK] = &gcc_blsp1_uart2_apps_clk.clkr,\n\t[GCC_BLSP1_UART3_APPS_CLK] = &gcc_blsp1_uart3_apps_clk.clkr,\n\t[GCC_BLSP2_AHB_CLK] = &gcc_blsp2_ahb_clk.clkr,\n\t[GCC_BLSP2_QUP1_I2C_APPS_CLK] = &gcc_blsp2_qup1_i2c_apps_clk.clkr,\n\t[GCC_BLSP2_QUP1_SPI_APPS_CLK] = &gcc_blsp2_qup1_spi_apps_clk.clkr,\n\t[GCC_BLSP2_QUP2_I2C_APPS_CLK] = &gcc_blsp2_qup2_i2c_apps_clk.clkr,\n\t[GCC_BLSP2_QUP2_SPI_APPS_CLK] = &gcc_blsp2_qup2_spi_apps_clk.clkr,\n\t[GCC_BLSP2_QUP3_I2C_APPS_CLK] = &gcc_blsp2_qup3_i2c_apps_clk.clkr,\n\t[GCC_BLSP2_QUP3_SPI_APPS_CLK] = &gcc_blsp2_qup3_spi_apps_clk.clkr,\n\t[GCC_BLSP2_QUP4_I2C_APPS_CLK] = &gcc_blsp2_qup4_i2c_apps_clk.clkr,\n\t[GCC_BLSP2_QUP4_SPI_APPS_CLK] = &gcc_blsp2_qup4_spi_apps_clk.clkr,\n\t[GCC_BLSP2_QUP5_I2C_APPS_CLK] = &gcc_blsp2_qup5_i2c_apps_clk.clkr,\n\t[GCC_BLSP2_QUP5_SPI_APPS_CLK] = &gcc_blsp2_qup5_spi_apps_clk.clkr,\n\t[GCC_BLSP2_QUP6_I2C_APPS_CLK] = &gcc_blsp2_qup6_i2c_apps_clk.clkr,\n\t[GCC_BLSP2_QUP6_SPI_APPS_CLK] = &gcc_blsp2_qup6_spi_apps_clk.clkr,\n\t[GCC_BLSP2_SLEEP_CLK] = &gcc_blsp2_sleep_clk.clkr,\n\t[GCC_BLSP2_UART1_APPS_CLK] = &gcc_blsp2_uart1_apps_clk.clkr,\n\t[GCC_BLSP2_UART2_APPS_CLK] = &gcc_blsp2_uart2_apps_clk.clkr,\n\t[GCC_BLSP2_UART3_APPS_CLK] = &gcc_blsp2_uart3_apps_clk.clkr,\n\t[GCC_CFG_NOC_USB3_AXI_CLK] = &gcc_cfg_noc_usb3_axi_clk.clkr,\n\t[GCC_GP1_CLK] = &gcc_gp1_clk.clkr,\n\t[GCC_GP2_CLK] = &gcc_gp2_clk.clkr,\n\t[GCC_GP3_CLK] = &gcc_gp3_clk.clkr,\n\t[GCC_BIMC_GFX_CLK] = &gcc_bimc_gfx_clk.clkr,\n\t[GCC_GPU_BIMC_GFX_CLK] = &gcc_gpu_bimc_gfx_clk.clkr,\n\t[GCC_GPU_BIMC_GFX_SRC_CLK] = &gcc_gpu_bimc_gfx_src_clk.clkr,\n\t[GCC_GPU_CFG_AHB_CLK] = &gcc_gpu_cfg_ahb_clk.clkr,\n\t[GCC_GPU_SNOC_DVM_GFX_CLK] = &gcc_gpu_snoc_dvm_gfx_clk.clkr,\n\t[GCC_HMSS_AHB_CLK] = &gcc_hmss_ahb_clk.clkr,\n\t[GCC_HMSS_AT_CLK] = &gcc_hmss_at_clk.clkr,\n\t[GCC_HMSS_RBCPR_CLK] = &gcc_hmss_rbcpr_clk.clkr,\n\t[GCC_HMSS_TRIG_CLK] = &gcc_hmss_trig_clk.clkr,\n\t[GCC_MMSS_NOC_CFG_AHB_CLK] = &gcc_mmss_noc_cfg_ahb_clk.clkr,\n\t[GCC_MMSS_QM_AHB_CLK] = &gcc_mmss_qm_ahb_clk.clkr,\n\t[GCC_MMSS_QM_CORE_CLK] = &gcc_mmss_qm_core_clk.clkr,\n\t[GCC_MMSS_SYS_NOC_AXI_CLK] = &gcc_mmss_sys_noc_axi_clk.clkr,\n\t[GCC_MSS_AT_CLK] = &gcc_mss_at_clk.clkr,\n\t[GCC_PCIE_0_AUX_CLK] = &gcc_pcie_0_aux_clk.clkr,\n\t[GCC_PCIE_0_CFG_AHB_CLK] = &gcc_pcie_0_cfg_ahb_clk.clkr,\n\t[GCC_PCIE_0_MSTR_AXI_CLK] = &gcc_pcie_0_mstr_axi_clk.clkr,\n\t[GCC_PCIE_0_PIPE_CLK] = &gcc_pcie_0_pipe_clk.clkr,\n\t[GCC_PCIE_0_SLV_AXI_CLK] = &gcc_pcie_0_slv_axi_clk.clkr,\n\t[GCC_PCIE_PHY_AUX_CLK] = &gcc_pcie_phy_aux_clk.clkr,\n\t[GCC_PDM2_CLK] = &gcc_pdm2_clk.clkr,\n\t[GCC_PDM_AHB_CLK] = &gcc_pdm_ahb_clk.clkr,\n\t[GCC_PDM_XO4_CLK] = &gcc_pdm_xo4_clk.clkr,\n\t[GCC_PRNG_AHB_CLK] = &gcc_prng_ahb_clk.clkr,\n\t[GCC_SDCC2_AHB_CLK] = &gcc_sdcc2_ahb_clk.clkr,\n\t[GCC_SDCC2_APPS_CLK] = &gcc_sdcc2_apps_clk.clkr,\n\t[GCC_SDCC4_AHB_CLK] = &gcc_sdcc4_ahb_clk.clkr,\n\t[GCC_SDCC4_APPS_CLK] = &gcc_sdcc4_apps_clk.clkr,\n\t[GCC_TSIF_AHB_CLK] = &gcc_tsif_ahb_clk.clkr,\n\t[GCC_TSIF_INACTIVITY_TIMERS_CLK] = &gcc_tsif_inactivity_timers_clk.clkr,\n\t[GCC_TSIF_REF_CLK] = &gcc_tsif_ref_clk.clkr,\n\t[GCC_UFS_AHB_CLK] = &gcc_ufs_ahb_clk.clkr,\n\t[GCC_UFS_AXI_CLK] = &gcc_ufs_axi_clk.clkr,\n\t[GCC_UFS_ICE_CORE_CLK] = &gcc_ufs_ice_core_clk.clkr,\n\t[GCC_UFS_PHY_AUX_CLK] = &gcc_ufs_phy_aux_clk.clkr,\n\t[GCC_UFS_RX_SYMBOL_0_CLK] = &gcc_ufs_rx_symbol_0_clk.clkr,\n\t[GCC_UFS_RX_SYMBOL_1_CLK] = &gcc_ufs_rx_symbol_1_clk.clkr,\n\t[GCC_UFS_TX_SYMBOL_0_CLK] = &gcc_ufs_tx_symbol_0_clk.clkr,\n\t[GCC_UFS_UNIPRO_CORE_CLK] = &gcc_ufs_unipro_core_clk.clkr,\n\t[GCC_USB30_MASTER_CLK] = &gcc_usb30_master_clk.clkr,\n\t[GCC_USB30_MOCK_UTMI_CLK] = &gcc_usb30_mock_utmi_clk.clkr,\n\t[GCC_USB30_SLEEP_CLK] = &gcc_usb30_sleep_clk.clkr,\n\t[GCC_USB3_PHY_AUX_CLK] = &gcc_usb3_phy_aux_clk.clkr,\n\t[GCC_USB3_PHY_PIPE_CLK] = &gcc_usb3_phy_pipe_clk.clkr,\n\t[GCC_USB_PHY_CFG_AHB2PHY_CLK] = &gcc_usb_phy_cfg_ahb2phy_clk.clkr,\n\t[GP1_CLK_SRC] = &gp1_clk_src.clkr,\n\t[GP2_CLK_SRC] = &gp2_clk_src.clkr,\n\t[GP3_CLK_SRC] = &gp3_clk_src.clkr,\n\t[GPLL0] = &gpll0.clkr,\n\t[GPLL0_OUT_EVEN] = &gpll0_out_even.clkr,\n\t[GPLL0_OUT_MAIN] = &gpll0_out_main.clkr,\n\t[GPLL0_OUT_ODD] = &gpll0_out_odd.clkr,\n\t[GPLL0_OUT_TEST] = &gpll0_out_test.clkr,\n\t[GPLL1] = &gpll1.clkr,\n\t[GPLL1_OUT_EVEN] = &gpll1_out_even.clkr,\n\t[GPLL1_OUT_MAIN] = &gpll1_out_main.clkr,\n\t[GPLL1_OUT_ODD] = &gpll1_out_odd.clkr,\n\t[GPLL1_OUT_TEST] = &gpll1_out_test.clkr,\n\t[GPLL2] = &gpll2.clkr,\n\t[GPLL2_OUT_EVEN] = &gpll2_out_even.clkr,\n\t[GPLL2_OUT_MAIN] = &gpll2_out_main.clkr,\n\t[GPLL2_OUT_ODD] = &gpll2_out_odd.clkr,\n\t[GPLL2_OUT_TEST] = &gpll2_out_test.clkr,\n\t[GPLL3] = &gpll3.clkr,\n\t[GPLL3_OUT_EVEN] = &gpll3_out_even.clkr,\n\t[GPLL3_OUT_MAIN] = &gpll3_out_main.clkr,\n\t[GPLL3_OUT_ODD] = &gpll3_out_odd.clkr,\n\t[GPLL3_OUT_TEST] = &gpll3_out_test.clkr,\n\t[GPLL4] = &gpll4.clkr,\n\t[GPLL4_OUT_EVEN] = &gpll4_out_even.clkr,\n\t[GPLL4_OUT_MAIN] = &gpll4_out_main.clkr,\n\t[GPLL4_OUT_ODD] = &gpll4_out_odd.clkr,\n\t[GPLL4_OUT_TEST] = &gpll4_out_test.clkr,\n\t[HMSS_AHB_CLK_SRC] = &hmss_ahb_clk_src.clkr,\n\t[HMSS_RBCPR_CLK_SRC] = &hmss_rbcpr_clk_src.clkr,\n\t[PCIE_AUX_CLK_SRC] = &pcie_aux_clk_src.clkr,\n\t[PDM2_CLK_SRC] = &pdm2_clk_src.clkr,\n\t[SDCC2_APPS_CLK_SRC] = &sdcc2_apps_clk_src.clkr,\n\t[SDCC4_APPS_CLK_SRC] = &sdcc4_apps_clk_src.clkr,\n\t[TSIF_REF_CLK_SRC] = &tsif_ref_clk_src.clkr,\n\t[UFS_AXI_CLK_SRC] = &ufs_axi_clk_src.clkr,\n\t[UFS_UNIPRO_CORE_CLK_SRC] = &ufs_unipro_core_clk_src.clkr,\n\t[USB30_MASTER_CLK_SRC] = &usb30_master_clk_src.clkr,\n\t[USB30_MOCK_UTMI_CLK_SRC] = &usb30_mock_utmi_clk_src.clkr,\n\t[USB3_PHY_AUX_CLK_SRC] = &usb3_phy_aux_clk_src.clkr,\n\t[GCC_HDMI_CLKREF_CLK] = &gcc_hdmi_clkref_clk.clkr,\n\t[GCC_UFS_CLKREF_CLK] = &gcc_ufs_clkref_clk.clkr,\n\t[GCC_USB3_CLKREF_CLK] = &gcc_usb3_clkref_clk.clkr,\n\t[GCC_PCIE_CLKREF_CLK] = &gcc_pcie_clkref_clk.clkr,\n\t[GCC_RX1_USB2_CLKREF_CLK] = &gcc_rx1_usb2_clkref_clk.clkr,\n\t[GCC_MSS_CFG_AHB_CLK] = &gcc_mss_cfg_ahb_clk.clkr,\n\t[GCC_BOOT_ROM_AHB_CLK] = &gcc_boot_rom_ahb_clk.clkr,\n\t[GCC_MSS_GPLL0_DIV_CLK_SRC] = &gcc_mss_gpll0_div_clk_src.clkr,\n\t[GCC_MSS_SNOC_AXI_CLK] = &gcc_mss_snoc_axi_clk.clkr,\n\t[GCC_MSS_MNOC_BIMC_AXI_CLK] = &gcc_mss_mnoc_bimc_axi_clk.clkr,\n\t[GCC_MMSS_GPLL0_CLK] = &gcc_mmss_gpll0_clk.clkr,\n\t[HMSS_GPLL0_CLK_SRC] = &hmss_gpll0_clk_src.clkr,\n\t[GCC_IM_SLEEP] = &gcc_im_sleep_clk.clkr,\n\t[AGGRE2_SNOC_NORTH_AXI] = &aggre2_snoc_north_axi_clk.clkr,\n\t[SSC_XO] = &ssc_xo_clk.clkr,\n\t[SSC_CNOC_AHBS_CLK] = &ssc_cnoc_ahbs_clk.clkr,\n\t[GCC_MMSS_GPLL0_DIV_CLK] = &gcc_mmss_gpll0_div_clk.clkr,\n\t[GCC_GPU_GPLL0_DIV_CLK] = &gcc_gpu_gpll0_div_clk.clkr,\n\t[GCC_GPU_GPLL0_CLK] = &gcc_gpu_gpll0_clk.clkr,\n};\n\nstatic struct gdsc *gcc_msm8998_gdscs[] = {\n\t[PCIE_0_GDSC] = &pcie_0_gdsc,\n\t[UFS_GDSC] = &ufs_gdsc,\n\t[USB_30_GDSC] = &usb_30_gdsc,\n};\n\nstatic const struct qcom_reset_map gcc_msm8998_resets[] = {\n\t[GCC_BLSP1_QUP1_BCR] = { 0x19000 },\n\t[GCC_BLSP1_QUP2_BCR] = { 0x1b000 },\n\t[GCC_BLSP1_QUP3_BCR] = { 0x1d000 },\n\t[GCC_BLSP1_QUP4_BCR] = { 0x1f000 },\n\t[GCC_BLSP1_QUP5_BCR] = { 0x21000 },\n\t[GCC_BLSP1_QUP6_BCR] = { 0x23000 },\n\t[GCC_BLSP2_QUP1_BCR] = { 0x26000 },\n\t[GCC_BLSP2_QUP2_BCR] = { 0x28000 },\n\t[GCC_BLSP2_QUP3_BCR] = { 0x2a000 },\n\t[GCC_BLSP2_QUP4_BCR] = { 0x2c000 },\n\t[GCC_BLSP2_QUP5_BCR] = { 0x2e000 },\n\t[GCC_BLSP2_QUP6_BCR] = { 0x30000 },\n\t[GCC_PCIE_0_BCR] = { 0x6b000 },\n\t[GCC_PDM_BCR] = { 0x33000 },\n\t[GCC_SDCC2_BCR] = { 0x14000 },\n\t[GCC_SDCC4_BCR] = { 0x16000 },\n\t[GCC_TSIF_BCR] = { 0x36000 },\n\t[GCC_UFS_BCR] = { 0x75000 },\n\t[GCC_USB_30_BCR] = { 0xf000 },\n\t[GCC_SYSTEM_NOC_BCR] = { 0x4000 },\n\t[GCC_CONFIG_NOC_BCR] = { 0x5000 },\n\t[GCC_AHB2PHY_EAST_BCR] = { 0x7000 },\n\t[GCC_IMEM_BCR] = { 0x8000 },\n\t[GCC_PIMEM_BCR] = { 0xa000 },\n\t[GCC_MMSS_BCR] = { 0xb000 },\n\t[GCC_QDSS_BCR] = { 0xc000 },\n\t[GCC_WCSS_BCR] = { 0x11000 },\n\t[GCC_QUSB2PHY_PRIM_BCR] = { 0x12000 },\n\t[GCC_QUSB2PHY_SEC_BCR] = { 0x12004 },\n\t[GCC_BLSP1_BCR] = { 0x17000 },\n\t[GCC_BLSP1_UART1_BCR] = { 0x1a000 },\n\t[GCC_BLSP1_UART2_BCR] = { 0x1c000 },\n\t[GCC_BLSP1_UART3_BCR] = { 0x1e000 },\n\t[GCC_CM_PHY_REFGEN1_BCR] = { 0x22000 },\n\t[GCC_CM_PHY_REFGEN2_BCR] = { 0x24000 },\n\t[GCC_BLSP2_BCR] = { 0x25000 },\n\t[GCC_BLSP2_UART1_BCR] = { 0x27000 },\n\t[GCC_BLSP2_UART2_BCR] = { 0x29000 },\n\t[GCC_BLSP2_UART3_BCR] = { 0x2b000 },\n\t[GCC_SRAM_SENSOR_BCR] = { 0x2d000 },\n\t[GCC_PRNG_BCR] = { 0x34000 },\n\t[GCC_TSIF_0_RESET] = { 0x36024 },\n\t[GCC_TSIF_1_RESET] = { 0x36028 },\n\t[GCC_TCSR_BCR] = { 0x37000 },\n\t[GCC_BOOT_ROM_BCR] = { 0x38000 },\n\t[GCC_MSG_RAM_BCR] = { 0x39000 },\n\t[GCC_TLMM_BCR] = { 0x3a000 },\n\t[GCC_MPM_BCR] = { 0x3b000 },\n\t[GCC_SEC_CTRL_BCR] = { 0x3d000 },\n\t[GCC_SPMI_BCR] = { 0x3f000 },\n\t[GCC_SPDM_BCR] = { 0x40000 },\n\t[GCC_CE1_BCR] = { 0x41000 },\n\t[GCC_BIMC_BCR] = { 0x44000 },\n\t[GCC_SNOC_BUS_TIMEOUT0_BCR] = { 0x49000 },\n\t[GCC_SNOC_BUS_TIMEOUT1_BCR] = { 0x49008 },\n\t[GCC_SNOC_BUS_TIMEOUT3_BCR] = { 0x49010 },\n\t[GCC_SNOC_BUS_TIMEOUT_EXTREF_BCR] = { 0x49018 },\n\t[GCC_PNOC_BUS_TIMEOUT0_BCR] = { 0x4a000 },\n\t[GCC_CNOC_PERIPH_BUS_TIMEOUT1_BCR] = { 0x4a004 },\n\t[GCC_CNOC_PERIPH_BUS_TIMEOUT2_BCR] = { 0x4a00c },\n\t[GCC_CNOC_BUS_TIMEOUT0_BCR] = { 0x4b000 },\n\t[GCC_CNOC_BUS_TIMEOUT1_BCR] = { 0x4b008 },\n\t[GCC_CNOC_BUS_TIMEOUT2_BCR] = { 0x4b010 },\n\t[GCC_CNOC_BUS_TIMEOUT3_BCR] = { 0x4b018 },\n\t[GCC_CNOC_BUS_TIMEOUT4_BCR] = { 0x4b020 },\n\t[GCC_CNOC_BUS_TIMEOUT5_BCR] = { 0x4b028 },\n\t[GCC_CNOC_BUS_TIMEOUT6_BCR] = { 0x4b030 },\n\t[GCC_CNOC_BUS_TIMEOUT7_BCR] = { 0x4b038 },\n\t[GCC_APB2JTAG_BCR] = { 0x4c000 },\n\t[GCC_RBCPR_CX_BCR] = { 0x4e000 },\n\t[GCC_RBCPR_MX_BCR] = { 0x4f000 },\n\t[GCC_USB3_PHY_BCR] = { 0x50020 },\n\t[GCC_USB3PHY_PHY_BCR] = { 0x50024 },\n\t[GCC_USB3_DP_PHY_BCR] = { 0x50028 },\n\t[GCC_SSC_BCR] = { 0x63000 },\n\t[GCC_SSC_RESET] = { 0x63020 },\n\t[GCC_USB_PHY_CFG_AHB2PHY_BCR] = { 0x6a000 },\n\t[GCC_PCIE_0_LINK_DOWN_BCR] = { 0x6c014 },\n\t[GCC_PCIE_0_PHY_BCR] = { 0x6c01c },\n\t[GCC_PCIE_0_NOCSR_COM_PHY_BCR] = { 0x6c020 },\n\t[GCC_PCIE_PHY_BCR] = { 0x6f000 },\n\t[GCC_PCIE_PHY_NOCSR_COM_PHY_BCR] = { 0x6f00c },\n\t[GCC_PCIE_PHY_CFG_AHB_BCR] = { 0x6f010 },\n\t[GCC_PCIE_PHY_COM_BCR] = { 0x6f014 },\n\t[GCC_GPU_BCR] = { 0x71000 },\n\t[GCC_SPSS_BCR] = { 0x72000 },\n\t[GCC_OBT_ODT_BCR] = { 0x73000 },\n\t[GCC_MSS_RESTART] = { 0x79000 },\n\t[GCC_VS_BCR] = { 0x7a000 },\n\t[GCC_MSS_VS_RESET] = { 0x7a100 },\n\t[GCC_GPU_VS_RESET] = { 0x7a104 },\n\t[GCC_APC0_VS_RESET] = { 0x7a108 },\n\t[GCC_APC1_VS_RESET] = { 0x7a10c },\n\t[GCC_CNOC_BUS_TIMEOUT8_BCR] = { 0x80000 },\n\t[GCC_CNOC_BUS_TIMEOUT9_BCR] = { 0x80008 },\n\t[GCC_CNOC_BUS_TIMEOUT10_BCR] = { 0x80010 },\n\t[GCC_CNOC_BUS_TIMEOUT11_BCR] = { 0x80018 },\n\t[GCC_CNOC_BUS_TIMEOUT12_BCR] = { 0x80020 },\n\t[GCC_CNOC_BUS_TIMEOUT13_BCR] = { 0x80028 },\n\t[GCC_CNOC_BUS_TIMEOUT14_BCR] = { 0x80030 },\n\t[GCC_CNOC_BUS_TIMEOUT_EXTREF_BCR] = { 0x80038 },\n\t[GCC_AGGRE1_NOC_BCR] = { 0x82000 },\n\t[GCC_AGGRE2_NOC_BCR] = { 0x83000 },\n\t[GCC_DCC_BCR] = { 0x84000 },\n\t[GCC_QREFS_VBG_CAL_BCR] = { 0x88028 },\n\t[GCC_IPA_BCR] = { 0x89000 },\n\t[GCC_GLM_BCR] = { 0x8b000 },\n\t[GCC_SKL_BCR] = { 0x8c000 },\n\t[GCC_MSMPU_BCR] = { 0x8d000 },\n};\n\nstatic const struct regmap_config gcc_msm8998_regmap_config = {\n\t.reg_bits\t= 32,\n\t.reg_stride\t= 4,\n\t.val_bits\t= 32,\n\t.max_register\t= 0x8f000,\n\t.fast_io\t= true,\n};\n\nstatic const struct qcom_cc_desc gcc_msm8998_desc = {\n\t.config = &gcc_msm8998_regmap_config,\n\t.clks = gcc_msm8998_clocks,\n\t.num_clks = ARRAY_SIZE(gcc_msm8998_clocks),\n\t.resets = gcc_msm8998_resets,\n\t.num_resets = ARRAY_SIZE(gcc_msm8998_resets),\n\t.gdscs = gcc_msm8998_gdscs,\n\t.num_gdscs = ARRAY_SIZE(gcc_msm8998_gdscs),\n};\n\nstatic int gcc_msm8998_probe(struct platform_device *pdev)\n{\n\tstruct regmap *regmap;\n\tint ret;\n\n\tregmap = qcom_cc_map(pdev, &gcc_msm8998_desc);\n\tif (IS_ERR(regmap))\n\t\treturn PTR_ERR(regmap);\n\n\t \n\tret = regmap_update_bits(regmap, 0x52008, BIT(21), BIT(21));\n\tif (ret)\n\t\treturn ret;\n\n\t \n\tregmap_write(regmap, GCC_MMSS_MISC, 0x10003);\n\tregmap_write(regmap, GCC_GPU_MISC, 0x10003);\n\n\treturn qcom_cc_really_probe(pdev, &gcc_msm8998_desc, regmap);\n}\n\nstatic const struct of_device_id gcc_msm8998_match_table[] = {\n\t{ .compatible = \"qcom,gcc-msm8998\" },\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, gcc_msm8998_match_table);\n\nstatic struct platform_driver gcc_msm8998_driver = {\n\t.probe\t\t= gcc_msm8998_probe,\n\t.driver\t\t= {\n\t\t.name\t= \"gcc-msm8998\",\n\t\t.of_match_table = gcc_msm8998_match_table,\n\t},\n};\n\nstatic int __init gcc_msm8998_init(void)\n{\n\treturn platform_driver_register(&gcc_msm8998_driver);\n}\ncore_initcall(gcc_msm8998_init);\n\nstatic void __exit gcc_msm8998_exit(void)\n{\n\tplatform_driver_unregister(&gcc_msm8998_driver);\n}\nmodule_exit(gcc_msm8998_exit);\n\nMODULE_DESCRIPTION(\"QCOM GCC msm8998 Driver\");\nMODULE_LICENSE(\"GPL v2\");\nMODULE_ALIAS(\"platform:gcc-msm8998\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}