#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Jul 24 14:15:54 2021
# Process ID: 16557
# Current directory: /home/george/Documents/work/RISCV/Toast-RV32i/Scripts/vivado
# Command line: vivado
# Log file: /home/george/Documents/work/RISCV/Toast-RV32i/Scripts/vivado/vivado.log
# Journal file: /home/george/Documents/work/RISCV/Toast-RV32i/Scripts/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.gen/sources_1'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/george/Documents/work/RISCV/Toast-RV32i/Sources/RV32I_definitions.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/george/Documents/work/RISCV/Toast-RV32i/Sources/EX_ALU.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/george/Documents/work/RISCV/Toast-RV32i/Sources/EX_top.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/george/Documents/work/RISCV/Toast-RV32i/Sources/ID_Branch_gen.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/george/Documents/work/RISCV/Toast-RV32i/Sources/ID_control.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/george/Documents/work/RISCV/Toast-RV32i/Sources/ID_regfile.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/george/Documents/work/RISCV/Toast-RV32i/Sources/ID_top.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/george/Documents/work/RISCV/Toast-RV32i/Sources/IF_top.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/george/Documents/work/RISCV/Toast-RV32i/Sources/MEM_top.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/george/Documents/work/RISCV/Toast-RV32i/Sources/Pipe_Forwarding.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/george/Documents/work/RISCV/Toast-RV32i/Sources/Pipe_Hazard.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/george/Documents/work/RISCV/Toast-RV32i/Sources/WB_top.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/george/Documents/work/RISCV/Toast-RV32i/Sources/ToastCore.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/george/Documents/work/RISCV/Toast-RV32i/Sources/IF_PC.sv'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 7380.375 ; gain = 47.043 ; free physical = 9271 ; free virtual = 15162
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/Sources/WB_top.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/Sources/EX_ALU.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/Sources/EX_top.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/Sources/ID_Branch_gen.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/Sources/ID_control.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/Sources/ID_regfile.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/Sources/ID_top.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/Sources/IF_top.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/Sources/IF_PC.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/Sources/MEM_top.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/Sources/Pipe_Forwarding.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/Sources/Pipe_Hazard.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/Sources/RV32I_definitions.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/Toast-RV32i/Sources/ToastCore.sv] -no_script -reset -force -quiet
remove_files  {/home/george/Documents/work/RISCV/Toast-RV32i/Sources/WB_top.sv /home/george/Documents/work/RISCV/Toast-RV32i/Sources/EX_ALU.sv /home/george/Documents/work/RISCV/Toast-RV32i/Sources/EX_top.sv /home/george/Documents/work/RISCV/Toast-RV32i/Sources/ID_Branch_gen.sv /home/george/Documents/work/RISCV/Toast-RV32i/Sources/ID_control.sv /home/george/Documents/work/RISCV/Toast-RV32i/Sources/ID_regfile.sv /home/george/Documents/work/RISCV/Toast-RV32i/Sources/ID_top.sv /home/george/Documents/work/RISCV/Toast-RV32i/Sources/IF_top.sv /home/george/Documents/work/RISCV/Toast-RV32i/Sources/IF_PC.sv /home/george/Documents/work/RISCV/Toast-RV32i/Sources/MEM_top.sv /home/george/Documents/work/RISCV/Toast-RV32i/Sources/Pipe_Forwarding.sv /home/george/Documents/work/RISCV/Toast-RV32i/Sources/Pipe_Hazard.sv /home/george/Documents/work/RISCV/Toast-RV32i/Sources/RV32I_definitions.sv /home/george/Documents/work/RISCV/Toast-RV32i/Sources/ToastCore.sv}
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.srcs/sim_1/imports/simple_tests/lui_OOP_tb.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.srcs/sim_1/imports/simple_tests/testbench.sv] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.srcs/sim_1/imports/simple_tests/lui_OOP_tb.sv /home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.srcs/sim_1/imports/simple_tests/testbench.sv}
export_ip_user_files -of_objects  [get_files /home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.srcs/sim_1/imports/simple_tests/branches_tb.sv] -no_script -reset -force -quiet
remove_files  -fileset sim_1 /home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.srcs/sim_1/imports/simple_tests/branches_tb.sv
add_files -norecurse -scan_for_includes {/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_WB_stage.sv /home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_branchgen.sv /home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_regfile.sv /home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_decoder.sv /home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_forwarder.sv /home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv /home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_IF_stage.sv /home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_control.sv /home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_MEM_stage.sv /home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_def_pkg.sv /home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_EX_stage.sv /home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_alu.sv /home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv /home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_hazards.sv}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50tcsg324-1
Top: toast_top
INFO: [Device 21-403] Loading part xc7a50tcsg324-1
1 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8014.551 ; gain = 0.000 ; free physical = 8943 ; free virtual = 14897
INFO: [Common 17-344] 'synth_design' was cancelled
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50tcsg324-1
Top: toast_top
ERROR: [Synth 8-1031] ID_Branch_flag is not declared [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_EX_stage.sv:185]
INFO: [Synth 8-2350] module toast_EX_stage ignored due to previous errors [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_EX_stage.sv:25]
Failed to read verilog '/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_EX_stage.sv'
1 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50tcsg324-1
Top: toast_top
ERROR: [Synth 8-6735] net type must be explicitly specified for 'clk_i' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv:41]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'resetn_i' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv:42]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'flush_i' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv:43]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'stall_i' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv:44]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'IF_pc_i' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv:79]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'IF_instruction_i' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv:80]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'EX_rd_wr_en_i' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv:83]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'EX_rd_addr_i' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv:84]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'EX_alu_result_i' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv:85]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'WB_rd_addr_i' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv:88]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'WB_rd_wr_data_i' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv:89]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'WB_rd_wr_en_i' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv:90]
ERROR: [Synth 8-1031] ID_instruction_o is not declared [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv:141]
ERROR: [Synth 8-1031] rd_addr_i is not declared [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv:152]
ERROR: [Synth 8-1031] rd_wr_data_i is not declared [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv:153]
ERROR: [Synth 8-1031] rd_wr_en_i is not declared [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv:154]
ERROR: [Synth 8-1031] branch_op_o is not declared [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv:171]
ERROR: [Synth 8-1031] Clk is not declared [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv:181]
ERROR: [Synth 8-1031] ID_alu_op_o is not declared [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv:186]
Failed to read verilog '/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv'
0 Infos, 0 Warnings, 0 Critical Warnings and 20 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50tcsg324-1
Top: toast_top
ERROR: [Synth 8-1031] ID_instruction_o is not declared [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv:141]
ERROR: [Synth 8-1031] rd_addr_i is not declared [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv:152]
ERROR: [Synth 8-1031] rd_wr_data_i is not declared [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv:153]
ERROR: [Synth 8-1031] rd_wr_en_i is not declared [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv:154]
ERROR: [Synth 8-1031] branch_op_o is not declared [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv:171]
ERROR: [Synth 8-1031] Clk is not declared [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv:181]
ERROR: [Synth 8-1031] ID_alu_op_o is not declared [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv:186]
ERROR: [Synth 8-1031] pc_o is not declared [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv:205]
ERROR: [Synth 8-1031] alu_source_sel_o is not declared [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv:206]
ERROR: [Synth 8-1031] ID_Mem_op is not declared [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv:215]
ERROR: [Synth 8-1031] ID_Rd_addr is not declared [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv:216]
ERROR: [Synth 8-1031] ID_Rs1_addr is not declared [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv:217]
ERROR: [Synth 8-1031] ID_Rs2_addr is not declared [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv:218]
ERROR: [Synth 8-1031] ID_Immediate_1 is not declared [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv:219]
ERROR: [Synth 8-1031] ID_Immediate_2 is not declared [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv:220]
ERROR: [Synth 8-1031] ID_Exception is not declared [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv:221]
INFO: [Synth 8-2350] module toast_ID_stage ignored due to previous errors [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv:24]
Failed to read verilog '/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv'
1 Infos, 0 Warnings, 0 Critical Warnings and 17 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50tcsg324-1
Top: toast_top
ERROR: [Synth 8-1031] branch_op_o is not declared [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv:171]
INFO: [Synth 8-2350] module toast_ID_stage ignored due to previous errors [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv:24]
Failed to read verilog '/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv'
1 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50tcsg324-1
Top: toast_top
ERROR: [Synth 8-6735] net type must be explicitly specified for 'clk_i' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_MEM_stage.sv:34]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'resetn_i' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_MEM_stage.sv:35]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'DMEM_rd_data_i' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_MEM_stage.sv:52]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'ForwardM_i' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_MEM_stage.sv:55]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'WB_rd_data_i' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_MEM_stage.sv:56]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'EX_mem_wr_en_i' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_MEM_stage.sv:59]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'EX_mem_op_i' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_MEM_stage.sv:60]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'EX_memtoreg_i' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_MEM_stage.sv:61]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'EX_alu_result_i' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_MEM_stage.sv:62]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'EX_rs2_data_i' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_MEM_stage.sv:63]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'EX_rd_wr_en_i' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_MEM_stage.sv:64]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'EX_rd_addr_i' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_MEM_stage.sv:65]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'EX_exception_i' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_MEM_stage.sv:66]
ERROR: [Synth 8-2158] illegal operand for operator ~ [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_MEM_stage.sv:111]
INFO: [Synth 8-2350] module toast_MEM_stage ignored due to previous errors [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_MEM_stage.sv:31]
Failed to read verilog '/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_MEM_stage.sv'
1 Infos, 0 Warnings, 0 Critical Warnings and 15 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50tcsg324-1
Top: toast_top
ERROR: [Synth 8-6735] net type must be explicitly specified for 'DMEM_rd_data_i' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_MEM_stage.sv:52]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'ForwardM_i' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_MEM_stage.sv:55]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'WB_rd_data_i' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_MEM_stage.sv:56]
INFO: [Synth 8-2350] module toast_MEM_stage ignored due to previous errors [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_MEM_stage.sv:31]
Failed to read verilog '/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_MEM_stage.sv'
1 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50tcsg324-1
Top: toast_top
ERROR: [Synth 8-6735] net type must be explicitly specified for 'MEM_rd_addr_i' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_WB_stage.sv:31]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'MEM_dout_i' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_WB_stage.sv:32]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'MEM_alu_result_i' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_WB_stage.sv:33]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'MEM_memtoreg_i' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_WB_stage.sv:34]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'MEM_rd_wr_en_i' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_WB_stage.sv:35]
INFO: [Synth 8-2350] module toast_WB_stage ignored due to previous errors [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_WB_stage.sv:24]
Failed to read verilog '/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_WB_stage.sv'
1 Infos, 0 Warnings, 0 Critical Warnings and 6 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50tcsg324-1
Top: toast_top
ERROR: [Synth 8-6735] net type must be explicitly specified for 'alu_ctrl_i' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_alu.sv:29]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'alu_op1_i' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_alu.sv:30]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'alu_op2_i' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_alu.sv:31]
INFO: [Synth 8-2350] module toast_alu ignored due to previous errors [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_alu.sv:24]
Failed to read verilog '/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_alu.sv'
1 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50tcsg324-1
Top: toast_top
ERROR: [Synth 8-6735] net type must be explicitly specified for 'ID_alu_source_sel_i' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_forwarder.sv:21]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'ID_rs1_addr_i' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_forwarder.sv:23]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'ID_rs2_addr_i' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_forwarder.sv:24]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'ID_rd_addr_i' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_forwarder.sv:25]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'EX_rd_addr_i' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_forwarder.sv:26]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'EX_rs2_addr_i' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_forwarder.sv:27]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'MEM_rd_addr_i' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_forwarder.sv:28]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'EX_rd_wr_en_i' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_forwarder.sv:30]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'MEM_rd_wr_en_i' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_forwarder.sv:31]
INFO: [Synth 8-2350] module toast_forwarder ignored due to previous errors [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_forwarder.sv:4]
Failed to read verilog '/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_forwarder.sv'
1 Infos, 0 Warnings, 0 Critical Warnings and 10 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50tcsg324-1
Top: toast_top
ERROR: [Synth 8-6735] net type must be explicitly specified for 'clk_i' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_hazards.sv:19]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'resetn_i' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_hazards.sv:20]
INFO: [Synth 8-2350] module toast_hazards ignored due to previous errors [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_hazards.sv:6]
Failed to read verilog '/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_hazards.sv'
1 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50tcsg324-1
Top: toast_top
ERROR: [Synth 8-6735] net type must be explicitly specified for 'rs1_addr_i' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_regfile.sv:50]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'rs2_addr_i' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_regfile.sv:51]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'rd_addr_i' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_regfile.sv:53]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'rd_wr_data_i' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_regfile.sv:54]
ERROR: [Synth 8-6735] net type must be explicitly specified for 'rd_wr_en_i' when default_nettype is none [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_regfile.sv:55]
INFO: [Synth 8-2350] module toast_regfile ignored due to previous errors [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_regfile.sv:30]
Failed to read verilog '/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_regfile.sv'
1 Infos, 0 Warnings, 0 Critical Warnings and 6 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50tcsg324-1
Top: toast_top
ERROR: [Synth 8-1031] WB_rd_data is not declared [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:309]
INFO: [Synth 8-2350] module toast_top ignored due to previous errors [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:24]
Failed to read verilog '/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv'
1 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50tcsg324-1
Top: toast_top
ERROR: [Synth 8-1031] WB_wr_rd_data is not declared [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:309]
INFO: [Synth 8-2350] module toast_top ignored due to previous errors [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:24]
Failed to read verilog '/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv'
1 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50tcsg324-1
Top: toast_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 8664.336 ; gain = 0.000 ; free physical = 8190 ; free virtual = 14269
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'toast_top' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:24]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REGFILE_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter IMEM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter ALU_OP_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:130]
INFO: [Synth 8-6157] synthesizing module 'toast_forwarder' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_forwarder.sv:4]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REGFILE_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'toast_forwarder' (1#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_forwarder.sv:4]
ERROR: [Synth 8-448] named port connection 'ForwardA_o' does not exist for instance 'fwd_i' of module 'toast_forwarder' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:131]
ERROR: [Synth 8-448] named port connection 'ForwardB_o' does not exist for instance 'fwd_i' of module 'toast_forwarder' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:132]
ERROR: [Synth 8-448] named port connection 'ForwardM_o' does not exist for instance 'fwd_i' of module 'toast_forwarder' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:133]
INFO: [Synth 8-6157] synthesizing module 'toast_hazards' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_hazards.sv:6]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REGFILE_ADDR_WIDTH bound to: 5 - type: integer 
ERROR: [Synth 8-6156] failed synthesizing module 'toast_hazards' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_hazards.sv:6]
ERROR: [Synth 8-6156] failed synthesizing module 'toast_top' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8664.336 ; gain = 0.000 ; free physical = 8217 ; free virtual = 14303
---------------------------------------------------------------------------------
RTL Elaboration failed
4 Infos, 1 Warnings, 0 Critical Warnings and 6 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50tcsg324-1
Top: toast_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 8738.352 ; gain = 8.004 ; free physical = 8191 ; free virtual = 14266
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'toast_top' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:24]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REGFILE_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter IMEM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter ALU_OP_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'toast_forwarder' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_forwarder.sv:4]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REGFILE_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'toast_forwarder' (1#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_forwarder.sv:4]
WARNING: [Synth 8-689] width (1) of port connection 'forwardA_o' does not match port width (2) of module 'toast_forwarder' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:131]
WARNING: [Synth 8-689] width (1) of port connection 'forwardB_o' does not match port width (2) of module 'toast_forwarder' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:132]
INFO: [Synth 8-6157] synthesizing module 'toast_hazards' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_hazards.sv:6]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REGFILE_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'toast_hazards' (2#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_hazards.sv:6]
INFO: [Synth 8-6157] synthesizing module 'toast_IF_stage' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_IF_stage.sv:28]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter IMEM_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'toast_IF_stage' (3#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_IF_stage.sv:28]
ERROR: [Synth 8-448] named port connection 'IMEM_addr_i' does not exist for instance 'if_stage_i' of module 'toast_IF_stage' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:172]
ERROR: [Synth 8-448] named port connection 'EX_pc_dest_i' does not exist for instance 'if_stage_i' of module 'toast_IF_stage' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:177]
ERROR: [Synth 8-448] named port connection 'ID_pc_dest_i' does not exist for instance 'if_stage_i' of module 'toast_IF_stage' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:179]
INFO: [Synth 8-6157] synthesizing module 'toast_ID_stage' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv:24]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REGFILE_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter REGFILE_DEPTH bound to: 32 - type: integer 
	Parameter ALU_OP_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'toast_decoder' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_decoder.sv:45]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REGFILE_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter REGFILE_DEPTH bound to: 32 - type: integer 
	Parameter ALU_OP_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_decoder.sv:293]
INFO: [Synth 8-155] case statement is not full and has no default [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_decoder.sv:309]
INFO: [Synth 8-155] case statement is not full and has no default [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_decoder.sv:146]
ERROR: [Synth 8-6156] failed synthesizing module 'toast_decoder' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_decoder.sv:45]
ERROR: [Synth 8-6156] failed synthesizing module 'toast_ID_stage' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv:24]
ERROR: [Synth 8-6156] failed synthesizing module 'toast_top' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 8738.352 ; gain = 8.004 ; free physical = 8228 ; free virtual = 14303
---------------------------------------------------------------------------------
RTL Elaboration failed
12 Infos, 2 Warnings, 0 Critical Warnings and 7 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50tcsg324-1
Top: toast_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 8781.371 ; gain = 0.000 ; free physical = 8175 ; free virtual = 14254
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'toast_top' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:24]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REGFILE_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter IMEM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter ALU_OP_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'toast_forwarder' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_forwarder.sv:4]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REGFILE_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'toast_forwarder' (1#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_forwarder.sv:4]
WARNING: [Synth 8-689] width (1) of port connection 'forwardA_o' does not match port width (2) of module 'toast_forwarder' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:131]
WARNING: [Synth 8-689] width (1) of port connection 'forwardB_o' does not match port width (2) of module 'toast_forwarder' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:132]
INFO: [Synth 8-6157] synthesizing module 'toast_hazards' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_hazards.sv:6]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REGFILE_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'toast_hazards' (2#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_hazards.sv:6]
INFO: [Synth 8-6157] synthesizing module 'toast_IF_stage' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_IF_stage.sv:28]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter IMEM_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'toast_IF_stage' (3#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_IF_stage.sv:28]
INFO: [Synth 8-6157] synthesizing module 'toast_ID_stage' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv:24]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REGFILE_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter REGFILE_DEPTH bound to: 32 - type: integer 
	Parameter ALU_OP_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'toast_decoder' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_decoder.sv:45]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REGFILE_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter REGFILE_DEPTH bound to: 32 - type: integer 
	Parameter ALU_OP_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_decoder.sv:293]
INFO: [Synth 8-155] case statement is not full and has no default [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_decoder.sv:309]
INFO: [Synth 8-155] case statement is not full and has no default [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_decoder.sv:146]
INFO: [Synth 8-6155] done synthesizing module 'toast_decoder' (4#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_decoder.sv:45]
INFO: [Synth 8-6157] synthesizing module 'toast_regfile' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_regfile.sv:30]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REGFILE_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter REGFILE_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'toast_regfile' (5#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_regfile.sv:30]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv:157]
INFO: [Synth 8-6157] synthesizing module 'toast_branchgen' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_branchgen.sv:24]
INFO: [Synth 8-155] case statement is not full and has no default [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_branchgen.sv:44]
INFO: [Synth 8-6155] done synthesizing module 'toast_branchgen' (6#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_branchgen.sv:24]
ERROR: [Synth 8-448] named port connection 'branch_dest_i' does not exist for instance 'branchgen_i' of module 'toast_branchgen' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv:158]
ERROR: [Synth 8-6156] failed synthesizing module 'toast_ID_stage' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv:24]
ERROR: [Synth 8-6156] failed synthesizing module 'toast_top' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8781.371 ; gain = 0.000 ; free physical = 8211 ; free virtual = 14290
---------------------------------------------------------------------------------
RTL Elaboration failed
18 Infos, 3 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50tcsg324-1
Top: toast_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 8799.387 ; gain = 0.000 ; free physical = 8179 ; free virtual = 14258
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'toast_top' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:24]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REGFILE_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter IMEM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter ALU_OP_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'toast_forwarder' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_forwarder.sv:4]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REGFILE_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'toast_forwarder' (1#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_forwarder.sv:4]
WARNING: [Synth 8-689] width (1) of port connection 'forwardA_o' does not match port width (2) of module 'toast_forwarder' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:131]
WARNING: [Synth 8-689] width (1) of port connection 'forwardB_o' does not match port width (2) of module 'toast_forwarder' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:132]
INFO: [Synth 8-6157] synthesizing module 'toast_hazards' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_hazards.sv:6]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REGFILE_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'toast_hazards' (2#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_hazards.sv:6]
INFO: [Synth 8-6157] synthesizing module 'toast_IF_stage' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_IF_stage.sv:28]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter IMEM_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'toast_IF_stage' (3#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_IF_stage.sv:28]
INFO: [Synth 8-6157] synthesizing module 'toast_ID_stage' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv:24]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REGFILE_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter REGFILE_DEPTH bound to: 32 - type: integer 
	Parameter ALU_OP_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'toast_decoder' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_decoder.sv:45]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REGFILE_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter REGFILE_DEPTH bound to: 32 - type: integer 
	Parameter ALU_OP_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_decoder.sv:293]
INFO: [Synth 8-155] case statement is not full and has no default [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_decoder.sv:309]
INFO: [Synth 8-155] case statement is not full and has no default [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_decoder.sv:146]
INFO: [Synth 8-6155] done synthesizing module 'toast_decoder' (4#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_decoder.sv:45]
INFO: [Synth 8-6157] synthesizing module 'toast_regfile' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_regfile.sv:30]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REGFILE_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter REGFILE_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'toast_regfile' (5#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_regfile.sv:30]
INFO: [Synth 8-6157] synthesizing module 'toast_branchgen' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_branchgen.sv:24]
INFO: [Synth 8-155] case statement is not full and has no default [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_branchgen.sv:44]
INFO: [Synth 8-6155] done synthesizing module 'toast_branchgen' (6#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_branchgen.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'toast_ID_stage' (7#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv:24]
ERROR: [Synth 8-448] named port connection 'ID_Rs2_data_o' does not exist for instance 'id_stage_i' of module 'toast_ID_stage' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:216]
INFO: [Synth 8-6157] synthesizing module 'toast_EX_stage' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_EX_stage.sv:25]
INFO: [Synth 8-6157] synthesizing module 'toast_alu' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_alu.sv:24]
INFO: [Synth 8-155] case statement is not full and has no default [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_alu.sv:40]
ERROR: [Synth 8-6156] failed synthesizing module 'toast_alu' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_alu.sv:24]
ERROR: [Synth 8-6156] failed synthesizing module 'toast_EX_stage' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_EX_stage.sv:25]
ERROR: [Synth 8-6156] failed synthesizing module 'toast_top' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8799.387 ; gain = 0.000 ; free physical = 8214 ; free virtual = 14293
---------------------------------------------------------------------------------
RTL Elaboration failed
22 Infos, 2 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50tcsg324-1
Top: toast_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 8818.355 ; gain = 0.000 ; free physical = 8174 ; free virtual = 14252
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'toast_top' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:24]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REGFILE_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter IMEM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter ALU_OP_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'toast_forwarder' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_forwarder.sv:4]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REGFILE_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'toast_forwarder' (1#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_forwarder.sv:4]
WARNING: [Synth 8-689] width (1) of port connection 'forwardA_o' does not match port width (2) of module 'toast_forwarder' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:131]
WARNING: [Synth 8-689] width (1) of port connection 'forwardB_o' does not match port width (2) of module 'toast_forwarder' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:132]
INFO: [Synth 8-6157] synthesizing module 'toast_hazards' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_hazards.sv:6]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REGFILE_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'toast_hazards' (2#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_hazards.sv:6]
INFO: [Synth 8-6157] synthesizing module 'toast_IF_stage' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_IF_stage.sv:28]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter IMEM_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'toast_IF_stage' (3#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_IF_stage.sv:28]
INFO: [Synth 8-6157] synthesizing module 'toast_ID_stage' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv:24]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REGFILE_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter REGFILE_DEPTH bound to: 32 - type: integer 
	Parameter ALU_OP_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'toast_decoder' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_decoder.sv:45]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REGFILE_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter REGFILE_DEPTH bound to: 32 - type: integer 
	Parameter ALU_OP_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_decoder.sv:293]
INFO: [Synth 8-155] case statement is not full and has no default [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_decoder.sv:309]
INFO: [Synth 8-155] case statement is not full and has no default [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_decoder.sv:146]
INFO: [Synth 8-6155] done synthesizing module 'toast_decoder' (4#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_decoder.sv:45]
INFO: [Synth 8-6157] synthesizing module 'toast_regfile' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_regfile.sv:30]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REGFILE_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter REGFILE_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'toast_regfile' (5#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_regfile.sv:30]
INFO: [Synth 8-6157] synthesizing module 'toast_branchgen' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_branchgen.sv:24]
INFO: [Synth 8-155] case statement is not full and has no default [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_branchgen.sv:44]
INFO: [Synth 8-6155] done synthesizing module 'toast_branchgen' (6#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_branchgen.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'toast_ID_stage' (7#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv:24]
INFO: [Synth 8-6157] synthesizing module 'toast_EX_stage' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_EX_stage.sv:25]
INFO: [Synth 8-6157] synthesizing module 'toast_alu' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_alu.sv:24]
INFO: [Synth 8-155] case statement is not full and has no default [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_alu.sv:40]
INFO: [Synth 8-6155] done synthesizing module 'toast_alu' (8#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_alu.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'toast_EX_stage' (9#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_EX_stage.sv:25]
ERROR: [Synth 8-448] named port connection 'WB_rd_data_i' does not exist for instance 'ex_stage_i' of module 'toast_EX_stage' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:276]
WARNING: [Synth 8-7071] port 'EX_rd_addr_o' of module 'toast_EX_stage' is unconnected for instance 'ex_stage_i' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:240]
WARNING: [Synth 8-7071] port 'WB_rd_wr_data_i' of module 'toast_EX_stage' is unconnected for instance 'ex_stage_i' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:240]
WARNING: [Synth 8-7071] port 'ID_exception_i' of module 'toast_EX_stage' is unconnected for instance 'ex_stage_i' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:240]
WARNING: [Synth 8-7023] instance 'ex_stage_i' of module 'toast_EX_stage' has 37 connections declared, but only 34 given [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:240]
INFO: [Synth 8-6157] synthesizing module 'toast_MEM_stage' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_MEM_stage.sv:31]
INFO: [Synth 8-155] case statement is not full and has no default [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_MEM_stage.sv:133]
ERROR: [Synth 8-6156] failed synthesizing module 'toast_MEM_stage' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_MEM_stage.sv:31]
ERROR: [Synth 8-6156] failed synthesizing module 'toast_top' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8818.355 ; gain = 0.000 ; free physical = 8205 ; free virtual = 14284
---------------------------------------------------------------------------------
RTL Elaboration failed
26 Infos, 6 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50tcsg324-1
Top: toast_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 8818.355 ; gain = 0.000 ; free physical = 8176 ; free virtual = 14255
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'toast_top' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:24]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REGFILE_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter IMEM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter ALU_OP_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'toast_forwarder' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_forwarder.sv:4]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REGFILE_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'toast_forwarder' (1#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_forwarder.sv:4]
WARNING: [Synth 8-689] width (1) of port connection 'forwardA_o' does not match port width (2) of module 'toast_forwarder' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:131]
WARNING: [Synth 8-689] width (1) of port connection 'forwardB_o' does not match port width (2) of module 'toast_forwarder' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:132]
INFO: [Synth 8-6157] synthesizing module 'toast_hazards' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_hazards.sv:6]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REGFILE_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'toast_hazards' (2#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_hazards.sv:6]
INFO: [Synth 8-6157] synthesizing module 'toast_IF_stage' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_IF_stage.sv:28]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter IMEM_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'toast_IF_stage' (3#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_IF_stage.sv:28]
INFO: [Synth 8-6157] synthesizing module 'toast_ID_stage' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv:24]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REGFILE_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter REGFILE_DEPTH bound to: 32 - type: integer 
	Parameter ALU_OP_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'toast_decoder' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_decoder.sv:45]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REGFILE_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter REGFILE_DEPTH bound to: 32 - type: integer 
	Parameter ALU_OP_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_decoder.sv:293]
INFO: [Synth 8-155] case statement is not full and has no default [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_decoder.sv:309]
INFO: [Synth 8-155] case statement is not full and has no default [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_decoder.sv:146]
INFO: [Synth 8-6155] done synthesizing module 'toast_decoder' (4#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_decoder.sv:45]
INFO: [Synth 8-6157] synthesizing module 'toast_regfile' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_regfile.sv:30]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REGFILE_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter REGFILE_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'toast_regfile' (5#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_regfile.sv:30]
INFO: [Synth 8-6157] synthesizing module 'toast_branchgen' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_branchgen.sv:24]
INFO: [Synth 8-155] case statement is not full and has no default [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_branchgen.sv:44]
INFO: [Synth 8-6155] done synthesizing module 'toast_branchgen' (6#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_branchgen.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'toast_ID_stage' (7#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv:24]
INFO: [Synth 8-6157] synthesizing module 'toast_EX_stage' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_EX_stage.sv:25]
INFO: [Synth 8-6157] synthesizing module 'toast_alu' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_alu.sv:24]
INFO: [Synth 8-155] case statement is not full and has no default [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_alu.sv:40]
INFO: [Synth 8-6155] done synthesizing module 'toast_alu' (8#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_alu.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'toast_EX_stage' (9#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_EX_stage.sv:25]
WARNING: [Synth 8-7071] port 'EX_rd_addr_o' of module 'toast_EX_stage' is unconnected for instance 'ex_stage_i' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:240]
WARNING: [Synth 8-7071] port 'ID_exception_i' of module 'toast_EX_stage' is unconnected for instance 'ex_stage_i' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:240]
WARNING: [Synth 8-7023] instance 'ex_stage_i' of module 'toast_EX_stage' has 37 connections declared, but only 35 given [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:240]
INFO: [Synth 8-6157] synthesizing module 'toast_MEM_stage' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_MEM_stage.sv:31]
INFO: [Synth 8-155] case statement is not full and has no default [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_MEM_stage.sv:133]
INFO: [Synth 8-6155] done synthesizing module 'toast_MEM_stage' (10#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_MEM_stage.sv:31]
INFO: [Synth 8-6157] synthesizing module 'toast_WB_stage' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_WB_stage.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'toast_WB_stage' (11#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_WB_stage.sv:24]
ERROR: [Synth 8-448] named port connection 'WB_rd_wr_en' does not exist for instance 'wb_stage_i' of module 'toast_WB_stage' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:336]
ERROR: [Synth 8-448] named port connection 'MEM_rd_wr_en' does not exist for instance 'wb_stage_i' of module 'toast_WB_stage' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:342]
ERROR: [Synth 8-6156] failed synthesizing module 'toast_top' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8818.355 ; gain = 0.000 ; free physical = 8208 ; free virtual = 14286
---------------------------------------------------------------------------------
RTL Elaboration failed
29 Infos, 5 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50tcsg324-1
Top: toast_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 8884.188 ; gain = 0.000 ; free physical = 8157 ; free virtual = 14236
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'toast_top' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:24]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REGFILE_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter IMEM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter ALU_OP_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'toast_forwarder' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_forwarder.sv:4]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REGFILE_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'toast_forwarder' (1#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_forwarder.sv:4]
WARNING: [Synth 8-689] width (1) of port connection 'forwardA_o' does not match port width (2) of module 'toast_forwarder' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:131]
WARNING: [Synth 8-689] width (1) of port connection 'forwardB_o' does not match port width (2) of module 'toast_forwarder' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:132]
INFO: [Synth 8-6157] synthesizing module 'toast_hazards' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_hazards.sv:6]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REGFILE_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'toast_hazards' (2#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_hazards.sv:6]
INFO: [Synth 8-6157] synthesizing module 'toast_IF_stage' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_IF_stage.sv:28]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter IMEM_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'toast_IF_stage' (3#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_IF_stage.sv:28]
INFO: [Synth 8-6157] synthesizing module 'toast_ID_stage' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv:24]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REGFILE_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter REGFILE_DEPTH bound to: 32 - type: integer 
	Parameter ALU_OP_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'toast_decoder' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_decoder.sv:45]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REGFILE_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter REGFILE_DEPTH bound to: 32 - type: integer 
	Parameter ALU_OP_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_decoder.sv:293]
INFO: [Synth 8-155] case statement is not full and has no default [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_decoder.sv:309]
INFO: [Synth 8-155] case statement is not full and has no default [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_decoder.sv:146]
INFO: [Synth 8-6155] done synthesizing module 'toast_decoder' (4#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_decoder.sv:45]
INFO: [Synth 8-6157] synthesizing module 'toast_regfile' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_regfile.sv:30]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REGFILE_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter REGFILE_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'toast_regfile' (5#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_regfile.sv:30]
INFO: [Synth 8-6157] synthesizing module 'toast_branchgen' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_branchgen.sv:24]
INFO: [Synth 8-155] case statement is not full and has no default [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_branchgen.sv:44]
INFO: [Synth 8-6155] done synthesizing module 'toast_branchgen' (6#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_branchgen.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'toast_ID_stage' (7#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv:24]
INFO: [Synth 8-6157] synthesizing module 'toast_EX_stage' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_EX_stage.sv:25]
INFO: [Synth 8-6157] synthesizing module 'toast_alu' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_alu.sv:24]
INFO: [Synth 8-155] case statement is not full and has no default [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_alu.sv:40]
INFO: [Synth 8-6155] done synthesizing module 'toast_alu' (8#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_alu.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'toast_EX_stage' (9#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_EX_stage.sv:25]
WARNING: [Synth 8-7071] port 'EX_rd_addr_o' of module 'toast_EX_stage' is unconnected for instance 'ex_stage_i' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:240]
WARNING: [Synth 8-7071] port 'ID_exception_i' of module 'toast_EX_stage' is unconnected for instance 'ex_stage_i' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:240]
WARNING: [Synth 8-7023] instance 'ex_stage_i' of module 'toast_EX_stage' has 37 connections declared, but only 35 given [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:240]
INFO: [Synth 8-6157] synthesizing module 'toast_MEM_stage' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_MEM_stage.sv:31]
INFO: [Synth 8-155] case statement is not full and has no default [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_MEM_stage.sv:133]
INFO: [Synth 8-6155] done synthesizing module 'toast_MEM_stage' (10#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_MEM_stage.sv:31]
INFO: [Synth 8-6157] synthesizing module 'toast_WB_stage' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_WB_stage.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'toast_WB_stage' (11#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_WB_stage.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'toast_top' (12#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8884.188 ; gain = 0.000 ; free physical = 8184 ; free virtual = 14264
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8884.188 ; gain = 0.000 ; free physical = 8184 ; free virtual = 14265
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8884.188 ; gain = 0.000 ; free physical = 8184 ; free virtual = 14265
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 8884.188 ; gain = 0.000 ; free physical = 8181 ; free virtual = 14262
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 8884.188 ; gain = 0.000 ; free physical = 8097 ; free virtual = 14193
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 8884.188 ; gain = 0.000 ; free physical = 7986 ; free virtual = 14090
32 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 8884.188 ; gain = 0.000 ; free physical = 7986 ; free virtual = 14090
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 9184.082 ; gain = 0.000 ; free physical = 8405 ; free virtual = 14425
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'toast_top' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:24]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REGFILE_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter IMEM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter ALU_OP_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'toast_forwarder' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_forwarder.sv:4]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REGFILE_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'toast_forwarder' (1#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_forwarder.sv:4]
WARNING: [Synth 8-689] width (1) of port connection 'forwardA_o' does not match port width (2) of module 'toast_forwarder' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:131]
WARNING: [Synth 8-689] width (1) of port connection 'forwardB_o' does not match port width (2) of module 'toast_forwarder' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:132]
INFO: [Synth 8-6157] synthesizing module 'toast_hazards' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_hazards.sv:6]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REGFILE_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'toast_hazards' (2#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_hazards.sv:6]
INFO: [Synth 8-6157] synthesizing module 'toast_IF_stage' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_IF_stage.sv:28]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter IMEM_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'toast_IF_stage' (3#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_IF_stage.sv:28]
INFO: [Synth 8-6157] synthesizing module 'toast_ID_stage' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv:24]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REGFILE_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter REGFILE_DEPTH bound to: 32 - type: integer 
	Parameter ALU_OP_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'toast_decoder' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_decoder.sv:45]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REGFILE_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter REGFILE_DEPTH bound to: 32 - type: integer 
	Parameter ALU_OP_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_decoder.sv:293]
INFO: [Synth 8-155] case statement is not full and has no default [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_decoder.sv:309]
INFO: [Synth 8-155] case statement is not full and has no default [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_decoder.sv:146]
INFO: [Synth 8-6155] done synthesizing module 'toast_decoder' (4#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_decoder.sv:45]
INFO: [Synth 8-6157] synthesizing module 'toast_regfile' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_regfile.sv:30]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REGFILE_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter REGFILE_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'toast_regfile' (5#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_regfile.sv:30]
INFO: [Synth 8-6157] synthesizing module 'toast_branchgen' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_branchgen.sv:24]
INFO: [Synth 8-155] case statement is not full and has no default [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_branchgen.sv:44]
INFO: [Synth 8-6155] done synthesizing module 'toast_branchgen' (6#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_branchgen.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'toast_ID_stage' (7#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv:24]
INFO: [Synth 8-6157] synthesizing module 'toast_EX_stage' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_EX_stage.sv:25]
INFO: [Synth 8-6157] synthesizing module 'toast_alu' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_alu.sv:24]
INFO: [Synth 8-155] case statement is not full and has no default [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_alu.sv:40]
INFO: [Synth 8-6155] done synthesizing module 'toast_alu' (8#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_alu.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'toast_EX_stage' (9#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_EX_stage.sv:25]
WARNING: [Synth 8-7071] port 'ID_exception_i' of module 'toast_EX_stage' is unconnected for instance 'ex_stage_i' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:240]
WARNING: [Synth 8-7023] instance 'ex_stage_i' of module 'toast_EX_stage' has 37 connections declared, but only 36 given [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:240]
INFO: [Synth 8-6157] synthesizing module 'toast_MEM_stage' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_MEM_stage.sv:31]
INFO: [Synth 8-155] case statement is not full and has no default [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_MEM_stage.sv:133]
INFO: [Synth 8-6155] done synthesizing module 'toast_MEM_stage' (10#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_MEM_stage.sv:31]
WARNING: [Synth 8-7071] port 'MEM_rd_wr_data_o' of module 'toast_MEM_stage' is unconnected for instance 'mem_stage_i' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:295]
WARNING: [Synth 8-7023] instance 'mem_stage_i' of module 'toast_MEM_stage' has 23 connections declared, but only 22 given [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:295]
INFO: [Synth 8-6157] synthesizing module 'toast_WB_stage' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_WB_stage.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'toast_WB_stage' (11#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_WB_stage.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'toast_top' (12#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9184.082 ; gain = 0.000 ; free physical = 8427 ; free virtual = 14447
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9184.082 ; gain = 0.000 ; free physical = 8431 ; free virtual = 14451
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9184.082 ; gain = 0.000 ; free physical = 8431 ; free virtual = 14451
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 9184.082 ; gain = 0.000 ; free physical = 8505 ; free virtual = 14525
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 9184.082 ; gain = 0.000 ; free physical = 8417 ; free virtual = 14437
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9288.207 ; gain = 0.000 ; free physical = 7962 ; free virtual = 14078
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'toast_top' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:24]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REGFILE_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter IMEM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter ALU_OP_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'toast_forwarder' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_forwarder.sv:4]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REGFILE_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'toast_forwarder' (1#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_forwarder.sv:4]
WARNING: [Synth 8-689] width (1) of port connection 'forwardA_o' does not match port width (2) of module 'toast_forwarder' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:130]
WARNING: [Synth 8-689] width (1) of port connection 'forwardB_o' does not match port width (2) of module 'toast_forwarder' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:131]
INFO: [Synth 8-6157] synthesizing module 'toast_hazards' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_hazards.sv:6]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REGFILE_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'toast_hazards' (2#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_hazards.sv:6]
INFO: [Synth 8-6157] synthesizing module 'toast_IF_stage' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_IF_stage.sv:28]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter IMEM_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'toast_IF_stage' (3#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_IF_stage.sv:28]
INFO: [Synth 8-6157] synthesizing module 'toast_ID_stage' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv:24]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REGFILE_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter REGFILE_DEPTH bound to: 32 - type: integer 
	Parameter ALU_OP_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'toast_decoder' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_decoder.sv:45]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REGFILE_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter REGFILE_DEPTH bound to: 32 - type: integer 
	Parameter ALU_OP_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_decoder.sv:293]
INFO: [Synth 8-155] case statement is not full and has no default [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_decoder.sv:309]
INFO: [Synth 8-155] case statement is not full and has no default [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_decoder.sv:146]
INFO: [Synth 8-6155] done synthesizing module 'toast_decoder' (4#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_decoder.sv:45]
INFO: [Synth 8-6157] synthesizing module 'toast_regfile' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_regfile.sv:30]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REGFILE_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter REGFILE_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'toast_regfile' (5#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_regfile.sv:30]
INFO: [Synth 8-6157] synthesizing module 'toast_branchgen' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_branchgen.sv:24]
INFO: [Synth 8-155] case statement is not full and has no default [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_branchgen.sv:44]
INFO: [Synth 8-6155] done synthesizing module 'toast_branchgen' (6#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_branchgen.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'toast_ID_stage' (7#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv:24]
INFO: [Synth 8-6157] synthesizing module 'toast_EX_stage' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_EX_stage.sv:25]
INFO: [Synth 8-6157] synthesizing module 'toast_alu' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_alu.sv:24]
INFO: [Synth 8-155] case statement is not full and has no default [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_alu.sv:40]
INFO: [Synth 8-6155] done synthesizing module 'toast_alu' (8#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_alu.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'toast_EX_stage' (9#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_EX_stage.sv:25]
WARNING: [Synth 8-7071] port 'ID_exception_i' of module 'toast_EX_stage' is unconnected for instance 'ex_stage_i' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:239]
WARNING: [Synth 8-7023] instance 'ex_stage_i' of module 'toast_EX_stage' has 37 connections declared, but only 36 given [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:239]
INFO: [Synth 8-6157] synthesizing module 'toast_MEM_stage' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_MEM_stage.sv:31]
INFO: [Synth 8-155] case statement is not full and has no default [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_MEM_stage.sv:133]
INFO: [Synth 8-6155] done synthesizing module 'toast_MEM_stage' (10#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_MEM_stage.sv:31]
WARNING: [Synth 8-7071] port 'MEM_rd_wr_data_o' of module 'toast_MEM_stage' is unconnected for instance 'mem_stage_i' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:294]
WARNING: [Synth 8-7023] instance 'mem_stage_i' of module 'toast_MEM_stage' has 23 connections declared, but only 22 given [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:294]
INFO: [Synth 8-6157] synthesizing module 'toast_WB_stage' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_WB_stage.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'toast_WB_stage' (11#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_WB_stage.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'toast_top' (12#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9288.207 ; gain = 0.000 ; free physical = 8005 ; free virtual = 14121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9288.207 ; gain = 0.000 ; free physical = 8006 ; free virtual = 14122
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9288.207 ; gain = 0.000 ; free physical = 8006 ; free virtual = 14122
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.04 . Memory (MB): peak = 9288.207 ; gain = 0.000 ; free physical = 8062 ; free virtual = 14178
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 9288.207 ; gain = 0.000 ; free physical = 7968 ; free virtual = 14084
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 9479.297 ; gain = 8.004 ; free physical = 7887 ; free virtual = 14003
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'toast_top' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:24]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REGFILE_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter IMEM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter ALU_OP_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'toast_forwarder' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_forwarder.sv:4]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REGFILE_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'toast_forwarder' (1#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_forwarder.sv:4]
WARNING: [Synth 8-689] width (1) of port connection 'forwardA_o' does not match port width (2) of module 'toast_forwarder' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:130]
WARNING: [Synth 8-689] width (1) of port connection 'forwardB_o' does not match port width (2) of module 'toast_forwarder' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:131]
INFO: [Synth 8-6157] synthesizing module 'toast_hazards' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_hazards.sv:6]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REGFILE_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'toast_hazards' (2#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_hazards.sv:6]
INFO: [Synth 8-6157] synthesizing module 'toast_IF_stage' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_IF_stage.sv:28]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter IMEM_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'toast_IF_stage' (3#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_IF_stage.sv:28]
INFO: [Synth 8-6157] synthesizing module 'toast_ID_stage' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv:24]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REGFILE_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter REGFILE_DEPTH bound to: 32 - type: integer 
	Parameter ALU_OP_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'toast_decoder' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_decoder.sv:45]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REGFILE_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter REGFILE_DEPTH bound to: 32 - type: integer 
	Parameter ALU_OP_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_decoder.sv:293]
INFO: [Synth 8-155] case statement is not full and has no default [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_decoder.sv:309]
INFO: [Synth 8-155] case statement is not full and has no default [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_decoder.sv:146]
INFO: [Synth 8-6155] done synthesizing module 'toast_decoder' (4#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_decoder.sv:45]
INFO: [Synth 8-6157] synthesizing module 'toast_regfile' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_regfile.sv:30]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REGFILE_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter REGFILE_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'toast_regfile' (5#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_regfile.sv:30]
INFO: [Synth 8-6157] synthesizing module 'toast_branchgen' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_branchgen.sv:24]
INFO: [Synth 8-155] case statement is not full and has no default [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_branchgen.sv:44]
INFO: [Synth 8-6155] done synthesizing module 'toast_branchgen' (6#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_branchgen.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'toast_ID_stage' (7#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv:24]
INFO: [Synth 8-6157] synthesizing module 'toast_EX_stage' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_EX_stage.sv:25]
INFO: [Synth 8-6157] synthesizing module 'toast_alu' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_alu.sv:24]
INFO: [Synth 8-155] case statement is not full and has no default [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_alu.sv:40]
INFO: [Synth 8-6155] done synthesizing module 'toast_alu' (8#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_alu.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'toast_EX_stage' (9#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_EX_stage.sv:25]
WARNING: [Synth 8-7071] port 'ID_exception_i' of module 'toast_EX_stage' is unconnected for instance 'ex_stage_i' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:239]
WARNING: [Synth 8-7023] instance 'ex_stage_i' of module 'toast_EX_stage' has 37 connections declared, but only 36 given [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:239]
INFO: [Synth 8-6157] synthesizing module 'toast_MEM_stage' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_MEM_stage.sv:31]
INFO: [Synth 8-155] case statement is not full and has no default [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_MEM_stage.sv:133]
INFO: [Synth 8-6155] done synthesizing module 'toast_MEM_stage' (10#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_MEM_stage.sv:31]
WARNING: [Synth 8-7071] port 'MEM_rd_wr_data_o' of module 'toast_MEM_stage' is unconnected for instance 'mem_stage_i' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:294]
WARNING: [Synth 8-7023] instance 'mem_stage_i' of module 'toast_MEM_stage' has 23 connections declared, but only 22 given [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:294]
INFO: [Synth 8-6157] synthesizing module 'toast_WB_stage' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_WB_stage.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'toast_WB_stage' (11#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_WB_stage.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'toast_top' (12#1) [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 9479.297 ; gain = 8.004 ; free physical = 7922 ; free virtual = 14038
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 9479.297 ; gain = 8.004 ; free physical = 7926 ; free virtual = 14042
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 9479.297 ; gain = 8.004 ; free physical = 7926 ; free virtual = 14042
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 9479.297 ; gain = 0.000 ; free physical = 7987 ; free virtual = 14103
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 9479.297 ; gain = 24.012 ; free physical = 7927 ; free virtual = 14045
set_property IS_GLOBAL_INCLUDE 1 [get_files /home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_def_pkg.sv]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscvTests_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srli.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slti.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srl.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/addi.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/and.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lui.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sltu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lb.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/andi.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srai.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sll.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lhu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slt.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bltu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lbu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/ori.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sub.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sra.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bge.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/or.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/blt.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sltiu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sb.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sw.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lw.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xor.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/auipc.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/beq.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/jalr.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xori.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/add.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bne.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slli.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/jal.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sh.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bgeu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/fence_i.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lh.S.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj riscvTests_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_def_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_EX_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_EX_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_ID_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_IF_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_IF_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_MEM_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_MEM_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_WB_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_WB_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_branchgen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_branchgen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_forwarder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_forwarder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_hazards.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_hazards
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Test/riscv-tests_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscvTests_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
xelab -wto 4ab5102faaa04b3ba47706ec12b94608 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot riscvTests_tb_behav xil_defaultlib.riscvTests_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 4ab5102faaa04b3ba47706ec12b94608 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot riscvTests_tb_behav xil_defaultlib.riscvTests_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2991] 'ID_inst' is not declared under prefix 'UUT' [/home/george/Documents/work/RISCV/Toast-RV32i/Test/riscv-tests_tb.sv:115]
ERROR: [VRFC 10-2991] 'ID_inst' is not declared under prefix 'UUT' [/home/george/Documents/work/RISCV/Toast-RV32i/Test/riscv-tests_tb.sv:116]
ERROR: [VRFC 10-2991] 'ID_inst' is not declared under prefix 'UUT' [/home/george/Documents/work/RISCV/Toast-RV32i/Test/riscv-tests_tb.sv:117]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardA_o' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:130]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardB_o' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:131]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardA_i' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:274]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardB_i' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:275]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscvTests_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srli.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slti.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srl.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/addi.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/and.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lui.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sltu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lb.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/andi.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srai.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sll.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lhu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slt.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bltu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lbu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/ori.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sub.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sra.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bge.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/or.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/blt.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sltiu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sb.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sw.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lw.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xor.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/auipc.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/beq.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/jalr.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xori.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/add.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bne.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slli.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/jal.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sh.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bgeu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/fence_i.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lh.S.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj riscvTests_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_def_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_EX_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_EX_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_ID_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_IF_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_IF_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_MEM_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_MEM_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_WB_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_WB_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_branchgen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_branchgen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_forwarder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_forwarder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_hazards.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_hazards
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Test/riscv-tests_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscvTests_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
xelab -wto 4ab5102faaa04b3ba47706ec12b94608 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot riscvTests_tb_behav xil_defaultlib.riscvTests_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 4ab5102faaa04b3ba47706ec12b94608 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot riscvTests_tb_behav xil_defaultlib.riscvTests_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardA_o' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:130]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardB_o' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:131]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardA_i' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:274]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardB_i' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:275]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.toast_forwarder
Compiling module xil_defaultlib.toast_hazards
Compiling module xil_defaultlib.toast_IF_stage
Compiling module xil_defaultlib.toast_decoder
Compiling module xil_defaultlib.toast_regfile
Compiling module xil_defaultlib.toast_branchgen
Compiling module xil_defaultlib.toast_ID_stage
Compiling module xil_defaultlib.toast_alu
Compiling module xil_defaultlib.toast_EX_stage
Compiling module xil_defaultlib.toast_MEM_stage
Compiling module xil_defaultlib.toast_WB_stage
Compiling module xil_defaultlib.toast_top
Compiling module xil_defaultlib.riscvTests_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscvTests_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xsim.dir/riscvTests_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xsim.dir/riscvTests_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Jul 24 14:59:30 2021. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Jul 24 14:59:30 2021...
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 9519.312 ; gain = 0.000 ; free physical = 7789 ; free virtual = 14019
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "riscvTests_tb_behav -key {Behavioral:sim_1:Functional:riscvTests_tb} -tclbatch {riscvTests_tb.tcl} -view {/home/george/Documents/work/RISCV/RISCV_Project/riscvTests_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config /home/george/Documents/work/RISCV/RISCV_Project/riscvTests_tb_behav.wcfg
WARNING: Simulation object /riscvTests_tb/UUT/IF_inst/ID_Jump was not found in the design.
WARNING: Simulation object /riscvTests_tb/UUT/IF_inst/ID_PC_dest was not found in the design.
WARNING: Simulation object /riscvTests_tb/UUT/IF_inst/EX_PC_Branch was not found in the design.
WARNING: Simulation object /riscvTests_tb/UUT/IF_inst/EX_PC_Branch_dest was not found in the design.
WARNING: Simulation object /riscvTests_tb/UUT/IF_inst/IF_PC was not found in the design.
WARNING: Simulation object /riscvTests_tb/UUT/IF_inst/IF_Instruction was not found in the design.
WARNING: Simulation object /riscvTests_tb/UUT/ID_inst/ID_BranchGen/PC was not found in the design.
WARNING: Simulation object /riscvTests_tb/UUT/ID_inst/ID_BranchGen/Immediate was not found in the design.
WARNING: Simulation object /riscvTests_tb/UUT/ID_inst/ID_BranchGen/Branch_dest was not found in the design.
WARNING: Simulation object /riscvTests_tb/UUT/ID_inst/RV32I_REGFILE/Regfile_data was not found in the design.
WARNING: Simulation object /riscvTests_tb/DMEM was not found in the design.
WARNING: Simulation object /riscvTests_tb/PROGMEM was not found in the design.
WARNING: Simulation object /riscvTests_tb/IMEM was not found in the design.
source riscvTests_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'riscvTests_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 9519.312 ; gain = 0.000 ; free physical = 7738 ; free virtual = 13978
source rvTest.tcl
# relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscvTests_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srli.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slti.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srl.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/addi.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/and.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lui.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sltu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lb.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/andi.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srai.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sll.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lhu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slt.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bltu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lbu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/ori.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sub.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sra.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bge.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/or.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/blt.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sltiu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sb.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sw.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lw.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xor.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/auipc.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/beq.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/jalr.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xori.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/add.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bne.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slli.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/jal.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sh.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bgeu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/fence_i.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lh.S.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj riscvTests_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
xelab -wto 4ab5102faaa04b3ba47706ec12b94608 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot riscvTests_tb_behav xil_defaultlib.riscvTests_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 4ab5102faaa04b3ba47706ec12b94608 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot riscvTests_tb_behav xil_defaultlib.riscvTests_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardA_o' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:130]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardB_o' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:131]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardA_i' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:274]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardB_i' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:275]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 9519.312 ; gain = 0.000 ; free physical = 7774 ; free virtual = 14015
# restart
INFO: [Simtcl 6-17] Simulation restarted
# open_vcd
# log_vcd /riscvTests_tb/*
INFO: HDL object /riscvTests_tb/tests is an unpacked array. VCD does not support unpacked array type according to IEEE LRM 1800-2009, section21.7.5.
INFO: HDL object /riscvTests_tb/MEMORY is an unpacked array. VCD does not support unpacked array type according to IEEE LRM 1800-2009, section21.7.5.
# run 20 us
TIMED OUT, TEST FAILED
$finish called at time : 19995 ns : File "/home/george/Documents/work/RISCV/Toast-RV32i/Test/riscv-tests_tb.sv" Line 136
# close_vcd
source rvTest.tcl
# relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscvTests_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srli.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slti.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srl.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/addi.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/and.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lui.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sltu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lb.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/andi.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srai.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sll.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lhu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slt.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bltu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lbu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/ori.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sub.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sra.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bge.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/or.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/blt.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sltiu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sb.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sw.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lw.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xor.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/auipc.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/beq.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/jalr.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xori.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/add.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bne.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slli.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/jal.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sh.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bgeu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/fence_i.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lh.S.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj riscvTests_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_def_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_EX_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_EX_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_ID_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_IF_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_IF_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_MEM_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_MEM_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_WB_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_WB_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_branchgen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_branchgen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_forwarder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_forwarder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_hazards.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_hazards
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Test/riscv-tests_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscvTests_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
xelab -wto 4ab5102faaa04b3ba47706ec12b94608 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot riscvTests_tb_behav xil_defaultlib.riscvTests_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 4ab5102faaa04b3ba47706ec12b94608 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot riscvTests_tb_behav xil_defaultlib.riscvTests_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardA_o' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:130]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardB_o' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:131]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardA_i' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:274]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardB_i' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:275]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.toast_forwarder
Compiling module xil_defaultlib.toast_hazards
Compiling module xil_defaultlib.toast_IF_stage
Compiling module xil_defaultlib.toast_decoder
Compiling module xil_defaultlib.toast_regfile
Compiling module xil_defaultlib.toast_branchgen
Compiling module xil_defaultlib.toast_ID_stage
Compiling module xil_defaultlib.toast_alu
Compiling module xil_defaultlib.toast_EX_stage
Compiling module xil_defaultlib.toast_MEM_stage
Compiling module xil_defaultlib.toast_WB_stage
Compiling module xil_defaultlib.toast_top
Compiling module xil_defaultlib.riscvTests_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscvTests_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 9604.125 ; gain = 84.812 ; free physical = 7775 ; free virtual = 14016
# restart
INFO: [Simtcl 6-17] Simulation restarted
# open_vcd
# log_vcd /riscvTests_tb/*
INFO: HDL object /riscvTests_tb/tests is an unpacked array. VCD does not support unpacked array type according to IEEE LRM 1800-2009, section21.7.5.
INFO: HDL object /riscvTests_tb/MEMORY is an unpacked array. VCD does not support unpacked array type according to IEEE LRM 1800-2009, section21.7.5.
# run 20 us
TIMED OUT, TEST FAILED
$finish called at time : 19995 ns : File "/home/george/Documents/work/RISCV/Toast-RV32i/Test/riscv-tests_tb.sv" Line 136
# close_vcd
source rvTest.tcl
# relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscvTests_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srli.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slti.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srl.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/addi.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/and.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lui.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sltu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lb.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/andi.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srai.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sll.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lhu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slt.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bltu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lbu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/ori.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sub.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sra.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bge.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/or.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/blt.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sltiu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sb.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sw.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lw.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xor.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/auipc.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/beq.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/jalr.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xori.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/add.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bne.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slli.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/jal.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sh.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bgeu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/fence_i.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lh.S.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj riscvTests_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_def_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_EX_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_EX_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_ID_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_IF_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_IF_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_MEM_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_MEM_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_WB_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_WB_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_branchgen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_branchgen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_forwarder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_forwarder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_hazards.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_hazards
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Test/riscv-tests_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscvTests_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
xelab -wto 4ab5102faaa04b3ba47706ec12b94608 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot riscvTests_tb_behav xil_defaultlib.riscvTests_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 4ab5102faaa04b3ba47706ec12b94608 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot riscvTests_tb_behav xil_defaultlib.riscvTests_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardA_o' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:130]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardB_o' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:131]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardA_i' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:274]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardB_i' [/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv:275]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.toast_forwarder
Compiling module xil_defaultlib.toast_hazards
Compiling module xil_defaultlib.toast_IF_stage
Compiling module xil_defaultlib.toast_decoder
Compiling module xil_defaultlib.toast_regfile
Compiling module xil_defaultlib.toast_branchgen
Compiling module xil_defaultlib.toast_ID_stage
Compiling module xil_defaultlib.toast_alu
Compiling module xil_defaultlib.toast_EX_stage
Compiling module xil_defaultlib.toast_MEM_stage
Compiling module xil_defaultlib.toast_WB_stage
Compiling module xil_defaultlib.toast_top
Compiling module xil_defaultlib.riscvTests_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscvTests_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 9631.137 ; gain = 0.000 ; free physical = 7680 ; free virtual = 13950
# restart
INFO: [Simtcl 6-17] Simulation restarted
# open_vcd
# log_vcd /riscvTests_tb/*
INFO: HDL object /riscvTests_tb/tests is an unpacked array. VCD does not support unpacked array type according to IEEE LRM 1800-2009, section21.7.5.
INFO: HDL object /riscvTests_tb/MEMORY is an unpacked array. VCD does not support unpacked array type according to IEEE LRM 1800-2009, section21.7.5.
# run 20 us
TIMED OUT, TEST FAILED
$finish called at time : 19995 ns : File "/home/george/Documents/work/RISCV/Toast-RV32i/Test/riscv-tests_tb.sv" Line 136
# close_vcd
source rvTest.tcl
# relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscvTests_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srli.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slti.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srl.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/addi.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/and.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lui.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sltu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lb.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/andi.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srai.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sll.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lhu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slt.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bltu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lbu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/ori.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sub.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sra.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bge.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/or.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/blt.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sltiu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sb.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sw.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lw.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xor.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/auipc.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/beq.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/jalr.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xori.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/add.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bne.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slli.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/jal.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sh.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bgeu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/fence_i.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lh.S.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj riscvTests_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_def_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_EX_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_EX_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_ID_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_IF_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_IF_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_MEM_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_MEM_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_WB_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_WB_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_branchgen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_branchgen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_forwarder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_forwarder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_hazards.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_hazards
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Test/riscv-tests_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscvTests_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
xelab -wto 4ab5102faaa04b3ba47706ec12b94608 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot riscvTests_tb_behav xil_defaultlib.riscvTests_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 4ab5102faaa04b3ba47706ec12b94608 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot riscvTests_tb_behav xil_defaultlib.riscvTests_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.toast_forwarder
Compiling module xil_defaultlib.toast_hazards
Compiling module xil_defaultlib.toast_IF_stage
Compiling module xil_defaultlib.toast_decoder
Compiling module xil_defaultlib.toast_regfile
Compiling module xil_defaultlib.toast_branchgen
Compiling module xil_defaultlib.toast_ID_stage
Compiling module xil_defaultlib.toast_alu
Compiling module xil_defaultlib.toast_EX_stage
Compiling module xil_defaultlib.toast_MEM_stage
Compiling module xil_defaultlib.toast_WB_stage
Compiling module xil_defaultlib.toast_top
Compiling module xil_defaultlib.riscvTests_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscvTests_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 9703.172 ; gain = 24.012 ; free physical = 7592 ; free virtual = 13933
# restart
INFO: [Simtcl 6-17] Simulation restarted
# open_vcd
# log_vcd /riscvTests_tb/*
INFO: HDL object /riscvTests_tb/tests is an unpacked array. VCD does not support unpacked array type according to IEEE LRM 1800-2009, section21.7.5.
INFO: HDL object /riscvTests_tb/MEMORY is an unpacked array. VCD does not support unpacked array type according to IEEE LRM 1800-2009, section21.7.5.
# run 20 us
TIMED OUT, TEST FAILED
$finish called at time : 19995 ns : File "/home/george/Documents/work/RISCV/Toast-RV32i/Test/riscv-tests_tb.sv" Line 136
# close_vcd
source rvTest.tcl
# relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscvTests_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srli.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slti.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srl.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/addi.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/and.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lui.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sltu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lb.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/andi.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srai.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sll.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lhu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slt.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bltu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lbu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/ori.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sub.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sra.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bge.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/or.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/blt.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sltiu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sb.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sw.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lw.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xor.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/auipc.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/beq.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/jalr.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xori.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/add.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bne.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slli.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/jal.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sh.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bgeu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/fence_i.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lh.S.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj riscvTests_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_def_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_EX_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_EX_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_ID_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_IF_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_IF_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_MEM_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_MEM_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_WB_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_WB_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_branchgen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_branchgen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_forwarder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_forwarder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_hazards.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_hazards
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Test/riscv-tests_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscvTests_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
xelab -wto 4ab5102faaa04b3ba47706ec12b94608 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot riscvTests_tb_behav xil_defaultlib.riscvTests_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 4ab5102faaa04b3ba47706ec12b94608 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot riscvTests_tb_behav xil_defaultlib.riscvTests_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.toast_forwarder
Compiling module xil_defaultlib.toast_hazards
Compiling module xil_defaultlib.toast_IF_stage
Compiling module xil_defaultlib.toast_decoder
Compiling module xil_defaultlib.toast_regfile
Compiling module xil_defaultlib.toast_branchgen
Compiling module xil_defaultlib.toast_ID_stage
Compiling module xil_defaultlib.toast_alu
Compiling module xil_defaultlib.toast_EX_stage
Compiling module xil_defaultlib.toast_MEM_stage
Compiling module xil_defaultlib.toast_WB_stage
Compiling module xil_defaultlib.toast_top
Compiling module xil_defaultlib.riscvTests_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscvTests_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 9754.207 ; gain = 27.023 ; free physical = 7515 ; free virtual = 13897
# restart
INFO: [Simtcl 6-17] Simulation restarted
# open_vcd
# log_vcd /riscvTests_tb/*
INFO: HDL object /riscvTests_tb/tests is an unpacked array. VCD does not support unpacked array type according to IEEE LRM 1800-2009, section21.7.5.
INFO: HDL object /riscvTests_tb/MEMORY is an unpacked array. VCD does not support unpacked array type according to IEEE LRM 1800-2009, section21.7.5.
# run 20 us
TEST PASSED!!!!!!
$finish called at time : 11230 ns : File "/home/george/Documents/work/RISCV/Toast-RV32i/Test/riscv-tests_tb.sv" Line 120
# close_vcd
source rvTest.tcl
# relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscvTests_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srli.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slti.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srl.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/addi.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/and.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lui.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sltu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lb.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/andi.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/srai.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sll.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lhu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slt.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bltu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lbu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/ori.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sub.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sra.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bge.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/or.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/blt.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sltiu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sb.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sw.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lw.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xor.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/auipc.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/beq.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/jalr.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/xori.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/add.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bne.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/slli.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/jal.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/sh.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/bgeu.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/fence_i.S.mem'
INFO: [SIM-utils-43] Exported '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim/lh.S.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj riscvTests_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_def_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_EX_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_EX_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_ID_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_ID_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_IF_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_IF_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_MEM_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_MEM_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_WB_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_WB_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_branchgen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_branchgen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_forwarder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_forwarder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_hazards.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_hazards
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Sources/rtl/toast_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toast_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/george/Documents/work/RISCV/Toast-RV32i/Test/riscv-tests_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscvTests_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/george/Documents/work/RISCV/RISCV_Project/RISCV_Project.sim/sim_1/behav/xsim'
xelab -wto 4ab5102faaa04b3ba47706ec12b94608 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot riscvTests_tb_behav xil_defaultlib.riscvTests_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 4ab5102faaa04b3ba47706ec12b94608 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot riscvTests_tb_behav xil_defaultlib.riscvTests_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.toast_forwarder
Compiling module xil_defaultlib.toast_hazards
Compiling module xil_defaultlib.toast_IF_stage
Compiling module xil_defaultlib.toast_decoder
Compiling module xil_defaultlib.toast_regfile
Compiling module xil_defaultlib.toast_branchgen
Compiling module xil_defaultlib.toast_ID_stage
Compiling module xil_defaultlib.toast_alu
Compiling module xil_defaultlib.toast_EX_stage
Compiling module xil_defaultlib.toast_MEM_stage
Compiling module xil_defaultlib.toast_WB_stage
Compiling module xil_defaultlib.toast_top
Compiling module xil_defaultlib.riscvTests_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscvTests_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 9759.199 ; gain = 4.992 ; free physical = 7525 ; free virtual = 13905
# restart
INFO: [Simtcl 6-17] Simulation restarted
# open_vcd
# log_vcd /riscvTests_tb/*
INFO: HDL object /riscvTests_tb/tests is an unpacked array. VCD does not support unpacked array type according to IEEE LRM 1800-2009, section21.7.5.
INFO: HDL object /riscvTests_tb/MEMORY is an unpacked array. VCD does not support unpacked array type according to IEEE LRM 1800-2009, section21.7.5.
# run 20 us
TEST PASSED!!!!!!
$finish called at time : 10350 ns : File "/home/george/Documents/work/RISCV/Toast-RV32i/Test/riscv-tests_tb.sv" Line 120
# close_vcd
