<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<part_info part_name="xc7z020clg400-2">
  <pins>
    <!-- Pinout for Zynq-7000 SoC on the Z7-Nano 7020 board -->
    <!--     The Zynq-7000 SoC is a versatile device that combines a dual-core ARM Cortex-A9 processor with Xilinx 7-series FPGA fabric -->
    <!--     This pinout describes the connections for various peripherals and interfaces on the Z7-Nano board -->
    <!--     The iostandard attribute specifies the electrical standard for each pin, such as LVCMOS33 or TMDS_33 -->
    <!--     The loc attribute specifies the physical location of the pin on the FPGA package -->
    <!--     The index attribute indicates the order of the pins, which can be useful for referencing them in design files -->
    <!--     The pin names are descriptive and indicate the function of each pin, such as PL_CLK_50M for the 50 MHz clock pin or TMDS_data_p_0 for the first TMDS data channel -->
    <!--     The pins are grouped by their function, such as clock pins, HDMI pins, and GPIO pins -->
    <!--     The pinout is designed to facilitate the connection of various peripherals and interfaces, including HDMI, GPIO, and clock signals -->
    <!--     The Zynq-7000 SoC supports a wide range of applications, including video processing, communication, and control systems -->

    <!-- KEY PINS -->
    <!--     The KEY pins are used for user-defined functions, such as buttons or switches -->
    <!--     These pins can be configured as inputs to detect user interactions -->
    <!--     The iostandard "LVCMOS33" indicates that these pins operate at 3.3V logic levels -->
    <!--     The loc attribute specifies the physical location of each pin on the FPGA package -->
    <!--     The index attribute indicates the order of the pins, which can be useful for referencing them in design files -->
    <pin index="0" name="btns_1bit_tri_i_0" iostandard="LVCMOS33" loc="P14" />

    <!-- LED PINS -->
    <!--     The LED pins are used to drive LEDs on the board -->
    <!--     These pins can be configured as outputs to control the state of the LEDs -->
    <!--     The iostandard "LVCMOS33" indicates that these pins operate at 3.3V logic levels -->
    <!--     The loc attribute specifies the physical location of each pin on the FPGA package -->
    <!--     The index attribute indicates the order of the pins, which can be useful for referencing them in design files -->
    <!--     The pin names are descriptive and indicate the function of each pin, such as PS_LED1 for the processing system LED and PL_LED1 for the programmable logic LED -->
    <!--     The LED pins can be used for various purposes, such as indicating the status of the system, providing visual feedback, or debugging -->
    <!--     The LED pins can be controlled by the FPGA logic to display different patterns or colors -->
    <!--     The LED pins can be used to create user interfaces, such as status indicators or notifications -->
    <!--     The LED pins can be used to create visual effects, such as blinking or fading -->
    <!--     The LED pins can be used to create custom lighting effects, such as animations or color changes -->
    <pin index="1" name="PS_LED1" iostandard="LVCMOS33" loc="E6" />
    <pin index="2" name="PL_LED1" iostandard="LVCMOS33" loc="R14" />

    <!-- CLOCK PIN -->
    <!--     PL_CLK_50M: This pin provides a 50 MHz clock signal to the programmable logic (PL) of the Zynq-7000 SoC -->
    <!--     The iostandard "LVCMOS33" indicates that this pin operates at 3.3V logic levels -->
    <!--     The loc attribute specifies the physical location of the pin on the FPGA package, which is N18 in this case -->
    <!--     The index attribute indicates the order of the pin, which is 4 in this case -->
    <!--     This clock pin is essential for synchronizing the operation of the programmable logic and other components on the board -->
    <pin index="3" name="PL_CLK_50M" iostandard="LVCMOS33" loc="N18" />

    <!-- HDMI PINS -->
    <!--     TMDS stands for Transition Minimized Differential Signaling. It is the core signaling technology used in HDMI, DVI, and DisplayPort -->
    <!--     TMDS Clock: Synchronizes the data stream -->
    <pin index="4" name="HDMI1_CLK_P" iostandard="TMDS_33" loc="U18" />
    <pin index="5" name="HDMI1_CLK_N" iostandard="TMDS_33" loc="U19" />
    <!--     TMDS Data: Transmits video and audio data -->
    <!--     Each TMDS data channel consists of a positive and negative signal -->
    <!--     The data channels are typically labeled as TMDS_data_p_0, TMDS_data_p_1, TMDS_data_p_2 for positive signals -->
    <!--     and TMDS_data_n_0, TMDS_data_n_1, TMDS_data_n_2 for negative signals -->
    <!--     The numbers correspond to the different data channels, with 0, 1, and 2 representing different data streams -->
    <!--     The iostandard "TMDS_33" indicates that these pins are configured for TMDS signaling at 3.3V logic levels -->
    <pin index="6" name="HDMI1_D0_P" iostandard="TMDS_33" loc="V20" />
    <pin index="7" name="HDMI1_D1_P" iostandard="TMDS_33" loc="T20" />
    <pin index="8" name="HDMI1_D2_P" iostandard="TMDS_33" loc="N20" />
    <pin index="9" name="HDMI1_D0_N" iostandard="TMDS_33" loc="W20" />
    <pin index="10" name="HDMI1_D1_N" iostandard="TMDS_33" loc="U20" />
    <pin index="11" name="HDMI1_D2_N" iostandard="TMDS_33" loc="P20" />
    <!--     HDMI Hot Plug Detect (HPD): Indicates whether a display is connected -->
    <!--     The HPD pin is used to detect if an HDMI display is connected to the board -->
    <!--     It is typically pulled high when a display is connected and low when no display is detected -->
    <!--     The iostandard "LVCMOS33" indicates that this pin operates at 3.3V logic levels -->
    <pin index="12" name="HDMI1_HPDN" iostandard="LVCMOS33" loc="P19" />
    <!--     HDMI I2C: Used for communication with HDMI devices -->
    <!--     The HDMI I2C pins are used for communication with HDMI devices, such as HDMI transmitters or receivers -->
    <!--     These pins are typically used for configuration and control of HDMI devices -->
    <!--     The I2C standard allows for communication between the FPGA and HDMI devices over a two-wire interface -->
    <!--     The iostandard "LVCMOS33" indicates that these pins operate at 3.3V logic levels -->
    <!--     The SCL (Serial Clock) pin is used to provide the clock signal for I2C communication -->
    <!--     The SDA (Serial Data) pin is used to transmit and receive data -->
    <pin index="13" name="HDMI1_I2C_SCL" iostandard="LVCMOS33" loc="R19" />
    <pin index="14" name="HDMI1_I2C_SDA" iostandard="LVCMOS33" loc="T19" />

    <!-- ETHERNET PINS-->
    <!--     The Ethernet interface on the Z7-Nano board supports two Ethernet ports, ETH1 and ETH2 -->
    <!--     Each Ethernet port has a set of pins for receiving and transmitting data, as well as management and control signals -->
    <!--     The pins are grouped by their function, such as receive data (RXD), transmit data (TXD), management data clock (MDC), and management data input/output (MDIO) -->
    <!--     The iostandard "LVCMOS33" indicates that these pins operate at 3.3V logic levels -->
    <!--     The loc attribute specifies the physical location of each pin on the FPGA package -->
    <!--     The index attribute indicates the order of the pins, which can be useful for referencing them in design files -->
    <!--     ** ETH2 PINS ** -->
    <!--     Ethernet Receive Data (RXD): Used for receiving data over the Ethernet interface -->
    <!--     The RXD pins are used to receive data over the Ethernet interface -->
    <!--     Each RXD pin corresponds to a specific data channel, with RXD3 being the highest channel and RXD0 being the lowest -->
    <!--     The iostandard "LVCMOS33" indicates that these pins operate at 3.3V logic levels -->
    <!--     The RXCK pin is used to provide the clock signal for the received data -->
    <!--     The RXCTL pin is used to control the reception of data -->
    <!--     The nRST pin is used to reset the Ethernet interface -->
    <!--     The nRST pin is typically pulled low to reset the Ethernet interface and pulled high to enable normal operation -->
    <!--     The iostandard "LVCMOS33" indicates that this pin operates at 3.3V logic levels -->
    <pin index="15" name="ETH2_RXD3" iostandard="LVCMOS33" loc="M17" />
    <pin index="16" name="ETH2_RXD2" iostandard="LVCMOS33" loc="M18" />
    <pin index="17" name="ETH2_RXD1" iostandard="LVCMOS33" loc="K14" />
    <pin index="18" name="ETH2_RXD0" iostandard="LVCMOS33" loc="J14" />
    <pin index="19" name="ETH2_RXCK" iostandard="LVCMOS33" loc="K17" />
    <pin index="20" name="ETH2_RXCTL" iostandard="LVCMOS33" loc="K18" />
    <!--     Ethernet Transmit Data (TXD): Used for transmitting data over the Ethernet interface -->
    <!--     The TXD pins are used to transmit data over the Ethernet interface -->
    <!--     Each TXD pin corresponds to a specific data channel, with TXD3 being the highest channel and TXD0 being the lowest -->
    <!--     The iostandard "LVCMOS33" indicates that these pins operate at 3.3V logic levels -->
    <!--     The TXCK pin is used to provide the clock signal for the transmit data -->
    <!--     The TXCTL pin is used to control the transmission of data -->
    <!--     The nRST pin is used to reset the Ethernet interface -->
    <!--     The nRST pin is typically pulled low to reset the Ethernet interface and pulled high to enable normal operation -->
    <!--     The iostandard "LVCMOS33" indicates that this pin operates at 3.3V logic levels -->
    <pin index="21" name="ETH2_TXD3" iostandard="LVCMOS33" loc="N15" />
    <pin index="22" name="ETH2_TXD2" iostandard="LVCMOS33" loc="M15" />
    <pin index="23" name="ETH2_TXD1" iostandard="LVCMOS33" loc="L15" />
    <pin index="24" name="ETH2_TXD0" iostandard="LVCMOS33" loc="M14" />
    <pin index="25" name="ETH2_TXCK" iostandard="LVCMOS33" loc="L14" />
    <pin index="26" name="ETH2_TXCTL" iostandard="LVCMOS33" loc="N16" />
    <pin index="27" name="ETH2_nRST" iostandard="LVCMOS33" loc="L20" />
    <!--     Ethernet Management Data Clock (MDC) and Management Data Input/Output (MDIO) -->
    <!--     These pins are used for management and configuration of the Ethernet PHY -->
    <!--     The MDC pin provides the clock signal for the management interface -->
    <!--     The MDIO pin is used for data transfer in the management interface -->
    <!--     The iostandard "LVCMOS33" indicates that these pins operate at 3.3V logic levels -->
    <!--     The MDC pin is typically used to synchronize data transfers between the FPGA and the Ethernet PHY -->
    <!--     The MDIO pin is used to read and write configuration registers in the Ethernet PHY -->
    <!--     These pins are essential for configuring the Ethernet interface and managing its operation -->
    <pin index="28" name="ETH2_MDC" iostandard="LVCMOS33" loc="G14" />
    <pin index="29" name="ETH2_MDIO" iostandard="LVCMOS33" loc="J15" />
    <!--     ** ETH1 PINS ** -->
    <!--     Ethernet Receive Data (RXD): Used for receiving data over the Ethernet interface -->
    <!--     The RXD pins are used to receive data over the Ethernet interface -->
    <!--     Each RXD pin corresponds to a specific data channel, with RXD3 being the highest channel and RXD0 being the lowest -->
    <!--     The iostandard "LVCMOS33" indicates that these pins operate at 3.3V logic levels -->
    <!--     The RXCK pin is used to provide the clock signal for the received data -->
    <!--     The RXCTL pin is used to control the reception of data -->
    <!--     The nRST pin is used to reset the Ethernet interface -->
    <!--     The nRST pin is typically pulled low to reset the Ethernet interface and pulled high to enable normal operation -->
    <!--     The iostandard "LVCMOS33" indicates that this pin operates at 3.3V logic levels --> 
    <pin index="30" name="ETH1_RXD3" iostandard="LVCMOS33" loc="A15" />
    <pin index="31" name="ETH1_RXD2" iostandard="LVCMOS33" loc="F15" />
    <pin index="32" name="ETH1_RXD1" iostandard="LVCMOS33" loc="A16" />
    <pin index="33" name="ETH1_RXD0" iostandard="LVCMOS33" loc="D11" />
    <pin index="34" name="ETH1_RXCK" iostandard="LVCMOS33" loc="B17" />
    <pin index="35" name="ETH1_RXCTL" iostandard="LVCMOS33" loc="D13" />
    <!--     Ethernet Transmit Data (TXD): Used for transmitting data over the Ethernet interface -->
    <!--     The TXD pins are used to transmit data over the Ethernet interface -->
    <!--     Each TXD pin corresponds to a specific data channel, with TXD3 being the highest channel and TXD0 being the lowest -->
    <!--     The iostandard "LVCMOS33" indicates that these pins operate at 3.3V logic levels -->
    <!--     The TXCK pin is used to provide the clock signal for the transmit data -->
    <!--     The TXCTL pin is used to control the transmission of data -->
    <!--     The nRST pin is used to reset the Ethernet interface -->
    <!--     The nRST pin is typically pulled low to reset the Ethernet interface and pulled high to enable normal operation -->
    <!--     The iostandard "LVCMOS33" indicates that this pin operates at 3.3V logic levels -->
    <pin index="36" name="ETH1_TXD3" iostandard="LVCMOS33" loc="A17" />
    <pin index="37" name="ETH1_TXD2" iostandard="LVCMOS33" loc="D10" />
    <pin index="38" name="ETH1_TXD1" iostandard="LVCMOS33" loc="B18" />
    <pin index="39" name="ETH1_TXD0" iostandard="LVCMOS33" loc="E14" />
    <pin index="40" name="ETH1_TXCK" iostandard="LVCMOS33" loc="A19" />
    <pin index="41" name="ETH1_TXCTL" iostandard="LVCMOS33" loc="F14" />
    <pin index="42" name="ETH1_nRST" iostandard="LVCMOS33" loc="B14" />
    <!--     Ethernet Management Data Clock (MDC) and Management Data Input/Output (MDIO) -->
    <!--     These pins are used for management and configuration of the Ethernet PHY -->
    <!--     The MDC pin provides the clock signal for the management interface -->
    <!--     The MDIO pin is used for data transfer in the management interface -->
    <!--     The iostandard "LVCMOS33" indicates that these pins operate at 3.3V logic levels -->
    <!--     The MDC pin is typically used to synchronize data transfers between the FPGA and the Ethernet PHY -->
    <!--     The MDIO pin is used to read and write configuration registers in the Ethernet PHY -->
    <!--     These pins are essential for configuring the Ethernet interface and managing its operation -->
    <pin index="43" name="ETH1_MDC" iostandard="LVCMOS33" loc="C10" />
    <pin index="44" name="ETH1_MDIO" iostandard="LVCMOS33" loc="C11" />

    <!-- GPIO PINS -->
    <!--     The GPIO pins are used for general-purpose input/output operations -->
    <!--     Each GPIO pin can be configured as an input or output, allowing for flexible interface with external devices -->
    <!--     The iostandard "LVCMOS33" indicates that these pins operate at 3.3V logic levels -->
    <!--     The loc attribute specifies the physical location of each pin on the FPGA package -->
    <!--     The index attribute indicates the order of the pins, which can be useful for referencing them in design files -->
    <!--     The pin names are descriptive and indicate the function of each pin, such as GPIO1_0P for the first GPIO pin in the positive direction and GPIO1_0N for the first GPIO pin in the negative direction -->
    <!--     The GPIO pins are typically used for interfacing with external devices, such as sensors, switches, or LEDs -->
    <!--     The GPIO pins can be used for various applications, including control signals, data transfer, and status monitoring -->
    <!--     The GPIO pins can be configured for different modes, such as input, output, or bidirectional -->
    <!--     The GPIO pins can be used to create custom interfaces and protocols, allowing for communication with a wide range of devices -->
    <!--     ** GPIO1 PINS ** -->
    <pin index="45" name="GPIO1_0P" iostandard="LVCMOS33" loc="N17" />
    <pin index="46" name="GPIO1_0N" iostandard="LVCMOS33" loc="P18" />
    <pin index="47" name="GPIO1_1P" iostandard="LVCMOS33" loc="R16" />
    <pin index="48" name="GPIO1_1N" iostandard="LVCMOS33" loc="R17" />
    <pin index="49" name="GPIO1_2P" iostandard="LVCMOS33" loc="T17" />
    <pin index="50" name="GPIO1_2N" iostandard="LVCMOS33" loc="R18" />
    <pin index="51" name="GPIO1_3P" iostandard="LVCMOS33" loc="T16" />
    <pin index="52" name="GPIO1_3N" iostandard="LVCMOS33" loc="U17" />
    <pin index="53" name="GPIO1_4P" iostandard="LVCMOS33" loc="W18" />
    <pin index="54" name="GPIO1_4N" iostandard="LVCMOS33" loc="W19" />
    <pin index="55" name="GPIO1_5P" iostandard="LVCMOS33" loc="Y18" />
    <pin index="56" name="GPIO1_5N" iostandard="LVCMOS33" loc="Y19" />
    <pin index="57" name="GPIO1_6P" iostandard="LVCMOS33" loc="Y16" />
    <pin index="58" name="GPIO1_6N" iostandard="LVCMOS33" loc="Y17" />
    <pin index="59" name="GPIO1_7P" iostandard="LVCMOS33" loc="V17" />
    <pin index="60" name="GPIO1_7N" iostandard="LVCMOS33" loc="V18" />
    <pin index="61" name="GPIO1_8P" iostandard="LVCMOS33" loc="V16" />
    <pin index="62" name="GPIO1_8N" iostandard="LVCMOS33" loc="W16" />
    <pin index="63" name="GPIO1_9P" iostandard="LVCMOS33" loc="V15" />
    <pin index="64" name="GPIO1_9N" iostandard="LVCMOS33" loc="W15" />
    <pin index="65" name="GPIO1_10P" iostandard="LVCMOS33" loc="U14" />
    <pin index="66" name="GPIO1_10N" iostandard="LVCMOS33" loc="U15" />
    <pin index="67" name="GPIO1_11P" iostandard="LVCMOS33" loc="U13" />
    <pin index="68" name="GPIO1_11N" iostandard="LVCMOS33" loc="V13" />
    <pin index="69" name="GPIO1_12P" iostandard="LVCMOS33" loc="T12" />
    <pin index="70" name="GPIO1_12N" iostandard="LVCMOS33" loc="U12" />
    <pin index="71" name="GPIO1_13P" iostandard="LVCMOS33" loc="W14" />
    <pin index="72" name="GPIO1_13N" iostandard="LVCMOS33" loc="Y14" />
    <pin index="73" name="GPIO1_14P" iostandard="LVCMOS33" loc="V12" />
    <pin index="74" name="GPIO1_14N" iostandard="LVCMOS33" loc="W13" />
    <pin index="75" name="GPIO1_15P" iostandard="LVCMOS33" loc="T14" />
    <pin index="76" name="GPIO1_15N" iostandard="LVCMOS33" loc="T15" />
    <pin index="77" name="GPIO1_16P" iostandard="LVCMOS33" loc="T11" />
    <pin index="78" name="GPIO1_16N" iostandard="LVCMOS33" loc="T10" />
    <!--     ** GPI02 PINS ** -->
    <pin index="79" name="GPIO2_0P" iostandard="LVCMOS33" loc="H15" />
    <pin index="80" name="GPIO2_0N" iostandard="LVCMOS33" loc="G15" />
    <pin index="81" name="GPIO2_1P" iostandard="LVCMOS33" loc="F16" />
    <pin index="82" name="GPIO2_1N" iostandard="LVCMOS33" loc="F17" />
    <pin index="83" name="GPIO2_2P" iostandard="LVCMOS33" loc="E17" />
    <pin index="84" name="GPIO2_2N" iostandard="LVCMOS33" loc="D18" />
    <pin index="85" name="GPIO2_3P" iostandard="LVCMOS33" loc="E18" />
    <pin index="86" name="GPIO2_3N" iostandard="LVCMOS33" loc="E19" />
    <pin index="87" name="GPIO2_4P" iostandard="LVCMOS33" loc="G17" />
    <pin index="88" name="GPIO2_4N" iostandard="LVCMOS33" loc="G18" />
    <pin index="89" name="GPIO2_5P" iostandard="LVCMOS33" loc="H16" />
    <pin index="90" name="GPIO2_5N" iostandard="LVCMOS33" loc="H17" />
    <pin index="91" name="GPIO2_6P" iostandard="LVCMOS33" loc="B19" />
    <pin index="92" name="GPIO2_6N" iostandard="LVCMOS33" loc="A20" />
    <pin index="93" name="GPIO2_7P" iostandard="LVCMOS33" loc="C20" />
    <pin index="94" name="GPIO2_7N" iostandard="LVCMOS33" loc="B20" />
    <pin index="95" name="GPIO2_8P" iostandard="LVCMOS33" loc="D19" />
    <pin index="96" name="GPIO2_8N" iostandard="LVCMOS33" loc="D20" />
    <pin index="97" name="GPIO2_9P" iostandard="LVCMOS33" loc="J18" />
    <pin index="98" name="GPIO2_9N" iostandard="LVCMOS33" loc="H18" />
    <pin index="99" name="GPIO2_10P" iostandard="LVCMOS33" loc="F19" />
    <pin index="100" name="GPIO2_10N" iostandard="LVCMOS33" loc="F20" />
    <pin index="101" name="GPIO2_11P" iostandard="LVCMOS33" loc="G19" />
    <pin index="102" name="GPIO2_11N" iostandard="LVCMOS33" loc="G20" />
    <pin index="103" name="GPIO2_12P" iostandard="LVCMOS33" loc="J20" />
    <pin index="104" name="GPIO2_12N" iostandard="LVCMOS33" loc="H20" />
    <pin index="105" name="GPIO2_13P" iostandard="LVCMOS33" loc="K16" />
    <pin index="106" name="GPIO2_13N" iostandard="LVCMOS33" loc="J16" />
    <pin index="107" name="GPIO2_14P" iostandard="LVCMOS33" loc="K19" />
    <pin index="108" name="GPIO2_14N" iostandard="LVCMOS33" loc="J19" />
    <pin index="109" name="GPIO2_15P" iostandard="LVCMOS33" loc="L16" />
    <pin index="110" name="GPIO2_15N" iostandard="LVCMOS33" loc="L17" />
    <pin index="111" name="GPIO2_16P" iostandard="LVCMOS33" loc="M19" />
    <pin index="112" name="GPIO2_16N" iostandard="LVCMOS33" loc="M20" />
  </pins>
</part_info>
